                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 4.1.0 #12072 (MINGW64)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_tim1
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _assert_failed
                                     12 	.globl _TIM1_DeInit
                                     13 	.globl _TIM1_TimeBaseInit
                                     14 	.globl _TIM1_OC1Init
                                     15 	.globl _TIM1_OC2Init
                                     16 	.globl _TIM1_OC3Init
                                     17 	.globl _TIM1_OC4Init
                                     18 	.globl _TIM1_BDTRConfig
                                     19 	.globl _TIM1_ICInit
                                     20 	.globl _TIM1_PWMIConfig
                                     21 	.globl _TIM1_Cmd
                                     22 	.globl _TIM1_CtrlPWMOutputs
                                     23 	.globl _TIM1_ITConfig
                                     24 	.globl _TIM1_InternalClockConfig
                                     25 	.globl _TIM1_ETRClockMode1Config
                                     26 	.globl _TIM1_ETRClockMode2Config
                                     27 	.globl _TIM1_ETRConfig
                                     28 	.globl _TIM1_TIxExternalClockConfig
                                     29 	.globl _TIM1_SelectInputTrigger
                                     30 	.globl _TIM1_UpdateDisableConfig
                                     31 	.globl _TIM1_UpdateRequestConfig
                                     32 	.globl _TIM1_SelectHallSensor
                                     33 	.globl _TIM1_SelectOnePulseMode
                                     34 	.globl _TIM1_SelectOutputTrigger
                                     35 	.globl _TIM1_SelectSlaveMode
                                     36 	.globl _TIM1_SelectMasterSlaveMode
                                     37 	.globl _TIM1_EncoderInterfaceConfig
                                     38 	.globl _TIM1_PrescalerConfig
                                     39 	.globl _TIM1_CounterModeConfig
                                     40 	.globl _TIM1_ForcedOC1Config
                                     41 	.globl _TIM1_ForcedOC2Config
                                     42 	.globl _TIM1_ForcedOC3Config
                                     43 	.globl _TIM1_ForcedOC4Config
                                     44 	.globl _TIM1_ARRPreloadConfig
                                     45 	.globl _TIM1_SelectCOM
                                     46 	.globl _TIM1_CCPreloadControl
                                     47 	.globl _TIM1_OC1PreloadConfig
                                     48 	.globl _TIM1_OC2PreloadConfig
                                     49 	.globl _TIM1_OC3PreloadConfig
                                     50 	.globl _TIM1_OC4PreloadConfig
                                     51 	.globl _TIM1_OC1FastConfig
                                     52 	.globl _TIM1_OC2FastConfig
                                     53 	.globl _TIM1_OC3FastConfig
                                     54 	.globl _TIM1_OC4FastConfig
                                     55 	.globl _TIM1_GenerateEvent
                                     56 	.globl _TIM1_OC1PolarityConfig
                                     57 	.globl _TIM1_OC1NPolarityConfig
                                     58 	.globl _TIM1_OC2PolarityConfig
                                     59 	.globl _TIM1_OC2NPolarityConfig
                                     60 	.globl _TIM1_OC3PolarityConfig
                                     61 	.globl _TIM1_OC3NPolarityConfig
                                     62 	.globl _TIM1_OC4PolarityConfig
                                     63 	.globl _TIM1_CCxCmd
                                     64 	.globl _TIM1_CCxNCmd
                                     65 	.globl _TIM1_SelectOCxM
                                     66 	.globl _TIM1_SetCounter
                                     67 	.globl _TIM1_SetAutoreload
                                     68 	.globl _TIM1_SetCompare1
                                     69 	.globl _TIM1_SetCompare2
                                     70 	.globl _TIM1_SetCompare3
                                     71 	.globl _TIM1_SetCompare4
                                     72 	.globl _TIM1_SetIC1Prescaler
                                     73 	.globl _TIM1_SetIC2Prescaler
                                     74 	.globl _TIM1_SetIC3Prescaler
                                     75 	.globl _TIM1_SetIC4Prescaler
                                     76 	.globl _TIM1_GetCapture1
                                     77 	.globl _TIM1_GetCapture2
                                     78 	.globl _TIM1_GetCapture3
                                     79 	.globl _TIM1_GetCapture4
                                     80 	.globl _TIM1_GetCounter
                                     81 	.globl _TIM1_GetPrescaler
                                     82 	.globl _TIM1_GetFlagStatus
                                     83 	.globl _TIM1_ClearFlag
                                     84 	.globl _TIM1_GetITStatus
                                     85 	.globl _TIM1_ClearITPendingBit
                                     86 ;--------------------------------------------------------
                                     87 ; ram data
                                     88 ;--------------------------------------------------------
                                     89 	.area DATA
                                     90 ;--------------------------------------------------------
                                     91 ; ram data
                                     92 ;--------------------------------------------------------
                                     93 	.area INITIALIZED
                                     94 ;--------------------------------------------------------
                                     95 ; absolute external ram data
                                     96 ;--------------------------------------------------------
                                     97 	.area DABS (ABS)
                                     98 
                                     99 ; default segment ordering for linker
                                    100 	.area HOME
                                    101 	.area GSINIT
                                    102 	.area GSFINAL
                                    103 	.area CONST
                                    104 	.area INITIALIZER
                                    105 	.area CODE
                                    106 
                                    107 ;--------------------------------------------------------
                                    108 ; global & static initialisations
                                    109 ;--------------------------------------------------------
                                    110 	.area HOME
                                    111 	.area GSINIT
                                    112 	.area GSFINAL
                                    113 	.area GSINIT
                                    114 ;--------------------------------------------------------
                                    115 ; Home
                                    116 ;--------------------------------------------------------
                                    117 	.area HOME
                                    118 	.area HOME
                                    119 ;--------------------------------------------------------
                                    120 ; code
                                    121 ;--------------------------------------------------------
                                    122 	.area CODE
                           000000   123 	Sstm8s_tim1$TIM1_DeInit$0 ==.
                                    124 ;	../SPL/src/stm8s_tim1.c: 58: void TIM1_DeInit(void)
                                    125 ; genLabel
                                    126 ;	-----------------------------------------
                                    127 ;	 function TIM1_DeInit
                                    128 ;	-----------------------------------------
                                    129 ;	Register assignment is optimal.
                                    130 ;	Stack space usage: 0 bytes.
      00A29F                        131 _TIM1_DeInit:
                           000000   132 	Sstm8s_tim1$TIM1_DeInit$1 ==.
                           000000   133 	Sstm8s_tim1$TIM1_DeInit$2 ==.
                                    134 ;	../SPL/src/stm8s_tim1.c: 60: TIM1->CR1  = TIM1_CR1_RESET_VALUE;
                                    135 ; genPointerSet
      00A29F 35 00 52 50      [ 1]  136 	mov	0x5250+0, #0x00
                           000004   137 	Sstm8s_tim1$TIM1_DeInit$3 ==.
                                    138 ;	../SPL/src/stm8s_tim1.c: 61: TIM1->CR2  = TIM1_CR2_RESET_VALUE;
                                    139 ; genPointerSet
      00A2A3 35 00 52 51      [ 1]  140 	mov	0x5251+0, #0x00
                           000008   141 	Sstm8s_tim1$TIM1_DeInit$4 ==.
                                    142 ;	../SPL/src/stm8s_tim1.c: 62: TIM1->SMCR = TIM1_SMCR_RESET_VALUE;
                                    143 ; genPointerSet
      00A2A7 35 00 52 52      [ 1]  144 	mov	0x5252+0, #0x00
                           00000C   145 	Sstm8s_tim1$TIM1_DeInit$5 ==.
                                    146 ;	../SPL/src/stm8s_tim1.c: 63: TIM1->ETR  = TIM1_ETR_RESET_VALUE;
                                    147 ; genPointerSet
      00A2AB 35 00 52 53      [ 1]  148 	mov	0x5253+0, #0x00
                           000010   149 	Sstm8s_tim1$TIM1_DeInit$6 ==.
                                    150 ;	../SPL/src/stm8s_tim1.c: 64: TIM1->IER  = TIM1_IER_RESET_VALUE;
                                    151 ; genPointerSet
      00A2AF 35 00 52 54      [ 1]  152 	mov	0x5254+0, #0x00
                           000014   153 	Sstm8s_tim1$TIM1_DeInit$7 ==.
                                    154 ;	../SPL/src/stm8s_tim1.c: 65: TIM1->SR2  = TIM1_SR2_RESET_VALUE;
                                    155 ; genPointerSet
      00A2B3 35 00 52 56      [ 1]  156 	mov	0x5256+0, #0x00
                           000018   157 	Sstm8s_tim1$TIM1_DeInit$8 ==.
                                    158 ;	../SPL/src/stm8s_tim1.c: 67: TIM1->CCER1 = TIM1_CCER1_RESET_VALUE;
                                    159 ; genPointerSet
      00A2B7 35 00 52 5C      [ 1]  160 	mov	0x525c+0, #0x00
                           00001C   161 	Sstm8s_tim1$TIM1_DeInit$9 ==.
                                    162 ;	../SPL/src/stm8s_tim1.c: 68: TIM1->CCER2 = TIM1_CCER2_RESET_VALUE;
                                    163 ; genPointerSet
      00A2BB 35 00 52 5D      [ 1]  164 	mov	0x525d+0, #0x00
                           000020   165 	Sstm8s_tim1$TIM1_DeInit$10 ==.
                                    166 ;	../SPL/src/stm8s_tim1.c: 70: TIM1->CCMR1 = 0x01;
                                    167 ; genPointerSet
      00A2BF 35 01 52 58      [ 1]  168 	mov	0x5258+0, #0x01
                           000024   169 	Sstm8s_tim1$TIM1_DeInit$11 ==.
                                    170 ;	../SPL/src/stm8s_tim1.c: 71: TIM1->CCMR2 = 0x01;
                                    171 ; genPointerSet
      00A2C3 35 01 52 59      [ 1]  172 	mov	0x5259+0, #0x01
                           000028   173 	Sstm8s_tim1$TIM1_DeInit$12 ==.
                                    174 ;	../SPL/src/stm8s_tim1.c: 72: TIM1->CCMR3 = 0x01;
                                    175 ; genPointerSet
      00A2C7 35 01 52 5A      [ 1]  176 	mov	0x525a+0, #0x01
                           00002C   177 	Sstm8s_tim1$TIM1_DeInit$13 ==.
                                    178 ;	../SPL/src/stm8s_tim1.c: 73: TIM1->CCMR4 = 0x01;
                                    179 ; genPointerSet
      00A2CB 35 01 52 5B      [ 1]  180 	mov	0x525b+0, #0x01
                           000030   181 	Sstm8s_tim1$TIM1_DeInit$14 ==.
                                    182 ;	../SPL/src/stm8s_tim1.c: 75: TIM1->CCER1 = TIM1_CCER1_RESET_VALUE;
                                    183 ; genPointerSet
      00A2CF 35 00 52 5C      [ 1]  184 	mov	0x525c+0, #0x00
                           000034   185 	Sstm8s_tim1$TIM1_DeInit$15 ==.
                                    186 ;	../SPL/src/stm8s_tim1.c: 76: TIM1->CCER2 = TIM1_CCER2_RESET_VALUE;
                                    187 ; genPointerSet
      00A2D3 35 00 52 5D      [ 1]  188 	mov	0x525d+0, #0x00
                           000038   189 	Sstm8s_tim1$TIM1_DeInit$16 ==.
                                    190 ;	../SPL/src/stm8s_tim1.c: 77: TIM1->CCMR1 = TIM1_CCMR1_RESET_VALUE;
                                    191 ; genPointerSet
      00A2D7 35 00 52 58      [ 1]  192 	mov	0x5258+0, #0x00
                           00003C   193 	Sstm8s_tim1$TIM1_DeInit$17 ==.
                                    194 ;	../SPL/src/stm8s_tim1.c: 78: TIM1->CCMR2 = TIM1_CCMR2_RESET_VALUE;
                                    195 ; genPointerSet
      00A2DB 35 00 52 59      [ 1]  196 	mov	0x5259+0, #0x00
                           000040   197 	Sstm8s_tim1$TIM1_DeInit$18 ==.
                                    198 ;	../SPL/src/stm8s_tim1.c: 79: TIM1->CCMR3 = TIM1_CCMR3_RESET_VALUE;
                                    199 ; genPointerSet
      00A2DF 35 00 52 5A      [ 1]  200 	mov	0x525a+0, #0x00
                           000044   201 	Sstm8s_tim1$TIM1_DeInit$19 ==.
                                    202 ;	../SPL/src/stm8s_tim1.c: 80: TIM1->CCMR4 = TIM1_CCMR4_RESET_VALUE;
                                    203 ; genPointerSet
      00A2E3 35 00 52 5B      [ 1]  204 	mov	0x525b+0, #0x00
                           000048   205 	Sstm8s_tim1$TIM1_DeInit$20 ==.
                                    206 ;	../SPL/src/stm8s_tim1.c: 81: TIM1->CNTRH = TIM1_CNTRH_RESET_VALUE;
                                    207 ; genPointerSet
      00A2E7 35 00 52 5E      [ 1]  208 	mov	0x525e+0, #0x00
                           00004C   209 	Sstm8s_tim1$TIM1_DeInit$21 ==.
                                    210 ;	../SPL/src/stm8s_tim1.c: 82: TIM1->CNTRL = TIM1_CNTRL_RESET_VALUE;
                                    211 ; genPointerSet
      00A2EB 35 00 52 5F      [ 1]  212 	mov	0x525f+0, #0x00
                           000050   213 	Sstm8s_tim1$TIM1_DeInit$22 ==.
                                    214 ;	../SPL/src/stm8s_tim1.c: 83: TIM1->PSCRH = TIM1_PSCRH_RESET_VALUE;
                                    215 ; genPointerSet
      00A2EF 35 00 52 60      [ 1]  216 	mov	0x5260+0, #0x00
                           000054   217 	Sstm8s_tim1$TIM1_DeInit$23 ==.
                                    218 ;	../SPL/src/stm8s_tim1.c: 84: TIM1->PSCRL = TIM1_PSCRL_RESET_VALUE;
                                    219 ; genPointerSet
      00A2F3 35 00 52 61      [ 1]  220 	mov	0x5261+0, #0x00
                           000058   221 	Sstm8s_tim1$TIM1_DeInit$24 ==.
                                    222 ;	../SPL/src/stm8s_tim1.c: 85: TIM1->ARRH  = TIM1_ARRH_RESET_VALUE;
                                    223 ; genPointerSet
      00A2F7 35 FF 52 62      [ 1]  224 	mov	0x5262+0, #0xff
                           00005C   225 	Sstm8s_tim1$TIM1_DeInit$25 ==.
                                    226 ;	../SPL/src/stm8s_tim1.c: 86: TIM1->ARRL  = TIM1_ARRL_RESET_VALUE;
                                    227 ; genPointerSet
      00A2FB 35 FF 52 63      [ 1]  228 	mov	0x5263+0, #0xff
                           000060   229 	Sstm8s_tim1$TIM1_DeInit$26 ==.
                                    230 ;	../SPL/src/stm8s_tim1.c: 87: TIM1->CCR1H = TIM1_CCR1H_RESET_VALUE;
                                    231 ; genPointerSet
      00A2FF 35 00 52 65      [ 1]  232 	mov	0x5265+0, #0x00
                           000064   233 	Sstm8s_tim1$TIM1_DeInit$27 ==.
                                    234 ;	../SPL/src/stm8s_tim1.c: 88: TIM1->CCR1L = TIM1_CCR1L_RESET_VALUE;
                                    235 ; genPointerSet
      00A303 35 00 52 66      [ 1]  236 	mov	0x5266+0, #0x00
                           000068   237 	Sstm8s_tim1$TIM1_DeInit$28 ==.
                                    238 ;	../SPL/src/stm8s_tim1.c: 89: TIM1->CCR2H = TIM1_CCR2H_RESET_VALUE;
                                    239 ; genPointerSet
      00A307 35 00 52 67      [ 1]  240 	mov	0x5267+0, #0x00
                           00006C   241 	Sstm8s_tim1$TIM1_DeInit$29 ==.
                                    242 ;	../SPL/src/stm8s_tim1.c: 90: TIM1->CCR2L = TIM1_CCR2L_RESET_VALUE;
                                    243 ; genPointerSet
      00A30B 35 00 52 68      [ 1]  244 	mov	0x5268+0, #0x00
                           000070   245 	Sstm8s_tim1$TIM1_DeInit$30 ==.
                                    246 ;	../SPL/src/stm8s_tim1.c: 91: TIM1->CCR3H = TIM1_CCR3H_RESET_VALUE;
                                    247 ; genPointerSet
      00A30F 35 00 52 69      [ 1]  248 	mov	0x5269+0, #0x00
                           000074   249 	Sstm8s_tim1$TIM1_DeInit$31 ==.
                                    250 ;	../SPL/src/stm8s_tim1.c: 92: TIM1->CCR3L = TIM1_CCR3L_RESET_VALUE;
                                    251 ; genPointerSet
      00A313 35 00 52 6A      [ 1]  252 	mov	0x526a+0, #0x00
                           000078   253 	Sstm8s_tim1$TIM1_DeInit$32 ==.
                                    254 ;	../SPL/src/stm8s_tim1.c: 93: TIM1->CCR4H = TIM1_CCR4H_RESET_VALUE;
                                    255 ; genPointerSet
      00A317 35 00 52 6B      [ 1]  256 	mov	0x526b+0, #0x00
                           00007C   257 	Sstm8s_tim1$TIM1_DeInit$33 ==.
                                    258 ;	../SPL/src/stm8s_tim1.c: 94: TIM1->CCR4L = TIM1_CCR4L_RESET_VALUE;
                                    259 ; genPointerSet
      00A31B 35 00 52 6C      [ 1]  260 	mov	0x526c+0, #0x00
                           000080   261 	Sstm8s_tim1$TIM1_DeInit$34 ==.
                                    262 ;	../SPL/src/stm8s_tim1.c: 95: TIM1->OISR  = TIM1_OISR_RESET_VALUE;
                                    263 ; genPointerSet
      00A31F 35 00 52 6F      [ 1]  264 	mov	0x526f+0, #0x00
                           000084   265 	Sstm8s_tim1$TIM1_DeInit$35 ==.
                                    266 ;	../SPL/src/stm8s_tim1.c: 96: TIM1->EGR   = 0x01; /* TIM1_EGR_UG */
                                    267 ; genPointerSet
      00A323 35 01 52 57      [ 1]  268 	mov	0x5257+0, #0x01
                           000088   269 	Sstm8s_tim1$TIM1_DeInit$36 ==.
                                    270 ;	../SPL/src/stm8s_tim1.c: 97: TIM1->DTR   = TIM1_DTR_RESET_VALUE;
                                    271 ; genPointerSet
      00A327 35 00 52 6E      [ 1]  272 	mov	0x526e+0, #0x00
                           00008C   273 	Sstm8s_tim1$TIM1_DeInit$37 ==.
                                    274 ;	../SPL/src/stm8s_tim1.c: 98: TIM1->BKR   = TIM1_BKR_RESET_VALUE;
                                    275 ; genPointerSet
      00A32B 35 00 52 6D      [ 1]  276 	mov	0x526d+0, #0x00
                           000090   277 	Sstm8s_tim1$TIM1_DeInit$38 ==.
                                    278 ;	../SPL/src/stm8s_tim1.c: 99: TIM1->RCR   = TIM1_RCR_RESET_VALUE;
                                    279 ; genPointerSet
      00A32F 35 00 52 64      [ 1]  280 	mov	0x5264+0, #0x00
                           000094   281 	Sstm8s_tim1$TIM1_DeInit$39 ==.
                                    282 ;	../SPL/src/stm8s_tim1.c: 100: TIM1->SR1   = TIM1_SR1_RESET_VALUE;
                                    283 ; genPointerSet
      00A333 35 00 52 55      [ 1]  284 	mov	0x5255+0, #0x00
                                    285 ; genLabel
      00A337                        286 00101$:
                           000098   287 	Sstm8s_tim1$TIM1_DeInit$40 ==.
                                    288 ;	../SPL/src/stm8s_tim1.c: 101: }
                                    289 ; genEndFunction
                           000098   290 	Sstm8s_tim1$TIM1_DeInit$41 ==.
                           000098   291 	XG$TIM1_DeInit$0$0 ==.
      00A337 81               [ 4]  292 	ret
                           000099   293 	Sstm8s_tim1$TIM1_DeInit$42 ==.
                           000099   294 	Sstm8s_tim1$TIM1_TimeBaseInit$43 ==.
                                    295 ;	../SPL/src/stm8s_tim1.c: 111: void TIM1_TimeBaseInit(uint16_t TIM1_Prescaler,
                                    296 ; genLabel
                                    297 ;	-----------------------------------------
                                    298 ;	 function TIM1_TimeBaseInit
                                    299 ;	-----------------------------------------
                                    300 ;	Register assignment is optimal.
                                    301 ;	Stack space usage: 0 bytes.
      00A338                        302 _TIM1_TimeBaseInit:
                           000099   303 	Sstm8s_tim1$TIM1_TimeBaseInit$44 ==.
                           000099   304 	Sstm8s_tim1$TIM1_TimeBaseInit$45 ==.
                                    305 ;	../SPL/src/stm8s_tim1.c: 117: assert_param(IS_TIM1_COUNTER_MODE_OK(TIM1_CounterMode));
                                    306 ; genIfx
      00A338 0D 05            [ 1]  307 	tnz	(0x05, sp)
      00A33A 26 03            [ 1]  308 	jrne	00142$
      00A33C CC A3 72         [ 2]  309 	jp	00104$
      00A33F                        310 00142$:
                                    311 ; genCmpEQorNE
      00A33F 7B 05            [ 1]  312 	ld	a, (0x05, sp)
      00A341 A1 10            [ 1]  313 	cp	a, #0x10
      00A343 26 03            [ 1]  314 	jrne	00144$
      00A345 CC A3 72         [ 2]  315 	jp	00104$
      00A348                        316 00144$:
                           0000A9   317 	Sstm8s_tim1$TIM1_TimeBaseInit$46 ==.
                                    318 ; skipping generated iCode
                                    319 ; genCmpEQorNE
      00A348 7B 05            [ 1]  320 	ld	a, (0x05, sp)
      00A34A A1 20            [ 1]  321 	cp	a, #0x20
      00A34C 26 03            [ 1]  322 	jrne	00147$
      00A34E CC A3 72         [ 2]  323 	jp	00104$
      00A351                        324 00147$:
                           0000B2   325 	Sstm8s_tim1$TIM1_TimeBaseInit$47 ==.
                                    326 ; skipping generated iCode
                                    327 ; genCmpEQorNE
      00A351 7B 05            [ 1]  328 	ld	a, (0x05, sp)
      00A353 A1 40            [ 1]  329 	cp	a, #0x40
      00A355 26 03            [ 1]  330 	jrne	00150$
      00A357 CC A3 72         [ 2]  331 	jp	00104$
      00A35A                        332 00150$:
                           0000BB   333 	Sstm8s_tim1$TIM1_TimeBaseInit$48 ==.
                                    334 ; skipping generated iCode
                                    335 ; genCmpEQorNE
      00A35A 7B 05            [ 1]  336 	ld	a, (0x05, sp)
      00A35C A1 60            [ 1]  337 	cp	a, #0x60
      00A35E 26 03            [ 1]  338 	jrne	00153$
      00A360 CC A3 72         [ 2]  339 	jp	00104$
      00A363                        340 00153$:
                           0000C4   341 	Sstm8s_tim1$TIM1_TimeBaseInit$49 ==.
                                    342 ; skipping generated iCode
                                    343 ; skipping iCode since result will be rematerialized
                                    344 ; skipping iCode since result will be rematerialized
                                    345 ; genIPush
      00A363 4B 75            [ 1]  346 	push	#0x75
                           0000C6   347 	Sstm8s_tim1$TIM1_TimeBaseInit$50 ==.
      00A365 5F               [ 1]  348 	clrw	x
      00A366 89               [ 2]  349 	pushw	x
                           0000C8   350 	Sstm8s_tim1$TIM1_TimeBaseInit$51 ==.
      00A367 4B 00            [ 1]  351 	push	#0x00
                           0000CA   352 	Sstm8s_tim1$TIM1_TimeBaseInit$52 ==.
                                    353 ; genIPush
      00A369 4B 0E            [ 1]  354 	push	#<(___str_0+0)
                           0000CC   355 	Sstm8s_tim1$TIM1_TimeBaseInit$53 ==.
      00A36B 4B 81            [ 1]  356 	push	#((___str_0+0) >> 8)
                           0000CE   357 	Sstm8s_tim1$TIM1_TimeBaseInit$54 ==.
                                    358 ; genCall
      00A36D CD 84 23         [ 4]  359 	call	_assert_failed
      00A370 5B 06            [ 2]  360 	addw	sp, #6
                           0000D3   361 	Sstm8s_tim1$TIM1_TimeBaseInit$55 ==.
                                    362 ; genLabel
      00A372                        363 00104$:
                           0000D3   364 	Sstm8s_tim1$TIM1_TimeBaseInit$56 ==.
                                    365 ;	../SPL/src/stm8s_tim1.c: 120: TIM1->ARRH = (uint8_t)(TIM1_Period >> 8);
                                    366 ; genRightShiftLiteral
      00A372 7B 06            [ 1]  367 	ld	a, (0x06, sp)
      00A374 5F               [ 1]  368 	clrw	x
                                    369 ; genCast
                                    370 ; genAssign
                                    371 ; genPointerSet
      00A375 C7 52 62         [ 1]  372 	ld	0x5262, a
                           0000D9   373 	Sstm8s_tim1$TIM1_TimeBaseInit$57 ==.
                                    374 ;	../SPL/src/stm8s_tim1.c: 121: TIM1->ARRL = (uint8_t)(TIM1_Period);
                                    375 ; genCast
                                    376 ; genAssign
      00A378 7B 07            [ 1]  377 	ld	a, (0x07, sp)
                                    378 ; genPointerSet
      00A37A C7 52 63         [ 1]  379 	ld	0x5263, a
                           0000DE   380 	Sstm8s_tim1$TIM1_TimeBaseInit$58 ==.
                                    381 ;	../SPL/src/stm8s_tim1.c: 124: TIM1->PSCRH = (uint8_t)(TIM1_Prescaler >> 8);
                                    382 ; genRightShiftLiteral
      00A37D 7B 03            [ 1]  383 	ld	a, (0x03, sp)
      00A37F 5F               [ 1]  384 	clrw	x
                                    385 ; genCast
                                    386 ; genAssign
                                    387 ; genPointerSet
      00A380 C7 52 60         [ 1]  388 	ld	0x5260, a
                           0000E4   389 	Sstm8s_tim1$TIM1_TimeBaseInit$59 ==.
                                    390 ;	../SPL/src/stm8s_tim1.c: 125: TIM1->PSCRL = (uint8_t)(TIM1_Prescaler);
                                    391 ; genCast
                                    392 ; genAssign
      00A383 7B 04            [ 1]  393 	ld	a, (0x04, sp)
                                    394 ; genPointerSet
      00A385 C7 52 61         [ 1]  395 	ld	0x5261, a
                           0000E9   396 	Sstm8s_tim1$TIM1_TimeBaseInit$60 ==.
                                    397 ;	../SPL/src/stm8s_tim1.c: 128: TIM1->CR1 = (uint8_t)((uint8_t)(TIM1->CR1 & (uint8_t)(~(TIM1_CR1_CMS | TIM1_CR1_DIR)))
                                    398 ; genPointerGet
      00A388 C6 52 50         [ 1]  399 	ld	a, 0x5250
                                    400 ; genAnd
      00A38B A4 8F            [ 1]  401 	and	a, #0x8f
                           0000EE   402 	Sstm8s_tim1$TIM1_TimeBaseInit$61 ==.
                                    403 ;	../SPL/src/stm8s_tim1.c: 129: | (uint8_t)(TIM1_CounterMode));
                                    404 ; genOr
      00A38D 1A 05            [ 1]  405 	or	a, (0x05, sp)
                                    406 ; genPointerSet
      00A38F C7 52 50         [ 1]  407 	ld	0x5250, a
                           0000F3   408 	Sstm8s_tim1$TIM1_TimeBaseInit$62 ==.
                                    409 ;	../SPL/src/stm8s_tim1.c: 132: TIM1->RCR = TIM1_RepetitionCounter;
                                    410 ; genPointerSet
      00A392 AE 52 64         [ 2]  411 	ldw	x, #0x5264
      00A395 7B 08            [ 1]  412 	ld	a, (0x08, sp)
      00A397 F7               [ 1]  413 	ld	(x), a
                                    414 ; genLabel
      00A398                        415 00101$:
                           0000F9   416 	Sstm8s_tim1$TIM1_TimeBaseInit$63 ==.
                                    417 ;	../SPL/src/stm8s_tim1.c: 133: }
                                    418 ; genEndFunction
                           0000F9   419 	Sstm8s_tim1$TIM1_TimeBaseInit$64 ==.
                           0000F9   420 	XG$TIM1_TimeBaseInit$0$0 ==.
      00A398 81               [ 4]  421 	ret
                           0000FA   422 	Sstm8s_tim1$TIM1_TimeBaseInit$65 ==.
                           0000FA   423 	Sstm8s_tim1$TIM1_OC1Init$66 ==.
                                    424 ;	../SPL/src/stm8s_tim1.c: 154: void TIM1_OC1Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                    425 ; genLabel
                                    426 ;	-----------------------------------------
                                    427 ;	 function TIM1_OC1Init
                                    428 ;	-----------------------------------------
                                    429 ;	Register assignment might be sub-optimal.
                                    430 ;	Stack space usage: 3 bytes.
      00A399                        431 _TIM1_OC1Init:
                           0000FA   432 	Sstm8s_tim1$TIM1_OC1Init$67 ==.
      00A399 52 03            [ 2]  433 	sub	sp, #3
                           0000FC   434 	Sstm8s_tim1$TIM1_OC1Init$68 ==.
                           0000FC   435 	Sstm8s_tim1$TIM1_OC1Init$69 ==.
                                    436 ;	../SPL/src/stm8s_tim1.c: 164: assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode));
                                    437 ; genIfx
      00A39B 0D 06            [ 1]  438 	tnz	(0x06, sp)
      00A39D 26 03            [ 1]  439 	jrne	00240$
      00A39F CC A3 DE         [ 2]  440 	jp	00104$
      00A3A2                        441 00240$:
                                    442 ; genCmpEQorNE
      00A3A2 7B 06            [ 1]  443 	ld	a, (0x06, sp)
      00A3A4 A1 10            [ 1]  444 	cp	a, #0x10
      00A3A6 26 03            [ 1]  445 	jrne	00242$
      00A3A8 CC A3 DE         [ 2]  446 	jp	00104$
      00A3AB                        447 00242$:
                           00010C   448 	Sstm8s_tim1$TIM1_OC1Init$70 ==.
                                    449 ; skipping generated iCode
                                    450 ; genCmpEQorNE
      00A3AB 7B 06            [ 1]  451 	ld	a, (0x06, sp)
      00A3AD A1 20            [ 1]  452 	cp	a, #0x20
      00A3AF 26 03            [ 1]  453 	jrne	00245$
      00A3B1 CC A3 DE         [ 2]  454 	jp	00104$
      00A3B4                        455 00245$:
                           000115   456 	Sstm8s_tim1$TIM1_OC1Init$71 ==.
                                    457 ; skipping generated iCode
                                    458 ; genCmpEQorNE
      00A3B4 7B 06            [ 1]  459 	ld	a, (0x06, sp)
      00A3B6 A1 30            [ 1]  460 	cp	a, #0x30
      00A3B8 26 03            [ 1]  461 	jrne	00248$
      00A3BA CC A3 DE         [ 2]  462 	jp	00104$
      00A3BD                        463 00248$:
                           00011E   464 	Sstm8s_tim1$TIM1_OC1Init$72 ==.
                                    465 ; skipping generated iCode
                                    466 ; genCmpEQorNE
      00A3BD 7B 06            [ 1]  467 	ld	a, (0x06, sp)
      00A3BF A1 60            [ 1]  468 	cp	a, #0x60
      00A3C1 26 03            [ 1]  469 	jrne	00251$
      00A3C3 CC A3 DE         [ 2]  470 	jp	00104$
      00A3C6                        471 00251$:
                           000127   472 	Sstm8s_tim1$TIM1_OC1Init$73 ==.
                                    473 ; skipping generated iCode
                                    474 ; genCmpEQorNE
      00A3C6 7B 06            [ 1]  475 	ld	a, (0x06, sp)
      00A3C8 A1 70            [ 1]  476 	cp	a, #0x70
      00A3CA 26 03            [ 1]  477 	jrne	00254$
      00A3CC CC A3 DE         [ 2]  478 	jp	00104$
      00A3CF                        479 00254$:
                           000130   480 	Sstm8s_tim1$TIM1_OC1Init$74 ==.
                                    481 ; skipping generated iCode
                                    482 ; skipping iCode since result will be rematerialized
                                    483 ; skipping iCode since result will be rematerialized
                                    484 ; genIPush
      00A3CF 4B A4            [ 1]  485 	push	#0xa4
                           000132   486 	Sstm8s_tim1$TIM1_OC1Init$75 ==.
      00A3D1 5F               [ 1]  487 	clrw	x
      00A3D2 89               [ 2]  488 	pushw	x
                           000134   489 	Sstm8s_tim1$TIM1_OC1Init$76 ==.
      00A3D3 4B 00            [ 1]  490 	push	#0x00
                           000136   491 	Sstm8s_tim1$TIM1_OC1Init$77 ==.
                                    492 ; genIPush
      00A3D5 4B 0E            [ 1]  493 	push	#<(___str_0+0)
                           000138   494 	Sstm8s_tim1$TIM1_OC1Init$78 ==.
      00A3D7 4B 81            [ 1]  495 	push	#((___str_0+0) >> 8)
                           00013A   496 	Sstm8s_tim1$TIM1_OC1Init$79 ==.
                                    497 ; genCall
      00A3D9 CD 84 23         [ 4]  498 	call	_assert_failed
      00A3DC 5B 06            [ 2]  499 	addw	sp, #6
                           00013F   500 	Sstm8s_tim1$TIM1_OC1Init$80 ==.
                                    501 ; genLabel
      00A3DE                        502 00104$:
                           00013F   503 	Sstm8s_tim1$TIM1_OC1Init$81 ==.
                                    504 ;	../SPL/src/stm8s_tim1.c: 165: assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState));
                                    505 ; genIfx
      00A3DE 0D 07            [ 1]  506 	tnz	(0x07, sp)
      00A3E0 26 03            [ 1]  507 	jrne	00256$
      00A3E2 CC A3 FD         [ 2]  508 	jp	00121$
      00A3E5                        509 00256$:
                                    510 ; genCmpEQorNE
      00A3E5 7B 07            [ 1]  511 	ld	a, (0x07, sp)
      00A3E7 A1 11            [ 1]  512 	cp	a, #0x11
      00A3E9 26 03            [ 1]  513 	jrne	00258$
      00A3EB CC A3 FD         [ 2]  514 	jp	00121$
      00A3EE                        515 00258$:
                           00014F   516 	Sstm8s_tim1$TIM1_OC1Init$82 ==.
                                    517 ; skipping generated iCode
                                    518 ; skipping iCode since result will be rematerialized
                                    519 ; skipping iCode since result will be rematerialized
                                    520 ; genIPush
      00A3EE 4B A5            [ 1]  521 	push	#0xa5
                           000151   522 	Sstm8s_tim1$TIM1_OC1Init$83 ==.
      00A3F0 5F               [ 1]  523 	clrw	x
      00A3F1 89               [ 2]  524 	pushw	x
                           000153   525 	Sstm8s_tim1$TIM1_OC1Init$84 ==.
      00A3F2 4B 00            [ 1]  526 	push	#0x00
                           000155   527 	Sstm8s_tim1$TIM1_OC1Init$85 ==.
                                    528 ; genIPush
      00A3F4 4B 0E            [ 1]  529 	push	#<(___str_0+0)
                           000157   530 	Sstm8s_tim1$TIM1_OC1Init$86 ==.
      00A3F6 4B 81            [ 1]  531 	push	#((___str_0+0) >> 8)
                           000159   532 	Sstm8s_tim1$TIM1_OC1Init$87 ==.
                                    533 ; genCall
      00A3F8 CD 84 23         [ 4]  534 	call	_assert_failed
      00A3FB 5B 06            [ 2]  535 	addw	sp, #6
                           00015E   536 	Sstm8s_tim1$TIM1_OC1Init$88 ==.
                                    537 ; genLabel
      00A3FD                        538 00121$:
                           00015E   539 	Sstm8s_tim1$TIM1_OC1Init$89 ==.
                                    540 ;	../SPL/src/stm8s_tim1.c: 166: assert_param(IS_TIM1_OUTPUTN_STATE_OK(TIM1_OutputNState));
                                    541 ; genIfx
      00A3FD 0D 08            [ 1]  542 	tnz	(0x08, sp)
      00A3FF 26 03            [ 1]  543 	jrne	00260$
      00A401 CC A4 1C         [ 2]  544 	jp	00126$
      00A404                        545 00260$:
                                    546 ; genCmpEQorNE
      00A404 7B 08            [ 1]  547 	ld	a, (0x08, sp)
      00A406 A1 44            [ 1]  548 	cp	a, #0x44
      00A408 26 03            [ 1]  549 	jrne	00262$
      00A40A CC A4 1C         [ 2]  550 	jp	00126$
      00A40D                        551 00262$:
                           00016E   552 	Sstm8s_tim1$TIM1_OC1Init$90 ==.
                                    553 ; skipping generated iCode
                                    554 ; skipping iCode since result will be rematerialized
                                    555 ; skipping iCode since result will be rematerialized
                                    556 ; genIPush
      00A40D 4B A6            [ 1]  557 	push	#0xa6
                           000170   558 	Sstm8s_tim1$TIM1_OC1Init$91 ==.
      00A40F 5F               [ 1]  559 	clrw	x
      00A410 89               [ 2]  560 	pushw	x
                           000172   561 	Sstm8s_tim1$TIM1_OC1Init$92 ==.
      00A411 4B 00            [ 1]  562 	push	#0x00
                           000174   563 	Sstm8s_tim1$TIM1_OC1Init$93 ==.
                                    564 ; genIPush
      00A413 4B 0E            [ 1]  565 	push	#<(___str_0+0)
                           000176   566 	Sstm8s_tim1$TIM1_OC1Init$94 ==.
      00A415 4B 81            [ 1]  567 	push	#((___str_0+0) >> 8)
                           000178   568 	Sstm8s_tim1$TIM1_OC1Init$95 ==.
                                    569 ; genCall
      00A417 CD 84 23         [ 4]  570 	call	_assert_failed
      00A41A 5B 06            [ 2]  571 	addw	sp, #6
                           00017D   572 	Sstm8s_tim1$TIM1_OC1Init$96 ==.
                                    573 ; genLabel
      00A41C                        574 00126$:
                           00017D   575 	Sstm8s_tim1$TIM1_OC1Init$97 ==.
                                    576 ;	../SPL/src/stm8s_tim1.c: 167: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                    577 ; genIfx
      00A41C 0D 0B            [ 1]  578 	tnz	(0x0b, sp)
      00A41E 26 03            [ 1]  579 	jrne	00264$
      00A420 CC A4 3B         [ 2]  580 	jp	00131$
      00A423                        581 00264$:
                                    582 ; genCmpEQorNE
      00A423 7B 0B            [ 1]  583 	ld	a, (0x0b, sp)
      00A425 A1 22            [ 1]  584 	cp	a, #0x22
      00A427 26 03            [ 1]  585 	jrne	00266$
      00A429 CC A4 3B         [ 2]  586 	jp	00131$
      00A42C                        587 00266$:
                           00018D   588 	Sstm8s_tim1$TIM1_OC1Init$98 ==.
                                    589 ; skipping generated iCode
                                    590 ; skipping iCode since result will be rematerialized
                                    591 ; skipping iCode since result will be rematerialized
                                    592 ; genIPush
      00A42C 4B A7            [ 1]  593 	push	#0xa7
                           00018F   594 	Sstm8s_tim1$TIM1_OC1Init$99 ==.
      00A42E 5F               [ 1]  595 	clrw	x
      00A42F 89               [ 2]  596 	pushw	x
                           000191   597 	Sstm8s_tim1$TIM1_OC1Init$100 ==.
      00A430 4B 00            [ 1]  598 	push	#0x00
                           000193   599 	Sstm8s_tim1$TIM1_OC1Init$101 ==.
                                    600 ; genIPush
      00A432 4B 0E            [ 1]  601 	push	#<(___str_0+0)
                           000195   602 	Sstm8s_tim1$TIM1_OC1Init$102 ==.
      00A434 4B 81            [ 1]  603 	push	#((___str_0+0) >> 8)
                           000197   604 	Sstm8s_tim1$TIM1_OC1Init$103 ==.
                                    605 ; genCall
      00A436 CD 84 23         [ 4]  606 	call	_assert_failed
      00A439 5B 06            [ 2]  607 	addw	sp, #6
                           00019C   608 	Sstm8s_tim1$TIM1_OC1Init$104 ==.
                                    609 ; genLabel
      00A43B                        610 00131$:
                           00019C   611 	Sstm8s_tim1$TIM1_OC1Init$105 ==.
                                    612 ;	../SPL/src/stm8s_tim1.c: 168: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                    613 ; genIfx
      00A43B 0D 0C            [ 1]  614 	tnz	(0x0c, sp)
      00A43D 26 03            [ 1]  615 	jrne	00268$
      00A43F CC A4 5A         [ 2]  616 	jp	00136$
      00A442                        617 00268$:
                                    618 ; genCmpEQorNE
      00A442 7B 0C            [ 1]  619 	ld	a, (0x0c, sp)
      00A444 A1 88            [ 1]  620 	cp	a, #0x88
      00A446 26 03            [ 1]  621 	jrne	00270$
      00A448 CC A4 5A         [ 2]  622 	jp	00136$
      00A44B                        623 00270$:
                           0001AC   624 	Sstm8s_tim1$TIM1_OC1Init$106 ==.
                                    625 ; skipping generated iCode
                                    626 ; skipping iCode since result will be rematerialized
                                    627 ; skipping iCode since result will be rematerialized
                                    628 ; genIPush
      00A44B 4B A8            [ 1]  629 	push	#0xa8
                           0001AE   630 	Sstm8s_tim1$TIM1_OC1Init$107 ==.
      00A44D 5F               [ 1]  631 	clrw	x
      00A44E 89               [ 2]  632 	pushw	x
                           0001B0   633 	Sstm8s_tim1$TIM1_OC1Init$108 ==.
      00A44F 4B 00            [ 1]  634 	push	#0x00
                           0001B2   635 	Sstm8s_tim1$TIM1_OC1Init$109 ==.
                                    636 ; genIPush
      00A451 4B 0E            [ 1]  637 	push	#<(___str_0+0)
                           0001B4   638 	Sstm8s_tim1$TIM1_OC1Init$110 ==.
      00A453 4B 81            [ 1]  639 	push	#((___str_0+0) >> 8)
                           0001B6   640 	Sstm8s_tim1$TIM1_OC1Init$111 ==.
                                    641 ; genCall
      00A455 CD 84 23         [ 4]  642 	call	_assert_failed
      00A458 5B 06            [ 2]  643 	addw	sp, #6
                           0001BB   644 	Sstm8s_tim1$TIM1_OC1Init$112 ==.
                                    645 ; genLabel
      00A45A                        646 00136$:
                           0001BB   647 	Sstm8s_tim1$TIM1_OC1Init$113 ==.
                                    648 ;	../SPL/src/stm8s_tim1.c: 169: assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState));
                                    649 ; genCmpEQorNE
      00A45A 7B 0D            [ 1]  650 	ld	a, (0x0d, sp)
      00A45C A1 55            [ 1]  651 	cp	a, #0x55
      00A45E 26 03            [ 1]  652 	jrne	00273$
      00A460 CC A4 79         [ 2]  653 	jp	00141$
      00A463                        654 00273$:
                           0001C4   655 	Sstm8s_tim1$TIM1_OC1Init$114 ==.
                                    656 ; skipping generated iCode
                                    657 ; genIfx
      00A463 0D 0D            [ 1]  658 	tnz	(0x0d, sp)
      00A465 26 03            [ 1]  659 	jrne	00275$
      00A467 CC A4 79         [ 2]  660 	jp	00141$
      00A46A                        661 00275$:
                                    662 ; skipping iCode since result will be rematerialized
                                    663 ; skipping iCode since result will be rematerialized
                                    664 ; genIPush
      00A46A 4B A9            [ 1]  665 	push	#0xa9
                           0001CD   666 	Sstm8s_tim1$TIM1_OC1Init$115 ==.
      00A46C 5F               [ 1]  667 	clrw	x
      00A46D 89               [ 2]  668 	pushw	x
                           0001CF   669 	Sstm8s_tim1$TIM1_OC1Init$116 ==.
      00A46E 4B 00            [ 1]  670 	push	#0x00
                           0001D1   671 	Sstm8s_tim1$TIM1_OC1Init$117 ==.
                                    672 ; genIPush
      00A470 4B 0E            [ 1]  673 	push	#<(___str_0+0)
                           0001D3   674 	Sstm8s_tim1$TIM1_OC1Init$118 ==.
      00A472 4B 81            [ 1]  675 	push	#((___str_0+0) >> 8)
                           0001D5   676 	Sstm8s_tim1$TIM1_OC1Init$119 ==.
                                    677 ; genCall
      00A474 CD 84 23         [ 4]  678 	call	_assert_failed
      00A477 5B 06            [ 2]  679 	addw	sp, #6
                           0001DA   680 	Sstm8s_tim1$TIM1_OC1Init$120 ==.
                                    681 ; genLabel
      00A479                        682 00141$:
                           0001DA   683 	Sstm8s_tim1$TIM1_OC1Init$121 ==.
                                    684 ;	../SPL/src/stm8s_tim1.c: 170: assert_param(IS_TIM1_OCNIDLE_STATE_OK(TIM1_OCNIdleState));
                                    685 ; genCmpEQorNE
      00A479 7B 0E            [ 1]  686 	ld	a, (0x0e, sp)
      00A47B A1 2A            [ 1]  687 	cp	a, #0x2a
      00A47D 26 03            [ 1]  688 	jrne	00277$
      00A47F CC A4 98         [ 2]  689 	jp	00146$
      00A482                        690 00277$:
                           0001E3   691 	Sstm8s_tim1$TIM1_OC1Init$122 ==.
                                    692 ; skipping generated iCode
                                    693 ; genIfx
      00A482 0D 0E            [ 1]  694 	tnz	(0x0e, sp)
      00A484 26 03            [ 1]  695 	jrne	00279$
      00A486 CC A4 98         [ 2]  696 	jp	00146$
      00A489                        697 00279$:
                                    698 ; skipping iCode since result will be rematerialized
                                    699 ; skipping iCode since result will be rematerialized
                                    700 ; genIPush
      00A489 4B AA            [ 1]  701 	push	#0xaa
                           0001EC   702 	Sstm8s_tim1$TIM1_OC1Init$123 ==.
      00A48B 5F               [ 1]  703 	clrw	x
      00A48C 89               [ 2]  704 	pushw	x
                           0001EE   705 	Sstm8s_tim1$TIM1_OC1Init$124 ==.
      00A48D 4B 00            [ 1]  706 	push	#0x00
                           0001F0   707 	Sstm8s_tim1$TIM1_OC1Init$125 ==.
                                    708 ; genIPush
      00A48F 4B 0E            [ 1]  709 	push	#<(___str_0+0)
                           0001F2   710 	Sstm8s_tim1$TIM1_OC1Init$126 ==.
      00A491 4B 81            [ 1]  711 	push	#((___str_0+0) >> 8)
                           0001F4   712 	Sstm8s_tim1$TIM1_OC1Init$127 ==.
                                    713 ; genCall
      00A493 CD 84 23         [ 4]  714 	call	_assert_failed
      00A496 5B 06            [ 2]  715 	addw	sp, #6
                           0001F9   716 	Sstm8s_tim1$TIM1_OC1Init$128 ==.
                                    717 ; genLabel
      00A498                        718 00146$:
                           0001F9   719 	Sstm8s_tim1$TIM1_OC1Init$129 ==.
                                    720 ;	../SPL/src/stm8s_tim1.c: 174: TIM1->CCER1 &= (uint8_t)(~( TIM1_CCER1_CC1E | TIM1_CCER1_CC1NE 
                                    721 ; genPointerGet
      00A498 C6 52 5C         [ 1]  722 	ld	a, 0x525c
                                    723 ; genAnd
      00A49B A4 F0            [ 1]  724 	and	a, #0xf0
                                    725 ; genPointerSet
      00A49D C7 52 5C         [ 1]  726 	ld	0x525c, a
                           000201   727 	Sstm8s_tim1$TIM1_OC1Init$130 ==.
                                    728 ;	../SPL/src/stm8s_tim1.c: 178: TIM1->CCER1 |= (uint8_t)((uint8_t)((uint8_t)(TIM1_OutputState & TIM1_CCER1_CC1E)
                                    729 ; genPointerGet
      00A4A0 C6 52 5C         [ 1]  730 	ld	a, 0x525c
      00A4A3 6B 01            [ 1]  731 	ld	(0x01, sp), a
                                    732 ; genAnd
      00A4A5 7B 07            [ 1]  733 	ld	a, (0x07, sp)
      00A4A7 A4 01            [ 1]  734 	and	a, #0x01
      00A4A9 6B 03            [ 1]  735 	ld	(0x03, sp), a
                           00020C   736 	Sstm8s_tim1$TIM1_OC1Init$131 ==.
                                    737 ;	../SPL/src/stm8s_tim1.c: 179: | (uint8_t)(TIM1_OutputNState & TIM1_CCER1_CC1NE))
                                    738 ; genAnd
      00A4AB 7B 08            [ 1]  739 	ld	a, (0x08, sp)
      00A4AD A4 04            [ 1]  740 	and	a, #0x04
                                    741 ; genOr
      00A4AF 1A 03            [ 1]  742 	or	a, (0x03, sp)
      00A4B1 6B 02            [ 1]  743 	ld	(0x02, sp), a
                           000214   744 	Sstm8s_tim1$TIM1_OC1Init$132 ==.
                                    745 ;	../SPL/src/stm8s_tim1.c: 180: | (uint8_t)( (uint8_t)(TIM1_OCPolarity  & TIM1_CCER1_CC1P)
                                    746 ; genAnd
      00A4B3 7B 0B            [ 1]  747 	ld	a, (0x0b, sp)
      00A4B5 A4 02            [ 1]  748 	and	a, #0x02
      00A4B7 6B 03            [ 1]  749 	ld	(0x03, sp), a
                           00021A   750 	Sstm8s_tim1$TIM1_OC1Init$133 ==.
                                    751 ;	../SPL/src/stm8s_tim1.c: 181: | (uint8_t)(TIM1_OCNPolarity & TIM1_CCER1_CC1NP)));
                                    752 ; genAnd
      00A4B9 7B 0C            [ 1]  753 	ld	a, (0x0c, sp)
      00A4BB A4 08            [ 1]  754 	and	a, #0x08
                                    755 ; genOr
      00A4BD 1A 03            [ 1]  756 	or	a, (0x03, sp)
                                    757 ; genOr
      00A4BF 1A 02            [ 1]  758 	or	a, (0x02, sp)
                                    759 ; genOr
      00A4C1 1A 01            [ 1]  760 	or	a, (0x01, sp)
                                    761 ; genPointerSet
      00A4C3 C7 52 5C         [ 1]  762 	ld	0x525c, a
                           000227   763 	Sstm8s_tim1$TIM1_OC1Init$134 ==.
                                    764 ;	../SPL/src/stm8s_tim1.c: 184: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_OCM)) | 
                                    765 ; genPointerGet
      00A4C6 C6 52 58         [ 1]  766 	ld	a, 0x5258
                                    767 ; genAnd
      00A4C9 A4 8F            [ 1]  768 	and	a, #0x8f
                           00022C   769 	Sstm8s_tim1$TIM1_OC1Init$135 ==.
                                    770 ;	../SPL/src/stm8s_tim1.c: 185: (uint8_t)TIM1_OCMode);
                                    771 ; genOr
      00A4CB 1A 06            [ 1]  772 	or	a, (0x06, sp)
                                    773 ; genPointerSet
      00A4CD C7 52 58         [ 1]  774 	ld	0x5258, a
                           000231   775 	Sstm8s_tim1$TIM1_OC1Init$136 ==.
                                    776 ;	../SPL/src/stm8s_tim1.c: 188: TIM1->OISR &= (uint8_t)(~(TIM1_OISR_OIS1 | TIM1_OISR_OIS1N));
                                    777 ; genPointerGet
      00A4D0 C6 52 6F         [ 1]  778 	ld	a, 0x526f
                                    779 ; genAnd
      00A4D3 A4 FC            [ 1]  780 	and	a, #0xfc
                                    781 ; genPointerSet
      00A4D5 C7 52 6F         [ 1]  782 	ld	0x526f, a
                           000239   783 	Sstm8s_tim1$TIM1_OC1Init$137 ==.
                                    784 ;	../SPL/src/stm8s_tim1.c: 190: TIM1->OISR |= (uint8_t)((uint8_t)( TIM1_OCIdleState & TIM1_OISR_OIS1 ) | 
                                    785 ; genPointerGet
      00A4D8 C6 52 6F         [ 1]  786 	ld	a, 0x526f
      00A4DB 6B 02            [ 1]  787 	ld	(0x02, sp), a
                                    788 ; genAnd
      00A4DD 7B 0D            [ 1]  789 	ld	a, (0x0d, sp)
      00A4DF A4 01            [ 1]  790 	and	a, #0x01
      00A4E1 6B 03            [ 1]  791 	ld	(0x03, sp), a
                           000244   792 	Sstm8s_tim1$TIM1_OC1Init$138 ==.
                                    793 ;	../SPL/src/stm8s_tim1.c: 191: (uint8_t)( TIM1_OCNIdleState & TIM1_OISR_OIS1N ));
                                    794 ; genAnd
      00A4E3 7B 0E            [ 1]  795 	ld	a, (0x0e, sp)
      00A4E5 A4 02            [ 1]  796 	and	a, #0x02
                                    797 ; genOr
      00A4E7 1A 03            [ 1]  798 	or	a, (0x03, sp)
                                    799 ; genOr
      00A4E9 1A 02            [ 1]  800 	or	a, (0x02, sp)
                                    801 ; genPointerSet
      00A4EB C7 52 6F         [ 1]  802 	ld	0x526f, a
                           00024F   803 	Sstm8s_tim1$TIM1_OC1Init$139 ==.
                                    804 ;	../SPL/src/stm8s_tim1.c: 194: TIM1->CCR1H = (uint8_t)(TIM1_Pulse >> 8);
                                    805 ; genRightShiftLiteral
      00A4EE 7B 09            [ 1]  806 	ld	a, (0x09, sp)
      00A4F0 5F               [ 1]  807 	clrw	x
                                    808 ; genCast
                                    809 ; genAssign
                                    810 ; genPointerSet
      00A4F1 C7 52 65         [ 1]  811 	ld	0x5265, a
                           000255   812 	Sstm8s_tim1$TIM1_OC1Init$140 ==.
                                    813 ;	../SPL/src/stm8s_tim1.c: 195: TIM1->CCR1L = (uint8_t)(TIM1_Pulse);
                                    814 ; genCast
                                    815 ; genAssign
      00A4F4 7B 0A            [ 1]  816 	ld	a, (0x0a, sp)
                                    817 ; genPointerSet
      00A4F6 C7 52 66         [ 1]  818 	ld	0x5266, a
                                    819 ; genLabel
      00A4F9                        820 00101$:
                           00025A   821 	Sstm8s_tim1$TIM1_OC1Init$141 ==.
                                    822 ;	../SPL/src/stm8s_tim1.c: 196: }
                                    823 ; genEndFunction
      00A4F9 5B 03            [ 2]  824 	addw	sp, #3
                           00025C   825 	Sstm8s_tim1$TIM1_OC1Init$142 ==.
                           00025C   826 	Sstm8s_tim1$TIM1_OC1Init$143 ==.
                           00025C   827 	XG$TIM1_OC1Init$0$0 ==.
      00A4FB 81               [ 4]  828 	ret
                           00025D   829 	Sstm8s_tim1$TIM1_OC1Init$144 ==.
                           00025D   830 	Sstm8s_tim1$TIM1_OC2Init$145 ==.
                                    831 ;	../SPL/src/stm8s_tim1.c: 217: void TIM1_OC2Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                    832 ; genLabel
                                    833 ;	-----------------------------------------
                                    834 ;	 function TIM1_OC2Init
                                    835 ;	-----------------------------------------
                                    836 ;	Register assignment might be sub-optimal.
                                    837 ;	Stack space usage: 3 bytes.
      00A4FC                        838 _TIM1_OC2Init:
                           00025D   839 	Sstm8s_tim1$TIM1_OC2Init$146 ==.
      00A4FC 52 03            [ 2]  840 	sub	sp, #3
                           00025F   841 	Sstm8s_tim1$TIM1_OC2Init$147 ==.
                           00025F   842 	Sstm8s_tim1$TIM1_OC2Init$148 ==.
                                    843 ;	../SPL/src/stm8s_tim1.c: 227: assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode));
                                    844 ; genIfx
      00A4FE 0D 06            [ 1]  845 	tnz	(0x06, sp)
      00A500 26 03            [ 1]  846 	jrne	00240$
      00A502 CC A5 41         [ 2]  847 	jp	00104$
      00A505                        848 00240$:
                                    849 ; genCmpEQorNE
      00A505 7B 06            [ 1]  850 	ld	a, (0x06, sp)
      00A507 A1 10            [ 1]  851 	cp	a, #0x10
      00A509 26 03            [ 1]  852 	jrne	00242$
      00A50B CC A5 41         [ 2]  853 	jp	00104$
      00A50E                        854 00242$:
                           00026F   855 	Sstm8s_tim1$TIM1_OC2Init$149 ==.
                                    856 ; skipping generated iCode
                                    857 ; genCmpEQorNE
      00A50E 7B 06            [ 1]  858 	ld	a, (0x06, sp)
      00A510 A1 20            [ 1]  859 	cp	a, #0x20
      00A512 26 03            [ 1]  860 	jrne	00245$
      00A514 CC A5 41         [ 2]  861 	jp	00104$
      00A517                        862 00245$:
                           000278   863 	Sstm8s_tim1$TIM1_OC2Init$150 ==.
                                    864 ; skipping generated iCode
                                    865 ; genCmpEQorNE
      00A517 7B 06            [ 1]  866 	ld	a, (0x06, sp)
      00A519 A1 30            [ 1]  867 	cp	a, #0x30
      00A51B 26 03            [ 1]  868 	jrne	00248$
      00A51D CC A5 41         [ 2]  869 	jp	00104$
      00A520                        870 00248$:
                           000281   871 	Sstm8s_tim1$TIM1_OC2Init$151 ==.
                                    872 ; skipping generated iCode
                                    873 ; genCmpEQorNE
      00A520 7B 06            [ 1]  874 	ld	a, (0x06, sp)
      00A522 A1 60            [ 1]  875 	cp	a, #0x60
      00A524 26 03            [ 1]  876 	jrne	00251$
      00A526 CC A5 41         [ 2]  877 	jp	00104$
      00A529                        878 00251$:
                           00028A   879 	Sstm8s_tim1$TIM1_OC2Init$152 ==.
                                    880 ; skipping generated iCode
                                    881 ; genCmpEQorNE
      00A529 7B 06            [ 1]  882 	ld	a, (0x06, sp)
      00A52B A1 70            [ 1]  883 	cp	a, #0x70
      00A52D 26 03            [ 1]  884 	jrne	00254$
      00A52F CC A5 41         [ 2]  885 	jp	00104$
      00A532                        886 00254$:
                           000293   887 	Sstm8s_tim1$TIM1_OC2Init$153 ==.
                                    888 ; skipping generated iCode
                                    889 ; skipping iCode since result will be rematerialized
                                    890 ; skipping iCode since result will be rematerialized
                                    891 ; genIPush
      00A532 4B E3            [ 1]  892 	push	#0xe3
                           000295   893 	Sstm8s_tim1$TIM1_OC2Init$154 ==.
      00A534 5F               [ 1]  894 	clrw	x
      00A535 89               [ 2]  895 	pushw	x
                           000297   896 	Sstm8s_tim1$TIM1_OC2Init$155 ==.
      00A536 4B 00            [ 1]  897 	push	#0x00
                           000299   898 	Sstm8s_tim1$TIM1_OC2Init$156 ==.
                                    899 ; genIPush
      00A538 4B 0E            [ 1]  900 	push	#<(___str_0+0)
                           00029B   901 	Sstm8s_tim1$TIM1_OC2Init$157 ==.
      00A53A 4B 81            [ 1]  902 	push	#((___str_0+0) >> 8)
                           00029D   903 	Sstm8s_tim1$TIM1_OC2Init$158 ==.
                                    904 ; genCall
      00A53C CD 84 23         [ 4]  905 	call	_assert_failed
      00A53F 5B 06            [ 2]  906 	addw	sp, #6
                           0002A2   907 	Sstm8s_tim1$TIM1_OC2Init$159 ==.
                                    908 ; genLabel
      00A541                        909 00104$:
                           0002A2   910 	Sstm8s_tim1$TIM1_OC2Init$160 ==.
                                    911 ;	../SPL/src/stm8s_tim1.c: 228: assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState));
                                    912 ; genIfx
      00A541 0D 07            [ 1]  913 	tnz	(0x07, sp)
      00A543 26 03            [ 1]  914 	jrne	00256$
      00A545 CC A5 60         [ 2]  915 	jp	00121$
      00A548                        916 00256$:
                                    917 ; genCmpEQorNE
      00A548 7B 07            [ 1]  918 	ld	a, (0x07, sp)
      00A54A A1 11            [ 1]  919 	cp	a, #0x11
      00A54C 26 03            [ 1]  920 	jrne	00258$
      00A54E CC A5 60         [ 2]  921 	jp	00121$
      00A551                        922 00258$:
                           0002B2   923 	Sstm8s_tim1$TIM1_OC2Init$161 ==.
                                    924 ; skipping generated iCode
                                    925 ; skipping iCode since result will be rematerialized
                                    926 ; skipping iCode since result will be rematerialized
                                    927 ; genIPush
      00A551 4B E4            [ 1]  928 	push	#0xe4
                           0002B4   929 	Sstm8s_tim1$TIM1_OC2Init$162 ==.
      00A553 5F               [ 1]  930 	clrw	x
      00A554 89               [ 2]  931 	pushw	x
                           0002B6   932 	Sstm8s_tim1$TIM1_OC2Init$163 ==.
      00A555 4B 00            [ 1]  933 	push	#0x00
                           0002B8   934 	Sstm8s_tim1$TIM1_OC2Init$164 ==.
                                    935 ; genIPush
      00A557 4B 0E            [ 1]  936 	push	#<(___str_0+0)
                           0002BA   937 	Sstm8s_tim1$TIM1_OC2Init$165 ==.
      00A559 4B 81            [ 1]  938 	push	#((___str_0+0) >> 8)
                           0002BC   939 	Sstm8s_tim1$TIM1_OC2Init$166 ==.
                                    940 ; genCall
      00A55B CD 84 23         [ 4]  941 	call	_assert_failed
      00A55E 5B 06            [ 2]  942 	addw	sp, #6
                           0002C1   943 	Sstm8s_tim1$TIM1_OC2Init$167 ==.
                                    944 ; genLabel
      00A560                        945 00121$:
                           0002C1   946 	Sstm8s_tim1$TIM1_OC2Init$168 ==.
                                    947 ;	../SPL/src/stm8s_tim1.c: 229: assert_param(IS_TIM1_OUTPUTN_STATE_OK(TIM1_OutputNState));
                                    948 ; genIfx
      00A560 0D 08            [ 1]  949 	tnz	(0x08, sp)
      00A562 26 03            [ 1]  950 	jrne	00260$
      00A564 CC A5 7F         [ 2]  951 	jp	00126$
      00A567                        952 00260$:
                                    953 ; genCmpEQorNE
      00A567 7B 08            [ 1]  954 	ld	a, (0x08, sp)
      00A569 A1 44            [ 1]  955 	cp	a, #0x44
      00A56B 26 03            [ 1]  956 	jrne	00262$
      00A56D CC A5 7F         [ 2]  957 	jp	00126$
      00A570                        958 00262$:
                           0002D1   959 	Sstm8s_tim1$TIM1_OC2Init$169 ==.
                                    960 ; skipping generated iCode
                                    961 ; skipping iCode since result will be rematerialized
                                    962 ; skipping iCode since result will be rematerialized
                                    963 ; genIPush
      00A570 4B E5            [ 1]  964 	push	#0xe5
                           0002D3   965 	Sstm8s_tim1$TIM1_OC2Init$170 ==.
      00A572 5F               [ 1]  966 	clrw	x
      00A573 89               [ 2]  967 	pushw	x
                           0002D5   968 	Sstm8s_tim1$TIM1_OC2Init$171 ==.
      00A574 4B 00            [ 1]  969 	push	#0x00
                           0002D7   970 	Sstm8s_tim1$TIM1_OC2Init$172 ==.
                                    971 ; genIPush
      00A576 4B 0E            [ 1]  972 	push	#<(___str_0+0)
                           0002D9   973 	Sstm8s_tim1$TIM1_OC2Init$173 ==.
      00A578 4B 81            [ 1]  974 	push	#((___str_0+0) >> 8)
                           0002DB   975 	Sstm8s_tim1$TIM1_OC2Init$174 ==.
                                    976 ; genCall
      00A57A CD 84 23         [ 4]  977 	call	_assert_failed
      00A57D 5B 06            [ 2]  978 	addw	sp, #6
                           0002E0   979 	Sstm8s_tim1$TIM1_OC2Init$175 ==.
                                    980 ; genLabel
      00A57F                        981 00126$:
                           0002E0   982 	Sstm8s_tim1$TIM1_OC2Init$176 ==.
                                    983 ;	../SPL/src/stm8s_tim1.c: 230: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                    984 ; genIfx
      00A57F 0D 0B            [ 1]  985 	tnz	(0x0b, sp)
      00A581 26 03            [ 1]  986 	jrne	00264$
      00A583 CC A5 9E         [ 2]  987 	jp	00131$
      00A586                        988 00264$:
                                    989 ; genCmpEQorNE
      00A586 7B 0B            [ 1]  990 	ld	a, (0x0b, sp)
      00A588 A1 22            [ 1]  991 	cp	a, #0x22
      00A58A 26 03            [ 1]  992 	jrne	00266$
      00A58C CC A5 9E         [ 2]  993 	jp	00131$
      00A58F                        994 00266$:
                           0002F0   995 	Sstm8s_tim1$TIM1_OC2Init$177 ==.
                                    996 ; skipping generated iCode
                                    997 ; skipping iCode since result will be rematerialized
                                    998 ; skipping iCode since result will be rematerialized
                                    999 ; genIPush
      00A58F 4B E6            [ 1] 1000 	push	#0xe6
                           0002F2  1001 	Sstm8s_tim1$TIM1_OC2Init$178 ==.
      00A591 5F               [ 1] 1002 	clrw	x
      00A592 89               [ 2] 1003 	pushw	x
                           0002F4  1004 	Sstm8s_tim1$TIM1_OC2Init$179 ==.
      00A593 4B 00            [ 1] 1005 	push	#0x00
                           0002F6  1006 	Sstm8s_tim1$TIM1_OC2Init$180 ==.
                                   1007 ; genIPush
      00A595 4B 0E            [ 1] 1008 	push	#<(___str_0+0)
                           0002F8  1009 	Sstm8s_tim1$TIM1_OC2Init$181 ==.
      00A597 4B 81            [ 1] 1010 	push	#((___str_0+0) >> 8)
                           0002FA  1011 	Sstm8s_tim1$TIM1_OC2Init$182 ==.
                                   1012 ; genCall
      00A599 CD 84 23         [ 4] 1013 	call	_assert_failed
      00A59C 5B 06            [ 2] 1014 	addw	sp, #6
                           0002FF  1015 	Sstm8s_tim1$TIM1_OC2Init$183 ==.
                                   1016 ; genLabel
      00A59E                       1017 00131$:
                           0002FF  1018 	Sstm8s_tim1$TIM1_OC2Init$184 ==.
                                   1019 ;	../SPL/src/stm8s_tim1.c: 231: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                   1020 ; genIfx
      00A59E 0D 0C            [ 1] 1021 	tnz	(0x0c, sp)
      00A5A0 26 03            [ 1] 1022 	jrne	00268$
      00A5A2 CC A5 BD         [ 2] 1023 	jp	00136$
      00A5A5                       1024 00268$:
                                   1025 ; genCmpEQorNE
      00A5A5 7B 0C            [ 1] 1026 	ld	a, (0x0c, sp)
      00A5A7 A1 88            [ 1] 1027 	cp	a, #0x88
      00A5A9 26 03            [ 1] 1028 	jrne	00270$
      00A5AB CC A5 BD         [ 2] 1029 	jp	00136$
      00A5AE                       1030 00270$:
                           00030F  1031 	Sstm8s_tim1$TIM1_OC2Init$185 ==.
                                   1032 ; skipping generated iCode
                                   1033 ; skipping iCode since result will be rematerialized
                                   1034 ; skipping iCode since result will be rematerialized
                                   1035 ; genIPush
      00A5AE 4B E7            [ 1] 1036 	push	#0xe7
                           000311  1037 	Sstm8s_tim1$TIM1_OC2Init$186 ==.
      00A5B0 5F               [ 1] 1038 	clrw	x
      00A5B1 89               [ 2] 1039 	pushw	x
                           000313  1040 	Sstm8s_tim1$TIM1_OC2Init$187 ==.
      00A5B2 4B 00            [ 1] 1041 	push	#0x00
                           000315  1042 	Sstm8s_tim1$TIM1_OC2Init$188 ==.
                                   1043 ; genIPush
      00A5B4 4B 0E            [ 1] 1044 	push	#<(___str_0+0)
                           000317  1045 	Sstm8s_tim1$TIM1_OC2Init$189 ==.
      00A5B6 4B 81            [ 1] 1046 	push	#((___str_0+0) >> 8)
                           000319  1047 	Sstm8s_tim1$TIM1_OC2Init$190 ==.
                                   1048 ; genCall
      00A5B8 CD 84 23         [ 4] 1049 	call	_assert_failed
      00A5BB 5B 06            [ 2] 1050 	addw	sp, #6
                           00031E  1051 	Sstm8s_tim1$TIM1_OC2Init$191 ==.
                                   1052 ; genLabel
      00A5BD                       1053 00136$:
                           00031E  1054 	Sstm8s_tim1$TIM1_OC2Init$192 ==.
                                   1055 ;	../SPL/src/stm8s_tim1.c: 232: assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState));
                                   1056 ; genCmpEQorNE
      00A5BD 7B 0D            [ 1] 1057 	ld	a, (0x0d, sp)
      00A5BF A1 55            [ 1] 1058 	cp	a, #0x55
      00A5C1 26 03            [ 1] 1059 	jrne	00273$
      00A5C3 CC A5 DC         [ 2] 1060 	jp	00141$
      00A5C6                       1061 00273$:
                           000327  1062 	Sstm8s_tim1$TIM1_OC2Init$193 ==.
                                   1063 ; skipping generated iCode
                                   1064 ; genIfx
      00A5C6 0D 0D            [ 1] 1065 	tnz	(0x0d, sp)
      00A5C8 26 03            [ 1] 1066 	jrne	00275$
      00A5CA CC A5 DC         [ 2] 1067 	jp	00141$
      00A5CD                       1068 00275$:
                                   1069 ; skipping iCode since result will be rematerialized
                                   1070 ; skipping iCode since result will be rematerialized
                                   1071 ; genIPush
      00A5CD 4B E8            [ 1] 1072 	push	#0xe8
                           000330  1073 	Sstm8s_tim1$TIM1_OC2Init$194 ==.
      00A5CF 5F               [ 1] 1074 	clrw	x
      00A5D0 89               [ 2] 1075 	pushw	x
                           000332  1076 	Sstm8s_tim1$TIM1_OC2Init$195 ==.
      00A5D1 4B 00            [ 1] 1077 	push	#0x00
                           000334  1078 	Sstm8s_tim1$TIM1_OC2Init$196 ==.
                                   1079 ; genIPush
      00A5D3 4B 0E            [ 1] 1080 	push	#<(___str_0+0)
                           000336  1081 	Sstm8s_tim1$TIM1_OC2Init$197 ==.
      00A5D5 4B 81            [ 1] 1082 	push	#((___str_0+0) >> 8)
                           000338  1083 	Sstm8s_tim1$TIM1_OC2Init$198 ==.
                                   1084 ; genCall
      00A5D7 CD 84 23         [ 4] 1085 	call	_assert_failed
      00A5DA 5B 06            [ 2] 1086 	addw	sp, #6
                           00033D  1087 	Sstm8s_tim1$TIM1_OC2Init$199 ==.
                                   1088 ; genLabel
      00A5DC                       1089 00141$:
                           00033D  1090 	Sstm8s_tim1$TIM1_OC2Init$200 ==.
                                   1091 ;	../SPL/src/stm8s_tim1.c: 233: assert_param(IS_TIM1_OCNIDLE_STATE_OK(TIM1_OCNIdleState));
                                   1092 ; genCmpEQorNE
      00A5DC 7B 0E            [ 1] 1093 	ld	a, (0x0e, sp)
      00A5DE A1 2A            [ 1] 1094 	cp	a, #0x2a
      00A5E0 26 03            [ 1] 1095 	jrne	00277$
      00A5E2 CC A5 FB         [ 2] 1096 	jp	00146$
      00A5E5                       1097 00277$:
                           000346  1098 	Sstm8s_tim1$TIM1_OC2Init$201 ==.
                                   1099 ; skipping generated iCode
                                   1100 ; genIfx
      00A5E5 0D 0E            [ 1] 1101 	tnz	(0x0e, sp)
      00A5E7 26 03            [ 1] 1102 	jrne	00279$
      00A5E9 CC A5 FB         [ 2] 1103 	jp	00146$
      00A5EC                       1104 00279$:
                                   1105 ; skipping iCode since result will be rematerialized
                                   1106 ; skipping iCode since result will be rematerialized
                                   1107 ; genIPush
      00A5EC 4B E9            [ 1] 1108 	push	#0xe9
                           00034F  1109 	Sstm8s_tim1$TIM1_OC2Init$202 ==.
      00A5EE 5F               [ 1] 1110 	clrw	x
      00A5EF 89               [ 2] 1111 	pushw	x
                           000351  1112 	Sstm8s_tim1$TIM1_OC2Init$203 ==.
      00A5F0 4B 00            [ 1] 1113 	push	#0x00
                           000353  1114 	Sstm8s_tim1$TIM1_OC2Init$204 ==.
                                   1115 ; genIPush
      00A5F2 4B 0E            [ 1] 1116 	push	#<(___str_0+0)
                           000355  1117 	Sstm8s_tim1$TIM1_OC2Init$205 ==.
      00A5F4 4B 81            [ 1] 1118 	push	#((___str_0+0) >> 8)
                           000357  1119 	Sstm8s_tim1$TIM1_OC2Init$206 ==.
                                   1120 ; genCall
      00A5F6 CD 84 23         [ 4] 1121 	call	_assert_failed
      00A5F9 5B 06            [ 2] 1122 	addw	sp, #6
                           00035C  1123 	Sstm8s_tim1$TIM1_OC2Init$207 ==.
                                   1124 ; genLabel
      00A5FB                       1125 00146$:
                           00035C  1126 	Sstm8s_tim1$TIM1_OC2Init$208 ==.
                                   1127 ;	../SPL/src/stm8s_tim1.c: 237: TIM1->CCER1 &= (uint8_t)(~( TIM1_CCER1_CC2E | TIM1_CCER1_CC2NE | 
                                   1128 ; genPointerGet
      00A5FB C6 52 5C         [ 1] 1129 	ld	a, 0x525c
                                   1130 ; genAnd
      00A5FE A4 0F            [ 1] 1131 	and	a, #0x0f
                                   1132 ; genPointerSet
      00A600 C7 52 5C         [ 1] 1133 	ld	0x525c, a
                           000364  1134 	Sstm8s_tim1$TIM1_OC2Init$209 ==.
                                   1135 ;	../SPL/src/stm8s_tim1.c: 242: TIM1->CCER1 |= (uint8_t)((uint8_t)((uint8_t)(TIM1_OutputState & TIM1_CCER1_CC2E  ) | 
                                   1136 ; genPointerGet
      00A603 C6 52 5C         [ 1] 1137 	ld	a, 0x525c
      00A606 6B 01            [ 1] 1138 	ld	(0x01, sp), a
                                   1139 ; genAnd
      00A608 7B 07            [ 1] 1140 	ld	a, (0x07, sp)
      00A60A A4 10            [ 1] 1141 	and	a, #0x10
      00A60C 6B 03            [ 1] 1142 	ld	(0x03, sp), a
                           00036F  1143 	Sstm8s_tim1$TIM1_OC2Init$210 ==.
                                   1144 ;	../SPL/src/stm8s_tim1.c: 243: (uint8_t)(TIM1_OutputNState & TIM1_CCER1_CC2NE )) | 
                                   1145 ; genAnd
      00A60E 7B 08            [ 1] 1146 	ld	a, (0x08, sp)
      00A610 A4 40            [ 1] 1147 	and	a, #0x40
                                   1148 ; genOr
      00A612 1A 03            [ 1] 1149 	or	a, (0x03, sp)
      00A614 6B 02            [ 1] 1150 	ld	(0x02, sp), a
                           000377  1151 	Sstm8s_tim1$TIM1_OC2Init$211 ==.
                                   1152 ;	../SPL/src/stm8s_tim1.c: 244: (uint8_t)((uint8_t)(TIM1_OCPolarity  & TIM1_CCER1_CC2P  ) | 
                                   1153 ; genAnd
      00A616 7B 0B            [ 1] 1154 	ld	a, (0x0b, sp)
      00A618 A4 20            [ 1] 1155 	and	a, #0x20
      00A61A 6B 03            [ 1] 1156 	ld	(0x03, sp), a
                           00037D  1157 	Sstm8s_tim1$TIM1_OC2Init$212 ==.
                                   1158 ;	../SPL/src/stm8s_tim1.c: 245: (uint8_t)(TIM1_OCNPolarity & TIM1_CCER1_CC2NP )));
                                   1159 ; genAnd
      00A61C 7B 0C            [ 1] 1160 	ld	a, (0x0c, sp)
      00A61E A4 80            [ 1] 1161 	and	a, #0x80
                                   1162 ; genOr
      00A620 1A 03            [ 1] 1163 	or	a, (0x03, sp)
                                   1164 ; genOr
      00A622 1A 02            [ 1] 1165 	or	a, (0x02, sp)
                                   1166 ; genOr
      00A624 1A 01            [ 1] 1167 	or	a, (0x01, sp)
                                   1168 ; genPointerSet
      00A626 C7 52 5C         [ 1] 1169 	ld	0x525c, a
                           00038A  1170 	Sstm8s_tim1$TIM1_OC2Init$213 ==.
                                   1171 ;	../SPL/src/stm8s_tim1.c: 248: TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_OCM)) | 
                                   1172 ; genPointerGet
      00A629 C6 52 59         [ 1] 1173 	ld	a, 0x5259
                                   1174 ; genAnd
      00A62C A4 8F            [ 1] 1175 	and	a, #0x8f
                           00038F  1176 	Sstm8s_tim1$TIM1_OC2Init$214 ==.
                                   1177 ;	../SPL/src/stm8s_tim1.c: 249: (uint8_t)TIM1_OCMode);
                                   1178 ; genOr
      00A62E 1A 06            [ 1] 1179 	or	a, (0x06, sp)
                                   1180 ; genPointerSet
      00A630 C7 52 59         [ 1] 1181 	ld	0x5259, a
                           000394  1182 	Sstm8s_tim1$TIM1_OC2Init$215 ==.
                                   1183 ;	../SPL/src/stm8s_tim1.c: 252: TIM1->OISR &= (uint8_t)(~(TIM1_OISR_OIS2 | TIM1_OISR_OIS2N));
                                   1184 ; genPointerGet
      00A633 C6 52 6F         [ 1] 1185 	ld	a, 0x526f
                                   1186 ; genAnd
      00A636 A4 F3            [ 1] 1187 	and	a, #0xf3
                                   1188 ; genPointerSet
      00A638 C7 52 6F         [ 1] 1189 	ld	0x526f, a
                           00039C  1190 	Sstm8s_tim1$TIM1_OC2Init$216 ==.
                                   1191 ;	../SPL/src/stm8s_tim1.c: 254: TIM1->OISR |= (uint8_t)((uint8_t)(TIM1_OISR_OIS2 & TIM1_OCIdleState) | 
                                   1192 ; genPointerGet
      00A63B C6 52 6F         [ 1] 1193 	ld	a, 0x526f
      00A63E 6B 02            [ 1] 1194 	ld	(0x02, sp), a
                                   1195 ; genAnd
      00A640 7B 0D            [ 1] 1196 	ld	a, (0x0d, sp)
      00A642 A4 04            [ 1] 1197 	and	a, #0x04
      00A644 6B 03            [ 1] 1198 	ld	(0x03, sp), a
                           0003A7  1199 	Sstm8s_tim1$TIM1_OC2Init$217 ==.
                                   1200 ;	../SPL/src/stm8s_tim1.c: 255: (uint8_t)(TIM1_OISR_OIS2N & TIM1_OCNIdleState));
                                   1201 ; genAnd
      00A646 7B 0E            [ 1] 1202 	ld	a, (0x0e, sp)
      00A648 A4 08            [ 1] 1203 	and	a, #0x08
                                   1204 ; genOr
      00A64A 1A 03            [ 1] 1205 	or	a, (0x03, sp)
                                   1206 ; genOr
      00A64C 1A 02            [ 1] 1207 	or	a, (0x02, sp)
                                   1208 ; genPointerSet
      00A64E C7 52 6F         [ 1] 1209 	ld	0x526f, a
                           0003B2  1210 	Sstm8s_tim1$TIM1_OC2Init$218 ==.
                                   1211 ;	../SPL/src/stm8s_tim1.c: 258: TIM1->CCR2H = (uint8_t)(TIM1_Pulse >> 8);
                                   1212 ; genRightShiftLiteral
      00A651 7B 09            [ 1] 1213 	ld	a, (0x09, sp)
      00A653 5F               [ 1] 1214 	clrw	x
                                   1215 ; genCast
                                   1216 ; genAssign
                                   1217 ; genPointerSet
      00A654 C7 52 67         [ 1] 1218 	ld	0x5267, a
                           0003B8  1219 	Sstm8s_tim1$TIM1_OC2Init$219 ==.
                                   1220 ;	../SPL/src/stm8s_tim1.c: 259: TIM1->CCR2L = (uint8_t)(TIM1_Pulse);
                                   1221 ; genCast
                                   1222 ; genAssign
      00A657 7B 0A            [ 1] 1223 	ld	a, (0x0a, sp)
                                   1224 ; genPointerSet
      00A659 C7 52 68         [ 1] 1225 	ld	0x5268, a
                                   1226 ; genLabel
      00A65C                       1227 00101$:
                           0003BD  1228 	Sstm8s_tim1$TIM1_OC2Init$220 ==.
                                   1229 ;	../SPL/src/stm8s_tim1.c: 260: }
                                   1230 ; genEndFunction
      00A65C 5B 03            [ 2] 1231 	addw	sp, #3
                           0003BF  1232 	Sstm8s_tim1$TIM1_OC2Init$221 ==.
                           0003BF  1233 	Sstm8s_tim1$TIM1_OC2Init$222 ==.
                           0003BF  1234 	XG$TIM1_OC2Init$0$0 ==.
      00A65E 81               [ 4] 1235 	ret
                           0003C0  1236 	Sstm8s_tim1$TIM1_OC2Init$223 ==.
                           0003C0  1237 	Sstm8s_tim1$TIM1_OC3Init$224 ==.
                                   1238 ;	../SPL/src/stm8s_tim1.c: 281: void TIM1_OC3Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                   1239 ; genLabel
                                   1240 ;	-----------------------------------------
                                   1241 ;	 function TIM1_OC3Init
                                   1242 ;	-----------------------------------------
                                   1243 ;	Register assignment might be sub-optimal.
                                   1244 ;	Stack space usage: 3 bytes.
      00A65F                       1245 _TIM1_OC3Init:
                           0003C0  1246 	Sstm8s_tim1$TIM1_OC3Init$225 ==.
      00A65F 52 03            [ 2] 1247 	sub	sp, #3
                           0003C2  1248 	Sstm8s_tim1$TIM1_OC3Init$226 ==.
                           0003C2  1249 	Sstm8s_tim1$TIM1_OC3Init$227 ==.
                                   1250 ;	../SPL/src/stm8s_tim1.c: 291: assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode));
                                   1251 ; genIfx
      00A661 0D 06            [ 1] 1252 	tnz	(0x06, sp)
      00A663 26 03            [ 1] 1253 	jrne	00240$
      00A665 CC A6 A4         [ 2] 1254 	jp	00104$
      00A668                       1255 00240$:
                                   1256 ; genCmpEQorNE
      00A668 7B 06            [ 1] 1257 	ld	a, (0x06, sp)
      00A66A A1 10            [ 1] 1258 	cp	a, #0x10
      00A66C 26 03            [ 1] 1259 	jrne	00242$
      00A66E CC A6 A4         [ 2] 1260 	jp	00104$
      00A671                       1261 00242$:
                           0003D2  1262 	Sstm8s_tim1$TIM1_OC3Init$228 ==.
                                   1263 ; skipping generated iCode
                                   1264 ; genCmpEQorNE
      00A671 7B 06            [ 1] 1265 	ld	a, (0x06, sp)
      00A673 A1 20            [ 1] 1266 	cp	a, #0x20
      00A675 26 03            [ 1] 1267 	jrne	00245$
      00A677 CC A6 A4         [ 2] 1268 	jp	00104$
      00A67A                       1269 00245$:
                           0003DB  1270 	Sstm8s_tim1$TIM1_OC3Init$229 ==.
                                   1271 ; skipping generated iCode
                                   1272 ; genCmpEQorNE
      00A67A 7B 06            [ 1] 1273 	ld	a, (0x06, sp)
      00A67C A1 30            [ 1] 1274 	cp	a, #0x30
      00A67E 26 03            [ 1] 1275 	jrne	00248$
      00A680 CC A6 A4         [ 2] 1276 	jp	00104$
      00A683                       1277 00248$:
                           0003E4  1278 	Sstm8s_tim1$TIM1_OC3Init$230 ==.
                                   1279 ; skipping generated iCode
                                   1280 ; genCmpEQorNE
      00A683 7B 06            [ 1] 1281 	ld	a, (0x06, sp)
      00A685 A1 60            [ 1] 1282 	cp	a, #0x60
      00A687 26 03            [ 1] 1283 	jrne	00251$
      00A689 CC A6 A4         [ 2] 1284 	jp	00104$
      00A68C                       1285 00251$:
                           0003ED  1286 	Sstm8s_tim1$TIM1_OC3Init$231 ==.
                                   1287 ; skipping generated iCode
                                   1288 ; genCmpEQorNE
      00A68C 7B 06            [ 1] 1289 	ld	a, (0x06, sp)
      00A68E A1 70            [ 1] 1290 	cp	a, #0x70
      00A690 26 03            [ 1] 1291 	jrne	00254$
      00A692 CC A6 A4         [ 2] 1292 	jp	00104$
      00A695                       1293 00254$:
                           0003F6  1294 	Sstm8s_tim1$TIM1_OC3Init$232 ==.
                                   1295 ; skipping generated iCode
                                   1296 ; skipping iCode since result will be rematerialized
                                   1297 ; skipping iCode since result will be rematerialized
                                   1298 ; genIPush
      00A695 4B 23            [ 1] 1299 	push	#0x23
                           0003F8  1300 	Sstm8s_tim1$TIM1_OC3Init$233 ==.
      00A697 4B 01            [ 1] 1301 	push	#0x01
                           0003FA  1302 	Sstm8s_tim1$TIM1_OC3Init$234 ==.
      00A699 5F               [ 1] 1303 	clrw	x
      00A69A 89               [ 2] 1304 	pushw	x
                           0003FC  1305 	Sstm8s_tim1$TIM1_OC3Init$235 ==.
                                   1306 ; genIPush
      00A69B 4B 0E            [ 1] 1307 	push	#<(___str_0+0)
                           0003FE  1308 	Sstm8s_tim1$TIM1_OC3Init$236 ==.
      00A69D 4B 81            [ 1] 1309 	push	#((___str_0+0) >> 8)
                           000400  1310 	Sstm8s_tim1$TIM1_OC3Init$237 ==.
                                   1311 ; genCall
      00A69F CD 84 23         [ 4] 1312 	call	_assert_failed
      00A6A2 5B 06            [ 2] 1313 	addw	sp, #6
                           000405  1314 	Sstm8s_tim1$TIM1_OC3Init$238 ==.
                                   1315 ; genLabel
      00A6A4                       1316 00104$:
                           000405  1317 	Sstm8s_tim1$TIM1_OC3Init$239 ==.
                                   1318 ;	../SPL/src/stm8s_tim1.c: 292: assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState));
                                   1319 ; genIfx
      00A6A4 0D 07            [ 1] 1320 	tnz	(0x07, sp)
      00A6A6 26 03            [ 1] 1321 	jrne	00256$
      00A6A8 CC A6 C3         [ 2] 1322 	jp	00121$
      00A6AB                       1323 00256$:
                                   1324 ; genCmpEQorNE
      00A6AB 7B 07            [ 1] 1325 	ld	a, (0x07, sp)
      00A6AD A1 11            [ 1] 1326 	cp	a, #0x11
      00A6AF 26 03            [ 1] 1327 	jrne	00258$
      00A6B1 CC A6 C3         [ 2] 1328 	jp	00121$
      00A6B4                       1329 00258$:
                           000415  1330 	Sstm8s_tim1$TIM1_OC3Init$240 ==.
                                   1331 ; skipping generated iCode
                                   1332 ; skipping iCode since result will be rematerialized
                                   1333 ; skipping iCode since result will be rematerialized
                                   1334 ; genIPush
      00A6B4 4B 24            [ 1] 1335 	push	#0x24
                           000417  1336 	Sstm8s_tim1$TIM1_OC3Init$241 ==.
      00A6B6 4B 01            [ 1] 1337 	push	#0x01
                           000419  1338 	Sstm8s_tim1$TIM1_OC3Init$242 ==.
      00A6B8 5F               [ 1] 1339 	clrw	x
      00A6B9 89               [ 2] 1340 	pushw	x
                           00041B  1341 	Sstm8s_tim1$TIM1_OC3Init$243 ==.
                                   1342 ; genIPush
      00A6BA 4B 0E            [ 1] 1343 	push	#<(___str_0+0)
                           00041D  1344 	Sstm8s_tim1$TIM1_OC3Init$244 ==.
      00A6BC 4B 81            [ 1] 1345 	push	#((___str_0+0) >> 8)
                           00041F  1346 	Sstm8s_tim1$TIM1_OC3Init$245 ==.
                                   1347 ; genCall
      00A6BE CD 84 23         [ 4] 1348 	call	_assert_failed
      00A6C1 5B 06            [ 2] 1349 	addw	sp, #6
                           000424  1350 	Sstm8s_tim1$TIM1_OC3Init$246 ==.
                                   1351 ; genLabel
      00A6C3                       1352 00121$:
                           000424  1353 	Sstm8s_tim1$TIM1_OC3Init$247 ==.
                                   1354 ;	../SPL/src/stm8s_tim1.c: 293: assert_param(IS_TIM1_OUTPUTN_STATE_OK(TIM1_OutputNState));
                                   1355 ; genIfx
      00A6C3 0D 08            [ 1] 1356 	tnz	(0x08, sp)
      00A6C5 26 03            [ 1] 1357 	jrne	00260$
      00A6C7 CC A6 E2         [ 2] 1358 	jp	00126$
      00A6CA                       1359 00260$:
                                   1360 ; genCmpEQorNE
      00A6CA 7B 08            [ 1] 1361 	ld	a, (0x08, sp)
      00A6CC A1 44            [ 1] 1362 	cp	a, #0x44
      00A6CE 26 03            [ 1] 1363 	jrne	00262$
      00A6D0 CC A6 E2         [ 2] 1364 	jp	00126$
      00A6D3                       1365 00262$:
                           000434  1366 	Sstm8s_tim1$TIM1_OC3Init$248 ==.
                                   1367 ; skipping generated iCode
                                   1368 ; skipping iCode since result will be rematerialized
                                   1369 ; skipping iCode since result will be rematerialized
                                   1370 ; genIPush
      00A6D3 4B 25            [ 1] 1371 	push	#0x25
                           000436  1372 	Sstm8s_tim1$TIM1_OC3Init$249 ==.
      00A6D5 4B 01            [ 1] 1373 	push	#0x01
                           000438  1374 	Sstm8s_tim1$TIM1_OC3Init$250 ==.
      00A6D7 5F               [ 1] 1375 	clrw	x
      00A6D8 89               [ 2] 1376 	pushw	x
                           00043A  1377 	Sstm8s_tim1$TIM1_OC3Init$251 ==.
                                   1378 ; genIPush
      00A6D9 4B 0E            [ 1] 1379 	push	#<(___str_0+0)
                           00043C  1380 	Sstm8s_tim1$TIM1_OC3Init$252 ==.
      00A6DB 4B 81            [ 1] 1381 	push	#((___str_0+0) >> 8)
                           00043E  1382 	Sstm8s_tim1$TIM1_OC3Init$253 ==.
                                   1383 ; genCall
      00A6DD CD 84 23         [ 4] 1384 	call	_assert_failed
      00A6E0 5B 06            [ 2] 1385 	addw	sp, #6
                           000443  1386 	Sstm8s_tim1$TIM1_OC3Init$254 ==.
                                   1387 ; genLabel
      00A6E2                       1388 00126$:
                           000443  1389 	Sstm8s_tim1$TIM1_OC3Init$255 ==.
                                   1390 ;	../SPL/src/stm8s_tim1.c: 294: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   1391 ; genIfx
      00A6E2 0D 0B            [ 1] 1392 	tnz	(0x0b, sp)
      00A6E4 26 03            [ 1] 1393 	jrne	00264$
      00A6E6 CC A7 01         [ 2] 1394 	jp	00131$
      00A6E9                       1395 00264$:
                                   1396 ; genCmpEQorNE
      00A6E9 7B 0B            [ 1] 1397 	ld	a, (0x0b, sp)
      00A6EB A1 22            [ 1] 1398 	cp	a, #0x22
      00A6ED 26 03            [ 1] 1399 	jrne	00266$
      00A6EF CC A7 01         [ 2] 1400 	jp	00131$
      00A6F2                       1401 00266$:
                           000453  1402 	Sstm8s_tim1$TIM1_OC3Init$256 ==.
                                   1403 ; skipping generated iCode
                                   1404 ; skipping iCode since result will be rematerialized
                                   1405 ; skipping iCode since result will be rematerialized
                                   1406 ; genIPush
      00A6F2 4B 26            [ 1] 1407 	push	#0x26
                           000455  1408 	Sstm8s_tim1$TIM1_OC3Init$257 ==.
      00A6F4 4B 01            [ 1] 1409 	push	#0x01
                           000457  1410 	Sstm8s_tim1$TIM1_OC3Init$258 ==.
      00A6F6 5F               [ 1] 1411 	clrw	x
      00A6F7 89               [ 2] 1412 	pushw	x
                           000459  1413 	Sstm8s_tim1$TIM1_OC3Init$259 ==.
                                   1414 ; genIPush
      00A6F8 4B 0E            [ 1] 1415 	push	#<(___str_0+0)
                           00045B  1416 	Sstm8s_tim1$TIM1_OC3Init$260 ==.
      00A6FA 4B 81            [ 1] 1417 	push	#((___str_0+0) >> 8)
                           00045D  1418 	Sstm8s_tim1$TIM1_OC3Init$261 ==.
                                   1419 ; genCall
      00A6FC CD 84 23         [ 4] 1420 	call	_assert_failed
      00A6FF 5B 06            [ 2] 1421 	addw	sp, #6
                           000462  1422 	Sstm8s_tim1$TIM1_OC3Init$262 ==.
                                   1423 ; genLabel
      00A701                       1424 00131$:
                           000462  1425 	Sstm8s_tim1$TIM1_OC3Init$263 ==.
                                   1426 ;	../SPL/src/stm8s_tim1.c: 295: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                   1427 ; genIfx
      00A701 0D 0C            [ 1] 1428 	tnz	(0x0c, sp)
      00A703 26 03            [ 1] 1429 	jrne	00268$
      00A705 CC A7 20         [ 2] 1430 	jp	00136$
      00A708                       1431 00268$:
                                   1432 ; genCmpEQorNE
      00A708 7B 0C            [ 1] 1433 	ld	a, (0x0c, sp)
      00A70A A1 88            [ 1] 1434 	cp	a, #0x88
      00A70C 26 03            [ 1] 1435 	jrne	00270$
      00A70E CC A7 20         [ 2] 1436 	jp	00136$
      00A711                       1437 00270$:
                           000472  1438 	Sstm8s_tim1$TIM1_OC3Init$264 ==.
                                   1439 ; skipping generated iCode
                                   1440 ; skipping iCode since result will be rematerialized
                                   1441 ; skipping iCode since result will be rematerialized
                                   1442 ; genIPush
      00A711 4B 27            [ 1] 1443 	push	#0x27
                           000474  1444 	Sstm8s_tim1$TIM1_OC3Init$265 ==.
      00A713 4B 01            [ 1] 1445 	push	#0x01
                           000476  1446 	Sstm8s_tim1$TIM1_OC3Init$266 ==.
      00A715 5F               [ 1] 1447 	clrw	x
      00A716 89               [ 2] 1448 	pushw	x
                           000478  1449 	Sstm8s_tim1$TIM1_OC3Init$267 ==.
                                   1450 ; genIPush
      00A717 4B 0E            [ 1] 1451 	push	#<(___str_0+0)
                           00047A  1452 	Sstm8s_tim1$TIM1_OC3Init$268 ==.
      00A719 4B 81            [ 1] 1453 	push	#((___str_0+0) >> 8)
                           00047C  1454 	Sstm8s_tim1$TIM1_OC3Init$269 ==.
                                   1455 ; genCall
      00A71B CD 84 23         [ 4] 1456 	call	_assert_failed
      00A71E 5B 06            [ 2] 1457 	addw	sp, #6
                           000481  1458 	Sstm8s_tim1$TIM1_OC3Init$270 ==.
                                   1459 ; genLabel
      00A720                       1460 00136$:
                           000481  1461 	Sstm8s_tim1$TIM1_OC3Init$271 ==.
                                   1462 ;	../SPL/src/stm8s_tim1.c: 296: assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState));
                                   1463 ; genCmpEQorNE
      00A720 7B 0D            [ 1] 1464 	ld	a, (0x0d, sp)
      00A722 A1 55            [ 1] 1465 	cp	a, #0x55
      00A724 26 03            [ 1] 1466 	jrne	00273$
      00A726 CC A7 3F         [ 2] 1467 	jp	00141$
      00A729                       1468 00273$:
                           00048A  1469 	Sstm8s_tim1$TIM1_OC3Init$272 ==.
                                   1470 ; skipping generated iCode
                                   1471 ; genIfx
      00A729 0D 0D            [ 1] 1472 	tnz	(0x0d, sp)
      00A72B 26 03            [ 1] 1473 	jrne	00275$
      00A72D CC A7 3F         [ 2] 1474 	jp	00141$
      00A730                       1475 00275$:
                                   1476 ; skipping iCode since result will be rematerialized
                                   1477 ; skipping iCode since result will be rematerialized
                                   1478 ; genIPush
      00A730 4B 28            [ 1] 1479 	push	#0x28
                           000493  1480 	Sstm8s_tim1$TIM1_OC3Init$273 ==.
      00A732 4B 01            [ 1] 1481 	push	#0x01
                           000495  1482 	Sstm8s_tim1$TIM1_OC3Init$274 ==.
      00A734 5F               [ 1] 1483 	clrw	x
      00A735 89               [ 2] 1484 	pushw	x
                           000497  1485 	Sstm8s_tim1$TIM1_OC3Init$275 ==.
                                   1486 ; genIPush
      00A736 4B 0E            [ 1] 1487 	push	#<(___str_0+0)
                           000499  1488 	Sstm8s_tim1$TIM1_OC3Init$276 ==.
      00A738 4B 81            [ 1] 1489 	push	#((___str_0+0) >> 8)
                           00049B  1490 	Sstm8s_tim1$TIM1_OC3Init$277 ==.
                                   1491 ; genCall
      00A73A CD 84 23         [ 4] 1492 	call	_assert_failed
      00A73D 5B 06            [ 2] 1493 	addw	sp, #6
                           0004A0  1494 	Sstm8s_tim1$TIM1_OC3Init$278 ==.
                                   1495 ; genLabel
      00A73F                       1496 00141$:
                           0004A0  1497 	Sstm8s_tim1$TIM1_OC3Init$279 ==.
                                   1498 ;	../SPL/src/stm8s_tim1.c: 297: assert_param(IS_TIM1_OCNIDLE_STATE_OK(TIM1_OCNIdleState));
                                   1499 ; genCmpEQorNE
      00A73F 7B 0E            [ 1] 1500 	ld	a, (0x0e, sp)
      00A741 A1 2A            [ 1] 1501 	cp	a, #0x2a
      00A743 26 03            [ 1] 1502 	jrne	00277$
      00A745 CC A7 5E         [ 2] 1503 	jp	00146$
      00A748                       1504 00277$:
                           0004A9  1505 	Sstm8s_tim1$TIM1_OC3Init$280 ==.
                                   1506 ; skipping generated iCode
                                   1507 ; genIfx
      00A748 0D 0E            [ 1] 1508 	tnz	(0x0e, sp)
      00A74A 26 03            [ 1] 1509 	jrne	00279$
      00A74C CC A7 5E         [ 2] 1510 	jp	00146$
      00A74F                       1511 00279$:
                                   1512 ; skipping iCode since result will be rematerialized
                                   1513 ; skipping iCode since result will be rematerialized
                                   1514 ; genIPush
      00A74F 4B 29            [ 1] 1515 	push	#0x29
                           0004B2  1516 	Sstm8s_tim1$TIM1_OC3Init$281 ==.
      00A751 4B 01            [ 1] 1517 	push	#0x01
                           0004B4  1518 	Sstm8s_tim1$TIM1_OC3Init$282 ==.
      00A753 5F               [ 1] 1519 	clrw	x
      00A754 89               [ 2] 1520 	pushw	x
                           0004B6  1521 	Sstm8s_tim1$TIM1_OC3Init$283 ==.
                                   1522 ; genIPush
      00A755 4B 0E            [ 1] 1523 	push	#<(___str_0+0)
                           0004B8  1524 	Sstm8s_tim1$TIM1_OC3Init$284 ==.
      00A757 4B 81            [ 1] 1525 	push	#((___str_0+0) >> 8)
                           0004BA  1526 	Sstm8s_tim1$TIM1_OC3Init$285 ==.
                                   1527 ; genCall
      00A759 CD 84 23         [ 4] 1528 	call	_assert_failed
      00A75C 5B 06            [ 2] 1529 	addw	sp, #6
                           0004BF  1530 	Sstm8s_tim1$TIM1_OC3Init$286 ==.
                                   1531 ; genLabel
      00A75E                       1532 00146$:
                           0004BF  1533 	Sstm8s_tim1$TIM1_OC3Init$287 ==.
                                   1534 ;	../SPL/src/stm8s_tim1.c: 301: TIM1->CCER2 &= (uint8_t)(~( TIM1_CCER2_CC3E | TIM1_CCER2_CC3NE | 
                                   1535 ; genPointerGet
      00A75E C6 52 5D         [ 1] 1536 	ld	a, 0x525d
                                   1537 ; genAnd
      00A761 A4 F0            [ 1] 1538 	and	a, #0xf0
                                   1539 ; genPointerSet
      00A763 C7 52 5D         [ 1] 1540 	ld	0x525d, a
                           0004C7  1541 	Sstm8s_tim1$TIM1_OC3Init$288 ==.
                                   1542 ;	../SPL/src/stm8s_tim1.c: 305: TIM1->CCER2 |= (uint8_t)((uint8_t)((uint8_t)(TIM1_OutputState  & TIM1_CCER2_CC3E   ) |
                                   1543 ; genPointerGet
      00A766 C6 52 5D         [ 1] 1544 	ld	a, 0x525d
      00A769 6B 01            [ 1] 1545 	ld	(0x01, sp), a
                                   1546 ; genAnd
      00A76B 7B 07            [ 1] 1547 	ld	a, (0x07, sp)
      00A76D A4 01            [ 1] 1548 	and	a, #0x01
      00A76F 6B 03            [ 1] 1549 	ld	(0x03, sp), a
                           0004D2  1550 	Sstm8s_tim1$TIM1_OC3Init$289 ==.
                                   1551 ;	../SPL/src/stm8s_tim1.c: 306: (uint8_t)(TIM1_OutputNState & TIM1_CCER2_CC3NE  )) | 
                                   1552 ; genAnd
      00A771 7B 08            [ 1] 1553 	ld	a, (0x08, sp)
      00A773 A4 04            [ 1] 1554 	and	a, #0x04
                                   1555 ; genOr
      00A775 1A 03            [ 1] 1556 	or	a, (0x03, sp)
      00A777 6B 02            [ 1] 1557 	ld	(0x02, sp), a
                           0004DA  1558 	Sstm8s_tim1$TIM1_OC3Init$290 ==.
                                   1559 ;	../SPL/src/stm8s_tim1.c: 307: (uint8_t)((uint8_t)(TIM1_OCPolarity   & TIM1_CCER2_CC3P   ) | 
                                   1560 ; genAnd
      00A779 7B 0B            [ 1] 1561 	ld	a, (0x0b, sp)
      00A77B A4 02            [ 1] 1562 	and	a, #0x02
      00A77D 6B 03            [ 1] 1563 	ld	(0x03, sp), a
                           0004E0  1564 	Sstm8s_tim1$TIM1_OC3Init$291 ==.
                                   1565 ;	../SPL/src/stm8s_tim1.c: 308: (uint8_t)(TIM1_OCNPolarity  & TIM1_CCER2_CC3NP  )));
                                   1566 ; genAnd
      00A77F 7B 0C            [ 1] 1567 	ld	a, (0x0c, sp)
      00A781 A4 08            [ 1] 1568 	and	a, #0x08
                                   1569 ; genOr
      00A783 1A 03            [ 1] 1570 	or	a, (0x03, sp)
                                   1571 ; genOr
      00A785 1A 02            [ 1] 1572 	or	a, (0x02, sp)
                                   1573 ; genOr
      00A787 1A 01            [ 1] 1574 	or	a, (0x01, sp)
                                   1575 ; genPointerSet
      00A789 C7 52 5D         [ 1] 1576 	ld	0x525d, a
                           0004ED  1577 	Sstm8s_tim1$TIM1_OC3Init$292 ==.
                                   1578 ;	../SPL/src/stm8s_tim1.c: 311: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_OCM)) | 
                                   1579 ; genPointerGet
      00A78C C6 52 5A         [ 1] 1580 	ld	a, 0x525a
                                   1581 ; genAnd
      00A78F A4 8F            [ 1] 1582 	and	a, #0x8f
                           0004F2  1583 	Sstm8s_tim1$TIM1_OC3Init$293 ==.
                                   1584 ;	../SPL/src/stm8s_tim1.c: 312: (uint8_t)TIM1_OCMode);
                                   1585 ; genOr
      00A791 1A 06            [ 1] 1586 	or	a, (0x06, sp)
                                   1587 ; genPointerSet
      00A793 C7 52 5A         [ 1] 1588 	ld	0x525a, a
                           0004F7  1589 	Sstm8s_tim1$TIM1_OC3Init$294 ==.
                                   1590 ;	../SPL/src/stm8s_tim1.c: 315: TIM1->OISR &= (uint8_t)(~(TIM1_OISR_OIS3 | TIM1_OISR_OIS3N));
                                   1591 ; genPointerGet
      00A796 C6 52 6F         [ 1] 1592 	ld	a, 0x526f
                                   1593 ; genAnd
      00A799 A4 CF            [ 1] 1594 	and	a, #0xcf
                                   1595 ; genPointerSet
      00A79B C7 52 6F         [ 1] 1596 	ld	0x526f, a
                           0004FF  1597 	Sstm8s_tim1$TIM1_OC3Init$295 ==.
                                   1598 ;	../SPL/src/stm8s_tim1.c: 317: TIM1->OISR |= (uint8_t)((uint8_t)(TIM1_OISR_OIS3 & TIM1_OCIdleState) | 
                                   1599 ; genPointerGet
      00A79E C6 52 6F         [ 1] 1600 	ld	a, 0x526f
      00A7A1 6B 02            [ 1] 1601 	ld	(0x02, sp), a
                                   1602 ; genAnd
      00A7A3 7B 0D            [ 1] 1603 	ld	a, (0x0d, sp)
      00A7A5 A4 10            [ 1] 1604 	and	a, #0x10
      00A7A7 6B 03            [ 1] 1605 	ld	(0x03, sp), a
                           00050A  1606 	Sstm8s_tim1$TIM1_OC3Init$296 ==.
                                   1607 ;	../SPL/src/stm8s_tim1.c: 318: (uint8_t)(TIM1_OISR_OIS3N & TIM1_OCNIdleState));
                                   1608 ; genAnd
      00A7A9 7B 0E            [ 1] 1609 	ld	a, (0x0e, sp)
      00A7AB A4 20            [ 1] 1610 	and	a, #0x20
                                   1611 ; genOr
      00A7AD 1A 03            [ 1] 1612 	or	a, (0x03, sp)
                                   1613 ; genOr
      00A7AF 1A 02            [ 1] 1614 	or	a, (0x02, sp)
                                   1615 ; genPointerSet
      00A7B1 C7 52 6F         [ 1] 1616 	ld	0x526f, a
                           000515  1617 	Sstm8s_tim1$TIM1_OC3Init$297 ==.
                                   1618 ;	../SPL/src/stm8s_tim1.c: 321: TIM1->CCR3H = (uint8_t)(TIM1_Pulse >> 8);
                                   1619 ; genRightShiftLiteral
      00A7B4 7B 09            [ 1] 1620 	ld	a, (0x09, sp)
      00A7B6 5F               [ 1] 1621 	clrw	x
                                   1622 ; genCast
                                   1623 ; genAssign
                                   1624 ; genPointerSet
      00A7B7 C7 52 69         [ 1] 1625 	ld	0x5269, a
                           00051B  1626 	Sstm8s_tim1$TIM1_OC3Init$298 ==.
                                   1627 ;	../SPL/src/stm8s_tim1.c: 322: TIM1->CCR3L = (uint8_t)(TIM1_Pulse);
                                   1628 ; genCast
                                   1629 ; genAssign
      00A7BA 7B 0A            [ 1] 1630 	ld	a, (0x0a, sp)
                                   1631 ; genPointerSet
      00A7BC C7 52 6A         [ 1] 1632 	ld	0x526a, a
                                   1633 ; genLabel
      00A7BF                       1634 00101$:
                           000520  1635 	Sstm8s_tim1$TIM1_OC3Init$299 ==.
                                   1636 ;	../SPL/src/stm8s_tim1.c: 323: }
                                   1637 ; genEndFunction
      00A7BF 5B 03            [ 2] 1638 	addw	sp, #3
                           000522  1639 	Sstm8s_tim1$TIM1_OC3Init$300 ==.
                           000522  1640 	Sstm8s_tim1$TIM1_OC3Init$301 ==.
                           000522  1641 	XG$TIM1_OC3Init$0$0 ==.
      00A7C1 81               [ 4] 1642 	ret
                           000523  1643 	Sstm8s_tim1$TIM1_OC3Init$302 ==.
                           000523  1644 	Sstm8s_tim1$TIM1_OC4Init$303 ==.
                                   1645 ;	../SPL/src/stm8s_tim1.c: 338: void TIM1_OC4Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                   1646 ; genLabel
                                   1647 ;	-----------------------------------------
                                   1648 ;	 function TIM1_OC4Init
                                   1649 ;	-----------------------------------------
                                   1650 ;	Register assignment might be sub-optimal.
                                   1651 ;	Stack space usage: 2 bytes.
      00A7C2                       1652 _TIM1_OC4Init:
                           000523  1653 	Sstm8s_tim1$TIM1_OC4Init$304 ==.
      00A7C2 89               [ 2] 1654 	pushw	x
                           000524  1655 	Sstm8s_tim1$TIM1_OC4Init$305 ==.
                           000524  1656 	Sstm8s_tim1$TIM1_OC4Init$306 ==.
                                   1657 ;	../SPL/src/stm8s_tim1.c: 345: assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode));
                                   1658 ; genIfx
      00A7C3 0D 05            [ 1] 1659 	tnz	(0x05, sp)
      00A7C5 26 03            [ 1] 1660 	jrne	00203$
      00A7C7 CC A8 06         [ 2] 1661 	jp	00107$
      00A7CA                       1662 00203$:
                                   1663 ; genCmpEQorNE
      00A7CA 7B 05            [ 1] 1664 	ld	a, (0x05, sp)
      00A7CC A1 10            [ 1] 1665 	cp	a, #0x10
      00A7CE 26 03            [ 1] 1666 	jrne	00205$
      00A7D0 CC A8 06         [ 2] 1667 	jp	00107$
      00A7D3                       1668 00205$:
                           000534  1669 	Sstm8s_tim1$TIM1_OC4Init$307 ==.
                                   1670 ; skipping generated iCode
                                   1671 ; genCmpEQorNE
      00A7D3 7B 05            [ 1] 1672 	ld	a, (0x05, sp)
      00A7D5 A1 20            [ 1] 1673 	cp	a, #0x20
      00A7D7 26 03            [ 1] 1674 	jrne	00208$
      00A7D9 CC A8 06         [ 2] 1675 	jp	00107$
      00A7DC                       1676 00208$:
                           00053D  1677 	Sstm8s_tim1$TIM1_OC4Init$308 ==.
                                   1678 ; skipping generated iCode
                                   1679 ; genCmpEQorNE
      00A7DC 7B 05            [ 1] 1680 	ld	a, (0x05, sp)
      00A7DE A1 30            [ 1] 1681 	cp	a, #0x30
      00A7E0 26 03            [ 1] 1682 	jrne	00211$
      00A7E2 CC A8 06         [ 2] 1683 	jp	00107$
      00A7E5                       1684 00211$:
                           000546  1685 	Sstm8s_tim1$TIM1_OC4Init$309 ==.
                                   1686 ; skipping generated iCode
                                   1687 ; genCmpEQorNE
      00A7E5 7B 05            [ 1] 1688 	ld	a, (0x05, sp)
      00A7E7 A1 60            [ 1] 1689 	cp	a, #0x60
      00A7E9 26 03            [ 1] 1690 	jrne	00214$
      00A7EB CC A8 06         [ 2] 1691 	jp	00107$
      00A7EE                       1692 00214$:
                           00054F  1693 	Sstm8s_tim1$TIM1_OC4Init$310 ==.
                                   1694 ; skipping generated iCode
                                   1695 ; genCmpEQorNE
      00A7EE 7B 05            [ 1] 1696 	ld	a, (0x05, sp)
      00A7F0 A1 70            [ 1] 1697 	cp	a, #0x70
      00A7F2 26 03            [ 1] 1698 	jrne	00217$
      00A7F4 CC A8 06         [ 2] 1699 	jp	00107$
      00A7F7                       1700 00217$:
                           000558  1701 	Sstm8s_tim1$TIM1_OC4Init$311 ==.
                                   1702 ; skipping generated iCode
                                   1703 ; skipping iCode since result will be rematerialized
                                   1704 ; skipping iCode since result will be rematerialized
                                   1705 ; genIPush
      00A7F7 4B 59            [ 1] 1706 	push	#0x59
                           00055A  1707 	Sstm8s_tim1$TIM1_OC4Init$312 ==.
      00A7F9 4B 01            [ 1] 1708 	push	#0x01
                           00055C  1709 	Sstm8s_tim1$TIM1_OC4Init$313 ==.
      00A7FB 5F               [ 1] 1710 	clrw	x
      00A7FC 89               [ 2] 1711 	pushw	x
                           00055E  1712 	Sstm8s_tim1$TIM1_OC4Init$314 ==.
                                   1713 ; genIPush
      00A7FD 4B 0E            [ 1] 1714 	push	#<(___str_0+0)
                           000560  1715 	Sstm8s_tim1$TIM1_OC4Init$315 ==.
      00A7FF 4B 81            [ 1] 1716 	push	#((___str_0+0) >> 8)
                           000562  1717 	Sstm8s_tim1$TIM1_OC4Init$316 ==.
                                   1718 ; genCall
      00A801 CD 84 23         [ 4] 1719 	call	_assert_failed
      00A804 5B 06            [ 2] 1720 	addw	sp, #6
                           000567  1721 	Sstm8s_tim1$TIM1_OC4Init$317 ==.
                                   1722 ; genLabel
      00A806                       1723 00107$:
                           000567  1724 	Sstm8s_tim1$TIM1_OC4Init$318 ==.
                                   1725 ;	../SPL/src/stm8s_tim1.c: 346: assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState));
                                   1726 ; genIfx
      00A806 0D 06            [ 1] 1727 	tnz	(0x06, sp)
      00A808 26 03            [ 1] 1728 	jrne	00219$
      00A80A CC A8 25         [ 2] 1729 	jp	00124$
      00A80D                       1730 00219$:
                                   1731 ; genCmpEQorNE
      00A80D 7B 06            [ 1] 1732 	ld	a, (0x06, sp)
      00A80F A1 11            [ 1] 1733 	cp	a, #0x11
      00A811 26 03            [ 1] 1734 	jrne	00221$
      00A813 CC A8 25         [ 2] 1735 	jp	00124$
      00A816                       1736 00221$:
                           000577  1737 	Sstm8s_tim1$TIM1_OC4Init$319 ==.
                                   1738 ; skipping generated iCode
                                   1739 ; skipping iCode since result will be rematerialized
                                   1740 ; skipping iCode since result will be rematerialized
                                   1741 ; genIPush
      00A816 4B 5A            [ 1] 1742 	push	#0x5a
                           000579  1743 	Sstm8s_tim1$TIM1_OC4Init$320 ==.
      00A818 4B 01            [ 1] 1744 	push	#0x01
                           00057B  1745 	Sstm8s_tim1$TIM1_OC4Init$321 ==.
      00A81A 5F               [ 1] 1746 	clrw	x
      00A81B 89               [ 2] 1747 	pushw	x
                           00057D  1748 	Sstm8s_tim1$TIM1_OC4Init$322 ==.
                                   1749 ; genIPush
      00A81C 4B 0E            [ 1] 1750 	push	#<(___str_0+0)
                           00057F  1751 	Sstm8s_tim1$TIM1_OC4Init$323 ==.
      00A81E 4B 81            [ 1] 1752 	push	#((___str_0+0) >> 8)
                           000581  1753 	Sstm8s_tim1$TIM1_OC4Init$324 ==.
                                   1754 ; genCall
      00A820 CD 84 23         [ 4] 1755 	call	_assert_failed
      00A823 5B 06            [ 2] 1756 	addw	sp, #6
                           000586  1757 	Sstm8s_tim1$TIM1_OC4Init$325 ==.
                                   1758 ; genLabel
      00A825                       1759 00124$:
                           000586  1760 	Sstm8s_tim1$TIM1_OC4Init$326 ==.
                                   1761 ;	../SPL/src/stm8s_tim1.c: 347: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   1762 ; genIfx
      00A825 0D 09            [ 1] 1763 	tnz	(0x09, sp)
      00A827 26 03            [ 1] 1764 	jrne	00223$
      00A829 CC A8 44         [ 2] 1765 	jp	00129$
      00A82C                       1766 00223$:
                                   1767 ; genCmpEQorNE
      00A82C 7B 09            [ 1] 1768 	ld	a, (0x09, sp)
      00A82E A1 22            [ 1] 1769 	cp	a, #0x22
      00A830 26 03            [ 1] 1770 	jrne	00225$
      00A832 CC A8 44         [ 2] 1771 	jp	00129$
      00A835                       1772 00225$:
                           000596  1773 	Sstm8s_tim1$TIM1_OC4Init$327 ==.
                                   1774 ; skipping generated iCode
                                   1775 ; skipping iCode since result will be rematerialized
                                   1776 ; skipping iCode since result will be rematerialized
                                   1777 ; genIPush
      00A835 4B 5B            [ 1] 1778 	push	#0x5b
                           000598  1779 	Sstm8s_tim1$TIM1_OC4Init$328 ==.
      00A837 4B 01            [ 1] 1780 	push	#0x01
                           00059A  1781 	Sstm8s_tim1$TIM1_OC4Init$329 ==.
      00A839 5F               [ 1] 1782 	clrw	x
      00A83A 89               [ 2] 1783 	pushw	x
                           00059C  1784 	Sstm8s_tim1$TIM1_OC4Init$330 ==.
                                   1785 ; genIPush
      00A83B 4B 0E            [ 1] 1786 	push	#<(___str_0+0)
                           00059E  1787 	Sstm8s_tim1$TIM1_OC4Init$331 ==.
      00A83D 4B 81            [ 1] 1788 	push	#((___str_0+0) >> 8)
                           0005A0  1789 	Sstm8s_tim1$TIM1_OC4Init$332 ==.
                                   1790 ; genCall
      00A83F CD 84 23         [ 4] 1791 	call	_assert_failed
      00A842 5B 06            [ 2] 1792 	addw	sp, #6
                           0005A5  1793 	Sstm8s_tim1$TIM1_OC4Init$333 ==.
                                   1794 ; genLabel
      00A844                       1795 00129$:
                           0005A5  1796 	Sstm8s_tim1$TIM1_OC4Init$334 ==.
                                   1797 ;	../SPL/src/stm8s_tim1.c: 348: assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState));
                                   1798 ; genCmpEQorNE
      00A844 7B 0A            [ 1] 1799 	ld	a, (0x0a, sp)
      00A846 A1 55            [ 1] 1800 	cp	a, #0x55
      00A848 26 03            [ 1] 1801 	jrne	00228$
      00A84A CC A8 63         [ 2] 1802 	jp	00134$
      00A84D                       1803 00228$:
                           0005AE  1804 	Sstm8s_tim1$TIM1_OC4Init$335 ==.
                                   1805 ; skipping generated iCode
                                   1806 ; genIfx
      00A84D 0D 0A            [ 1] 1807 	tnz	(0x0a, sp)
      00A84F 26 03            [ 1] 1808 	jrne	00230$
      00A851 CC A8 63         [ 2] 1809 	jp	00134$
      00A854                       1810 00230$:
                                   1811 ; skipping iCode since result will be rematerialized
                                   1812 ; skipping iCode since result will be rematerialized
                                   1813 ; genIPush
      00A854 4B 5C            [ 1] 1814 	push	#0x5c
                           0005B7  1815 	Sstm8s_tim1$TIM1_OC4Init$336 ==.
      00A856 4B 01            [ 1] 1816 	push	#0x01
                           0005B9  1817 	Sstm8s_tim1$TIM1_OC4Init$337 ==.
      00A858 5F               [ 1] 1818 	clrw	x
      00A859 89               [ 2] 1819 	pushw	x
                           0005BB  1820 	Sstm8s_tim1$TIM1_OC4Init$338 ==.
                                   1821 ; genIPush
      00A85A 4B 0E            [ 1] 1822 	push	#<(___str_0+0)
                           0005BD  1823 	Sstm8s_tim1$TIM1_OC4Init$339 ==.
      00A85C 4B 81            [ 1] 1824 	push	#((___str_0+0) >> 8)
                           0005BF  1825 	Sstm8s_tim1$TIM1_OC4Init$340 ==.
                                   1826 ; genCall
      00A85E CD 84 23         [ 4] 1827 	call	_assert_failed
      00A861 5B 06            [ 2] 1828 	addw	sp, #6
                           0005C4  1829 	Sstm8s_tim1$TIM1_OC4Init$341 ==.
                                   1830 ; genLabel
      00A863                       1831 00134$:
                           0005C4  1832 	Sstm8s_tim1$TIM1_OC4Init$342 ==.
                                   1833 ;	../SPL/src/stm8s_tim1.c: 351: TIM1->CCER2 &= (uint8_t)(~(TIM1_CCER2_CC4E | TIM1_CCER2_CC4P));
                                   1834 ; genPointerGet
      00A863 C6 52 5D         [ 1] 1835 	ld	a, 0x525d
                                   1836 ; genAnd
      00A866 A4 CF            [ 1] 1837 	and	a, #0xcf
                                   1838 ; genPointerSet
      00A868 C7 52 5D         [ 1] 1839 	ld	0x525d, a
                           0005CC  1840 	Sstm8s_tim1$TIM1_OC4Init$343 ==.
                                   1841 ;	../SPL/src/stm8s_tim1.c: 353: TIM1->CCER2 |= (uint8_t)((uint8_t)(TIM1_OutputState & TIM1_CCER2_CC4E ) |  
                                   1842 ; genPointerGet
      00A86B C6 52 5D         [ 1] 1843 	ld	a, 0x525d
      00A86E 6B 01            [ 1] 1844 	ld	(0x01, sp), a
                                   1845 ; genAnd
      00A870 7B 06            [ 1] 1846 	ld	a, (0x06, sp)
      00A872 A4 10            [ 1] 1847 	and	a, #0x10
      00A874 6B 02            [ 1] 1848 	ld	(0x02, sp), a
                           0005D7  1849 	Sstm8s_tim1$TIM1_OC4Init$344 ==.
                                   1850 ;	../SPL/src/stm8s_tim1.c: 354: (uint8_t)(TIM1_OCPolarity  & TIM1_CCER2_CC4P ));
                                   1851 ; genAnd
      00A876 7B 09            [ 1] 1852 	ld	a, (0x09, sp)
      00A878 A4 20            [ 1] 1853 	and	a, #0x20
                                   1854 ; genOr
      00A87A 1A 02            [ 1] 1855 	or	a, (0x02, sp)
                                   1856 ; genOr
      00A87C 1A 01            [ 1] 1857 	or	a, (0x01, sp)
                                   1858 ; genPointerSet
      00A87E C7 52 5D         [ 1] 1859 	ld	0x525d, a
                           0005E2  1860 	Sstm8s_tim1$TIM1_OC4Init$345 ==.
                                   1861 ;	../SPL/src/stm8s_tim1.c: 357: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_OCM)) | 
                                   1862 ; genPointerGet
      00A881 C6 52 5B         [ 1] 1863 	ld	a, 0x525b
                                   1864 ; genAnd
      00A884 A4 8F            [ 1] 1865 	and	a, #0x8f
                                   1866 ; genOr
      00A886 1A 05            [ 1] 1867 	or	a, (0x05, sp)
                                   1868 ; genPointerSet
      00A888 C7 52 5B         [ 1] 1869 	ld	0x525b, a
                           0005EC  1870 	Sstm8s_tim1$TIM1_OC4Init$346 ==.
                                   1871 ;	../SPL/src/stm8s_tim1.c: 363: TIM1->OISR |= (uint8_t)(~TIM1_CCER2_CC4P);
                                   1872 ; genPointerGet
      00A88B C6 52 6F         [ 1] 1873 	ld	a, 0x526f
                           0005EF  1874 	Sstm8s_tim1$TIM1_OC4Init$347 ==.
                                   1875 ;	../SPL/src/stm8s_tim1.c: 361: if (TIM1_OCIdleState != TIM1_OCIDLESTATE_RESET)
                                   1876 ; genIfx
      00A88E 0D 0A            [ 1] 1877 	tnz	(0x0a, sp)
      00A890 26 03            [ 1] 1878 	jrne	00231$
      00A892 CC A8 9D         [ 2] 1879 	jp	00102$
      00A895                       1880 00231$:
                           0005F6  1881 	Sstm8s_tim1$TIM1_OC4Init$348 ==.
                           0005F6  1882 	Sstm8s_tim1$TIM1_OC4Init$349 ==.
                                   1883 ;	../SPL/src/stm8s_tim1.c: 363: TIM1->OISR |= (uint8_t)(~TIM1_CCER2_CC4P);
                                   1884 ; genOr
      00A895 AA DF            [ 1] 1885 	or	a, #0xdf
                                   1886 ; genPointerSet
      00A897 C7 52 6F         [ 1] 1887 	ld	0x526f, a
                           0005FB  1888 	Sstm8s_tim1$TIM1_OC4Init$350 ==.
                                   1889 ; genGoto
      00A89A CC A8 A2         [ 2] 1890 	jp	00103$
                                   1891 ; genLabel
      00A89D                       1892 00102$:
                           0005FE  1893 	Sstm8s_tim1$TIM1_OC4Init$351 ==.
                           0005FE  1894 	Sstm8s_tim1$TIM1_OC4Init$352 ==.
                                   1895 ;	../SPL/src/stm8s_tim1.c: 367: TIM1->OISR &= (uint8_t)(~TIM1_OISR_OIS4);
                                   1896 ; genAnd
      00A89D A4 BF            [ 1] 1897 	and	a, #0xbf
                                   1898 ; genPointerSet
      00A89F C7 52 6F         [ 1] 1899 	ld	0x526f, a
                           000603  1900 	Sstm8s_tim1$TIM1_OC4Init$353 ==.
                                   1901 ; genLabel
      00A8A2                       1902 00103$:
                           000603  1903 	Sstm8s_tim1$TIM1_OC4Init$354 ==.
                                   1904 ;	../SPL/src/stm8s_tim1.c: 371: TIM1->CCR4H = (uint8_t)(TIM1_Pulse >> 8);
                                   1905 ; genRightShiftLiteral
      00A8A2 7B 07            [ 1] 1906 	ld	a, (0x07, sp)
      00A8A4 5F               [ 1] 1907 	clrw	x
                                   1908 ; genCast
                                   1909 ; genAssign
                                   1910 ; genPointerSet
      00A8A5 C7 52 6B         [ 1] 1911 	ld	0x526b, a
                           000609  1912 	Sstm8s_tim1$TIM1_OC4Init$355 ==.
                                   1913 ;	../SPL/src/stm8s_tim1.c: 372: TIM1->CCR4L = (uint8_t)(TIM1_Pulse);
                                   1914 ; genCast
                                   1915 ; genAssign
      00A8A8 7B 08            [ 1] 1916 	ld	a, (0x08, sp)
                                   1917 ; genPointerSet
      00A8AA C7 52 6C         [ 1] 1918 	ld	0x526c, a
                                   1919 ; genLabel
      00A8AD                       1920 00104$:
                           00060E  1921 	Sstm8s_tim1$TIM1_OC4Init$356 ==.
                                   1922 ;	../SPL/src/stm8s_tim1.c: 373: }
                                   1923 ; genEndFunction
      00A8AD 85               [ 2] 1924 	popw	x
                           00060F  1925 	Sstm8s_tim1$TIM1_OC4Init$357 ==.
                           00060F  1926 	Sstm8s_tim1$TIM1_OC4Init$358 ==.
                           00060F  1927 	XG$TIM1_OC4Init$0$0 ==.
      00A8AE 81               [ 4] 1928 	ret
                           000610  1929 	Sstm8s_tim1$TIM1_OC4Init$359 ==.
                           000610  1930 	Sstm8s_tim1$TIM1_BDTRConfig$360 ==.
                                   1931 ;	../SPL/src/stm8s_tim1.c: 388: void TIM1_BDTRConfig(TIM1_OSSIState_TypeDef TIM1_OSSIState,
                                   1932 ; genLabel
                                   1933 ;	-----------------------------------------
                                   1934 ;	 function TIM1_BDTRConfig
                                   1935 ;	-----------------------------------------
                                   1936 ;	Register assignment is optimal.
                                   1937 ;	Stack space usage: 1 bytes.
      00A8AF                       1938 _TIM1_BDTRConfig:
                           000610  1939 	Sstm8s_tim1$TIM1_BDTRConfig$361 ==.
      00A8AF 88               [ 1] 1940 	push	a
                           000611  1941 	Sstm8s_tim1$TIM1_BDTRConfig$362 ==.
                           000611  1942 	Sstm8s_tim1$TIM1_BDTRConfig$363 ==.
                                   1943 ;	../SPL/src/stm8s_tim1.c: 396: assert_param(IS_TIM1_OSSI_STATE_OK(TIM1_OSSIState));
                                   1944 ; genCmpEQorNE
      00A8B0 7B 04            [ 1] 1945 	ld	a, (0x04, sp)
      00A8B2 A1 04            [ 1] 1946 	cp	a, #0x04
      00A8B4 26 03            [ 1] 1947 	jrne	00195$
      00A8B6 CC A8 CF         [ 2] 1948 	jp	00104$
      00A8B9                       1949 00195$:
                           00061A  1950 	Sstm8s_tim1$TIM1_BDTRConfig$364 ==.
                                   1951 ; skipping generated iCode
                                   1952 ; genIfx
      00A8B9 0D 04            [ 1] 1953 	tnz	(0x04, sp)
      00A8BB 26 03            [ 1] 1954 	jrne	00197$
      00A8BD CC A8 CF         [ 2] 1955 	jp	00104$
      00A8C0                       1956 00197$:
                                   1957 ; skipping iCode since result will be rematerialized
                                   1958 ; skipping iCode since result will be rematerialized
                                   1959 ; genIPush
      00A8C0 4B 8C            [ 1] 1960 	push	#0x8c
                           000623  1961 	Sstm8s_tim1$TIM1_BDTRConfig$365 ==.
      00A8C2 4B 01            [ 1] 1962 	push	#0x01
                           000625  1963 	Sstm8s_tim1$TIM1_BDTRConfig$366 ==.
      00A8C4 5F               [ 1] 1964 	clrw	x
      00A8C5 89               [ 2] 1965 	pushw	x
                           000627  1966 	Sstm8s_tim1$TIM1_BDTRConfig$367 ==.
                                   1967 ; genIPush
      00A8C6 4B 0E            [ 1] 1968 	push	#<(___str_0+0)
                           000629  1969 	Sstm8s_tim1$TIM1_BDTRConfig$368 ==.
      00A8C8 4B 81            [ 1] 1970 	push	#((___str_0+0) >> 8)
                           00062B  1971 	Sstm8s_tim1$TIM1_BDTRConfig$369 ==.
                                   1972 ; genCall
      00A8CA CD 84 23         [ 4] 1973 	call	_assert_failed
      00A8CD 5B 06            [ 2] 1974 	addw	sp, #6
                           000630  1975 	Sstm8s_tim1$TIM1_BDTRConfig$370 ==.
                                   1976 ; genLabel
      00A8CF                       1977 00104$:
                           000630  1978 	Sstm8s_tim1$TIM1_BDTRConfig$371 ==.
                                   1979 ;	../SPL/src/stm8s_tim1.c: 397: assert_param(IS_TIM1_LOCK_LEVEL_OK(TIM1_LockLevel));
                                   1980 ; genIfx
      00A8CF 0D 05            [ 1] 1981 	tnz	(0x05, sp)
      00A8D1 26 03            [ 1] 1982 	jrne	00198$
      00A8D3 CC A8 FF         [ 2] 1983 	jp	00109$
      00A8D6                       1984 00198$:
                                   1985 ; genCmpEQorNE
      00A8D6 7B 05            [ 1] 1986 	ld	a, (0x05, sp)
      00A8D8 4A               [ 1] 1987 	dec	a
      00A8D9 26 03            [ 1] 1988 	jrne	00200$
      00A8DB CC A8 FF         [ 2] 1989 	jp	00109$
      00A8DE                       1990 00200$:
                           00063F  1991 	Sstm8s_tim1$TIM1_BDTRConfig$372 ==.
                                   1992 ; skipping generated iCode
                                   1993 ; genCmpEQorNE
      00A8DE 7B 05            [ 1] 1994 	ld	a, (0x05, sp)
      00A8E0 A1 02            [ 1] 1995 	cp	a, #0x02
      00A8E2 26 03            [ 1] 1996 	jrne	00203$
      00A8E4 CC A8 FF         [ 2] 1997 	jp	00109$
      00A8E7                       1998 00203$:
                           000648  1999 	Sstm8s_tim1$TIM1_BDTRConfig$373 ==.
                                   2000 ; skipping generated iCode
                                   2001 ; genCmpEQorNE
      00A8E7 7B 05            [ 1] 2002 	ld	a, (0x05, sp)
      00A8E9 A1 03            [ 1] 2003 	cp	a, #0x03
      00A8EB 26 03            [ 1] 2004 	jrne	00206$
      00A8ED CC A8 FF         [ 2] 2005 	jp	00109$
      00A8F0                       2006 00206$:
                           000651  2007 	Sstm8s_tim1$TIM1_BDTRConfig$374 ==.
                                   2008 ; skipping generated iCode
                                   2009 ; skipping iCode since result will be rematerialized
                                   2010 ; skipping iCode since result will be rematerialized
                                   2011 ; genIPush
      00A8F0 4B 8D            [ 1] 2012 	push	#0x8d
                           000653  2013 	Sstm8s_tim1$TIM1_BDTRConfig$375 ==.
      00A8F2 4B 01            [ 1] 2014 	push	#0x01
                           000655  2015 	Sstm8s_tim1$TIM1_BDTRConfig$376 ==.
      00A8F4 5F               [ 1] 2016 	clrw	x
      00A8F5 89               [ 2] 2017 	pushw	x
                           000657  2018 	Sstm8s_tim1$TIM1_BDTRConfig$377 ==.
                                   2019 ; genIPush
      00A8F6 4B 0E            [ 1] 2020 	push	#<(___str_0+0)
                           000659  2021 	Sstm8s_tim1$TIM1_BDTRConfig$378 ==.
      00A8F8 4B 81            [ 1] 2022 	push	#((___str_0+0) >> 8)
                           00065B  2023 	Sstm8s_tim1$TIM1_BDTRConfig$379 ==.
                                   2024 ; genCall
      00A8FA CD 84 23         [ 4] 2025 	call	_assert_failed
      00A8FD 5B 06            [ 2] 2026 	addw	sp, #6
                           000660  2027 	Sstm8s_tim1$TIM1_BDTRConfig$380 ==.
                                   2028 ; genLabel
      00A8FF                       2029 00109$:
                           000660  2030 	Sstm8s_tim1$TIM1_BDTRConfig$381 ==.
                                   2031 ;	../SPL/src/stm8s_tim1.c: 398: assert_param(IS_TIM1_BREAK_STATE_OK(TIM1_Break));
                                   2032 ; genCmpEQorNE
      00A8FF 7B 07            [ 1] 2033 	ld	a, (0x07, sp)
      00A901 A1 10            [ 1] 2034 	cp	a, #0x10
      00A903 26 03            [ 1] 2035 	jrne	00209$
      00A905 CC A9 1E         [ 2] 2036 	jp	00120$
      00A908                       2037 00209$:
                           000669  2038 	Sstm8s_tim1$TIM1_BDTRConfig$382 ==.
                                   2039 ; skipping generated iCode
                                   2040 ; genIfx
      00A908 0D 07            [ 1] 2041 	tnz	(0x07, sp)
      00A90A 26 03            [ 1] 2042 	jrne	00211$
      00A90C CC A9 1E         [ 2] 2043 	jp	00120$
      00A90F                       2044 00211$:
                                   2045 ; skipping iCode since result will be rematerialized
                                   2046 ; skipping iCode since result will be rematerialized
                                   2047 ; genIPush
      00A90F 4B 8E            [ 1] 2048 	push	#0x8e
                           000672  2049 	Sstm8s_tim1$TIM1_BDTRConfig$383 ==.
      00A911 4B 01            [ 1] 2050 	push	#0x01
                           000674  2051 	Sstm8s_tim1$TIM1_BDTRConfig$384 ==.
      00A913 5F               [ 1] 2052 	clrw	x
      00A914 89               [ 2] 2053 	pushw	x
                           000676  2054 	Sstm8s_tim1$TIM1_BDTRConfig$385 ==.
                                   2055 ; genIPush
      00A915 4B 0E            [ 1] 2056 	push	#<(___str_0+0)
                           000678  2057 	Sstm8s_tim1$TIM1_BDTRConfig$386 ==.
      00A917 4B 81            [ 1] 2058 	push	#((___str_0+0) >> 8)
                           00067A  2059 	Sstm8s_tim1$TIM1_BDTRConfig$387 ==.
                                   2060 ; genCall
      00A919 CD 84 23         [ 4] 2061 	call	_assert_failed
      00A91C 5B 06            [ 2] 2062 	addw	sp, #6
                           00067F  2063 	Sstm8s_tim1$TIM1_BDTRConfig$388 ==.
                                   2064 ; genLabel
      00A91E                       2065 00120$:
                           00067F  2066 	Sstm8s_tim1$TIM1_BDTRConfig$389 ==.
                                   2067 ;	../SPL/src/stm8s_tim1.c: 399: assert_param(IS_TIM1_BREAK_POLARITY_OK(TIM1_BreakPolarity));
                                   2068 ; genIfx
      00A91E 0D 08            [ 1] 2069 	tnz	(0x08, sp)
      00A920 26 03            [ 1] 2070 	jrne	00212$
      00A922 CC A9 3D         [ 2] 2071 	jp	00125$
      00A925                       2072 00212$:
                                   2073 ; genCmpEQorNE
      00A925 7B 08            [ 1] 2074 	ld	a, (0x08, sp)
      00A927 A1 20            [ 1] 2075 	cp	a, #0x20
      00A929 26 03            [ 1] 2076 	jrne	00214$
      00A92B CC A9 3D         [ 2] 2077 	jp	00125$
      00A92E                       2078 00214$:
                           00068F  2079 	Sstm8s_tim1$TIM1_BDTRConfig$390 ==.
                                   2080 ; skipping generated iCode
                                   2081 ; skipping iCode since result will be rematerialized
                                   2082 ; skipping iCode since result will be rematerialized
                                   2083 ; genIPush
      00A92E 4B 8F            [ 1] 2084 	push	#0x8f
                           000691  2085 	Sstm8s_tim1$TIM1_BDTRConfig$391 ==.
      00A930 4B 01            [ 1] 2086 	push	#0x01
                           000693  2087 	Sstm8s_tim1$TIM1_BDTRConfig$392 ==.
      00A932 5F               [ 1] 2088 	clrw	x
      00A933 89               [ 2] 2089 	pushw	x
                           000695  2090 	Sstm8s_tim1$TIM1_BDTRConfig$393 ==.
                                   2091 ; genIPush
      00A934 4B 0E            [ 1] 2092 	push	#<(___str_0+0)
                           000697  2093 	Sstm8s_tim1$TIM1_BDTRConfig$394 ==.
      00A936 4B 81            [ 1] 2094 	push	#((___str_0+0) >> 8)
                           000699  2095 	Sstm8s_tim1$TIM1_BDTRConfig$395 ==.
                                   2096 ; genCall
      00A938 CD 84 23         [ 4] 2097 	call	_assert_failed
      00A93B 5B 06            [ 2] 2098 	addw	sp, #6
                           00069E  2099 	Sstm8s_tim1$TIM1_BDTRConfig$396 ==.
                                   2100 ; genLabel
      00A93D                       2101 00125$:
                           00069E  2102 	Sstm8s_tim1$TIM1_BDTRConfig$397 ==.
                                   2103 ;	../SPL/src/stm8s_tim1.c: 400: assert_param(IS_TIM1_AUTOMATIC_OUTPUT_STATE_OK(TIM1_AutomaticOutput));
                                   2104 ; genCmpEQorNE
      00A93D 7B 09            [ 1] 2105 	ld	a, (0x09, sp)
      00A93F A1 40            [ 1] 2106 	cp	a, #0x40
      00A941 26 03            [ 1] 2107 	jrne	00217$
      00A943 CC A9 5C         [ 2] 2108 	jp	00130$
      00A946                       2109 00217$:
                           0006A7  2110 	Sstm8s_tim1$TIM1_BDTRConfig$398 ==.
                                   2111 ; skipping generated iCode
                                   2112 ; genIfx
      00A946 0D 09            [ 1] 2113 	tnz	(0x09, sp)
      00A948 26 03            [ 1] 2114 	jrne	00219$
      00A94A CC A9 5C         [ 2] 2115 	jp	00130$
      00A94D                       2116 00219$:
                                   2117 ; skipping iCode since result will be rematerialized
                                   2118 ; skipping iCode since result will be rematerialized
                                   2119 ; genIPush
      00A94D 4B 90            [ 1] 2120 	push	#0x90
                           0006B0  2121 	Sstm8s_tim1$TIM1_BDTRConfig$399 ==.
      00A94F 4B 01            [ 1] 2122 	push	#0x01
                           0006B2  2123 	Sstm8s_tim1$TIM1_BDTRConfig$400 ==.
      00A951 5F               [ 1] 2124 	clrw	x
      00A952 89               [ 2] 2125 	pushw	x
                           0006B4  2126 	Sstm8s_tim1$TIM1_BDTRConfig$401 ==.
                                   2127 ; genIPush
      00A953 4B 0E            [ 1] 2128 	push	#<(___str_0+0)
                           0006B6  2129 	Sstm8s_tim1$TIM1_BDTRConfig$402 ==.
      00A955 4B 81            [ 1] 2130 	push	#((___str_0+0) >> 8)
                           0006B8  2131 	Sstm8s_tim1$TIM1_BDTRConfig$403 ==.
                                   2132 ; genCall
      00A957 CD 84 23         [ 4] 2133 	call	_assert_failed
      00A95A 5B 06            [ 2] 2134 	addw	sp, #6
                           0006BD  2135 	Sstm8s_tim1$TIM1_BDTRConfig$404 ==.
                                   2136 ; genLabel
      00A95C                       2137 00130$:
                           0006BD  2138 	Sstm8s_tim1$TIM1_BDTRConfig$405 ==.
                                   2139 ;	../SPL/src/stm8s_tim1.c: 402: TIM1->DTR = (uint8_t)(TIM1_DeadTime);
                                   2140 ; genPointerSet
      00A95C AE 52 6E         [ 2] 2141 	ldw	x, #0x526e
      00A95F 7B 06            [ 1] 2142 	ld	a, (0x06, sp)
      00A961 F7               [ 1] 2143 	ld	(x), a
                           0006C3  2144 	Sstm8s_tim1$TIM1_BDTRConfig$406 ==.
                                   2145 ;	../SPL/src/stm8s_tim1.c: 406: TIM1->BKR  =  (uint8_t)((uint8_t)(TIM1_OSSIState | (uint8_t)TIM1_LockLevel)  | 
                                   2146 ; genOr
      00A962 7B 04            [ 1] 2147 	ld	a, (0x04, sp)
      00A964 1A 05            [ 1] 2148 	or	a, (0x05, sp)
      00A966 6B 01            [ 1] 2149 	ld	(0x01, sp), a
                           0006C9  2150 	Sstm8s_tim1$TIM1_BDTRConfig$407 ==.
                                   2151 ;	../SPL/src/stm8s_tim1.c: 407: (uint8_t)((uint8_t)(TIM1_Break | (uint8_t)TIM1_BreakPolarity)  | 
                                   2152 ; genOr
      00A968 7B 07            [ 1] 2153 	ld	a, (0x07, sp)
      00A96A 1A 08            [ 1] 2154 	or	a, (0x08, sp)
                           0006CD  2155 	Sstm8s_tim1$TIM1_BDTRConfig$408 ==.
                                   2156 ;	../SPL/src/stm8s_tim1.c: 408: (uint8_t)TIM1_AutomaticOutput));
                                   2157 ; genOr
      00A96C 1A 09            [ 1] 2158 	or	a, (0x09, sp)
                                   2159 ; genOr
      00A96E 1A 01            [ 1] 2160 	or	a, (0x01, sp)
                                   2161 ; genPointerSet
      00A970 C7 52 6D         [ 1] 2162 	ld	0x526d, a
                                   2163 ; genLabel
      00A973                       2164 00101$:
                           0006D4  2165 	Sstm8s_tim1$TIM1_BDTRConfig$409 ==.
                                   2166 ;	../SPL/src/stm8s_tim1.c: 409: }
                                   2167 ; genEndFunction
      00A973 84               [ 1] 2168 	pop	a
                           0006D5  2169 	Sstm8s_tim1$TIM1_BDTRConfig$410 ==.
                           0006D5  2170 	Sstm8s_tim1$TIM1_BDTRConfig$411 ==.
                           0006D5  2171 	XG$TIM1_BDTRConfig$0$0 ==.
      00A974 81               [ 4] 2172 	ret
                           0006D6  2173 	Sstm8s_tim1$TIM1_BDTRConfig$412 ==.
                           0006D6  2174 	Sstm8s_tim1$TIM1_ICInit$413 ==.
                                   2175 ;	../SPL/src/stm8s_tim1.c: 423: void TIM1_ICInit(TIM1_Channel_TypeDef TIM1_Channel,
                                   2176 ; genLabel
                                   2177 ;	-----------------------------------------
                                   2178 ;	 function TIM1_ICInit
                                   2179 ;	-----------------------------------------
                                   2180 ;	Register assignment might be sub-optimal.
                                   2181 ;	Stack space usage: 2 bytes.
      00A975                       2182 _TIM1_ICInit:
                           0006D6  2183 	Sstm8s_tim1$TIM1_ICInit$414 ==.
      00A975 89               [ 2] 2184 	pushw	x
                           0006D7  2185 	Sstm8s_tim1$TIM1_ICInit$415 ==.
                           0006D7  2186 	Sstm8s_tim1$TIM1_ICInit$416 ==.
                                   2187 ;	../SPL/src/stm8s_tim1.c: 430: assert_param(IS_TIM1_CHANNEL_OK(TIM1_Channel));
                                   2188 ; genCmpEQorNE
      00A976 7B 05            [ 1] 2189 	ld	a, (0x05, sp)
      00A978 4A               [ 1] 2190 	dec	a
      00A979 26 07            [ 1] 2191 	jrne	00235$
      00A97B A6 01            [ 1] 2192 	ld	a, #0x01
      00A97D 6B 01            [ 1] 2193 	ld	(0x01, sp), a
      00A97F CC A9 84         [ 2] 2194 	jp	00236$
      00A982                       2195 00235$:
      00A982 0F 01            [ 1] 2196 	clr	(0x01, sp)
      00A984                       2197 00236$:
                           0006E5  2198 	Sstm8s_tim1$TIM1_ICInit$417 ==.
                                   2199 ; genCmpEQorNE
      00A984 7B 05            [ 1] 2200 	ld	a, (0x05, sp)
      00A986 A1 02            [ 1] 2201 	cp	a, #0x02
      00A988 26 07            [ 1] 2202 	jrne	00238$
      00A98A A6 01            [ 1] 2203 	ld	a, #0x01
      00A98C 6B 02            [ 1] 2204 	ld	(0x02, sp), a
      00A98E CC A9 93         [ 2] 2205 	jp	00239$
      00A991                       2206 00238$:
      00A991 0F 02            [ 1] 2207 	clr	(0x02, sp)
      00A993                       2208 00239$:
                           0006F4  2209 	Sstm8s_tim1$TIM1_ICInit$418 ==.
                                   2210 ; genIfx
      00A993 0D 05            [ 1] 2211 	tnz	(0x05, sp)
      00A995 26 03            [ 1] 2212 	jrne	00240$
      00A997 CC A9 C0         [ 2] 2213 	jp	00113$
      00A99A                       2214 00240$:
                                   2215 ; genIfx
      00A99A 0D 01            [ 1] 2216 	tnz	(0x01, sp)
      00A99C 27 03            [ 1] 2217 	jreq	00241$
      00A99E CC A9 C0         [ 2] 2218 	jp	00113$
      00A9A1                       2219 00241$:
                                   2220 ; genIfx
      00A9A1 0D 02            [ 1] 2221 	tnz	(0x02, sp)
      00A9A3 27 03            [ 1] 2222 	jreq	00242$
      00A9A5 CC A9 C0         [ 2] 2223 	jp	00113$
      00A9A8                       2224 00242$:
                                   2225 ; genCmpEQorNE
      00A9A8 7B 05            [ 1] 2226 	ld	a, (0x05, sp)
      00A9AA A1 03            [ 1] 2227 	cp	a, #0x03
      00A9AC 26 03            [ 1] 2228 	jrne	00244$
      00A9AE CC A9 C0         [ 2] 2229 	jp	00113$
      00A9B1                       2230 00244$:
                           000712  2231 	Sstm8s_tim1$TIM1_ICInit$419 ==.
                                   2232 ; skipping generated iCode
                                   2233 ; skipping iCode since result will be rematerialized
                                   2234 ; skipping iCode since result will be rematerialized
                                   2235 ; genIPush
      00A9B1 4B AE            [ 1] 2236 	push	#0xae
                           000714  2237 	Sstm8s_tim1$TIM1_ICInit$420 ==.
      00A9B3 4B 01            [ 1] 2238 	push	#0x01
                           000716  2239 	Sstm8s_tim1$TIM1_ICInit$421 ==.
      00A9B5 5F               [ 1] 2240 	clrw	x
      00A9B6 89               [ 2] 2241 	pushw	x
                           000718  2242 	Sstm8s_tim1$TIM1_ICInit$422 ==.
                                   2243 ; genIPush
      00A9B7 4B 0E            [ 1] 2244 	push	#<(___str_0+0)
                           00071A  2245 	Sstm8s_tim1$TIM1_ICInit$423 ==.
      00A9B9 4B 81            [ 1] 2246 	push	#((___str_0+0) >> 8)
                           00071C  2247 	Sstm8s_tim1$TIM1_ICInit$424 ==.
                                   2248 ; genCall
      00A9BB CD 84 23         [ 4] 2249 	call	_assert_failed
      00A9BE 5B 06            [ 2] 2250 	addw	sp, #6
                           000721  2251 	Sstm8s_tim1$TIM1_ICInit$425 ==.
                                   2252 ; genLabel
      00A9C0                       2253 00113$:
                           000721  2254 	Sstm8s_tim1$TIM1_ICInit$426 ==.
                                   2255 ;	../SPL/src/stm8s_tim1.c: 431: assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_ICPolarity));
                                   2256 ; genIfx
      00A9C0 0D 06            [ 1] 2257 	tnz	(0x06, sp)
      00A9C2 26 03            [ 1] 2258 	jrne	00246$
      00A9C4 CC A9 DE         [ 2] 2259 	jp	00124$
      00A9C7                       2260 00246$:
                                   2261 ; genCmpEQorNE
      00A9C7 7B 06            [ 1] 2262 	ld	a, (0x06, sp)
      00A9C9 4A               [ 1] 2263 	dec	a
      00A9CA 26 03            [ 1] 2264 	jrne	00248$
      00A9CC CC A9 DE         [ 2] 2265 	jp	00124$
      00A9CF                       2266 00248$:
                           000730  2267 	Sstm8s_tim1$TIM1_ICInit$427 ==.
                                   2268 ; skipping generated iCode
                                   2269 ; skipping iCode since result will be rematerialized
                                   2270 ; skipping iCode since result will be rematerialized
                                   2271 ; genIPush
      00A9CF 4B AF            [ 1] 2272 	push	#0xaf
                           000732  2273 	Sstm8s_tim1$TIM1_ICInit$428 ==.
      00A9D1 4B 01            [ 1] 2274 	push	#0x01
                           000734  2275 	Sstm8s_tim1$TIM1_ICInit$429 ==.
      00A9D3 5F               [ 1] 2276 	clrw	x
      00A9D4 89               [ 2] 2277 	pushw	x
                           000736  2278 	Sstm8s_tim1$TIM1_ICInit$430 ==.
                                   2279 ; genIPush
      00A9D5 4B 0E            [ 1] 2280 	push	#<(___str_0+0)
                           000738  2281 	Sstm8s_tim1$TIM1_ICInit$431 ==.
      00A9D7 4B 81            [ 1] 2282 	push	#((___str_0+0) >> 8)
                           00073A  2283 	Sstm8s_tim1$TIM1_ICInit$432 ==.
                                   2284 ; genCall
      00A9D9 CD 84 23         [ 4] 2285 	call	_assert_failed
      00A9DC 5B 06            [ 2] 2286 	addw	sp, #6
                           00073F  2287 	Sstm8s_tim1$TIM1_ICInit$433 ==.
                                   2288 ; genLabel
      00A9DE                       2289 00124$:
                           00073F  2290 	Sstm8s_tim1$TIM1_ICInit$434 ==.
                                   2291 ;	../SPL/src/stm8s_tim1.c: 432: assert_param(IS_TIM1_IC_SELECTION_OK(TIM1_ICSelection));
                                   2292 ; genCmpEQorNE
      00A9DE 7B 07            [ 1] 2293 	ld	a, (0x07, sp)
      00A9E0 4A               [ 1] 2294 	dec	a
      00A9E1 26 03            [ 1] 2295 	jrne	00251$
      00A9E3 CC AA 07         [ 2] 2296 	jp	00129$
      00A9E6                       2297 00251$:
                           000747  2298 	Sstm8s_tim1$TIM1_ICInit$435 ==.
                                   2299 ; skipping generated iCode
                                   2300 ; genCmpEQorNE
      00A9E6 7B 07            [ 1] 2301 	ld	a, (0x07, sp)
      00A9E8 A1 02            [ 1] 2302 	cp	a, #0x02
      00A9EA 26 03            [ 1] 2303 	jrne	00254$
      00A9EC CC AA 07         [ 2] 2304 	jp	00129$
      00A9EF                       2305 00254$:
                           000750  2306 	Sstm8s_tim1$TIM1_ICInit$436 ==.
                                   2307 ; skipping generated iCode
                                   2308 ; genCmpEQorNE
      00A9EF 7B 07            [ 1] 2309 	ld	a, (0x07, sp)
      00A9F1 A1 03            [ 1] 2310 	cp	a, #0x03
      00A9F3 26 03            [ 1] 2311 	jrne	00257$
      00A9F5 CC AA 07         [ 2] 2312 	jp	00129$
      00A9F8                       2313 00257$:
                           000759  2314 	Sstm8s_tim1$TIM1_ICInit$437 ==.
                                   2315 ; skipping generated iCode
                                   2316 ; skipping iCode since result will be rematerialized
                                   2317 ; skipping iCode since result will be rematerialized
                                   2318 ; genIPush
      00A9F8 4B B0            [ 1] 2319 	push	#0xb0
                           00075B  2320 	Sstm8s_tim1$TIM1_ICInit$438 ==.
      00A9FA 4B 01            [ 1] 2321 	push	#0x01
                           00075D  2322 	Sstm8s_tim1$TIM1_ICInit$439 ==.
      00A9FC 5F               [ 1] 2323 	clrw	x
      00A9FD 89               [ 2] 2324 	pushw	x
                           00075F  2325 	Sstm8s_tim1$TIM1_ICInit$440 ==.
                                   2326 ; genIPush
      00A9FE 4B 0E            [ 1] 2327 	push	#<(___str_0+0)
                           000761  2328 	Sstm8s_tim1$TIM1_ICInit$441 ==.
      00AA00 4B 81            [ 1] 2329 	push	#((___str_0+0) >> 8)
                           000763  2330 	Sstm8s_tim1$TIM1_ICInit$442 ==.
                                   2331 ; genCall
      00AA02 CD 84 23         [ 4] 2332 	call	_assert_failed
      00AA05 5B 06            [ 2] 2333 	addw	sp, #6
                           000768  2334 	Sstm8s_tim1$TIM1_ICInit$443 ==.
                                   2335 ; genLabel
      00AA07                       2336 00129$:
                           000768  2337 	Sstm8s_tim1$TIM1_ICInit$444 ==.
                                   2338 ;	../SPL/src/stm8s_tim1.c: 433: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_ICPrescaler));
                                   2339 ; genIfx
      00AA07 0D 08            [ 1] 2340 	tnz	(0x08, sp)
      00AA09 26 03            [ 1] 2341 	jrne	00259$
      00AA0B CC AA 38         [ 2] 2342 	jp	00137$
      00AA0E                       2343 00259$:
                                   2344 ; genCmpEQorNE
      00AA0E 7B 08            [ 1] 2345 	ld	a, (0x08, sp)
      00AA10 A1 04            [ 1] 2346 	cp	a, #0x04
      00AA12 26 03            [ 1] 2347 	jrne	00261$
      00AA14 CC AA 38         [ 2] 2348 	jp	00137$
      00AA17                       2349 00261$:
                           000778  2350 	Sstm8s_tim1$TIM1_ICInit$445 ==.
                                   2351 ; skipping generated iCode
                                   2352 ; genCmpEQorNE
      00AA17 7B 08            [ 1] 2353 	ld	a, (0x08, sp)
      00AA19 A1 08            [ 1] 2354 	cp	a, #0x08
      00AA1B 26 03            [ 1] 2355 	jrne	00264$
      00AA1D CC AA 38         [ 2] 2356 	jp	00137$
      00AA20                       2357 00264$:
                           000781  2358 	Sstm8s_tim1$TIM1_ICInit$446 ==.
                                   2359 ; skipping generated iCode
                                   2360 ; genCmpEQorNE
      00AA20 7B 08            [ 1] 2361 	ld	a, (0x08, sp)
      00AA22 A1 0C            [ 1] 2362 	cp	a, #0x0c
      00AA24 26 03            [ 1] 2363 	jrne	00267$
      00AA26 CC AA 38         [ 2] 2364 	jp	00137$
      00AA29                       2365 00267$:
                           00078A  2366 	Sstm8s_tim1$TIM1_ICInit$447 ==.
                                   2367 ; skipping generated iCode
                                   2368 ; skipping iCode since result will be rematerialized
                                   2369 ; skipping iCode since result will be rematerialized
                                   2370 ; genIPush
      00AA29 4B B1            [ 1] 2371 	push	#0xb1
                           00078C  2372 	Sstm8s_tim1$TIM1_ICInit$448 ==.
      00AA2B 4B 01            [ 1] 2373 	push	#0x01
                           00078E  2374 	Sstm8s_tim1$TIM1_ICInit$449 ==.
      00AA2D 5F               [ 1] 2375 	clrw	x
      00AA2E 89               [ 2] 2376 	pushw	x
                           000790  2377 	Sstm8s_tim1$TIM1_ICInit$450 ==.
                                   2378 ; genIPush
      00AA2F 4B 0E            [ 1] 2379 	push	#<(___str_0+0)
                           000792  2380 	Sstm8s_tim1$TIM1_ICInit$451 ==.
      00AA31 4B 81            [ 1] 2381 	push	#((___str_0+0) >> 8)
                           000794  2382 	Sstm8s_tim1$TIM1_ICInit$452 ==.
                                   2383 ; genCall
      00AA33 CD 84 23         [ 4] 2384 	call	_assert_failed
      00AA36 5B 06            [ 2] 2385 	addw	sp, #6
                           000799  2386 	Sstm8s_tim1$TIM1_ICInit$453 ==.
                                   2387 ; genLabel
      00AA38                       2388 00137$:
                           000799  2389 	Sstm8s_tim1$TIM1_ICInit$454 ==.
                                   2390 ;	../SPL/src/stm8s_tim1.c: 434: assert_param(IS_TIM1_IC_FILTER_OK(TIM1_ICFilter));
                                   2391 ; genCmp
                                   2392 ; genCmpTop
      00AA38 7B 09            [ 1] 2393 	ld	a, (0x09, sp)
      00AA3A A1 0F            [ 1] 2394 	cp	a, #0x0f
      00AA3C 22 03            [ 1] 2395 	jrugt	00269$
      00AA3E CC AA 50         [ 2] 2396 	jp	00148$
      00AA41                       2397 00269$:
                                   2398 ; skipping generated iCode
                                   2399 ; skipping iCode since result will be rematerialized
                                   2400 ; skipping iCode since result will be rematerialized
                                   2401 ; genIPush
      00AA41 4B B2            [ 1] 2402 	push	#0xb2
                           0007A4  2403 	Sstm8s_tim1$TIM1_ICInit$455 ==.
      00AA43 4B 01            [ 1] 2404 	push	#0x01
                           0007A6  2405 	Sstm8s_tim1$TIM1_ICInit$456 ==.
      00AA45 5F               [ 1] 2406 	clrw	x
      00AA46 89               [ 2] 2407 	pushw	x
                           0007A8  2408 	Sstm8s_tim1$TIM1_ICInit$457 ==.
                                   2409 ; genIPush
      00AA47 4B 0E            [ 1] 2410 	push	#<(___str_0+0)
                           0007AA  2411 	Sstm8s_tim1$TIM1_ICInit$458 ==.
      00AA49 4B 81            [ 1] 2412 	push	#((___str_0+0) >> 8)
                           0007AC  2413 	Sstm8s_tim1$TIM1_ICInit$459 ==.
                                   2414 ; genCall
      00AA4B CD 84 23         [ 4] 2415 	call	_assert_failed
      00AA4E 5B 06            [ 2] 2416 	addw	sp, #6
                           0007B1  2417 	Sstm8s_tim1$TIM1_ICInit$460 ==.
                                   2418 ; genLabel
      00AA50                       2419 00148$:
                           0007B1  2420 	Sstm8s_tim1$TIM1_ICInit$461 ==.
                                   2421 ;	../SPL/src/stm8s_tim1.c: 436: if (TIM1_Channel == TIM1_CHANNEL_1)
                                   2422 ; genIfx
      00AA50 0D 05            [ 1] 2423 	tnz	(0x05, sp)
      00AA52 27 03            [ 1] 2424 	jreq	00270$
      00AA54 CC AA 6F         [ 2] 2425 	jp	00108$
      00AA57                       2426 00270$:
                           0007B8  2427 	Sstm8s_tim1$TIM1_ICInit$462 ==.
                           0007B8  2428 	Sstm8s_tim1$TIM1_ICInit$463 ==.
                                   2429 ;	../SPL/src/stm8s_tim1.c: 439: TI1_Config((uint8_t)TIM1_ICPolarity,
                                   2430 ; genIPush
      00AA57 7B 09            [ 1] 2431 	ld	a, (0x09, sp)
      00AA59 88               [ 1] 2432 	push	a
                           0007BB  2433 	Sstm8s_tim1$TIM1_ICInit$464 ==.
                                   2434 ; genIPush
      00AA5A 7B 08            [ 1] 2435 	ld	a, (0x08, sp)
      00AA5C 88               [ 1] 2436 	push	a
                           0007BE  2437 	Sstm8s_tim1$TIM1_ICInit$465 ==.
                                   2438 ; genIPush
      00AA5D 7B 08            [ 1] 2439 	ld	a, (0x08, sp)
      00AA5F 88               [ 1] 2440 	push	a
                           0007C1  2441 	Sstm8s_tim1$TIM1_ICInit$466 ==.
                                   2442 ; genCall
      00AA60 CD BB F3         [ 4] 2443 	call	_TI1_Config
      00AA63 5B 03            [ 2] 2444 	addw	sp, #3
                           0007C6  2445 	Sstm8s_tim1$TIM1_ICInit$467 ==.
                           0007C6  2446 	Sstm8s_tim1$TIM1_ICInit$468 ==.
                                   2447 ;	../SPL/src/stm8s_tim1.c: 443: TIM1_SetIC1Prescaler(TIM1_ICPrescaler);
                                   2448 ; genIPush
      00AA65 7B 08            [ 1] 2449 	ld	a, (0x08, sp)
      00AA67 88               [ 1] 2450 	push	a
                           0007C9  2451 	Sstm8s_tim1$TIM1_ICInit$469 ==.
                                   2452 ; genCall
      00AA68 CD B9 04         [ 4] 2453 	call	_TIM1_SetIC1Prescaler
      00AA6B 84               [ 1] 2454 	pop	a
                           0007CD  2455 	Sstm8s_tim1$TIM1_ICInit$470 ==.
                           0007CD  2456 	Sstm8s_tim1$TIM1_ICInit$471 ==.
                                   2457 ; genGoto
      00AA6C CC AA C4         [ 2] 2458 	jp	00110$
                                   2459 ; genLabel
      00AA6F                       2460 00108$:
                           0007D0  2461 	Sstm8s_tim1$TIM1_ICInit$472 ==.
                                   2462 ;	../SPL/src/stm8s_tim1.c: 445: else if (TIM1_Channel == TIM1_CHANNEL_2)
                                   2463 ; genAssign
      00AA6F 7B 01            [ 1] 2464 	ld	a, (0x01, sp)
                                   2465 ; genIfx
      00AA71 4D               [ 1] 2466 	tnz	a
      00AA72 26 03            [ 1] 2467 	jrne	00271$
      00AA74 CC AA 8F         [ 2] 2468 	jp	00105$
      00AA77                       2469 00271$:
                           0007D8  2470 	Sstm8s_tim1$TIM1_ICInit$473 ==.
                           0007D8  2471 	Sstm8s_tim1$TIM1_ICInit$474 ==.
                                   2472 ;	../SPL/src/stm8s_tim1.c: 448: TI2_Config((uint8_t)TIM1_ICPolarity,
                                   2473 ; genIPush
      00AA77 7B 09            [ 1] 2474 	ld	a, (0x09, sp)
      00AA79 88               [ 1] 2475 	push	a
                           0007DB  2476 	Sstm8s_tim1$TIM1_ICInit$475 ==.
                                   2477 ; genIPush
      00AA7A 7B 08            [ 1] 2478 	ld	a, (0x08, sp)
      00AA7C 88               [ 1] 2479 	push	a
                           0007DE  2480 	Sstm8s_tim1$TIM1_ICInit$476 ==.
                                   2481 ; genIPush
      00AA7D 7B 08            [ 1] 2482 	ld	a, (0x08, sp)
      00AA7F 88               [ 1] 2483 	push	a
                           0007E1  2484 	Sstm8s_tim1$TIM1_ICInit$477 ==.
                                   2485 ; genCall
      00AA80 CD BC 30         [ 4] 2486 	call	_TI2_Config
      00AA83 5B 03            [ 2] 2487 	addw	sp, #3
                           0007E6  2488 	Sstm8s_tim1$TIM1_ICInit$478 ==.
                           0007E6  2489 	Sstm8s_tim1$TIM1_ICInit$479 ==.
                                   2490 ;	../SPL/src/stm8s_tim1.c: 452: TIM1_SetIC2Prescaler(TIM1_ICPrescaler);
                                   2491 ; genIPush
      00AA85 7B 08            [ 1] 2492 	ld	a, (0x08, sp)
      00AA87 88               [ 1] 2493 	push	a
                           0007E9  2494 	Sstm8s_tim1$TIM1_ICInit$480 ==.
                                   2495 ; genCall
      00AA88 CD B9 40         [ 4] 2496 	call	_TIM1_SetIC2Prescaler
      00AA8B 84               [ 1] 2497 	pop	a
                           0007ED  2498 	Sstm8s_tim1$TIM1_ICInit$481 ==.
                           0007ED  2499 	Sstm8s_tim1$TIM1_ICInit$482 ==.
                                   2500 ; genGoto
      00AA8C CC AA C4         [ 2] 2501 	jp	00110$
                                   2502 ; genLabel
      00AA8F                       2503 00105$:
                           0007F0  2504 	Sstm8s_tim1$TIM1_ICInit$483 ==.
                                   2505 ;	../SPL/src/stm8s_tim1.c: 454: else if (TIM1_Channel == TIM1_CHANNEL_3)
                                   2506 ; genAssign
      00AA8F 7B 02            [ 1] 2507 	ld	a, (0x02, sp)
                                   2508 ; genIfx
      00AA91 4D               [ 1] 2509 	tnz	a
      00AA92 26 03            [ 1] 2510 	jrne	00272$
      00AA94 CC AA AF         [ 2] 2511 	jp	00102$
      00AA97                       2512 00272$:
                           0007F8  2513 	Sstm8s_tim1$TIM1_ICInit$484 ==.
                           0007F8  2514 	Sstm8s_tim1$TIM1_ICInit$485 ==.
                                   2515 ;	../SPL/src/stm8s_tim1.c: 457: TI3_Config((uint8_t)TIM1_ICPolarity,
                                   2516 ; genIPush
      00AA97 7B 09            [ 1] 2517 	ld	a, (0x09, sp)
      00AA99 88               [ 1] 2518 	push	a
                           0007FB  2519 	Sstm8s_tim1$TIM1_ICInit$486 ==.
                                   2520 ; genIPush
      00AA9A 7B 08            [ 1] 2521 	ld	a, (0x08, sp)
      00AA9C 88               [ 1] 2522 	push	a
                           0007FE  2523 	Sstm8s_tim1$TIM1_ICInit$487 ==.
                                   2524 ; genIPush
      00AA9D 7B 08            [ 1] 2525 	ld	a, (0x08, sp)
      00AA9F 88               [ 1] 2526 	push	a
                           000801  2527 	Sstm8s_tim1$TIM1_ICInit$488 ==.
                                   2528 ; genCall
      00AAA0 CD BC 6D         [ 4] 2529 	call	_TI3_Config
      00AAA3 5B 03            [ 2] 2530 	addw	sp, #3
                           000806  2531 	Sstm8s_tim1$TIM1_ICInit$489 ==.
                           000806  2532 	Sstm8s_tim1$TIM1_ICInit$490 ==.
                                   2533 ;	../SPL/src/stm8s_tim1.c: 461: TIM1_SetIC3Prescaler(TIM1_ICPrescaler);
                                   2534 ; genIPush
      00AAA5 7B 08            [ 1] 2535 	ld	a, (0x08, sp)
      00AAA7 88               [ 1] 2536 	push	a
                           000809  2537 	Sstm8s_tim1$TIM1_ICInit$491 ==.
                                   2538 ; genCall
      00AAA8 CD B9 7C         [ 4] 2539 	call	_TIM1_SetIC3Prescaler
      00AAAB 84               [ 1] 2540 	pop	a
                           00080D  2541 	Sstm8s_tim1$TIM1_ICInit$492 ==.
                           00080D  2542 	Sstm8s_tim1$TIM1_ICInit$493 ==.
                                   2543 ; genGoto
      00AAAC CC AA C4         [ 2] 2544 	jp	00110$
                                   2545 ; genLabel
      00AAAF                       2546 00102$:
                           000810  2547 	Sstm8s_tim1$TIM1_ICInit$494 ==.
                           000810  2548 	Sstm8s_tim1$TIM1_ICInit$495 ==.
                                   2549 ;	../SPL/src/stm8s_tim1.c: 466: TI4_Config((uint8_t)TIM1_ICPolarity,
                                   2550 ; genIPush
      00AAAF 7B 09            [ 1] 2551 	ld	a, (0x09, sp)
      00AAB1 88               [ 1] 2552 	push	a
                           000813  2553 	Sstm8s_tim1$TIM1_ICInit$496 ==.
                                   2554 ; genIPush
      00AAB2 7B 08            [ 1] 2555 	ld	a, (0x08, sp)
      00AAB4 88               [ 1] 2556 	push	a
                           000816  2557 	Sstm8s_tim1$TIM1_ICInit$497 ==.
                                   2558 ; genIPush
      00AAB5 7B 08            [ 1] 2559 	ld	a, (0x08, sp)
      00AAB7 88               [ 1] 2560 	push	a
                           000819  2561 	Sstm8s_tim1$TIM1_ICInit$498 ==.
                                   2562 ; genCall
      00AAB8 CD BC AA         [ 4] 2563 	call	_TI4_Config
      00AABB 5B 03            [ 2] 2564 	addw	sp, #3
                           00081E  2565 	Sstm8s_tim1$TIM1_ICInit$499 ==.
                           00081E  2566 	Sstm8s_tim1$TIM1_ICInit$500 ==.
                                   2567 ;	../SPL/src/stm8s_tim1.c: 470: TIM1_SetIC4Prescaler(TIM1_ICPrescaler);
                                   2568 ; genIPush
      00AABD 7B 08            [ 1] 2569 	ld	a, (0x08, sp)
      00AABF 88               [ 1] 2570 	push	a
                           000821  2571 	Sstm8s_tim1$TIM1_ICInit$501 ==.
                                   2572 ; genCall
      00AAC0 CD B9 B8         [ 4] 2573 	call	_TIM1_SetIC4Prescaler
      00AAC3 84               [ 1] 2574 	pop	a
                           000825  2575 	Sstm8s_tim1$TIM1_ICInit$502 ==.
                           000825  2576 	Sstm8s_tim1$TIM1_ICInit$503 ==.
                                   2577 ; genLabel
      00AAC4                       2578 00110$:
                           000825  2579 	Sstm8s_tim1$TIM1_ICInit$504 ==.
                                   2580 ;	../SPL/src/stm8s_tim1.c: 472: }
                                   2581 ; genEndFunction
      00AAC4 85               [ 2] 2582 	popw	x
                           000826  2583 	Sstm8s_tim1$TIM1_ICInit$505 ==.
                           000826  2584 	Sstm8s_tim1$TIM1_ICInit$506 ==.
                           000826  2585 	XG$TIM1_ICInit$0$0 ==.
      00AAC5 81               [ 4] 2586 	ret
                           000827  2587 	Sstm8s_tim1$TIM1_ICInit$507 ==.
                           000827  2588 	Sstm8s_tim1$TIM1_PWMIConfig$508 ==.
                                   2589 ;	../SPL/src/stm8s_tim1.c: 488: void TIM1_PWMIConfig(TIM1_Channel_TypeDef TIM1_Channel,
                                   2590 ; genLabel
                                   2591 ;	-----------------------------------------
                                   2592 ;	 function TIM1_PWMIConfig
                                   2593 ;	-----------------------------------------
                                   2594 ;	Register assignment might be sub-optimal.
                                   2595 ;	Stack space usage: 2 bytes.
      00AAC6                       2596 _TIM1_PWMIConfig:
                           000827  2597 	Sstm8s_tim1$TIM1_PWMIConfig$509 ==.
      00AAC6 89               [ 2] 2598 	pushw	x
                           000828  2599 	Sstm8s_tim1$TIM1_PWMIConfig$510 ==.
                           000828  2600 	Sstm8s_tim1$TIM1_PWMIConfig$511 ==.
                                   2601 ;	../SPL/src/stm8s_tim1.c: 498: assert_param(IS_TIM1_PWMI_CHANNEL_OK(TIM1_Channel));
                                   2602 ; genIfx
      00AAC7 0D 05            [ 1] 2603 	tnz	(0x05, sp)
      00AAC9 26 03            [ 1] 2604 	jrne	00211$
      00AACB CC AA E5         [ 2] 2605 	jp	00113$
      00AACE                       2606 00211$:
                                   2607 ; genCmpEQorNE
      00AACE 7B 05            [ 1] 2608 	ld	a, (0x05, sp)
      00AAD0 4A               [ 1] 2609 	dec	a
      00AAD1 26 03            [ 1] 2610 	jrne	00213$
      00AAD3 CC AA E5         [ 2] 2611 	jp	00113$
      00AAD6                       2612 00213$:
                           000837  2613 	Sstm8s_tim1$TIM1_PWMIConfig$512 ==.
                                   2614 ; skipping generated iCode
                                   2615 ; skipping iCode since result will be rematerialized
                                   2616 ; skipping iCode since result will be rematerialized
                                   2617 ; genIPush
      00AAD6 4B F2            [ 1] 2618 	push	#0xf2
                           000839  2619 	Sstm8s_tim1$TIM1_PWMIConfig$513 ==.
      00AAD8 4B 01            [ 1] 2620 	push	#0x01
                           00083B  2621 	Sstm8s_tim1$TIM1_PWMIConfig$514 ==.
      00AADA 5F               [ 1] 2622 	clrw	x
      00AADB 89               [ 2] 2623 	pushw	x
                           00083D  2624 	Sstm8s_tim1$TIM1_PWMIConfig$515 ==.
                                   2625 ; genIPush
      00AADC 4B 0E            [ 1] 2626 	push	#<(___str_0+0)
                           00083F  2627 	Sstm8s_tim1$TIM1_PWMIConfig$516 ==.
      00AADE 4B 81            [ 1] 2628 	push	#((___str_0+0) >> 8)
                           000841  2629 	Sstm8s_tim1$TIM1_PWMIConfig$517 ==.
                                   2630 ; genCall
      00AAE0 CD 84 23         [ 4] 2631 	call	_assert_failed
      00AAE3 5B 06            [ 2] 2632 	addw	sp, #6
                           000846  2633 	Sstm8s_tim1$TIM1_PWMIConfig$518 ==.
                                   2634 ; genLabel
      00AAE5                       2635 00113$:
                           000846  2636 	Sstm8s_tim1$TIM1_PWMIConfig$519 ==.
                                   2637 ;	../SPL/src/stm8s_tim1.c: 499: assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_ICPolarity));
                                   2638 ; genCmpEQorNE
      00AAE5 7B 06            [ 1] 2639 	ld	a, (0x06, sp)
      00AAE7 4A               [ 1] 2640 	dec	a
      00AAE8 26 07            [ 1] 2641 	jrne	00216$
      00AAEA A6 01            [ 1] 2642 	ld	a, #0x01
      00AAEC 6B 01            [ 1] 2643 	ld	(0x01, sp), a
      00AAEE CC AA F3         [ 2] 2644 	jp	00217$
      00AAF1                       2645 00216$:
      00AAF1 0F 01            [ 1] 2646 	clr	(0x01, sp)
      00AAF3                       2647 00217$:
                           000854  2648 	Sstm8s_tim1$TIM1_PWMIConfig$520 ==.
                                   2649 ; genIfx
      00AAF3 0D 06            [ 1] 2650 	tnz	(0x06, sp)
      00AAF5 26 03            [ 1] 2651 	jrne	00218$
      00AAF7 CC AB 10         [ 2] 2652 	jp	00118$
      00AAFA                       2653 00218$:
                                   2654 ; genIfx
      00AAFA 0D 01            [ 1] 2655 	tnz	(0x01, sp)
      00AAFC 27 03            [ 1] 2656 	jreq	00219$
      00AAFE CC AB 10         [ 2] 2657 	jp	00118$
      00AB01                       2658 00219$:
                                   2659 ; skipping iCode since result will be rematerialized
                                   2660 ; skipping iCode since result will be rematerialized
                                   2661 ; genIPush
      00AB01 4B F3            [ 1] 2662 	push	#0xf3
                           000864  2663 	Sstm8s_tim1$TIM1_PWMIConfig$521 ==.
      00AB03 4B 01            [ 1] 2664 	push	#0x01
                           000866  2665 	Sstm8s_tim1$TIM1_PWMIConfig$522 ==.
      00AB05 5F               [ 1] 2666 	clrw	x
      00AB06 89               [ 2] 2667 	pushw	x
                           000868  2668 	Sstm8s_tim1$TIM1_PWMIConfig$523 ==.
                                   2669 ; genIPush
      00AB07 4B 0E            [ 1] 2670 	push	#<(___str_0+0)
                           00086A  2671 	Sstm8s_tim1$TIM1_PWMIConfig$524 ==.
      00AB09 4B 81            [ 1] 2672 	push	#((___str_0+0) >> 8)
                           00086C  2673 	Sstm8s_tim1$TIM1_PWMIConfig$525 ==.
                                   2674 ; genCall
      00AB0B CD 84 23         [ 4] 2675 	call	_assert_failed
      00AB0E 5B 06            [ 2] 2676 	addw	sp, #6
                           000871  2677 	Sstm8s_tim1$TIM1_PWMIConfig$526 ==.
                                   2678 ; genLabel
      00AB10                       2679 00118$:
                           000871  2680 	Sstm8s_tim1$TIM1_PWMIConfig$527 ==.
                                   2681 ;	../SPL/src/stm8s_tim1.c: 500: assert_param(IS_TIM1_IC_SELECTION_OK(TIM1_ICSelection));
                                   2682 ; genCmpEQorNE
      00AB10 7B 07            [ 1] 2683 	ld	a, (0x07, sp)
      00AB12 4A               [ 1] 2684 	dec	a
      00AB13 26 07            [ 1] 2685 	jrne	00221$
      00AB15 A6 01            [ 1] 2686 	ld	a, #0x01
      00AB17 6B 02            [ 1] 2687 	ld	(0x02, sp), a
      00AB19 CC AB 1E         [ 2] 2688 	jp	00222$
      00AB1C                       2689 00221$:
      00AB1C 0F 02            [ 1] 2690 	clr	(0x02, sp)
      00AB1E                       2691 00222$:
                           00087F  2692 	Sstm8s_tim1$TIM1_PWMIConfig$528 ==.
                                   2693 ; genIfx
      00AB1E 0D 02            [ 1] 2694 	tnz	(0x02, sp)
      00AB20 27 03            [ 1] 2695 	jreq	00223$
      00AB22 CC AB 46         [ 2] 2696 	jp	00123$
      00AB25                       2697 00223$:
                                   2698 ; genCmpEQorNE
      00AB25 7B 07            [ 1] 2699 	ld	a, (0x07, sp)
      00AB27 A1 02            [ 1] 2700 	cp	a, #0x02
      00AB29 26 03            [ 1] 2701 	jrne	00225$
      00AB2B CC AB 46         [ 2] 2702 	jp	00123$
      00AB2E                       2703 00225$:
                           00088F  2704 	Sstm8s_tim1$TIM1_PWMIConfig$529 ==.
                                   2705 ; skipping generated iCode
                                   2706 ; genCmpEQorNE
      00AB2E 7B 07            [ 1] 2707 	ld	a, (0x07, sp)
      00AB30 A1 03            [ 1] 2708 	cp	a, #0x03
      00AB32 26 03            [ 1] 2709 	jrne	00228$
      00AB34 CC AB 46         [ 2] 2710 	jp	00123$
      00AB37                       2711 00228$:
                           000898  2712 	Sstm8s_tim1$TIM1_PWMIConfig$530 ==.
                                   2713 ; skipping generated iCode
                                   2714 ; skipping iCode since result will be rematerialized
                                   2715 ; skipping iCode since result will be rematerialized
                                   2716 ; genIPush
      00AB37 4B F4            [ 1] 2717 	push	#0xf4
                           00089A  2718 	Sstm8s_tim1$TIM1_PWMIConfig$531 ==.
      00AB39 4B 01            [ 1] 2719 	push	#0x01
                           00089C  2720 	Sstm8s_tim1$TIM1_PWMIConfig$532 ==.
      00AB3B 5F               [ 1] 2721 	clrw	x
      00AB3C 89               [ 2] 2722 	pushw	x
                           00089E  2723 	Sstm8s_tim1$TIM1_PWMIConfig$533 ==.
                                   2724 ; genIPush
      00AB3D 4B 0E            [ 1] 2725 	push	#<(___str_0+0)
                           0008A0  2726 	Sstm8s_tim1$TIM1_PWMIConfig$534 ==.
      00AB3F 4B 81            [ 1] 2727 	push	#((___str_0+0) >> 8)
                           0008A2  2728 	Sstm8s_tim1$TIM1_PWMIConfig$535 ==.
                                   2729 ; genCall
      00AB41 CD 84 23         [ 4] 2730 	call	_assert_failed
      00AB44 5B 06            [ 2] 2731 	addw	sp, #6
                           0008A7  2732 	Sstm8s_tim1$TIM1_PWMIConfig$536 ==.
                                   2733 ; genLabel
      00AB46                       2734 00123$:
                           0008A7  2735 	Sstm8s_tim1$TIM1_PWMIConfig$537 ==.
                                   2736 ;	../SPL/src/stm8s_tim1.c: 501: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_ICPrescaler));
                                   2737 ; genIfx
      00AB46 0D 08            [ 1] 2738 	tnz	(0x08, sp)
      00AB48 26 03            [ 1] 2739 	jrne	00230$
      00AB4A CC AB 77         [ 2] 2740 	jp	00131$
      00AB4D                       2741 00230$:
                                   2742 ; genCmpEQorNE
      00AB4D 7B 08            [ 1] 2743 	ld	a, (0x08, sp)
      00AB4F A1 04            [ 1] 2744 	cp	a, #0x04
      00AB51 26 03            [ 1] 2745 	jrne	00232$
      00AB53 CC AB 77         [ 2] 2746 	jp	00131$
      00AB56                       2747 00232$:
                           0008B7  2748 	Sstm8s_tim1$TIM1_PWMIConfig$538 ==.
                                   2749 ; skipping generated iCode
                                   2750 ; genCmpEQorNE
      00AB56 7B 08            [ 1] 2751 	ld	a, (0x08, sp)
      00AB58 A1 08            [ 1] 2752 	cp	a, #0x08
      00AB5A 26 03            [ 1] 2753 	jrne	00235$
      00AB5C CC AB 77         [ 2] 2754 	jp	00131$
      00AB5F                       2755 00235$:
                           0008C0  2756 	Sstm8s_tim1$TIM1_PWMIConfig$539 ==.
                                   2757 ; skipping generated iCode
                                   2758 ; genCmpEQorNE
      00AB5F 7B 08            [ 1] 2759 	ld	a, (0x08, sp)
      00AB61 A1 0C            [ 1] 2760 	cp	a, #0x0c
      00AB63 26 03            [ 1] 2761 	jrne	00238$
      00AB65 CC AB 77         [ 2] 2762 	jp	00131$
      00AB68                       2763 00238$:
                           0008C9  2764 	Sstm8s_tim1$TIM1_PWMIConfig$540 ==.
                                   2765 ; skipping generated iCode
                                   2766 ; skipping iCode since result will be rematerialized
                                   2767 ; skipping iCode since result will be rematerialized
                                   2768 ; genIPush
      00AB68 4B F5            [ 1] 2769 	push	#0xf5
                           0008CB  2770 	Sstm8s_tim1$TIM1_PWMIConfig$541 ==.
      00AB6A 4B 01            [ 1] 2771 	push	#0x01
                           0008CD  2772 	Sstm8s_tim1$TIM1_PWMIConfig$542 ==.
      00AB6C 5F               [ 1] 2773 	clrw	x
      00AB6D 89               [ 2] 2774 	pushw	x
                           0008CF  2775 	Sstm8s_tim1$TIM1_PWMIConfig$543 ==.
                                   2776 ; genIPush
      00AB6E 4B 0E            [ 1] 2777 	push	#<(___str_0+0)
                           0008D1  2778 	Sstm8s_tim1$TIM1_PWMIConfig$544 ==.
      00AB70 4B 81            [ 1] 2779 	push	#((___str_0+0) >> 8)
                           0008D3  2780 	Sstm8s_tim1$TIM1_PWMIConfig$545 ==.
                                   2781 ; genCall
      00AB72 CD 84 23         [ 4] 2782 	call	_assert_failed
      00AB75 5B 06            [ 2] 2783 	addw	sp, #6
                           0008D8  2784 	Sstm8s_tim1$TIM1_PWMIConfig$546 ==.
                                   2785 ; genLabel
      00AB77                       2786 00131$:
                           0008D8  2787 	Sstm8s_tim1$TIM1_PWMIConfig$547 ==.
                                   2788 ;	../SPL/src/stm8s_tim1.c: 504: if (TIM1_ICPolarity != TIM1_ICPOLARITY_FALLING)
                                   2789 ; genIfx
      00AB77 0D 01            [ 1] 2790 	tnz	(0x01, sp)
      00AB79 27 03            [ 1] 2791 	jreq	00240$
      00AB7B CC AB 85         [ 2] 2792 	jp	00102$
      00AB7E                       2793 00240$:
                           0008DF  2794 	Sstm8s_tim1$TIM1_PWMIConfig$548 ==.
                           0008DF  2795 	Sstm8s_tim1$TIM1_PWMIConfig$549 ==.
                                   2796 ;	../SPL/src/stm8s_tim1.c: 506: icpolarity = TIM1_ICPOLARITY_FALLING;
                                   2797 ; genAssign
      00AB7E A6 01            [ 1] 2798 	ld	a, #0x01
      00AB80 6B 01            [ 1] 2799 	ld	(0x01, sp), a
                           0008E3  2800 	Sstm8s_tim1$TIM1_PWMIConfig$550 ==.
                                   2801 ; genGoto
      00AB82 CC AB 87         [ 2] 2802 	jp	00103$
                                   2803 ; genLabel
      00AB85                       2804 00102$:
                           0008E6  2805 	Sstm8s_tim1$TIM1_PWMIConfig$551 ==.
                           0008E6  2806 	Sstm8s_tim1$TIM1_PWMIConfig$552 ==.
                                   2807 ;	../SPL/src/stm8s_tim1.c: 510: icpolarity = TIM1_ICPOLARITY_RISING;
                                   2808 ; genAssign
      00AB85 0F 01            [ 1] 2809 	clr	(0x01, sp)
                           0008E8  2810 	Sstm8s_tim1$TIM1_PWMIConfig$553 ==.
                                   2811 ; genLabel
      00AB87                       2812 00103$:
                           0008E8  2813 	Sstm8s_tim1$TIM1_PWMIConfig$554 ==.
                                   2814 ;	../SPL/src/stm8s_tim1.c: 514: if (TIM1_ICSelection == TIM1_ICSELECTION_DIRECTTI)
                                   2815 ; genAssign
      00AB87 7B 02            [ 1] 2816 	ld	a, (0x02, sp)
                                   2817 ; genIfx
      00AB89 4D               [ 1] 2818 	tnz	a
      00AB8A 26 03            [ 1] 2819 	jrne	00241$
      00AB8C CC AB 96         [ 2] 2820 	jp	00105$
      00AB8F                       2821 00241$:
                           0008F0  2822 	Sstm8s_tim1$TIM1_PWMIConfig$555 ==.
                           0008F0  2823 	Sstm8s_tim1$TIM1_PWMIConfig$556 ==.
                                   2824 ;	../SPL/src/stm8s_tim1.c: 516: icselection = TIM1_ICSELECTION_INDIRECTTI;
                                   2825 ; genAssign
      00AB8F A6 02            [ 1] 2826 	ld	a, #0x02
      00AB91 6B 02            [ 1] 2827 	ld	(0x02, sp), a
                           0008F4  2828 	Sstm8s_tim1$TIM1_PWMIConfig$557 ==.
                                   2829 ; genGoto
      00AB93 CC AB 9A         [ 2] 2830 	jp	00106$
                                   2831 ; genLabel
      00AB96                       2832 00105$:
                           0008F7  2833 	Sstm8s_tim1$TIM1_PWMIConfig$558 ==.
                           0008F7  2834 	Sstm8s_tim1$TIM1_PWMIConfig$559 ==.
                                   2835 ;	../SPL/src/stm8s_tim1.c: 520: icselection = TIM1_ICSELECTION_DIRECTTI;
                                   2836 ; genAssign
      00AB96 A6 01            [ 1] 2837 	ld	a, #0x01
      00AB98 6B 02            [ 1] 2838 	ld	(0x02, sp), a
                           0008FB  2839 	Sstm8s_tim1$TIM1_PWMIConfig$560 ==.
                                   2840 ; genLabel
      00AB9A                       2841 00106$:
                           0008FB  2842 	Sstm8s_tim1$TIM1_PWMIConfig$561 ==.
                                   2843 ;	../SPL/src/stm8s_tim1.c: 523: if (TIM1_Channel == TIM1_CHANNEL_1)
                                   2844 ; genIfx
      00AB9A 0D 05            [ 1] 2845 	tnz	(0x05, sp)
      00AB9C 27 03            [ 1] 2846 	jreq	00242$
      00AB9E CC AB CE         [ 2] 2847 	jp	00108$
      00ABA1                       2848 00242$:
                           000902  2849 	Sstm8s_tim1$TIM1_PWMIConfig$562 ==.
                           000902  2850 	Sstm8s_tim1$TIM1_PWMIConfig$563 ==.
                                   2851 ;	../SPL/src/stm8s_tim1.c: 526: TI1_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSelection,
                                   2852 ; genIPush
      00ABA1 7B 09            [ 1] 2853 	ld	a, (0x09, sp)
      00ABA3 88               [ 1] 2854 	push	a
                           000905  2855 	Sstm8s_tim1$TIM1_PWMIConfig$564 ==.
                                   2856 ; genIPush
      00ABA4 7B 08            [ 1] 2857 	ld	a, (0x08, sp)
      00ABA6 88               [ 1] 2858 	push	a
                           000908  2859 	Sstm8s_tim1$TIM1_PWMIConfig$565 ==.
                                   2860 ; genIPush
      00ABA7 7B 08            [ 1] 2861 	ld	a, (0x08, sp)
      00ABA9 88               [ 1] 2862 	push	a
                           00090B  2863 	Sstm8s_tim1$TIM1_PWMIConfig$566 ==.
                                   2864 ; genCall
      00ABAA CD BB F3         [ 4] 2865 	call	_TI1_Config
      00ABAD 5B 03            [ 2] 2866 	addw	sp, #3
                           000910  2867 	Sstm8s_tim1$TIM1_PWMIConfig$567 ==.
                           000910  2868 	Sstm8s_tim1$TIM1_PWMIConfig$568 ==.
                                   2869 ;	../SPL/src/stm8s_tim1.c: 530: TIM1_SetIC1Prescaler(TIM1_ICPrescaler);
                                   2870 ; genIPush
      00ABAF 7B 08            [ 1] 2871 	ld	a, (0x08, sp)
      00ABB1 88               [ 1] 2872 	push	a
                           000913  2873 	Sstm8s_tim1$TIM1_PWMIConfig$569 ==.
                                   2874 ; genCall
      00ABB2 CD B9 04         [ 4] 2875 	call	_TIM1_SetIC1Prescaler
      00ABB5 84               [ 1] 2876 	pop	a
                           000917  2877 	Sstm8s_tim1$TIM1_PWMIConfig$570 ==.
                           000917  2878 	Sstm8s_tim1$TIM1_PWMIConfig$571 ==.
                                   2879 ;	../SPL/src/stm8s_tim1.c: 533: TI2_Config(icpolarity, icselection, TIM1_ICFilter);
                                   2880 ; genIPush
      00ABB6 7B 09            [ 1] 2881 	ld	a, (0x09, sp)
      00ABB8 88               [ 1] 2882 	push	a
                           00091A  2883 	Sstm8s_tim1$TIM1_PWMIConfig$572 ==.
                                   2884 ; genIPush
      00ABB9 7B 03            [ 1] 2885 	ld	a, (0x03, sp)
      00ABBB 88               [ 1] 2886 	push	a
                           00091D  2887 	Sstm8s_tim1$TIM1_PWMIConfig$573 ==.
                                   2888 ; genIPush
      00ABBC 7B 03            [ 1] 2889 	ld	a, (0x03, sp)
      00ABBE 88               [ 1] 2890 	push	a
                           000920  2891 	Sstm8s_tim1$TIM1_PWMIConfig$574 ==.
                                   2892 ; genCall
      00ABBF CD BC 30         [ 4] 2893 	call	_TI2_Config
      00ABC2 5B 03            [ 2] 2894 	addw	sp, #3
                           000925  2895 	Sstm8s_tim1$TIM1_PWMIConfig$575 ==.
                           000925  2896 	Sstm8s_tim1$TIM1_PWMIConfig$576 ==.
                                   2897 ;	../SPL/src/stm8s_tim1.c: 536: TIM1_SetIC2Prescaler(TIM1_ICPrescaler);
                                   2898 ; genIPush
      00ABC4 7B 08            [ 1] 2899 	ld	a, (0x08, sp)
      00ABC6 88               [ 1] 2900 	push	a
                           000928  2901 	Sstm8s_tim1$TIM1_PWMIConfig$577 ==.
                                   2902 ; genCall
      00ABC7 CD B9 40         [ 4] 2903 	call	_TIM1_SetIC2Prescaler
      00ABCA 84               [ 1] 2904 	pop	a
                           00092C  2905 	Sstm8s_tim1$TIM1_PWMIConfig$578 ==.
                           00092C  2906 	Sstm8s_tim1$TIM1_PWMIConfig$579 ==.
                                   2907 ; genGoto
      00ABCB CC AB F8         [ 2] 2908 	jp	00110$
                                   2909 ; genLabel
      00ABCE                       2910 00108$:
                           00092F  2911 	Sstm8s_tim1$TIM1_PWMIConfig$580 ==.
                           00092F  2912 	Sstm8s_tim1$TIM1_PWMIConfig$581 ==.
                                   2913 ;	../SPL/src/stm8s_tim1.c: 541: TI2_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSelection,
                                   2914 ; genIPush
      00ABCE 7B 09            [ 1] 2915 	ld	a, (0x09, sp)
      00ABD0 88               [ 1] 2916 	push	a
                           000932  2917 	Sstm8s_tim1$TIM1_PWMIConfig$582 ==.
                                   2918 ; genIPush
      00ABD1 7B 08            [ 1] 2919 	ld	a, (0x08, sp)
      00ABD3 88               [ 1] 2920 	push	a
                           000935  2921 	Sstm8s_tim1$TIM1_PWMIConfig$583 ==.
                                   2922 ; genIPush
      00ABD4 7B 08            [ 1] 2923 	ld	a, (0x08, sp)
      00ABD6 88               [ 1] 2924 	push	a
                           000938  2925 	Sstm8s_tim1$TIM1_PWMIConfig$584 ==.
                                   2926 ; genCall
      00ABD7 CD BC 30         [ 4] 2927 	call	_TI2_Config
      00ABDA 5B 03            [ 2] 2928 	addw	sp, #3
                           00093D  2929 	Sstm8s_tim1$TIM1_PWMIConfig$585 ==.
                           00093D  2930 	Sstm8s_tim1$TIM1_PWMIConfig$586 ==.
                                   2931 ;	../SPL/src/stm8s_tim1.c: 545: TIM1_SetIC2Prescaler(TIM1_ICPrescaler);
                                   2932 ; genIPush
      00ABDC 7B 08            [ 1] 2933 	ld	a, (0x08, sp)
      00ABDE 88               [ 1] 2934 	push	a
                           000940  2935 	Sstm8s_tim1$TIM1_PWMIConfig$587 ==.
                                   2936 ; genCall
      00ABDF CD B9 40         [ 4] 2937 	call	_TIM1_SetIC2Prescaler
      00ABE2 84               [ 1] 2938 	pop	a
                           000944  2939 	Sstm8s_tim1$TIM1_PWMIConfig$588 ==.
                           000944  2940 	Sstm8s_tim1$TIM1_PWMIConfig$589 ==.
                                   2941 ;	../SPL/src/stm8s_tim1.c: 548: TI1_Config(icpolarity, icselection, TIM1_ICFilter);
                                   2942 ; genIPush
      00ABE3 7B 09            [ 1] 2943 	ld	a, (0x09, sp)
      00ABE5 88               [ 1] 2944 	push	a
                           000947  2945 	Sstm8s_tim1$TIM1_PWMIConfig$590 ==.
                                   2946 ; genIPush
      00ABE6 7B 03            [ 1] 2947 	ld	a, (0x03, sp)
      00ABE8 88               [ 1] 2948 	push	a
                           00094A  2949 	Sstm8s_tim1$TIM1_PWMIConfig$591 ==.
                                   2950 ; genIPush
      00ABE9 7B 03            [ 1] 2951 	ld	a, (0x03, sp)
      00ABEB 88               [ 1] 2952 	push	a
                           00094D  2953 	Sstm8s_tim1$TIM1_PWMIConfig$592 ==.
                                   2954 ; genCall
      00ABEC CD BB F3         [ 4] 2955 	call	_TI1_Config
      00ABEF 5B 03            [ 2] 2956 	addw	sp, #3
                           000952  2957 	Sstm8s_tim1$TIM1_PWMIConfig$593 ==.
                           000952  2958 	Sstm8s_tim1$TIM1_PWMIConfig$594 ==.
                                   2959 ;	../SPL/src/stm8s_tim1.c: 551: TIM1_SetIC1Prescaler(TIM1_ICPrescaler);
                                   2960 ; genIPush
      00ABF1 7B 08            [ 1] 2961 	ld	a, (0x08, sp)
      00ABF3 88               [ 1] 2962 	push	a
                           000955  2963 	Sstm8s_tim1$TIM1_PWMIConfig$595 ==.
                                   2964 ; genCall
      00ABF4 CD B9 04         [ 4] 2965 	call	_TIM1_SetIC1Prescaler
      00ABF7 84               [ 1] 2966 	pop	a
                           000959  2967 	Sstm8s_tim1$TIM1_PWMIConfig$596 ==.
                           000959  2968 	Sstm8s_tim1$TIM1_PWMIConfig$597 ==.
                                   2969 ; genLabel
      00ABF8                       2970 00110$:
                           000959  2971 	Sstm8s_tim1$TIM1_PWMIConfig$598 ==.
                                   2972 ;	../SPL/src/stm8s_tim1.c: 553: }
                                   2973 ; genEndFunction
      00ABF8 85               [ 2] 2974 	popw	x
                           00095A  2975 	Sstm8s_tim1$TIM1_PWMIConfig$599 ==.
                           00095A  2976 	Sstm8s_tim1$TIM1_PWMIConfig$600 ==.
                           00095A  2977 	XG$TIM1_PWMIConfig$0$0 ==.
      00ABF9 81               [ 4] 2978 	ret
                           00095B  2979 	Sstm8s_tim1$TIM1_PWMIConfig$601 ==.
                           00095B  2980 	Sstm8s_tim1$TIM1_Cmd$602 ==.
                                   2981 ;	../SPL/src/stm8s_tim1.c: 561: void TIM1_Cmd(FunctionalState NewState)
                                   2982 ; genLabel
                                   2983 ;	-----------------------------------------
                                   2984 ;	 function TIM1_Cmd
                                   2985 ;	-----------------------------------------
                                   2986 ;	Register assignment is optimal.
                                   2987 ;	Stack space usage: 0 bytes.
      00ABFA                       2988 _TIM1_Cmd:
                           00095B  2989 	Sstm8s_tim1$TIM1_Cmd$603 ==.
                           00095B  2990 	Sstm8s_tim1$TIM1_Cmd$604 ==.
                                   2991 ;	../SPL/src/stm8s_tim1.c: 564: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   2992 ; genIfx
      00ABFA 0D 03            [ 1] 2993 	tnz	(0x03, sp)
      00ABFC 26 03            [ 1] 2994 	jrne	00126$
      00ABFE CC AC 18         [ 2] 2995 	jp	00107$
      00AC01                       2996 00126$:
                                   2997 ; genCmpEQorNE
      00AC01 7B 03            [ 1] 2998 	ld	a, (0x03, sp)
      00AC03 4A               [ 1] 2999 	dec	a
      00AC04 26 03            [ 1] 3000 	jrne	00128$
      00AC06 CC AC 18         [ 2] 3001 	jp	00107$
      00AC09                       3002 00128$:
                           00096A  3003 	Sstm8s_tim1$TIM1_Cmd$605 ==.
                                   3004 ; skipping generated iCode
                                   3005 ; skipping iCode since result will be rematerialized
                                   3006 ; skipping iCode since result will be rematerialized
                                   3007 ; genIPush
      00AC09 4B 34            [ 1] 3008 	push	#0x34
                           00096C  3009 	Sstm8s_tim1$TIM1_Cmd$606 ==.
      00AC0B 4B 02            [ 1] 3010 	push	#0x02
                           00096E  3011 	Sstm8s_tim1$TIM1_Cmd$607 ==.
      00AC0D 5F               [ 1] 3012 	clrw	x
      00AC0E 89               [ 2] 3013 	pushw	x
                           000970  3014 	Sstm8s_tim1$TIM1_Cmd$608 ==.
                                   3015 ; genIPush
      00AC0F 4B 0E            [ 1] 3016 	push	#<(___str_0+0)
                           000972  3017 	Sstm8s_tim1$TIM1_Cmd$609 ==.
      00AC11 4B 81            [ 1] 3018 	push	#((___str_0+0) >> 8)
                           000974  3019 	Sstm8s_tim1$TIM1_Cmd$610 ==.
                                   3020 ; genCall
      00AC13 CD 84 23         [ 4] 3021 	call	_assert_failed
      00AC16 5B 06            [ 2] 3022 	addw	sp, #6
                           000979  3023 	Sstm8s_tim1$TIM1_Cmd$611 ==.
                                   3024 ; genLabel
      00AC18                       3025 00107$:
                           000979  3026 	Sstm8s_tim1$TIM1_Cmd$612 ==.
                                   3027 ;	../SPL/src/stm8s_tim1.c: 569: TIM1->CR1 |= TIM1_CR1_CEN;
                                   3028 ; genPointerGet
      00AC18 C6 52 50         [ 1] 3029 	ld	a, 0x5250
                           00097C  3030 	Sstm8s_tim1$TIM1_Cmd$613 ==.
                                   3031 ;	../SPL/src/stm8s_tim1.c: 567: if (NewState != DISABLE)
                                   3032 ; genIfx
      00AC1B 0D 03            [ 1] 3033 	tnz	(0x03, sp)
      00AC1D 26 03            [ 1] 3034 	jrne	00130$
      00AC1F CC AC 2A         [ 2] 3035 	jp	00102$
      00AC22                       3036 00130$:
                           000983  3037 	Sstm8s_tim1$TIM1_Cmd$614 ==.
                           000983  3038 	Sstm8s_tim1$TIM1_Cmd$615 ==.
                                   3039 ;	../SPL/src/stm8s_tim1.c: 569: TIM1->CR1 |= TIM1_CR1_CEN;
                                   3040 ; genOr
      00AC22 AA 01            [ 1] 3041 	or	a, #0x01
                                   3042 ; genPointerSet
      00AC24 C7 52 50         [ 1] 3043 	ld	0x5250, a
                           000988  3044 	Sstm8s_tim1$TIM1_Cmd$616 ==.
                                   3045 ; genGoto
      00AC27 CC AC 2F         [ 2] 3046 	jp	00104$
                                   3047 ; genLabel
      00AC2A                       3048 00102$:
                           00098B  3049 	Sstm8s_tim1$TIM1_Cmd$617 ==.
                           00098B  3050 	Sstm8s_tim1$TIM1_Cmd$618 ==.
                                   3051 ;	../SPL/src/stm8s_tim1.c: 573: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_CEN);
                                   3052 ; genAnd
      00AC2A A4 FE            [ 1] 3053 	and	a, #0xfe
                                   3054 ; genPointerSet
      00AC2C C7 52 50         [ 1] 3055 	ld	0x5250, a
                           000990  3056 	Sstm8s_tim1$TIM1_Cmd$619 ==.
                                   3057 ; genLabel
      00AC2F                       3058 00104$:
                           000990  3059 	Sstm8s_tim1$TIM1_Cmd$620 ==.
                                   3060 ;	../SPL/src/stm8s_tim1.c: 575: }
                                   3061 ; genEndFunction
                           000990  3062 	Sstm8s_tim1$TIM1_Cmd$621 ==.
                           000990  3063 	XG$TIM1_Cmd$0$0 ==.
      00AC2F 81               [ 4] 3064 	ret
                           000991  3065 	Sstm8s_tim1$TIM1_Cmd$622 ==.
                           000991  3066 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$623 ==.
                                   3067 ;	../SPL/src/stm8s_tim1.c: 583: void TIM1_CtrlPWMOutputs(FunctionalState NewState)
                                   3068 ; genLabel
                                   3069 ;	-----------------------------------------
                                   3070 ;	 function TIM1_CtrlPWMOutputs
                                   3071 ;	-----------------------------------------
                                   3072 ;	Register assignment is optimal.
                                   3073 ;	Stack space usage: 0 bytes.
      00AC30                       3074 _TIM1_CtrlPWMOutputs:
                           000991  3075 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$624 ==.
                           000991  3076 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$625 ==.
                                   3077 ;	../SPL/src/stm8s_tim1.c: 586: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   3078 ; genIfx
      00AC30 0D 03            [ 1] 3079 	tnz	(0x03, sp)
      00AC32 26 03            [ 1] 3080 	jrne	00126$
      00AC34 CC AC 4E         [ 2] 3081 	jp	00107$
      00AC37                       3082 00126$:
                                   3083 ; genCmpEQorNE
      00AC37 7B 03            [ 1] 3084 	ld	a, (0x03, sp)
      00AC39 4A               [ 1] 3085 	dec	a
      00AC3A 26 03            [ 1] 3086 	jrne	00128$
      00AC3C CC AC 4E         [ 2] 3087 	jp	00107$
      00AC3F                       3088 00128$:
                           0009A0  3089 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$626 ==.
                                   3090 ; skipping generated iCode
                                   3091 ; skipping iCode since result will be rematerialized
                                   3092 ; skipping iCode since result will be rematerialized
                                   3093 ; genIPush
      00AC3F 4B 4A            [ 1] 3094 	push	#0x4a
                           0009A2  3095 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$627 ==.
      00AC41 4B 02            [ 1] 3096 	push	#0x02
                           0009A4  3097 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$628 ==.
      00AC43 5F               [ 1] 3098 	clrw	x
      00AC44 89               [ 2] 3099 	pushw	x
                           0009A6  3100 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$629 ==.
                                   3101 ; genIPush
      00AC45 4B 0E            [ 1] 3102 	push	#<(___str_0+0)
                           0009A8  3103 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$630 ==.
      00AC47 4B 81            [ 1] 3104 	push	#((___str_0+0) >> 8)
                           0009AA  3105 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$631 ==.
                                   3106 ; genCall
      00AC49 CD 84 23         [ 4] 3107 	call	_assert_failed
      00AC4C 5B 06            [ 2] 3108 	addw	sp, #6
                           0009AF  3109 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$632 ==.
                                   3110 ; genLabel
      00AC4E                       3111 00107$:
                           0009AF  3112 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$633 ==.
                                   3113 ;	../SPL/src/stm8s_tim1.c: 592: TIM1->BKR |= TIM1_BKR_MOE;
                                   3114 ; genPointerGet
      00AC4E C6 52 6D         [ 1] 3115 	ld	a, 0x526d
                           0009B2  3116 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$634 ==.
                                   3117 ;	../SPL/src/stm8s_tim1.c: 590: if (NewState != DISABLE)
                                   3118 ; genIfx
      00AC51 0D 03            [ 1] 3119 	tnz	(0x03, sp)
      00AC53 26 03            [ 1] 3120 	jrne	00130$
      00AC55 CC AC 60         [ 2] 3121 	jp	00102$
      00AC58                       3122 00130$:
                           0009B9  3123 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$635 ==.
                           0009B9  3124 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$636 ==.
                                   3125 ;	../SPL/src/stm8s_tim1.c: 592: TIM1->BKR |= TIM1_BKR_MOE;
                                   3126 ; genOr
      00AC58 AA 80            [ 1] 3127 	or	a, #0x80
                                   3128 ; genPointerSet
      00AC5A C7 52 6D         [ 1] 3129 	ld	0x526d, a
                           0009BE  3130 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$637 ==.
                                   3131 ; genGoto
      00AC5D CC AC 65         [ 2] 3132 	jp	00104$
                                   3133 ; genLabel
      00AC60                       3134 00102$:
                           0009C1  3135 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$638 ==.
                           0009C1  3136 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$639 ==.
                                   3137 ;	../SPL/src/stm8s_tim1.c: 596: TIM1->BKR &= (uint8_t)(~TIM1_BKR_MOE);
                                   3138 ; genAnd
      00AC60 A4 7F            [ 1] 3139 	and	a, #0x7f
                                   3140 ; genPointerSet
      00AC62 C7 52 6D         [ 1] 3141 	ld	0x526d, a
                           0009C6  3142 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$640 ==.
                                   3143 ; genLabel
      00AC65                       3144 00104$:
                           0009C6  3145 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$641 ==.
                                   3146 ;	../SPL/src/stm8s_tim1.c: 598: }
                                   3147 ; genEndFunction
                           0009C6  3148 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$642 ==.
                           0009C6  3149 	XG$TIM1_CtrlPWMOutputs$0$0 ==.
      00AC65 81               [ 4] 3150 	ret
                           0009C7  3151 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$643 ==.
                           0009C7  3152 	Sstm8s_tim1$TIM1_ITConfig$644 ==.
                                   3153 ;	../SPL/src/stm8s_tim1.c: 617: void TIM1_ITConfig(TIM1_IT_TypeDef  TIM1_IT, FunctionalState NewState)
                                   3154 ; genLabel
                                   3155 ;	-----------------------------------------
                                   3156 ;	 function TIM1_ITConfig
                                   3157 ;	-----------------------------------------
                                   3158 ;	Register assignment is optimal.
                                   3159 ;	Stack space usage: 1 bytes.
      00AC66                       3160 _TIM1_ITConfig:
                           0009C7  3161 	Sstm8s_tim1$TIM1_ITConfig$645 ==.
      00AC66 88               [ 1] 3162 	push	a
                           0009C8  3163 	Sstm8s_tim1$TIM1_ITConfig$646 ==.
                           0009C8  3164 	Sstm8s_tim1$TIM1_ITConfig$647 ==.
                                   3165 ;	../SPL/src/stm8s_tim1.c: 620: assert_param(IS_TIM1_IT_OK(TIM1_IT));
                                   3166 ; genIfx
      00AC67 0D 04            [ 1] 3167 	tnz	(0x04, sp)
      00AC69 27 03            [ 1] 3168 	jreq	00133$
      00AC6B CC AC 7D         [ 2] 3169 	jp	00107$
      00AC6E                       3170 00133$:
                                   3171 ; skipping iCode since result will be rematerialized
                                   3172 ; skipping iCode since result will be rematerialized
                                   3173 ; genIPush
      00AC6E 4B 6C            [ 1] 3174 	push	#0x6c
                           0009D1  3175 	Sstm8s_tim1$TIM1_ITConfig$648 ==.
      00AC70 4B 02            [ 1] 3176 	push	#0x02
                           0009D3  3177 	Sstm8s_tim1$TIM1_ITConfig$649 ==.
      00AC72 5F               [ 1] 3178 	clrw	x
      00AC73 89               [ 2] 3179 	pushw	x
                           0009D5  3180 	Sstm8s_tim1$TIM1_ITConfig$650 ==.
                                   3181 ; genIPush
      00AC74 4B 0E            [ 1] 3182 	push	#<(___str_0+0)
                           0009D7  3183 	Sstm8s_tim1$TIM1_ITConfig$651 ==.
      00AC76 4B 81            [ 1] 3184 	push	#((___str_0+0) >> 8)
                           0009D9  3185 	Sstm8s_tim1$TIM1_ITConfig$652 ==.
                                   3186 ; genCall
      00AC78 CD 84 23         [ 4] 3187 	call	_assert_failed
      00AC7B 5B 06            [ 2] 3188 	addw	sp, #6
                           0009DE  3189 	Sstm8s_tim1$TIM1_ITConfig$653 ==.
                                   3190 ; genLabel
      00AC7D                       3191 00107$:
                           0009DE  3192 	Sstm8s_tim1$TIM1_ITConfig$654 ==.
                                   3193 ;	../SPL/src/stm8s_tim1.c: 621: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   3194 ; genIfx
      00AC7D 0D 05            [ 1] 3195 	tnz	(0x05, sp)
      00AC7F 26 03            [ 1] 3196 	jrne	00134$
      00AC81 CC AC 9B         [ 2] 3197 	jp	00109$
      00AC84                       3198 00134$:
                                   3199 ; genCmpEQorNE
      00AC84 7B 05            [ 1] 3200 	ld	a, (0x05, sp)
      00AC86 4A               [ 1] 3201 	dec	a
      00AC87 26 03            [ 1] 3202 	jrne	00136$
      00AC89 CC AC 9B         [ 2] 3203 	jp	00109$
      00AC8C                       3204 00136$:
                           0009ED  3205 	Sstm8s_tim1$TIM1_ITConfig$655 ==.
                                   3206 ; skipping generated iCode
                                   3207 ; skipping iCode since result will be rematerialized
                                   3208 ; skipping iCode since result will be rematerialized
                                   3209 ; genIPush
      00AC8C 4B 6D            [ 1] 3210 	push	#0x6d
                           0009EF  3211 	Sstm8s_tim1$TIM1_ITConfig$656 ==.
      00AC8E 4B 02            [ 1] 3212 	push	#0x02
                           0009F1  3213 	Sstm8s_tim1$TIM1_ITConfig$657 ==.
      00AC90 5F               [ 1] 3214 	clrw	x
      00AC91 89               [ 2] 3215 	pushw	x
                           0009F3  3216 	Sstm8s_tim1$TIM1_ITConfig$658 ==.
                                   3217 ; genIPush
      00AC92 4B 0E            [ 1] 3218 	push	#<(___str_0+0)
                           0009F5  3219 	Sstm8s_tim1$TIM1_ITConfig$659 ==.
      00AC94 4B 81            [ 1] 3220 	push	#((___str_0+0) >> 8)
                           0009F7  3221 	Sstm8s_tim1$TIM1_ITConfig$660 ==.
                                   3222 ; genCall
      00AC96 CD 84 23         [ 4] 3223 	call	_assert_failed
      00AC99 5B 06            [ 2] 3224 	addw	sp, #6
                           0009FC  3225 	Sstm8s_tim1$TIM1_ITConfig$661 ==.
                                   3226 ; genLabel
      00AC9B                       3227 00109$:
                           0009FC  3228 	Sstm8s_tim1$TIM1_ITConfig$662 ==.
                                   3229 ;	../SPL/src/stm8s_tim1.c: 626: TIM1->IER |= (uint8_t)TIM1_IT;
                                   3230 ; genPointerGet
      00AC9B C6 52 54         [ 1] 3231 	ld	a, 0x5254
                           0009FF  3232 	Sstm8s_tim1$TIM1_ITConfig$663 ==.
                                   3233 ;	../SPL/src/stm8s_tim1.c: 623: if (NewState != DISABLE)
                                   3234 ; genIfx
      00AC9E 0D 05            [ 1] 3235 	tnz	(0x05, sp)
      00ACA0 26 03            [ 1] 3236 	jrne	00138$
      00ACA2 CC AC AD         [ 2] 3237 	jp	00102$
      00ACA5                       3238 00138$:
                           000A06  3239 	Sstm8s_tim1$TIM1_ITConfig$664 ==.
                           000A06  3240 	Sstm8s_tim1$TIM1_ITConfig$665 ==.
                                   3241 ;	../SPL/src/stm8s_tim1.c: 626: TIM1->IER |= (uint8_t)TIM1_IT;
                                   3242 ; genOr
      00ACA5 1A 04            [ 1] 3243 	or	a, (0x04, sp)
                                   3244 ; genPointerSet
      00ACA7 C7 52 54         [ 1] 3245 	ld	0x5254, a
                           000A0B  3246 	Sstm8s_tim1$TIM1_ITConfig$666 ==.
                                   3247 ; genGoto
      00ACAA CC AC B9         [ 2] 3248 	jp	00104$
                                   3249 ; genLabel
      00ACAD                       3250 00102$:
                           000A0E  3251 	Sstm8s_tim1$TIM1_ITConfig$667 ==.
                           000A0E  3252 	Sstm8s_tim1$TIM1_ITConfig$668 ==.
                                   3253 ;	../SPL/src/stm8s_tim1.c: 631: TIM1->IER &= (uint8_t)(~(uint8_t)TIM1_IT);
                                   3254 ; genCpl
      00ACAD 88               [ 1] 3255 	push	a
                           000A0F  3256 	Sstm8s_tim1$TIM1_ITConfig$669 ==.
      00ACAE 7B 05            [ 1] 3257 	ld	a, (0x05, sp)
      00ACB0 43               [ 1] 3258 	cpl	a
      00ACB1 6B 02            [ 1] 3259 	ld	(0x02, sp), a
      00ACB3 84               [ 1] 3260 	pop	a
                           000A15  3261 	Sstm8s_tim1$TIM1_ITConfig$670 ==.
                                   3262 ; genAnd
      00ACB4 14 01            [ 1] 3263 	and	a, (0x01, sp)
                                   3264 ; genPointerSet
      00ACB6 C7 52 54         [ 1] 3265 	ld	0x5254, a
                           000A1A  3266 	Sstm8s_tim1$TIM1_ITConfig$671 ==.
                                   3267 ; genLabel
      00ACB9                       3268 00104$:
                           000A1A  3269 	Sstm8s_tim1$TIM1_ITConfig$672 ==.
                                   3270 ;	../SPL/src/stm8s_tim1.c: 633: }
                                   3271 ; genEndFunction
      00ACB9 84               [ 1] 3272 	pop	a
                           000A1B  3273 	Sstm8s_tim1$TIM1_ITConfig$673 ==.
                           000A1B  3274 	Sstm8s_tim1$TIM1_ITConfig$674 ==.
                           000A1B  3275 	XG$TIM1_ITConfig$0$0 ==.
      00ACBA 81               [ 4] 3276 	ret
                           000A1C  3277 	Sstm8s_tim1$TIM1_ITConfig$675 ==.
                           000A1C  3278 	Sstm8s_tim1$TIM1_InternalClockConfig$676 ==.
                                   3279 ;	../SPL/src/stm8s_tim1.c: 640: void TIM1_InternalClockConfig(void)
                                   3280 ; genLabel
                                   3281 ;	-----------------------------------------
                                   3282 ;	 function TIM1_InternalClockConfig
                                   3283 ;	-----------------------------------------
                                   3284 ;	Register assignment is optimal.
                                   3285 ;	Stack space usage: 0 bytes.
      00ACBB                       3286 _TIM1_InternalClockConfig:
                           000A1C  3287 	Sstm8s_tim1$TIM1_InternalClockConfig$677 ==.
                           000A1C  3288 	Sstm8s_tim1$TIM1_InternalClockConfig$678 ==.
                                   3289 ;	../SPL/src/stm8s_tim1.c: 643: TIM1->SMCR &= (uint8_t)(~TIM1_SMCR_SMS);
                                   3290 ; genPointerGet
      00ACBB C6 52 52         [ 1] 3291 	ld	a, 0x5252
                                   3292 ; genAnd
      00ACBE A4 F8            [ 1] 3293 	and	a, #0xf8
                                   3294 ; genPointerSet
      00ACC0 C7 52 52         [ 1] 3295 	ld	0x5252, a
                                   3296 ; genLabel
      00ACC3                       3297 00101$:
                           000A24  3298 	Sstm8s_tim1$TIM1_InternalClockConfig$679 ==.
                                   3299 ;	../SPL/src/stm8s_tim1.c: 644: }
                                   3300 ; genEndFunction
                           000A24  3301 	Sstm8s_tim1$TIM1_InternalClockConfig$680 ==.
                           000A24  3302 	XG$TIM1_InternalClockConfig$0$0 ==.
      00ACC3 81               [ 4] 3303 	ret
                           000A25  3304 	Sstm8s_tim1$TIM1_InternalClockConfig$681 ==.
                           000A25  3305 	Sstm8s_tim1$TIM1_ETRClockMode1Config$682 ==.
                                   3306 ;	../SPL/src/stm8s_tim1.c: 662: void TIM1_ETRClockMode1Config(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler,
                                   3307 ; genLabel
                                   3308 ;	-----------------------------------------
                                   3309 ;	 function TIM1_ETRClockMode1Config
                                   3310 ;	-----------------------------------------
                                   3311 ;	Register assignment is optimal.
                                   3312 ;	Stack space usage: 0 bytes.
      00ACC4                       3313 _TIM1_ETRClockMode1Config:
                           000A25  3314 	Sstm8s_tim1$TIM1_ETRClockMode1Config$683 ==.
                           000A25  3315 	Sstm8s_tim1$TIM1_ETRClockMode1Config$684 ==.
                                   3316 ;	../SPL/src/stm8s_tim1.c: 667: assert_param(IS_TIM1_EXT_PRESCALER_OK(TIM1_ExtTRGPrescaler));
                                   3317 ; genIfx
      00ACC4 0D 03            [ 1] 3318 	tnz	(0x03, sp)
      00ACC6 26 03            [ 1] 3319 	jrne	00149$
      00ACC8 CC AC F5         [ 2] 3320 	jp	00104$
      00ACCB                       3321 00149$:
                                   3322 ; genCmpEQorNE
      00ACCB 7B 03            [ 1] 3323 	ld	a, (0x03, sp)
      00ACCD A1 10            [ 1] 3324 	cp	a, #0x10
      00ACCF 26 03            [ 1] 3325 	jrne	00151$
      00ACD1 CC AC F5         [ 2] 3326 	jp	00104$
      00ACD4                       3327 00151$:
                           000A35  3328 	Sstm8s_tim1$TIM1_ETRClockMode1Config$685 ==.
                                   3329 ; skipping generated iCode
                                   3330 ; genCmpEQorNE
      00ACD4 7B 03            [ 1] 3331 	ld	a, (0x03, sp)
      00ACD6 A1 20            [ 1] 3332 	cp	a, #0x20
      00ACD8 26 03            [ 1] 3333 	jrne	00154$
      00ACDA CC AC F5         [ 2] 3334 	jp	00104$
      00ACDD                       3335 00154$:
                           000A3E  3336 	Sstm8s_tim1$TIM1_ETRClockMode1Config$686 ==.
                                   3337 ; skipping generated iCode
                                   3338 ; genCmpEQorNE
      00ACDD 7B 03            [ 1] 3339 	ld	a, (0x03, sp)
      00ACDF A1 30            [ 1] 3340 	cp	a, #0x30
      00ACE1 26 03            [ 1] 3341 	jrne	00157$
      00ACE3 CC AC F5         [ 2] 3342 	jp	00104$
      00ACE6                       3343 00157$:
                           000A47  3344 	Sstm8s_tim1$TIM1_ETRClockMode1Config$687 ==.
                                   3345 ; skipping generated iCode
                                   3346 ; skipping iCode since result will be rematerialized
                                   3347 ; skipping iCode since result will be rematerialized
                                   3348 ; genIPush
      00ACE6 4B 9B            [ 1] 3349 	push	#0x9b
                           000A49  3350 	Sstm8s_tim1$TIM1_ETRClockMode1Config$688 ==.
      00ACE8 4B 02            [ 1] 3351 	push	#0x02
                           000A4B  3352 	Sstm8s_tim1$TIM1_ETRClockMode1Config$689 ==.
      00ACEA 5F               [ 1] 3353 	clrw	x
      00ACEB 89               [ 2] 3354 	pushw	x
                           000A4D  3355 	Sstm8s_tim1$TIM1_ETRClockMode1Config$690 ==.
                                   3356 ; genIPush
      00ACEC 4B 0E            [ 1] 3357 	push	#<(___str_0+0)
                           000A4F  3358 	Sstm8s_tim1$TIM1_ETRClockMode1Config$691 ==.
      00ACEE 4B 81            [ 1] 3359 	push	#((___str_0+0) >> 8)
                           000A51  3360 	Sstm8s_tim1$TIM1_ETRClockMode1Config$692 ==.
                                   3361 ; genCall
      00ACF0 CD 84 23         [ 4] 3362 	call	_assert_failed
      00ACF3 5B 06            [ 2] 3363 	addw	sp, #6
                           000A56  3364 	Sstm8s_tim1$TIM1_ETRClockMode1Config$693 ==.
                                   3365 ; genLabel
      00ACF5                       3366 00104$:
                           000A56  3367 	Sstm8s_tim1$TIM1_ETRClockMode1Config$694 ==.
                                   3368 ;	../SPL/src/stm8s_tim1.c: 668: assert_param(IS_TIM1_EXT_POLARITY_OK(TIM1_ExtTRGPolarity));
                                   3369 ; genCmpEQorNE
      00ACF5 7B 04            [ 1] 3370 	ld	a, (0x04, sp)
      00ACF7 A1 80            [ 1] 3371 	cp	a, #0x80
      00ACF9 26 03            [ 1] 3372 	jrne	00160$
      00ACFB CC AD 14         [ 2] 3373 	jp	00115$
      00ACFE                       3374 00160$:
                           000A5F  3375 	Sstm8s_tim1$TIM1_ETRClockMode1Config$695 ==.
                                   3376 ; skipping generated iCode
                                   3377 ; genIfx
      00ACFE 0D 04            [ 1] 3378 	tnz	(0x04, sp)
      00AD00 26 03            [ 1] 3379 	jrne	00162$
      00AD02 CC AD 14         [ 2] 3380 	jp	00115$
      00AD05                       3381 00162$:
                                   3382 ; skipping iCode since result will be rematerialized
                                   3383 ; skipping iCode since result will be rematerialized
                                   3384 ; genIPush
      00AD05 4B 9C            [ 1] 3385 	push	#0x9c
                           000A68  3386 	Sstm8s_tim1$TIM1_ETRClockMode1Config$696 ==.
      00AD07 4B 02            [ 1] 3387 	push	#0x02
                           000A6A  3388 	Sstm8s_tim1$TIM1_ETRClockMode1Config$697 ==.
      00AD09 5F               [ 1] 3389 	clrw	x
      00AD0A 89               [ 2] 3390 	pushw	x
                           000A6C  3391 	Sstm8s_tim1$TIM1_ETRClockMode1Config$698 ==.
                                   3392 ; genIPush
      00AD0B 4B 0E            [ 1] 3393 	push	#<(___str_0+0)
                           000A6E  3394 	Sstm8s_tim1$TIM1_ETRClockMode1Config$699 ==.
      00AD0D 4B 81            [ 1] 3395 	push	#((___str_0+0) >> 8)
                           000A70  3396 	Sstm8s_tim1$TIM1_ETRClockMode1Config$700 ==.
                                   3397 ; genCall
      00AD0F CD 84 23         [ 4] 3398 	call	_assert_failed
      00AD12 5B 06            [ 2] 3399 	addw	sp, #6
                           000A75  3400 	Sstm8s_tim1$TIM1_ETRClockMode1Config$701 ==.
                                   3401 ; genLabel
      00AD14                       3402 00115$:
                           000A75  3403 	Sstm8s_tim1$TIM1_ETRClockMode1Config$702 ==.
                                   3404 ;	../SPL/src/stm8s_tim1.c: 671: TIM1_ETRConfig(TIM1_ExtTRGPrescaler, TIM1_ExtTRGPolarity, ExtTRGFilter);
                                   3405 ; genIPush
      00AD14 7B 05            [ 1] 3406 	ld	a, (0x05, sp)
      00AD16 88               [ 1] 3407 	push	a
                           000A78  3408 	Sstm8s_tim1$TIM1_ETRClockMode1Config$703 ==.
                                   3409 ; genIPush
      00AD17 7B 05            [ 1] 3410 	ld	a, (0x05, sp)
      00AD19 88               [ 1] 3411 	push	a
                           000A7B  3412 	Sstm8s_tim1$TIM1_ETRClockMode1Config$704 ==.
                                   3413 ; genIPush
      00AD1A 7B 05            [ 1] 3414 	ld	a, (0x05, sp)
      00AD1C 88               [ 1] 3415 	push	a
                           000A7E  3416 	Sstm8s_tim1$TIM1_ETRClockMode1Config$705 ==.
                                   3417 ; genCall
      00AD1D CD AD 94         [ 4] 3418 	call	_TIM1_ETRConfig
      00AD20 5B 03            [ 2] 3419 	addw	sp, #3
                           000A83  3420 	Sstm8s_tim1$TIM1_ETRClockMode1Config$706 ==.
                           000A83  3421 	Sstm8s_tim1$TIM1_ETRClockMode1Config$707 ==.
                                   3422 ;	../SPL/src/stm8s_tim1.c: 674: TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(~(uint8_t)(TIM1_SMCR_SMS | TIM1_SMCR_TS )))
                                   3423 ; genPointerGet
      00AD22 C6 52 52         [ 1] 3424 	ld	a, 0x5252
                                   3425 ; genAnd
      00AD25 A4 88            [ 1] 3426 	and	a, #0x88
                                   3427 ; genOr
      00AD27 AA 77            [ 1] 3428 	or	a, #0x77
                                   3429 ; genPointerSet
      00AD29 C7 52 52         [ 1] 3430 	ld	0x5252, a
                                   3431 ; genLabel
      00AD2C                       3432 00101$:
                           000A8D  3433 	Sstm8s_tim1$TIM1_ETRClockMode1Config$708 ==.
                                   3434 ;	../SPL/src/stm8s_tim1.c: 676: }
                                   3435 ; genEndFunction
                           000A8D  3436 	Sstm8s_tim1$TIM1_ETRClockMode1Config$709 ==.
                           000A8D  3437 	XG$TIM1_ETRClockMode1Config$0$0 ==.
      00AD2C 81               [ 4] 3438 	ret
                           000A8E  3439 	Sstm8s_tim1$TIM1_ETRClockMode1Config$710 ==.
                           000A8E  3440 	Sstm8s_tim1$TIM1_ETRClockMode2Config$711 ==.
                                   3441 ;	../SPL/src/stm8s_tim1.c: 694: void TIM1_ETRClockMode2Config(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler,
                                   3442 ; genLabel
                                   3443 ;	-----------------------------------------
                                   3444 ;	 function TIM1_ETRClockMode2Config
                                   3445 ;	-----------------------------------------
                                   3446 ;	Register assignment is optimal.
                                   3447 ;	Stack space usage: 0 bytes.
      00AD2D                       3448 _TIM1_ETRClockMode2Config:
                           000A8E  3449 	Sstm8s_tim1$TIM1_ETRClockMode2Config$712 ==.
                           000A8E  3450 	Sstm8s_tim1$TIM1_ETRClockMode2Config$713 ==.
                                   3451 ;	../SPL/src/stm8s_tim1.c: 699: assert_param(IS_TIM1_EXT_PRESCALER_OK(TIM1_ExtTRGPrescaler));
                                   3452 ; genIfx
      00AD2D 0D 03            [ 1] 3453 	tnz	(0x03, sp)
      00AD2F 26 03            [ 1] 3454 	jrne	00149$
      00AD31 CC AD 5E         [ 2] 3455 	jp	00104$
      00AD34                       3456 00149$:
                                   3457 ; genCmpEQorNE
      00AD34 7B 03            [ 1] 3458 	ld	a, (0x03, sp)
      00AD36 A1 10            [ 1] 3459 	cp	a, #0x10
      00AD38 26 03            [ 1] 3460 	jrne	00151$
      00AD3A CC AD 5E         [ 2] 3461 	jp	00104$
      00AD3D                       3462 00151$:
                           000A9E  3463 	Sstm8s_tim1$TIM1_ETRClockMode2Config$714 ==.
                                   3464 ; skipping generated iCode
                                   3465 ; genCmpEQorNE
      00AD3D 7B 03            [ 1] 3466 	ld	a, (0x03, sp)
      00AD3F A1 20            [ 1] 3467 	cp	a, #0x20
      00AD41 26 03            [ 1] 3468 	jrne	00154$
      00AD43 CC AD 5E         [ 2] 3469 	jp	00104$
      00AD46                       3470 00154$:
                           000AA7  3471 	Sstm8s_tim1$TIM1_ETRClockMode2Config$715 ==.
                                   3472 ; skipping generated iCode
                                   3473 ; genCmpEQorNE
      00AD46 7B 03            [ 1] 3474 	ld	a, (0x03, sp)
      00AD48 A1 30            [ 1] 3475 	cp	a, #0x30
      00AD4A 26 03            [ 1] 3476 	jrne	00157$
      00AD4C CC AD 5E         [ 2] 3477 	jp	00104$
      00AD4F                       3478 00157$:
                           000AB0  3479 	Sstm8s_tim1$TIM1_ETRClockMode2Config$716 ==.
                                   3480 ; skipping generated iCode
                                   3481 ; skipping iCode since result will be rematerialized
                                   3482 ; skipping iCode since result will be rematerialized
                                   3483 ; genIPush
      00AD4F 4B BB            [ 1] 3484 	push	#0xbb
                           000AB2  3485 	Sstm8s_tim1$TIM1_ETRClockMode2Config$717 ==.
      00AD51 4B 02            [ 1] 3486 	push	#0x02
                           000AB4  3487 	Sstm8s_tim1$TIM1_ETRClockMode2Config$718 ==.
      00AD53 5F               [ 1] 3488 	clrw	x
      00AD54 89               [ 2] 3489 	pushw	x
                           000AB6  3490 	Sstm8s_tim1$TIM1_ETRClockMode2Config$719 ==.
                                   3491 ; genIPush
      00AD55 4B 0E            [ 1] 3492 	push	#<(___str_0+0)
                           000AB8  3493 	Sstm8s_tim1$TIM1_ETRClockMode2Config$720 ==.
      00AD57 4B 81            [ 1] 3494 	push	#((___str_0+0) >> 8)
                           000ABA  3495 	Sstm8s_tim1$TIM1_ETRClockMode2Config$721 ==.
                                   3496 ; genCall
      00AD59 CD 84 23         [ 4] 3497 	call	_assert_failed
      00AD5C 5B 06            [ 2] 3498 	addw	sp, #6
                           000ABF  3499 	Sstm8s_tim1$TIM1_ETRClockMode2Config$722 ==.
                                   3500 ; genLabel
      00AD5E                       3501 00104$:
                           000ABF  3502 	Sstm8s_tim1$TIM1_ETRClockMode2Config$723 ==.
                                   3503 ;	../SPL/src/stm8s_tim1.c: 700: assert_param(IS_TIM1_EXT_POLARITY_OK(TIM1_ExtTRGPolarity));
                                   3504 ; genCmpEQorNE
      00AD5E 7B 04            [ 1] 3505 	ld	a, (0x04, sp)
      00AD60 A1 80            [ 1] 3506 	cp	a, #0x80
      00AD62 26 03            [ 1] 3507 	jrne	00160$
      00AD64 CC AD 7D         [ 2] 3508 	jp	00115$
      00AD67                       3509 00160$:
                           000AC8  3510 	Sstm8s_tim1$TIM1_ETRClockMode2Config$724 ==.
                                   3511 ; skipping generated iCode
                                   3512 ; genIfx
      00AD67 0D 04            [ 1] 3513 	tnz	(0x04, sp)
      00AD69 26 03            [ 1] 3514 	jrne	00162$
      00AD6B CC AD 7D         [ 2] 3515 	jp	00115$
      00AD6E                       3516 00162$:
                                   3517 ; skipping iCode since result will be rematerialized
                                   3518 ; skipping iCode since result will be rematerialized
                                   3519 ; genIPush
      00AD6E 4B BC            [ 1] 3520 	push	#0xbc
                           000AD1  3521 	Sstm8s_tim1$TIM1_ETRClockMode2Config$725 ==.
      00AD70 4B 02            [ 1] 3522 	push	#0x02
                           000AD3  3523 	Sstm8s_tim1$TIM1_ETRClockMode2Config$726 ==.
      00AD72 5F               [ 1] 3524 	clrw	x
      00AD73 89               [ 2] 3525 	pushw	x
                           000AD5  3526 	Sstm8s_tim1$TIM1_ETRClockMode2Config$727 ==.
                                   3527 ; genIPush
      00AD74 4B 0E            [ 1] 3528 	push	#<(___str_0+0)
                           000AD7  3529 	Sstm8s_tim1$TIM1_ETRClockMode2Config$728 ==.
      00AD76 4B 81            [ 1] 3530 	push	#((___str_0+0) >> 8)
                           000AD9  3531 	Sstm8s_tim1$TIM1_ETRClockMode2Config$729 ==.
                                   3532 ; genCall
      00AD78 CD 84 23         [ 4] 3533 	call	_assert_failed
      00AD7B 5B 06            [ 2] 3534 	addw	sp, #6
                           000ADE  3535 	Sstm8s_tim1$TIM1_ETRClockMode2Config$730 ==.
                                   3536 ; genLabel
      00AD7D                       3537 00115$:
                           000ADE  3538 	Sstm8s_tim1$TIM1_ETRClockMode2Config$731 ==.
                                   3539 ;	../SPL/src/stm8s_tim1.c: 703: TIM1_ETRConfig(TIM1_ExtTRGPrescaler, TIM1_ExtTRGPolarity, ExtTRGFilter);
                                   3540 ; genIPush
      00AD7D 7B 05            [ 1] 3541 	ld	a, (0x05, sp)
      00AD7F 88               [ 1] 3542 	push	a
                           000AE1  3543 	Sstm8s_tim1$TIM1_ETRClockMode2Config$732 ==.
                                   3544 ; genIPush
      00AD80 7B 05            [ 1] 3545 	ld	a, (0x05, sp)
      00AD82 88               [ 1] 3546 	push	a
                           000AE4  3547 	Sstm8s_tim1$TIM1_ETRClockMode2Config$733 ==.
                                   3548 ; genIPush
      00AD83 7B 05            [ 1] 3549 	ld	a, (0x05, sp)
      00AD85 88               [ 1] 3550 	push	a
                           000AE7  3551 	Sstm8s_tim1$TIM1_ETRClockMode2Config$734 ==.
                                   3552 ; genCall
      00AD86 CD AD 94         [ 4] 3553 	call	_TIM1_ETRConfig
      00AD89 5B 03            [ 2] 3554 	addw	sp, #3
                           000AEC  3555 	Sstm8s_tim1$TIM1_ETRClockMode2Config$735 ==.
                           000AEC  3556 	Sstm8s_tim1$TIM1_ETRClockMode2Config$736 ==.
                                   3557 ;	../SPL/src/stm8s_tim1.c: 706: TIM1->ETR |= TIM1_ETR_ECE;
                                   3558 ; genPointerGet
      00AD8B C6 52 53         [ 1] 3559 	ld	a, 0x5253
                                   3560 ; genOr
      00AD8E AA 40            [ 1] 3561 	or	a, #0x40
                                   3562 ; genPointerSet
      00AD90 C7 52 53         [ 1] 3563 	ld	0x5253, a
                                   3564 ; genLabel
      00AD93                       3565 00101$:
                           000AF4  3566 	Sstm8s_tim1$TIM1_ETRClockMode2Config$737 ==.
                                   3567 ;	../SPL/src/stm8s_tim1.c: 707: }
                                   3568 ; genEndFunction
                           000AF4  3569 	Sstm8s_tim1$TIM1_ETRClockMode2Config$738 ==.
                           000AF4  3570 	XG$TIM1_ETRClockMode2Config$0$0 ==.
      00AD93 81               [ 4] 3571 	ret
                           000AF5  3572 	Sstm8s_tim1$TIM1_ETRClockMode2Config$739 ==.
                           000AF5  3573 	Sstm8s_tim1$TIM1_ETRConfig$740 ==.
                                   3574 ;	../SPL/src/stm8s_tim1.c: 725: void TIM1_ETRConfig(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler,
                                   3575 ; genLabel
                                   3576 ;	-----------------------------------------
                                   3577 ;	 function TIM1_ETRConfig
                                   3578 ;	-----------------------------------------
                                   3579 ;	Register assignment is optimal.
                                   3580 ;	Stack space usage: 1 bytes.
      00AD94                       3581 _TIM1_ETRConfig:
                           000AF5  3582 	Sstm8s_tim1$TIM1_ETRConfig$741 ==.
      00AD94 88               [ 1] 3583 	push	a
                           000AF6  3584 	Sstm8s_tim1$TIM1_ETRConfig$742 ==.
                           000AF6  3585 	Sstm8s_tim1$TIM1_ETRConfig$743 ==.
                                   3586 ;	../SPL/src/stm8s_tim1.c: 730: assert_param(IS_TIM1_EXT_TRG_FILTER_OK(ExtTRGFilter));
                                   3587 ; genCmp
                                   3588 ; genCmpTop
      00AD95 7B 06            [ 1] 3589 	ld	a, (0x06, sp)
      00AD97 A1 0F            [ 1] 3590 	cp	a, #0x0f
      00AD99 22 03            [ 1] 3591 	jrugt	00110$
      00AD9B CC AD AD         [ 2] 3592 	jp	00104$
      00AD9E                       3593 00110$:
                                   3594 ; skipping generated iCode
                                   3595 ; skipping iCode since result will be rematerialized
                                   3596 ; skipping iCode since result will be rematerialized
                                   3597 ; genIPush
      00AD9E 4B DA            [ 1] 3598 	push	#0xda
                           000B01  3599 	Sstm8s_tim1$TIM1_ETRConfig$744 ==.
      00ADA0 4B 02            [ 1] 3600 	push	#0x02
                           000B03  3601 	Sstm8s_tim1$TIM1_ETRConfig$745 ==.
      00ADA2 5F               [ 1] 3602 	clrw	x
      00ADA3 89               [ 2] 3603 	pushw	x
                           000B05  3604 	Sstm8s_tim1$TIM1_ETRConfig$746 ==.
                                   3605 ; genIPush
      00ADA4 4B 0E            [ 1] 3606 	push	#<(___str_0+0)
                           000B07  3607 	Sstm8s_tim1$TIM1_ETRConfig$747 ==.
      00ADA6 4B 81            [ 1] 3608 	push	#((___str_0+0) >> 8)
                           000B09  3609 	Sstm8s_tim1$TIM1_ETRConfig$748 ==.
                                   3610 ; genCall
      00ADA8 CD 84 23         [ 4] 3611 	call	_assert_failed
      00ADAB 5B 06            [ 2] 3612 	addw	sp, #6
                           000B0E  3613 	Sstm8s_tim1$TIM1_ETRConfig$749 ==.
                                   3614 ; genLabel
      00ADAD                       3615 00104$:
                           000B0E  3616 	Sstm8s_tim1$TIM1_ETRConfig$750 ==.
                                   3617 ;	../SPL/src/stm8s_tim1.c: 732: TIM1->ETR |= (uint8_t)((uint8_t)(TIM1_ExtTRGPrescaler | (uint8_t)TIM1_ExtTRGPolarity )|
                                   3618 ; genPointerGet
      00ADAD C6 52 53         [ 1] 3619 	ld	a, 0x5253
      00ADB0 6B 01            [ 1] 3620 	ld	(0x01, sp), a
                                   3621 ; genOr
      00ADB2 7B 04            [ 1] 3622 	ld	a, (0x04, sp)
      00ADB4 1A 05            [ 1] 3623 	or	a, (0x05, sp)
                           000B17  3624 	Sstm8s_tim1$TIM1_ETRConfig$751 ==.
                                   3625 ;	../SPL/src/stm8s_tim1.c: 733: (uint8_t)ExtTRGFilter );
                                   3626 ; genOr
      00ADB6 1A 06            [ 1] 3627 	or	a, (0x06, sp)
                                   3628 ; genOr
      00ADB8 1A 01            [ 1] 3629 	or	a, (0x01, sp)
                                   3630 ; genPointerSet
      00ADBA C7 52 53         [ 1] 3631 	ld	0x5253, a
                                   3632 ; genLabel
      00ADBD                       3633 00101$:
                           000B1E  3634 	Sstm8s_tim1$TIM1_ETRConfig$752 ==.
                                   3635 ;	../SPL/src/stm8s_tim1.c: 734: }
                                   3636 ; genEndFunction
      00ADBD 84               [ 1] 3637 	pop	a
                           000B1F  3638 	Sstm8s_tim1$TIM1_ETRConfig$753 ==.
                           000B1F  3639 	Sstm8s_tim1$TIM1_ETRConfig$754 ==.
                           000B1F  3640 	XG$TIM1_ETRConfig$0$0 ==.
      00ADBE 81               [ 4] 3641 	ret
                           000B20  3642 	Sstm8s_tim1$TIM1_ETRConfig$755 ==.
                           000B20  3643 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$756 ==.
                                   3644 ;	../SPL/src/stm8s_tim1.c: 751: void TIM1_TIxExternalClockConfig(TIM1_TIxExternalCLK1Source_TypeDef TIM1_TIxExternalCLKSource,
                                   3645 ; genLabel
                                   3646 ;	-----------------------------------------
                                   3647 ;	 function TIM1_TIxExternalClockConfig
                                   3648 ;	-----------------------------------------
                                   3649 ;	Register assignment might be sub-optimal.
                                   3650 ;	Stack space usage: 1 bytes.
      00ADBF                       3651 _TIM1_TIxExternalClockConfig:
                           000B20  3652 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$757 ==.
      00ADBF 88               [ 1] 3653 	push	a
                           000B21  3654 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$758 ==.
                           000B21  3655 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$759 ==.
                                   3656 ;	../SPL/src/stm8s_tim1.c: 756: assert_param(IS_TIM1_TIXCLK_SOURCE_OK(TIM1_TIxExternalCLKSource));
                                   3657 ; genCmpEQorNE
      00ADC0 7B 04            [ 1] 3658 	ld	a, (0x04, sp)
      00ADC2 A1 60            [ 1] 3659 	cp	a, #0x60
      00ADC4 26 07            [ 1] 3660 	jrne	00157$
      00ADC6 A6 01            [ 1] 3661 	ld	a, #0x01
      00ADC8 6B 01            [ 1] 3662 	ld	(0x01, sp), a
      00ADCA CC AD CF         [ 2] 3663 	jp	00158$
      00ADCD                       3664 00157$:
      00ADCD 0F 01            [ 1] 3665 	clr	(0x01, sp)
      00ADCF                       3666 00158$:
                           000B30  3667 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$760 ==.
                                   3668 ; genCmpEQorNE
      00ADCF 7B 04            [ 1] 3669 	ld	a, (0x04, sp)
      00ADD1 A1 40            [ 1] 3670 	cp	a, #0x40
      00ADD3 26 03            [ 1] 3671 	jrne	00160$
      00ADD5 CC AD F7         [ 2] 3672 	jp	00107$
      00ADD8                       3673 00160$:
                           000B39  3674 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$761 ==.
                                   3675 ; skipping generated iCode
                                   3676 ; genIfx
      00ADD8 0D 01            [ 1] 3677 	tnz	(0x01, sp)
      00ADDA 27 03            [ 1] 3678 	jreq	00162$
      00ADDC CC AD F7         [ 2] 3679 	jp	00107$
      00ADDF                       3680 00162$:
                                   3681 ; genCmpEQorNE
      00ADDF 7B 04            [ 1] 3682 	ld	a, (0x04, sp)
      00ADE1 A1 50            [ 1] 3683 	cp	a, #0x50
      00ADE3 26 03            [ 1] 3684 	jrne	00164$
      00ADE5 CC AD F7         [ 2] 3685 	jp	00107$
      00ADE8                       3686 00164$:
                           000B49  3687 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$762 ==.
                                   3688 ; skipping generated iCode
                                   3689 ; skipping iCode since result will be rematerialized
                                   3690 ; skipping iCode since result will be rematerialized
                                   3691 ; genIPush
      00ADE8 4B F4            [ 1] 3692 	push	#0xf4
                           000B4B  3693 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$763 ==.
      00ADEA 4B 02            [ 1] 3694 	push	#0x02
                           000B4D  3695 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$764 ==.
      00ADEC 5F               [ 1] 3696 	clrw	x
      00ADED 89               [ 2] 3697 	pushw	x
                           000B4F  3698 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$765 ==.
                                   3699 ; genIPush
      00ADEE 4B 0E            [ 1] 3700 	push	#<(___str_0+0)
                           000B51  3701 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$766 ==.
      00ADF0 4B 81            [ 1] 3702 	push	#((___str_0+0) >> 8)
                           000B53  3703 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$767 ==.
                                   3704 ; genCall
      00ADF2 CD 84 23         [ 4] 3705 	call	_assert_failed
      00ADF5 5B 06            [ 2] 3706 	addw	sp, #6
                           000B58  3707 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$768 ==.
                                   3708 ; genLabel
      00ADF7                       3709 00107$:
                           000B58  3710 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$769 ==.
                                   3711 ;	../SPL/src/stm8s_tim1.c: 757: assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_ICPolarity));
                                   3712 ; genIfx
      00ADF7 0D 05            [ 1] 3713 	tnz	(0x05, sp)
      00ADF9 26 03            [ 1] 3714 	jrne	00166$
      00ADFB CC AE 15         [ 2] 3715 	jp	00115$
      00ADFE                       3716 00166$:
                                   3717 ; genCmpEQorNE
      00ADFE 7B 05            [ 1] 3718 	ld	a, (0x05, sp)
      00AE00 4A               [ 1] 3719 	dec	a
      00AE01 26 03            [ 1] 3720 	jrne	00168$
      00AE03 CC AE 15         [ 2] 3721 	jp	00115$
      00AE06                       3722 00168$:
                           000B67  3723 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$770 ==.
                                   3724 ; skipping generated iCode
                                   3725 ; skipping iCode since result will be rematerialized
                                   3726 ; skipping iCode since result will be rematerialized
                                   3727 ; genIPush
      00AE06 4B F5            [ 1] 3728 	push	#0xf5
                           000B69  3729 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$771 ==.
      00AE08 4B 02            [ 1] 3730 	push	#0x02
                           000B6B  3731 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$772 ==.
      00AE0A 5F               [ 1] 3732 	clrw	x
      00AE0B 89               [ 2] 3733 	pushw	x
                           000B6D  3734 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$773 ==.
                                   3735 ; genIPush
      00AE0C 4B 0E            [ 1] 3736 	push	#<(___str_0+0)
                           000B6F  3737 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$774 ==.
      00AE0E 4B 81            [ 1] 3738 	push	#((___str_0+0) >> 8)
                           000B71  3739 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$775 ==.
                                   3740 ; genCall
      00AE10 CD 84 23         [ 4] 3741 	call	_assert_failed
      00AE13 5B 06            [ 2] 3742 	addw	sp, #6
                           000B76  3743 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$776 ==.
                                   3744 ; genLabel
      00AE15                       3745 00115$:
                           000B76  3746 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$777 ==.
                                   3747 ;	../SPL/src/stm8s_tim1.c: 758: assert_param(IS_TIM1_IC_FILTER_OK(ICFilter));
                                   3748 ; genCmp
                                   3749 ; genCmpTop
      00AE15 7B 06            [ 1] 3750 	ld	a, (0x06, sp)
      00AE17 A1 0F            [ 1] 3751 	cp	a, #0x0f
      00AE19 22 03            [ 1] 3752 	jrugt	00170$
      00AE1B CC AE 2D         [ 2] 3753 	jp	00120$
      00AE1E                       3754 00170$:
                                   3755 ; skipping generated iCode
                                   3756 ; skipping iCode since result will be rematerialized
                                   3757 ; skipping iCode since result will be rematerialized
                                   3758 ; genIPush
      00AE1E 4B F6            [ 1] 3759 	push	#0xf6
                           000B81  3760 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$778 ==.
      00AE20 4B 02            [ 1] 3761 	push	#0x02
                           000B83  3762 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$779 ==.
      00AE22 5F               [ 1] 3763 	clrw	x
      00AE23 89               [ 2] 3764 	pushw	x
                           000B85  3765 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$780 ==.
                                   3766 ; genIPush
      00AE24 4B 0E            [ 1] 3767 	push	#<(___str_0+0)
                           000B87  3768 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$781 ==.
      00AE26 4B 81            [ 1] 3769 	push	#((___str_0+0) >> 8)
                           000B89  3770 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$782 ==.
                                   3771 ; genCall
      00AE28 CD 84 23         [ 4] 3772 	call	_assert_failed
      00AE2B 5B 06            [ 2] 3773 	addw	sp, #6
                           000B8E  3774 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$783 ==.
                                   3775 ; genLabel
      00AE2D                       3776 00120$:
                           000B8E  3777 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$784 ==.
                                   3778 ;	../SPL/src/stm8s_tim1.c: 761: if (TIM1_TIxExternalCLKSource == TIM1_TIXEXTERNALCLK1SOURCE_TI2)
                                   3779 ; genAssign
      00AE2D 7B 01            [ 1] 3780 	ld	a, (0x01, sp)
                                   3781 ; genIfx
      00AE2F 4D               [ 1] 3782 	tnz	a
      00AE30 26 03            [ 1] 3783 	jrne	00171$
      00AE32 CC AE 45         [ 2] 3784 	jp	00102$
      00AE35                       3785 00171$:
                           000B96  3786 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$785 ==.
                           000B96  3787 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$786 ==.
                                   3788 ;	../SPL/src/stm8s_tim1.c: 763: TI2_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSELECTION_DIRECTTI, (uint8_t)ICFilter);
                                   3789 ; genIPush
      00AE35 7B 06            [ 1] 3790 	ld	a, (0x06, sp)
      00AE37 88               [ 1] 3791 	push	a
                           000B99  3792 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$787 ==.
                                   3793 ; genIPush
      00AE38 4B 01            [ 1] 3794 	push	#0x01
                           000B9B  3795 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$788 ==.
                                   3796 ; genIPush
      00AE3A 7B 07            [ 1] 3797 	ld	a, (0x07, sp)
      00AE3C 88               [ 1] 3798 	push	a
                           000B9E  3799 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$789 ==.
                                   3800 ; genCall
      00AE3D CD BC 30         [ 4] 3801 	call	_TI2_Config
      00AE40 5B 03            [ 2] 3802 	addw	sp, #3
                           000BA3  3803 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$790 ==.
                           000BA3  3804 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$791 ==.
                                   3805 ; genGoto
      00AE42 CC AE 52         [ 2] 3806 	jp	00103$
                                   3807 ; genLabel
      00AE45                       3808 00102$:
                           000BA6  3809 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$792 ==.
                           000BA6  3810 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$793 ==.
                                   3811 ;	../SPL/src/stm8s_tim1.c: 767: TI1_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSELECTION_DIRECTTI, (uint8_t)ICFilter);
                                   3812 ; genIPush
      00AE45 7B 06            [ 1] 3813 	ld	a, (0x06, sp)
      00AE47 88               [ 1] 3814 	push	a
                           000BA9  3815 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$794 ==.
                                   3816 ; genIPush
      00AE48 4B 01            [ 1] 3817 	push	#0x01
                           000BAB  3818 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$795 ==.
                                   3819 ; genIPush
      00AE4A 7B 07            [ 1] 3820 	ld	a, (0x07, sp)
      00AE4C 88               [ 1] 3821 	push	a
                           000BAE  3822 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$796 ==.
                                   3823 ; genCall
      00AE4D CD BB F3         [ 4] 3824 	call	_TI1_Config
      00AE50 5B 03            [ 2] 3825 	addw	sp, #3
                           000BB3  3826 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$797 ==.
                           000BB3  3827 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$798 ==.
                                   3828 ; genLabel
      00AE52                       3829 00103$:
                           000BB3  3830 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$799 ==.
                                   3831 ;	../SPL/src/stm8s_tim1.c: 771: TIM1_SelectInputTrigger((TIM1_TS_TypeDef)TIM1_TIxExternalCLKSource);
                                   3832 ; genIPush
      00AE52 7B 04            [ 1] 3833 	ld	a, (0x04, sp)
      00AE54 88               [ 1] 3834 	push	a
                           000BB6  3835 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$800 ==.
                                   3836 ; genCall
      00AE55 CD AE 63         [ 4] 3837 	call	_TIM1_SelectInputTrigger
      00AE58 84               [ 1] 3838 	pop	a
                           000BBA  3839 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$801 ==.
                           000BBA  3840 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$802 ==.
                                   3841 ;	../SPL/src/stm8s_tim1.c: 774: TIM1->SMCR |= (uint8_t)(TIM1_SLAVEMODE_EXTERNAL1);
                                   3842 ; genPointerGet
      00AE59 C6 52 52         [ 1] 3843 	ld	a, 0x5252
                                   3844 ; genOr
      00AE5C AA 07            [ 1] 3845 	or	a, #0x07
                                   3846 ; genPointerSet
      00AE5E C7 52 52         [ 1] 3847 	ld	0x5252, a
                                   3848 ; genLabel
      00AE61                       3849 00104$:
                           000BC2  3850 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$803 ==.
                                   3851 ;	../SPL/src/stm8s_tim1.c: 775: }
                                   3852 ; genEndFunction
      00AE61 84               [ 1] 3853 	pop	a
                           000BC3  3854 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$804 ==.
                           000BC3  3855 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$805 ==.
                           000BC3  3856 	XG$TIM1_TIxExternalClockConfig$0$0 ==.
      00AE62 81               [ 4] 3857 	ret
                           000BC4  3858 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$806 ==.
                           000BC4  3859 	Sstm8s_tim1$TIM1_SelectInputTrigger$807 ==.
                                   3860 ;	../SPL/src/stm8s_tim1.c: 787: void TIM1_SelectInputTrigger(TIM1_TS_TypeDef TIM1_InputTriggerSource)
                                   3861 ; genLabel
                                   3862 ;	-----------------------------------------
                                   3863 ;	 function TIM1_SelectInputTrigger
                                   3864 ;	-----------------------------------------
                                   3865 ;	Register assignment is optimal.
                                   3866 ;	Stack space usage: 0 bytes.
      00AE63                       3867 _TIM1_SelectInputTrigger:
                           000BC4  3868 	Sstm8s_tim1$TIM1_SelectInputTrigger$808 ==.
                           000BC4  3869 	Sstm8s_tim1$TIM1_SelectInputTrigger$809 ==.
                                   3870 ;	../SPL/src/stm8s_tim1.c: 790: assert_param(IS_TIM1_TRIGGER_SELECTION_OK(TIM1_InputTriggerSource));
                                   3871 ; genCmpEQorNE
      00AE63 7B 03            [ 1] 3872 	ld	a, (0x03, sp)
      00AE65 A1 40            [ 1] 3873 	cp	a, #0x40
      00AE67 26 03            [ 1] 3874 	jrne	00151$
      00AE69 CC AE A6         [ 2] 3875 	jp	00104$
      00AE6C                       3876 00151$:
                           000BCD  3877 	Sstm8s_tim1$TIM1_SelectInputTrigger$810 ==.
                                   3878 ; skipping generated iCode
                                   3879 ; genCmpEQorNE
      00AE6C 7B 03            [ 1] 3880 	ld	a, (0x03, sp)
      00AE6E A1 50            [ 1] 3881 	cp	a, #0x50
      00AE70 26 03            [ 1] 3882 	jrne	00154$
      00AE72 CC AE A6         [ 2] 3883 	jp	00104$
      00AE75                       3884 00154$:
                           000BD6  3885 	Sstm8s_tim1$TIM1_SelectInputTrigger$811 ==.
                                   3886 ; skipping generated iCode
                                   3887 ; genCmpEQorNE
      00AE75 7B 03            [ 1] 3888 	ld	a, (0x03, sp)
      00AE77 A1 60            [ 1] 3889 	cp	a, #0x60
      00AE79 26 03            [ 1] 3890 	jrne	00157$
      00AE7B CC AE A6         [ 2] 3891 	jp	00104$
      00AE7E                       3892 00157$:
                           000BDF  3893 	Sstm8s_tim1$TIM1_SelectInputTrigger$812 ==.
                                   3894 ; skipping generated iCode
                                   3895 ; genCmpEQorNE
      00AE7E 7B 03            [ 1] 3896 	ld	a, (0x03, sp)
      00AE80 A1 70            [ 1] 3897 	cp	a, #0x70
      00AE82 26 03            [ 1] 3898 	jrne	00160$
      00AE84 CC AE A6         [ 2] 3899 	jp	00104$
      00AE87                       3900 00160$:
                           000BE8  3901 	Sstm8s_tim1$TIM1_SelectInputTrigger$813 ==.
                                   3902 ; skipping generated iCode
                                   3903 ; genCmpEQorNE
      00AE87 7B 03            [ 1] 3904 	ld	a, (0x03, sp)
      00AE89 A1 30            [ 1] 3905 	cp	a, #0x30
      00AE8B 26 03            [ 1] 3906 	jrne	00163$
      00AE8D CC AE A6         [ 2] 3907 	jp	00104$
      00AE90                       3908 00163$:
                           000BF1  3909 	Sstm8s_tim1$TIM1_SelectInputTrigger$814 ==.
                                   3910 ; skipping generated iCode
                                   3911 ; genIfx
      00AE90 0D 03            [ 1] 3912 	tnz	(0x03, sp)
      00AE92 26 03            [ 1] 3913 	jrne	00165$
      00AE94 CC AE A6         [ 2] 3914 	jp	00104$
      00AE97                       3915 00165$:
                                   3916 ; skipping iCode since result will be rematerialized
                                   3917 ; skipping iCode since result will be rematerialized
                                   3918 ; genIPush
      00AE97 4B 16            [ 1] 3919 	push	#0x16
                           000BFA  3920 	Sstm8s_tim1$TIM1_SelectInputTrigger$815 ==.
      00AE99 4B 03            [ 1] 3921 	push	#0x03
                           000BFC  3922 	Sstm8s_tim1$TIM1_SelectInputTrigger$816 ==.
      00AE9B 5F               [ 1] 3923 	clrw	x
      00AE9C 89               [ 2] 3924 	pushw	x
                           000BFE  3925 	Sstm8s_tim1$TIM1_SelectInputTrigger$817 ==.
                                   3926 ; genIPush
      00AE9D 4B 0E            [ 1] 3927 	push	#<(___str_0+0)
                           000C00  3928 	Sstm8s_tim1$TIM1_SelectInputTrigger$818 ==.
      00AE9F 4B 81            [ 1] 3929 	push	#((___str_0+0) >> 8)
                           000C02  3930 	Sstm8s_tim1$TIM1_SelectInputTrigger$819 ==.
                                   3931 ; genCall
      00AEA1 CD 84 23         [ 4] 3932 	call	_assert_failed
      00AEA4 5B 06            [ 2] 3933 	addw	sp, #6
                           000C07  3934 	Sstm8s_tim1$TIM1_SelectInputTrigger$820 ==.
                                   3935 ; genLabel
      00AEA6                       3936 00104$:
                           000C07  3937 	Sstm8s_tim1$TIM1_SelectInputTrigger$821 ==.
                                   3938 ;	../SPL/src/stm8s_tim1.c: 793: TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(~TIM1_SMCR_TS)) | (uint8_t)TIM1_InputTriggerSource);
                                   3939 ; genPointerGet
      00AEA6 C6 52 52         [ 1] 3940 	ld	a, 0x5252
                                   3941 ; genAnd
      00AEA9 A4 8F            [ 1] 3942 	and	a, #0x8f
                                   3943 ; genOr
      00AEAB 1A 03            [ 1] 3944 	or	a, (0x03, sp)
                                   3945 ; genPointerSet
      00AEAD C7 52 52         [ 1] 3946 	ld	0x5252, a
                                   3947 ; genLabel
      00AEB0                       3948 00101$:
                           000C11  3949 	Sstm8s_tim1$TIM1_SelectInputTrigger$822 ==.
                                   3950 ;	../SPL/src/stm8s_tim1.c: 794: }
                                   3951 ; genEndFunction
                           000C11  3952 	Sstm8s_tim1$TIM1_SelectInputTrigger$823 ==.
                           000C11  3953 	XG$TIM1_SelectInputTrigger$0$0 ==.
      00AEB0 81               [ 4] 3954 	ret
                           000C12  3955 	Sstm8s_tim1$TIM1_SelectInputTrigger$824 ==.
                           000C12  3956 	Sstm8s_tim1$TIM1_UpdateDisableConfig$825 ==.
                                   3957 ;	../SPL/src/stm8s_tim1.c: 803: void TIM1_UpdateDisableConfig(FunctionalState NewState)
                                   3958 ; genLabel
                                   3959 ;	-----------------------------------------
                                   3960 ;	 function TIM1_UpdateDisableConfig
                                   3961 ;	-----------------------------------------
                                   3962 ;	Register assignment is optimal.
                                   3963 ;	Stack space usage: 0 bytes.
      00AEB1                       3964 _TIM1_UpdateDisableConfig:
                           000C12  3965 	Sstm8s_tim1$TIM1_UpdateDisableConfig$826 ==.
                           000C12  3966 	Sstm8s_tim1$TIM1_UpdateDisableConfig$827 ==.
                                   3967 ;	../SPL/src/stm8s_tim1.c: 806: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   3968 ; genIfx
      00AEB1 0D 03            [ 1] 3969 	tnz	(0x03, sp)
      00AEB3 26 03            [ 1] 3970 	jrne	00126$
      00AEB5 CC AE CF         [ 2] 3971 	jp	00107$
      00AEB8                       3972 00126$:
                                   3973 ; genCmpEQorNE
      00AEB8 7B 03            [ 1] 3974 	ld	a, (0x03, sp)
      00AEBA 4A               [ 1] 3975 	dec	a
      00AEBB 26 03            [ 1] 3976 	jrne	00128$
      00AEBD CC AE CF         [ 2] 3977 	jp	00107$
      00AEC0                       3978 00128$:
                           000C21  3979 	Sstm8s_tim1$TIM1_UpdateDisableConfig$828 ==.
                                   3980 ; skipping generated iCode
                                   3981 ; skipping iCode since result will be rematerialized
                                   3982 ; skipping iCode since result will be rematerialized
                                   3983 ; genIPush
      00AEC0 4B 26            [ 1] 3984 	push	#0x26
                           000C23  3985 	Sstm8s_tim1$TIM1_UpdateDisableConfig$829 ==.
      00AEC2 4B 03            [ 1] 3986 	push	#0x03
                           000C25  3987 	Sstm8s_tim1$TIM1_UpdateDisableConfig$830 ==.
      00AEC4 5F               [ 1] 3988 	clrw	x
      00AEC5 89               [ 2] 3989 	pushw	x
                           000C27  3990 	Sstm8s_tim1$TIM1_UpdateDisableConfig$831 ==.
                                   3991 ; genIPush
      00AEC6 4B 0E            [ 1] 3992 	push	#<(___str_0+0)
                           000C29  3993 	Sstm8s_tim1$TIM1_UpdateDisableConfig$832 ==.
      00AEC8 4B 81            [ 1] 3994 	push	#((___str_0+0) >> 8)
                           000C2B  3995 	Sstm8s_tim1$TIM1_UpdateDisableConfig$833 ==.
                                   3996 ; genCall
      00AECA CD 84 23         [ 4] 3997 	call	_assert_failed
      00AECD 5B 06            [ 2] 3998 	addw	sp, #6
                           000C30  3999 	Sstm8s_tim1$TIM1_UpdateDisableConfig$834 ==.
                                   4000 ; genLabel
      00AECF                       4001 00107$:
                           000C30  4002 	Sstm8s_tim1$TIM1_UpdateDisableConfig$835 ==.
                                   4003 ;	../SPL/src/stm8s_tim1.c: 811: TIM1->CR1 |= TIM1_CR1_UDIS;
                                   4004 ; genPointerGet
      00AECF C6 52 50         [ 1] 4005 	ld	a, 0x5250
                           000C33  4006 	Sstm8s_tim1$TIM1_UpdateDisableConfig$836 ==.
                                   4007 ;	../SPL/src/stm8s_tim1.c: 809: if (NewState != DISABLE)
                                   4008 ; genIfx
      00AED2 0D 03            [ 1] 4009 	tnz	(0x03, sp)
      00AED4 26 03            [ 1] 4010 	jrne	00130$
      00AED6 CC AE E1         [ 2] 4011 	jp	00102$
      00AED9                       4012 00130$:
                           000C3A  4013 	Sstm8s_tim1$TIM1_UpdateDisableConfig$837 ==.
                           000C3A  4014 	Sstm8s_tim1$TIM1_UpdateDisableConfig$838 ==.
                                   4015 ;	../SPL/src/stm8s_tim1.c: 811: TIM1->CR1 |= TIM1_CR1_UDIS;
                                   4016 ; genOr
      00AED9 AA 02            [ 1] 4017 	or	a, #0x02
                                   4018 ; genPointerSet
      00AEDB C7 52 50         [ 1] 4019 	ld	0x5250, a
                           000C3F  4020 	Sstm8s_tim1$TIM1_UpdateDisableConfig$839 ==.
                                   4021 ; genGoto
      00AEDE CC AE E6         [ 2] 4022 	jp	00104$
                                   4023 ; genLabel
      00AEE1                       4024 00102$:
                           000C42  4025 	Sstm8s_tim1$TIM1_UpdateDisableConfig$840 ==.
                           000C42  4026 	Sstm8s_tim1$TIM1_UpdateDisableConfig$841 ==.
                                   4027 ;	../SPL/src/stm8s_tim1.c: 815: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_UDIS);
                                   4028 ; genAnd
      00AEE1 A4 FD            [ 1] 4029 	and	a, #0xfd
                                   4030 ; genPointerSet
      00AEE3 C7 52 50         [ 1] 4031 	ld	0x5250, a
                           000C47  4032 	Sstm8s_tim1$TIM1_UpdateDisableConfig$842 ==.
                                   4033 ; genLabel
      00AEE6                       4034 00104$:
                           000C47  4035 	Sstm8s_tim1$TIM1_UpdateDisableConfig$843 ==.
                                   4036 ;	../SPL/src/stm8s_tim1.c: 817: }
                                   4037 ; genEndFunction
                           000C47  4038 	Sstm8s_tim1$TIM1_UpdateDisableConfig$844 ==.
                           000C47  4039 	XG$TIM1_UpdateDisableConfig$0$0 ==.
      00AEE6 81               [ 4] 4040 	ret
                           000C48  4041 	Sstm8s_tim1$TIM1_UpdateDisableConfig$845 ==.
                           000C48  4042 	Sstm8s_tim1$TIM1_UpdateRequestConfig$846 ==.
                                   4043 ;	../SPL/src/stm8s_tim1.c: 827: void TIM1_UpdateRequestConfig(TIM1_UpdateSource_TypeDef TIM1_UpdateSource)
                                   4044 ; genLabel
                                   4045 ;	-----------------------------------------
                                   4046 ;	 function TIM1_UpdateRequestConfig
                                   4047 ;	-----------------------------------------
                                   4048 ;	Register assignment is optimal.
                                   4049 ;	Stack space usage: 0 bytes.
      00AEE7                       4050 _TIM1_UpdateRequestConfig:
                           000C48  4051 	Sstm8s_tim1$TIM1_UpdateRequestConfig$847 ==.
                           000C48  4052 	Sstm8s_tim1$TIM1_UpdateRequestConfig$848 ==.
                                   4053 ;	../SPL/src/stm8s_tim1.c: 830: assert_param(IS_TIM1_UPDATE_SOURCE_OK(TIM1_UpdateSource));
                                   4054 ; genIfx
      00AEE7 0D 03            [ 1] 4055 	tnz	(0x03, sp)
      00AEE9 26 03            [ 1] 4056 	jrne	00126$
      00AEEB CC AF 05         [ 2] 4057 	jp	00107$
      00AEEE                       4058 00126$:
                                   4059 ; genCmpEQorNE
      00AEEE 7B 03            [ 1] 4060 	ld	a, (0x03, sp)
      00AEF0 4A               [ 1] 4061 	dec	a
      00AEF1 26 03            [ 1] 4062 	jrne	00128$
      00AEF3 CC AF 05         [ 2] 4063 	jp	00107$
      00AEF6                       4064 00128$:
                           000C57  4065 	Sstm8s_tim1$TIM1_UpdateRequestConfig$849 ==.
                                   4066 ; skipping generated iCode
                                   4067 ; skipping iCode since result will be rematerialized
                                   4068 ; skipping iCode since result will be rematerialized
                                   4069 ; genIPush
      00AEF6 4B 3E            [ 1] 4070 	push	#0x3e
                           000C59  4071 	Sstm8s_tim1$TIM1_UpdateRequestConfig$850 ==.
      00AEF8 4B 03            [ 1] 4072 	push	#0x03
                           000C5B  4073 	Sstm8s_tim1$TIM1_UpdateRequestConfig$851 ==.
      00AEFA 5F               [ 1] 4074 	clrw	x
      00AEFB 89               [ 2] 4075 	pushw	x
                           000C5D  4076 	Sstm8s_tim1$TIM1_UpdateRequestConfig$852 ==.
                                   4077 ; genIPush
      00AEFC 4B 0E            [ 1] 4078 	push	#<(___str_0+0)
                           000C5F  4079 	Sstm8s_tim1$TIM1_UpdateRequestConfig$853 ==.
      00AEFE 4B 81            [ 1] 4080 	push	#((___str_0+0) >> 8)
                           000C61  4081 	Sstm8s_tim1$TIM1_UpdateRequestConfig$854 ==.
                                   4082 ; genCall
      00AF00 CD 84 23         [ 4] 4083 	call	_assert_failed
      00AF03 5B 06            [ 2] 4084 	addw	sp, #6
                           000C66  4085 	Sstm8s_tim1$TIM1_UpdateRequestConfig$855 ==.
                                   4086 ; genLabel
      00AF05                       4087 00107$:
                           000C66  4088 	Sstm8s_tim1$TIM1_UpdateRequestConfig$856 ==.
                                   4089 ;	../SPL/src/stm8s_tim1.c: 835: TIM1->CR1 |= TIM1_CR1_URS;
                                   4090 ; genPointerGet
      00AF05 C6 52 50         [ 1] 4091 	ld	a, 0x5250
                           000C69  4092 	Sstm8s_tim1$TIM1_UpdateRequestConfig$857 ==.
                                   4093 ;	../SPL/src/stm8s_tim1.c: 833: if (TIM1_UpdateSource != TIM1_UPDATESOURCE_GLOBAL)
                                   4094 ; genIfx
      00AF08 0D 03            [ 1] 4095 	tnz	(0x03, sp)
      00AF0A 26 03            [ 1] 4096 	jrne	00130$
      00AF0C CC AF 17         [ 2] 4097 	jp	00102$
      00AF0F                       4098 00130$:
                           000C70  4099 	Sstm8s_tim1$TIM1_UpdateRequestConfig$858 ==.
                           000C70  4100 	Sstm8s_tim1$TIM1_UpdateRequestConfig$859 ==.
                                   4101 ;	../SPL/src/stm8s_tim1.c: 835: TIM1->CR1 |= TIM1_CR1_URS;
                                   4102 ; genOr
      00AF0F AA 04            [ 1] 4103 	or	a, #0x04
                                   4104 ; genPointerSet
      00AF11 C7 52 50         [ 1] 4105 	ld	0x5250, a
                           000C75  4106 	Sstm8s_tim1$TIM1_UpdateRequestConfig$860 ==.
                                   4107 ; genGoto
      00AF14 CC AF 1C         [ 2] 4108 	jp	00104$
                                   4109 ; genLabel
      00AF17                       4110 00102$:
                           000C78  4111 	Sstm8s_tim1$TIM1_UpdateRequestConfig$861 ==.
                           000C78  4112 	Sstm8s_tim1$TIM1_UpdateRequestConfig$862 ==.
                                   4113 ;	../SPL/src/stm8s_tim1.c: 839: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_URS);
                                   4114 ; genAnd
      00AF17 A4 FB            [ 1] 4115 	and	a, #0xfb
                                   4116 ; genPointerSet
      00AF19 C7 52 50         [ 1] 4117 	ld	0x5250, a
                           000C7D  4118 	Sstm8s_tim1$TIM1_UpdateRequestConfig$863 ==.
                                   4119 ; genLabel
      00AF1C                       4120 00104$:
                           000C7D  4121 	Sstm8s_tim1$TIM1_UpdateRequestConfig$864 ==.
                                   4122 ;	../SPL/src/stm8s_tim1.c: 841: }
                                   4123 ; genEndFunction
                           000C7D  4124 	Sstm8s_tim1$TIM1_UpdateRequestConfig$865 ==.
                           000C7D  4125 	XG$TIM1_UpdateRequestConfig$0$0 ==.
      00AF1C 81               [ 4] 4126 	ret
                           000C7E  4127 	Sstm8s_tim1$TIM1_UpdateRequestConfig$866 ==.
                           000C7E  4128 	Sstm8s_tim1$TIM1_SelectHallSensor$867 ==.
                                   4129 ;	../SPL/src/stm8s_tim1.c: 849: void TIM1_SelectHallSensor(FunctionalState NewState)
                                   4130 ; genLabel
                                   4131 ;	-----------------------------------------
                                   4132 ;	 function TIM1_SelectHallSensor
                                   4133 ;	-----------------------------------------
                                   4134 ;	Register assignment is optimal.
                                   4135 ;	Stack space usage: 0 bytes.
      00AF1D                       4136 _TIM1_SelectHallSensor:
                           000C7E  4137 	Sstm8s_tim1$TIM1_SelectHallSensor$868 ==.
                           000C7E  4138 	Sstm8s_tim1$TIM1_SelectHallSensor$869 ==.
                                   4139 ;	../SPL/src/stm8s_tim1.c: 852: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   4140 ; genIfx
      00AF1D 0D 03            [ 1] 4141 	tnz	(0x03, sp)
      00AF1F 26 03            [ 1] 4142 	jrne	00126$
      00AF21 CC AF 3B         [ 2] 4143 	jp	00107$
      00AF24                       4144 00126$:
                                   4145 ; genCmpEQorNE
      00AF24 7B 03            [ 1] 4146 	ld	a, (0x03, sp)
      00AF26 4A               [ 1] 4147 	dec	a
      00AF27 26 03            [ 1] 4148 	jrne	00128$
      00AF29 CC AF 3B         [ 2] 4149 	jp	00107$
      00AF2C                       4150 00128$:
                           000C8D  4151 	Sstm8s_tim1$TIM1_SelectHallSensor$870 ==.
                                   4152 ; skipping generated iCode
                                   4153 ; skipping iCode since result will be rematerialized
                                   4154 ; skipping iCode since result will be rematerialized
                                   4155 ; genIPush
      00AF2C 4B 54            [ 1] 4156 	push	#0x54
                           000C8F  4157 	Sstm8s_tim1$TIM1_SelectHallSensor$871 ==.
      00AF2E 4B 03            [ 1] 4158 	push	#0x03
                           000C91  4159 	Sstm8s_tim1$TIM1_SelectHallSensor$872 ==.
      00AF30 5F               [ 1] 4160 	clrw	x
      00AF31 89               [ 2] 4161 	pushw	x
                           000C93  4162 	Sstm8s_tim1$TIM1_SelectHallSensor$873 ==.
                                   4163 ; genIPush
      00AF32 4B 0E            [ 1] 4164 	push	#<(___str_0+0)
                           000C95  4165 	Sstm8s_tim1$TIM1_SelectHallSensor$874 ==.
      00AF34 4B 81            [ 1] 4166 	push	#((___str_0+0) >> 8)
                           000C97  4167 	Sstm8s_tim1$TIM1_SelectHallSensor$875 ==.
                                   4168 ; genCall
      00AF36 CD 84 23         [ 4] 4169 	call	_assert_failed
      00AF39 5B 06            [ 2] 4170 	addw	sp, #6
                           000C9C  4171 	Sstm8s_tim1$TIM1_SelectHallSensor$876 ==.
                                   4172 ; genLabel
      00AF3B                       4173 00107$:
                           000C9C  4174 	Sstm8s_tim1$TIM1_SelectHallSensor$877 ==.
                                   4175 ;	../SPL/src/stm8s_tim1.c: 857: TIM1->CR2 |= TIM1_CR2_TI1S;
                                   4176 ; genPointerGet
      00AF3B C6 52 51         [ 1] 4177 	ld	a, 0x5251
                           000C9F  4178 	Sstm8s_tim1$TIM1_SelectHallSensor$878 ==.
                                   4179 ;	../SPL/src/stm8s_tim1.c: 855: if (NewState != DISABLE)
                                   4180 ; genIfx
      00AF3E 0D 03            [ 1] 4181 	tnz	(0x03, sp)
      00AF40 26 03            [ 1] 4182 	jrne	00130$
      00AF42 CC AF 4D         [ 2] 4183 	jp	00102$
      00AF45                       4184 00130$:
                           000CA6  4185 	Sstm8s_tim1$TIM1_SelectHallSensor$879 ==.
                           000CA6  4186 	Sstm8s_tim1$TIM1_SelectHallSensor$880 ==.
                                   4187 ;	../SPL/src/stm8s_tim1.c: 857: TIM1->CR2 |= TIM1_CR2_TI1S;
                                   4188 ; genOr
      00AF45 AA 80            [ 1] 4189 	or	a, #0x80
                                   4190 ; genPointerSet
      00AF47 C7 52 51         [ 1] 4191 	ld	0x5251, a
                           000CAB  4192 	Sstm8s_tim1$TIM1_SelectHallSensor$881 ==.
                                   4193 ; genGoto
      00AF4A CC AF 52         [ 2] 4194 	jp	00104$
                                   4195 ; genLabel
      00AF4D                       4196 00102$:
                           000CAE  4197 	Sstm8s_tim1$TIM1_SelectHallSensor$882 ==.
                           000CAE  4198 	Sstm8s_tim1$TIM1_SelectHallSensor$883 ==.
                                   4199 ;	../SPL/src/stm8s_tim1.c: 861: TIM1->CR2 &= (uint8_t)(~TIM1_CR2_TI1S);
                                   4200 ; genAnd
      00AF4D A4 7F            [ 1] 4201 	and	a, #0x7f
                                   4202 ; genPointerSet
      00AF4F C7 52 51         [ 1] 4203 	ld	0x5251, a
                           000CB3  4204 	Sstm8s_tim1$TIM1_SelectHallSensor$884 ==.
                                   4205 ; genLabel
      00AF52                       4206 00104$:
                           000CB3  4207 	Sstm8s_tim1$TIM1_SelectHallSensor$885 ==.
                                   4208 ;	../SPL/src/stm8s_tim1.c: 863: }
                                   4209 ; genEndFunction
                           000CB3  4210 	Sstm8s_tim1$TIM1_SelectHallSensor$886 ==.
                           000CB3  4211 	XG$TIM1_SelectHallSensor$0$0 ==.
      00AF52 81               [ 4] 4212 	ret
                           000CB4  4213 	Sstm8s_tim1$TIM1_SelectHallSensor$887 ==.
                           000CB4  4214 	Sstm8s_tim1$TIM1_SelectOnePulseMode$888 ==.
                                   4215 ;	../SPL/src/stm8s_tim1.c: 873: void TIM1_SelectOnePulseMode(TIM1_OPMode_TypeDef TIM1_OPMode)
                                   4216 ; genLabel
                                   4217 ;	-----------------------------------------
                                   4218 ;	 function TIM1_SelectOnePulseMode
                                   4219 ;	-----------------------------------------
                                   4220 ;	Register assignment is optimal.
                                   4221 ;	Stack space usage: 0 bytes.
      00AF53                       4222 _TIM1_SelectOnePulseMode:
                           000CB4  4223 	Sstm8s_tim1$TIM1_SelectOnePulseMode$889 ==.
                           000CB4  4224 	Sstm8s_tim1$TIM1_SelectOnePulseMode$890 ==.
                                   4225 ;	../SPL/src/stm8s_tim1.c: 876: assert_param(IS_TIM1_OPM_MODE_OK(TIM1_OPMode));
                                   4226 ; genCmpEQorNE
      00AF53 7B 03            [ 1] 4227 	ld	a, (0x03, sp)
      00AF55 4A               [ 1] 4228 	dec	a
      00AF56 26 03            [ 1] 4229 	jrne	00127$
      00AF58 CC AF 71         [ 2] 4230 	jp	00107$
      00AF5B                       4231 00127$:
                           000CBC  4232 	Sstm8s_tim1$TIM1_SelectOnePulseMode$891 ==.
                                   4233 ; skipping generated iCode
                                   4234 ; genIfx
      00AF5B 0D 03            [ 1] 4235 	tnz	(0x03, sp)
      00AF5D 26 03            [ 1] 4236 	jrne	00129$
      00AF5F CC AF 71         [ 2] 4237 	jp	00107$
      00AF62                       4238 00129$:
                                   4239 ; skipping iCode since result will be rematerialized
                                   4240 ; skipping iCode since result will be rematerialized
                                   4241 ; genIPush
      00AF62 4B 6C            [ 1] 4242 	push	#0x6c
                           000CC5  4243 	Sstm8s_tim1$TIM1_SelectOnePulseMode$892 ==.
      00AF64 4B 03            [ 1] 4244 	push	#0x03
                           000CC7  4245 	Sstm8s_tim1$TIM1_SelectOnePulseMode$893 ==.
      00AF66 5F               [ 1] 4246 	clrw	x
      00AF67 89               [ 2] 4247 	pushw	x
                           000CC9  4248 	Sstm8s_tim1$TIM1_SelectOnePulseMode$894 ==.
                                   4249 ; genIPush
      00AF68 4B 0E            [ 1] 4250 	push	#<(___str_0+0)
                           000CCB  4251 	Sstm8s_tim1$TIM1_SelectOnePulseMode$895 ==.
      00AF6A 4B 81            [ 1] 4252 	push	#((___str_0+0) >> 8)
                           000CCD  4253 	Sstm8s_tim1$TIM1_SelectOnePulseMode$896 ==.
                                   4254 ; genCall
      00AF6C CD 84 23         [ 4] 4255 	call	_assert_failed
      00AF6F 5B 06            [ 2] 4256 	addw	sp, #6
                           000CD2  4257 	Sstm8s_tim1$TIM1_SelectOnePulseMode$897 ==.
                                   4258 ; genLabel
      00AF71                       4259 00107$:
                           000CD2  4260 	Sstm8s_tim1$TIM1_SelectOnePulseMode$898 ==.
                                   4261 ;	../SPL/src/stm8s_tim1.c: 881: TIM1->CR1 |= TIM1_CR1_OPM;
                                   4262 ; genPointerGet
      00AF71 C6 52 50         [ 1] 4263 	ld	a, 0x5250
                           000CD5  4264 	Sstm8s_tim1$TIM1_SelectOnePulseMode$899 ==.
                                   4265 ;	../SPL/src/stm8s_tim1.c: 879: if (TIM1_OPMode != TIM1_OPMODE_REPETITIVE)
                                   4266 ; genIfx
      00AF74 0D 03            [ 1] 4267 	tnz	(0x03, sp)
      00AF76 26 03            [ 1] 4268 	jrne	00130$
      00AF78 CC AF 83         [ 2] 4269 	jp	00102$
      00AF7B                       4270 00130$:
                           000CDC  4271 	Sstm8s_tim1$TIM1_SelectOnePulseMode$900 ==.
                           000CDC  4272 	Sstm8s_tim1$TIM1_SelectOnePulseMode$901 ==.
                                   4273 ;	../SPL/src/stm8s_tim1.c: 881: TIM1->CR1 |= TIM1_CR1_OPM;
                                   4274 ; genOr
      00AF7B AA 08            [ 1] 4275 	or	a, #0x08
                                   4276 ; genPointerSet
      00AF7D C7 52 50         [ 1] 4277 	ld	0x5250, a
                           000CE1  4278 	Sstm8s_tim1$TIM1_SelectOnePulseMode$902 ==.
                                   4279 ; genGoto
      00AF80 CC AF 88         [ 2] 4280 	jp	00104$
                                   4281 ; genLabel
      00AF83                       4282 00102$:
                           000CE4  4283 	Sstm8s_tim1$TIM1_SelectOnePulseMode$903 ==.
                           000CE4  4284 	Sstm8s_tim1$TIM1_SelectOnePulseMode$904 ==.
                                   4285 ;	../SPL/src/stm8s_tim1.c: 885: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_OPM);
                                   4286 ; genAnd
      00AF83 A4 F7            [ 1] 4287 	and	a, #0xf7
                                   4288 ; genPointerSet
      00AF85 C7 52 50         [ 1] 4289 	ld	0x5250, a
                           000CE9  4290 	Sstm8s_tim1$TIM1_SelectOnePulseMode$905 ==.
                                   4291 ; genLabel
      00AF88                       4292 00104$:
                           000CE9  4293 	Sstm8s_tim1$TIM1_SelectOnePulseMode$906 ==.
                                   4294 ;	../SPL/src/stm8s_tim1.c: 888: }
                                   4295 ; genEndFunction
                           000CE9  4296 	Sstm8s_tim1$TIM1_SelectOnePulseMode$907 ==.
                           000CE9  4297 	XG$TIM1_SelectOnePulseMode$0$0 ==.
      00AF88 81               [ 4] 4298 	ret
                           000CEA  4299 	Sstm8s_tim1$TIM1_SelectOnePulseMode$908 ==.
                           000CEA  4300 	Sstm8s_tim1$TIM1_SelectOutputTrigger$909 ==.
                                   4301 ;	../SPL/src/stm8s_tim1.c: 903: void TIM1_SelectOutputTrigger(TIM1_TRGOSource_TypeDef TIM1_TRGOSource)
                                   4302 ; genLabel
                                   4303 ;	-----------------------------------------
                                   4304 ;	 function TIM1_SelectOutputTrigger
                                   4305 ;	-----------------------------------------
                                   4306 ;	Register assignment is optimal.
                                   4307 ;	Stack space usage: 0 bytes.
      00AF89                       4308 _TIM1_SelectOutputTrigger:
                           000CEA  4309 	Sstm8s_tim1$TIM1_SelectOutputTrigger$910 ==.
                           000CEA  4310 	Sstm8s_tim1$TIM1_SelectOutputTrigger$911 ==.
                                   4311 ;	../SPL/src/stm8s_tim1.c: 906: assert_param(IS_TIM1_TRGO_SOURCE_OK(TIM1_TRGOSource));
                                   4312 ; genIfx
      00AF89 0D 03            [ 1] 4313 	tnz	(0x03, sp)
      00AF8B 26 03            [ 1] 4314 	jrne	00158$
      00AF8D CC AF D5         [ 2] 4315 	jp	00104$
      00AF90                       4316 00158$:
                                   4317 ; genCmpEQorNE
      00AF90 7B 03            [ 1] 4318 	ld	a, (0x03, sp)
      00AF92 A1 10            [ 1] 4319 	cp	a, #0x10
      00AF94 26 03            [ 1] 4320 	jrne	00160$
      00AF96 CC AF D5         [ 2] 4321 	jp	00104$
      00AF99                       4322 00160$:
                           000CFA  4323 	Sstm8s_tim1$TIM1_SelectOutputTrigger$912 ==.
                                   4324 ; skipping generated iCode
                                   4325 ; genCmpEQorNE
      00AF99 7B 03            [ 1] 4326 	ld	a, (0x03, sp)
      00AF9B A1 20            [ 1] 4327 	cp	a, #0x20
      00AF9D 26 03            [ 1] 4328 	jrne	00163$
      00AF9F CC AF D5         [ 2] 4329 	jp	00104$
      00AFA2                       4330 00163$:
                           000D03  4331 	Sstm8s_tim1$TIM1_SelectOutputTrigger$913 ==.
                                   4332 ; skipping generated iCode
                                   4333 ; genCmpEQorNE
      00AFA2 7B 03            [ 1] 4334 	ld	a, (0x03, sp)
      00AFA4 A1 30            [ 1] 4335 	cp	a, #0x30
      00AFA6 26 03            [ 1] 4336 	jrne	00166$
      00AFA8 CC AF D5         [ 2] 4337 	jp	00104$
      00AFAB                       4338 00166$:
                           000D0C  4339 	Sstm8s_tim1$TIM1_SelectOutputTrigger$914 ==.
                                   4340 ; skipping generated iCode
                                   4341 ; genCmpEQorNE
      00AFAB 7B 03            [ 1] 4342 	ld	a, (0x03, sp)
      00AFAD A1 40            [ 1] 4343 	cp	a, #0x40
      00AFAF 26 03            [ 1] 4344 	jrne	00169$
      00AFB1 CC AF D5         [ 2] 4345 	jp	00104$
      00AFB4                       4346 00169$:
                           000D15  4347 	Sstm8s_tim1$TIM1_SelectOutputTrigger$915 ==.
                                   4348 ; skipping generated iCode
                                   4349 ; genCmpEQorNE
      00AFB4 7B 03            [ 1] 4350 	ld	a, (0x03, sp)
      00AFB6 A1 50            [ 1] 4351 	cp	a, #0x50
      00AFB8 26 03            [ 1] 4352 	jrne	00172$
      00AFBA CC AF D5         [ 2] 4353 	jp	00104$
      00AFBD                       4354 00172$:
                           000D1E  4355 	Sstm8s_tim1$TIM1_SelectOutputTrigger$916 ==.
                                   4356 ; skipping generated iCode
                                   4357 ; genCmpEQorNE
      00AFBD 7B 03            [ 1] 4358 	ld	a, (0x03, sp)
      00AFBF A1 60            [ 1] 4359 	cp	a, #0x60
      00AFC1 26 03            [ 1] 4360 	jrne	00175$
      00AFC3 CC AF D5         [ 2] 4361 	jp	00104$
      00AFC6                       4362 00175$:
                           000D27  4363 	Sstm8s_tim1$TIM1_SelectOutputTrigger$917 ==.
                                   4364 ; skipping generated iCode
                                   4365 ; skipping iCode since result will be rematerialized
                                   4366 ; skipping iCode since result will be rematerialized
                                   4367 ; genIPush
      00AFC6 4B 8A            [ 1] 4368 	push	#0x8a
                           000D29  4369 	Sstm8s_tim1$TIM1_SelectOutputTrigger$918 ==.
      00AFC8 4B 03            [ 1] 4370 	push	#0x03
                           000D2B  4371 	Sstm8s_tim1$TIM1_SelectOutputTrigger$919 ==.
      00AFCA 5F               [ 1] 4372 	clrw	x
      00AFCB 89               [ 2] 4373 	pushw	x
                           000D2D  4374 	Sstm8s_tim1$TIM1_SelectOutputTrigger$920 ==.
                                   4375 ; genIPush
      00AFCC 4B 0E            [ 1] 4376 	push	#<(___str_0+0)
                           000D2F  4377 	Sstm8s_tim1$TIM1_SelectOutputTrigger$921 ==.
      00AFCE 4B 81            [ 1] 4378 	push	#((___str_0+0) >> 8)
                           000D31  4379 	Sstm8s_tim1$TIM1_SelectOutputTrigger$922 ==.
                                   4380 ; genCall
      00AFD0 CD 84 23         [ 4] 4381 	call	_assert_failed
      00AFD3 5B 06            [ 2] 4382 	addw	sp, #6
                           000D36  4383 	Sstm8s_tim1$TIM1_SelectOutputTrigger$923 ==.
                                   4384 ; genLabel
      00AFD5                       4385 00104$:
                           000D36  4386 	Sstm8s_tim1$TIM1_SelectOutputTrigger$924 ==.
                                   4387 ;	../SPL/src/stm8s_tim1.c: 909: TIM1->CR2 = (uint8_t)((uint8_t)(TIM1->CR2 & (uint8_t)(~TIM1_CR2_MMS)) | 
                                   4388 ; genPointerGet
      00AFD5 C6 52 51         [ 1] 4389 	ld	a, 0x5251
                                   4390 ; genAnd
      00AFD8 A4 8F            [ 1] 4391 	and	a, #0x8f
                           000D3B  4392 	Sstm8s_tim1$TIM1_SelectOutputTrigger$925 ==.
                                   4393 ;	../SPL/src/stm8s_tim1.c: 910: (uint8_t) TIM1_TRGOSource);
                                   4394 ; genOr
      00AFDA 1A 03            [ 1] 4395 	or	a, (0x03, sp)
                                   4396 ; genPointerSet
      00AFDC C7 52 51         [ 1] 4397 	ld	0x5251, a
                                   4398 ; genLabel
      00AFDF                       4399 00101$:
                           000D40  4400 	Sstm8s_tim1$TIM1_SelectOutputTrigger$926 ==.
                                   4401 ;	../SPL/src/stm8s_tim1.c: 911: }
                                   4402 ; genEndFunction
                           000D40  4403 	Sstm8s_tim1$TIM1_SelectOutputTrigger$927 ==.
                           000D40  4404 	XG$TIM1_SelectOutputTrigger$0$0 ==.
      00AFDF 81               [ 4] 4405 	ret
                           000D41  4406 	Sstm8s_tim1$TIM1_SelectOutputTrigger$928 ==.
                           000D41  4407 	Sstm8s_tim1$TIM1_SelectSlaveMode$929 ==.
                                   4408 ;	../SPL/src/stm8s_tim1.c: 923: void TIM1_SelectSlaveMode(TIM1_SlaveMode_TypeDef TIM1_SlaveMode)
                                   4409 ; genLabel
                                   4410 ;	-----------------------------------------
                                   4411 ;	 function TIM1_SelectSlaveMode
                                   4412 ;	-----------------------------------------
                                   4413 ;	Register assignment is optimal.
                                   4414 ;	Stack space usage: 0 bytes.
      00AFE0                       4415 _TIM1_SelectSlaveMode:
                           000D41  4416 	Sstm8s_tim1$TIM1_SelectSlaveMode$930 ==.
                           000D41  4417 	Sstm8s_tim1$TIM1_SelectSlaveMode$931 ==.
                                   4418 ;	../SPL/src/stm8s_tim1.c: 926: assert_param(IS_TIM1_SLAVE_MODE_OK(TIM1_SlaveMode));
                                   4419 ; genCmpEQorNE
      00AFE0 7B 03            [ 1] 4420 	ld	a, (0x03, sp)
      00AFE2 A1 04            [ 1] 4421 	cp	a, #0x04
      00AFE4 26 03            [ 1] 4422 	jrne	00135$
      00AFE6 CC B0 13         [ 2] 4423 	jp	00104$
      00AFE9                       4424 00135$:
                           000D4A  4425 	Sstm8s_tim1$TIM1_SelectSlaveMode$932 ==.
                                   4426 ; skipping generated iCode
                                   4427 ; genCmpEQorNE
      00AFE9 7B 03            [ 1] 4428 	ld	a, (0x03, sp)
      00AFEB A1 05            [ 1] 4429 	cp	a, #0x05
      00AFED 26 03            [ 1] 4430 	jrne	00138$
      00AFEF CC B0 13         [ 2] 4431 	jp	00104$
      00AFF2                       4432 00138$:
                           000D53  4433 	Sstm8s_tim1$TIM1_SelectSlaveMode$933 ==.
                                   4434 ; skipping generated iCode
                                   4435 ; genCmpEQorNE
      00AFF2 7B 03            [ 1] 4436 	ld	a, (0x03, sp)
      00AFF4 A1 06            [ 1] 4437 	cp	a, #0x06
      00AFF6 26 03            [ 1] 4438 	jrne	00141$
      00AFF8 CC B0 13         [ 2] 4439 	jp	00104$
      00AFFB                       4440 00141$:
                           000D5C  4441 	Sstm8s_tim1$TIM1_SelectSlaveMode$934 ==.
                                   4442 ; skipping generated iCode
                                   4443 ; genCmpEQorNE
      00AFFB 7B 03            [ 1] 4444 	ld	a, (0x03, sp)
      00AFFD A1 07            [ 1] 4445 	cp	a, #0x07
      00AFFF 26 03            [ 1] 4446 	jrne	00144$
      00B001 CC B0 13         [ 2] 4447 	jp	00104$
      00B004                       4448 00144$:
                           000D65  4449 	Sstm8s_tim1$TIM1_SelectSlaveMode$935 ==.
                                   4450 ; skipping generated iCode
                                   4451 ; skipping iCode since result will be rematerialized
                                   4452 ; skipping iCode since result will be rematerialized
                                   4453 ; genIPush
      00B004 4B 9E            [ 1] 4454 	push	#0x9e
                           000D67  4455 	Sstm8s_tim1$TIM1_SelectSlaveMode$936 ==.
      00B006 4B 03            [ 1] 4456 	push	#0x03
                           000D69  4457 	Sstm8s_tim1$TIM1_SelectSlaveMode$937 ==.
      00B008 5F               [ 1] 4458 	clrw	x
      00B009 89               [ 2] 4459 	pushw	x
                           000D6B  4460 	Sstm8s_tim1$TIM1_SelectSlaveMode$938 ==.
                                   4461 ; genIPush
      00B00A 4B 0E            [ 1] 4462 	push	#<(___str_0+0)
                           000D6D  4463 	Sstm8s_tim1$TIM1_SelectSlaveMode$939 ==.
      00B00C 4B 81            [ 1] 4464 	push	#((___str_0+0) >> 8)
                           000D6F  4465 	Sstm8s_tim1$TIM1_SelectSlaveMode$940 ==.
                                   4466 ; genCall
      00B00E CD 84 23         [ 4] 4467 	call	_assert_failed
      00B011 5B 06            [ 2] 4468 	addw	sp, #6
                           000D74  4469 	Sstm8s_tim1$TIM1_SelectSlaveMode$941 ==.
                                   4470 ; genLabel
      00B013                       4471 00104$:
                           000D74  4472 	Sstm8s_tim1$TIM1_SelectSlaveMode$942 ==.
                                   4473 ;	../SPL/src/stm8s_tim1.c: 929: TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(~TIM1_SMCR_SMS)) |
                                   4474 ; genPointerGet
      00B013 C6 52 52         [ 1] 4475 	ld	a, 0x5252
                                   4476 ; genAnd
      00B016 A4 F8            [ 1] 4477 	and	a, #0xf8
                           000D79  4478 	Sstm8s_tim1$TIM1_SelectSlaveMode$943 ==.
                                   4479 ;	../SPL/src/stm8s_tim1.c: 930: (uint8_t)TIM1_SlaveMode);
                                   4480 ; genOr
      00B018 1A 03            [ 1] 4481 	or	a, (0x03, sp)
                                   4482 ; genPointerSet
      00B01A C7 52 52         [ 1] 4483 	ld	0x5252, a
                                   4484 ; genLabel
      00B01D                       4485 00101$:
                           000D7E  4486 	Sstm8s_tim1$TIM1_SelectSlaveMode$944 ==.
                                   4487 ;	../SPL/src/stm8s_tim1.c: 931: }
                                   4488 ; genEndFunction
                           000D7E  4489 	Sstm8s_tim1$TIM1_SelectSlaveMode$945 ==.
                           000D7E  4490 	XG$TIM1_SelectSlaveMode$0$0 ==.
      00B01D 81               [ 4] 4491 	ret
                           000D7F  4492 	Sstm8s_tim1$TIM1_SelectSlaveMode$946 ==.
                           000D7F  4493 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$947 ==.
                                   4494 ;	../SPL/src/stm8s_tim1.c: 939: void TIM1_SelectMasterSlaveMode(FunctionalState NewState)
                                   4495 ; genLabel
                                   4496 ;	-----------------------------------------
                                   4497 ;	 function TIM1_SelectMasterSlaveMode
                                   4498 ;	-----------------------------------------
                                   4499 ;	Register assignment is optimal.
                                   4500 ;	Stack space usage: 0 bytes.
      00B01E                       4501 _TIM1_SelectMasterSlaveMode:
                           000D7F  4502 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$948 ==.
                           000D7F  4503 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$949 ==.
                                   4504 ;	../SPL/src/stm8s_tim1.c: 942: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   4505 ; genIfx
      00B01E 0D 03            [ 1] 4506 	tnz	(0x03, sp)
      00B020 26 03            [ 1] 4507 	jrne	00126$
      00B022 CC B0 3C         [ 2] 4508 	jp	00107$
      00B025                       4509 00126$:
                                   4510 ; genCmpEQorNE
      00B025 7B 03            [ 1] 4511 	ld	a, (0x03, sp)
      00B027 4A               [ 1] 4512 	dec	a
      00B028 26 03            [ 1] 4513 	jrne	00128$
      00B02A CC B0 3C         [ 2] 4514 	jp	00107$
      00B02D                       4515 00128$:
                           000D8E  4516 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$950 ==.
                                   4517 ; skipping generated iCode
                                   4518 ; skipping iCode since result will be rematerialized
                                   4519 ; skipping iCode since result will be rematerialized
                                   4520 ; genIPush
      00B02D 4B AE            [ 1] 4521 	push	#0xae
                           000D90  4522 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$951 ==.
      00B02F 4B 03            [ 1] 4523 	push	#0x03
                           000D92  4524 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$952 ==.
      00B031 5F               [ 1] 4525 	clrw	x
      00B032 89               [ 2] 4526 	pushw	x
                           000D94  4527 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$953 ==.
                                   4528 ; genIPush
      00B033 4B 0E            [ 1] 4529 	push	#<(___str_0+0)
                           000D96  4530 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$954 ==.
      00B035 4B 81            [ 1] 4531 	push	#((___str_0+0) >> 8)
                           000D98  4532 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$955 ==.
                                   4533 ; genCall
      00B037 CD 84 23         [ 4] 4534 	call	_assert_failed
      00B03A 5B 06            [ 2] 4535 	addw	sp, #6
                           000D9D  4536 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$956 ==.
                                   4537 ; genLabel
      00B03C                       4538 00107$:
                           000D9D  4539 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$957 ==.
                                   4540 ;	../SPL/src/stm8s_tim1.c: 947: TIM1->SMCR |= TIM1_SMCR_MSM;
                                   4541 ; genPointerGet
      00B03C C6 52 52         [ 1] 4542 	ld	a, 0x5252
                           000DA0  4543 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$958 ==.
                                   4544 ;	../SPL/src/stm8s_tim1.c: 945: if (NewState != DISABLE)
                                   4545 ; genIfx
      00B03F 0D 03            [ 1] 4546 	tnz	(0x03, sp)
      00B041 26 03            [ 1] 4547 	jrne	00130$
      00B043 CC B0 4E         [ 2] 4548 	jp	00102$
      00B046                       4549 00130$:
                           000DA7  4550 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$959 ==.
                           000DA7  4551 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$960 ==.
                                   4552 ;	../SPL/src/stm8s_tim1.c: 947: TIM1->SMCR |= TIM1_SMCR_MSM;
                                   4553 ; genOr
      00B046 AA 80            [ 1] 4554 	or	a, #0x80
                                   4555 ; genPointerSet
      00B048 C7 52 52         [ 1] 4556 	ld	0x5252, a
                           000DAC  4557 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$961 ==.
                                   4558 ; genGoto
      00B04B CC B0 53         [ 2] 4559 	jp	00104$
                                   4560 ; genLabel
      00B04E                       4561 00102$:
                           000DAF  4562 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$962 ==.
                           000DAF  4563 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$963 ==.
                                   4564 ;	../SPL/src/stm8s_tim1.c: 951: TIM1->SMCR &= (uint8_t)(~TIM1_SMCR_MSM);
                                   4565 ; genAnd
      00B04E A4 7F            [ 1] 4566 	and	a, #0x7f
                                   4567 ; genPointerSet
      00B050 C7 52 52         [ 1] 4568 	ld	0x5252, a
                           000DB4  4569 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$964 ==.
                                   4570 ; genLabel
      00B053                       4571 00104$:
                           000DB4  4572 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$965 ==.
                                   4573 ;	../SPL/src/stm8s_tim1.c: 953: }
                                   4574 ; genEndFunction
                           000DB4  4575 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$966 ==.
                           000DB4  4576 	XG$TIM1_SelectMasterSlaveMode$0$0 ==.
      00B053 81               [ 4] 4577 	ret
                           000DB5  4578 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$967 ==.
                           000DB5  4579 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$968 ==.
                                   4580 ;	../SPL/src/stm8s_tim1.c: 975: void TIM1_EncoderInterfaceConfig(TIM1_EncoderMode_TypeDef TIM1_EncoderMode,
                                   4581 ; genLabel
                                   4582 ;	-----------------------------------------
                                   4583 ;	 function TIM1_EncoderInterfaceConfig
                                   4584 ;	-----------------------------------------
                                   4585 ;	Register assignment is optimal.
                                   4586 ;	Stack space usage: 0 bytes.
      00B054                       4587 _TIM1_EncoderInterfaceConfig:
                           000DB5  4588 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$969 ==.
                           000DB5  4589 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$970 ==.
                                   4590 ;	../SPL/src/stm8s_tim1.c: 980: assert_param(IS_TIM1_ENCODER_MODE_OK(TIM1_EncoderMode));
                                   4591 ; genCmpEQorNE
      00B054 7B 03            [ 1] 4592 	ld	a, (0x03, sp)
      00B056 4A               [ 1] 4593 	dec	a
      00B057 26 03            [ 1] 4594 	jrne	00173$
      00B059 CC B0 7D         [ 2] 4595 	jp	00110$
      00B05C                       4596 00173$:
                           000DBD  4597 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$971 ==.
                                   4598 ; skipping generated iCode
                                   4599 ; genCmpEQorNE
      00B05C 7B 03            [ 1] 4600 	ld	a, (0x03, sp)
      00B05E A1 02            [ 1] 4601 	cp	a, #0x02
      00B060 26 03            [ 1] 4602 	jrne	00176$
      00B062 CC B0 7D         [ 2] 4603 	jp	00110$
      00B065                       4604 00176$:
                           000DC6  4605 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$972 ==.
                                   4606 ; skipping generated iCode
                                   4607 ; genCmpEQorNE
      00B065 7B 03            [ 1] 4608 	ld	a, (0x03, sp)
      00B067 A1 03            [ 1] 4609 	cp	a, #0x03
      00B069 26 03            [ 1] 4610 	jrne	00179$
      00B06B CC B0 7D         [ 2] 4611 	jp	00110$
      00B06E                       4612 00179$:
                           000DCF  4613 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$973 ==.
                                   4614 ; skipping generated iCode
                                   4615 ; skipping iCode since result will be rematerialized
                                   4616 ; skipping iCode since result will be rematerialized
                                   4617 ; genIPush
      00B06E 4B D4            [ 1] 4618 	push	#0xd4
                           000DD1  4619 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$974 ==.
      00B070 4B 03            [ 1] 4620 	push	#0x03
                           000DD3  4621 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$975 ==.
      00B072 5F               [ 1] 4622 	clrw	x
      00B073 89               [ 2] 4623 	pushw	x
                           000DD5  4624 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$976 ==.
                                   4625 ; genIPush
      00B074 4B 0E            [ 1] 4626 	push	#<(___str_0+0)
                           000DD7  4627 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$977 ==.
      00B076 4B 81            [ 1] 4628 	push	#((___str_0+0) >> 8)
                           000DD9  4629 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$978 ==.
                                   4630 ; genCall
      00B078 CD 84 23         [ 4] 4631 	call	_assert_failed
      00B07B 5B 06            [ 2] 4632 	addw	sp, #6
                           000DDE  4633 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$979 ==.
                                   4634 ; genLabel
      00B07D                       4635 00110$:
                           000DDE  4636 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$980 ==.
                                   4637 ;	../SPL/src/stm8s_tim1.c: 981: assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_IC1Polarity));
                                   4638 ; genIfx
      00B07D 0D 04            [ 1] 4639 	tnz	(0x04, sp)
      00B07F 26 03            [ 1] 4640 	jrne	00181$
      00B081 CC B0 9B         [ 2] 4641 	jp	00118$
      00B084                       4642 00181$:
                                   4643 ; genCmpEQorNE
      00B084 7B 04            [ 1] 4644 	ld	a, (0x04, sp)
      00B086 4A               [ 1] 4645 	dec	a
      00B087 26 03            [ 1] 4646 	jrne	00183$
      00B089 CC B0 9B         [ 2] 4647 	jp	00118$
      00B08C                       4648 00183$:
                           000DED  4649 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$981 ==.
                                   4650 ; skipping generated iCode
                                   4651 ; skipping iCode since result will be rematerialized
                                   4652 ; skipping iCode since result will be rematerialized
                                   4653 ; genIPush
      00B08C 4B D5            [ 1] 4654 	push	#0xd5
                           000DEF  4655 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$982 ==.
      00B08E 4B 03            [ 1] 4656 	push	#0x03
                           000DF1  4657 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$983 ==.
      00B090 5F               [ 1] 4658 	clrw	x
      00B091 89               [ 2] 4659 	pushw	x
                           000DF3  4660 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$984 ==.
                                   4661 ; genIPush
      00B092 4B 0E            [ 1] 4662 	push	#<(___str_0+0)
                           000DF5  4663 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$985 ==.
      00B094 4B 81            [ 1] 4664 	push	#((___str_0+0) >> 8)
                           000DF7  4665 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$986 ==.
                                   4666 ; genCall
      00B096 CD 84 23         [ 4] 4667 	call	_assert_failed
      00B099 5B 06            [ 2] 4668 	addw	sp, #6
                           000DFC  4669 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$987 ==.
                                   4670 ; genLabel
      00B09B                       4671 00118$:
                           000DFC  4672 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$988 ==.
                                   4673 ;	../SPL/src/stm8s_tim1.c: 982: assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_IC2Polarity));
                                   4674 ; genIfx
      00B09B 0D 05            [ 1] 4675 	tnz	(0x05, sp)
      00B09D 26 03            [ 1] 4676 	jrne	00185$
      00B09F CC B0 B9         [ 2] 4677 	jp	00123$
      00B0A2                       4678 00185$:
                                   4679 ; genCmpEQorNE
      00B0A2 7B 05            [ 1] 4680 	ld	a, (0x05, sp)
      00B0A4 4A               [ 1] 4681 	dec	a
      00B0A5 26 03            [ 1] 4682 	jrne	00187$
      00B0A7 CC B0 B9         [ 2] 4683 	jp	00123$
      00B0AA                       4684 00187$:
                           000E0B  4685 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$989 ==.
                                   4686 ; skipping generated iCode
                                   4687 ; skipping iCode since result will be rematerialized
                                   4688 ; skipping iCode since result will be rematerialized
                                   4689 ; genIPush
      00B0AA 4B D6            [ 1] 4690 	push	#0xd6
                           000E0D  4691 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$990 ==.
      00B0AC 4B 03            [ 1] 4692 	push	#0x03
                           000E0F  4693 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$991 ==.
      00B0AE 5F               [ 1] 4694 	clrw	x
      00B0AF 89               [ 2] 4695 	pushw	x
                           000E11  4696 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$992 ==.
                                   4697 ; genIPush
      00B0B0 4B 0E            [ 1] 4698 	push	#<(___str_0+0)
                           000E13  4699 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$993 ==.
      00B0B2 4B 81            [ 1] 4700 	push	#((___str_0+0) >> 8)
                           000E15  4701 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$994 ==.
                                   4702 ; genCall
      00B0B4 CD 84 23         [ 4] 4703 	call	_assert_failed
      00B0B7 5B 06            [ 2] 4704 	addw	sp, #6
                           000E1A  4705 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$995 ==.
                                   4706 ; genLabel
      00B0B9                       4707 00123$:
                           000E1A  4708 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$996 ==.
                                   4709 ;	../SPL/src/stm8s_tim1.c: 987: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   4710 ; genPointerGet
      00B0B9 C6 52 5C         [ 1] 4711 	ld	a, 0x525c
                           000E1D  4712 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$997 ==.
                                   4713 ;	../SPL/src/stm8s_tim1.c: 985: if (TIM1_IC1Polarity != TIM1_ICPOLARITY_RISING)
                                   4714 ; genIfx
      00B0BC 0D 04            [ 1] 4715 	tnz	(0x04, sp)
      00B0BE 26 03            [ 1] 4716 	jrne	00189$
      00B0C0 CC B0 CB         [ 2] 4717 	jp	00102$
      00B0C3                       4718 00189$:
                           000E24  4719 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$998 ==.
                           000E24  4720 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$999 ==.
                                   4721 ;	../SPL/src/stm8s_tim1.c: 987: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   4722 ; genOr
      00B0C3 AA 02            [ 1] 4723 	or	a, #0x02
                                   4724 ; genPointerSet
      00B0C5 C7 52 5C         [ 1] 4725 	ld	0x525c, a
                           000E29  4726 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1000 ==.
                                   4727 ; genGoto
      00B0C8 CC B0 D0         [ 2] 4728 	jp	00103$
                                   4729 ; genLabel
      00B0CB                       4730 00102$:
                           000E2C  4731 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1001 ==.
                           000E2C  4732 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1002 ==.
                                   4733 ;	../SPL/src/stm8s_tim1.c: 991: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1P);
                                   4734 ; genAnd
      00B0CB A4 FD            [ 1] 4735 	and	a, #0xfd
                                   4736 ; genPointerSet
      00B0CD C7 52 5C         [ 1] 4737 	ld	0x525c, a
                           000E31  4738 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1003 ==.
                                   4739 ; genLabel
      00B0D0                       4740 00103$:
                           000E31  4741 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1004 ==.
                                   4742 ;	../SPL/src/stm8s_tim1.c: 987: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   4743 ; genPointerGet
      00B0D0 C6 52 5C         [ 1] 4744 	ld	a, 0x525c
                           000E34  4745 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1005 ==.
                                   4746 ;	../SPL/src/stm8s_tim1.c: 994: if (TIM1_IC2Polarity != TIM1_ICPOLARITY_RISING)
                                   4747 ; genIfx
      00B0D3 0D 05            [ 1] 4748 	tnz	(0x05, sp)
      00B0D5 26 03            [ 1] 4749 	jrne	00190$
      00B0D7 CC B0 E2         [ 2] 4750 	jp	00105$
      00B0DA                       4751 00190$:
                           000E3B  4752 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1006 ==.
                           000E3B  4753 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1007 ==.
                                   4754 ;	../SPL/src/stm8s_tim1.c: 996: TIM1->CCER1 |= TIM1_CCER1_CC2P;
                                   4755 ; genOr
      00B0DA AA 20            [ 1] 4756 	or	a, #0x20
                                   4757 ; genPointerSet
      00B0DC C7 52 5C         [ 1] 4758 	ld	0x525c, a
                           000E40  4759 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1008 ==.
                                   4760 ; genGoto
      00B0DF CC B0 E7         [ 2] 4761 	jp	00106$
                                   4762 ; genLabel
      00B0E2                       4763 00105$:
                           000E43  4764 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1009 ==.
                           000E43  4765 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1010 ==.
                                   4766 ;	../SPL/src/stm8s_tim1.c: 1000: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2P);
                                   4767 ; genAnd
      00B0E2 A4 DF            [ 1] 4768 	and	a, #0xdf
                                   4769 ; genPointerSet
      00B0E4 C7 52 5C         [ 1] 4770 	ld	0x525c, a
                           000E48  4771 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1011 ==.
                                   4772 ; genLabel
      00B0E7                       4773 00106$:
                           000E48  4774 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1012 ==.
                                   4775 ;	../SPL/src/stm8s_tim1.c: 1003: TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(TIM1_SMCR_MSM | TIM1_SMCR_TS))
                                   4776 ; genPointerGet
      00B0E7 C6 52 52         [ 1] 4777 	ld	a, 0x5252
                                   4778 ; genAnd
      00B0EA A4 F0            [ 1] 4779 	and	a, #0xf0
                           000E4D  4780 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1013 ==.
                                   4781 ;	../SPL/src/stm8s_tim1.c: 1004: | (uint8_t) TIM1_EncoderMode);
                                   4782 ; genOr
      00B0EC 1A 03            [ 1] 4783 	or	a, (0x03, sp)
                                   4784 ; genPointerSet
      00B0EE C7 52 52         [ 1] 4785 	ld	0x5252, a
                           000E52  4786 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1014 ==.
                                   4787 ;	../SPL/src/stm8s_tim1.c: 1007: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_CCxS)) 
                                   4788 ; genPointerGet
      00B0F1 C6 52 58         [ 1] 4789 	ld	a, 0x5258
                                   4790 ; genAnd
      00B0F4 A4 FC            [ 1] 4791 	and	a, #0xfc
                                   4792 ; genOr
      00B0F6 AA 01            [ 1] 4793 	or	a, #0x01
                                   4794 ; genPointerSet
      00B0F8 C7 52 58         [ 1] 4795 	ld	0x5258, a
                           000E5C  4796 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1015 ==.
                                   4797 ;	../SPL/src/stm8s_tim1.c: 1009: TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_CCxS))
                                   4798 ; genPointerGet
      00B0FB C6 52 59         [ 1] 4799 	ld	a, 0x5259
                                   4800 ; genAnd
      00B0FE A4 FC            [ 1] 4801 	and	a, #0xfc
                                   4802 ; genOr
      00B100 AA 01            [ 1] 4803 	or	a, #0x01
                                   4804 ; genPointerSet
      00B102 C7 52 59         [ 1] 4805 	ld	0x5259, a
                                   4806 ; genLabel
      00B105                       4807 00107$:
                           000E66  4808 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1016 ==.
                                   4809 ;	../SPL/src/stm8s_tim1.c: 1011: }
                                   4810 ; genEndFunction
                           000E66  4811 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1017 ==.
                           000E66  4812 	XG$TIM1_EncoderInterfaceConfig$0$0 ==.
      00B105 81               [ 4] 4813 	ret
                           000E67  4814 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1018 ==.
                           000E67  4815 	Sstm8s_tim1$TIM1_PrescalerConfig$1019 ==.
                                   4816 ;	../SPL/src/stm8s_tim1.c: 1023: void TIM1_PrescalerConfig(uint16_t Prescaler,
                                   4817 ; genLabel
                                   4818 ;	-----------------------------------------
                                   4819 ;	 function TIM1_PrescalerConfig
                                   4820 ;	-----------------------------------------
                                   4821 ;	Register assignment is optimal.
                                   4822 ;	Stack space usage: 0 bytes.
      00B106                       4823 _TIM1_PrescalerConfig:
                           000E67  4824 	Sstm8s_tim1$TIM1_PrescalerConfig$1020 ==.
                           000E67  4825 	Sstm8s_tim1$TIM1_PrescalerConfig$1021 ==.
                                   4826 ;	../SPL/src/stm8s_tim1.c: 1027: assert_param(IS_TIM1_PRESCALER_RELOAD_OK(TIM1_PSCReloadMode));
                                   4827 ; genIfx
      00B106 0D 05            [ 1] 4828 	tnz	(0x05, sp)
      00B108 26 03            [ 1] 4829 	jrne	00118$
      00B10A CC B1 24         [ 2] 4830 	jp	00104$
      00B10D                       4831 00118$:
                                   4832 ; genCmpEQorNE
      00B10D 7B 05            [ 1] 4833 	ld	a, (0x05, sp)
      00B10F 4A               [ 1] 4834 	dec	a
      00B110 26 03            [ 1] 4835 	jrne	00120$
      00B112 CC B1 24         [ 2] 4836 	jp	00104$
      00B115                       4837 00120$:
                           000E76  4838 	Sstm8s_tim1$TIM1_PrescalerConfig$1022 ==.
                                   4839 ; skipping generated iCode
                                   4840 ; skipping iCode since result will be rematerialized
                                   4841 ; skipping iCode since result will be rematerialized
                                   4842 ; genIPush
      00B115 4B 03            [ 1] 4843 	push	#0x03
                           000E78  4844 	Sstm8s_tim1$TIM1_PrescalerConfig$1023 ==.
      00B117 4B 04            [ 1] 4845 	push	#0x04
                           000E7A  4846 	Sstm8s_tim1$TIM1_PrescalerConfig$1024 ==.
      00B119 5F               [ 1] 4847 	clrw	x
      00B11A 89               [ 2] 4848 	pushw	x
                           000E7C  4849 	Sstm8s_tim1$TIM1_PrescalerConfig$1025 ==.
                                   4850 ; genIPush
      00B11B 4B 0E            [ 1] 4851 	push	#<(___str_0+0)
                           000E7E  4852 	Sstm8s_tim1$TIM1_PrescalerConfig$1026 ==.
      00B11D 4B 81            [ 1] 4853 	push	#((___str_0+0) >> 8)
                           000E80  4854 	Sstm8s_tim1$TIM1_PrescalerConfig$1027 ==.
                                   4855 ; genCall
      00B11F CD 84 23         [ 4] 4856 	call	_assert_failed
      00B122 5B 06            [ 2] 4857 	addw	sp, #6
                           000E85  4858 	Sstm8s_tim1$TIM1_PrescalerConfig$1028 ==.
                                   4859 ; genLabel
      00B124                       4860 00104$:
                           000E85  4861 	Sstm8s_tim1$TIM1_PrescalerConfig$1029 ==.
                                   4862 ;	../SPL/src/stm8s_tim1.c: 1030: TIM1->PSCRH = (uint8_t)(Prescaler >> 8);
                                   4863 ; genRightShiftLiteral
      00B124 7B 03            [ 1] 4864 	ld	a, (0x03, sp)
      00B126 5F               [ 1] 4865 	clrw	x
                                   4866 ; genCast
                                   4867 ; genAssign
                                   4868 ; genPointerSet
      00B127 C7 52 60         [ 1] 4869 	ld	0x5260, a
                           000E8B  4870 	Sstm8s_tim1$TIM1_PrescalerConfig$1030 ==.
                                   4871 ;	../SPL/src/stm8s_tim1.c: 1031: TIM1->PSCRL = (uint8_t)(Prescaler);
                                   4872 ; genCast
                                   4873 ; genAssign
      00B12A 7B 04            [ 1] 4874 	ld	a, (0x04, sp)
                                   4875 ; genPointerSet
      00B12C C7 52 61         [ 1] 4876 	ld	0x5261, a
                           000E90  4877 	Sstm8s_tim1$TIM1_PrescalerConfig$1031 ==.
                                   4878 ;	../SPL/src/stm8s_tim1.c: 1034: TIM1->EGR = (uint8_t)TIM1_PSCReloadMode;
                                   4879 ; genPointerSet
      00B12F AE 52 57         [ 2] 4880 	ldw	x, #0x5257
      00B132 7B 05            [ 1] 4881 	ld	a, (0x05, sp)
      00B134 F7               [ 1] 4882 	ld	(x), a
                                   4883 ; genLabel
      00B135                       4884 00101$:
                           000E96  4885 	Sstm8s_tim1$TIM1_PrescalerConfig$1032 ==.
                                   4886 ;	../SPL/src/stm8s_tim1.c: 1035: }
                                   4887 ; genEndFunction
                           000E96  4888 	Sstm8s_tim1$TIM1_PrescalerConfig$1033 ==.
                           000E96  4889 	XG$TIM1_PrescalerConfig$0$0 ==.
      00B135 81               [ 4] 4890 	ret
                           000E97  4891 	Sstm8s_tim1$TIM1_PrescalerConfig$1034 ==.
                           000E97  4892 	Sstm8s_tim1$TIM1_CounterModeConfig$1035 ==.
                                   4893 ;	../SPL/src/stm8s_tim1.c: 1048: void TIM1_CounterModeConfig(TIM1_CounterMode_TypeDef TIM1_CounterMode)
                                   4894 ; genLabel
                                   4895 ;	-----------------------------------------
                                   4896 ;	 function TIM1_CounterModeConfig
                                   4897 ;	-----------------------------------------
                                   4898 ;	Register assignment is optimal.
                                   4899 ;	Stack space usage: 0 bytes.
      00B136                       4900 _TIM1_CounterModeConfig:
                           000E97  4901 	Sstm8s_tim1$TIM1_CounterModeConfig$1036 ==.
                           000E97  4902 	Sstm8s_tim1$TIM1_CounterModeConfig$1037 ==.
                                   4903 ;	../SPL/src/stm8s_tim1.c: 1051: assert_param(IS_TIM1_COUNTER_MODE_OK(TIM1_CounterMode));
                                   4904 ; genIfx
      00B136 0D 03            [ 1] 4905 	tnz	(0x03, sp)
      00B138 26 03            [ 1] 4906 	jrne	00142$
      00B13A CC B1 70         [ 2] 4907 	jp	00104$
      00B13D                       4908 00142$:
                                   4909 ; genCmpEQorNE
      00B13D 7B 03            [ 1] 4910 	ld	a, (0x03, sp)
      00B13F A1 10            [ 1] 4911 	cp	a, #0x10
      00B141 26 03            [ 1] 4912 	jrne	00144$
      00B143 CC B1 70         [ 2] 4913 	jp	00104$
      00B146                       4914 00144$:
                           000EA7  4915 	Sstm8s_tim1$TIM1_CounterModeConfig$1038 ==.
                                   4916 ; skipping generated iCode
                                   4917 ; genCmpEQorNE
      00B146 7B 03            [ 1] 4918 	ld	a, (0x03, sp)
      00B148 A1 20            [ 1] 4919 	cp	a, #0x20
      00B14A 26 03            [ 1] 4920 	jrne	00147$
      00B14C CC B1 70         [ 2] 4921 	jp	00104$
      00B14F                       4922 00147$:
                           000EB0  4923 	Sstm8s_tim1$TIM1_CounterModeConfig$1039 ==.
                                   4924 ; skipping generated iCode
                                   4925 ; genCmpEQorNE
      00B14F 7B 03            [ 1] 4926 	ld	a, (0x03, sp)
      00B151 A1 40            [ 1] 4927 	cp	a, #0x40
      00B153 26 03            [ 1] 4928 	jrne	00150$
      00B155 CC B1 70         [ 2] 4929 	jp	00104$
      00B158                       4930 00150$:
                           000EB9  4931 	Sstm8s_tim1$TIM1_CounterModeConfig$1040 ==.
                                   4932 ; skipping generated iCode
                                   4933 ; genCmpEQorNE
      00B158 7B 03            [ 1] 4934 	ld	a, (0x03, sp)
      00B15A A1 60            [ 1] 4935 	cp	a, #0x60
      00B15C 26 03            [ 1] 4936 	jrne	00153$
      00B15E CC B1 70         [ 2] 4937 	jp	00104$
      00B161                       4938 00153$:
                           000EC2  4939 	Sstm8s_tim1$TIM1_CounterModeConfig$1041 ==.
                                   4940 ; skipping generated iCode
                                   4941 ; skipping iCode since result will be rematerialized
                                   4942 ; skipping iCode since result will be rematerialized
                                   4943 ; genIPush
      00B161 4B 1B            [ 1] 4944 	push	#0x1b
                           000EC4  4945 	Sstm8s_tim1$TIM1_CounterModeConfig$1042 ==.
      00B163 4B 04            [ 1] 4946 	push	#0x04
                           000EC6  4947 	Sstm8s_tim1$TIM1_CounterModeConfig$1043 ==.
      00B165 5F               [ 1] 4948 	clrw	x
      00B166 89               [ 2] 4949 	pushw	x
                           000EC8  4950 	Sstm8s_tim1$TIM1_CounterModeConfig$1044 ==.
                                   4951 ; genIPush
      00B167 4B 0E            [ 1] 4952 	push	#<(___str_0+0)
                           000ECA  4953 	Sstm8s_tim1$TIM1_CounterModeConfig$1045 ==.
      00B169 4B 81            [ 1] 4954 	push	#((___str_0+0) >> 8)
                           000ECC  4955 	Sstm8s_tim1$TIM1_CounterModeConfig$1046 ==.
                                   4956 ; genCall
      00B16B CD 84 23         [ 4] 4957 	call	_assert_failed
      00B16E 5B 06            [ 2] 4958 	addw	sp, #6
                           000ED1  4959 	Sstm8s_tim1$TIM1_CounterModeConfig$1047 ==.
                                   4960 ; genLabel
      00B170                       4961 00104$:
                           000ED1  4962 	Sstm8s_tim1$TIM1_CounterModeConfig$1048 ==.
                                   4963 ;	../SPL/src/stm8s_tim1.c: 1055: TIM1->CR1 = (uint8_t)((uint8_t)(TIM1->CR1 & (uint8_t)((uint8_t)(~TIM1_CR1_CMS) & (uint8_t)(~TIM1_CR1_DIR)))
                                   4964 ; genPointerGet
      00B170 C6 52 50         [ 1] 4965 	ld	a, 0x5250
                                   4966 ; genAnd
      00B173 A4 8F            [ 1] 4967 	and	a, #0x8f
                           000ED6  4968 	Sstm8s_tim1$TIM1_CounterModeConfig$1049 ==.
                                   4969 ;	../SPL/src/stm8s_tim1.c: 1056: | (uint8_t)TIM1_CounterMode);
                                   4970 ; genOr
      00B175 1A 03            [ 1] 4971 	or	a, (0x03, sp)
                                   4972 ; genPointerSet
      00B177 C7 52 50         [ 1] 4973 	ld	0x5250, a
                                   4974 ; genLabel
      00B17A                       4975 00101$:
                           000EDB  4976 	Sstm8s_tim1$TIM1_CounterModeConfig$1050 ==.
                                   4977 ;	../SPL/src/stm8s_tim1.c: 1057: }
                                   4978 ; genEndFunction
                           000EDB  4979 	Sstm8s_tim1$TIM1_CounterModeConfig$1051 ==.
                           000EDB  4980 	XG$TIM1_CounterModeConfig$0$0 ==.
      00B17A 81               [ 4] 4981 	ret
                           000EDC  4982 	Sstm8s_tim1$TIM1_CounterModeConfig$1052 ==.
                           000EDC  4983 	Sstm8s_tim1$TIM1_ForcedOC1Config$1053 ==.
                                   4984 ;	../SPL/src/stm8s_tim1.c: 1067: void TIM1_ForcedOC1Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
                                   4985 ; genLabel
                                   4986 ;	-----------------------------------------
                                   4987 ;	 function TIM1_ForcedOC1Config
                                   4988 ;	-----------------------------------------
                                   4989 ;	Register assignment is optimal.
                                   4990 ;	Stack space usage: 0 bytes.
      00B17B                       4991 _TIM1_ForcedOC1Config:
                           000EDC  4992 	Sstm8s_tim1$TIM1_ForcedOC1Config$1054 ==.
                           000EDC  4993 	Sstm8s_tim1$TIM1_ForcedOC1Config$1055 ==.
                                   4994 ;	../SPL/src/stm8s_tim1.c: 1070: assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction));
                                   4995 ; genCmpEQorNE
      00B17B 7B 03            [ 1] 4996 	ld	a, (0x03, sp)
      00B17D A1 50            [ 1] 4997 	cp	a, #0x50
      00B17F 26 03            [ 1] 4998 	jrne	00119$
      00B181 CC B1 9C         [ 2] 4999 	jp	00104$
      00B184                       5000 00119$:
                           000EE5  5001 	Sstm8s_tim1$TIM1_ForcedOC1Config$1056 ==.
                                   5002 ; skipping generated iCode
                                   5003 ; genCmpEQorNE
      00B184 7B 03            [ 1] 5004 	ld	a, (0x03, sp)
      00B186 A1 40            [ 1] 5005 	cp	a, #0x40
      00B188 26 03            [ 1] 5006 	jrne	00122$
      00B18A CC B1 9C         [ 2] 5007 	jp	00104$
      00B18D                       5008 00122$:
                           000EEE  5009 	Sstm8s_tim1$TIM1_ForcedOC1Config$1057 ==.
                                   5010 ; skipping generated iCode
                                   5011 ; skipping iCode since result will be rematerialized
                                   5012 ; skipping iCode since result will be rematerialized
                                   5013 ; genIPush
      00B18D 4B 2E            [ 1] 5014 	push	#0x2e
                           000EF0  5015 	Sstm8s_tim1$TIM1_ForcedOC1Config$1058 ==.
      00B18F 4B 04            [ 1] 5016 	push	#0x04
                           000EF2  5017 	Sstm8s_tim1$TIM1_ForcedOC1Config$1059 ==.
      00B191 5F               [ 1] 5018 	clrw	x
      00B192 89               [ 2] 5019 	pushw	x
                           000EF4  5020 	Sstm8s_tim1$TIM1_ForcedOC1Config$1060 ==.
                                   5021 ; genIPush
      00B193 4B 0E            [ 1] 5022 	push	#<(___str_0+0)
                           000EF6  5023 	Sstm8s_tim1$TIM1_ForcedOC1Config$1061 ==.
      00B195 4B 81            [ 1] 5024 	push	#((___str_0+0) >> 8)
                           000EF8  5025 	Sstm8s_tim1$TIM1_ForcedOC1Config$1062 ==.
                                   5026 ; genCall
      00B197 CD 84 23         [ 4] 5027 	call	_assert_failed
      00B19A 5B 06            [ 2] 5028 	addw	sp, #6
                           000EFD  5029 	Sstm8s_tim1$TIM1_ForcedOC1Config$1063 ==.
                                   5030 ; genLabel
      00B19C                       5031 00104$:
                           000EFD  5032 	Sstm8s_tim1$TIM1_ForcedOC1Config$1064 ==.
                                   5033 ;	../SPL/src/stm8s_tim1.c: 1073: TIM1->CCMR1 =  (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_OCM))|
                                   5034 ; genPointerGet
      00B19C C6 52 58         [ 1] 5035 	ld	a, 0x5258
                                   5036 ; genAnd
      00B19F A4 8F            [ 1] 5037 	and	a, #0x8f
                           000F02  5038 	Sstm8s_tim1$TIM1_ForcedOC1Config$1065 ==.
                                   5039 ;	../SPL/src/stm8s_tim1.c: 1074: (uint8_t)TIM1_ForcedAction);
                                   5040 ; genOr
      00B1A1 1A 03            [ 1] 5041 	or	a, (0x03, sp)
                                   5042 ; genPointerSet
      00B1A3 C7 52 58         [ 1] 5043 	ld	0x5258, a
                                   5044 ; genLabel
      00B1A6                       5045 00101$:
                           000F07  5046 	Sstm8s_tim1$TIM1_ForcedOC1Config$1066 ==.
                                   5047 ;	../SPL/src/stm8s_tim1.c: 1075: }
                                   5048 ; genEndFunction
                           000F07  5049 	Sstm8s_tim1$TIM1_ForcedOC1Config$1067 ==.
                           000F07  5050 	XG$TIM1_ForcedOC1Config$0$0 ==.
      00B1A6 81               [ 4] 5051 	ret
                           000F08  5052 	Sstm8s_tim1$TIM1_ForcedOC1Config$1068 ==.
                           000F08  5053 	Sstm8s_tim1$TIM1_ForcedOC2Config$1069 ==.
                                   5054 ;	../SPL/src/stm8s_tim1.c: 1085: void TIM1_ForcedOC2Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
                                   5055 ; genLabel
                                   5056 ;	-----------------------------------------
                                   5057 ;	 function TIM1_ForcedOC2Config
                                   5058 ;	-----------------------------------------
                                   5059 ;	Register assignment is optimal.
                                   5060 ;	Stack space usage: 0 bytes.
      00B1A7                       5061 _TIM1_ForcedOC2Config:
                           000F08  5062 	Sstm8s_tim1$TIM1_ForcedOC2Config$1070 ==.
                           000F08  5063 	Sstm8s_tim1$TIM1_ForcedOC2Config$1071 ==.
                                   5064 ;	../SPL/src/stm8s_tim1.c: 1088: assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction));
                                   5065 ; genCmpEQorNE
      00B1A7 7B 03            [ 1] 5066 	ld	a, (0x03, sp)
      00B1A9 A1 50            [ 1] 5067 	cp	a, #0x50
      00B1AB 26 03            [ 1] 5068 	jrne	00119$
      00B1AD CC B1 C8         [ 2] 5069 	jp	00104$
      00B1B0                       5070 00119$:
                           000F11  5071 	Sstm8s_tim1$TIM1_ForcedOC2Config$1072 ==.
                                   5072 ; skipping generated iCode
                                   5073 ; genCmpEQorNE
      00B1B0 7B 03            [ 1] 5074 	ld	a, (0x03, sp)
      00B1B2 A1 40            [ 1] 5075 	cp	a, #0x40
      00B1B4 26 03            [ 1] 5076 	jrne	00122$
      00B1B6 CC B1 C8         [ 2] 5077 	jp	00104$
      00B1B9                       5078 00122$:
                           000F1A  5079 	Sstm8s_tim1$TIM1_ForcedOC2Config$1073 ==.
                                   5080 ; skipping generated iCode
                                   5081 ; skipping iCode since result will be rematerialized
                                   5082 ; skipping iCode since result will be rematerialized
                                   5083 ; genIPush
      00B1B9 4B 40            [ 1] 5084 	push	#0x40
                           000F1C  5085 	Sstm8s_tim1$TIM1_ForcedOC2Config$1074 ==.
      00B1BB 4B 04            [ 1] 5086 	push	#0x04
                           000F1E  5087 	Sstm8s_tim1$TIM1_ForcedOC2Config$1075 ==.
      00B1BD 5F               [ 1] 5088 	clrw	x
      00B1BE 89               [ 2] 5089 	pushw	x
                           000F20  5090 	Sstm8s_tim1$TIM1_ForcedOC2Config$1076 ==.
                                   5091 ; genIPush
      00B1BF 4B 0E            [ 1] 5092 	push	#<(___str_0+0)
                           000F22  5093 	Sstm8s_tim1$TIM1_ForcedOC2Config$1077 ==.
      00B1C1 4B 81            [ 1] 5094 	push	#((___str_0+0) >> 8)
                           000F24  5095 	Sstm8s_tim1$TIM1_ForcedOC2Config$1078 ==.
                                   5096 ; genCall
      00B1C3 CD 84 23         [ 4] 5097 	call	_assert_failed
      00B1C6 5B 06            [ 2] 5098 	addw	sp, #6
                           000F29  5099 	Sstm8s_tim1$TIM1_ForcedOC2Config$1079 ==.
                                   5100 ; genLabel
      00B1C8                       5101 00104$:
                           000F29  5102 	Sstm8s_tim1$TIM1_ForcedOC2Config$1080 ==.
                                   5103 ;	../SPL/src/stm8s_tim1.c: 1091: TIM1->CCMR2  =  (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_OCM))
                                   5104 ; genPointerGet
      00B1C8 C6 52 59         [ 1] 5105 	ld	a, 0x5259
                                   5106 ; genAnd
      00B1CB A4 8F            [ 1] 5107 	and	a, #0x8f
                           000F2E  5108 	Sstm8s_tim1$TIM1_ForcedOC2Config$1081 ==.
                                   5109 ;	../SPL/src/stm8s_tim1.c: 1092: | (uint8_t)TIM1_ForcedAction);
                                   5110 ; genOr
      00B1CD 1A 03            [ 1] 5111 	or	a, (0x03, sp)
                                   5112 ; genPointerSet
      00B1CF C7 52 59         [ 1] 5113 	ld	0x5259, a
                                   5114 ; genLabel
      00B1D2                       5115 00101$:
                           000F33  5116 	Sstm8s_tim1$TIM1_ForcedOC2Config$1082 ==.
                                   5117 ;	../SPL/src/stm8s_tim1.c: 1093: }
                                   5118 ; genEndFunction
                           000F33  5119 	Sstm8s_tim1$TIM1_ForcedOC2Config$1083 ==.
                           000F33  5120 	XG$TIM1_ForcedOC2Config$0$0 ==.
      00B1D2 81               [ 4] 5121 	ret
                           000F34  5122 	Sstm8s_tim1$TIM1_ForcedOC2Config$1084 ==.
                           000F34  5123 	Sstm8s_tim1$TIM1_ForcedOC3Config$1085 ==.
                                   5124 ;	../SPL/src/stm8s_tim1.c: 1104: void TIM1_ForcedOC3Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
                                   5125 ; genLabel
                                   5126 ;	-----------------------------------------
                                   5127 ;	 function TIM1_ForcedOC3Config
                                   5128 ;	-----------------------------------------
                                   5129 ;	Register assignment is optimal.
                                   5130 ;	Stack space usage: 0 bytes.
      00B1D3                       5131 _TIM1_ForcedOC3Config:
                           000F34  5132 	Sstm8s_tim1$TIM1_ForcedOC3Config$1086 ==.
                           000F34  5133 	Sstm8s_tim1$TIM1_ForcedOC3Config$1087 ==.
                                   5134 ;	../SPL/src/stm8s_tim1.c: 1107: assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction));
                                   5135 ; genCmpEQorNE
      00B1D3 7B 03            [ 1] 5136 	ld	a, (0x03, sp)
      00B1D5 A1 50            [ 1] 5137 	cp	a, #0x50
      00B1D7 26 03            [ 1] 5138 	jrne	00119$
      00B1D9 CC B1 F4         [ 2] 5139 	jp	00104$
      00B1DC                       5140 00119$:
                           000F3D  5141 	Sstm8s_tim1$TIM1_ForcedOC3Config$1088 ==.
                                   5142 ; skipping generated iCode
                                   5143 ; genCmpEQorNE
      00B1DC 7B 03            [ 1] 5144 	ld	a, (0x03, sp)
      00B1DE A1 40            [ 1] 5145 	cp	a, #0x40
      00B1E0 26 03            [ 1] 5146 	jrne	00122$
      00B1E2 CC B1 F4         [ 2] 5147 	jp	00104$
      00B1E5                       5148 00122$:
                           000F46  5149 	Sstm8s_tim1$TIM1_ForcedOC3Config$1089 ==.
                                   5150 ; skipping generated iCode
                                   5151 ; skipping iCode since result will be rematerialized
                                   5152 ; skipping iCode since result will be rematerialized
                                   5153 ; genIPush
      00B1E5 4B 53            [ 1] 5154 	push	#0x53
                           000F48  5155 	Sstm8s_tim1$TIM1_ForcedOC3Config$1090 ==.
      00B1E7 4B 04            [ 1] 5156 	push	#0x04
                           000F4A  5157 	Sstm8s_tim1$TIM1_ForcedOC3Config$1091 ==.
      00B1E9 5F               [ 1] 5158 	clrw	x
      00B1EA 89               [ 2] 5159 	pushw	x
                           000F4C  5160 	Sstm8s_tim1$TIM1_ForcedOC3Config$1092 ==.
                                   5161 ; genIPush
      00B1EB 4B 0E            [ 1] 5162 	push	#<(___str_0+0)
                           000F4E  5163 	Sstm8s_tim1$TIM1_ForcedOC3Config$1093 ==.
      00B1ED 4B 81            [ 1] 5164 	push	#((___str_0+0) >> 8)
                           000F50  5165 	Sstm8s_tim1$TIM1_ForcedOC3Config$1094 ==.
                                   5166 ; genCall
      00B1EF CD 84 23         [ 4] 5167 	call	_assert_failed
      00B1F2 5B 06            [ 2] 5168 	addw	sp, #6
                           000F55  5169 	Sstm8s_tim1$TIM1_ForcedOC3Config$1095 ==.
                                   5170 ; genLabel
      00B1F4                       5171 00104$:
                           000F55  5172 	Sstm8s_tim1$TIM1_ForcedOC3Config$1096 ==.
                                   5173 ;	../SPL/src/stm8s_tim1.c: 1110: TIM1->CCMR3  =  (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_OCM))  
                                   5174 ; genPointerGet
      00B1F4 C6 52 5A         [ 1] 5175 	ld	a, 0x525a
                                   5176 ; genAnd
      00B1F7 A4 8F            [ 1] 5177 	and	a, #0x8f
                           000F5A  5178 	Sstm8s_tim1$TIM1_ForcedOC3Config$1097 ==.
                                   5179 ;	../SPL/src/stm8s_tim1.c: 1111: | (uint8_t)TIM1_ForcedAction);
                                   5180 ; genOr
      00B1F9 1A 03            [ 1] 5181 	or	a, (0x03, sp)
                                   5182 ; genPointerSet
      00B1FB C7 52 5A         [ 1] 5183 	ld	0x525a, a
                                   5184 ; genLabel
      00B1FE                       5185 00101$:
                           000F5F  5186 	Sstm8s_tim1$TIM1_ForcedOC3Config$1098 ==.
                                   5187 ;	../SPL/src/stm8s_tim1.c: 1112: }
                                   5188 ; genEndFunction
                           000F5F  5189 	Sstm8s_tim1$TIM1_ForcedOC3Config$1099 ==.
                           000F5F  5190 	XG$TIM1_ForcedOC3Config$0$0 ==.
      00B1FE 81               [ 4] 5191 	ret
                           000F60  5192 	Sstm8s_tim1$TIM1_ForcedOC3Config$1100 ==.
                           000F60  5193 	Sstm8s_tim1$TIM1_ForcedOC4Config$1101 ==.
                                   5194 ;	../SPL/src/stm8s_tim1.c: 1123: void TIM1_ForcedOC4Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
                                   5195 ; genLabel
                                   5196 ;	-----------------------------------------
                                   5197 ;	 function TIM1_ForcedOC4Config
                                   5198 ;	-----------------------------------------
                                   5199 ;	Register assignment is optimal.
                                   5200 ;	Stack space usage: 0 bytes.
      00B1FF                       5201 _TIM1_ForcedOC4Config:
                           000F60  5202 	Sstm8s_tim1$TIM1_ForcedOC4Config$1102 ==.
                           000F60  5203 	Sstm8s_tim1$TIM1_ForcedOC4Config$1103 ==.
                                   5204 ;	../SPL/src/stm8s_tim1.c: 1126: assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction));
                                   5205 ; genCmpEQorNE
      00B1FF 7B 03            [ 1] 5206 	ld	a, (0x03, sp)
      00B201 A1 50            [ 1] 5207 	cp	a, #0x50
      00B203 26 03            [ 1] 5208 	jrne	00119$
      00B205 CC B2 20         [ 2] 5209 	jp	00104$
      00B208                       5210 00119$:
                           000F69  5211 	Sstm8s_tim1$TIM1_ForcedOC4Config$1104 ==.
                                   5212 ; skipping generated iCode
                                   5213 ; genCmpEQorNE
      00B208 7B 03            [ 1] 5214 	ld	a, (0x03, sp)
      00B20A A1 40            [ 1] 5215 	cp	a, #0x40
      00B20C 26 03            [ 1] 5216 	jrne	00122$
      00B20E CC B2 20         [ 2] 5217 	jp	00104$
      00B211                       5218 00122$:
                           000F72  5219 	Sstm8s_tim1$TIM1_ForcedOC4Config$1105 ==.
                                   5220 ; skipping generated iCode
                                   5221 ; skipping iCode since result will be rematerialized
                                   5222 ; skipping iCode since result will be rematerialized
                                   5223 ; genIPush
      00B211 4B 66            [ 1] 5224 	push	#0x66
                           000F74  5225 	Sstm8s_tim1$TIM1_ForcedOC4Config$1106 ==.
      00B213 4B 04            [ 1] 5226 	push	#0x04
                           000F76  5227 	Sstm8s_tim1$TIM1_ForcedOC4Config$1107 ==.
      00B215 5F               [ 1] 5228 	clrw	x
      00B216 89               [ 2] 5229 	pushw	x
                           000F78  5230 	Sstm8s_tim1$TIM1_ForcedOC4Config$1108 ==.
                                   5231 ; genIPush
      00B217 4B 0E            [ 1] 5232 	push	#<(___str_0+0)
                           000F7A  5233 	Sstm8s_tim1$TIM1_ForcedOC4Config$1109 ==.
      00B219 4B 81            [ 1] 5234 	push	#((___str_0+0) >> 8)
                           000F7C  5235 	Sstm8s_tim1$TIM1_ForcedOC4Config$1110 ==.
                                   5236 ; genCall
      00B21B CD 84 23         [ 4] 5237 	call	_assert_failed
      00B21E 5B 06            [ 2] 5238 	addw	sp, #6
                           000F81  5239 	Sstm8s_tim1$TIM1_ForcedOC4Config$1111 ==.
                                   5240 ; genLabel
      00B220                       5241 00104$:
                           000F81  5242 	Sstm8s_tim1$TIM1_ForcedOC4Config$1112 ==.
                                   5243 ;	../SPL/src/stm8s_tim1.c: 1129: TIM1->CCMR4  =  (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_OCM)) 
                                   5244 ; genPointerGet
      00B220 C6 52 5B         [ 1] 5245 	ld	a, 0x525b
                                   5246 ; genAnd
      00B223 A4 8F            [ 1] 5247 	and	a, #0x8f
                           000F86  5248 	Sstm8s_tim1$TIM1_ForcedOC4Config$1113 ==.
                                   5249 ;	../SPL/src/stm8s_tim1.c: 1130: | (uint8_t)TIM1_ForcedAction);
                                   5250 ; genOr
      00B225 1A 03            [ 1] 5251 	or	a, (0x03, sp)
                                   5252 ; genPointerSet
      00B227 C7 52 5B         [ 1] 5253 	ld	0x525b, a
                                   5254 ; genLabel
      00B22A                       5255 00101$:
                           000F8B  5256 	Sstm8s_tim1$TIM1_ForcedOC4Config$1114 ==.
                                   5257 ;	../SPL/src/stm8s_tim1.c: 1131: }
                                   5258 ; genEndFunction
                           000F8B  5259 	Sstm8s_tim1$TIM1_ForcedOC4Config$1115 ==.
                           000F8B  5260 	XG$TIM1_ForcedOC4Config$0$0 ==.
      00B22A 81               [ 4] 5261 	ret
                           000F8C  5262 	Sstm8s_tim1$TIM1_ForcedOC4Config$1116 ==.
                           000F8C  5263 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1117 ==.
                                   5264 ;	../SPL/src/stm8s_tim1.c: 1139: void TIM1_ARRPreloadConfig(FunctionalState NewState)
                                   5265 ; genLabel
                                   5266 ;	-----------------------------------------
                                   5267 ;	 function TIM1_ARRPreloadConfig
                                   5268 ;	-----------------------------------------
                                   5269 ;	Register assignment is optimal.
                                   5270 ;	Stack space usage: 0 bytes.
      00B22B                       5271 _TIM1_ARRPreloadConfig:
                           000F8C  5272 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1118 ==.
                           000F8C  5273 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1119 ==.
                                   5274 ;	../SPL/src/stm8s_tim1.c: 1142: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5275 ; genIfx
      00B22B 0D 03            [ 1] 5276 	tnz	(0x03, sp)
      00B22D 26 03            [ 1] 5277 	jrne	00126$
      00B22F CC B2 49         [ 2] 5278 	jp	00107$
      00B232                       5279 00126$:
                                   5280 ; genCmpEQorNE
      00B232 7B 03            [ 1] 5281 	ld	a, (0x03, sp)
      00B234 4A               [ 1] 5282 	dec	a
      00B235 26 03            [ 1] 5283 	jrne	00128$
      00B237 CC B2 49         [ 2] 5284 	jp	00107$
      00B23A                       5285 00128$:
                           000F9B  5286 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1120 ==.
                                   5287 ; skipping generated iCode
                                   5288 ; skipping iCode since result will be rematerialized
                                   5289 ; skipping iCode since result will be rematerialized
                                   5290 ; genIPush
      00B23A 4B 76            [ 1] 5291 	push	#0x76
                           000F9D  5292 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1121 ==.
      00B23C 4B 04            [ 1] 5293 	push	#0x04
                           000F9F  5294 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1122 ==.
      00B23E 5F               [ 1] 5295 	clrw	x
      00B23F 89               [ 2] 5296 	pushw	x
                           000FA1  5297 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1123 ==.
                                   5298 ; genIPush
      00B240 4B 0E            [ 1] 5299 	push	#<(___str_0+0)
                           000FA3  5300 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1124 ==.
      00B242 4B 81            [ 1] 5301 	push	#((___str_0+0) >> 8)
                           000FA5  5302 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1125 ==.
                                   5303 ; genCall
      00B244 CD 84 23         [ 4] 5304 	call	_assert_failed
      00B247 5B 06            [ 2] 5305 	addw	sp, #6
                           000FAA  5306 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1126 ==.
                                   5307 ; genLabel
      00B249                       5308 00107$:
                           000FAA  5309 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1127 ==.
                                   5310 ;	../SPL/src/stm8s_tim1.c: 1147: TIM1->CR1 |= TIM1_CR1_ARPE;
                                   5311 ; genPointerGet
      00B249 C6 52 50         [ 1] 5312 	ld	a, 0x5250
                           000FAD  5313 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1128 ==.
                                   5314 ;	../SPL/src/stm8s_tim1.c: 1145: if (NewState != DISABLE)
                                   5315 ; genIfx
      00B24C 0D 03            [ 1] 5316 	tnz	(0x03, sp)
      00B24E 26 03            [ 1] 5317 	jrne	00130$
      00B250 CC B2 5B         [ 2] 5318 	jp	00102$
      00B253                       5319 00130$:
                           000FB4  5320 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1129 ==.
                           000FB4  5321 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1130 ==.
                                   5322 ;	../SPL/src/stm8s_tim1.c: 1147: TIM1->CR1 |= TIM1_CR1_ARPE;
                                   5323 ; genOr
      00B253 AA 80            [ 1] 5324 	or	a, #0x80
                                   5325 ; genPointerSet
      00B255 C7 52 50         [ 1] 5326 	ld	0x5250, a
                           000FB9  5327 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1131 ==.
                                   5328 ; genGoto
      00B258 CC B2 60         [ 2] 5329 	jp	00104$
                                   5330 ; genLabel
      00B25B                       5331 00102$:
                           000FBC  5332 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1132 ==.
                           000FBC  5333 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1133 ==.
                                   5334 ;	../SPL/src/stm8s_tim1.c: 1151: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_ARPE);
                                   5335 ; genAnd
      00B25B A4 7F            [ 1] 5336 	and	a, #0x7f
                                   5337 ; genPointerSet
      00B25D C7 52 50         [ 1] 5338 	ld	0x5250, a
                           000FC1  5339 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1134 ==.
                                   5340 ; genLabel
      00B260                       5341 00104$:
                           000FC1  5342 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1135 ==.
                                   5343 ;	../SPL/src/stm8s_tim1.c: 1153: }
                                   5344 ; genEndFunction
                           000FC1  5345 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1136 ==.
                           000FC1  5346 	XG$TIM1_ARRPreloadConfig$0$0 ==.
      00B260 81               [ 4] 5347 	ret
                           000FC2  5348 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1137 ==.
                           000FC2  5349 	Sstm8s_tim1$TIM1_SelectCOM$1138 ==.
                                   5350 ;	../SPL/src/stm8s_tim1.c: 1161: void TIM1_SelectCOM(FunctionalState NewState)
                                   5351 ; genLabel
                                   5352 ;	-----------------------------------------
                                   5353 ;	 function TIM1_SelectCOM
                                   5354 ;	-----------------------------------------
                                   5355 ;	Register assignment is optimal.
                                   5356 ;	Stack space usage: 0 bytes.
      00B261                       5357 _TIM1_SelectCOM:
                           000FC2  5358 	Sstm8s_tim1$TIM1_SelectCOM$1139 ==.
                           000FC2  5359 	Sstm8s_tim1$TIM1_SelectCOM$1140 ==.
                                   5360 ;	../SPL/src/stm8s_tim1.c: 1164: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5361 ; genIfx
      00B261 0D 03            [ 1] 5362 	tnz	(0x03, sp)
      00B263 26 03            [ 1] 5363 	jrne	00126$
      00B265 CC B2 7F         [ 2] 5364 	jp	00107$
      00B268                       5365 00126$:
                                   5366 ; genCmpEQorNE
      00B268 7B 03            [ 1] 5367 	ld	a, (0x03, sp)
      00B26A 4A               [ 1] 5368 	dec	a
      00B26B 26 03            [ 1] 5369 	jrne	00128$
      00B26D CC B2 7F         [ 2] 5370 	jp	00107$
      00B270                       5371 00128$:
                           000FD1  5372 	Sstm8s_tim1$TIM1_SelectCOM$1141 ==.
                                   5373 ; skipping generated iCode
                                   5374 ; skipping iCode since result will be rematerialized
                                   5375 ; skipping iCode since result will be rematerialized
                                   5376 ; genIPush
      00B270 4B 8C            [ 1] 5377 	push	#0x8c
                           000FD3  5378 	Sstm8s_tim1$TIM1_SelectCOM$1142 ==.
      00B272 4B 04            [ 1] 5379 	push	#0x04
                           000FD5  5380 	Sstm8s_tim1$TIM1_SelectCOM$1143 ==.
      00B274 5F               [ 1] 5381 	clrw	x
      00B275 89               [ 2] 5382 	pushw	x
                           000FD7  5383 	Sstm8s_tim1$TIM1_SelectCOM$1144 ==.
                                   5384 ; genIPush
      00B276 4B 0E            [ 1] 5385 	push	#<(___str_0+0)
                           000FD9  5386 	Sstm8s_tim1$TIM1_SelectCOM$1145 ==.
      00B278 4B 81            [ 1] 5387 	push	#((___str_0+0) >> 8)
                           000FDB  5388 	Sstm8s_tim1$TIM1_SelectCOM$1146 ==.
                                   5389 ; genCall
      00B27A CD 84 23         [ 4] 5390 	call	_assert_failed
      00B27D 5B 06            [ 2] 5391 	addw	sp, #6
                           000FE0  5392 	Sstm8s_tim1$TIM1_SelectCOM$1147 ==.
                                   5393 ; genLabel
      00B27F                       5394 00107$:
                           000FE0  5395 	Sstm8s_tim1$TIM1_SelectCOM$1148 ==.
                                   5396 ;	../SPL/src/stm8s_tim1.c: 1169: TIM1->CR2 |= TIM1_CR2_COMS;
                                   5397 ; genPointerGet
      00B27F C6 52 51         [ 1] 5398 	ld	a, 0x5251
                           000FE3  5399 	Sstm8s_tim1$TIM1_SelectCOM$1149 ==.
                                   5400 ;	../SPL/src/stm8s_tim1.c: 1167: if (NewState != DISABLE)
                                   5401 ; genIfx
      00B282 0D 03            [ 1] 5402 	tnz	(0x03, sp)
      00B284 26 03            [ 1] 5403 	jrne	00130$
      00B286 CC B2 91         [ 2] 5404 	jp	00102$
      00B289                       5405 00130$:
                           000FEA  5406 	Sstm8s_tim1$TIM1_SelectCOM$1150 ==.
                           000FEA  5407 	Sstm8s_tim1$TIM1_SelectCOM$1151 ==.
                                   5408 ;	../SPL/src/stm8s_tim1.c: 1169: TIM1->CR2 |= TIM1_CR2_COMS;
                                   5409 ; genOr
      00B289 AA 04            [ 1] 5410 	or	a, #0x04
                                   5411 ; genPointerSet
      00B28B C7 52 51         [ 1] 5412 	ld	0x5251, a
                           000FEF  5413 	Sstm8s_tim1$TIM1_SelectCOM$1152 ==.
                                   5414 ; genGoto
      00B28E CC B2 96         [ 2] 5415 	jp	00104$
                                   5416 ; genLabel
      00B291                       5417 00102$:
                           000FF2  5418 	Sstm8s_tim1$TIM1_SelectCOM$1153 ==.
                           000FF2  5419 	Sstm8s_tim1$TIM1_SelectCOM$1154 ==.
                                   5420 ;	../SPL/src/stm8s_tim1.c: 1173: TIM1->CR2 &= (uint8_t)(~TIM1_CR2_COMS);
                                   5421 ; genAnd
      00B291 A4 FB            [ 1] 5422 	and	a, #0xfb
                                   5423 ; genPointerSet
      00B293 C7 52 51         [ 1] 5424 	ld	0x5251, a
                           000FF7  5425 	Sstm8s_tim1$TIM1_SelectCOM$1155 ==.
                                   5426 ; genLabel
      00B296                       5427 00104$:
                           000FF7  5428 	Sstm8s_tim1$TIM1_SelectCOM$1156 ==.
                                   5429 ;	../SPL/src/stm8s_tim1.c: 1175: }
                                   5430 ; genEndFunction
                           000FF7  5431 	Sstm8s_tim1$TIM1_SelectCOM$1157 ==.
                           000FF7  5432 	XG$TIM1_SelectCOM$0$0 ==.
      00B296 81               [ 4] 5433 	ret
                           000FF8  5434 	Sstm8s_tim1$TIM1_SelectCOM$1158 ==.
                           000FF8  5435 	Sstm8s_tim1$TIM1_CCPreloadControl$1159 ==.
                                   5436 ;	../SPL/src/stm8s_tim1.c: 1183: void TIM1_CCPreloadControl(FunctionalState NewState)
                                   5437 ; genLabel
                                   5438 ;	-----------------------------------------
                                   5439 ;	 function TIM1_CCPreloadControl
                                   5440 ;	-----------------------------------------
                                   5441 ;	Register assignment is optimal.
                                   5442 ;	Stack space usage: 0 bytes.
      00B297                       5443 _TIM1_CCPreloadControl:
                           000FF8  5444 	Sstm8s_tim1$TIM1_CCPreloadControl$1160 ==.
                           000FF8  5445 	Sstm8s_tim1$TIM1_CCPreloadControl$1161 ==.
                                   5446 ;	../SPL/src/stm8s_tim1.c: 1186: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5447 ; genIfx
      00B297 0D 03            [ 1] 5448 	tnz	(0x03, sp)
      00B299 26 03            [ 1] 5449 	jrne	00126$
      00B29B CC B2 B5         [ 2] 5450 	jp	00107$
      00B29E                       5451 00126$:
                                   5452 ; genCmpEQorNE
      00B29E 7B 03            [ 1] 5453 	ld	a, (0x03, sp)
      00B2A0 4A               [ 1] 5454 	dec	a
      00B2A1 26 03            [ 1] 5455 	jrne	00128$
      00B2A3 CC B2 B5         [ 2] 5456 	jp	00107$
      00B2A6                       5457 00128$:
                           001007  5458 	Sstm8s_tim1$TIM1_CCPreloadControl$1162 ==.
                                   5459 ; skipping generated iCode
                                   5460 ; skipping iCode since result will be rematerialized
                                   5461 ; skipping iCode since result will be rematerialized
                                   5462 ; genIPush
      00B2A6 4B A2            [ 1] 5463 	push	#0xa2
                           001009  5464 	Sstm8s_tim1$TIM1_CCPreloadControl$1163 ==.
      00B2A8 4B 04            [ 1] 5465 	push	#0x04
                           00100B  5466 	Sstm8s_tim1$TIM1_CCPreloadControl$1164 ==.
      00B2AA 5F               [ 1] 5467 	clrw	x
      00B2AB 89               [ 2] 5468 	pushw	x
                           00100D  5469 	Sstm8s_tim1$TIM1_CCPreloadControl$1165 ==.
                                   5470 ; genIPush
      00B2AC 4B 0E            [ 1] 5471 	push	#<(___str_0+0)
                           00100F  5472 	Sstm8s_tim1$TIM1_CCPreloadControl$1166 ==.
      00B2AE 4B 81            [ 1] 5473 	push	#((___str_0+0) >> 8)
                           001011  5474 	Sstm8s_tim1$TIM1_CCPreloadControl$1167 ==.
                                   5475 ; genCall
      00B2B0 CD 84 23         [ 4] 5476 	call	_assert_failed
      00B2B3 5B 06            [ 2] 5477 	addw	sp, #6
                           001016  5478 	Sstm8s_tim1$TIM1_CCPreloadControl$1168 ==.
                                   5479 ; genLabel
      00B2B5                       5480 00107$:
                           001016  5481 	Sstm8s_tim1$TIM1_CCPreloadControl$1169 ==.
                                   5482 ;	../SPL/src/stm8s_tim1.c: 1191: TIM1->CR2 |= TIM1_CR2_CCPC;
                                   5483 ; genPointerGet
      00B2B5 C6 52 51         [ 1] 5484 	ld	a, 0x5251
                           001019  5485 	Sstm8s_tim1$TIM1_CCPreloadControl$1170 ==.
                                   5486 ;	../SPL/src/stm8s_tim1.c: 1189: if (NewState != DISABLE)
                                   5487 ; genIfx
      00B2B8 0D 03            [ 1] 5488 	tnz	(0x03, sp)
      00B2BA 26 03            [ 1] 5489 	jrne	00130$
      00B2BC CC B2 C7         [ 2] 5490 	jp	00102$
      00B2BF                       5491 00130$:
                           001020  5492 	Sstm8s_tim1$TIM1_CCPreloadControl$1171 ==.
                           001020  5493 	Sstm8s_tim1$TIM1_CCPreloadControl$1172 ==.
                                   5494 ;	../SPL/src/stm8s_tim1.c: 1191: TIM1->CR2 |= TIM1_CR2_CCPC;
                                   5495 ; genOr
      00B2BF AA 01            [ 1] 5496 	or	a, #0x01
                                   5497 ; genPointerSet
      00B2C1 C7 52 51         [ 1] 5498 	ld	0x5251, a
                           001025  5499 	Sstm8s_tim1$TIM1_CCPreloadControl$1173 ==.
                                   5500 ; genGoto
      00B2C4 CC B2 CC         [ 2] 5501 	jp	00104$
                                   5502 ; genLabel
      00B2C7                       5503 00102$:
                           001028  5504 	Sstm8s_tim1$TIM1_CCPreloadControl$1174 ==.
                           001028  5505 	Sstm8s_tim1$TIM1_CCPreloadControl$1175 ==.
                                   5506 ;	../SPL/src/stm8s_tim1.c: 1195: TIM1->CR2 &= (uint8_t)(~TIM1_CR2_CCPC);
                                   5507 ; genAnd
      00B2C7 A4 FE            [ 1] 5508 	and	a, #0xfe
                                   5509 ; genPointerSet
      00B2C9 C7 52 51         [ 1] 5510 	ld	0x5251, a
                           00102D  5511 	Sstm8s_tim1$TIM1_CCPreloadControl$1176 ==.
                                   5512 ; genLabel
      00B2CC                       5513 00104$:
                           00102D  5514 	Sstm8s_tim1$TIM1_CCPreloadControl$1177 ==.
                                   5515 ;	../SPL/src/stm8s_tim1.c: 1197: }
                                   5516 ; genEndFunction
                           00102D  5517 	Sstm8s_tim1$TIM1_CCPreloadControl$1178 ==.
                           00102D  5518 	XG$TIM1_CCPreloadControl$0$0 ==.
      00B2CC 81               [ 4] 5519 	ret
                           00102E  5520 	Sstm8s_tim1$TIM1_CCPreloadControl$1179 ==.
                           00102E  5521 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1180 ==.
                                   5522 ;	../SPL/src/stm8s_tim1.c: 1205: void TIM1_OC1PreloadConfig(FunctionalState NewState)
                                   5523 ; genLabel
                                   5524 ;	-----------------------------------------
                                   5525 ;	 function TIM1_OC1PreloadConfig
                                   5526 ;	-----------------------------------------
                                   5527 ;	Register assignment is optimal.
                                   5528 ;	Stack space usage: 0 bytes.
      00B2CD                       5529 _TIM1_OC1PreloadConfig:
                           00102E  5530 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1181 ==.
                           00102E  5531 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1182 ==.
                                   5532 ;	../SPL/src/stm8s_tim1.c: 1208: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5533 ; genIfx
      00B2CD 0D 03            [ 1] 5534 	tnz	(0x03, sp)
      00B2CF 26 03            [ 1] 5535 	jrne	00126$
      00B2D1 CC B2 EB         [ 2] 5536 	jp	00107$
      00B2D4                       5537 00126$:
                                   5538 ; genCmpEQorNE
      00B2D4 7B 03            [ 1] 5539 	ld	a, (0x03, sp)
      00B2D6 4A               [ 1] 5540 	dec	a
      00B2D7 26 03            [ 1] 5541 	jrne	00128$
      00B2D9 CC B2 EB         [ 2] 5542 	jp	00107$
      00B2DC                       5543 00128$:
                           00103D  5544 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1183 ==.
                                   5545 ; skipping generated iCode
                                   5546 ; skipping iCode since result will be rematerialized
                                   5547 ; skipping iCode since result will be rematerialized
                                   5548 ; genIPush
      00B2DC 4B B8            [ 1] 5549 	push	#0xb8
                           00103F  5550 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1184 ==.
      00B2DE 4B 04            [ 1] 5551 	push	#0x04
                           001041  5552 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1185 ==.
      00B2E0 5F               [ 1] 5553 	clrw	x
      00B2E1 89               [ 2] 5554 	pushw	x
                           001043  5555 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1186 ==.
                                   5556 ; genIPush
      00B2E2 4B 0E            [ 1] 5557 	push	#<(___str_0+0)
                           001045  5558 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1187 ==.
      00B2E4 4B 81            [ 1] 5559 	push	#((___str_0+0) >> 8)
                           001047  5560 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1188 ==.
                                   5561 ; genCall
      00B2E6 CD 84 23         [ 4] 5562 	call	_assert_failed
      00B2E9 5B 06            [ 2] 5563 	addw	sp, #6
                           00104C  5564 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1189 ==.
                                   5565 ; genLabel
      00B2EB                       5566 00107$:
                           00104C  5567 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1190 ==.
                                   5568 ;	../SPL/src/stm8s_tim1.c: 1213: TIM1->CCMR1 |= TIM1_CCMR_OCxPE;
                                   5569 ; genPointerGet
      00B2EB C6 52 58         [ 1] 5570 	ld	a, 0x5258
                           00104F  5571 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1191 ==.
                                   5572 ;	../SPL/src/stm8s_tim1.c: 1211: if (NewState != DISABLE)
                                   5573 ; genIfx
      00B2EE 0D 03            [ 1] 5574 	tnz	(0x03, sp)
      00B2F0 26 03            [ 1] 5575 	jrne	00130$
      00B2F2 CC B2 FD         [ 2] 5576 	jp	00102$
      00B2F5                       5577 00130$:
                           001056  5578 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1192 ==.
                           001056  5579 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1193 ==.
                                   5580 ;	../SPL/src/stm8s_tim1.c: 1213: TIM1->CCMR1 |= TIM1_CCMR_OCxPE;
                                   5581 ; genOr
      00B2F5 AA 08            [ 1] 5582 	or	a, #0x08
                                   5583 ; genPointerSet
      00B2F7 C7 52 58         [ 1] 5584 	ld	0x5258, a
                           00105B  5585 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1194 ==.
                                   5586 ; genGoto
      00B2FA CC B3 02         [ 2] 5587 	jp	00104$
                                   5588 ; genLabel
      00B2FD                       5589 00102$:
                           00105E  5590 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1195 ==.
                           00105E  5591 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1196 ==.
                                   5592 ;	../SPL/src/stm8s_tim1.c: 1217: TIM1->CCMR1 &= (uint8_t)(~TIM1_CCMR_OCxPE);
                                   5593 ; genAnd
      00B2FD A4 F7            [ 1] 5594 	and	a, #0xf7
                                   5595 ; genPointerSet
      00B2FF C7 52 58         [ 1] 5596 	ld	0x5258, a
                           001063  5597 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1197 ==.
                                   5598 ; genLabel
      00B302                       5599 00104$:
                           001063  5600 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1198 ==.
                                   5601 ;	../SPL/src/stm8s_tim1.c: 1219: }
                                   5602 ; genEndFunction
                           001063  5603 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1199 ==.
                           001063  5604 	XG$TIM1_OC1PreloadConfig$0$0 ==.
      00B302 81               [ 4] 5605 	ret
                           001064  5606 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1200 ==.
                           001064  5607 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1201 ==.
                                   5608 ;	../SPL/src/stm8s_tim1.c: 1227: void TIM1_OC2PreloadConfig(FunctionalState NewState)
                                   5609 ; genLabel
                                   5610 ;	-----------------------------------------
                                   5611 ;	 function TIM1_OC2PreloadConfig
                                   5612 ;	-----------------------------------------
                                   5613 ;	Register assignment is optimal.
                                   5614 ;	Stack space usage: 0 bytes.
      00B303                       5615 _TIM1_OC2PreloadConfig:
                           001064  5616 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1202 ==.
                           001064  5617 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1203 ==.
                                   5618 ;	../SPL/src/stm8s_tim1.c: 1230: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5619 ; genIfx
      00B303 0D 03            [ 1] 5620 	tnz	(0x03, sp)
      00B305 26 03            [ 1] 5621 	jrne	00126$
      00B307 CC B3 21         [ 2] 5622 	jp	00107$
      00B30A                       5623 00126$:
                                   5624 ; genCmpEQorNE
      00B30A 7B 03            [ 1] 5625 	ld	a, (0x03, sp)
      00B30C 4A               [ 1] 5626 	dec	a
      00B30D 26 03            [ 1] 5627 	jrne	00128$
      00B30F CC B3 21         [ 2] 5628 	jp	00107$
      00B312                       5629 00128$:
                           001073  5630 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1204 ==.
                                   5631 ; skipping generated iCode
                                   5632 ; skipping iCode since result will be rematerialized
                                   5633 ; skipping iCode since result will be rematerialized
                                   5634 ; genIPush
      00B312 4B CE            [ 1] 5635 	push	#0xce
                           001075  5636 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1205 ==.
      00B314 4B 04            [ 1] 5637 	push	#0x04
                           001077  5638 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1206 ==.
      00B316 5F               [ 1] 5639 	clrw	x
      00B317 89               [ 2] 5640 	pushw	x
                           001079  5641 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1207 ==.
                                   5642 ; genIPush
      00B318 4B 0E            [ 1] 5643 	push	#<(___str_0+0)
                           00107B  5644 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1208 ==.
      00B31A 4B 81            [ 1] 5645 	push	#((___str_0+0) >> 8)
                           00107D  5646 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1209 ==.
                                   5647 ; genCall
      00B31C CD 84 23         [ 4] 5648 	call	_assert_failed
      00B31F 5B 06            [ 2] 5649 	addw	sp, #6
                           001082  5650 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1210 ==.
                                   5651 ; genLabel
      00B321                       5652 00107$:
                           001082  5653 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1211 ==.
                                   5654 ;	../SPL/src/stm8s_tim1.c: 1235: TIM1->CCMR2 |= TIM1_CCMR_OCxPE;
                                   5655 ; genPointerGet
      00B321 C6 52 59         [ 1] 5656 	ld	a, 0x5259
                           001085  5657 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1212 ==.
                                   5658 ;	../SPL/src/stm8s_tim1.c: 1233: if (NewState != DISABLE)
                                   5659 ; genIfx
      00B324 0D 03            [ 1] 5660 	tnz	(0x03, sp)
      00B326 26 03            [ 1] 5661 	jrne	00130$
      00B328 CC B3 33         [ 2] 5662 	jp	00102$
      00B32B                       5663 00130$:
                           00108C  5664 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1213 ==.
                           00108C  5665 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1214 ==.
                                   5666 ;	../SPL/src/stm8s_tim1.c: 1235: TIM1->CCMR2 |= TIM1_CCMR_OCxPE;
                                   5667 ; genOr
      00B32B AA 08            [ 1] 5668 	or	a, #0x08
                                   5669 ; genPointerSet
      00B32D C7 52 59         [ 1] 5670 	ld	0x5259, a
                           001091  5671 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1215 ==.
                                   5672 ; genGoto
      00B330 CC B3 38         [ 2] 5673 	jp	00104$
                                   5674 ; genLabel
      00B333                       5675 00102$:
                           001094  5676 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1216 ==.
                           001094  5677 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1217 ==.
                                   5678 ;	../SPL/src/stm8s_tim1.c: 1239: TIM1->CCMR2 &= (uint8_t)(~TIM1_CCMR_OCxPE);
                                   5679 ; genAnd
      00B333 A4 F7            [ 1] 5680 	and	a, #0xf7
                                   5681 ; genPointerSet
      00B335 C7 52 59         [ 1] 5682 	ld	0x5259, a
                           001099  5683 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1218 ==.
                                   5684 ; genLabel
      00B338                       5685 00104$:
                           001099  5686 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1219 ==.
                                   5687 ;	../SPL/src/stm8s_tim1.c: 1241: }
                                   5688 ; genEndFunction
                           001099  5689 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1220 ==.
                           001099  5690 	XG$TIM1_OC2PreloadConfig$0$0 ==.
      00B338 81               [ 4] 5691 	ret
                           00109A  5692 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1221 ==.
                           00109A  5693 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1222 ==.
                                   5694 ;	../SPL/src/stm8s_tim1.c: 1249: void TIM1_OC3PreloadConfig(FunctionalState NewState)
                                   5695 ; genLabel
                                   5696 ;	-----------------------------------------
                                   5697 ;	 function TIM1_OC3PreloadConfig
                                   5698 ;	-----------------------------------------
                                   5699 ;	Register assignment is optimal.
                                   5700 ;	Stack space usage: 0 bytes.
      00B339                       5701 _TIM1_OC3PreloadConfig:
                           00109A  5702 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1223 ==.
                           00109A  5703 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1224 ==.
                                   5704 ;	../SPL/src/stm8s_tim1.c: 1252: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5705 ; genIfx
      00B339 0D 03            [ 1] 5706 	tnz	(0x03, sp)
      00B33B 26 03            [ 1] 5707 	jrne	00126$
      00B33D CC B3 57         [ 2] 5708 	jp	00107$
      00B340                       5709 00126$:
                                   5710 ; genCmpEQorNE
      00B340 7B 03            [ 1] 5711 	ld	a, (0x03, sp)
      00B342 4A               [ 1] 5712 	dec	a
      00B343 26 03            [ 1] 5713 	jrne	00128$
      00B345 CC B3 57         [ 2] 5714 	jp	00107$
      00B348                       5715 00128$:
                           0010A9  5716 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1225 ==.
                                   5717 ; skipping generated iCode
                                   5718 ; skipping iCode since result will be rematerialized
                                   5719 ; skipping iCode since result will be rematerialized
                                   5720 ; genIPush
      00B348 4B E4            [ 1] 5721 	push	#0xe4
                           0010AB  5722 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1226 ==.
      00B34A 4B 04            [ 1] 5723 	push	#0x04
                           0010AD  5724 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1227 ==.
      00B34C 5F               [ 1] 5725 	clrw	x
      00B34D 89               [ 2] 5726 	pushw	x
                           0010AF  5727 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1228 ==.
                                   5728 ; genIPush
      00B34E 4B 0E            [ 1] 5729 	push	#<(___str_0+0)
                           0010B1  5730 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1229 ==.
      00B350 4B 81            [ 1] 5731 	push	#((___str_0+0) >> 8)
                           0010B3  5732 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1230 ==.
                                   5733 ; genCall
      00B352 CD 84 23         [ 4] 5734 	call	_assert_failed
      00B355 5B 06            [ 2] 5735 	addw	sp, #6
                           0010B8  5736 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1231 ==.
                                   5737 ; genLabel
      00B357                       5738 00107$:
                           0010B8  5739 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1232 ==.
                                   5740 ;	../SPL/src/stm8s_tim1.c: 1257: TIM1->CCMR3 |= TIM1_CCMR_OCxPE;
                                   5741 ; genPointerGet
      00B357 C6 52 5A         [ 1] 5742 	ld	a, 0x525a
                           0010BB  5743 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1233 ==.
                                   5744 ;	../SPL/src/stm8s_tim1.c: 1255: if (NewState != DISABLE)
                                   5745 ; genIfx
      00B35A 0D 03            [ 1] 5746 	tnz	(0x03, sp)
      00B35C 26 03            [ 1] 5747 	jrne	00130$
      00B35E CC B3 69         [ 2] 5748 	jp	00102$
      00B361                       5749 00130$:
                           0010C2  5750 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1234 ==.
                           0010C2  5751 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1235 ==.
                                   5752 ;	../SPL/src/stm8s_tim1.c: 1257: TIM1->CCMR3 |= TIM1_CCMR_OCxPE;
                                   5753 ; genOr
      00B361 AA 08            [ 1] 5754 	or	a, #0x08
                                   5755 ; genPointerSet
      00B363 C7 52 5A         [ 1] 5756 	ld	0x525a, a
                           0010C7  5757 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1236 ==.
                                   5758 ; genGoto
      00B366 CC B3 6E         [ 2] 5759 	jp	00104$
                                   5760 ; genLabel
      00B369                       5761 00102$:
                           0010CA  5762 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1237 ==.
                           0010CA  5763 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1238 ==.
                                   5764 ;	../SPL/src/stm8s_tim1.c: 1261: TIM1->CCMR3 &= (uint8_t)(~TIM1_CCMR_OCxPE);
                                   5765 ; genAnd
      00B369 A4 F7            [ 1] 5766 	and	a, #0xf7
                                   5767 ; genPointerSet
      00B36B C7 52 5A         [ 1] 5768 	ld	0x525a, a
                           0010CF  5769 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1239 ==.
                                   5770 ; genLabel
      00B36E                       5771 00104$:
                           0010CF  5772 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1240 ==.
                                   5773 ;	../SPL/src/stm8s_tim1.c: 1263: }
                                   5774 ; genEndFunction
                           0010CF  5775 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1241 ==.
                           0010CF  5776 	XG$TIM1_OC3PreloadConfig$0$0 ==.
      00B36E 81               [ 4] 5777 	ret
                           0010D0  5778 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1242 ==.
                           0010D0  5779 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1243 ==.
                                   5780 ;	../SPL/src/stm8s_tim1.c: 1271: void TIM1_OC4PreloadConfig(FunctionalState NewState)
                                   5781 ; genLabel
                                   5782 ;	-----------------------------------------
                                   5783 ;	 function TIM1_OC4PreloadConfig
                                   5784 ;	-----------------------------------------
                                   5785 ;	Register assignment is optimal.
                                   5786 ;	Stack space usage: 0 bytes.
      00B36F                       5787 _TIM1_OC4PreloadConfig:
                           0010D0  5788 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1244 ==.
                           0010D0  5789 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1245 ==.
                                   5790 ;	../SPL/src/stm8s_tim1.c: 1274: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5791 ; genIfx
      00B36F 0D 03            [ 1] 5792 	tnz	(0x03, sp)
      00B371 26 03            [ 1] 5793 	jrne	00126$
      00B373 CC B3 8D         [ 2] 5794 	jp	00107$
      00B376                       5795 00126$:
                                   5796 ; genCmpEQorNE
      00B376 7B 03            [ 1] 5797 	ld	a, (0x03, sp)
      00B378 4A               [ 1] 5798 	dec	a
      00B379 26 03            [ 1] 5799 	jrne	00128$
      00B37B CC B3 8D         [ 2] 5800 	jp	00107$
      00B37E                       5801 00128$:
                           0010DF  5802 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1246 ==.
                                   5803 ; skipping generated iCode
                                   5804 ; skipping iCode since result will be rematerialized
                                   5805 ; skipping iCode since result will be rematerialized
                                   5806 ; genIPush
      00B37E 4B FA            [ 1] 5807 	push	#0xfa
                           0010E1  5808 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1247 ==.
      00B380 4B 04            [ 1] 5809 	push	#0x04
                           0010E3  5810 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1248 ==.
      00B382 5F               [ 1] 5811 	clrw	x
      00B383 89               [ 2] 5812 	pushw	x
                           0010E5  5813 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1249 ==.
                                   5814 ; genIPush
      00B384 4B 0E            [ 1] 5815 	push	#<(___str_0+0)
                           0010E7  5816 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1250 ==.
      00B386 4B 81            [ 1] 5817 	push	#((___str_0+0) >> 8)
                           0010E9  5818 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1251 ==.
                                   5819 ; genCall
      00B388 CD 84 23         [ 4] 5820 	call	_assert_failed
      00B38B 5B 06            [ 2] 5821 	addw	sp, #6
                           0010EE  5822 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1252 ==.
                                   5823 ; genLabel
      00B38D                       5824 00107$:
                           0010EE  5825 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1253 ==.
                                   5826 ;	../SPL/src/stm8s_tim1.c: 1279: TIM1->CCMR4 |= TIM1_CCMR_OCxPE;
                                   5827 ; genPointerGet
      00B38D C6 52 5B         [ 1] 5828 	ld	a, 0x525b
                           0010F1  5829 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1254 ==.
                                   5830 ;	../SPL/src/stm8s_tim1.c: 1277: if (NewState != DISABLE)
                                   5831 ; genIfx
      00B390 0D 03            [ 1] 5832 	tnz	(0x03, sp)
      00B392 26 03            [ 1] 5833 	jrne	00130$
      00B394 CC B3 9F         [ 2] 5834 	jp	00102$
      00B397                       5835 00130$:
                           0010F8  5836 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1255 ==.
                           0010F8  5837 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1256 ==.
                                   5838 ;	../SPL/src/stm8s_tim1.c: 1279: TIM1->CCMR4 |= TIM1_CCMR_OCxPE;
                                   5839 ; genOr
      00B397 AA 08            [ 1] 5840 	or	a, #0x08
                                   5841 ; genPointerSet
      00B399 C7 52 5B         [ 1] 5842 	ld	0x525b, a
                           0010FD  5843 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1257 ==.
                                   5844 ; genGoto
      00B39C CC B3 A4         [ 2] 5845 	jp	00104$
                                   5846 ; genLabel
      00B39F                       5847 00102$:
                           001100  5848 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1258 ==.
                           001100  5849 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1259 ==.
                                   5850 ;	../SPL/src/stm8s_tim1.c: 1283: TIM1->CCMR4 &= (uint8_t)(~TIM1_CCMR_OCxPE);
                                   5851 ; genAnd
      00B39F A4 F7            [ 1] 5852 	and	a, #0xf7
                                   5853 ; genPointerSet
      00B3A1 C7 52 5B         [ 1] 5854 	ld	0x525b, a
                           001105  5855 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1260 ==.
                                   5856 ; genLabel
      00B3A4                       5857 00104$:
                           001105  5858 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1261 ==.
                                   5859 ;	../SPL/src/stm8s_tim1.c: 1285: }
                                   5860 ; genEndFunction
                           001105  5861 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1262 ==.
                           001105  5862 	XG$TIM1_OC4PreloadConfig$0$0 ==.
      00B3A4 81               [ 4] 5863 	ret
                           001106  5864 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1263 ==.
                           001106  5865 	Sstm8s_tim1$TIM1_OC1FastConfig$1264 ==.
                                   5866 ;	../SPL/src/stm8s_tim1.c: 1293: void TIM1_OC1FastConfig(FunctionalState NewState)
                                   5867 ; genLabel
                                   5868 ;	-----------------------------------------
                                   5869 ;	 function TIM1_OC1FastConfig
                                   5870 ;	-----------------------------------------
                                   5871 ;	Register assignment is optimal.
                                   5872 ;	Stack space usage: 0 bytes.
      00B3A5                       5873 _TIM1_OC1FastConfig:
                           001106  5874 	Sstm8s_tim1$TIM1_OC1FastConfig$1265 ==.
                           001106  5875 	Sstm8s_tim1$TIM1_OC1FastConfig$1266 ==.
                                   5876 ;	../SPL/src/stm8s_tim1.c: 1296: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5877 ; genIfx
      00B3A5 0D 03            [ 1] 5878 	tnz	(0x03, sp)
      00B3A7 26 03            [ 1] 5879 	jrne	00126$
      00B3A9 CC B3 C3         [ 2] 5880 	jp	00107$
      00B3AC                       5881 00126$:
                                   5882 ; genCmpEQorNE
      00B3AC 7B 03            [ 1] 5883 	ld	a, (0x03, sp)
      00B3AE 4A               [ 1] 5884 	dec	a
      00B3AF 26 03            [ 1] 5885 	jrne	00128$
      00B3B1 CC B3 C3         [ 2] 5886 	jp	00107$
      00B3B4                       5887 00128$:
                           001115  5888 	Sstm8s_tim1$TIM1_OC1FastConfig$1267 ==.
                                   5889 ; skipping generated iCode
                                   5890 ; skipping iCode since result will be rematerialized
                                   5891 ; skipping iCode since result will be rematerialized
                                   5892 ; genIPush
      00B3B4 4B 10            [ 1] 5893 	push	#0x10
                           001117  5894 	Sstm8s_tim1$TIM1_OC1FastConfig$1268 ==.
      00B3B6 4B 05            [ 1] 5895 	push	#0x05
                           001119  5896 	Sstm8s_tim1$TIM1_OC1FastConfig$1269 ==.
      00B3B8 5F               [ 1] 5897 	clrw	x
      00B3B9 89               [ 2] 5898 	pushw	x
                           00111B  5899 	Sstm8s_tim1$TIM1_OC1FastConfig$1270 ==.
                                   5900 ; genIPush
      00B3BA 4B 0E            [ 1] 5901 	push	#<(___str_0+0)
                           00111D  5902 	Sstm8s_tim1$TIM1_OC1FastConfig$1271 ==.
      00B3BC 4B 81            [ 1] 5903 	push	#((___str_0+0) >> 8)
                           00111F  5904 	Sstm8s_tim1$TIM1_OC1FastConfig$1272 ==.
                                   5905 ; genCall
      00B3BE CD 84 23         [ 4] 5906 	call	_assert_failed
      00B3C1 5B 06            [ 2] 5907 	addw	sp, #6
                           001124  5908 	Sstm8s_tim1$TIM1_OC1FastConfig$1273 ==.
                                   5909 ; genLabel
      00B3C3                       5910 00107$:
                           001124  5911 	Sstm8s_tim1$TIM1_OC1FastConfig$1274 ==.
                                   5912 ;	../SPL/src/stm8s_tim1.c: 1301: TIM1->CCMR1 |= TIM1_CCMR_OCxFE;
                                   5913 ; genPointerGet
      00B3C3 C6 52 58         [ 1] 5914 	ld	a, 0x5258
                           001127  5915 	Sstm8s_tim1$TIM1_OC1FastConfig$1275 ==.
                                   5916 ;	../SPL/src/stm8s_tim1.c: 1299: if (NewState != DISABLE)
                                   5917 ; genIfx
      00B3C6 0D 03            [ 1] 5918 	tnz	(0x03, sp)
      00B3C8 26 03            [ 1] 5919 	jrne	00130$
      00B3CA CC B3 D5         [ 2] 5920 	jp	00102$
      00B3CD                       5921 00130$:
                           00112E  5922 	Sstm8s_tim1$TIM1_OC1FastConfig$1276 ==.
                           00112E  5923 	Sstm8s_tim1$TIM1_OC1FastConfig$1277 ==.
                                   5924 ;	../SPL/src/stm8s_tim1.c: 1301: TIM1->CCMR1 |= TIM1_CCMR_OCxFE;
                                   5925 ; genOr
      00B3CD AA 04            [ 1] 5926 	or	a, #0x04
                                   5927 ; genPointerSet
      00B3CF C7 52 58         [ 1] 5928 	ld	0x5258, a
                           001133  5929 	Sstm8s_tim1$TIM1_OC1FastConfig$1278 ==.
                                   5930 ; genGoto
      00B3D2 CC B3 DA         [ 2] 5931 	jp	00104$
                                   5932 ; genLabel
      00B3D5                       5933 00102$:
                           001136  5934 	Sstm8s_tim1$TIM1_OC1FastConfig$1279 ==.
                           001136  5935 	Sstm8s_tim1$TIM1_OC1FastConfig$1280 ==.
                                   5936 ;	../SPL/src/stm8s_tim1.c: 1305: TIM1->CCMR1 &= (uint8_t)(~TIM1_CCMR_OCxFE);
                                   5937 ; genAnd
      00B3D5 A4 FB            [ 1] 5938 	and	a, #0xfb
                                   5939 ; genPointerSet
      00B3D7 C7 52 58         [ 1] 5940 	ld	0x5258, a
                           00113B  5941 	Sstm8s_tim1$TIM1_OC1FastConfig$1281 ==.
                                   5942 ; genLabel
      00B3DA                       5943 00104$:
                           00113B  5944 	Sstm8s_tim1$TIM1_OC1FastConfig$1282 ==.
                                   5945 ;	../SPL/src/stm8s_tim1.c: 1307: }
                                   5946 ; genEndFunction
                           00113B  5947 	Sstm8s_tim1$TIM1_OC1FastConfig$1283 ==.
                           00113B  5948 	XG$TIM1_OC1FastConfig$0$0 ==.
      00B3DA 81               [ 4] 5949 	ret
                           00113C  5950 	Sstm8s_tim1$TIM1_OC1FastConfig$1284 ==.
                           00113C  5951 	Sstm8s_tim1$TIM1_OC2FastConfig$1285 ==.
                                   5952 ;	../SPL/src/stm8s_tim1.c: 1315: void TIM1_OC2FastConfig(FunctionalState NewState)
                                   5953 ; genLabel
                                   5954 ;	-----------------------------------------
                                   5955 ;	 function TIM1_OC2FastConfig
                                   5956 ;	-----------------------------------------
                                   5957 ;	Register assignment is optimal.
                                   5958 ;	Stack space usage: 0 bytes.
      00B3DB                       5959 _TIM1_OC2FastConfig:
                           00113C  5960 	Sstm8s_tim1$TIM1_OC2FastConfig$1286 ==.
                           00113C  5961 	Sstm8s_tim1$TIM1_OC2FastConfig$1287 ==.
                                   5962 ;	../SPL/src/stm8s_tim1.c: 1318: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5963 ; genIfx
      00B3DB 0D 03            [ 1] 5964 	tnz	(0x03, sp)
      00B3DD 26 03            [ 1] 5965 	jrne	00126$
      00B3DF CC B3 F9         [ 2] 5966 	jp	00107$
      00B3E2                       5967 00126$:
                                   5968 ; genCmpEQorNE
      00B3E2 7B 03            [ 1] 5969 	ld	a, (0x03, sp)
      00B3E4 4A               [ 1] 5970 	dec	a
      00B3E5 26 03            [ 1] 5971 	jrne	00128$
      00B3E7 CC B3 F9         [ 2] 5972 	jp	00107$
      00B3EA                       5973 00128$:
                           00114B  5974 	Sstm8s_tim1$TIM1_OC2FastConfig$1288 ==.
                                   5975 ; skipping generated iCode
                                   5976 ; skipping iCode since result will be rematerialized
                                   5977 ; skipping iCode since result will be rematerialized
                                   5978 ; genIPush
      00B3EA 4B 26            [ 1] 5979 	push	#0x26
                           00114D  5980 	Sstm8s_tim1$TIM1_OC2FastConfig$1289 ==.
      00B3EC 4B 05            [ 1] 5981 	push	#0x05
                           00114F  5982 	Sstm8s_tim1$TIM1_OC2FastConfig$1290 ==.
      00B3EE 5F               [ 1] 5983 	clrw	x
      00B3EF 89               [ 2] 5984 	pushw	x
                           001151  5985 	Sstm8s_tim1$TIM1_OC2FastConfig$1291 ==.
                                   5986 ; genIPush
      00B3F0 4B 0E            [ 1] 5987 	push	#<(___str_0+0)
                           001153  5988 	Sstm8s_tim1$TIM1_OC2FastConfig$1292 ==.
      00B3F2 4B 81            [ 1] 5989 	push	#((___str_0+0) >> 8)
                           001155  5990 	Sstm8s_tim1$TIM1_OC2FastConfig$1293 ==.
                                   5991 ; genCall
      00B3F4 CD 84 23         [ 4] 5992 	call	_assert_failed
      00B3F7 5B 06            [ 2] 5993 	addw	sp, #6
                           00115A  5994 	Sstm8s_tim1$TIM1_OC2FastConfig$1294 ==.
                                   5995 ; genLabel
      00B3F9                       5996 00107$:
                           00115A  5997 	Sstm8s_tim1$TIM1_OC2FastConfig$1295 ==.
                                   5998 ;	../SPL/src/stm8s_tim1.c: 1323: TIM1->CCMR2 |= TIM1_CCMR_OCxFE;
                                   5999 ; genPointerGet
      00B3F9 C6 52 59         [ 1] 6000 	ld	a, 0x5259
                           00115D  6001 	Sstm8s_tim1$TIM1_OC2FastConfig$1296 ==.
                                   6002 ;	../SPL/src/stm8s_tim1.c: 1321: if (NewState != DISABLE)
                                   6003 ; genIfx
      00B3FC 0D 03            [ 1] 6004 	tnz	(0x03, sp)
      00B3FE 26 03            [ 1] 6005 	jrne	00130$
      00B400 CC B4 0B         [ 2] 6006 	jp	00102$
      00B403                       6007 00130$:
                           001164  6008 	Sstm8s_tim1$TIM1_OC2FastConfig$1297 ==.
                           001164  6009 	Sstm8s_tim1$TIM1_OC2FastConfig$1298 ==.
                                   6010 ;	../SPL/src/stm8s_tim1.c: 1323: TIM1->CCMR2 |= TIM1_CCMR_OCxFE;
                                   6011 ; genOr
      00B403 AA 04            [ 1] 6012 	or	a, #0x04
                                   6013 ; genPointerSet
      00B405 C7 52 59         [ 1] 6014 	ld	0x5259, a
                           001169  6015 	Sstm8s_tim1$TIM1_OC2FastConfig$1299 ==.
                                   6016 ; genGoto
      00B408 CC B4 10         [ 2] 6017 	jp	00104$
                                   6018 ; genLabel
      00B40B                       6019 00102$:
                           00116C  6020 	Sstm8s_tim1$TIM1_OC2FastConfig$1300 ==.
                           00116C  6021 	Sstm8s_tim1$TIM1_OC2FastConfig$1301 ==.
                                   6022 ;	../SPL/src/stm8s_tim1.c: 1327: TIM1->CCMR2 &= (uint8_t)(~TIM1_CCMR_OCxFE);
                                   6023 ; genAnd
      00B40B A4 FB            [ 1] 6024 	and	a, #0xfb
                                   6025 ; genPointerSet
      00B40D C7 52 59         [ 1] 6026 	ld	0x5259, a
                           001171  6027 	Sstm8s_tim1$TIM1_OC2FastConfig$1302 ==.
                                   6028 ; genLabel
      00B410                       6029 00104$:
                           001171  6030 	Sstm8s_tim1$TIM1_OC2FastConfig$1303 ==.
                                   6031 ;	../SPL/src/stm8s_tim1.c: 1329: }
                                   6032 ; genEndFunction
                           001171  6033 	Sstm8s_tim1$TIM1_OC2FastConfig$1304 ==.
                           001171  6034 	XG$TIM1_OC2FastConfig$0$0 ==.
      00B410 81               [ 4] 6035 	ret
                           001172  6036 	Sstm8s_tim1$TIM1_OC2FastConfig$1305 ==.
                           001172  6037 	Sstm8s_tim1$TIM1_OC3FastConfig$1306 ==.
                                   6038 ;	../SPL/src/stm8s_tim1.c: 1337: void TIM1_OC3FastConfig(FunctionalState NewState)
                                   6039 ; genLabel
                                   6040 ;	-----------------------------------------
                                   6041 ;	 function TIM1_OC3FastConfig
                                   6042 ;	-----------------------------------------
                                   6043 ;	Register assignment is optimal.
                                   6044 ;	Stack space usage: 0 bytes.
      00B411                       6045 _TIM1_OC3FastConfig:
                           001172  6046 	Sstm8s_tim1$TIM1_OC3FastConfig$1307 ==.
                           001172  6047 	Sstm8s_tim1$TIM1_OC3FastConfig$1308 ==.
                                   6048 ;	../SPL/src/stm8s_tim1.c: 1340: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   6049 ; genIfx
      00B411 0D 03            [ 1] 6050 	tnz	(0x03, sp)
      00B413 26 03            [ 1] 6051 	jrne	00126$
      00B415 CC B4 2F         [ 2] 6052 	jp	00107$
      00B418                       6053 00126$:
                                   6054 ; genCmpEQorNE
      00B418 7B 03            [ 1] 6055 	ld	a, (0x03, sp)
      00B41A 4A               [ 1] 6056 	dec	a
      00B41B 26 03            [ 1] 6057 	jrne	00128$
      00B41D CC B4 2F         [ 2] 6058 	jp	00107$
      00B420                       6059 00128$:
                           001181  6060 	Sstm8s_tim1$TIM1_OC3FastConfig$1309 ==.
                                   6061 ; skipping generated iCode
                                   6062 ; skipping iCode since result will be rematerialized
                                   6063 ; skipping iCode since result will be rematerialized
                                   6064 ; genIPush
      00B420 4B 3C            [ 1] 6065 	push	#0x3c
                           001183  6066 	Sstm8s_tim1$TIM1_OC3FastConfig$1310 ==.
      00B422 4B 05            [ 1] 6067 	push	#0x05
                           001185  6068 	Sstm8s_tim1$TIM1_OC3FastConfig$1311 ==.
      00B424 5F               [ 1] 6069 	clrw	x
      00B425 89               [ 2] 6070 	pushw	x
                           001187  6071 	Sstm8s_tim1$TIM1_OC3FastConfig$1312 ==.
                                   6072 ; genIPush
      00B426 4B 0E            [ 1] 6073 	push	#<(___str_0+0)
                           001189  6074 	Sstm8s_tim1$TIM1_OC3FastConfig$1313 ==.
      00B428 4B 81            [ 1] 6075 	push	#((___str_0+0) >> 8)
                           00118B  6076 	Sstm8s_tim1$TIM1_OC3FastConfig$1314 ==.
                                   6077 ; genCall
      00B42A CD 84 23         [ 4] 6078 	call	_assert_failed
      00B42D 5B 06            [ 2] 6079 	addw	sp, #6
                           001190  6080 	Sstm8s_tim1$TIM1_OC3FastConfig$1315 ==.
                                   6081 ; genLabel
      00B42F                       6082 00107$:
                           001190  6083 	Sstm8s_tim1$TIM1_OC3FastConfig$1316 ==.
                                   6084 ;	../SPL/src/stm8s_tim1.c: 1345: TIM1->CCMR3 |= TIM1_CCMR_OCxFE;
                                   6085 ; genPointerGet
      00B42F C6 52 5A         [ 1] 6086 	ld	a, 0x525a
                           001193  6087 	Sstm8s_tim1$TIM1_OC3FastConfig$1317 ==.
                                   6088 ;	../SPL/src/stm8s_tim1.c: 1343: if (NewState != DISABLE)
                                   6089 ; genIfx
      00B432 0D 03            [ 1] 6090 	tnz	(0x03, sp)
      00B434 26 03            [ 1] 6091 	jrne	00130$
      00B436 CC B4 41         [ 2] 6092 	jp	00102$
      00B439                       6093 00130$:
                           00119A  6094 	Sstm8s_tim1$TIM1_OC3FastConfig$1318 ==.
                           00119A  6095 	Sstm8s_tim1$TIM1_OC3FastConfig$1319 ==.
                                   6096 ;	../SPL/src/stm8s_tim1.c: 1345: TIM1->CCMR3 |= TIM1_CCMR_OCxFE;
                                   6097 ; genOr
      00B439 AA 04            [ 1] 6098 	or	a, #0x04
                                   6099 ; genPointerSet
      00B43B C7 52 5A         [ 1] 6100 	ld	0x525a, a
                           00119F  6101 	Sstm8s_tim1$TIM1_OC3FastConfig$1320 ==.
                                   6102 ; genGoto
      00B43E CC B4 46         [ 2] 6103 	jp	00104$
                                   6104 ; genLabel
      00B441                       6105 00102$:
                           0011A2  6106 	Sstm8s_tim1$TIM1_OC3FastConfig$1321 ==.
                           0011A2  6107 	Sstm8s_tim1$TIM1_OC3FastConfig$1322 ==.
                                   6108 ;	../SPL/src/stm8s_tim1.c: 1349: TIM1->CCMR3 &= (uint8_t)(~TIM1_CCMR_OCxFE);
                                   6109 ; genAnd
      00B441 A4 FB            [ 1] 6110 	and	a, #0xfb
                                   6111 ; genPointerSet
      00B443 C7 52 5A         [ 1] 6112 	ld	0x525a, a
                           0011A7  6113 	Sstm8s_tim1$TIM1_OC3FastConfig$1323 ==.
                                   6114 ; genLabel
      00B446                       6115 00104$:
                           0011A7  6116 	Sstm8s_tim1$TIM1_OC3FastConfig$1324 ==.
                                   6117 ;	../SPL/src/stm8s_tim1.c: 1351: }
                                   6118 ; genEndFunction
                           0011A7  6119 	Sstm8s_tim1$TIM1_OC3FastConfig$1325 ==.
                           0011A7  6120 	XG$TIM1_OC3FastConfig$0$0 ==.
      00B446 81               [ 4] 6121 	ret
                           0011A8  6122 	Sstm8s_tim1$TIM1_OC3FastConfig$1326 ==.
                           0011A8  6123 	Sstm8s_tim1$TIM1_OC4FastConfig$1327 ==.
                                   6124 ;	../SPL/src/stm8s_tim1.c: 1359: void TIM1_OC4FastConfig(FunctionalState NewState)
                                   6125 ; genLabel
                                   6126 ;	-----------------------------------------
                                   6127 ;	 function TIM1_OC4FastConfig
                                   6128 ;	-----------------------------------------
                                   6129 ;	Register assignment is optimal.
                                   6130 ;	Stack space usage: 0 bytes.
      00B447                       6131 _TIM1_OC4FastConfig:
                           0011A8  6132 	Sstm8s_tim1$TIM1_OC4FastConfig$1328 ==.
                           0011A8  6133 	Sstm8s_tim1$TIM1_OC4FastConfig$1329 ==.
                                   6134 ;	../SPL/src/stm8s_tim1.c: 1362: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   6135 ; genIfx
      00B447 0D 03            [ 1] 6136 	tnz	(0x03, sp)
      00B449 26 03            [ 1] 6137 	jrne	00126$
      00B44B CC B4 65         [ 2] 6138 	jp	00107$
      00B44E                       6139 00126$:
                                   6140 ; genCmpEQorNE
      00B44E 7B 03            [ 1] 6141 	ld	a, (0x03, sp)
      00B450 4A               [ 1] 6142 	dec	a
      00B451 26 03            [ 1] 6143 	jrne	00128$
      00B453 CC B4 65         [ 2] 6144 	jp	00107$
      00B456                       6145 00128$:
                           0011B7  6146 	Sstm8s_tim1$TIM1_OC4FastConfig$1330 ==.
                                   6147 ; skipping generated iCode
                                   6148 ; skipping iCode since result will be rematerialized
                                   6149 ; skipping iCode since result will be rematerialized
                                   6150 ; genIPush
      00B456 4B 52            [ 1] 6151 	push	#0x52
                           0011B9  6152 	Sstm8s_tim1$TIM1_OC4FastConfig$1331 ==.
      00B458 4B 05            [ 1] 6153 	push	#0x05
                           0011BB  6154 	Sstm8s_tim1$TIM1_OC4FastConfig$1332 ==.
      00B45A 5F               [ 1] 6155 	clrw	x
      00B45B 89               [ 2] 6156 	pushw	x
                           0011BD  6157 	Sstm8s_tim1$TIM1_OC4FastConfig$1333 ==.
                                   6158 ; genIPush
      00B45C 4B 0E            [ 1] 6159 	push	#<(___str_0+0)
                           0011BF  6160 	Sstm8s_tim1$TIM1_OC4FastConfig$1334 ==.
      00B45E 4B 81            [ 1] 6161 	push	#((___str_0+0) >> 8)
                           0011C1  6162 	Sstm8s_tim1$TIM1_OC4FastConfig$1335 ==.
                                   6163 ; genCall
      00B460 CD 84 23         [ 4] 6164 	call	_assert_failed
      00B463 5B 06            [ 2] 6165 	addw	sp, #6
                           0011C6  6166 	Sstm8s_tim1$TIM1_OC4FastConfig$1336 ==.
                                   6167 ; genLabel
      00B465                       6168 00107$:
                           0011C6  6169 	Sstm8s_tim1$TIM1_OC4FastConfig$1337 ==.
                                   6170 ;	../SPL/src/stm8s_tim1.c: 1367: TIM1->CCMR4 |= TIM1_CCMR_OCxFE;
                                   6171 ; genPointerGet
      00B465 C6 52 5B         [ 1] 6172 	ld	a, 0x525b
                           0011C9  6173 	Sstm8s_tim1$TIM1_OC4FastConfig$1338 ==.
                                   6174 ;	../SPL/src/stm8s_tim1.c: 1365: if (NewState != DISABLE)
                                   6175 ; genIfx
      00B468 0D 03            [ 1] 6176 	tnz	(0x03, sp)
      00B46A 26 03            [ 1] 6177 	jrne	00130$
      00B46C CC B4 77         [ 2] 6178 	jp	00102$
      00B46F                       6179 00130$:
                           0011D0  6180 	Sstm8s_tim1$TIM1_OC4FastConfig$1339 ==.
                           0011D0  6181 	Sstm8s_tim1$TIM1_OC4FastConfig$1340 ==.
                                   6182 ;	../SPL/src/stm8s_tim1.c: 1367: TIM1->CCMR4 |= TIM1_CCMR_OCxFE;
                                   6183 ; genOr
      00B46F AA 04            [ 1] 6184 	or	a, #0x04
                                   6185 ; genPointerSet
      00B471 C7 52 5B         [ 1] 6186 	ld	0x525b, a
                           0011D5  6187 	Sstm8s_tim1$TIM1_OC4FastConfig$1341 ==.
                                   6188 ; genGoto
      00B474 CC B4 7C         [ 2] 6189 	jp	00104$
                                   6190 ; genLabel
      00B477                       6191 00102$:
                           0011D8  6192 	Sstm8s_tim1$TIM1_OC4FastConfig$1342 ==.
                           0011D8  6193 	Sstm8s_tim1$TIM1_OC4FastConfig$1343 ==.
                                   6194 ;	../SPL/src/stm8s_tim1.c: 1371: TIM1->CCMR4 &= (uint8_t)(~TIM1_CCMR_OCxFE);
                                   6195 ; genAnd
      00B477 A4 FB            [ 1] 6196 	and	a, #0xfb
                                   6197 ; genPointerSet
      00B479 C7 52 5B         [ 1] 6198 	ld	0x525b, a
                           0011DD  6199 	Sstm8s_tim1$TIM1_OC4FastConfig$1344 ==.
                                   6200 ; genLabel
      00B47C                       6201 00104$:
                           0011DD  6202 	Sstm8s_tim1$TIM1_OC4FastConfig$1345 ==.
                                   6203 ;	../SPL/src/stm8s_tim1.c: 1373: }
                                   6204 ; genEndFunction
                           0011DD  6205 	Sstm8s_tim1$TIM1_OC4FastConfig$1346 ==.
                           0011DD  6206 	XG$TIM1_OC4FastConfig$0$0 ==.
      00B47C 81               [ 4] 6207 	ret
                           0011DE  6208 	Sstm8s_tim1$TIM1_OC4FastConfig$1347 ==.
                           0011DE  6209 	Sstm8s_tim1$TIM1_GenerateEvent$1348 ==.
                                   6210 ;	../SPL/src/stm8s_tim1.c: 1389: void TIM1_GenerateEvent(TIM1_EventSource_TypeDef TIM1_EventSource)
                                   6211 ; genLabel
                                   6212 ;	-----------------------------------------
                                   6213 ;	 function TIM1_GenerateEvent
                                   6214 ;	-----------------------------------------
                                   6215 ;	Register assignment is optimal.
                                   6216 ;	Stack space usage: 0 bytes.
      00B47D                       6217 _TIM1_GenerateEvent:
                           0011DE  6218 	Sstm8s_tim1$TIM1_GenerateEvent$1349 ==.
                           0011DE  6219 	Sstm8s_tim1$TIM1_GenerateEvent$1350 ==.
                                   6220 ;	../SPL/src/stm8s_tim1.c: 1392: assert_param(IS_TIM1_EVENT_SOURCE_OK(TIM1_EventSource));
                                   6221 ; genIfx
      00B47D 0D 03            [ 1] 6222 	tnz	(0x03, sp)
      00B47F 27 03            [ 1] 6223 	jreq	00110$
      00B481 CC B4 93         [ 2] 6224 	jp	00104$
      00B484                       6225 00110$:
                                   6226 ; skipping iCode since result will be rematerialized
                                   6227 ; skipping iCode since result will be rematerialized
                                   6228 ; genIPush
      00B484 4B 70            [ 1] 6229 	push	#0x70
                           0011E7  6230 	Sstm8s_tim1$TIM1_GenerateEvent$1351 ==.
      00B486 4B 05            [ 1] 6231 	push	#0x05
                           0011E9  6232 	Sstm8s_tim1$TIM1_GenerateEvent$1352 ==.
      00B488 5F               [ 1] 6233 	clrw	x
      00B489 89               [ 2] 6234 	pushw	x
                           0011EB  6235 	Sstm8s_tim1$TIM1_GenerateEvent$1353 ==.
                                   6236 ; genIPush
      00B48A 4B 0E            [ 1] 6237 	push	#<(___str_0+0)
                           0011ED  6238 	Sstm8s_tim1$TIM1_GenerateEvent$1354 ==.
      00B48C 4B 81            [ 1] 6239 	push	#((___str_0+0) >> 8)
                           0011EF  6240 	Sstm8s_tim1$TIM1_GenerateEvent$1355 ==.
                                   6241 ; genCall
      00B48E CD 84 23         [ 4] 6242 	call	_assert_failed
      00B491 5B 06            [ 2] 6243 	addw	sp, #6
                           0011F4  6244 	Sstm8s_tim1$TIM1_GenerateEvent$1356 ==.
                                   6245 ; genLabel
      00B493                       6246 00104$:
                           0011F4  6247 	Sstm8s_tim1$TIM1_GenerateEvent$1357 ==.
                                   6248 ;	../SPL/src/stm8s_tim1.c: 1395: TIM1->EGR = (uint8_t)TIM1_EventSource;
                                   6249 ; genPointerSet
      00B493 AE 52 57         [ 2] 6250 	ldw	x, #0x5257
      00B496 7B 03            [ 1] 6251 	ld	a, (0x03, sp)
      00B498 F7               [ 1] 6252 	ld	(x), a
                                   6253 ; genLabel
      00B499                       6254 00101$:
                           0011FA  6255 	Sstm8s_tim1$TIM1_GenerateEvent$1358 ==.
                                   6256 ;	../SPL/src/stm8s_tim1.c: 1396: }
                                   6257 ; genEndFunction
                           0011FA  6258 	Sstm8s_tim1$TIM1_GenerateEvent$1359 ==.
                           0011FA  6259 	XG$TIM1_GenerateEvent$0$0 ==.
      00B499 81               [ 4] 6260 	ret
                           0011FB  6261 	Sstm8s_tim1$TIM1_GenerateEvent$1360 ==.
                           0011FB  6262 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1361 ==.
                                   6263 ;	../SPL/src/stm8s_tim1.c: 1406: void TIM1_OC1PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
                                   6264 ; genLabel
                                   6265 ;	-----------------------------------------
                                   6266 ;	 function TIM1_OC1PolarityConfig
                                   6267 ;	-----------------------------------------
                                   6268 ;	Register assignment is optimal.
                                   6269 ;	Stack space usage: 0 bytes.
      00B49A                       6270 _TIM1_OC1PolarityConfig:
                           0011FB  6271 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1362 ==.
                           0011FB  6272 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1363 ==.
                                   6273 ;	../SPL/src/stm8s_tim1.c: 1409: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   6274 ; genIfx
      00B49A 0D 03            [ 1] 6275 	tnz	(0x03, sp)
      00B49C 26 03            [ 1] 6276 	jrne	00126$
      00B49E CC B4 B9         [ 2] 6277 	jp	00107$
      00B4A1                       6278 00126$:
                                   6279 ; genCmpEQorNE
      00B4A1 7B 03            [ 1] 6280 	ld	a, (0x03, sp)
      00B4A3 A1 22            [ 1] 6281 	cp	a, #0x22
      00B4A5 26 03            [ 1] 6282 	jrne	00128$
      00B4A7 CC B4 B9         [ 2] 6283 	jp	00107$
      00B4AA                       6284 00128$:
                           00120B  6285 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1364 ==.
                                   6286 ; skipping generated iCode
                                   6287 ; skipping iCode since result will be rematerialized
                                   6288 ; skipping iCode since result will be rematerialized
                                   6289 ; genIPush
      00B4AA 4B 81            [ 1] 6290 	push	#0x81
                           00120D  6291 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1365 ==.
      00B4AC 4B 05            [ 1] 6292 	push	#0x05
                           00120F  6293 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1366 ==.
      00B4AE 5F               [ 1] 6294 	clrw	x
      00B4AF 89               [ 2] 6295 	pushw	x
                           001211  6296 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1367 ==.
                                   6297 ; genIPush
      00B4B0 4B 0E            [ 1] 6298 	push	#<(___str_0+0)
                           001213  6299 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1368 ==.
      00B4B2 4B 81            [ 1] 6300 	push	#((___str_0+0) >> 8)
                           001215  6301 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1369 ==.
                                   6302 ; genCall
      00B4B4 CD 84 23         [ 4] 6303 	call	_assert_failed
      00B4B7 5B 06            [ 2] 6304 	addw	sp, #6
                           00121A  6305 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1370 ==.
                                   6306 ; genLabel
      00B4B9                       6307 00107$:
                           00121A  6308 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1371 ==.
                                   6309 ;	../SPL/src/stm8s_tim1.c: 1414: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   6310 ; genPointerGet
      00B4B9 C6 52 5C         [ 1] 6311 	ld	a, 0x525c
                           00121D  6312 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1372 ==.
                                   6313 ;	../SPL/src/stm8s_tim1.c: 1412: if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
                                   6314 ; genIfx
      00B4BC 0D 03            [ 1] 6315 	tnz	(0x03, sp)
      00B4BE 26 03            [ 1] 6316 	jrne	00130$
      00B4C0 CC B4 CB         [ 2] 6317 	jp	00102$
      00B4C3                       6318 00130$:
                           001224  6319 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1373 ==.
                           001224  6320 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1374 ==.
                                   6321 ;	../SPL/src/stm8s_tim1.c: 1414: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   6322 ; genOr
      00B4C3 AA 02            [ 1] 6323 	or	a, #0x02
                                   6324 ; genPointerSet
      00B4C5 C7 52 5C         [ 1] 6325 	ld	0x525c, a
                           001229  6326 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1375 ==.
                                   6327 ; genGoto
      00B4C8 CC B4 D0         [ 2] 6328 	jp	00104$
                                   6329 ; genLabel
      00B4CB                       6330 00102$:
                           00122C  6331 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1376 ==.
                           00122C  6332 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1377 ==.
                                   6333 ;	../SPL/src/stm8s_tim1.c: 1418: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1P);
                                   6334 ; genAnd
      00B4CB A4 FD            [ 1] 6335 	and	a, #0xfd
                                   6336 ; genPointerSet
      00B4CD C7 52 5C         [ 1] 6337 	ld	0x525c, a
                           001231  6338 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1378 ==.
                                   6339 ; genLabel
      00B4D0                       6340 00104$:
                           001231  6341 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1379 ==.
                                   6342 ;	../SPL/src/stm8s_tim1.c: 1420: }
                                   6343 ; genEndFunction
                           001231  6344 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1380 ==.
                           001231  6345 	XG$TIM1_OC1PolarityConfig$0$0 ==.
      00B4D0 81               [ 4] 6346 	ret
                           001232  6347 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1381 ==.
                           001232  6348 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1382 ==.
                                   6349 ;	../SPL/src/stm8s_tim1.c: 1430: void TIM1_OC1NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
                                   6350 ; genLabel
                                   6351 ;	-----------------------------------------
                                   6352 ;	 function TIM1_OC1NPolarityConfig
                                   6353 ;	-----------------------------------------
                                   6354 ;	Register assignment is optimal.
                                   6355 ;	Stack space usage: 0 bytes.
      00B4D1                       6356 _TIM1_OC1NPolarityConfig:
                           001232  6357 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1383 ==.
                           001232  6358 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1384 ==.
                                   6359 ;	../SPL/src/stm8s_tim1.c: 1433: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                   6360 ; genIfx
      00B4D1 0D 03            [ 1] 6361 	tnz	(0x03, sp)
      00B4D3 26 03            [ 1] 6362 	jrne	00126$
      00B4D5 CC B4 F0         [ 2] 6363 	jp	00107$
      00B4D8                       6364 00126$:
                                   6365 ; genCmpEQorNE
      00B4D8 7B 03            [ 1] 6366 	ld	a, (0x03, sp)
      00B4DA A1 88            [ 1] 6367 	cp	a, #0x88
      00B4DC 26 03            [ 1] 6368 	jrne	00128$
      00B4DE CC B4 F0         [ 2] 6369 	jp	00107$
      00B4E1                       6370 00128$:
                           001242  6371 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1385 ==.
                                   6372 ; skipping generated iCode
                                   6373 ; skipping iCode since result will be rematerialized
                                   6374 ; skipping iCode since result will be rematerialized
                                   6375 ; genIPush
      00B4E1 4B 99            [ 1] 6376 	push	#0x99
                           001244  6377 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1386 ==.
      00B4E3 4B 05            [ 1] 6378 	push	#0x05
                           001246  6379 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1387 ==.
      00B4E5 5F               [ 1] 6380 	clrw	x
      00B4E6 89               [ 2] 6381 	pushw	x
                           001248  6382 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1388 ==.
                                   6383 ; genIPush
      00B4E7 4B 0E            [ 1] 6384 	push	#<(___str_0+0)
                           00124A  6385 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1389 ==.
      00B4E9 4B 81            [ 1] 6386 	push	#((___str_0+0) >> 8)
                           00124C  6387 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1390 ==.
                                   6388 ; genCall
      00B4EB CD 84 23         [ 4] 6389 	call	_assert_failed
      00B4EE 5B 06            [ 2] 6390 	addw	sp, #6
                           001251  6391 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1391 ==.
                                   6392 ; genLabel
      00B4F0                       6393 00107$:
                           001251  6394 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1392 ==.
                                   6395 ;	../SPL/src/stm8s_tim1.c: 1438: TIM1->CCER1 |= TIM1_CCER1_CC1NP;
                                   6396 ; genPointerGet
      00B4F0 C6 52 5C         [ 1] 6397 	ld	a, 0x525c
                           001254  6398 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1393 ==.
                                   6399 ;	../SPL/src/stm8s_tim1.c: 1436: if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH)
                                   6400 ; genIfx
      00B4F3 0D 03            [ 1] 6401 	tnz	(0x03, sp)
      00B4F5 26 03            [ 1] 6402 	jrne	00130$
      00B4F7 CC B5 02         [ 2] 6403 	jp	00102$
      00B4FA                       6404 00130$:
                           00125B  6405 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1394 ==.
                           00125B  6406 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1395 ==.
                                   6407 ;	../SPL/src/stm8s_tim1.c: 1438: TIM1->CCER1 |= TIM1_CCER1_CC1NP;
                                   6408 ; genOr
      00B4FA AA 08            [ 1] 6409 	or	a, #0x08
                                   6410 ; genPointerSet
      00B4FC C7 52 5C         [ 1] 6411 	ld	0x525c, a
                           001260  6412 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1396 ==.
                                   6413 ; genGoto
      00B4FF CC B5 07         [ 2] 6414 	jp	00104$
                                   6415 ; genLabel
      00B502                       6416 00102$:
                           001263  6417 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1397 ==.
                           001263  6418 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1398 ==.
                                   6419 ;	../SPL/src/stm8s_tim1.c: 1442: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1NP);
                                   6420 ; genAnd
      00B502 A4 F7            [ 1] 6421 	and	a, #0xf7
                                   6422 ; genPointerSet
      00B504 C7 52 5C         [ 1] 6423 	ld	0x525c, a
                           001268  6424 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1399 ==.
                                   6425 ; genLabel
      00B507                       6426 00104$:
                           001268  6427 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1400 ==.
                                   6428 ;	../SPL/src/stm8s_tim1.c: 1444: }
                                   6429 ; genEndFunction
                           001268  6430 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1401 ==.
                           001268  6431 	XG$TIM1_OC1NPolarityConfig$0$0 ==.
      00B507 81               [ 4] 6432 	ret
                           001269  6433 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1402 ==.
                           001269  6434 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1403 ==.
                                   6435 ;	../SPL/src/stm8s_tim1.c: 1454: void TIM1_OC2PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
                                   6436 ; genLabel
                                   6437 ;	-----------------------------------------
                                   6438 ;	 function TIM1_OC2PolarityConfig
                                   6439 ;	-----------------------------------------
                                   6440 ;	Register assignment is optimal.
                                   6441 ;	Stack space usage: 0 bytes.
      00B508                       6442 _TIM1_OC2PolarityConfig:
                           001269  6443 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1404 ==.
                           001269  6444 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1405 ==.
                                   6445 ;	../SPL/src/stm8s_tim1.c: 1457: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   6446 ; genIfx
      00B508 0D 03            [ 1] 6447 	tnz	(0x03, sp)
      00B50A 26 03            [ 1] 6448 	jrne	00126$
      00B50C CC B5 27         [ 2] 6449 	jp	00107$
      00B50F                       6450 00126$:
                                   6451 ; genCmpEQorNE
      00B50F 7B 03            [ 1] 6452 	ld	a, (0x03, sp)
      00B511 A1 22            [ 1] 6453 	cp	a, #0x22
      00B513 26 03            [ 1] 6454 	jrne	00128$
      00B515 CC B5 27         [ 2] 6455 	jp	00107$
      00B518                       6456 00128$:
                           001279  6457 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1406 ==.
                                   6458 ; skipping generated iCode
                                   6459 ; skipping iCode since result will be rematerialized
                                   6460 ; skipping iCode since result will be rematerialized
                                   6461 ; genIPush
      00B518 4B B1            [ 1] 6462 	push	#0xb1
                           00127B  6463 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1407 ==.
      00B51A 4B 05            [ 1] 6464 	push	#0x05
                           00127D  6465 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1408 ==.
      00B51C 5F               [ 1] 6466 	clrw	x
      00B51D 89               [ 2] 6467 	pushw	x
                           00127F  6468 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1409 ==.
                                   6469 ; genIPush
      00B51E 4B 0E            [ 1] 6470 	push	#<(___str_0+0)
                           001281  6471 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1410 ==.
      00B520 4B 81            [ 1] 6472 	push	#((___str_0+0) >> 8)
                           001283  6473 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1411 ==.
                                   6474 ; genCall
      00B522 CD 84 23         [ 4] 6475 	call	_assert_failed
      00B525 5B 06            [ 2] 6476 	addw	sp, #6
                           001288  6477 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1412 ==.
                                   6478 ; genLabel
      00B527                       6479 00107$:
                           001288  6480 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1413 ==.
                                   6481 ;	../SPL/src/stm8s_tim1.c: 1462: TIM1->CCER1 |= TIM1_CCER1_CC2P;
                                   6482 ; genPointerGet
      00B527 C6 52 5C         [ 1] 6483 	ld	a, 0x525c
                           00128B  6484 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1414 ==.
                                   6485 ;	../SPL/src/stm8s_tim1.c: 1460: if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
                                   6486 ; genIfx
      00B52A 0D 03            [ 1] 6487 	tnz	(0x03, sp)
      00B52C 26 03            [ 1] 6488 	jrne	00130$
      00B52E CC B5 39         [ 2] 6489 	jp	00102$
      00B531                       6490 00130$:
                           001292  6491 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1415 ==.
                           001292  6492 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1416 ==.
                                   6493 ;	../SPL/src/stm8s_tim1.c: 1462: TIM1->CCER1 |= TIM1_CCER1_CC2P;
                                   6494 ; genOr
      00B531 AA 20            [ 1] 6495 	or	a, #0x20
                                   6496 ; genPointerSet
      00B533 C7 52 5C         [ 1] 6497 	ld	0x525c, a
                           001297  6498 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1417 ==.
                                   6499 ; genGoto
      00B536 CC B5 3E         [ 2] 6500 	jp	00104$
                                   6501 ; genLabel
      00B539                       6502 00102$:
                           00129A  6503 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1418 ==.
                           00129A  6504 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1419 ==.
                                   6505 ;	../SPL/src/stm8s_tim1.c: 1466: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2P);
                                   6506 ; genAnd
      00B539 A4 DF            [ 1] 6507 	and	a, #0xdf
                                   6508 ; genPointerSet
      00B53B C7 52 5C         [ 1] 6509 	ld	0x525c, a
                           00129F  6510 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1420 ==.
                                   6511 ; genLabel
      00B53E                       6512 00104$:
                           00129F  6513 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1421 ==.
                                   6514 ;	../SPL/src/stm8s_tim1.c: 1468: }
                                   6515 ; genEndFunction
                           00129F  6516 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1422 ==.
                           00129F  6517 	XG$TIM1_OC2PolarityConfig$0$0 ==.
      00B53E 81               [ 4] 6518 	ret
                           0012A0  6519 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1423 ==.
                           0012A0  6520 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1424 ==.
                                   6521 ;	../SPL/src/stm8s_tim1.c: 1478: void TIM1_OC2NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
                                   6522 ; genLabel
                                   6523 ;	-----------------------------------------
                                   6524 ;	 function TIM1_OC2NPolarityConfig
                                   6525 ;	-----------------------------------------
                                   6526 ;	Register assignment is optimal.
                                   6527 ;	Stack space usage: 0 bytes.
      00B53F                       6528 _TIM1_OC2NPolarityConfig:
                           0012A0  6529 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1425 ==.
                           0012A0  6530 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1426 ==.
                                   6531 ;	../SPL/src/stm8s_tim1.c: 1481: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                   6532 ; genIfx
      00B53F 0D 03            [ 1] 6533 	tnz	(0x03, sp)
      00B541 26 03            [ 1] 6534 	jrne	00126$
      00B543 CC B5 5E         [ 2] 6535 	jp	00107$
      00B546                       6536 00126$:
                                   6537 ; genCmpEQorNE
      00B546 7B 03            [ 1] 6538 	ld	a, (0x03, sp)
      00B548 A1 88            [ 1] 6539 	cp	a, #0x88
      00B54A 26 03            [ 1] 6540 	jrne	00128$
      00B54C CC B5 5E         [ 2] 6541 	jp	00107$
      00B54F                       6542 00128$:
                           0012B0  6543 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1427 ==.
                                   6544 ; skipping generated iCode
                                   6545 ; skipping iCode since result will be rematerialized
                                   6546 ; skipping iCode since result will be rematerialized
                                   6547 ; genIPush
      00B54F 4B C9            [ 1] 6548 	push	#0xc9
                           0012B2  6549 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1428 ==.
      00B551 4B 05            [ 1] 6550 	push	#0x05
                           0012B4  6551 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1429 ==.
      00B553 5F               [ 1] 6552 	clrw	x
      00B554 89               [ 2] 6553 	pushw	x
                           0012B6  6554 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1430 ==.
                                   6555 ; genIPush
      00B555 4B 0E            [ 1] 6556 	push	#<(___str_0+0)
                           0012B8  6557 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1431 ==.
      00B557 4B 81            [ 1] 6558 	push	#((___str_0+0) >> 8)
                           0012BA  6559 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1432 ==.
                                   6560 ; genCall
      00B559 CD 84 23         [ 4] 6561 	call	_assert_failed
      00B55C 5B 06            [ 2] 6562 	addw	sp, #6
                           0012BF  6563 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1433 ==.
                                   6564 ; genLabel
      00B55E                       6565 00107$:
                           0012BF  6566 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1434 ==.
                                   6567 ;	../SPL/src/stm8s_tim1.c: 1486: TIM1->CCER1 |= TIM1_CCER1_CC2NP;
                                   6568 ; genPointerGet
      00B55E C6 52 5C         [ 1] 6569 	ld	a, 0x525c
                           0012C2  6570 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1435 ==.
                                   6571 ;	../SPL/src/stm8s_tim1.c: 1484: if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH)
                                   6572 ; genIfx
      00B561 0D 03            [ 1] 6573 	tnz	(0x03, sp)
      00B563 26 03            [ 1] 6574 	jrne	00130$
      00B565 CC B5 70         [ 2] 6575 	jp	00102$
      00B568                       6576 00130$:
                           0012C9  6577 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1436 ==.
                           0012C9  6578 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1437 ==.
                                   6579 ;	../SPL/src/stm8s_tim1.c: 1486: TIM1->CCER1 |= TIM1_CCER1_CC2NP;
                                   6580 ; genOr
      00B568 AA 80            [ 1] 6581 	or	a, #0x80
                                   6582 ; genPointerSet
      00B56A C7 52 5C         [ 1] 6583 	ld	0x525c, a
                           0012CE  6584 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1438 ==.
                                   6585 ; genGoto
      00B56D CC B5 75         [ 2] 6586 	jp	00104$
                                   6587 ; genLabel
      00B570                       6588 00102$:
                           0012D1  6589 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1439 ==.
                           0012D1  6590 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1440 ==.
                                   6591 ;	../SPL/src/stm8s_tim1.c: 1490: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2NP);
                                   6592 ; genAnd
      00B570 A4 7F            [ 1] 6593 	and	a, #0x7f
                                   6594 ; genPointerSet
      00B572 C7 52 5C         [ 1] 6595 	ld	0x525c, a
                           0012D6  6596 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1441 ==.
                                   6597 ; genLabel
      00B575                       6598 00104$:
                           0012D6  6599 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1442 ==.
                                   6600 ;	../SPL/src/stm8s_tim1.c: 1492: }
                                   6601 ; genEndFunction
                           0012D6  6602 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1443 ==.
                           0012D6  6603 	XG$TIM1_OC2NPolarityConfig$0$0 ==.
      00B575 81               [ 4] 6604 	ret
                           0012D7  6605 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1444 ==.
                           0012D7  6606 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1445 ==.
                                   6607 ;	../SPL/src/stm8s_tim1.c: 1502: void TIM1_OC3PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
                                   6608 ; genLabel
                                   6609 ;	-----------------------------------------
                                   6610 ;	 function TIM1_OC3PolarityConfig
                                   6611 ;	-----------------------------------------
                                   6612 ;	Register assignment is optimal.
                                   6613 ;	Stack space usage: 0 bytes.
      00B576                       6614 _TIM1_OC3PolarityConfig:
                           0012D7  6615 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1446 ==.
                           0012D7  6616 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1447 ==.
                                   6617 ;	../SPL/src/stm8s_tim1.c: 1505: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   6618 ; genIfx
      00B576 0D 03            [ 1] 6619 	tnz	(0x03, sp)
      00B578 26 03            [ 1] 6620 	jrne	00126$
      00B57A CC B5 95         [ 2] 6621 	jp	00107$
      00B57D                       6622 00126$:
                                   6623 ; genCmpEQorNE
      00B57D 7B 03            [ 1] 6624 	ld	a, (0x03, sp)
      00B57F A1 22            [ 1] 6625 	cp	a, #0x22
      00B581 26 03            [ 1] 6626 	jrne	00128$
      00B583 CC B5 95         [ 2] 6627 	jp	00107$
      00B586                       6628 00128$:
                           0012E7  6629 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1448 ==.
                                   6630 ; skipping generated iCode
                                   6631 ; skipping iCode since result will be rematerialized
                                   6632 ; skipping iCode since result will be rematerialized
                                   6633 ; genIPush
      00B586 4B E1            [ 1] 6634 	push	#0xe1
                           0012E9  6635 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1449 ==.
      00B588 4B 05            [ 1] 6636 	push	#0x05
                           0012EB  6637 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1450 ==.
      00B58A 5F               [ 1] 6638 	clrw	x
      00B58B 89               [ 2] 6639 	pushw	x
                           0012ED  6640 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1451 ==.
                                   6641 ; genIPush
      00B58C 4B 0E            [ 1] 6642 	push	#<(___str_0+0)
                           0012EF  6643 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1452 ==.
      00B58E 4B 81            [ 1] 6644 	push	#((___str_0+0) >> 8)
                           0012F1  6645 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1453 ==.
                                   6646 ; genCall
      00B590 CD 84 23         [ 4] 6647 	call	_assert_failed
      00B593 5B 06            [ 2] 6648 	addw	sp, #6
                           0012F6  6649 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1454 ==.
                                   6650 ; genLabel
      00B595                       6651 00107$:
                           0012F6  6652 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1455 ==.
                                   6653 ;	../SPL/src/stm8s_tim1.c: 1510: TIM1->CCER2 |= TIM1_CCER2_CC3P;
                                   6654 ; genPointerGet
      00B595 C6 52 5D         [ 1] 6655 	ld	a, 0x525d
                           0012F9  6656 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1456 ==.
                                   6657 ;	../SPL/src/stm8s_tim1.c: 1508: if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
                                   6658 ; genIfx
      00B598 0D 03            [ 1] 6659 	tnz	(0x03, sp)
      00B59A 26 03            [ 1] 6660 	jrne	00130$
      00B59C CC B5 A7         [ 2] 6661 	jp	00102$
      00B59F                       6662 00130$:
                           001300  6663 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1457 ==.
                           001300  6664 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1458 ==.
                                   6665 ;	../SPL/src/stm8s_tim1.c: 1510: TIM1->CCER2 |= TIM1_CCER2_CC3P;
                                   6666 ; genOr
      00B59F AA 02            [ 1] 6667 	or	a, #0x02
                                   6668 ; genPointerSet
      00B5A1 C7 52 5D         [ 1] 6669 	ld	0x525d, a
                           001305  6670 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1459 ==.
                                   6671 ; genGoto
      00B5A4 CC B5 AC         [ 2] 6672 	jp	00104$
                                   6673 ; genLabel
      00B5A7                       6674 00102$:
                           001308  6675 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1460 ==.
                           001308  6676 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1461 ==.
                                   6677 ;	../SPL/src/stm8s_tim1.c: 1514: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3P);
                                   6678 ; genAnd
      00B5A7 A4 FD            [ 1] 6679 	and	a, #0xfd
                                   6680 ; genPointerSet
      00B5A9 C7 52 5D         [ 1] 6681 	ld	0x525d, a
                           00130D  6682 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1462 ==.
                                   6683 ; genLabel
      00B5AC                       6684 00104$:
                           00130D  6685 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1463 ==.
                                   6686 ;	../SPL/src/stm8s_tim1.c: 1516: }
                                   6687 ; genEndFunction
                           00130D  6688 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1464 ==.
                           00130D  6689 	XG$TIM1_OC3PolarityConfig$0$0 ==.
      00B5AC 81               [ 4] 6690 	ret
                           00130E  6691 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1465 ==.
                           00130E  6692 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1466 ==.
                                   6693 ;	../SPL/src/stm8s_tim1.c: 1527: void TIM1_OC3NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
                                   6694 ; genLabel
                                   6695 ;	-----------------------------------------
                                   6696 ;	 function TIM1_OC3NPolarityConfig
                                   6697 ;	-----------------------------------------
                                   6698 ;	Register assignment is optimal.
                                   6699 ;	Stack space usage: 0 bytes.
      00B5AD                       6700 _TIM1_OC3NPolarityConfig:
                           00130E  6701 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1467 ==.
                           00130E  6702 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1468 ==.
                                   6703 ;	../SPL/src/stm8s_tim1.c: 1530: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                   6704 ; genIfx
      00B5AD 0D 03            [ 1] 6705 	tnz	(0x03, sp)
      00B5AF 26 03            [ 1] 6706 	jrne	00126$
      00B5B1 CC B5 CC         [ 2] 6707 	jp	00107$
      00B5B4                       6708 00126$:
                                   6709 ; genCmpEQorNE
      00B5B4 7B 03            [ 1] 6710 	ld	a, (0x03, sp)
      00B5B6 A1 88            [ 1] 6711 	cp	a, #0x88
      00B5B8 26 03            [ 1] 6712 	jrne	00128$
      00B5BA CC B5 CC         [ 2] 6713 	jp	00107$
      00B5BD                       6714 00128$:
                           00131E  6715 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1469 ==.
                                   6716 ; skipping generated iCode
                                   6717 ; skipping iCode since result will be rematerialized
                                   6718 ; skipping iCode since result will be rematerialized
                                   6719 ; genIPush
      00B5BD 4B FA            [ 1] 6720 	push	#0xfa
                           001320  6721 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1470 ==.
      00B5BF 4B 05            [ 1] 6722 	push	#0x05
                           001322  6723 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1471 ==.
      00B5C1 5F               [ 1] 6724 	clrw	x
      00B5C2 89               [ 2] 6725 	pushw	x
                           001324  6726 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1472 ==.
                                   6727 ; genIPush
      00B5C3 4B 0E            [ 1] 6728 	push	#<(___str_0+0)
                           001326  6729 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1473 ==.
      00B5C5 4B 81            [ 1] 6730 	push	#((___str_0+0) >> 8)
                           001328  6731 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1474 ==.
                                   6732 ; genCall
      00B5C7 CD 84 23         [ 4] 6733 	call	_assert_failed
      00B5CA 5B 06            [ 2] 6734 	addw	sp, #6
                           00132D  6735 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1475 ==.
                                   6736 ; genLabel
      00B5CC                       6737 00107$:
                           00132D  6738 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1476 ==.
                                   6739 ;	../SPL/src/stm8s_tim1.c: 1535: TIM1->CCER2 |= TIM1_CCER2_CC3NP;
                                   6740 ; genPointerGet
      00B5CC C6 52 5D         [ 1] 6741 	ld	a, 0x525d
                           001330  6742 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1477 ==.
                                   6743 ;	../SPL/src/stm8s_tim1.c: 1533: if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH)
                                   6744 ; genIfx
      00B5CF 0D 03            [ 1] 6745 	tnz	(0x03, sp)
      00B5D1 26 03            [ 1] 6746 	jrne	00130$
      00B5D3 CC B5 DE         [ 2] 6747 	jp	00102$
      00B5D6                       6748 00130$:
                           001337  6749 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1478 ==.
                           001337  6750 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1479 ==.
                                   6751 ;	../SPL/src/stm8s_tim1.c: 1535: TIM1->CCER2 |= TIM1_CCER2_CC3NP;
                                   6752 ; genOr
      00B5D6 AA 08            [ 1] 6753 	or	a, #0x08
                                   6754 ; genPointerSet
      00B5D8 C7 52 5D         [ 1] 6755 	ld	0x525d, a
                           00133C  6756 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1480 ==.
                                   6757 ; genGoto
      00B5DB CC B5 E3         [ 2] 6758 	jp	00104$
                                   6759 ; genLabel
      00B5DE                       6760 00102$:
                           00133F  6761 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1481 ==.
                           00133F  6762 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1482 ==.
                                   6763 ;	../SPL/src/stm8s_tim1.c: 1539: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3NP);
                                   6764 ; genAnd
      00B5DE A4 F7            [ 1] 6765 	and	a, #0xf7
                                   6766 ; genPointerSet
      00B5E0 C7 52 5D         [ 1] 6767 	ld	0x525d, a
                           001344  6768 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1483 ==.
                                   6769 ; genLabel
      00B5E3                       6770 00104$:
                           001344  6771 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1484 ==.
                                   6772 ;	../SPL/src/stm8s_tim1.c: 1541: }
                                   6773 ; genEndFunction
                           001344  6774 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1485 ==.
                           001344  6775 	XG$TIM1_OC3NPolarityConfig$0$0 ==.
      00B5E3 81               [ 4] 6776 	ret
                           001345  6777 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1486 ==.
                           001345  6778 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1487 ==.
                                   6779 ;	../SPL/src/stm8s_tim1.c: 1551: void TIM1_OC4PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
                                   6780 ; genLabel
                                   6781 ;	-----------------------------------------
                                   6782 ;	 function TIM1_OC4PolarityConfig
                                   6783 ;	-----------------------------------------
                                   6784 ;	Register assignment is optimal.
                                   6785 ;	Stack space usage: 0 bytes.
      00B5E4                       6786 _TIM1_OC4PolarityConfig:
                           001345  6787 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1488 ==.
                           001345  6788 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1489 ==.
                                   6789 ;	../SPL/src/stm8s_tim1.c: 1554: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   6790 ; genIfx
      00B5E4 0D 03            [ 1] 6791 	tnz	(0x03, sp)
      00B5E6 26 03            [ 1] 6792 	jrne	00126$
      00B5E8 CC B6 03         [ 2] 6793 	jp	00107$
      00B5EB                       6794 00126$:
                                   6795 ; genCmpEQorNE
      00B5EB 7B 03            [ 1] 6796 	ld	a, (0x03, sp)
      00B5ED A1 22            [ 1] 6797 	cp	a, #0x22
      00B5EF 26 03            [ 1] 6798 	jrne	00128$
      00B5F1 CC B6 03         [ 2] 6799 	jp	00107$
      00B5F4                       6800 00128$:
                           001355  6801 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1490 ==.
                                   6802 ; skipping generated iCode
                                   6803 ; skipping iCode since result will be rematerialized
                                   6804 ; skipping iCode since result will be rematerialized
                                   6805 ; genIPush
      00B5F4 4B 12            [ 1] 6806 	push	#0x12
                           001357  6807 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1491 ==.
      00B5F6 4B 06            [ 1] 6808 	push	#0x06
                           001359  6809 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1492 ==.
      00B5F8 5F               [ 1] 6810 	clrw	x
      00B5F9 89               [ 2] 6811 	pushw	x
                           00135B  6812 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1493 ==.
                                   6813 ; genIPush
      00B5FA 4B 0E            [ 1] 6814 	push	#<(___str_0+0)
                           00135D  6815 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1494 ==.
      00B5FC 4B 81            [ 1] 6816 	push	#((___str_0+0) >> 8)
                           00135F  6817 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1495 ==.
                                   6818 ; genCall
      00B5FE CD 84 23         [ 4] 6819 	call	_assert_failed
      00B601 5B 06            [ 2] 6820 	addw	sp, #6
                           001364  6821 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1496 ==.
                                   6822 ; genLabel
      00B603                       6823 00107$:
                           001364  6824 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1497 ==.
                                   6825 ;	../SPL/src/stm8s_tim1.c: 1559: TIM1->CCER2 |= TIM1_CCER2_CC4P;
                                   6826 ; genPointerGet
      00B603 C6 52 5D         [ 1] 6827 	ld	a, 0x525d
                           001367  6828 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1498 ==.
                                   6829 ;	../SPL/src/stm8s_tim1.c: 1557: if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
                                   6830 ; genIfx
      00B606 0D 03            [ 1] 6831 	tnz	(0x03, sp)
      00B608 26 03            [ 1] 6832 	jrne	00130$
      00B60A CC B6 15         [ 2] 6833 	jp	00102$
      00B60D                       6834 00130$:
                           00136E  6835 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1499 ==.
                           00136E  6836 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1500 ==.
                                   6837 ;	../SPL/src/stm8s_tim1.c: 1559: TIM1->CCER2 |= TIM1_CCER2_CC4P;
                                   6838 ; genOr
      00B60D AA 20            [ 1] 6839 	or	a, #0x20
                                   6840 ; genPointerSet
      00B60F C7 52 5D         [ 1] 6841 	ld	0x525d, a
                           001373  6842 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1501 ==.
                                   6843 ; genGoto
      00B612 CC B6 1A         [ 2] 6844 	jp	00104$
                                   6845 ; genLabel
      00B615                       6846 00102$:
                           001376  6847 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1502 ==.
                           001376  6848 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1503 ==.
                                   6849 ;	../SPL/src/stm8s_tim1.c: 1563: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4P);
                                   6850 ; genAnd
      00B615 A4 DF            [ 1] 6851 	and	a, #0xdf
                                   6852 ; genPointerSet
      00B617 C7 52 5D         [ 1] 6853 	ld	0x525d, a
                           00137B  6854 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1504 ==.
                                   6855 ; genLabel
      00B61A                       6856 00104$:
                           00137B  6857 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1505 ==.
                                   6858 ;	../SPL/src/stm8s_tim1.c: 1565: }
                                   6859 ; genEndFunction
                           00137B  6860 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1506 ==.
                           00137B  6861 	XG$TIM1_OC4PolarityConfig$0$0 ==.
      00B61A 81               [ 4] 6862 	ret
                           00137C  6863 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1507 ==.
                           00137C  6864 	Sstm8s_tim1$TIM1_CCxCmd$1508 ==.
                                   6865 ;	../SPL/src/stm8s_tim1.c: 1579: void TIM1_CCxCmd(TIM1_Channel_TypeDef TIM1_Channel, FunctionalState NewState)
                                   6866 ; genLabel
                                   6867 ;	-----------------------------------------
                                   6868 ;	 function TIM1_CCxCmd
                                   6869 ;	-----------------------------------------
                                   6870 ;	Register assignment might be sub-optimal.
                                   6871 ;	Stack space usage: 2 bytes.
      00B61B                       6872 _TIM1_CCxCmd:
                           00137C  6873 	Sstm8s_tim1$TIM1_CCxCmd$1509 ==.
      00B61B 89               [ 2] 6874 	pushw	x
                           00137D  6875 	Sstm8s_tim1$TIM1_CCxCmd$1510 ==.
                           00137D  6876 	Sstm8s_tim1$TIM1_CCxCmd$1511 ==.
                                   6877 ;	../SPL/src/stm8s_tim1.c: 1582: assert_param(IS_TIM1_CHANNEL_OK(TIM1_Channel));
                                   6878 ; genCmpEQorNE
      00B61C 7B 05            [ 1] 6879 	ld	a, (0x05, sp)
      00B61E 4A               [ 1] 6880 	dec	a
      00B61F 26 07            [ 1] 6881 	jrne	00206$
      00B621 A6 01            [ 1] 6882 	ld	a, #0x01
      00B623 6B 01            [ 1] 6883 	ld	(0x01, sp), a
      00B625 CC B6 2A         [ 2] 6884 	jp	00207$
      00B628                       6885 00206$:
      00B628 0F 01            [ 1] 6886 	clr	(0x01, sp)
      00B62A                       6887 00207$:
                           00138B  6888 	Sstm8s_tim1$TIM1_CCxCmd$1512 ==.
                                   6889 ; genCmpEQorNE
      00B62A 7B 05            [ 1] 6890 	ld	a, (0x05, sp)
      00B62C A1 02            [ 1] 6891 	cp	a, #0x02
      00B62E 26 07            [ 1] 6892 	jrne	00209$
      00B630 A6 01            [ 1] 6893 	ld	a, #0x01
      00B632 6B 02            [ 1] 6894 	ld	(0x02, sp), a
      00B634 CC B6 39         [ 2] 6895 	jp	00210$
      00B637                       6896 00209$:
      00B637 0F 02            [ 1] 6897 	clr	(0x02, sp)
      00B639                       6898 00210$:
                           00139A  6899 	Sstm8s_tim1$TIM1_CCxCmd$1513 ==.
                                   6900 ; genIfx
      00B639 0D 05            [ 1] 6901 	tnz	(0x05, sp)
      00B63B 26 03            [ 1] 6902 	jrne	00211$
      00B63D CC B6 66         [ 2] 6903 	jp	00125$
      00B640                       6904 00211$:
                                   6905 ; genIfx
      00B640 0D 01            [ 1] 6906 	tnz	(0x01, sp)
      00B642 27 03            [ 1] 6907 	jreq	00212$
      00B644 CC B6 66         [ 2] 6908 	jp	00125$
      00B647                       6909 00212$:
                                   6910 ; genIfx
      00B647 0D 02            [ 1] 6911 	tnz	(0x02, sp)
      00B649 27 03            [ 1] 6912 	jreq	00213$
      00B64B CC B6 66         [ 2] 6913 	jp	00125$
      00B64E                       6914 00213$:
                                   6915 ; genCmpEQorNE
      00B64E 7B 05            [ 1] 6916 	ld	a, (0x05, sp)
      00B650 A1 03            [ 1] 6917 	cp	a, #0x03
      00B652 26 03            [ 1] 6918 	jrne	00215$
      00B654 CC B6 66         [ 2] 6919 	jp	00125$
      00B657                       6920 00215$:
                           0013B8  6921 	Sstm8s_tim1$TIM1_CCxCmd$1514 ==.
                                   6922 ; skipping generated iCode
                                   6923 ; skipping iCode since result will be rematerialized
                                   6924 ; skipping iCode since result will be rematerialized
                                   6925 ; genIPush
      00B657 4B 2E            [ 1] 6926 	push	#0x2e
                           0013BA  6927 	Sstm8s_tim1$TIM1_CCxCmd$1515 ==.
      00B659 4B 06            [ 1] 6928 	push	#0x06
                           0013BC  6929 	Sstm8s_tim1$TIM1_CCxCmd$1516 ==.
      00B65B 5F               [ 1] 6930 	clrw	x
      00B65C 89               [ 2] 6931 	pushw	x
                           0013BE  6932 	Sstm8s_tim1$TIM1_CCxCmd$1517 ==.
                                   6933 ; genIPush
      00B65D 4B 0E            [ 1] 6934 	push	#<(___str_0+0)
                           0013C0  6935 	Sstm8s_tim1$TIM1_CCxCmd$1518 ==.
      00B65F 4B 81            [ 1] 6936 	push	#((___str_0+0) >> 8)
                           0013C2  6937 	Sstm8s_tim1$TIM1_CCxCmd$1519 ==.
                                   6938 ; genCall
      00B661 CD 84 23         [ 4] 6939 	call	_assert_failed
      00B664 5B 06            [ 2] 6940 	addw	sp, #6
                           0013C7  6941 	Sstm8s_tim1$TIM1_CCxCmd$1520 ==.
                                   6942 ; genLabel
      00B666                       6943 00125$:
                           0013C7  6944 	Sstm8s_tim1$TIM1_CCxCmd$1521 ==.
                                   6945 ;	../SPL/src/stm8s_tim1.c: 1583: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   6946 ; genIfx
      00B666 0D 06            [ 1] 6947 	tnz	(0x06, sp)
      00B668 26 03            [ 1] 6948 	jrne	00217$
      00B66A CC B6 84         [ 2] 6949 	jp	00136$
      00B66D                       6950 00217$:
                                   6951 ; genCmpEQorNE
      00B66D 7B 06            [ 1] 6952 	ld	a, (0x06, sp)
      00B66F 4A               [ 1] 6953 	dec	a
      00B670 26 03            [ 1] 6954 	jrne	00219$
      00B672 CC B6 84         [ 2] 6955 	jp	00136$
      00B675                       6956 00219$:
                           0013D6  6957 	Sstm8s_tim1$TIM1_CCxCmd$1522 ==.
                                   6958 ; skipping generated iCode
                                   6959 ; skipping iCode since result will be rematerialized
                                   6960 ; skipping iCode since result will be rematerialized
                                   6961 ; genIPush
      00B675 4B 2F            [ 1] 6962 	push	#0x2f
                           0013D8  6963 	Sstm8s_tim1$TIM1_CCxCmd$1523 ==.
      00B677 4B 06            [ 1] 6964 	push	#0x06
                           0013DA  6965 	Sstm8s_tim1$TIM1_CCxCmd$1524 ==.
      00B679 5F               [ 1] 6966 	clrw	x
      00B67A 89               [ 2] 6967 	pushw	x
                           0013DC  6968 	Sstm8s_tim1$TIM1_CCxCmd$1525 ==.
                                   6969 ; genIPush
      00B67B 4B 0E            [ 1] 6970 	push	#<(___str_0+0)
                           0013DE  6971 	Sstm8s_tim1$TIM1_CCxCmd$1526 ==.
      00B67D 4B 81            [ 1] 6972 	push	#((___str_0+0) >> 8)
                           0013E0  6973 	Sstm8s_tim1$TIM1_CCxCmd$1527 ==.
                                   6974 ; genCall
      00B67F CD 84 23         [ 4] 6975 	call	_assert_failed
      00B682 5B 06            [ 2] 6976 	addw	sp, #6
                           0013E5  6977 	Sstm8s_tim1$TIM1_CCxCmd$1528 ==.
                                   6978 ; genLabel
      00B684                       6979 00136$:
                           0013E5  6980 	Sstm8s_tim1$TIM1_CCxCmd$1529 ==.
                                   6981 ;	../SPL/src/stm8s_tim1.c: 1585: if (TIM1_Channel == TIM1_CHANNEL_1)
                                   6982 ; genIfx
      00B684 0D 05            [ 1] 6983 	tnz	(0x05, sp)
      00B686 27 03            [ 1] 6984 	jreq	00221$
      00B688 CC B6 A5         [ 2] 6985 	jp	00120$
      00B68B                       6986 00221$:
                           0013EC  6987 	Sstm8s_tim1$TIM1_CCxCmd$1530 ==.
                                   6988 ;	../SPL/src/stm8s_tim1.c: 1590: TIM1->CCER1 |= TIM1_CCER1_CC1E;
                                   6989 ; genPointerGet
      00B68B C6 52 5C         [ 1] 6990 	ld	a, 0x525c
                           0013EF  6991 	Sstm8s_tim1$TIM1_CCxCmd$1531 ==.
                           0013EF  6992 	Sstm8s_tim1$TIM1_CCxCmd$1532 ==.
                                   6993 ;	../SPL/src/stm8s_tim1.c: 1588: if (NewState != DISABLE)
                                   6994 ; genIfx
      00B68E 0D 06            [ 1] 6995 	tnz	(0x06, sp)
      00B690 26 03            [ 1] 6996 	jrne	00222$
      00B692 CC B6 9D         [ 2] 6997 	jp	00102$
      00B695                       6998 00222$:
                           0013F6  6999 	Sstm8s_tim1$TIM1_CCxCmd$1533 ==.
                           0013F6  7000 	Sstm8s_tim1$TIM1_CCxCmd$1534 ==.
                                   7001 ;	../SPL/src/stm8s_tim1.c: 1590: TIM1->CCER1 |= TIM1_CCER1_CC1E;
                                   7002 ; genOr
      00B695 AA 01            [ 1] 7003 	or	a, #0x01
                                   7004 ; genPointerSet
      00B697 C7 52 5C         [ 1] 7005 	ld	0x525c, a
                           0013FB  7006 	Sstm8s_tim1$TIM1_CCxCmd$1535 ==.
                                   7007 ; genGoto
      00B69A CC B7 01         [ 2] 7008 	jp	00122$
                                   7009 ; genLabel
      00B69D                       7010 00102$:
                           0013FE  7011 	Sstm8s_tim1$TIM1_CCxCmd$1536 ==.
                           0013FE  7012 	Sstm8s_tim1$TIM1_CCxCmd$1537 ==.
                                   7013 ;	../SPL/src/stm8s_tim1.c: 1594: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E);
                                   7014 ; genAnd
      00B69D A4 FE            [ 1] 7015 	and	a, #0xfe
                                   7016 ; genPointerSet
      00B69F C7 52 5C         [ 1] 7017 	ld	0x525c, a
                           001403  7018 	Sstm8s_tim1$TIM1_CCxCmd$1538 ==.
                                   7019 ; genGoto
      00B6A2 CC B7 01         [ 2] 7020 	jp	00122$
                                   7021 ; genLabel
      00B6A5                       7022 00120$:
                           001406  7023 	Sstm8s_tim1$TIM1_CCxCmd$1539 ==.
                                   7024 ;	../SPL/src/stm8s_tim1.c: 1598: else if (TIM1_Channel == TIM1_CHANNEL_2)
                                   7025 ; genAssign
      00B6A5 7B 01            [ 1] 7026 	ld	a, (0x01, sp)
                                   7027 ; genIfx
      00B6A7 4D               [ 1] 7028 	tnz	a
      00B6A8 26 03            [ 1] 7029 	jrne	00223$
      00B6AA CC B6 C7         [ 2] 7030 	jp	00117$
      00B6AD                       7031 00223$:
                           00140E  7032 	Sstm8s_tim1$TIM1_CCxCmd$1540 ==.
                                   7033 ;	../SPL/src/stm8s_tim1.c: 1590: TIM1->CCER1 |= TIM1_CCER1_CC1E;
                                   7034 ; genPointerGet
      00B6AD C6 52 5C         [ 1] 7035 	ld	a, 0x525c
                           001411  7036 	Sstm8s_tim1$TIM1_CCxCmd$1541 ==.
                           001411  7037 	Sstm8s_tim1$TIM1_CCxCmd$1542 ==.
                                   7038 ;	../SPL/src/stm8s_tim1.c: 1601: if (NewState != DISABLE)
                                   7039 ; genIfx
      00B6B0 0D 06            [ 1] 7040 	tnz	(0x06, sp)
      00B6B2 26 03            [ 1] 7041 	jrne	00224$
      00B6B4 CC B6 BF         [ 2] 7042 	jp	00105$
      00B6B7                       7043 00224$:
                           001418  7044 	Sstm8s_tim1$TIM1_CCxCmd$1543 ==.
                           001418  7045 	Sstm8s_tim1$TIM1_CCxCmd$1544 ==.
                                   7046 ;	../SPL/src/stm8s_tim1.c: 1603: TIM1->CCER1 |= TIM1_CCER1_CC2E;
                                   7047 ; genOr
      00B6B7 AA 10            [ 1] 7048 	or	a, #0x10
                                   7049 ; genPointerSet
      00B6B9 C7 52 5C         [ 1] 7050 	ld	0x525c, a
                           00141D  7051 	Sstm8s_tim1$TIM1_CCxCmd$1545 ==.
                                   7052 ; genGoto
      00B6BC CC B7 01         [ 2] 7053 	jp	00122$
                                   7054 ; genLabel
      00B6BF                       7055 00105$:
                           001420  7056 	Sstm8s_tim1$TIM1_CCxCmd$1546 ==.
                           001420  7057 	Sstm8s_tim1$TIM1_CCxCmd$1547 ==.
                                   7058 ;	../SPL/src/stm8s_tim1.c: 1607: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2E);
                                   7059 ; genAnd
      00B6BF A4 EF            [ 1] 7060 	and	a, #0xef
                                   7061 ; genPointerSet
      00B6C1 C7 52 5C         [ 1] 7062 	ld	0x525c, a
                           001425  7063 	Sstm8s_tim1$TIM1_CCxCmd$1548 ==.
                                   7064 ; genGoto
      00B6C4 CC B7 01         [ 2] 7065 	jp	00122$
                                   7066 ; genLabel
      00B6C7                       7067 00117$:
                           001428  7068 	Sstm8s_tim1$TIM1_CCxCmd$1549 ==.
                                   7069 ;	../SPL/src/stm8s_tim1.c: 1615: TIM1->CCER2 |= TIM1_CCER2_CC3E;
                                   7070 ; genPointerGet
      00B6C7 C6 52 5D         [ 1] 7071 	ld	a, 0x525d
                           00142B  7072 	Sstm8s_tim1$TIM1_CCxCmd$1550 ==.
                                   7073 ;	../SPL/src/stm8s_tim1.c: 1610: else if (TIM1_Channel == TIM1_CHANNEL_3)
                                   7074 ; genAssign
      00B6CA 41               [ 1] 7075 	exg	a, xl
      00B6CB 7B 02            [ 1] 7076 	ld	a, (0x02, sp)
      00B6CD 41               [ 1] 7077 	exg	a, xl
                                   7078 ; genIfx
      00B6CE 41               [ 1] 7079 	exg	a, xl
      00B6CF 4D               [ 1] 7080 	tnz	a
      00B6D0 41               [ 1] 7081 	exg	a, xl
      00B6D1 26 03            [ 1] 7082 	jrne	00225$
      00B6D3 CC B6 ED         [ 2] 7083 	jp	00114$
      00B6D6                       7084 00225$:
                           001437  7085 	Sstm8s_tim1$TIM1_CCxCmd$1551 ==.
                           001437  7086 	Sstm8s_tim1$TIM1_CCxCmd$1552 ==.
                                   7087 ;	../SPL/src/stm8s_tim1.c: 1613: if (NewState != DISABLE)
                                   7088 ; genIfx
      00B6D6 0D 06            [ 1] 7089 	tnz	(0x06, sp)
      00B6D8 26 03            [ 1] 7090 	jrne	00226$
      00B6DA CC B6 E5         [ 2] 7091 	jp	00108$
      00B6DD                       7092 00226$:
                           00143E  7093 	Sstm8s_tim1$TIM1_CCxCmd$1553 ==.
                           00143E  7094 	Sstm8s_tim1$TIM1_CCxCmd$1554 ==.
                                   7095 ;	../SPL/src/stm8s_tim1.c: 1615: TIM1->CCER2 |= TIM1_CCER2_CC3E;
                                   7096 ; genOr
      00B6DD AA 01            [ 1] 7097 	or	a, #0x01
                                   7098 ; genPointerSet
      00B6DF C7 52 5D         [ 1] 7099 	ld	0x525d, a
                           001443  7100 	Sstm8s_tim1$TIM1_CCxCmd$1555 ==.
                                   7101 ; genGoto
      00B6E2 CC B7 01         [ 2] 7102 	jp	00122$
                                   7103 ; genLabel
      00B6E5                       7104 00108$:
                           001446  7105 	Sstm8s_tim1$TIM1_CCxCmd$1556 ==.
                           001446  7106 	Sstm8s_tim1$TIM1_CCxCmd$1557 ==.
                                   7107 ;	../SPL/src/stm8s_tim1.c: 1619: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3E);
                                   7108 ; genAnd
      00B6E5 A4 FE            [ 1] 7109 	and	a, #0xfe
                                   7110 ; genPointerSet
      00B6E7 C7 52 5D         [ 1] 7111 	ld	0x525d, a
                           00144B  7112 	Sstm8s_tim1$TIM1_CCxCmd$1558 ==.
                                   7113 ; genGoto
      00B6EA CC B7 01         [ 2] 7114 	jp	00122$
                                   7115 ; genLabel
      00B6ED                       7116 00114$:
                           00144E  7117 	Sstm8s_tim1$TIM1_CCxCmd$1559 ==.
                           00144E  7118 	Sstm8s_tim1$TIM1_CCxCmd$1560 ==.
                                   7119 ;	../SPL/src/stm8s_tim1.c: 1625: if (NewState != DISABLE)
                                   7120 ; genIfx
      00B6ED 0D 06            [ 1] 7121 	tnz	(0x06, sp)
      00B6EF 26 03            [ 1] 7122 	jrne	00227$
      00B6F1 CC B6 FC         [ 2] 7123 	jp	00111$
      00B6F4                       7124 00227$:
                           001455  7125 	Sstm8s_tim1$TIM1_CCxCmd$1561 ==.
                           001455  7126 	Sstm8s_tim1$TIM1_CCxCmd$1562 ==.
                                   7127 ;	../SPL/src/stm8s_tim1.c: 1627: TIM1->CCER2 |= TIM1_CCER2_CC4E;
                                   7128 ; genOr
      00B6F4 AA 10            [ 1] 7129 	or	a, #0x10
                                   7130 ; genPointerSet
      00B6F6 C7 52 5D         [ 1] 7131 	ld	0x525d, a
                           00145A  7132 	Sstm8s_tim1$TIM1_CCxCmd$1563 ==.
                                   7133 ; genGoto
      00B6F9 CC B7 01         [ 2] 7134 	jp	00122$
                                   7135 ; genLabel
      00B6FC                       7136 00111$:
                           00145D  7137 	Sstm8s_tim1$TIM1_CCxCmd$1564 ==.
                           00145D  7138 	Sstm8s_tim1$TIM1_CCxCmd$1565 ==.
                                   7139 ;	../SPL/src/stm8s_tim1.c: 1631: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4E);
                                   7140 ; genAnd
      00B6FC A4 EF            [ 1] 7141 	and	a, #0xef
                                   7142 ; genPointerSet
      00B6FE C7 52 5D         [ 1] 7143 	ld	0x525d, a
                           001462  7144 	Sstm8s_tim1$TIM1_CCxCmd$1566 ==.
                                   7145 ; genLabel
      00B701                       7146 00122$:
                           001462  7147 	Sstm8s_tim1$TIM1_CCxCmd$1567 ==.
                                   7148 ;	../SPL/src/stm8s_tim1.c: 1634: }
                                   7149 ; genEndFunction
      00B701 85               [ 2] 7150 	popw	x
                           001463  7151 	Sstm8s_tim1$TIM1_CCxCmd$1568 ==.
                           001463  7152 	Sstm8s_tim1$TIM1_CCxCmd$1569 ==.
                           001463  7153 	XG$TIM1_CCxCmd$0$0 ==.
      00B702 81               [ 4] 7154 	ret
                           001464  7155 	Sstm8s_tim1$TIM1_CCxCmd$1570 ==.
                           001464  7156 	Sstm8s_tim1$TIM1_CCxNCmd$1571 ==.
                                   7157 ;	../SPL/src/stm8s_tim1.c: 1647: void TIM1_CCxNCmd(TIM1_Channel_TypeDef TIM1_Channel, FunctionalState NewState)
                                   7158 ; genLabel
                                   7159 ;	-----------------------------------------
                                   7160 ;	 function TIM1_CCxNCmd
                                   7161 ;	-----------------------------------------
                                   7162 ;	Register assignment might be sub-optimal.
                                   7163 ;	Stack space usage: 1 bytes.
      00B703                       7164 _TIM1_CCxNCmd:
                           001464  7165 	Sstm8s_tim1$TIM1_CCxNCmd$1572 ==.
      00B703 88               [ 1] 7166 	push	a
                           001465  7167 	Sstm8s_tim1$TIM1_CCxNCmd$1573 ==.
                           001465  7168 	Sstm8s_tim1$TIM1_CCxNCmd$1574 ==.
                                   7169 ;	../SPL/src/stm8s_tim1.c: 1650: assert_param(IS_TIM1_COMPLEMENTARY_CHANNEL_OK(TIM1_Channel));
                                   7170 ; genCmpEQorNE
      00B704 7B 04            [ 1] 7171 	ld	a, (0x04, sp)
      00B706 4A               [ 1] 7172 	dec	a
      00B707 26 07            [ 1] 7173 	jrne	00182$
      00B709 A6 01            [ 1] 7174 	ld	a, #0x01
      00B70B 6B 01            [ 1] 7175 	ld	(0x01, sp), a
      00B70D CC B7 12         [ 2] 7176 	jp	00183$
      00B710                       7177 00182$:
      00B710 0F 01            [ 1] 7178 	clr	(0x01, sp)
      00B712                       7179 00183$:
                           001473  7180 	Sstm8s_tim1$TIM1_CCxNCmd$1575 ==.
                                   7181 ; genIfx
      00B712 0D 04            [ 1] 7182 	tnz	(0x04, sp)
      00B714 26 03            [ 1] 7183 	jrne	00184$
      00B716 CC B7 38         [ 2] 7184 	jp	00119$
      00B719                       7185 00184$:
                                   7186 ; genIfx
      00B719 0D 01            [ 1] 7187 	tnz	(0x01, sp)
      00B71B 27 03            [ 1] 7188 	jreq	00185$
      00B71D CC B7 38         [ 2] 7189 	jp	00119$
      00B720                       7190 00185$:
                                   7191 ; genCmpEQorNE
      00B720 7B 04            [ 1] 7192 	ld	a, (0x04, sp)
      00B722 A1 02            [ 1] 7193 	cp	a, #0x02
      00B724 26 03            [ 1] 7194 	jrne	00187$
      00B726 CC B7 38         [ 2] 7195 	jp	00119$
      00B729                       7196 00187$:
                           00148A  7197 	Sstm8s_tim1$TIM1_CCxNCmd$1576 ==.
                                   7198 ; skipping generated iCode
                                   7199 ; skipping iCode since result will be rematerialized
                                   7200 ; skipping iCode since result will be rematerialized
                                   7201 ; genIPush
      00B729 4B 72            [ 1] 7202 	push	#0x72
                           00148C  7203 	Sstm8s_tim1$TIM1_CCxNCmd$1577 ==.
      00B72B 4B 06            [ 1] 7204 	push	#0x06
                           00148E  7205 	Sstm8s_tim1$TIM1_CCxNCmd$1578 ==.
      00B72D 5F               [ 1] 7206 	clrw	x
      00B72E 89               [ 2] 7207 	pushw	x
                           001490  7208 	Sstm8s_tim1$TIM1_CCxNCmd$1579 ==.
                                   7209 ; genIPush
      00B72F 4B 0E            [ 1] 7210 	push	#<(___str_0+0)
                           001492  7211 	Sstm8s_tim1$TIM1_CCxNCmd$1580 ==.
      00B731 4B 81            [ 1] 7212 	push	#((___str_0+0) >> 8)
                           001494  7213 	Sstm8s_tim1$TIM1_CCxNCmd$1581 ==.
                                   7214 ; genCall
      00B733 CD 84 23         [ 4] 7215 	call	_assert_failed
      00B736 5B 06            [ 2] 7216 	addw	sp, #6
                           001499  7217 	Sstm8s_tim1$TIM1_CCxNCmd$1582 ==.
                                   7218 ; genLabel
      00B738                       7219 00119$:
                           001499  7220 	Sstm8s_tim1$TIM1_CCxNCmd$1583 ==.
                                   7221 ;	../SPL/src/stm8s_tim1.c: 1651: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   7222 ; genIfx
      00B738 0D 05            [ 1] 7223 	tnz	(0x05, sp)
      00B73A 26 03            [ 1] 7224 	jrne	00189$
      00B73C CC B7 56         [ 2] 7225 	jp	00127$
      00B73F                       7226 00189$:
                                   7227 ; genCmpEQorNE
      00B73F 7B 05            [ 1] 7228 	ld	a, (0x05, sp)
      00B741 4A               [ 1] 7229 	dec	a
      00B742 26 03            [ 1] 7230 	jrne	00191$
      00B744 CC B7 56         [ 2] 7231 	jp	00127$
      00B747                       7232 00191$:
                           0014A8  7233 	Sstm8s_tim1$TIM1_CCxNCmd$1584 ==.
                                   7234 ; skipping generated iCode
                                   7235 ; skipping iCode since result will be rematerialized
                                   7236 ; skipping iCode since result will be rematerialized
                                   7237 ; genIPush
      00B747 4B 73            [ 1] 7238 	push	#0x73
                           0014AA  7239 	Sstm8s_tim1$TIM1_CCxNCmd$1585 ==.
      00B749 4B 06            [ 1] 7240 	push	#0x06
                           0014AC  7241 	Sstm8s_tim1$TIM1_CCxNCmd$1586 ==.
      00B74B 5F               [ 1] 7242 	clrw	x
      00B74C 89               [ 2] 7243 	pushw	x
                           0014AE  7244 	Sstm8s_tim1$TIM1_CCxNCmd$1587 ==.
                                   7245 ; genIPush
      00B74D 4B 0E            [ 1] 7246 	push	#<(___str_0+0)
                           0014B0  7247 	Sstm8s_tim1$TIM1_CCxNCmd$1588 ==.
      00B74F 4B 81            [ 1] 7248 	push	#((___str_0+0) >> 8)
                           0014B2  7249 	Sstm8s_tim1$TIM1_CCxNCmd$1589 ==.
                                   7250 ; genCall
      00B751 CD 84 23         [ 4] 7251 	call	_assert_failed
      00B754 5B 06            [ 2] 7252 	addw	sp, #6
                           0014B7  7253 	Sstm8s_tim1$TIM1_CCxNCmd$1590 ==.
                                   7254 ; genLabel
      00B756                       7255 00127$:
                           0014B7  7256 	Sstm8s_tim1$TIM1_CCxNCmd$1591 ==.
                                   7257 ;	../SPL/src/stm8s_tim1.c: 1653: if (TIM1_Channel == TIM1_CHANNEL_1)
                                   7258 ; genIfx
      00B756 0D 04            [ 1] 7259 	tnz	(0x04, sp)
      00B758 27 03            [ 1] 7260 	jreq	00193$
      00B75A CC B7 77         [ 2] 7261 	jp	00114$
      00B75D                       7262 00193$:
                           0014BE  7263 	Sstm8s_tim1$TIM1_CCxNCmd$1592 ==.
                                   7264 ;	../SPL/src/stm8s_tim1.c: 1658: TIM1->CCER1 |= TIM1_CCER1_CC1NE;
                                   7265 ; genPointerGet
      00B75D C6 52 5C         [ 1] 7266 	ld	a, 0x525c
                           0014C1  7267 	Sstm8s_tim1$TIM1_CCxNCmd$1593 ==.
                           0014C1  7268 	Sstm8s_tim1$TIM1_CCxNCmd$1594 ==.
                                   7269 ;	../SPL/src/stm8s_tim1.c: 1656: if (NewState != DISABLE)
                                   7270 ; genIfx
      00B760 0D 05            [ 1] 7271 	tnz	(0x05, sp)
      00B762 26 03            [ 1] 7272 	jrne	00194$
      00B764 CC B7 6F         [ 2] 7273 	jp	00102$
      00B767                       7274 00194$:
                           0014C8  7275 	Sstm8s_tim1$TIM1_CCxNCmd$1595 ==.
                           0014C8  7276 	Sstm8s_tim1$TIM1_CCxNCmd$1596 ==.
                                   7277 ;	../SPL/src/stm8s_tim1.c: 1658: TIM1->CCER1 |= TIM1_CCER1_CC1NE;
                                   7278 ; genOr
      00B767 AA 04            [ 1] 7279 	or	a, #0x04
                                   7280 ; genPointerSet
      00B769 C7 52 5C         [ 1] 7281 	ld	0x525c, a
                           0014CD  7282 	Sstm8s_tim1$TIM1_CCxNCmd$1597 ==.
                                   7283 ; genGoto
      00B76C CC B7 B0         [ 2] 7284 	jp	00116$
                                   7285 ; genLabel
      00B76F                       7286 00102$:
                           0014D0  7287 	Sstm8s_tim1$TIM1_CCxNCmd$1598 ==.
                           0014D0  7288 	Sstm8s_tim1$TIM1_CCxNCmd$1599 ==.
                                   7289 ;	../SPL/src/stm8s_tim1.c: 1662: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1NE);
                                   7290 ; genAnd
      00B76F A4 FB            [ 1] 7291 	and	a, #0xfb
                                   7292 ; genPointerSet
      00B771 C7 52 5C         [ 1] 7293 	ld	0x525c, a
                           0014D5  7294 	Sstm8s_tim1$TIM1_CCxNCmd$1600 ==.
                                   7295 ; genGoto
      00B774 CC B7 B0         [ 2] 7296 	jp	00116$
                                   7297 ; genLabel
      00B777                       7298 00114$:
                           0014D8  7299 	Sstm8s_tim1$TIM1_CCxNCmd$1601 ==.
                                   7300 ;	../SPL/src/stm8s_tim1.c: 1665: else if (TIM1_Channel == TIM1_CHANNEL_2)
                                   7301 ; genAssign
      00B777 7B 01            [ 1] 7302 	ld	a, (0x01, sp)
                                   7303 ; genIfx
      00B779 4D               [ 1] 7304 	tnz	a
      00B77A 26 03            [ 1] 7305 	jrne	00195$
      00B77C CC B7 99         [ 2] 7306 	jp	00111$
      00B77F                       7307 00195$:
                           0014E0  7308 	Sstm8s_tim1$TIM1_CCxNCmd$1602 ==.
                                   7309 ;	../SPL/src/stm8s_tim1.c: 1658: TIM1->CCER1 |= TIM1_CCER1_CC1NE;
                                   7310 ; genPointerGet
      00B77F C6 52 5C         [ 1] 7311 	ld	a, 0x525c
                           0014E3  7312 	Sstm8s_tim1$TIM1_CCxNCmd$1603 ==.
                           0014E3  7313 	Sstm8s_tim1$TIM1_CCxNCmd$1604 ==.
                                   7314 ;	../SPL/src/stm8s_tim1.c: 1668: if (NewState != DISABLE)
                                   7315 ; genIfx
      00B782 0D 05            [ 1] 7316 	tnz	(0x05, sp)
      00B784 26 03            [ 1] 7317 	jrne	00196$
      00B786 CC B7 91         [ 2] 7318 	jp	00105$
      00B789                       7319 00196$:
                           0014EA  7320 	Sstm8s_tim1$TIM1_CCxNCmd$1605 ==.
                           0014EA  7321 	Sstm8s_tim1$TIM1_CCxNCmd$1606 ==.
                                   7322 ;	../SPL/src/stm8s_tim1.c: 1670: TIM1->CCER1 |= TIM1_CCER1_CC2NE;
                                   7323 ; genOr
      00B789 AA 40            [ 1] 7324 	or	a, #0x40
                                   7325 ; genPointerSet
      00B78B C7 52 5C         [ 1] 7326 	ld	0x525c, a
                           0014EF  7327 	Sstm8s_tim1$TIM1_CCxNCmd$1607 ==.
                                   7328 ; genGoto
      00B78E CC B7 B0         [ 2] 7329 	jp	00116$
                                   7330 ; genLabel
      00B791                       7331 00105$:
                           0014F2  7332 	Sstm8s_tim1$TIM1_CCxNCmd$1608 ==.
                           0014F2  7333 	Sstm8s_tim1$TIM1_CCxNCmd$1609 ==.
                                   7334 ;	../SPL/src/stm8s_tim1.c: 1674: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2NE);
                                   7335 ; genAnd
      00B791 A4 BF            [ 1] 7336 	and	a, #0xbf
                                   7337 ; genPointerSet
      00B793 C7 52 5C         [ 1] 7338 	ld	0x525c, a
                           0014F7  7339 	Sstm8s_tim1$TIM1_CCxNCmd$1610 ==.
                                   7340 ; genGoto
      00B796 CC B7 B0         [ 2] 7341 	jp	00116$
                                   7342 ; genLabel
      00B799                       7343 00111$:
                           0014FA  7344 	Sstm8s_tim1$TIM1_CCxNCmd$1611 ==.
                                   7345 ;	../SPL/src/stm8s_tim1.c: 1682: TIM1->CCER2 |= TIM1_CCER2_CC3NE;
                                   7346 ; genPointerGet
      00B799 C6 52 5D         [ 1] 7347 	ld	a, 0x525d
                           0014FD  7348 	Sstm8s_tim1$TIM1_CCxNCmd$1612 ==.
                           0014FD  7349 	Sstm8s_tim1$TIM1_CCxNCmd$1613 ==.
                                   7350 ;	../SPL/src/stm8s_tim1.c: 1680: if (NewState != DISABLE)
                                   7351 ; genIfx
      00B79C 0D 05            [ 1] 7352 	tnz	(0x05, sp)
      00B79E 26 03            [ 1] 7353 	jrne	00197$
      00B7A0 CC B7 AB         [ 2] 7354 	jp	00108$
      00B7A3                       7355 00197$:
                           001504  7356 	Sstm8s_tim1$TIM1_CCxNCmd$1614 ==.
                           001504  7357 	Sstm8s_tim1$TIM1_CCxNCmd$1615 ==.
                                   7358 ;	../SPL/src/stm8s_tim1.c: 1682: TIM1->CCER2 |= TIM1_CCER2_CC3NE;
                                   7359 ; genOr
      00B7A3 AA 04            [ 1] 7360 	or	a, #0x04
                                   7361 ; genPointerSet
      00B7A5 C7 52 5D         [ 1] 7362 	ld	0x525d, a
                           001509  7363 	Sstm8s_tim1$TIM1_CCxNCmd$1616 ==.
                                   7364 ; genGoto
      00B7A8 CC B7 B0         [ 2] 7365 	jp	00116$
                                   7366 ; genLabel
      00B7AB                       7367 00108$:
                           00150C  7368 	Sstm8s_tim1$TIM1_CCxNCmd$1617 ==.
                           00150C  7369 	Sstm8s_tim1$TIM1_CCxNCmd$1618 ==.
                                   7370 ;	../SPL/src/stm8s_tim1.c: 1686: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3NE);
                                   7371 ; genAnd
      00B7AB A4 FB            [ 1] 7372 	and	a, #0xfb
                                   7373 ; genPointerSet
      00B7AD C7 52 5D         [ 1] 7374 	ld	0x525d, a
                           001511  7375 	Sstm8s_tim1$TIM1_CCxNCmd$1619 ==.
                                   7376 ; genLabel
      00B7B0                       7377 00116$:
                           001511  7378 	Sstm8s_tim1$TIM1_CCxNCmd$1620 ==.
                                   7379 ;	../SPL/src/stm8s_tim1.c: 1689: }
                                   7380 ; genEndFunction
      00B7B0 84               [ 1] 7381 	pop	a
                           001512  7382 	Sstm8s_tim1$TIM1_CCxNCmd$1621 ==.
                           001512  7383 	Sstm8s_tim1$TIM1_CCxNCmd$1622 ==.
                           001512  7384 	XG$TIM1_CCxNCmd$0$0 ==.
      00B7B1 81               [ 4] 7385 	ret
                           001513  7386 	Sstm8s_tim1$TIM1_CCxNCmd$1623 ==.
                           001513  7387 	Sstm8s_tim1$TIM1_SelectOCxM$1624 ==.
                                   7388 ;	../SPL/src/stm8s_tim1.c: 1712: void TIM1_SelectOCxM(TIM1_Channel_TypeDef TIM1_Channel, TIM1_OCMode_TypeDef TIM1_OCMode)
                                   7389 ; genLabel
                                   7390 ;	-----------------------------------------
                                   7391 ;	 function TIM1_SelectOCxM
                                   7392 ;	-----------------------------------------
                                   7393 ;	Register assignment might be sub-optimal.
                                   7394 ;	Stack space usage: 2 bytes.
      00B7B2                       7395 _TIM1_SelectOCxM:
                           001513  7396 	Sstm8s_tim1$TIM1_SelectOCxM$1625 ==.
      00B7B2 89               [ 2] 7397 	pushw	x
                           001514  7398 	Sstm8s_tim1$TIM1_SelectOCxM$1626 ==.
                           001514  7399 	Sstm8s_tim1$TIM1_SelectOCxM$1627 ==.
                                   7400 ;	../SPL/src/stm8s_tim1.c: 1715: assert_param(IS_TIM1_CHANNEL_OK(TIM1_Channel));
                                   7401 ; genCmpEQorNE
      00B7B3 7B 05            [ 1] 7402 	ld	a, (0x05, sp)
      00B7B5 4A               [ 1] 7403 	dec	a
      00B7B6 26 07            [ 1] 7404 	jrne	00222$
      00B7B8 A6 01            [ 1] 7405 	ld	a, #0x01
      00B7BA 6B 01            [ 1] 7406 	ld	(0x01, sp), a
      00B7BC CC B7 C1         [ 2] 7407 	jp	00223$
      00B7BF                       7408 00222$:
      00B7BF 0F 01            [ 1] 7409 	clr	(0x01, sp)
      00B7C1                       7410 00223$:
                           001522  7411 	Sstm8s_tim1$TIM1_SelectOCxM$1628 ==.
                                   7412 ; genCmpEQorNE
      00B7C1 7B 05            [ 1] 7413 	ld	a, (0x05, sp)
      00B7C3 A1 02            [ 1] 7414 	cp	a, #0x02
      00B7C5 26 07            [ 1] 7415 	jrne	00225$
      00B7C7 A6 01            [ 1] 7416 	ld	a, #0x01
      00B7C9 6B 02            [ 1] 7417 	ld	(0x02, sp), a
      00B7CB CC B7 D0         [ 2] 7418 	jp	00226$
      00B7CE                       7419 00225$:
      00B7CE 0F 02            [ 1] 7420 	clr	(0x02, sp)
      00B7D0                       7421 00226$:
                           001531  7422 	Sstm8s_tim1$TIM1_SelectOCxM$1629 ==.
                                   7423 ; genIfx
      00B7D0 0D 05            [ 1] 7424 	tnz	(0x05, sp)
      00B7D2 26 03            [ 1] 7425 	jrne	00227$
      00B7D4 CC B7 FD         [ 2] 7426 	jp	00113$
      00B7D7                       7427 00227$:
                                   7428 ; genIfx
      00B7D7 0D 01            [ 1] 7429 	tnz	(0x01, sp)
      00B7D9 27 03            [ 1] 7430 	jreq	00228$
      00B7DB CC B7 FD         [ 2] 7431 	jp	00113$
      00B7DE                       7432 00228$:
                                   7433 ; genIfx
      00B7DE 0D 02            [ 1] 7434 	tnz	(0x02, sp)
      00B7E0 27 03            [ 1] 7435 	jreq	00229$
      00B7E2 CC B7 FD         [ 2] 7436 	jp	00113$
      00B7E5                       7437 00229$:
                                   7438 ; genCmpEQorNE
      00B7E5 7B 05            [ 1] 7439 	ld	a, (0x05, sp)
      00B7E7 A1 03            [ 1] 7440 	cp	a, #0x03
      00B7E9 26 03            [ 1] 7441 	jrne	00231$
      00B7EB CC B7 FD         [ 2] 7442 	jp	00113$
      00B7EE                       7443 00231$:
                           00154F  7444 	Sstm8s_tim1$TIM1_SelectOCxM$1630 ==.
                                   7445 ; skipping generated iCode
                                   7446 ; skipping iCode since result will be rematerialized
                                   7447 ; skipping iCode since result will be rematerialized
                                   7448 ; genIPush
      00B7EE 4B B3            [ 1] 7449 	push	#0xb3
                           001551  7450 	Sstm8s_tim1$TIM1_SelectOCxM$1631 ==.
      00B7F0 4B 06            [ 1] 7451 	push	#0x06
                           001553  7452 	Sstm8s_tim1$TIM1_SelectOCxM$1632 ==.
      00B7F2 5F               [ 1] 7453 	clrw	x
      00B7F3 89               [ 2] 7454 	pushw	x
                           001555  7455 	Sstm8s_tim1$TIM1_SelectOCxM$1633 ==.
                                   7456 ; genIPush
      00B7F4 4B 0E            [ 1] 7457 	push	#<(___str_0+0)
                           001557  7458 	Sstm8s_tim1$TIM1_SelectOCxM$1634 ==.
      00B7F6 4B 81            [ 1] 7459 	push	#((___str_0+0) >> 8)
                           001559  7460 	Sstm8s_tim1$TIM1_SelectOCxM$1635 ==.
                                   7461 ; genCall
      00B7F8 CD 84 23         [ 4] 7462 	call	_assert_failed
      00B7FB 5B 06            [ 2] 7463 	addw	sp, #6
                           00155E  7464 	Sstm8s_tim1$TIM1_SelectOCxM$1636 ==.
                                   7465 ; genLabel
      00B7FD                       7466 00113$:
                           00155E  7467 	Sstm8s_tim1$TIM1_SelectOCxM$1637 ==.
                                   7468 ;	../SPL/src/stm8s_tim1.c: 1716: assert_param(IS_TIM1_OCM_OK(TIM1_OCMode));
                                   7469 ; genIfx
      00B7FD 0D 06            [ 1] 7470 	tnz	(0x06, sp)
      00B7FF 26 03            [ 1] 7471 	jrne	00233$
      00B801 CC B8 52         [ 2] 7472 	jp	00124$
      00B804                       7473 00233$:
                                   7474 ; genCmpEQorNE
      00B804 7B 06            [ 1] 7475 	ld	a, (0x06, sp)
      00B806 A1 10            [ 1] 7476 	cp	a, #0x10
      00B808 26 03            [ 1] 7477 	jrne	00235$
      00B80A CC B8 52         [ 2] 7478 	jp	00124$
      00B80D                       7479 00235$:
                           00156E  7480 	Sstm8s_tim1$TIM1_SelectOCxM$1638 ==.
                                   7481 ; skipping generated iCode
                                   7482 ; genCmpEQorNE
      00B80D 7B 06            [ 1] 7483 	ld	a, (0x06, sp)
      00B80F A1 20            [ 1] 7484 	cp	a, #0x20
      00B811 26 03            [ 1] 7485 	jrne	00238$
      00B813 CC B8 52         [ 2] 7486 	jp	00124$
      00B816                       7487 00238$:
                           001577  7488 	Sstm8s_tim1$TIM1_SelectOCxM$1639 ==.
                                   7489 ; skipping generated iCode
                                   7490 ; genCmpEQorNE
      00B816 7B 06            [ 1] 7491 	ld	a, (0x06, sp)
      00B818 A1 30            [ 1] 7492 	cp	a, #0x30
      00B81A 26 03            [ 1] 7493 	jrne	00241$
      00B81C CC B8 52         [ 2] 7494 	jp	00124$
      00B81F                       7495 00241$:
                           001580  7496 	Sstm8s_tim1$TIM1_SelectOCxM$1640 ==.
                                   7497 ; skipping generated iCode
                                   7498 ; genCmpEQorNE
      00B81F 7B 06            [ 1] 7499 	ld	a, (0x06, sp)
      00B821 A1 60            [ 1] 7500 	cp	a, #0x60
      00B823 26 03            [ 1] 7501 	jrne	00244$
      00B825 CC B8 52         [ 2] 7502 	jp	00124$
      00B828                       7503 00244$:
                           001589  7504 	Sstm8s_tim1$TIM1_SelectOCxM$1641 ==.
                                   7505 ; skipping generated iCode
                                   7506 ; genCmpEQorNE
      00B828 7B 06            [ 1] 7507 	ld	a, (0x06, sp)
      00B82A A1 70            [ 1] 7508 	cp	a, #0x70
      00B82C 26 03            [ 1] 7509 	jrne	00247$
      00B82E CC B8 52         [ 2] 7510 	jp	00124$
      00B831                       7511 00247$:
                           001592  7512 	Sstm8s_tim1$TIM1_SelectOCxM$1642 ==.
                                   7513 ; skipping generated iCode
                                   7514 ; genCmpEQorNE
      00B831 7B 06            [ 1] 7515 	ld	a, (0x06, sp)
      00B833 A1 50            [ 1] 7516 	cp	a, #0x50
      00B835 26 03            [ 1] 7517 	jrne	00250$
      00B837 CC B8 52         [ 2] 7518 	jp	00124$
      00B83A                       7519 00250$:
                           00159B  7520 	Sstm8s_tim1$TIM1_SelectOCxM$1643 ==.
                                   7521 ; skipping generated iCode
                                   7522 ; genCmpEQorNE
      00B83A 7B 06            [ 1] 7523 	ld	a, (0x06, sp)
      00B83C A1 40            [ 1] 7524 	cp	a, #0x40
      00B83E 26 03            [ 1] 7525 	jrne	00253$
      00B840 CC B8 52         [ 2] 7526 	jp	00124$
      00B843                       7527 00253$:
                           0015A4  7528 	Sstm8s_tim1$TIM1_SelectOCxM$1644 ==.
                                   7529 ; skipping generated iCode
                                   7530 ; skipping iCode since result will be rematerialized
                                   7531 ; skipping iCode since result will be rematerialized
                                   7532 ; genIPush
      00B843 4B B4            [ 1] 7533 	push	#0xb4
                           0015A6  7534 	Sstm8s_tim1$TIM1_SelectOCxM$1645 ==.
      00B845 4B 06            [ 1] 7535 	push	#0x06
                           0015A8  7536 	Sstm8s_tim1$TIM1_SelectOCxM$1646 ==.
      00B847 5F               [ 1] 7537 	clrw	x
      00B848 89               [ 2] 7538 	pushw	x
                           0015AA  7539 	Sstm8s_tim1$TIM1_SelectOCxM$1647 ==.
                                   7540 ; genIPush
      00B849 4B 0E            [ 1] 7541 	push	#<(___str_0+0)
                           0015AC  7542 	Sstm8s_tim1$TIM1_SelectOCxM$1648 ==.
      00B84B 4B 81            [ 1] 7543 	push	#((___str_0+0) >> 8)
                           0015AE  7544 	Sstm8s_tim1$TIM1_SelectOCxM$1649 ==.
                                   7545 ; genCall
      00B84D CD 84 23         [ 4] 7546 	call	_assert_failed
      00B850 5B 06            [ 2] 7547 	addw	sp, #6
                           0015B3  7548 	Sstm8s_tim1$TIM1_SelectOCxM$1650 ==.
                                   7549 ; genLabel
      00B852                       7550 00124$:
                           0015B3  7551 	Sstm8s_tim1$TIM1_SelectOCxM$1651 ==.
                                   7552 ;	../SPL/src/stm8s_tim1.c: 1718: if (TIM1_Channel == TIM1_CHANNEL_1)
                                   7553 ; genIfx
      00B852 0D 05            [ 1] 7554 	tnz	(0x05, sp)
      00B854 27 03            [ 1] 7555 	jreq	00255$
      00B856 CC B8 6E         [ 2] 7556 	jp	00108$
      00B859                       7557 00255$:
                           0015BA  7558 	Sstm8s_tim1$TIM1_SelectOCxM$1652 ==.
                           0015BA  7559 	Sstm8s_tim1$TIM1_SelectOCxM$1653 ==.
                                   7560 ;	../SPL/src/stm8s_tim1.c: 1721: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E);
                                   7561 ; genPointerGet
      00B859 C6 52 5C         [ 1] 7562 	ld	a, 0x525c
                                   7563 ; genAnd
      00B85C A4 FE            [ 1] 7564 	and	a, #0xfe
                                   7565 ; genPointerSet
      00B85E C7 52 5C         [ 1] 7566 	ld	0x525c, a
                           0015C2  7567 	Sstm8s_tim1$TIM1_SelectOCxM$1654 ==.
                                   7568 ;	../SPL/src/stm8s_tim1.c: 1724: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_OCM)) 
                                   7569 ; genPointerGet
      00B861 C6 52 58         [ 1] 7570 	ld	a, 0x5258
                                   7571 ; genAnd
      00B864 A4 8F            [ 1] 7572 	and	a, #0x8f
                           0015C7  7573 	Sstm8s_tim1$TIM1_SelectOCxM$1655 ==.
                                   7574 ;	../SPL/src/stm8s_tim1.c: 1725: | (uint8_t)TIM1_OCMode);
                                   7575 ; genOr
      00B866 1A 06            [ 1] 7576 	or	a, (0x06, sp)
                                   7577 ; genPointerSet
      00B868 C7 52 58         [ 1] 7578 	ld	0x5258, a
                           0015CC  7579 	Sstm8s_tim1$TIM1_SelectOCxM$1656 ==.
                                   7580 ; genGoto
      00B86B CC B8 BA         [ 2] 7581 	jp	00110$
                                   7582 ; genLabel
      00B86E                       7583 00108$:
                           0015CF  7584 	Sstm8s_tim1$TIM1_SelectOCxM$1657 ==.
                                   7585 ;	../SPL/src/stm8s_tim1.c: 1727: else if (TIM1_Channel == TIM1_CHANNEL_2)
                                   7586 ; genAssign
      00B86E 7B 01            [ 1] 7587 	ld	a, (0x01, sp)
                                   7588 ; genIfx
      00B870 4D               [ 1] 7589 	tnz	a
      00B871 26 03            [ 1] 7590 	jrne	00256$
      00B873 CC B8 8B         [ 2] 7591 	jp	00105$
      00B876                       7592 00256$:
                           0015D7  7593 	Sstm8s_tim1$TIM1_SelectOCxM$1658 ==.
                           0015D7  7594 	Sstm8s_tim1$TIM1_SelectOCxM$1659 ==.
                                   7595 ;	../SPL/src/stm8s_tim1.c: 1730: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2E);
                                   7596 ; genPointerGet
      00B876 C6 52 5C         [ 1] 7597 	ld	a, 0x525c
                                   7598 ; genAnd
      00B879 A4 EF            [ 1] 7599 	and	a, #0xef
                                   7600 ; genPointerSet
      00B87B C7 52 5C         [ 1] 7601 	ld	0x525c, a
                           0015DF  7602 	Sstm8s_tim1$TIM1_SelectOCxM$1660 ==.
                                   7603 ;	../SPL/src/stm8s_tim1.c: 1733: TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_OCM))
                                   7604 ; genPointerGet
      00B87E C6 52 59         [ 1] 7605 	ld	a, 0x5259
                                   7606 ; genAnd
      00B881 A4 8F            [ 1] 7607 	and	a, #0x8f
                           0015E4  7608 	Sstm8s_tim1$TIM1_SelectOCxM$1661 ==.
                                   7609 ;	../SPL/src/stm8s_tim1.c: 1734: | (uint8_t)TIM1_OCMode);
                                   7610 ; genOr
      00B883 1A 06            [ 1] 7611 	or	a, (0x06, sp)
                                   7612 ; genPointerSet
      00B885 C7 52 59         [ 1] 7613 	ld	0x5259, a
                           0015E9  7614 	Sstm8s_tim1$TIM1_SelectOCxM$1662 ==.
                                   7615 ; genGoto
      00B888 CC B8 BA         [ 2] 7616 	jp	00110$
                                   7617 ; genLabel
      00B88B                       7618 00105$:
                           0015EC  7619 	Sstm8s_tim1$TIM1_SelectOCxM$1663 ==.
                                   7620 ;	../SPL/src/stm8s_tim1.c: 1739: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3E);
                                   7621 ; genPointerGet
      00B88B C6 52 5D         [ 1] 7622 	ld	a, 0x525d
      00B88E 97               [ 1] 7623 	ld	xl, a
                           0015F0  7624 	Sstm8s_tim1$TIM1_SelectOCxM$1664 ==.
                                   7625 ;	../SPL/src/stm8s_tim1.c: 1736: else if (TIM1_Channel == TIM1_CHANNEL_3)
                                   7626 ; genAssign
      00B88F 7B 02            [ 1] 7627 	ld	a, (0x02, sp)
                                   7628 ; genIfx
      00B891 4D               [ 1] 7629 	tnz	a
      00B892 26 03            [ 1] 7630 	jrne	00257$
      00B894 CC B8 AA         [ 2] 7631 	jp	00102$
      00B897                       7632 00257$:
                           0015F8  7633 	Sstm8s_tim1$TIM1_SelectOCxM$1665 ==.
                           0015F8  7634 	Sstm8s_tim1$TIM1_SelectOCxM$1666 ==.
                                   7635 ;	../SPL/src/stm8s_tim1.c: 1739: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3E);
                                   7636 ; genAnd
      00B897 9F               [ 1] 7637 	ld	a, xl
      00B898 A4 FE            [ 1] 7638 	and	a, #0xfe
                                   7639 ; genPointerSet
      00B89A C7 52 5D         [ 1] 7640 	ld	0x525d, a
                           0015FE  7641 	Sstm8s_tim1$TIM1_SelectOCxM$1667 ==.
                                   7642 ;	../SPL/src/stm8s_tim1.c: 1742: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_OCM)) 
                                   7643 ; genPointerGet
      00B89D C6 52 5A         [ 1] 7644 	ld	a, 0x525a
                                   7645 ; genAnd
      00B8A0 A4 8F            [ 1] 7646 	and	a, #0x8f
                           001603  7647 	Sstm8s_tim1$TIM1_SelectOCxM$1668 ==.
                                   7648 ;	../SPL/src/stm8s_tim1.c: 1743: | (uint8_t)TIM1_OCMode);
                                   7649 ; genOr
      00B8A2 1A 06            [ 1] 7650 	or	a, (0x06, sp)
                                   7651 ; genPointerSet
      00B8A4 C7 52 5A         [ 1] 7652 	ld	0x525a, a
                           001608  7653 	Sstm8s_tim1$TIM1_SelectOCxM$1669 ==.
                                   7654 ; genGoto
      00B8A7 CC B8 BA         [ 2] 7655 	jp	00110$
                                   7656 ; genLabel
      00B8AA                       7657 00102$:
                           00160B  7658 	Sstm8s_tim1$TIM1_SelectOCxM$1670 ==.
                           00160B  7659 	Sstm8s_tim1$TIM1_SelectOCxM$1671 ==.
                                   7660 ;	../SPL/src/stm8s_tim1.c: 1748: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4E);
                                   7661 ; genAnd
      00B8AA 9F               [ 1] 7662 	ld	a, xl
      00B8AB A4 EF            [ 1] 7663 	and	a, #0xef
                                   7664 ; genPointerSet
      00B8AD C7 52 5D         [ 1] 7665 	ld	0x525d, a
                           001611  7666 	Sstm8s_tim1$TIM1_SelectOCxM$1672 ==.
                                   7667 ;	../SPL/src/stm8s_tim1.c: 1751: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_OCM)) 
                                   7668 ; genPointerGet
      00B8B0 C6 52 5B         [ 1] 7669 	ld	a, 0x525b
                                   7670 ; genAnd
      00B8B3 A4 8F            [ 1] 7671 	and	a, #0x8f
                           001616  7672 	Sstm8s_tim1$TIM1_SelectOCxM$1673 ==.
                                   7673 ;	../SPL/src/stm8s_tim1.c: 1752: | (uint8_t)TIM1_OCMode);
                                   7674 ; genOr
      00B8B5 1A 06            [ 1] 7675 	or	a, (0x06, sp)
                                   7676 ; genPointerSet
      00B8B7 C7 52 5B         [ 1] 7677 	ld	0x525b, a
                           00161B  7678 	Sstm8s_tim1$TIM1_SelectOCxM$1674 ==.
                                   7679 ; genLabel
      00B8BA                       7680 00110$:
                           00161B  7681 	Sstm8s_tim1$TIM1_SelectOCxM$1675 ==.
                                   7682 ;	../SPL/src/stm8s_tim1.c: 1754: }
                                   7683 ; genEndFunction
      00B8BA 85               [ 2] 7684 	popw	x
                           00161C  7685 	Sstm8s_tim1$TIM1_SelectOCxM$1676 ==.
                           00161C  7686 	Sstm8s_tim1$TIM1_SelectOCxM$1677 ==.
                           00161C  7687 	XG$TIM1_SelectOCxM$0$0 ==.
      00B8BB 81               [ 4] 7688 	ret
                           00161D  7689 	Sstm8s_tim1$TIM1_SelectOCxM$1678 ==.
                           00161D  7690 	Sstm8s_tim1$TIM1_SetCounter$1679 ==.
                                   7691 ;	../SPL/src/stm8s_tim1.c: 1762: void TIM1_SetCounter(uint16_t Counter)
                                   7692 ; genLabel
                                   7693 ;	-----------------------------------------
                                   7694 ;	 function TIM1_SetCounter
                                   7695 ;	-----------------------------------------
                                   7696 ;	Register assignment is optimal.
                                   7697 ;	Stack space usage: 0 bytes.
      00B8BC                       7698 _TIM1_SetCounter:
                           00161D  7699 	Sstm8s_tim1$TIM1_SetCounter$1680 ==.
                           00161D  7700 	Sstm8s_tim1$TIM1_SetCounter$1681 ==.
                                   7701 ;	../SPL/src/stm8s_tim1.c: 1765: TIM1->CNTRH = (uint8_t)(Counter >> 8);
                                   7702 ; genRightShiftLiteral
      00B8BC 7B 03            [ 1] 7703 	ld	a, (0x03, sp)
      00B8BE 5F               [ 1] 7704 	clrw	x
                                   7705 ; genCast
                                   7706 ; genAssign
                                   7707 ; genPointerSet
      00B8BF C7 52 5E         [ 1] 7708 	ld	0x525e, a
                           001623  7709 	Sstm8s_tim1$TIM1_SetCounter$1682 ==.
                                   7710 ;	../SPL/src/stm8s_tim1.c: 1766: TIM1->CNTRL = (uint8_t)(Counter);
                                   7711 ; genCast
                                   7712 ; genAssign
      00B8C2 7B 04            [ 1] 7713 	ld	a, (0x04, sp)
                                   7714 ; genPointerSet
      00B8C4 C7 52 5F         [ 1] 7715 	ld	0x525f, a
                                   7716 ; genLabel
      00B8C7                       7717 00101$:
                           001628  7718 	Sstm8s_tim1$TIM1_SetCounter$1683 ==.
                                   7719 ;	../SPL/src/stm8s_tim1.c: 1767: }
                                   7720 ; genEndFunction
                           001628  7721 	Sstm8s_tim1$TIM1_SetCounter$1684 ==.
                           001628  7722 	XG$TIM1_SetCounter$0$0 ==.
      00B8C7 81               [ 4] 7723 	ret
                           001629  7724 	Sstm8s_tim1$TIM1_SetCounter$1685 ==.
                           001629  7725 	Sstm8s_tim1$TIM1_SetAutoreload$1686 ==.
                                   7726 ;	../SPL/src/stm8s_tim1.c: 1775: void TIM1_SetAutoreload(uint16_t Autoreload)
                                   7727 ; genLabel
                                   7728 ;	-----------------------------------------
                                   7729 ;	 function TIM1_SetAutoreload
                                   7730 ;	-----------------------------------------
                                   7731 ;	Register assignment is optimal.
                                   7732 ;	Stack space usage: 0 bytes.
      00B8C8                       7733 _TIM1_SetAutoreload:
                           001629  7734 	Sstm8s_tim1$TIM1_SetAutoreload$1687 ==.
                           001629  7735 	Sstm8s_tim1$TIM1_SetAutoreload$1688 ==.
                                   7736 ;	../SPL/src/stm8s_tim1.c: 1778: TIM1->ARRH = (uint8_t)(Autoreload >> 8);
                                   7737 ; genRightShiftLiteral
      00B8C8 7B 03            [ 1] 7738 	ld	a, (0x03, sp)
      00B8CA 5F               [ 1] 7739 	clrw	x
                                   7740 ; genCast
                                   7741 ; genAssign
                                   7742 ; genPointerSet
      00B8CB C7 52 62         [ 1] 7743 	ld	0x5262, a
                           00162F  7744 	Sstm8s_tim1$TIM1_SetAutoreload$1689 ==.
                                   7745 ;	../SPL/src/stm8s_tim1.c: 1779: TIM1->ARRL = (uint8_t)(Autoreload);
                                   7746 ; genCast
                                   7747 ; genAssign
      00B8CE 7B 04            [ 1] 7748 	ld	a, (0x04, sp)
                                   7749 ; genPointerSet
      00B8D0 C7 52 63         [ 1] 7750 	ld	0x5263, a
                                   7751 ; genLabel
      00B8D3                       7752 00101$:
                           001634  7753 	Sstm8s_tim1$TIM1_SetAutoreload$1690 ==.
                                   7754 ;	../SPL/src/stm8s_tim1.c: 1780: }
                                   7755 ; genEndFunction
                           001634  7756 	Sstm8s_tim1$TIM1_SetAutoreload$1691 ==.
                           001634  7757 	XG$TIM1_SetAutoreload$0$0 ==.
      00B8D3 81               [ 4] 7758 	ret
                           001635  7759 	Sstm8s_tim1$TIM1_SetAutoreload$1692 ==.
                           001635  7760 	Sstm8s_tim1$TIM1_SetCompare1$1693 ==.
                                   7761 ;	../SPL/src/stm8s_tim1.c: 1788: void TIM1_SetCompare1(uint16_t Compare1)
                                   7762 ; genLabel
                                   7763 ;	-----------------------------------------
                                   7764 ;	 function TIM1_SetCompare1
                                   7765 ;	-----------------------------------------
                                   7766 ;	Register assignment is optimal.
                                   7767 ;	Stack space usage: 0 bytes.
      00B8D4                       7768 _TIM1_SetCompare1:
                           001635  7769 	Sstm8s_tim1$TIM1_SetCompare1$1694 ==.
                           001635  7770 	Sstm8s_tim1$TIM1_SetCompare1$1695 ==.
                                   7771 ;	../SPL/src/stm8s_tim1.c: 1791: TIM1->CCR1H = (uint8_t)(Compare1 >> 8);
                                   7772 ; genRightShiftLiteral
      00B8D4 7B 03            [ 1] 7773 	ld	a, (0x03, sp)
      00B8D6 5F               [ 1] 7774 	clrw	x
                                   7775 ; genCast
                                   7776 ; genAssign
                                   7777 ; genPointerSet
      00B8D7 C7 52 65         [ 1] 7778 	ld	0x5265, a
                           00163B  7779 	Sstm8s_tim1$TIM1_SetCompare1$1696 ==.
                                   7780 ;	../SPL/src/stm8s_tim1.c: 1792: TIM1->CCR1L = (uint8_t)(Compare1);
                                   7781 ; genCast
                                   7782 ; genAssign
      00B8DA 7B 04            [ 1] 7783 	ld	a, (0x04, sp)
                                   7784 ; genPointerSet
      00B8DC C7 52 66         [ 1] 7785 	ld	0x5266, a
                                   7786 ; genLabel
      00B8DF                       7787 00101$:
                           001640  7788 	Sstm8s_tim1$TIM1_SetCompare1$1697 ==.
                                   7789 ;	../SPL/src/stm8s_tim1.c: 1793: }
                                   7790 ; genEndFunction
                           001640  7791 	Sstm8s_tim1$TIM1_SetCompare1$1698 ==.
                           001640  7792 	XG$TIM1_SetCompare1$0$0 ==.
      00B8DF 81               [ 4] 7793 	ret
                           001641  7794 	Sstm8s_tim1$TIM1_SetCompare1$1699 ==.
                           001641  7795 	Sstm8s_tim1$TIM1_SetCompare2$1700 ==.
                                   7796 ;	../SPL/src/stm8s_tim1.c: 1801: void TIM1_SetCompare2(uint16_t Compare2)
                                   7797 ; genLabel
                                   7798 ;	-----------------------------------------
                                   7799 ;	 function TIM1_SetCompare2
                                   7800 ;	-----------------------------------------
                                   7801 ;	Register assignment is optimal.
                                   7802 ;	Stack space usage: 0 bytes.
      00B8E0                       7803 _TIM1_SetCompare2:
                           001641  7804 	Sstm8s_tim1$TIM1_SetCompare2$1701 ==.
                           001641  7805 	Sstm8s_tim1$TIM1_SetCompare2$1702 ==.
                                   7806 ;	../SPL/src/stm8s_tim1.c: 1804: TIM1->CCR2H = (uint8_t)(Compare2 >> 8);
                                   7807 ; genRightShiftLiteral
      00B8E0 7B 03            [ 1] 7808 	ld	a, (0x03, sp)
      00B8E2 5F               [ 1] 7809 	clrw	x
                                   7810 ; genCast
                                   7811 ; genAssign
                                   7812 ; genPointerSet
      00B8E3 C7 52 67         [ 1] 7813 	ld	0x5267, a
                           001647  7814 	Sstm8s_tim1$TIM1_SetCompare2$1703 ==.
                                   7815 ;	../SPL/src/stm8s_tim1.c: 1805: TIM1->CCR2L = (uint8_t)(Compare2);
                                   7816 ; genCast
                                   7817 ; genAssign
      00B8E6 7B 04            [ 1] 7818 	ld	a, (0x04, sp)
                                   7819 ; genPointerSet
      00B8E8 C7 52 68         [ 1] 7820 	ld	0x5268, a
                                   7821 ; genLabel
      00B8EB                       7822 00101$:
                           00164C  7823 	Sstm8s_tim1$TIM1_SetCompare2$1704 ==.
                                   7824 ;	../SPL/src/stm8s_tim1.c: 1806: }
                                   7825 ; genEndFunction
                           00164C  7826 	Sstm8s_tim1$TIM1_SetCompare2$1705 ==.
                           00164C  7827 	XG$TIM1_SetCompare2$0$0 ==.
      00B8EB 81               [ 4] 7828 	ret
                           00164D  7829 	Sstm8s_tim1$TIM1_SetCompare2$1706 ==.
                           00164D  7830 	Sstm8s_tim1$TIM1_SetCompare3$1707 ==.
                                   7831 ;	../SPL/src/stm8s_tim1.c: 1814: void TIM1_SetCompare3(uint16_t Compare3)
                                   7832 ; genLabel
                                   7833 ;	-----------------------------------------
                                   7834 ;	 function TIM1_SetCompare3
                                   7835 ;	-----------------------------------------
                                   7836 ;	Register assignment is optimal.
                                   7837 ;	Stack space usage: 0 bytes.
      00B8EC                       7838 _TIM1_SetCompare3:
                           00164D  7839 	Sstm8s_tim1$TIM1_SetCompare3$1708 ==.
                           00164D  7840 	Sstm8s_tim1$TIM1_SetCompare3$1709 ==.
                                   7841 ;	../SPL/src/stm8s_tim1.c: 1817: TIM1->CCR3H = (uint8_t)(Compare3 >> 8);
                                   7842 ; genRightShiftLiteral
      00B8EC 7B 03            [ 1] 7843 	ld	a, (0x03, sp)
      00B8EE 5F               [ 1] 7844 	clrw	x
                                   7845 ; genCast
                                   7846 ; genAssign
                                   7847 ; genPointerSet
      00B8EF C7 52 69         [ 1] 7848 	ld	0x5269, a
                           001653  7849 	Sstm8s_tim1$TIM1_SetCompare3$1710 ==.
                                   7850 ;	../SPL/src/stm8s_tim1.c: 1818: TIM1->CCR3L = (uint8_t)(Compare3);
                                   7851 ; genCast
                                   7852 ; genAssign
      00B8F2 7B 04            [ 1] 7853 	ld	a, (0x04, sp)
                                   7854 ; genPointerSet
      00B8F4 C7 52 6A         [ 1] 7855 	ld	0x526a, a
                                   7856 ; genLabel
      00B8F7                       7857 00101$:
                           001658  7858 	Sstm8s_tim1$TIM1_SetCompare3$1711 ==.
                                   7859 ;	../SPL/src/stm8s_tim1.c: 1819: }
                                   7860 ; genEndFunction
                           001658  7861 	Sstm8s_tim1$TIM1_SetCompare3$1712 ==.
                           001658  7862 	XG$TIM1_SetCompare3$0$0 ==.
      00B8F7 81               [ 4] 7863 	ret
                           001659  7864 	Sstm8s_tim1$TIM1_SetCompare3$1713 ==.
                           001659  7865 	Sstm8s_tim1$TIM1_SetCompare4$1714 ==.
                                   7866 ;	../SPL/src/stm8s_tim1.c: 1827: void TIM1_SetCompare4(uint16_t Compare4)
                                   7867 ; genLabel
                                   7868 ;	-----------------------------------------
                                   7869 ;	 function TIM1_SetCompare4
                                   7870 ;	-----------------------------------------
                                   7871 ;	Register assignment is optimal.
                                   7872 ;	Stack space usage: 0 bytes.
      00B8F8                       7873 _TIM1_SetCompare4:
                           001659  7874 	Sstm8s_tim1$TIM1_SetCompare4$1715 ==.
                           001659  7875 	Sstm8s_tim1$TIM1_SetCompare4$1716 ==.
                                   7876 ;	../SPL/src/stm8s_tim1.c: 1830: TIM1->CCR4H = (uint8_t)(Compare4 >> 8);
                                   7877 ; genRightShiftLiteral
      00B8F8 7B 03            [ 1] 7878 	ld	a, (0x03, sp)
      00B8FA 5F               [ 1] 7879 	clrw	x
                                   7880 ; genCast
                                   7881 ; genAssign
                                   7882 ; genPointerSet
      00B8FB C7 52 6B         [ 1] 7883 	ld	0x526b, a
                           00165F  7884 	Sstm8s_tim1$TIM1_SetCompare4$1717 ==.
                                   7885 ;	../SPL/src/stm8s_tim1.c: 1831: TIM1->CCR4L = (uint8_t)(Compare4);
                                   7886 ; genCast
                                   7887 ; genAssign
      00B8FE 7B 04            [ 1] 7888 	ld	a, (0x04, sp)
                                   7889 ; genPointerSet
      00B900 C7 52 6C         [ 1] 7890 	ld	0x526c, a
                                   7891 ; genLabel
      00B903                       7892 00101$:
                           001664  7893 	Sstm8s_tim1$TIM1_SetCompare4$1718 ==.
                                   7894 ;	../SPL/src/stm8s_tim1.c: 1832: }
                                   7895 ; genEndFunction
                           001664  7896 	Sstm8s_tim1$TIM1_SetCompare4$1719 ==.
                           001664  7897 	XG$TIM1_SetCompare4$0$0 ==.
      00B903 81               [ 4] 7898 	ret
                           001665  7899 	Sstm8s_tim1$TIM1_SetCompare4$1720 ==.
                           001665  7900 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1721 ==.
                                   7901 ;	../SPL/src/stm8s_tim1.c: 1844: void TIM1_SetIC1Prescaler(TIM1_ICPSC_TypeDef TIM1_IC1Prescaler)
                                   7902 ; genLabel
                                   7903 ;	-----------------------------------------
                                   7904 ;	 function TIM1_SetIC1Prescaler
                                   7905 ;	-----------------------------------------
                                   7906 ;	Register assignment is optimal.
                                   7907 ;	Stack space usage: 0 bytes.
      00B904                       7908 _TIM1_SetIC1Prescaler:
                           001665  7909 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1722 ==.
                           001665  7910 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1723 ==.
                                   7911 ;	../SPL/src/stm8s_tim1.c: 1847: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC1Prescaler));
                                   7912 ; genIfx
      00B904 0D 03            [ 1] 7913 	tnz	(0x03, sp)
      00B906 26 03            [ 1] 7914 	jrne	00134$
      00B908 CC B9 35         [ 2] 7915 	jp	00104$
      00B90B                       7916 00134$:
                                   7917 ; genCmpEQorNE
      00B90B 7B 03            [ 1] 7918 	ld	a, (0x03, sp)
      00B90D A1 04            [ 1] 7919 	cp	a, #0x04
      00B90F 26 03            [ 1] 7920 	jrne	00136$
      00B911 CC B9 35         [ 2] 7921 	jp	00104$
      00B914                       7922 00136$:
                           001675  7923 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1724 ==.
                                   7924 ; skipping generated iCode
                                   7925 ; genCmpEQorNE
      00B914 7B 03            [ 1] 7926 	ld	a, (0x03, sp)
      00B916 A1 08            [ 1] 7927 	cp	a, #0x08
      00B918 26 03            [ 1] 7928 	jrne	00139$
      00B91A CC B9 35         [ 2] 7929 	jp	00104$
      00B91D                       7930 00139$:
                           00167E  7931 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1725 ==.
                                   7932 ; skipping generated iCode
                                   7933 ; genCmpEQorNE
      00B91D 7B 03            [ 1] 7934 	ld	a, (0x03, sp)
      00B91F A1 0C            [ 1] 7935 	cp	a, #0x0c
      00B921 26 03            [ 1] 7936 	jrne	00142$
      00B923 CC B9 35         [ 2] 7937 	jp	00104$
      00B926                       7938 00142$:
                           001687  7939 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1726 ==.
                                   7940 ; skipping generated iCode
                                   7941 ; skipping iCode since result will be rematerialized
                                   7942 ; skipping iCode since result will be rematerialized
                                   7943 ; genIPush
      00B926 4B 37            [ 1] 7944 	push	#0x37
                           001689  7945 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1727 ==.
      00B928 4B 07            [ 1] 7946 	push	#0x07
                           00168B  7947 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1728 ==.
      00B92A 5F               [ 1] 7948 	clrw	x
      00B92B 89               [ 2] 7949 	pushw	x
                           00168D  7950 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1729 ==.
                                   7951 ; genIPush
      00B92C 4B 0E            [ 1] 7952 	push	#<(___str_0+0)
                           00168F  7953 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1730 ==.
      00B92E 4B 81            [ 1] 7954 	push	#((___str_0+0) >> 8)
                           001691  7955 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1731 ==.
                                   7956 ; genCall
      00B930 CD 84 23         [ 4] 7957 	call	_assert_failed
      00B933 5B 06            [ 2] 7958 	addw	sp, #6
                           001696  7959 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1732 ==.
                                   7960 ; genLabel
      00B935                       7961 00104$:
                           001696  7962 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1733 ==.
                                   7963 ;	../SPL/src/stm8s_tim1.c: 1850: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_ICxPSC)) 
                                   7964 ; genPointerGet
      00B935 C6 52 58         [ 1] 7965 	ld	a, 0x5258
                                   7966 ; genAnd
      00B938 A4 F3            [ 1] 7967 	and	a, #0xf3
                           00169B  7968 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1734 ==.
                                   7969 ;	../SPL/src/stm8s_tim1.c: 1851: | (uint8_t)TIM1_IC1Prescaler);
                                   7970 ; genOr
      00B93A 1A 03            [ 1] 7971 	or	a, (0x03, sp)
                                   7972 ; genPointerSet
      00B93C C7 52 58         [ 1] 7973 	ld	0x5258, a
                                   7974 ; genLabel
      00B93F                       7975 00101$:
                           0016A0  7976 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1735 ==.
                                   7977 ;	../SPL/src/stm8s_tim1.c: 1852: }
                                   7978 ; genEndFunction
                           0016A0  7979 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1736 ==.
                           0016A0  7980 	XG$TIM1_SetIC1Prescaler$0$0 ==.
      00B93F 81               [ 4] 7981 	ret
                           0016A1  7982 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1737 ==.
                           0016A1  7983 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1738 ==.
                                   7984 ;	../SPL/src/stm8s_tim1.c: 1864: void TIM1_SetIC2Prescaler(TIM1_ICPSC_TypeDef TIM1_IC2Prescaler)
                                   7985 ; genLabel
                                   7986 ;	-----------------------------------------
                                   7987 ;	 function TIM1_SetIC2Prescaler
                                   7988 ;	-----------------------------------------
                                   7989 ;	Register assignment is optimal.
                                   7990 ;	Stack space usage: 0 bytes.
      00B940                       7991 _TIM1_SetIC2Prescaler:
                           0016A1  7992 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1739 ==.
                           0016A1  7993 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1740 ==.
                                   7994 ;	../SPL/src/stm8s_tim1.c: 1868: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC2Prescaler));
                                   7995 ; genIfx
      00B940 0D 03            [ 1] 7996 	tnz	(0x03, sp)
      00B942 26 03            [ 1] 7997 	jrne	00134$
      00B944 CC B9 71         [ 2] 7998 	jp	00104$
      00B947                       7999 00134$:
                                   8000 ; genCmpEQorNE
      00B947 7B 03            [ 1] 8001 	ld	a, (0x03, sp)
      00B949 A1 04            [ 1] 8002 	cp	a, #0x04
      00B94B 26 03            [ 1] 8003 	jrne	00136$
      00B94D CC B9 71         [ 2] 8004 	jp	00104$
      00B950                       8005 00136$:
                           0016B1  8006 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1741 ==.
                                   8007 ; skipping generated iCode
                                   8008 ; genCmpEQorNE
      00B950 7B 03            [ 1] 8009 	ld	a, (0x03, sp)
      00B952 A1 08            [ 1] 8010 	cp	a, #0x08
      00B954 26 03            [ 1] 8011 	jrne	00139$
      00B956 CC B9 71         [ 2] 8012 	jp	00104$
      00B959                       8013 00139$:
                           0016BA  8014 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1742 ==.
                                   8015 ; skipping generated iCode
                                   8016 ; genCmpEQorNE
      00B959 7B 03            [ 1] 8017 	ld	a, (0x03, sp)
      00B95B A1 0C            [ 1] 8018 	cp	a, #0x0c
      00B95D 26 03            [ 1] 8019 	jrne	00142$
      00B95F CC B9 71         [ 2] 8020 	jp	00104$
      00B962                       8021 00142$:
                           0016C3  8022 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1743 ==.
                                   8023 ; skipping generated iCode
                                   8024 ; skipping iCode since result will be rematerialized
                                   8025 ; skipping iCode since result will be rematerialized
                                   8026 ; genIPush
      00B962 4B 4C            [ 1] 8027 	push	#0x4c
                           0016C5  8028 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1744 ==.
      00B964 4B 07            [ 1] 8029 	push	#0x07
                           0016C7  8030 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1745 ==.
      00B966 5F               [ 1] 8031 	clrw	x
      00B967 89               [ 2] 8032 	pushw	x
                           0016C9  8033 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1746 ==.
                                   8034 ; genIPush
      00B968 4B 0E            [ 1] 8035 	push	#<(___str_0+0)
                           0016CB  8036 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1747 ==.
      00B96A 4B 81            [ 1] 8037 	push	#((___str_0+0) >> 8)
                           0016CD  8038 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1748 ==.
                                   8039 ; genCall
      00B96C CD 84 23         [ 4] 8040 	call	_assert_failed
      00B96F 5B 06            [ 2] 8041 	addw	sp, #6
                           0016D2  8042 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1749 ==.
                                   8043 ; genLabel
      00B971                       8044 00104$:
                           0016D2  8045 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1750 ==.
                                   8046 ;	../SPL/src/stm8s_tim1.c: 1871: TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_ICxPSC))
                                   8047 ; genPointerGet
      00B971 C6 52 59         [ 1] 8048 	ld	a, 0x5259
                                   8049 ; genAnd
      00B974 A4 F3            [ 1] 8050 	and	a, #0xf3
                           0016D7  8051 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1751 ==.
                                   8052 ;	../SPL/src/stm8s_tim1.c: 1872: | (uint8_t)TIM1_IC2Prescaler);
                                   8053 ; genOr
      00B976 1A 03            [ 1] 8054 	or	a, (0x03, sp)
                                   8055 ; genPointerSet
      00B978 C7 52 59         [ 1] 8056 	ld	0x5259, a
                                   8057 ; genLabel
      00B97B                       8058 00101$:
                           0016DC  8059 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1752 ==.
                                   8060 ;	../SPL/src/stm8s_tim1.c: 1873: }
                                   8061 ; genEndFunction
                           0016DC  8062 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1753 ==.
                           0016DC  8063 	XG$TIM1_SetIC2Prescaler$0$0 ==.
      00B97B 81               [ 4] 8064 	ret
                           0016DD  8065 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1754 ==.
                           0016DD  8066 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1755 ==.
                                   8067 ;	../SPL/src/stm8s_tim1.c: 1885: void TIM1_SetIC3Prescaler(TIM1_ICPSC_TypeDef TIM1_IC3Prescaler)
                                   8068 ; genLabel
                                   8069 ;	-----------------------------------------
                                   8070 ;	 function TIM1_SetIC3Prescaler
                                   8071 ;	-----------------------------------------
                                   8072 ;	Register assignment is optimal.
                                   8073 ;	Stack space usage: 0 bytes.
      00B97C                       8074 _TIM1_SetIC3Prescaler:
                           0016DD  8075 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1756 ==.
                           0016DD  8076 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1757 ==.
                                   8077 ;	../SPL/src/stm8s_tim1.c: 1889: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC3Prescaler));
                                   8078 ; genIfx
      00B97C 0D 03            [ 1] 8079 	tnz	(0x03, sp)
      00B97E 26 03            [ 1] 8080 	jrne	00134$
      00B980 CC B9 AD         [ 2] 8081 	jp	00104$
      00B983                       8082 00134$:
                                   8083 ; genCmpEQorNE
      00B983 7B 03            [ 1] 8084 	ld	a, (0x03, sp)
      00B985 A1 04            [ 1] 8085 	cp	a, #0x04
      00B987 26 03            [ 1] 8086 	jrne	00136$
      00B989 CC B9 AD         [ 2] 8087 	jp	00104$
      00B98C                       8088 00136$:
                           0016ED  8089 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1758 ==.
                                   8090 ; skipping generated iCode
                                   8091 ; genCmpEQorNE
      00B98C 7B 03            [ 1] 8092 	ld	a, (0x03, sp)
      00B98E A1 08            [ 1] 8093 	cp	a, #0x08
      00B990 26 03            [ 1] 8094 	jrne	00139$
      00B992 CC B9 AD         [ 2] 8095 	jp	00104$
      00B995                       8096 00139$:
                           0016F6  8097 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1759 ==.
                                   8098 ; skipping generated iCode
                                   8099 ; genCmpEQorNE
      00B995 7B 03            [ 1] 8100 	ld	a, (0x03, sp)
      00B997 A1 0C            [ 1] 8101 	cp	a, #0x0c
      00B999 26 03            [ 1] 8102 	jrne	00142$
      00B99B CC B9 AD         [ 2] 8103 	jp	00104$
      00B99E                       8104 00142$:
                           0016FF  8105 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1760 ==.
                                   8106 ; skipping generated iCode
                                   8107 ; skipping iCode since result will be rematerialized
                                   8108 ; skipping iCode since result will be rematerialized
                                   8109 ; genIPush
      00B99E 4B 61            [ 1] 8110 	push	#0x61
                           001701  8111 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1761 ==.
      00B9A0 4B 07            [ 1] 8112 	push	#0x07
                           001703  8113 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1762 ==.
      00B9A2 5F               [ 1] 8114 	clrw	x
      00B9A3 89               [ 2] 8115 	pushw	x
                           001705  8116 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1763 ==.
                                   8117 ; genIPush
      00B9A4 4B 0E            [ 1] 8118 	push	#<(___str_0+0)
                           001707  8119 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1764 ==.
      00B9A6 4B 81            [ 1] 8120 	push	#((___str_0+0) >> 8)
                           001709  8121 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1765 ==.
                                   8122 ; genCall
      00B9A8 CD 84 23         [ 4] 8123 	call	_assert_failed
      00B9AB 5B 06            [ 2] 8124 	addw	sp, #6
                           00170E  8125 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1766 ==.
                                   8126 ; genLabel
      00B9AD                       8127 00104$:
                           00170E  8128 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1767 ==.
                                   8129 ;	../SPL/src/stm8s_tim1.c: 1892: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_ICxPSC)) | 
                                   8130 ; genPointerGet
      00B9AD C6 52 5A         [ 1] 8131 	ld	a, 0x525a
                                   8132 ; genAnd
      00B9B0 A4 F3            [ 1] 8133 	and	a, #0xf3
                           001713  8134 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1768 ==.
                                   8135 ;	../SPL/src/stm8s_tim1.c: 1893: (uint8_t)TIM1_IC3Prescaler);
                                   8136 ; genOr
      00B9B2 1A 03            [ 1] 8137 	or	a, (0x03, sp)
                                   8138 ; genPointerSet
      00B9B4 C7 52 5A         [ 1] 8139 	ld	0x525a, a
                                   8140 ; genLabel
      00B9B7                       8141 00101$:
                           001718  8142 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1769 ==.
                                   8143 ;	../SPL/src/stm8s_tim1.c: 1894: }
                                   8144 ; genEndFunction
                           001718  8145 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1770 ==.
                           001718  8146 	XG$TIM1_SetIC3Prescaler$0$0 ==.
      00B9B7 81               [ 4] 8147 	ret
                           001719  8148 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1771 ==.
                           001719  8149 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1772 ==.
                                   8150 ;	../SPL/src/stm8s_tim1.c: 1906: void TIM1_SetIC4Prescaler(TIM1_ICPSC_TypeDef TIM1_IC4Prescaler)
                                   8151 ; genLabel
                                   8152 ;	-----------------------------------------
                                   8153 ;	 function TIM1_SetIC4Prescaler
                                   8154 ;	-----------------------------------------
                                   8155 ;	Register assignment is optimal.
                                   8156 ;	Stack space usage: 0 bytes.
      00B9B8                       8157 _TIM1_SetIC4Prescaler:
                           001719  8158 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1773 ==.
                           001719  8159 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1774 ==.
                                   8160 ;	../SPL/src/stm8s_tim1.c: 1910: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC4Prescaler));
                                   8161 ; genIfx
      00B9B8 0D 03            [ 1] 8162 	tnz	(0x03, sp)
      00B9BA 26 03            [ 1] 8163 	jrne	00134$
      00B9BC CC B9 E9         [ 2] 8164 	jp	00104$
      00B9BF                       8165 00134$:
                                   8166 ; genCmpEQorNE
      00B9BF 7B 03            [ 1] 8167 	ld	a, (0x03, sp)
      00B9C1 A1 04            [ 1] 8168 	cp	a, #0x04
      00B9C3 26 03            [ 1] 8169 	jrne	00136$
      00B9C5 CC B9 E9         [ 2] 8170 	jp	00104$
      00B9C8                       8171 00136$:
                           001729  8172 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1775 ==.
                                   8173 ; skipping generated iCode
                                   8174 ; genCmpEQorNE
      00B9C8 7B 03            [ 1] 8175 	ld	a, (0x03, sp)
      00B9CA A1 08            [ 1] 8176 	cp	a, #0x08
      00B9CC 26 03            [ 1] 8177 	jrne	00139$
      00B9CE CC B9 E9         [ 2] 8178 	jp	00104$
      00B9D1                       8179 00139$:
                           001732  8180 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1776 ==.
                                   8181 ; skipping generated iCode
                                   8182 ; genCmpEQorNE
      00B9D1 7B 03            [ 1] 8183 	ld	a, (0x03, sp)
      00B9D3 A1 0C            [ 1] 8184 	cp	a, #0x0c
      00B9D5 26 03            [ 1] 8185 	jrne	00142$
      00B9D7 CC B9 E9         [ 2] 8186 	jp	00104$
      00B9DA                       8187 00142$:
                           00173B  8188 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1777 ==.
                                   8189 ; skipping generated iCode
                                   8190 ; skipping iCode since result will be rematerialized
                                   8191 ; skipping iCode since result will be rematerialized
                                   8192 ; genIPush
      00B9DA 4B 76            [ 1] 8193 	push	#0x76
                           00173D  8194 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1778 ==.
      00B9DC 4B 07            [ 1] 8195 	push	#0x07
                           00173F  8196 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1779 ==.
      00B9DE 5F               [ 1] 8197 	clrw	x
      00B9DF 89               [ 2] 8198 	pushw	x
                           001741  8199 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1780 ==.
                                   8200 ; genIPush
      00B9E0 4B 0E            [ 1] 8201 	push	#<(___str_0+0)
                           001743  8202 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1781 ==.
      00B9E2 4B 81            [ 1] 8203 	push	#((___str_0+0) >> 8)
                           001745  8204 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1782 ==.
                                   8205 ; genCall
      00B9E4 CD 84 23         [ 4] 8206 	call	_assert_failed
      00B9E7 5B 06            [ 2] 8207 	addw	sp, #6
                           00174A  8208 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1783 ==.
                                   8209 ; genLabel
      00B9E9                       8210 00104$:
                           00174A  8211 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1784 ==.
                                   8212 ;	../SPL/src/stm8s_tim1.c: 1913: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_ICxPSC)) |
                                   8213 ; genPointerGet
      00B9E9 C6 52 5B         [ 1] 8214 	ld	a, 0x525b
                                   8215 ; genAnd
      00B9EC A4 F3            [ 1] 8216 	and	a, #0xf3
                           00174F  8217 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1785 ==.
                                   8218 ;	../SPL/src/stm8s_tim1.c: 1914: (uint8_t)TIM1_IC4Prescaler);
                                   8219 ; genOr
      00B9EE 1A 03            [ 1] 8220 	or	a, (0x03, sp)
                                   8221 ; genPointerSet
      00B9F0 C7 52 5B         [ 1] 8222 	ld	0x525b, a
                                   8223 ; genLabel
      00B9F3                       8224 00101$:
                           001754  8225 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1786 ==.
                                   8226 ;	../SPL/src/stm8s_tim1.c: 1915: }
                                   8227 ; genEndFunction
                           001754  8228 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1787 ==.
                           001754  8229 	XG$TIM1_SetIC4Prescaler$0$0 ==.
      00B9F3 81               [ 4] 8230 	ret
                           001755  8231 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1788 ==.
                           001755  8232 	Sstm8s_tim1$TIM1_GetCapture1$1789 ==.
                                   8233 ;	../SPL/src/stm8s_tim1.c: 1922: uint16_t TIM1_GetCapture1(void)
                                   8234 ; genLabel
                                   8235 ;	-----------------------------------------
                                   8236 ;	 function TIM1_GetCapture1
                                   8237 ;	-----------------------------------------
                                   8238 ;	Register assignment might be sub-optimal.
                                   8239 ;	Stack space usage: 2 bytes.
      00B9F4                       8240 _TIM1_GetCapture1:
                           001755  8241 	Sstm8s_tim1$TIM1_GetCapture1$1790 ==.
      00B9F4 89               [ 2] 8242 	pushw	x
                           001756  8243 	Sstm8s_tim1$TIM1_GetCapture1$1791 ==.
                           001756  8244 	Sstm8s_tim1$TIM1_GetCapture1$1792 ==.
                                   8245 ;	../SPL/src/stm8s_tim1.c: 1929: tmpccr1h = TIM1->CCR1H;
                                   8246 ; genPointerGet
      00B9F5 C6 52 65         [ 1] 8247 	ld	a, 0x5265
      00B9F8 95               [ 1] 8248 	ld	xh, a
                           00175A  8249 	Sstm8s_tim1$TIM1_GetCapture1$1793 ==.
                                   8250 ;	../SPL/src/stm8s_tim1.c: 1930: tmpccr1l = TIM1->CCR1L;
                                   8251 ; genPointerGet
      00B9F9 C6 52 66         [ 1] 8252 	ld	a, 0x5266
                           00175D  8253 	Sstm8s_tim1$TIM1_GetCapture1$1794 ==.
                                   8254 ;	../SPL/src/stm8s_tim1.c: 1932: tmpccr1 = (uint16_t)(tmpccr1l);
                                   8255 ; genCast
                                   8256 ; genAssign
      00B9FC 97               [ 1] 8257 	ld	xl, a
      00B9FD 4F               [ 1] 8258 	clr	a
                                   8259 ; genAssign
                           00175F  8260 	Sstm8s_tim1$TIM1_GetCapture1$1795 ==.
                                   8261 ;	../SPL/src/stm8s_tim1.c: 1933: tmpccr1 |= (uint16_t)((uint16_t)tmpccr1h << 8);
                                   8262 ; genCast
                                   8263 ; genAssign
      00B9FE 90 5F            [ 1] 8264 	clrw	y
                                   8265 ; genLeftShiftLiteral
      00BA00 0F 02            [ 1] 8266 	clr	(0x02, sp)
                                   8267 ; genOr
      00BA02 89               [ 2] 8268 	pushw	x
                           001764  8269 	Sstm8s_tim1$TIM1_GetCapture1$1796 ==.
      00BA03 1A 01            [ 1] 8270 	or	a, (1, sp)
      00BA05 85               [ 2] 8271 	popw	x
                           001767  8272 	Sstm8s_tim1$TIM1_GetCapture1$1797 ==.
      00BA06 95               [ 1] 8273 	ld	xh, a
      00BA07 9F               [ 1] 8274 	ld	a, xl
      00BA08 1A 02            [ 1] 8275 	or	a, (0x02, sp)
      00BA0A 97               [ 1] 8276 	ld	xl, a
                                   8277 ; genAssign
                           00176C  8278 	Sstm8s_tim1$TIM1_GetCapture1$1798 ==.
                                   8279 ;	../SPL/src/stm8s_tim1.c: 1935: return (uint16_t)tmpccr1;
                                   8280 ; genReturn
                                   8281 ; genLabel
      00BA0B                       8282 00101$:
                           00176C  8283 	Sstm8s_tim1$TIM1_GetCapture1$1799 ==.
                                   8284 ;	../SPL/src/stm8s_tim1.c: 1936: }
                                   8285 ; genEndFunction
      00BA0B 5B 02            [ 2] 8286 	addw	sp, #2
                           00176E  8287 	Sstm8s_tim1$TIM1_GetCapture1$1800 ==.
                           00176E  8288 	Sstm8s_tim1$TIM1_GetCapture1$1801 ==.
                           00176E  8289 	XG$TIM1_GetCapture1$0$0 ==.
      00BA0D 81               [ 4] 8290 	ret
                           00176F  8291 	Sstm8s_tim1$TIM1_GetCapture1$1802 ==.
                           00176F  8292 	Sstm8s_tim1$TIM1_GetCapture2$1803 ==.
                                   8293 ;	../SPL/src/stm8s_tim1.c: 1943: uint16_t TIM1_GetCapture2(void)
                                   8294 ; genLabel
                                   8295 ;	-----------------------------------------
                                   8296 ;	 function TIM1_GetCapture2
                                   8297 ;	-----------------------------------------
                                   8298 ;	Register assignment might be sub-optimal.
                                   8299 ;	Stack space usage: 2 bytes.
      00BA0E                       8300 _TIM1_GetCapture2:
                           00176F  8301 	Sstm8s_tim1$TIM1_GetCapture2$1804 ==.
      00BA0E 89               [ 2] 8302 	pushw	x
                           001770  8303 	Sstm8s_tim1$TIM1_GetCapture2$1805 ==.
                           001770  8304 	Sstm8s_tim1$TIM1_GetCapture2$1806 ==.
                                   8305 ;	../SPL/src/stm8s_tim1.c: 1950: tmpccr2h = TIM1->CCR2H;
                                   8306 ; genPointerGet
      00BA0F C6 52 67         [ 1] 8307 	ld	a, 0x5267
      00BA12 95               [ 1] 8308 	ld	xh, a
                           001774  8309 	Sstm8s_tim1$TIM1_GetCapture2$1807 ==.
                                   8310 ;	../SPL/src/stm8s_tim1.c: 1951: tmpccr2l = TIM1->CCR2L;
                                   8311 ; genPointerGet
      00BA13 C6 52 68         [ 1] 8312 	ld	a, 0x5268
                           001777  8313 	Sstm8s_tim1$TIM1_GetCapture2$1808 ==.
                                   8314 ;	../SPL/src/stm8s_tim1.c: 1953: tmpccr2 = (uint16_t)(tmpccr2l);
                                   8315 ; genCast
                                   8316 ; genAssign
      00BA16 97               [ 1] 8317 	ld	xl, a
      00BA17 4F               [ 1] 8318 	clr	a
                                   8319 ; genAssign
                           001779  8320 	Sstm8s_tim1$TIM1_GetCapture2$1809 ==.
                                   8321 ;	../SPL/src/stm8s_tim1.c: 1954: tmpccr2 |= (uint16_t)((uint16_t)tmpccr2h << 8);
                                   8322 ; genCast
                                   8323 ; genAssign
      00BA18 90 5F            [ 1] 8324 	clrw	y
                                   8325 ; genLeftShiftLiteral
      00BA1A 0F 02            [ 1] 8326 	clr	(0x02, sp)
                                   8327 ; genOr
      00BA1C 89               [ 2] 8328 	pushw	x
                           00177E  8329 	Sstm8s_tim1$TIM1_GetCapture2$1810 ==.
      00BA1D 1A 01            [ 1] 8330 	or	a, (1, sp)
      00BA1F 85               [ 2] 8331 	popw	x
                           001781  8332 	Sstm8s_tim1$TIM1_GetCapture2$1811 ==.
      00BA20 95               [ 1] 8333 	ld	xh, a
      00BA21 9F               [ 1] 8334 	ld	a, xl
      00BA22 1A 02            [ 1] 8335 	or	a, (0x02, sp)
      00BA24 97               [ 1] 8336 	ld	xl, a
                                   8337 ; genAssign
                           001786  8338 	Sstm8s_tim1$TIM1_GetCapture2$1812 ==.
                                   8339 ;	../SPL/src/stm8s_tim1.c: 1956: return (uint16_t)tmpccr2;
                                   8340 ; genReturn
                                   8341 ; genLabel
      00BA25                       8342 00101$:
                           001786  8343 	Sstm8s_tim1$TIM1_GetCapture2$1813 ==.
                                   8344 ;	../SPL/src/stm8s_tim1.c: 1957: }
                                   8345 ; genEndFunction
      00BA25 5B 02            [ 2] 8346 	addw	sp, #2
                           001788  8347 	Sstm8s_tim1$TIM1_GetCapture2$1814 ==.
                           001788  8348 	Sstm8s_tim1$TIM1_GetCapture2$1815 ==.
                           001788  8349 	XG$TIM1_GetCapture2$0$0 ==.
      00BA27 81               [ 4] 8350 	ret
                           001789  8351 	Sstm8s_tim1$TIM1_GetCapture2$1816 ==.
                           001789  8352 	Sstm8s_tim1$TIM1_GetCapture3$1817 ==.
                                   8353 ;	../SPL/src/stm8s_tim1.c: 1964: uint16_t TIM1_GetCapture3(void)
                                   8354 ; genLabel
                                   8355 ;	-----------------------------------------
                                   8356 ;	 function TIM1_GetCapture3
                                   8357 ;	-----------------------------------------
                                   8358 ;	Register assignment might be sub-optimal.
                                   8359 ;	Stack space usage: 2 bytes.
      00BA28                       8360 _TIM1_GetCapture3:
                           001789  8361 	Sstm8s_tim1$TIM1_GetCapture3$1818 ==.
      00BA28 89               [ 2] 8362 	pushw	x
                           00178A  8363 	Sstm8s_tim1$TIM1_GetCapture3$1819 ==.
                           00178A  8364 	Sstm8s_tim1$TIM1_GetCapture3$1820 ==.
                                   8365 ;	../SPL/src/stm8s_tim1.c: 1970: tmpccr3h = TIM1->CCR3H;
                                   8366 ; genPointerGet
      00BA29 C6 52 69         [ 1] 8367 	ld	a, 0x5269
      00BA2C 95               [ 1] 8368 	ld	xh, a
                           00178E  8369 	Sstm8s_tim1$TIM1_GetCapture3$1821 ==.
                                   8370 ;	../SPL/src/stm8s_tim1.c: 1971: tmpccr3l = TIM1->CCR3L;
                                   8371 ; genPointerGet
      00BA2D C6 52 6A         [ 1] 8372 	ld	a, 0x526a
                           001791  8373 	Sstm8s_tim1$TIM1_GetCapture3$1822 ==.
                                   8374 ;	../SPL/src/stm8s_tim1.c: 1973: tmpccr3 = (uint16_t)(tmpccr3l);
                                   8375 ; genCast
                                   8376 ; genAssign
      00BA30 97               [ 1] 8377 	ld	xl, a
      00BA31 4F               [ 1] 8378 	clr	a
                                   8379 ; genAssign
                           001793  8380 	Sstm8s_tim1$TIM1_GetCapture3$1823 ==.
                                   8381 ;	../SPL/src/stm8s_tim1.c: 1974: tmpccr3 |= (uint16_t)((uint16_t)tmpccr3h << 8);
                                   8382 ; genCast
                                   8383 ; genAssign
      00BA32 90 5F            [ 1] 8384 	clrw	y
                                   8385 ; genLeftShiftLiteral
      00BA34 0F 02            [ 1] 8386 	clr	(0x02, sp)
                                   8387 ; genOr
      00BA36 89               [ 2] 8388 	pushw	x
                           001798  8389 	Sstm8s_tim1$TIM1_GetCapture3$1824 ==.
      00BA37 1A 01            [ 1] 8390 	or	a, (1, sp)
      00BA39 85               [ 2] 8391 	popw	x
                           00179B  8392 	Sstm8s_tim1$TIM1_GetCapture3$1825 ==.
      00BA3A 95               [ 1] 8393 	ld	xh, a
      00BA3B 9F               [ 1] 8394 	ld	a, xl
      00BA3C 1A 02            [ 1] 8395 	or	a, (0x02, sp)
      00BA3E 97               [ 1] 8396 	ld	xl, a
                                   8397 ; genAssign
                           0017A0  8398 	Sstm8s_tim1$TIM1_GetCapture3$1826 ==.
                                   8399 ;	../SPL/src/stm8s_tim1.c: 1976: return (uint16_t)tmpccr3;
                                   8400 ; genReturn
                                   8401 ; genLabel
      00BA3F                       8402 00101$:
                           0017A0  8403 	Sstm8s_tim1$TIM1_GetCapture3$1827 ==.
                                   8404 ;	../SPL/src/stm8s_tim1.c: 1977: }
                                   8405 ; genEndFunction
      00BA3F 5B 02            [ 2] 8406 	addw	sp, #2
                           0017A2  8407 	Sstm8s_tim1$TIM1_GetCapture3$1828 ==.
                           0017A2  8408 	Sstm8s_tim1$TIM1_GetCapture3$1829 ==.
                           0017A2  8409 	XG$TIM1_GetCapture3$0$0 ==.
      00BA41 81               [ 4] 8410 	ret
                           0017A3  8411 	Sstm8s_tim1$TIM1_GetCapture3$1830 ==.
                           0017A3  8412 	Sstm8s_tim1$TIM1_GetCapture4$1831 ==.
                                   8413 ;	../SPL/src/stm8s_tim1.c: 1984: uint16_t TIM1_GetCapture4(void)
                                   8414 ; genLabel
                                   8415 ;	-----------------------------------------
                                   8416 ;	 function TIM1_GetCapture4
                                   8417 ;	-----------------------------------------
                                   8418 ;	Register assignment might be sub-optimal.
                                   8419 ;	Stack space usage: 2 bytes.
      00BA42                       8420 _TIM1_GetCapture4:
                           0017A3  8421 	Sstm8s_tim1$TIM1_GetCapture4$1832 ==.
      00BA42 89               [ 2] 8422 	pushw	x
                           0017A4  8423 	Sstm8s_tim1$TIM1_GetCapture4$1833 ==.
                           0017A4  8424 	Sstm8s_tim1$TIM1_GetCapture4$1834 ==.
                                   8425 ;	../SPL/src/stm8s_tim1.c: 1990: tmpccr4h = TIM1->CCR4H;
                                   8426 ; genPointerGet
      00BA43 C6 52 6B         [ 1] 8427 	ld	a, 0x526b
      00BA46 95               [ 1] 8428 	ld	xh, a
                           0017A8  8429 	Sstm8s_tim1$TIM1_GetCapture4$1835 ==.
                                   8430 ;	../SPL/src/stm8s_tim1.c: 1991: tmpccr4l = TIM1->CCR4L;
                                   8431 ; genPointerGet
      00BA47 C6 52 6C         [ 1] 8432 	ld	a, 0x526c
                           0017AB  8433 	Sstm8s_tim1$TIM1_GetCapture4$1836 ==.
                                   8434 ;	../SPL/src/stm8s_tim1.c: 1993: tmpccr4 = (uint16_t)(tmpccr4l);
                                   8435 ; genCast
                                   8436 ; genAssign
      00BA4A 97               [ 1] 8437 	ld	xl, a
      00BA4B 4F               [ 1] 8438 	clr	a
                                   8439 ; genAssign
                           0017AD  8440 	Sstm8s_tim1$TIM1_GetCapture4$1837 ==.
                                   8441 ;	../SPL/src/stm8s_tim1.c: 1994: tmpccr4 |= (uint16_t)((uint16_t)tmpccr4h << 8);
                                   8442 ; genCast
                                   8443 ; genAssign
      00BA4C 90 5F            [ 1] 8444 	clrw	y
                                   8445 ; genLeftShiftLiteral
      00BA4E 0F 02            [ 1] 8446 	clr	(0x02, sp)
                                   8447 ; genOr
      00BA50 89               [ 2] 8448 	pushw	x
                           0017B2  8449 	Sstm8s_tim1$TIM1_GetCapture4$1838 ==.
      00BA51 1A 01            [ 1] 8450 	or	a, (1, sp)
      00BA53 85               [ 2] 8451 	popw	x
                           0017B5  8452 	Sstm8s_tim1$TIM1_GetCapture4$1839 ==.
      00BA54 95               [ 1] 8453 	ld	xh, a
      00BA55 9F               [ 1] 8454 	ld	a, xl
      00BA56 1A 02            [ 1] 8455 	or	a, (0x02, sp)
      00BA58 97               [ 1] 8456 	ld	xl, a
                                   8457 ; genAssign
                           0017BA  8458 	Sstm8s_tim1$TIM1_GetCapture4$1840 ==.
                                   8459 ;	../SPL/src/stm8s_tim1.c: 1996: return (uint16_t)tmpccr4;
                                   8460 ; genReturn
                                   8461 ; genLabel
      00BA59                       8462 00101$:
                           0017BA  8463 	Sstm8s_tim1$TIM1_GetCapture4$1841 ==.
                                   8464 ;	../SPL/src/stm8s_tim1.c: 1997: }
                                   8465 ; genEndFunction
      00BA59 5B 02            [ 2] 8466 	addw	sp, #2
                           0017BC  8467 	Sstm8s_tim1$TIM1_GetCapture4$1842 ==.
                           0017BC  8468 	Sstm8s_tim1$TIM1_GetCapture4$1843 ==.
                           0017BC  8469 	XG$TIM1_GetCapture4$0$0 ==.
      00BA5B 81               [ 4] 8470 	ret
                           0017BD  8471 	Sstm8s_tim1$TIM1_GetCapture4$1844 ==.
                           0017BD  8472 	Sstm8s_tim1$TIM1_GetCounter$1845 ==.
                                   8473 ;	../SPL/src/stm8s_tim1.c: 2004: uint16_t TIM1_GetCounter(void)
                                   8474 ; genLabel
                                   8475 ;	-----------------------------------------
                                   8476 ;	 function TIM1_GetCounter
                                   8477 ;	-----------------------------------------
                                   8478 ;	Register assignment might be sub-optimal.
                                   8479 ;	Stack space usage: 4 bytes.
      00BA5C                       8480 _TIM1_GetCounter:
                           0017BD  8481 	Sstm8s_tim1$TIM1_GetCounter$1846 ==.
      00BA5C 52 04            [ 2] 8482 	sub	sp, #4
                           0017BF  8483 	Sstm8s_tim1$TIM1_GetCounter$1847 ==.
                           0017BF  8484 	Sstm8s_tim1$TIM1_GetCounter$1848 ==.
                                   8485 ;	../SPL/src/stm8s_tim1.c: 2008: tmpcntr = ((uint16_t)TIM1->CNTRH << 8);
                                   8486 ; genPointerGet
      00BA5E C6 52 5E         [ 1] 8487 	ld	a, 0x525e
                                   8488 ; genCast
                                   8489 ; genAssign
      00BA61 5F               [ 1] 8490 	clrw	x
                                   8491 ; genLeftShiftLiteral
      00BA62 95               [ 1] 8492 	ld	xh, a
      00BA63 4F               [ 1] 8493 	clr	a
                                   8494 ; genAssign
      00BA64 6B 02            [ 1] 8495 	ld	(0x02, sp), a
                           0017C7  8496 	Sstm8s_tim1$TIM1_GetCounter$1849 ==.
                                   8497 ;	../SPL/src/stm8s_tim1.c: 2011: return (uint16_t)(tmpcntr | (uint16_t)(TIM1->CNTRL));
                                   8498 ; genPointerGet
      00BA66 C6 52 5F         [ 1] 8499 	ld	a, 0x525f
                                   8500 ; genCast
                                   8501 ; genAssign
      00BA69 0F 03            [ 1] 8502 	clr	(0x03, sp)
                                   8503 ; genOr
      00BA6B 1A 02            [ 1] 8504 	or	a, (0x02, sp)
      00BA6D 97               [ 1] 8505 	ld	xl, a
      00BA6E 9E               [ 1] 8506 	ld	a, xh
      00BA6F 1A 03            [ 1] 8507 	or	a, (0x03, sp)
                                   8508 ; genReturn
      00BA71 95               [ 1] 8509 	ld	xh, a
                                   8510 ; genLabel
      00BA72                       8511 00101$:
                           0017D3  8512 	Sstm8s_tim1$TIM1_GetCounter$1850 ==.
                                   8513 ;	../SPL/src/stm8s_tim1.c: 2012: }
                                   8514 ; genEndFunction
      00BA72 5B 04            [ 2] 8515 	addw	sp, #4
                           0017D5  8516 	Sstm8s_tim1$TIM1_GetCounter$1851 ==.
                           0017D5  8517 	Sstm8s_tim1$TIM1_GetCounter$1852 ==.
                           0017D5  8518 	XG$TIM1_GetCounter$0$0 ==.
      00BA74 81               [ 4] 8519 	ret
                           0017D6  8520 	Sstm8s_tim1$TIM1_GetCounter$1853 ==.
                           0017D6  8521 	Sstm8s_tim1$TIM1_GetPrescaler$1854 ==.
                                   8522 ;	../SPL/src/stm8s_tim1.c: 2019: uint16_t TIM1_GetPrescaler(void)
                                   8523 ; genLabel
                                   8524 ;	-----------------------------------------
                                   8525 ;	 function TIM1_GetPrescaler
                                   8526 ;	-----------------------------------------
                                   8527 ;	Register assignment might be sub-optimal.
                                   8528 ;	Stack space usage: 4 bytes.
      00BA75                       8529 _TIM1_GetPrescaler:
                           0017D6  8530 	Sstm8s_tim1$TIM1_GetPrescaler$1855 ==.
      00BA75 52 04            [ 2] 8531 	sub	sp, #4
                           0017D8  8532 	Sstm8s_tim1$TIM1_GetPrescaler$1856 ==.
                           0017D8  8533 	Sstm8s_tim1$TIM1_GetPrescaler$1857 ==.
                                   8534 ;	../SPL/src/stm8s_tim1.c: 2023: temp = ((uint16_t)TIM1->PSCRH << 8);
                                   8535 ; genPointerGet
      00BA77 C6 52 60         [ 1] 8536 	ld	a, 0x5260
                                   8537 ; genCast
                                   8538 ; genAssign
      00BA7A 5F               [ 1] 8539 	clrw	x
                                   8540 ; genLeftShiftLiteral
      00BA7B 95               [ 1] 8541 	ld	xh, a
      00BA7C 4F               [ 1] 8542 	clr	a
                                   8543 ; genAssign
      00BA7D 6B 02            [ 1] 8544 	ld	(0x02, sp), a
                           0017E0  8545 	Sstm8s_tim1$TIM1_GetPrescaler$1858 ==.
                                   8546 ;	../SPL/src/stm8s_tim1.c: 2026: return (uint16_t)( temp | (uint16_t)(TIM1->PSCRL));
                                   8547 ; genPointerGet
      00BA7F C6 52 61         [ 1] 8548 	ld	a, 0x5261
                                   8549 ; genCast
                                   8550 ; genAssign
      00BA82 0F 03            [ 1] 8551 	clr	(0x03, sp)
                                   8552 ; genOr
      00BA84 1A 02            [ 1] 8553 	or	a, (0x02, sp)
      00BA86 97               [ 1] 8554 	ld	xl, a
      00BA87 9E               [ 1] 8555 	ld	a, xh
      00BA88 1A 03            [ 1] 8556 	or	a, (0x03, sp)
                                   8557 ; genReturn
      00BA8A 95               [ 1] 8558 	ld	xh, a
                                   8559 ; genLabel
      00BA8B                       8560 00101$:
                           0017EC  8561 	Sstm8s_tim1$TIM1_GetPrescaler$1859 ==.
                                   8562 ;	../SPL/src/stm8s_tim1.c: 2027: }
                                   8563 ; genEndFunction
      00BA8B 5B 04            [ 2] 8564 	addw	sp, #4
                           0017EE  8565 	Sstm8s_tim1$TIM1_GetPrescaler$1860 ==.
                           0017EE  8566 	Sstm8s_tim1$TIM1_GetPrescaler$1861 ==.
                           0017EE  8567 	XG$TIM1_GetPrescaler$0$0 ==.
      00BA8D 81               [ 4] 8568 	ret
                           0017EF  8569 	Sstm8s_tim1$TIM1_GetPrescaler$1862 ==.
                           0017EF  8570 	Sstm8s_tim1$TIM1_GetFlagStatus$1863 ==.
                                   8571 ;	../SPL/src/stm8s_tim1.c: 2047: FlagStatus TIM1_GetFlagStatus(TIM1_FLAG_TypeDef TIM1_FLAG)
                                   8572 ; genLabel
                                   8573 ;	-----------------------------------------
                                   8574 ;	 function TIM1_GetFlagStatus
                                   8575 ;	-----------------------------------------
                                   8576 ;	Register assignment might be sub-optimal.
                                   8577 ;	Stack space usage: 1 bytes.
      00BA8E                       8578 _TIM1_GetFlagStatus:
                           0017EF  8579 	Sstm8s_tim1$TIM1_GetFlagStatus$1864 ==.
      00BA8E 88               [ 1] 8580 	push	a
                           0017F0  8581 	Sstm8s_tim1$TIM1_GetFlagStatus$1865 ==.
                           0017F0  8582 	Sstm8s_tim1$TIM1_GetFlagStatus$1866 ==.
                                   8583 ;	../SPL/src/stm8s_tim1.c: 2053: assert_param(IS_TIM1_GET_FLAG_OK(TIM1_FLAG));
                                   8584 ; genCast
                                   8585 ; genAssign
      00BA8F 1E 04            [ 2] 8586 	ldw	x, (0x04, sp)
                                   8587 ; genCmpEQorNE
      00BA91 A3 00 01         [ 2] 8588 	cpw	x, #0x0001
      00BA94 26 03            [ 1] 8589 	jrne	00207$
      00BA96 CC BB 04         [ 2] 8590 	jp	00107$
      00BA99                       8591 00207$:
                           0017FA  8592 	Sstm8s_tim1$TIM1_GetFlagStatus$1867 ==.
                                   8593 ; skipping generated iCode
                                   8594 ; genCmpEQorNE
      00BA99 A3 00 02         [ 2] 8595 	cpw	x, #0x0002
      00BA9C 26 03            [ 1] 8596 	jrne	00210$
      00BA9E CC BB 04         [ 2] 8597 	jp	00107$
      00BAA1                       8598 00210$:
                           001802  8599 	Sstm8s_tim1$TIM1_GetFlagStatus$1868 ==.
                                   8600 ; skipping generated iCode
                                   8601 ; genCmpEQorNE
      00BAA1 A3 00 04         [ 2] 8602 	cpw	x, #0x0004
      00BAA4 26 03            [ 1] 8603 	jrne	00213$
      00BAA6 CC BB 04         [ 2] 8604 	jp	00107$
      00BAA9                       8605 00213$:
                           00180A  8606 	Sstm8s_tim1$TIM1_GetFlagStatus$1869 ==.
                                   8607 ; skipping generated iCode
                                   8608 ; genCmpEQorNE
      00BAA9 A3 00 08         [ 2] 8609 	cpw	x, #0x0008
      00BAAC 26 03            [ 1] 8610 	jrne	00216$
      00BAAE CC BB 04         [ 2] 8611 	jp	00107$
      00BAB1                       8612 00216$:
                           001812  8613 	Sstm8s_tim1$TIM1_GetFlagStatus$1870 ==.
                                   8614 ; skipping generated iCode
                                   8615 ; genCmpEQorNE
      00BAB1 A3 00 10         [ 2] 8616 	cpw	x, #0x0010
      00BAB4 26 03            [ 1] 8617 	jrne	00219$
      00BAB6 CC BB 04         [ 2] 8618 	jp	00107$
      00BAB9                       8619 00219$:
                           00181A  8620 	Sstm8s_tim1$TIM1_GetFlagStatus$1871 ==.
                                   8621 ; skipping generated iCode
                                   8622 ; genCmpEQorNE
      00BAB9 A3 00 20         [ 2] 8623 	cpw	x, #0x0020
      00BABC 26 03            [ 1] 8624 	jrne	00222$
      00BABE CC BB 04         [ 2] 8625 	jp	00107$
      00BAC1                       8626 00222$:
                           001822  8627 	Sstm8s_tim1$TIM1_GetFlagStatus$1872 ==.
                                   8628 ; skipping generated iCode
                                   8629 ; genCmpEQorNE
      00BAC1 A3 00 40         [ 2] 8630 	cpw	x, #0x0040
      00BAC4 26 03            [ 1] 8631 	jrne	00225$
      00BAC6 CC BB 04         [ 2] 8632 	jp	00107$
      00BAC9                       8633 00225$:
                           00182A  8634 	Sstm8s_tim1$TIM1_GetFlagStatus$1873 ==.
                                   8635 ; skipping generated iCode
                                   8636 ; genCmpEQorNE
      00BAC9 A3 00 80         [ 2] 8637 	cpw	x, #0x0080
      00BACC 26 03            [ 1] 8638 	jrne	00228$
      00BACE CC BB 04         [ 2] 8639 	jp	00107$
      00BAD1                       8640 00228$:
                           001832  8641 	Sstm8s_tim1$TIM1_GetFlagStatus$1874 ==.
                                   8642 ; skipping generated iCode
                                   8643 ; genCmpEQorNE
      00BAD1 A3 02 00         [ 2] 8644 	cpw	x, #0x0200
      00BAD4 26 03            [ 1] 8645 	jrne	00231$
      00BAD6 CC BB 04         [ 2] 8646 	jp	00107$
      00BAD9                       8647 00231$:
                           00183A  8648 	Sstm8s_tim1$TIM1_GetFlagStatus$1875 ==.
                                   8649 ; skipping generated iCode
                                   8650 ; genCmpEQorNE
      00BAD9 A3 04 00         [ 2] 8651 	cpw	x, #0x0400
      00BADC 26 03            [ 1] 8652 	jrne	00234$
      00BADE CC BB 04         [ 2] 8653 	jp	00107$
      00BAE1                       8654 00234$:
                           001842  8655 	Sstm8s_tim1$TIM1_GetFlagStatus$1876 ==.
                                   8656 ; skipping generated iCode
                                   8657 ; genCmpEQorNE
      00BAE1 A3 08 00         [ 2] 8658 	cpw	x, #0x0800
      00BAE4 26 03            [ 1] 8659 	jrne	00237$
      00BAE6 CC BB 04         [ 2] 8660 	jp	00107$
      00BAE9                       8661 00237$:
                           00184A  8662 	Sstm8s_tim1$TIM1_GetFlagStatus$1877 ==.
                                   8663 ; skipping generated iCode
                                   8664 ; genCmpEQorNE
      00BAE9 A3 10 00         [ 2] 8665 	cpw	x, #0x1000
      00BAEC 26 03            [ 1] 8666 	jrne	00240$
      00BAEE CC BB 04         [ 2] 8667 	jp	00107$
      00BAF1                       8668 00240$:
                           001852  8669 	Sstm8s_tim1$TIM1_GetFlagStatus$1878 ==.
                                   8670 ; skipping generated iCode
                                   8671 ; skipping iCode since result will be rematerialized
                                   8672 ; skipping iCode since result will be rematerialized
                                   8673 ; genIPush
      00BAF1 89               [ 2] 8674 	pushw	x
                           001853  8675 	Sstm8s_tim1$TIM1_GetFlagStatus$1879 ==.
      00BAF2 4B 05            [ 1] 8676 	push	#0x05
                           001855  8677 	Sstm8s_tim1$TIM1_GetFlagStatus$1880 ==.
      00BAF4 4B 08            [ 1] 8678 	push	#0x08
                           001857  8679 	Sstm8s_tim1$TIM1_GetFlagStatus$1881 ==.
      00BAF6 4B 00            [ 1] 8680 	push	#0x00
                           001859  8681 	Sstm8s_tim1$TIM1_GetFlagStatus$1882 ==.
      00BAF8 4B 00            [ 1] 8682 	push	#0x00
                           00185B  8683 	Sstm8s_tim1$TIM1_GetFlagStatus$1883 ==.
                                   8684 ; genIPush
      00BAFA 4B 0E            [ 1] 8685 	push	#<(___str_0+0)
                           00185D  8686 	Sstm8s_tim1$TIM1_GetFlagStatus$1884 ==.
      00BAFC 4B 81            [ 1] 8687 	push	#((___str_0+0) >> 8)
                           00185F  8688 	Sstm8s_tim1$TIM1_GetFlagStatus$1885 ==.
                                   8689 ; genCall
      00BAFE CD 84 23         [ 4] 8690 	call	_assert_failed
      00BB01 5B 06            [ 2] 8691 	addw	sp, #6
                           001864  8692 	Sstm8s_tim1$TIM1_GetFlagStatus$1886 ==.
      00BB03 85               [ 2] 8693 	popw	x
                           001865  8694 	Sstm8s_tim1$TIM1_GetFlagStatus$1887 ==.
                                   8695 ; genLabel
      00BB04                       8696 00107$:
                           001865  8697 	Sstm8s_tim1$TIM1_GetFlagStatus$1888 ==.
                                   8698 ;	../SPL/src/stm8s_tim1.c: 2055: tim1_flag_l = (uint8_t)(TIM1->SR1 & (uint8_t)TIM1_FLAG);
                                   8699 ; genPointerGet
      00BB04 C6 52 55         [ 1] 8700 	ld	a, 0x5255
      00BB07 6B 01            [ 1] 8701 	ld	(0x01, sp), a
                                   8702 ; genCast
                                   8703 ; genAssign
      00BB09 7B 05            [ 1] 8704 	ld	a, (0x05, sp)
                                   8705 ; genAnd
      00BB0B 14 01            [ 1] 8706 	and	a, (0x01, sp)
                                   8707 ; genAssign
      00BB0D 6B 01            [ 1] 8708 	ld	(0x01, sp), a
                           001870  8709 	Sstm8s_tim1$TIM1_GetFlagStatus$1889 ==.
                                   8710 ;	../SPL/src/stm8s_tim1.c: 2056: tim1_flag_h = (uint8_t)((uint16_t)TIM1_FLAG >> 8);
                                   8711 ; genRightShiftLiteral
      00BB0F 4F               [ 1] 8712 	clr	a
                                   8713 ; genCast
                                   8714 ; genAssign
                           001871  8715 	Sstm8s_tim1$TIM1_GetFlagStatus$1890 ==.
                                   8716 ;	../SPL/src/stm8s_tim1.c: 2058: if ((tim1_flag_l | (uint8_t)(TIM1->SR2 & tim1_flag_h)) != 0)
                                   8717 ; genPointerGet
      00BB10 C6 52 56         [ 1] 8718 	ld	a, 0x5256
                                   8719 ; genAnd
      00BB13 89               [ 2] 8720 	pushw	x
                           001875  8721 	Sstm8s_tim1$TIM1_GetFlagStatus$1891 ==.
      00BB14 14 01            [ 1] 8722 	and	a, (1, sp)
      00BB16 85               [ 2] 8723 	popw	x
                           001878  8724 	Sstm8s_tim1$TIM1_GetFlagStatus$1892 ==.
                                   8725 ; genOr
      00BB17 1A 01            [ 1] 8726 	or	a, (0x01, sp)
                                   8727 ; genIfx
      00BB19 4D               [ 1] 8728 	tnz	a
      00BB1A 26 03            [ 1] 8729 	jrne	00242$
      00BB1C CC BB 24         [ 2] 8730 	jp	00102$
      00BB1F                       8731 00242$:
                           001880  8732 	Sstm8s_tim1$TIM1_GetFlagStatus$1893 ==.
                           001880  8733 	Sstm8s_tim1$TIM1_GetFlagStatus$1894 ==.
                                   8734 ;	../SPL/src/stm8s_tim1.c: 2060: bitstatus = SET;
                                   8735 ; genAssign
      00BB1F A6 01            [ 1] 8736 	ld	a, #0x01
                           001882  8737 	Sstm8s_tim1$TIM1_GetFlagStatus$1895 ==.
                                   8738 ; genGoto
      00BB21 CC BB 25         [ 2] 8739 	jp	00103$
                                   8740 ; genLabel
      00BB24                       8741 00102$:
                           001885  8742 	Sstm8s_tim1$TIM1_GetFlagStatus$1896 ==.
                           001885  8743 	Sstm8s_tim1$TIM1_GetFlagStatus$1897 ==.
                                   8744 ;	../SPL/src/stm8s_tim1.c: 2064: bitstatus = RESET;
                                   8745 ; genAssign
      00BB24 4F               [ 1] 8746 	clr	a
                           001886  8747 	Sstm8s_tim1$TIM1_GetFlagStatus$1898 ==.
                                   8748 ; genLabel
      00BB25                       8749 00103$:
                           001886  8750 	Sstm8s_tim1$TIM1_GetFlagStatus$1899 ==.
                                   8751 ;	../SPL/src/stm8s_tim1.c: 2066: return (FlagStatus)(bitstatus);
                                   8752 ; genReturn
                                   8753 ; genLabel
      00BB25                       8754 00104$:
                           001886  8755 	Sstm8s_tim1$TIM1_GetFlagStatus$1900 ==.
                                   8756 ;	../SPL/src/stm8s_tim1.c: 2067: }
                                   8757 ; genEndFunction
      00BB25 5B 01            [ 2] 8758 	addw	sp, #1
                           001888  8759 	Sstm8s_tim1$TIM1_GetFlagStatus$1901 ==.
                           001888  8760 	Sstm8s_tim1$TIM1_GetFlagStatus$1902 ==.
                           001888  8761 	XG$TIM1_GetFlagStatus$0$0 ==.
      00BB27 81               [ 4] 8762 	ret
                           001889  8763 	Sstm8s_tim1$TIM1_GetFlagStatus$1903 ==.
                           001889  8764 	Sstm8s_tim1$TIM1_ClearFlag$1904 ==.
                                   8765 ;	../SPL/src/stm8s_tim1.c: 2087: void TIM1_ClearFlag(TIM1_FLAG_TypeDef TIM1_FLAG)
                                   8766 ; genLabel
                                   8767 ;	-----------------------------------------
                                   8768 ;	 function TIM1_ClearFlag
                                   8769 ;	-----------------------------------------
                                   8770 ;	Register assignment might be sub-optimal.
                                   8771 ;	Stack space usage: 2 bytes.
      00BB28                       8772 _TIM1_ClearFlag:
                           001889  8773 	Sstm8s_tim1$TIM1_ClearFlag$1905 ==.
      00BB28 89               [ 2] 8774 	pushw	x
                           00188A  8775 	Sstm8s_tim1$TIM1_ClearFlag$1906 ==.
                           00188A  8776 	Sstm8s_tim1$TIM1_ClearFlag$1907 ==.
                                   8777 ;	../SPL/src/stm8s_tim1.c: 2090: assert_param(IS_TIM1_CLEAR_FLAG_OK(TIM1_FLAG));
                                   8778 ; genCast
                                   8779 ; genAssign
      00BB29 16 05            [ 2] 8780 	ldw	y, (0x05, sp)
      00BB2B 17 01            [ 2] 8781 	ldw	(0x01, sp), y
                                   8782 ; genAnd
      00BB2D 7B 01            [ 1] 8783 	ld	a, (0x01, sp)
      00BB2F A5 E1            [ 1] 8784 	bcp	a, #0xe1
      00BB31 27 03            [ 1] 8785 	jreq	00113$
      00BB33 CC BB 3D         [ 2] 8786 	jp	00103$
      00BB36                       8787 00113$:
                                   8788 ; skipping generated iCode
                                   8789 ; genIfx
      00BB36 1E 05            [ 2] 8790 	ldw	x, (0x05, sp)
      00BB38 27 03            [ 1] 8791 	jreq	00114$
      00BB3A CC BB 4C         [ 2] 8792 	jp	00104$
      00BB3D                       8793 00114$:
                                   8794 ; genLabel
      00BB3D                       8795 00103$:
                                   8796 ; skipping iCode since result will be rematerialized
                                   8797 ; skipping iCode since result will be rematerialized
                                   8798 ; genIPush
      00BB3D 4B 2A            [ 1] 8799 	push	#0x2a
                           0018A0  8800 	Sstm8s_tim1$TIM1_ClearFlag$1908 ==.
      00BB3F 4B 08            [ 1] 8801 	push	#0x08
                           0018A2  8802 	Sstm8s_tim1$TIM1_ClearFlag$1909 ==.
      00BB41 5F               [ 1] 8803 	clrw	x
      00BB42 89               [ 2] 8804 	pushw	x
                           0018A4  8805 	Sstm8s_tim1$TIM1_ClearFlag$1910 ==.
                                   8806 ; genIPush
      00BB43 4B 0E            [ 1] 8807 	push	#<(___str_0+0)
                           0018A6  8808 	Sstm8s_tim1$TIM1_ClearFlag$1911 ==.
      00BB45 4B 81            [ 1] 8809 	push	#((___str_0+0) >> 8)
                           0018A8  8810 	Sstm8s_tim1$TIM1_ClearFlag$1912 ==.
                                   8811 ; genCall
      00BB47 CD 84 23         [ 4] 8812 	call	_assert_failed
      00BB4A 5B 06            [ 2] 8813 	addw	sp, #6
                           0018AD  8814 	Sstm8s_tim1$TIM1_ClearFlag$1913 ==.
                                   8815 ; genLabel
      00BB4C                       8816 00104$:
                           0018AD  8817 	Sstm8s_tim1$TIM1_ClearFlag$1914 ==.
                                   8818 ;	../SPL/src/stm8s_tim1.c: 2093: TIM1->SR1 = (uint8_t)(~(uint8_t)(TIM1_FLAG));
                                   8819 ; genCast
                                   8820 ; genAssign
      00BB4C 7B 06            [ 1] 8821 	ld	a, (0x06, sp)
                                   8822 ; genCpl
      00BB4E 43               [ 1] 8823 	cpl	a
                                   8824 ; genPointerSet
      00BB4F C7 52 55         [ 1] 8825 	ld	0x5255, a
                           0018B3  8826 	Sstm8s_tim1$TIM1_ClearFlag$1915 ==.
                                   8827 ;	../SPL/src/stm8s_tim1.c: 2094: TIM1->SR2 = (uint8_t)((uint8_t)(~((uint8_t)((uint16_t)TIM1_FLAG >> 8))) & 
                                   8828 ; genRightShiftLiteral
      00BB52 7B 01            [ 1] 8829 	ld	a, (0x01, sp)
      00BB54 5F               [ 1] 8830 	clrw	x
                                   8831 ; genCast
                                   8832 ; genAssign
                                   8833 ; genCpl
      00BB55 43               [ 1] 8834 	cpl	a
                                   8835 ; genAnd
      00BB56 A4 1E            [ 1] 8836 	and	a, #0x1e
                                   8837 ; genPointerSet
      00BB58 C7 52 56         [ 1] 8838 	ld	0x5256, a
                                   8839 ; genLabel
      00BB5B                       8840 00101$:
                           0018BC  8841 	Sstm8s_tim1$TIM1_ClearFlag$1916 ==.
                                   8842 ;	../SPL/src/stm8s_tim1.c: 2096: }
                                   8843 ; genEndFunction
      00BB5B 85               [ 2] 8844 	popw	x
                           0018BD  8845 	Sstm8s_tim1$TIM1_ClearFlag$1917 ==.
                           0018BD  8846 	Sstm8s_tim1$TIM1_ClearFlag$1918 ==.
                           0018BD  8847 	XG$TIM1_ClearFlag$0$0 ==.
      00BB5C 81               [ 4] 8848 	ret
                           0018BE  8849 	Sstm8s_tim1$TIM1_ClearFlag$1919 ==.
                           0018BE  8850 	Sstm8s_tim1$TIM1_GetITStatus$1920 ==.
                                   8851 ;	../SPL/src/stm8s_tim1.c: 2112: ITStatus TIM1_GetITStatus(TIM1_IT_TypeDef TIM1_IT)
                                   8852 ; genLabel
                                   8853 ;	-----------------------------------------
                                   8854 ;	 function TIM1_GetITStatus
                                   8855 ;	-----------------------------------------
                                   8856 ;	Register assignment is optimal.
                                   8857 ;	Stack space usage: 1 bytes.
      00BB5D                       8858 _TIM1_GetITStatus:
                           0018BE  8859 	Sstm8s_tim1$TIM1_GetITStatus$1921 ==.
      00BB5D 88               [ 1] 8860 	push	a
                           0018BF  8861 	Sstm8s_tim1$TIM1_GetITStatus$1922 ==.
                           0018BF  8862 	Sstm8s_tim1$TIM1_GetITStatus$1923 ==.
                                   8863 ;	../SPL/src/stm8s_tim1.c: 2118: assert_param(IS_TIM1_GET_IT_OK(TIM1_IT));
                                   8864 ; genCmpEQorNE
      00BB5E 7B 04            [ 1] 8865 	ld	a, (0x04, sp)
      00BB60 4A               [ 1] 8866 	dec	a
      00BB61 26 03            [ 1] 8867 	jrne	00181$
      00BB63 CC BB B4         [ 2] 8868 	jp	00108$
      00BB66                       8869 00181$:
                           0018C7  8870 	Sstm8s_tim1$TIM1_GetITStatus$1924 ==.
                                   8871 ; skipping generated iCode
                                   8872 ; genCmpEQorNE
      00BB66 7B 04            [ 1] 8873 	ld	a, (0x04, sp)
      00BB68 A1 02            [ 1] 8874 	cp	a, #0x02
      00BB6A 26 03            [ 1] 8875 	jrne	00184$
      00BB6C CC BB B4         [ 2] 8876 	jp	00108$
      00BB6F                       8877 00184$:
                           0018D0  8878 	Sstm8s_tim1$TIM1_GetITStatus$1925 ==.
                                   8879 ; skipping generated iCode
                                   8880 ; genCmpEQorNE
      00BB6F 7B 04            [ 1] 8881 	ld	a, (0x04, sp)
      00BB71 A1 04            [ 1] 8882 	cp	a, #0x04
      00BB73 26 03            [ 1] 8883 	jrne	00187$
      00BB75 CC BB B4         [ 2] 8884 	jp	00108$
      00BB78                       8885 00187$:
                           0018D9  8886 	Sstm8s_tim1$TIM1_GetITStatus$1926 ==.
                                   8887 ; skipping generated iCode
                                   8888 ; genCmpEQorNE
      00BB78 7B 04            [ 1] 8889 	ld	a, (0x04, sp)
      00BB7A A1 08            [ 1] 8890 	cp	a, #0x08
      00BB7C 26 03            [ 1] 8891 	jrne	00190$
      00BB7E CC BB B4         [ 2] 8892 	jp	00108$
      00BB81                       8893 00190$:
                           0018E2  8894 	Sstm8s_tim1$TIM1_GetITStatus$1927 ==.
                                   8895 ; skipping generated iCode
                                   8896 ; genCmpEQorNE
      00BB81 7B 04            [ 1] 8897 	ld	a, (0x04, sp)
      00BB83 A1 10            [ 1] 8898 	cp	a, #0x10
      00BB85 26 03            [ 1] 8899 	jrne	00193$
      00BB87 CC BB B4         [ 2] 8900 	jp	00108$
      00BB8A                       8901 00193$:
                           0018EB  8902 	Sstm8s_tim1$TIM1_GetITStatus$1928 ==.
                                   8903 ; skipping generated iCode
                                   8904 ; genCmpEQorNE
      00BB8A 7B 04            [ 1] 8905 	ld	a, (0x04, sp)
      00BB8C A1 20            [ 1] 8906 	cp	a, #0x20
      00BB8E 26 03            [ 1] 8907 	jrne	00196$
      00BB90 CC BB B4         [ 2] 8908 	jp	00108$
      00BB93                       8909 00196$:
                           0018F4  8910 	Sstm8s_tim1$TIM1_GetITStatus$1929 ==.
                                   8911 ; skipping generated iCode
                                   8912 ; genCmpEQorNE
      00BB93 7B 04            [ 1] 8913 	ld	a, (0x04, sp)
      00BB95 A1 40            [ 1] 8914 	cp	a, #0x40
      00BB97 26 03            [ 1] 8915 	jrne	00199$
      00BB99 CC BB B4         [ 2] 8916 	jp	00108$
      00BB9C                       8917 00199$:
                           0018FD  8918 	Sstm8s_tim1$TIM1_GetITStatus$1930 ==.
                                   8919 ; skipping generated iCode
                                   8920 ; genCmpEQorNE
      00BB9C 7B 04            [ 1] 8921 	ld	a, (0x04, sp)
      00BB9E A1 80            [ 1] 8922 	cp	a, #0x80
      00BBA0 26 03            [ 1] 8923 	jrne	00202$
      00BBA2 CC BB B4         [ 2] 8924 	jp	00108$
      00BBA5                       8925 00202$:
                           001906  8926 	Sstm8s_tim1$TIM1_GetITStatus$1931 ==.
                                   8927 ; skipping generated iCode
                                   8928 ; skipping iCode since result will be rematerialized
                                   8929 ; skipping iCode since result will be rematerialized
                                   8930 ; genIPush
      00BBA5 4B 46            [ 1] 8931 	push	#0x46
                           001908  8932 	Sstm8s_tim1$TIM1_GetITStatus$1932 ==.
      00BBA7 4B 08            [ 1] 8933 	push	#0x08
                           00190A  8934 	Sstm8s_tim1$TIM1_GetITStatus$1933 ==.
      00BBA9 5F               [ 1] 8935 	clrw	x
      00BBAA 89               [ 2] 8936 	pushw	x
                           00190C  8937 	Sstm8s_tim1$TIM1_GetITStatus$1934 ==.
                                   8938 ; genIPush
      00BBAB 4B 0E            [ 1] 8939 	push	#<(___str_0+0)
                           00190E  8940 	Sstm8s_tim1$TIM1_GetITStatus$1935 ==.
      00BBAD 4B 81            [ 1] 8941 	push	#((___str_0+0) >> 8)
                           001910  8942 	Sstm8s_tim1$TIM1_GetITStatus$1936 ==.
                                   8943 ; genCall
      00BBAF CD 84 23         [ 4] 8944 	call	_assert_failed
      00BBB2 5B 06            [ 2] 8945 	addw	sp, #6
                           001915  8946 	Sstm8s_tim1$TIM1_GetITStatus$1937 ==.
                                   8947 ; genLabel
      00BBB4                       8948 00108$:
                           001915  8949 	Sstm8s_tim1$TIM1_GetITStatus$1938 ==.
                                   8950 ;	../SPL/src/stm8s_tim1.c: 2120: TIM1_itStatus = (uint8_t)(TIM1->SR1 & (uint8_t)TIM1_IT);
                                   8951 ; genPointerGet
      00BBB4 C6 52 55         [ 1] 8952 	ld	a, 0x5255
                                   8953 ; genAnd
      00BBB7 14 04            [ 1] 8954 	and	a, (0x04, sp)
                                   8955 ; genAssign
      00BBB9 6B 01            [ 1] 8956 	ld	(0x01, sp), a
                           00191C  8957 	Sstm8s_tim1$TIM1_GetITStatus$1939 ==.
                                   8958 ;	../SPL/src/stm8s_tim1.c: 2122: TIM1_itEnable = (uint8_t)(TIM1->IER & (uint8_t)TIM1_IT);
                                   8959 ; genPointerGet
      00BBBB C6 52 54         [ 1] 8960 	ld	a, 0x5254
                                   8961 ; genAnd
      00BBBE 14 04            [ 1] 8962 	and	a, (0x04, sp)
                                   8963 ; genAssign
                           001921  8964 	Sstm8s_tim1$TIM1_GetITStatus$1940 ==.
                                   8965 ;	../SPL/src/stm8s_tim1.c: 2124: if ((TIM1_itStatus != (uint8_t)RESET ) && (TIM1_itEnable != (uint8_t)RESET ))
                                   8966 ; genIfx
      00BBC0 0D 01            [ 1] 8967 	tnz	(0x01, sp)
      00BBC2 26 03            [ 1] 8968 	jrne	00204$
      00BBC4 CC BB D2         [ 2] 8969 	jp	00102$
      00BBC7                       8970 00204$:
                                   8971 ; genIfx
      00BBC7 4D               [ 1] 8972 	tnz	a
      00BBC8 26 03            [ 1] 8973 	jrne	00205$
      00BBCA CC BB D2         [ 2] 8974 	jp	00102$
      00BBCD                       8975 00205$:
                           00192E  8976 	Sstm8s_tim1$TIM1_GetITStatus$1941 ==.
                           00192E  8977 	Sstm8s_tim1$TIM1_GetITStatus$1942 ==.
                                   8978 ;	../SPL/src/stm8s_tim1.c: 2126: bitstatus = SET;
                                   8979 ; genAssign
      00BBCD A6 01            [ 1] 8980 	ld	a, #0x01
                           001930  8981 	Sstm8s_tim1$TIM1_GetITStatus$1943 ==.
                                   8982 ; genGoto
      00BBCF CC BB D3         [ 2] 8983 	jp	00103$
                                   8984 ; genLabel
      00BBD2                       8985 00102$:
                           001933  8986 	Sstm8s_tim1$TIM1_GetITStatus$1944 ==.
                           001933  8987 	Sstm8s_tim1$TIM1_GetITStatus$1945 ==.
                                   8988 ;	../SPL/src/stm8s_tim1.c: 2130: bitstatus = RESET;
                                   8989 ; genAssign
      00BBD2 4F               [ 1] 8990 	clr	a
                           001934  8991 	Sstm8s_tim1$TIM1_GetITStatus$1946 ==.
                                   8992 ; genLabel
      00BBD3                       8993 00103$:
                           001934  8994 	Sstm8s_tim1$TIM1_GetITStatus$1947 ==.
                                   8995 ;	../SPL/src/stm8s_tim1.c: 2132: return (ITStatus)(bitstatus);
                                   8996 ; genReturn
                                   8997 ; genLabel
      00BBD3                       8998 00105$:
                           001934  8999 	Sstm8s_tim1$TIM1_GetITStatus$1948 ==.
                                   9000 ;	../SPL/src/stm8s_tim1.c: 2133: }
                                   9001 ; genEndFunction
      00BBD3 5B 01            [ 2] 9002 	addw	sp, #1
                           001936  9003 	Sstm8s_tim1$TIM1_GetITStatus$1949 ==.
                           001936  9004 	Sstm8s_tim1$TIM1_GetITStatus$1950 ==.
                           001936  9005 	XG$TIM1_GetITStatus$0$0 ==.
      00BBD5 81               [ 4] 9006 	ret
                           001937  9007 	Sstm8s_tim1$TIM1_GetITStatus$1951 ==.
                           001937  9008 	Sstm8s_tim1$TIM1_ClearITPendingBit$1952 ==.
                                   9009 ;	../SPL/src/stm8s_tim1.c: 2149: void TIM1_ClearITPendingBit(TIM1_IT_TypeDef TIM1_IT)
                                   9010 ; genLabel
                                   9011 ;	-----------------------------------------
                                   9012 ;	 function TIM1_ClearITPendingBit
                                   9013 ;	-----------------------------------------
                                   9014 ;	Register assignment is optimal.
                                   9015 ;	Stack space usage: 0 bytes.
      00BBD6                       9016 _TIM1_ClearITPendingBit:
                           001937  9017 	Sstm8s_tim1$TIM1_ClearITPendingBit$1953 ==.
                           001937  9018 	Sstm8s_tim1$TIM1_ClearITPendingBit$1954 ==.
                                   9019 ;	../SPL/src/stm8s_tim1.c: 2152: assert_param(IS_TIM1_IT_OK(TIM1_IT));
                                   9020 ; genIfx
      00BBD6 0D 03            [ 1] 9021 	tnz	(0x03, sp)
      00BBD8 27 03            [ 1] 9022 	jreq	00110$
      00BBDA CC BB EC         [ 2] 9023 	jp	00104$
      00BBDD                       9024 00110$:
                                   9025 ; skipping iCode since result will be rematerialized
                                   9026 ; skipping iCode since result will be rematerialized
                                   9027 ; genIPush
      00BBDD 4B 68            [ 1] 9028 	push	#0x68
                           001940  9029 	Sstm8s_tim1$TIM1_ClearITPendingBit$1955 ==.
      00BBDF 4B 08            [ 1] 9030 	push	#0x08
                           001942  9031 	Sstm8s_tim1$TIM1_ClearITPendingBit$1956 ==.
      00BBE1 5F               [ 1] 9032 	clrw	x
      00BBE2 89               [ 2] 9033 	pushw	x
                           001944  9034 	Sstm8s_tim1$TIM1_ClearITPendingBit$1957 ==.
                                   9035 ; genIPush
      00BBE3 4B 0E            [ 1] 9036 	push	#<(___str_0+0)
                           001946  9037 	Sstm8s_tim1$TIM1_ClearITPendingBit$1958 ==.
      00BBE5 4B 81            [ 1] 9038 	push	#((___str_0+0) >> 8)
                           001948  9039 	Sstm8s_tim1$TIM1_ClearITPendingBit$1959 ==.
                                   9040 ; genCall
      00BBE7 CD 84 23         [ 4] 9041 	call	_assert_failed
      00BBEA 5B 06            [ 2] 9042 	addw	sp, #6
                           00194D  9043 	Sstm8s_tim1$TIM1_ClearITPendingBit$1960 ==.
                                   9044 ; genLabel
      00BBEC                       9045 00104$:
                           00194D  9046 	Sstm8s_tim1$TIM1_ClearITPendingBit$1961 ==.
                                   9047 ;	../SPL/src/stm8s_tim1.c: 2155: TIM1->SR1 = (uint8_t)(~(uint8_t)TIM1_IT);
                                   9048 ; genCpl
      00BBEC 7B 03            [ 1] 9049 	ld	a, (0x03, sp)
      00BBEE 43               [ 1] 9050 	cpl	a
                                   9051 ; genPointerSet
      00BBEF C7 52 55         [ 1] 9052 	ld	0x5255, a
                                   9053 ; genLabel
      00BBF2                       9054 00101$:
                           001953  9055 	Sstm8s_tim1$TIM1_ClearITPendingBit$1962 ==.
                                   9056 ;	../SPL/src/stm8s_tim1.c: 2156: }
                                   9057 ; genEndFunction
                           001953  9058 	Sstm8s_tim1$TIM1_ClearITPendingBit$1963 ==.
                           001953  9059 	XG$TIM1_ClearITPendingBit$0$0 ==.
      00BBF2 81               [ 4] 9060 	ret
                           001954  9061 	Sstm8s_tim1$TIM1_ClearITPendingBit$1964 ==.
                           001954  9062 	Sstm8s_tim1$TI1_Config$1965 ==.
                                   9063 ;	../SPL/src/stm8s_tim1.c: 2174: static void TI1_Config(uint8_t TIM1_ICPolarity,
                                   9064 ; genLabel
                                   9065 ;	-----------------------------------------
                                   9066 ;	 function TI1_Config
                                   9067 ;	-----------------------------------------
                                   9068 ;	Register assignment is optimal.
                                   9069 ;	Stack space usage: 1 bytes.
      00BBF3                       9070 _TI1_Config:
                           001954  9071 	Sstm8s_tim1$TI1_Config$1966 ==.
      00BBF3 88               [ 1] 9072 	push	a
                           001955  9073 	Sstm8s_tim1$TI1_Config$1967 ==.
                           001955  9074 	Sstm8s_tim1$TI1_Config$1968 ==.
                                   9075 ;	../SPL/src/stm8s_tim1.c: 2179: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E);
                                   9076 ; genPointerGet
      00BBF4 C6 52 5C         [ 1] 9077 	ld	a, 0x525c
                                   9078 ; genAnd
      00BBF7 A4 FE            [ 1] 9079 	and	a, #0xfe
                                   9080 ; genPointerSet
      00BBF9 C7 52 5C         [ 1] 9081 	ld	0x525c, a
                           00195D  9082 	Sstm8s_tim1$TI1_Config$1969 ==.
                                   9083 ;	../SPL/src/stm8s_tim1.c: 2182: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF ))) | 
                                   9084 ; genPointerGet
      00BBFC C6 52 58         [ 1] 9085 	ld	a, 0x5258
                                   9086 ; genAnd
      00BBFF A4 0C            [ 1] 9087 	and	a, #0x0c
      00BC01 6B 01            [ 1] 9088 	ld	(0x01, sp), a
                           001964  9089 	Sstm8s_tim1$TI1_Config$1970 ==.
                                   9090 ;	../SPL/src/stm8s_tim1.c: 2183: (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4))));
                                   9091 ; genCast
                                   9092 ; genAssign
      00BC03 7B 06            [ 1] 9093 	ld	a, (0x06, sp)
                                   9094 ; genLeftShiftLiteral
      00BC05 4E               [ 1] 9095 	swap	a
      00BC06 A4 F0            [ 1] 9096 	and	a, #0xf0
                                   9097 ; genCast
                                   9098 ; genAssign
                                   9099 ; genOr
      00BC08 1A 05            [ 1] 9100 	or	a, (0x05, sp)
                                   9101 ; genOr
      00BC0A 1A 01            [ 1] 9102 	or	a, (0x01, sp)
                                   9103 ; genPointerSet
      00BC0C C7 52 58         [ 1] 9104 	ld	0x5258, a
                           001970  9105 	Sstm8s_tim1$TI1_Config$1971 ==.
                                   9106 ;	../SPL/src/stm8s_tim1.c: 2179: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E);
                                   9107 ; genPointerGet
      00BC0F C6 52 5C         [ 1] 9108 	ld	a, 0x525c
                           001973  9109 	Sstm8s_tim1$TI1_Config$1972 ==.
                                   9110 ;	../SPL/src/stm8s_tim1.c: 2186: if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
                                   9111 ; genIfx
      00BC12 0D 04            [ 1] 9112 	tnz	(0x04, sp)
      00BC14 26 03            [ 1] 9113 	jrne	00111$
      00BC16 CC BC 21         [ 2] 9114 	jp	00102$
      00BC19                       9115 00111$:
                           00197A  9116 	Sstm8s_tim1$TI1_Config$1973 ==.
                           00197A  9117 	Sstm8s_tim1$TI1_Config$1974 ==.
                                   9118 ;	../SPL/src/stm8s_tim1.c: 2188: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   9119 ; genOr
      00BC19 AA 02            [ 1] 9120 	or	a, #0x02
                                   9121 ; genPointerSet
      00BC1B C7 52 5C         [ 1] 9122 	ld	0x525c, a
                           00197F  9123 	Sstm8s_tim1$TI1_Config$1975 ==.
                                   9124 ; genGoto
      00BC1E CC BC 26         [ 2] 9125 	jp	00103$
                                   9126 ; genLabel
      00BC21                       9127 00102$:
                           001982  9128 	Sstm8s_tim1$TI1_Config$1976 ==.
                           001982  9129 	Sstm8s_tim1$TI1_Config$1977 ==.
                                   9130 ;	../SPL/src/stm8s_tim1.c: 2192: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1P);
                                   9131 ; genAnd
      00BC21 A4 FD            [ 1] 9132 	and	a, #0xfd
                                   9133 ; genPointerSet
      00BC23 C7 52 5C         [ 1] 9134 	ld	0x525c, a
                           001987  9135 	Sstm8s_tim1$TI1_Config$1978 ==.
                                   9136 ; genLabel
      00BC26                       9137 00103$:
                           001987  9138 	Sstm8s_tim1$TI1_Config$1979 ==.
                                   9139 ;	../SPL/src/stm8s_tim1.c: 2196: TIM1->CCER1 |=  TIM1_CCER1_CC1E;
                                   9140 ; genPointerGet
      00BC26 C6 52 5C         [ 1] 9141 	ld	a, 0x525c
                                   9142 ; genOr
      00BC29 AA 01            [ 1] 9143 	or	a, #0x01
                                   9144 ; genPointerSet
      00BC2B C7 52 5C         [ 1] 9145 	ld	0x525c, a
                                   9146 ; genLabel
      00BC2E                       9147 00104$:
                           00198F  9148 	Sstm8s_tim1$TI1_Config$1980 ==.
                                   9149 ;	../SPL/src/stm8s_tim1.c: 2197: }
                                   9150 ; genEndFunction
      00BC2E 84               [ 1] 9151 	pop	a
                           001990  9152 	Sstm8s_tim1$TI1_Config$1981 ==.
                           001990  9153 	Sstm8s_tim1$TI1_Config$1982 ==.
                           001990  9154 	XFstm8s_tim1$TI1_Config$0$0 ==.
      00BC2F 81               [ 4] 9155 	ret
                           001991  9156 	Sstm8s_tim1$TI1_Config$1983 ==.
                           001991  9157 	Sstm8s_tim1$TI2_Config$1984 ==.
                                   9158 ;	../SPL/src/stm8s_tim1.c: 2215: static void TI2_Config(uint8_t TIM1_ICPolarity,
                                   9159 ; genLabel
                                   9160 ;	-----------------------------------------
                                   9161 ;	 function TI2_Config
                                   9162 ;	-----------------------------------------
                                   9163 ;	Register assignment is optimal.
                                   9164 ;	Stack space usage: 1 bytes.
      00BC30                       9165 _TI2_Config:
                           001991  9166 	Sstm8s_tim1$TI2_Config$1985 ==.
      00BC30 88               [ 1] 9167 	push	a
                           001992  9168 	Sstm8s_tim1$TI2_Config$1986 ==.
                           001992  9169 	Sstm8s_tim1$TI2_Config$1987 ==.
                                   9170 ;	../SPL/src/stm8s_tim1.c: 2220: TIM1->CCER1 &=  (uint8_t)(~TIM1_CCER1_CC2E);
                                   9171 ; genPointerGet
      00BC31 C6 52 5C         [ 1] 9172 	ld	a, 0x525c
                                   9173 ; genAnd
      00BC34 A4 EF            [ 1] 9174 	and	a, #0xef
                                   9175 ; genPointerSet
      00BC36 C7 52 5C         [ 1] 9176 	ld	0x525c, a
                           00199A  9177 	Sstm8s_tim1$TI2_Config$1988 ==.
                                   9178 ;	../SPL/src/stm8s_tim1.c: 2223: TIM1->CCMR2  = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF ))) 
                                   9179 ; genPointerGet
      00BC39 C6 52 59         [ 1] 9180 	ld	a, 0x5259
                                   9181 ; genAnd
      00BC3C A4 0C            [ 1] 9182 	and	a, #0x0c
      00BC3E 6B 01            [ 1] 9183 	ld	(0x01, sp), a
                           0019A1  9184 	Sstm8s_tim1$TI2_Config$1989 ==.
                                   9185 ;	../SPL/src/stm8s_tim1.c: 2224: | (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4))));
                                   9186 ; genCast
                                   9187 ; genAssign
      00BC40 7B 06            [ 1] 9188 	ld	a, (0x06, sp)
                                   9189 ; genLeftShiftLiteral
      00BC42 4E               [ 1] 9190 	swap	a
      00BC43 A4 F0            [ 1] 9191 	and	a, #0xf0
                                   9192 ; genCast
                                   9193 ; genAssign
                                   9194 ; genOr
      00BC45 1A 05            [ 1] 9195 	or	a, (0x05, sp)
                                   9196 ; genOr
      00BC47 1A 01            [ 1] 9197 	or	a, (0x01, sp)
                                   9198 ; genPointerSet
      00BC49 C7 52 59         [ 1] 9199 	ld	0x5259, a
                           0019AD  9200 	Sstm8s_tim1$TI2_Config$1990 ==.
                                   9201 ;	../SPL/src/stm8s_tim1.c: 2220: TIM1->CCER1 &=  (uint8_t)(~TIM1_CCER1_CC2E);
                                   9202 ; genPointerGet
      00BC4C C6 52 5C         [ 1] 9203 	ld	a, 0x525c
                           0019B0  9204 	Sstm8s_tim1$TI2_Config$1991 ==.
                                   9205 ;	../SPL/src/stm8s_tim1.c: 2226: if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
                                   9206 ; genIfx
      00BC4F 0D 04            [ 1] 9207 	tnz	(0x04, sp)
      00BC51 26 03            [ 1] 9208 	jrne	00111$
      00BC53 CC BC 5E         [ 2] 9209 	jp	00102$
      00BC56                       9210 00111$:
                           0019B7  9211 	Sstm8s_tim1$TI2_Config$1992 ==.
                           0019B7  9212 	Sstm8s_tim1$TI2_Config$1993 ==.
                                   9213 ;	../SPL/src/stm8s_tim1.c: 2228: TIM1->CCER1 |= TIM1_CCER1_CC2P;
                                   9214 ; genOr
      00BC56 AA 20            [ 1] 9215 	or	a, #0x20
                                   9216 ; genPointerSet
      00BC58 C7 52 5C         [ 1] 9217 	ld	0x525c, a
                           0019BC  9218 	Sstm8s_tim1$TI2_Config$1994 ==.
                                   9219 ; genGoto
      00BC5B CC BC 63         [ 2] 9220 	jp	00103$
                                   9221 ; genLabel
      00BC5E                       9222 00102$:
                           0019BF  9223 	Sstm8s_tim1$TI2_Config$1995 ==.
                           0019BF  9224 	Sstm8s_tim1$TI2_Config$1996 ==.
                                   9225 ;	../SPL/src/stm8s_tim1.c: 2232: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2P);
                                   9226 ; genAnd
      00BC5E A4 DF            [ 1] 9227 	and	a, #0xdf
                                   9228 ; genPointerSet
      00BC60 C7 52 5C         [ 1] 9229 	ld	0x525c, a
                           0019C4  9230 	Sstm8s_tim1$TI2_Config$1997 ==.
                                   9231 ; genLabel
      00BC63                       9232 00103$:
                           0019C4  9233 	Sstm8s_tim1$TI2_Config$1998 ==.
                                   9234 ;	../SPL/src/stm8s_tim1.c: 2235: TIM1->CCER1 |=  TIM1_CCER1_CC2E;
                                   9235 ; genPointerGet
      00BC63 C6 52 5C         [ 1] 9236 	ld	a, 0x525c
                                   9237 ; genOr
      00BC66 AA 10            [ 1] 9238 	or	a, #0x10
                                   9239 ; genPointerSet
      00BC68 C7 52 5C         [ 1] 9240 	ld	0x525c, a
                                   9241 ; genLabel
      00BC6B                       9242 00104$:
                           0019CC  9243 	Sstm8s_tim1$TI2_Config$1999 ==.
                                   9244 ;	../SPL/src/stm8s_tim1.c: 2236: }
                                   9245 ; genEndFunction
      00BC6B 84               [ 1] 9246 	pop	a
                           0019CD  9247 	Sstm8s_tim1$TI2_Config$2000 ==.
                           0019CD  9248 	Sstm8s_tim1$TI2_Config$2001 ==.
                           0019CD  9249 	XFstm8s_tim1$TI2_Config$0$0 ==.
      00BC6C 81               [ 4] 9250 	ret
                           0019CE  9251 	Sstm8s_tim1$TI2_Config$2002 ==.
                           0019CE  9252 	Sstm8s_tim1$TI3_Config$2003 ==.
                                   9253 ;	../SPL/src/stm8s_tim1.c: 2254: static void TI3_Config(uint8_t TIM1_ICPolarity,
                                   9254 ; genLabel
                                   9255 ;	-----------------------------------------
                                   9256 ;	 function TI3_Config
                                   9257 ;	-----------------------------------------
                                   9258 ;	Register assignment is optimal.
                                   9259 ;	Stack space usage: 1 bytes.
      00BC6D                       9260 _TI3_Config:
                           0019CE  9261 	Sstm8s_tim1$TI3_Config$2004 ==.
      00BC6D 88               [ 1] 9262 	push	a
                           0019CF  9263 	Sstm8s_tim1$TI3_Config$2005 ==.
                           0019CF  9264 	Sstm8s_tim1$TI3_Config$2006 ==.
                                   9265 ;	../SPL/src/stm8s_tim1.c: 2259: TIM1->CCER2 &=  (uint8_t)(~TIM1_CCER2_CC3E);
                                   9266 ; genPointerGet
      00BC6E C6 52 5D         [ 1] 9267 	ld	a, 0x525d
                                   9268 ; genAnd
      00BC71 A4 FE            [ 1] 9269 	and	a, #0xfe
                                   9270 ; genPointerSet
      00BC73 C7 52 5D         [ 1] 9271 	ld	0x525d, a
                           0019D7  9272 	Sstm8s_tim1$TI3_Config$2007 ==.
                                   9273 ;	../SPL/src/stm8s_tim1.c: 2262: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF))) 
                                   9274 ; genPointerGet
      00BC76 C6 52 5A         [ 1] 9275 	ld	a, 0x525a
                                   9276 ; genAnd
      00BC79 A4 0C            [ 1] 9277 	and	a, #0x0c
      00BC7B 6B 01            [ 1] 9278 	ld	(0x01, sp), a
                           0019DE  9279 	Sstm8s_tim1$TI3_Config$2008 ==.
                                   9280 ;	../SPL/src/stm8s_tim1.c: 2263: | (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4))));
                                   9281 ; genCast
                                   9282 ; genAssign
      00BC7D 7B 06            [ 1] 9283 	ld	a, (0x06, sp)
                                   9284 ; genLeftShiftLiteral
      00BC7F 4E               [ 1] 9285 	swap	a
      00BC80 A4 F0            [ 1] 9286 	and	a, #0xf0
                                   9287 ; genCast
                                   9288 ; genAssign
                                   9289 ; genOr
      00BC82 1A 05            [ 1] 9290 	or	a, (0x05, sp)
                                   9291 ; genOr
      00BC84 1A 01            [ 1] 9292 	or	a, (0x01, sp)
                                   9293 ; genPointerSet
      00BC86 C7 52 5A         [ 1] 9294 	ld	0x525a, a
                           0019EA  9295 	Sstm8s_tim1$TI3_Config$2009 ==.
                                   9296 ;	../SPL/src/stm8s_tim1.c: 2259: TIM1->CCER2 &=  (uint8_t)(~TIM1_CCER2_CC3E);
                                   9297 ; genPointerGet
      00BC89 C6 52 5D         [ 1] 9298 	ld	a, 0x525d
                           0019ED  9299 	Sstm8s_tim1$TI3_Config$2010 ==.
                                   9300 ;	../SPL/src/stm8s_tim1.c: 2266: if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
                                   9301 ; genIfx
      00BC8C 0D 04            [ 1] 9302 	tnz	(0x04, sp)
      00BC8E 26 03            [ 1] 9303 	jrne	00111$
      00BC90 CC BC 9B         [ 2] 9304 	jp	00102$
      00BC93                       9305 00111$:
                           0019F4  9306 	Sstm8s_tim1$TI3_Config$2011 ==.
                           0019F4  9307 	Sstm8s_tim1$TI3_Config$2012 ==.
                                   9308 ;	../SPL/src/stm8s_tim1.c: 2268: TIM1->CCER2 |= TIM1_CCER2_CC3P;
                                   9309 ; genOr
      00BC93 AA 02            [ 1] 9310 	or	a, #0x02
                                   9311 ; genPointerSet
      00BC95 C7 52 5D         [ 1] 9312 	ld	0x525d, a
                           0019F9  9313 	Sstm8s_tim1$TI3_Config$2013 ==.
                                   9314 ; genGoto
      00BC98 CC BC A0         [ 2] 9315 	jp	00103$
                                   9316 ; genLabel
      00BC9B                       9317 00102$:
                           0019FC  9318 	Sstm8s_tim1$TI3_Config$2014 ==.
                           0019FC  9319 	Sstm8s_tim1$TI3_Config$2015 ==.
                                   9320 ;	../SPL/src/stm8s_tim1.c: 2272: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3P);
                                   9321 ; genAnd
      00BC9B A4 FD            [ 1] 9322 	and	a, #0xfd
                                   9323 ; genPointerSet
      00BC9D C7 52 5D         [ 1] 9324 	ld	0x525d, a
                           001A01  9325 	Sstm8s_tim1$TI3_Config$2016 ==.
                                   9326 ; genLabel
      00BCA0                       9327 00103$:
                           001A01  9328 	Sstm8s_tim1$TI3_Config$2017 ==.
                                   9329 ;	../SPL/src/stm8s_tim1.c: 2275: TIM1->CCER2 |=  TIM1_CCER2_CC3E;
                                   9330 ; genPointerGet
      00BCA0 C6 52 5D         [ 1] 9331 	ld	a, 0x525d
                                   9332 ; genOr
      00BCA3 AA 01            [ 1] 9333 	or	a, #0x01
                                   9334 ; genPointerSet
      00BCA5 C7 52 5D         [ 1] 9335 	ld	0x525d, a
                                   9336 ; genLabel
      00BCA8                       9337 00104$:
                           001A09  9338 	Sstm8s_tim1$TI3_Config$2018 ==.
                                   9339 ;	../SPL/src/stm8s_tim1.c: 2276: }
                                   9340 ; genEndFunction
      00BCA8 84               [ 1] 9341 	pop	a
                           001A0A  9342 	Sstm8s_tim1$TI3_Config$2019 ==.
                           001A0A  9343 	Sstm8s_tim1$TI3_Config$2020 ==.
                           001A0A  9344 	XFstm8s_tim1$TI3_Config$0$0 ==.
      00BCA9 81               [ 4] 9345 	ret
                           001A0B  9346 	Sstm8s_tim1$TI3_Config$2021 ==.
                           001A0B  9347 	Sstm8s_tim1$TI4_Config$2022 ==.
                                   9348 ;	../SPL/src/stm8s_tim1.c: 2294: static void TI4_Config(uint8_t TIM1_ICPolarity,
                                   9349 ; genLabel
                                   9350 ;	-----------------------------------------
                                   9351 ;	 function TI4_Config
                                   9352 ;	-----------------------------------------
                                   9353 ;	Register assignment is optimal.
                                   9354 ;	Stack space usage: 1 bytes.
      00BCAA                       9355 _TI4_Config:
                           001A0B  9356 	Sstm8s_tim1$TI4_Config$2023 ==.
      00BCAA 88               [ 1] 9357 	push	a
                           001A0C  9358 	Sstm8s_tim1$TI4_Config$2024 ==.
                           001A0C  9359 	Sstm8s_tim1$TI4_Config$2025 ==.
                                   9360 ;	../SPL/src/stm8s_tim1.c: 2299: TIM1->CCER2 &=  (uint8_t)(~TIM1_CCER2_CC4E);
                                   9361 ; genPointerGet
      00BCAB C6 52 5D         [ 1] 9362 	ld	a, 0x525d
                                   9363 ; genAnd
      00BCAE A4 EF            [ 1] 9364 	and	a, #0xef
                                   9365 ; genPointerSet
      00BCB0 C7 52 5D         [ 1] 9366 	ld	0x525d, a
                           001A14  9367 	Sstm8s_tim1$TI4_Config$2026 ==.
                                   9368 ;	../SPL/src/stm8s_tim1.c: 2302: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF )))
                                   9369 ; genPointerGet
      00BCB3 C6 52 5B         [ 1] 9370 	ld	a, 0x525b
                                   9371 ; genAnd
      00BCB6 A4 0C            [ 1] 9372 	and	a, #0x0c
      00BCB8 6B 01            [ 1] 9373 	ld	(0x01, sp), a
                           001A1B  9374 	Sstm8s_tim1$TI4_Config$2027 ==.
                                   9375 ;	../SPL/src/stm8s_tim1.c: 2303: | (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4))));
                                   9376 ; genCast
                                   9377 ; genAssign
      00BCBA 7B 06            [ 1] 9378 	ld	a, (0x06, sp)
                                   9379 ; genLeftShiftLiteral
      00BCBC 4E               [ 1] 9380 	swap	a
      00BCBD A4 F0            [ 1] 9381 	and	a, #0xf0
                                   9382 ; genCast
                                   9383 ; genAssign
                                   9384 ; genOr
      00BCBF 1A 05            [ 1] 9385 	or	a, (0x05, sp)
                                   9386 ; genOr
      00BCC1 1A 01            [ 1] 9387 	or	a, (0x01, sp)
                                   9388 ; genPointerSet
      00BCC3 C7 52 5B         [ 1] 9389 	ld	0x525b, a
                           001A27  9390 	Sstm8s_tim1$TI4_Config$2028 ==.
                                   9391 ;	../SPL/src/stm8s_tim1.c: 2299: TIM1->CCER2 &=  (uint8_t)(~TIM1_CCER2_CC4E);
                                   9392 ; genPointerGet
      00BCC6 C6 52 5D         [ 1] 9393 	ld	a, 0x525d
                           001A2A  9394 	Sstm8s_tim1$TI4_Config$2029 ==.
                                   9395 ;	../SPL/src/stm8s_tim1.c: 2306: if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
                                   9396 ; genIfx
      00BCC9 0D 04            [ 1] 9397 	tnz	(0x04, sp)
      00BCCB 26 03            [ 1] 9398 	jrne	00111$
      00BCCD CC BC D8         [ 2] 9399 	jp	00102$
      00BCD0                       9400 00111$:
                           001A31  9401 	Sstm8s_tim1$TI4_Config$2030 ==.
                           001A31  9402 	Sstm8s_tim1$TI4_Config$2031 ==.
                                   9403 ;	../SPL/src/stm8s_tim1.c: 2308: TIM1->CCER2 |= TIM1_CCER2_CC4P;
                                   9404 ; genOr
      00BCD0 AA 20            [ 1] 9405 	or	a, #0x20
                                   9406 ; genPointerSet
      00BCD2 C7 52 5D         [ 1] 9407 	ld	0x525d, a
                           001A36  9408 	Sstm8s_tim1$TI4_Config$2032 ==.
                                   9409 ; genGoto
      00BCD5 CC BC DD         [ 2] 9410 	jp	00103$
                                   9411 ; genLabel
      00BCD8                       9412 00102$:
                           001A39  9413 	Sstm8s_tim1$TI4_Config$2033 ==.
                           001A39  9414 	Sstm8s_tim1$TI4_Config$2034 ==.
                                   9415 ;	../SPL/src/stm8s_tim1.c: 2312: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4P);
                                   9416 ; genAnd
      00BCD8 A4 DF            [ 1] 9417 	and	a, #0xdf
                                   9418 ; genPointerSet
      00BCDA C7 52 5D         [ 1] 9419 	ld	0x525d, a
                           001A3E  9420 	Sstm8s_tim1$TI4_Config$2035 ==.
                                   9421 ; genLabel
      00BCDD                       9422 00103$:
                           001A3E  9423 	Sstm8s_tim1$TI4_Config$2036 ==.
                                   9424 ;	../SPL/src/stm8s_tim1.c: 2316: TIM1->CCER2 |=  TIM1_CCER2_CC4E;
                                   9425 ; genPointerGet
      00BCDD C6 52 5D         [ 1] 9426 	ld	a, 0x525d
                                   9427 ; genOr
      00BCE0 AA 10            [ 1] 9428 	or	a, #0x10
                                   9429 ; genPointerSet
      00BCE2 C7 52 5D         [ 1] 9430 	ld	0x525d, a
                                   9431 ; genLabel
      00BCE5                       9432 00104$:
                           001A46  9433 	Sstm8s_tim1$TI4_Config$2037 ==.
                                   9434 ;	../SPL/src/stm8s_tim1.c: 2317: }
                                   9435 ; genEndFunction
      00BCE5 84               [ 1] 9436 	pop	a
                           001A47  9437 	Sstm8s_tim1$TI4_Config$2038 ==.
                           001A47  9438 	Sstm8s_tim1$TI4_Config$2039 ==.
                           001A47  9439 	XFstm8s_tim1$TI4_Config$0$0 ==.
      00BCE6 81               [ 4] 9440 	ret
                           001A48  9441 	Sstm8s_tim1$TI4_Config$2040 ==.
                                   9442 	.area CODE
                                   9443 	.area CONST
                           000000  9444 Fstm8s_tim1$__str_0$0_0$0 == .
                                   9445 	.area CONST
      00810E                       9446 ___str_0:
      00810E 2E 2E 2F 53 50 4C 2F  9447 	.ascii "../SPL/src/stm8s_tim1.c"
             73 72 63 2F 73 74 6D
             38 73 5F 74 69 6D 31
             2E 63
      008125 00                    9448 	.db 0x00
                                   9449 	.area CODE
                                   9450 	.area INITIALIZER
                                   9451 	.area CABS (ABS)
                                   9452 
                                   9453 	.area .debug_line (NOLOAD)
      0022B4 00 00 13 6D           9454 	.dw	0,Ldebug_line_end-Ldebug_line_start
      0022B8                       9455 Ldebug_line_start:
      0022B8 00 02                 9456 	.dw	2
      0022BA 00 00 00 78           9457 	.dw	0,Ldebug_line_stmt-6-Ldebug_line_start
      0022BE 01                    9458 	.db	1
      0022BF 01                    9459 	.db	1
      0022C0 FB                    9460 	.db	-5
      0022C1 0F                    9461 	.db	15
      0022C2 0A                    9462 	.db	10
      0022C3 00                    9463 	.db	0
      0022C4 01                    9464 	.db	1
      0022C5 01                    9465 	.db	1
      0022C6 01                    9466 	.db	1
      0022C7 01                    9467 	.db	1
      0022C8 00                    9468 	.db	0
      0022C9 00                    9469 	.db	0
      0022CA 00                    9470 	.db	0
      0022CB 01                    9471 	.db	1
      0022CC 43 3A 5C 50 72 6F 67  9472 	.ascii "C:\Program Files\SDCC\bin\..\include\stm8"
             72 61 6D 20 46 69 6C
             65 73 5C 53 44 43 43
             08 69 6E 5C 2E 2E 5C
             69 6E 63 6C 75 64 65
             5C 73 74 6D 38
      0022F4 00                    9473 	.db	0
      0022F5 43 3A 5C 50 72 6F 67  9474 	.ascii "C:\Program Files\SDCC\bin\..\include"
             72 61 6D 20 46 69 6C
             65 73 5C 53 44 43 43
             08 69 6E 5C 2E 2E 5C
             69 6E 63 6C 75 64 65
      002318 00                    9475 	.db	0
      002319 00                    9476 	.db	0
      00231A 2E 2E 2F 53 50 4C 2F  9477 	.ascii "../SPL/src/stm8s_tim1.c"
             73 72 63 2F 73 74 6D
             38 73 5F 74 69 6D 31
             2E 63
      002331 00                    9478 	.db	0
      002332 00                    9479 	.uleb128	0
      002333 00                    9480 	.uleb128	0
      002334 00                    9481 	.uleb128	0
      002335 00                    9482 	.db	0
      002336                       9483 Ldebug_line_stmt:
      002336 00                    9484 	.db	0
      002337 05                    9485 	.uleb128	5
      002338 02                    9486 	.db	2
      002339 00 00 A2 9F           9487 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$0)
      00233D 03                    9488 	.db	3
      00233E 39                    9489 	.sleb128	57
      00233F 01                    9490 	.db	1
      002340 09                    9491 	.db	9
      002341 00 00                 9492 	.dw	Sstm8s_tim1$TIM1_DeInit$2-Sstm8s_tim1$TIM1_DeInit$0
      002343 03                    9493 	.db	3
      002344 02                    9494 	.sleb128	2
      002345 01                    9495 	.db	1
      002346 09                    9496 	.db	9
      002347 00 04                 9497 	.dw	Sstm8s_tim1$TIM1_DeInit$3-Sstm8s_tim1$TIM1_DeInit$2
      002349 03                    9498 	.db	3
      00234A 01                    9499 	.sleb128	1
      00234B 01                    9500 	.db	1
      00234C 09                    9501 	.db	9
      00234D 00 04                 9502 	.dw	Sstm8s_tim1$TIM1_DeInit$4-Sstm8s_tim1$TIM1_DeInit$3
      00234F 03                    9503 	.db	3
      002350 01                    9504 	.sleb128	1
      002351 01                    9505 	.db	1
      002352 09                    9506 	.db	9
      002353 00 04                 9507 	.dw	Sstm8s_tim1$TIM1_DeInit$5-Sstm8s_tim1$TIM1_DeInit$4
      002355 03                    9508 	.db	3
      002356 01                    9509 	.sleb128	1
      002357 01                    9510 	.db	1
      002358 09                    9511 	.db	9
      002359 00 04                 9512 	.dw	Sstm8s_tim1$TIM1_DeInit$6-Sstm8s_tim1$TIM1_DeInit$5
      00235B 03                    9513 	.db	3
      00235C 01                    9514 	.sleb128	1
      00235D 01                    9515 	.db	1
      00235E 09                    9516 	.db	9
      00235F 00 04                 9517 	.dw	Sstm8s_tim1$TIM1_DeInit$7-Sstm8s_tim1$TIM1_DeInit$6
      002361 03                    9518 	.db	3
      002362 01                    9519 	.sleb128	1
      002363 01                    9520 	.db	1
      002364 09                    9521 	.db	9
      002365 00 04                 9522 	.dw	Sstm8s_tim1$TIM1_DeInit$8-Sstm8s_tim1$TIM1_DeInit$7
      002367 03                    9523 	.db	3
      002368 02                    9524 	.sleb128	2
      002369 01                    9525 	.db	1
      00236A 09                    9526 	.db	9
      00236B 00 04                 9527 	.dw	Sstm8s_tim1$TIM1_DeInit$9-Sstm8s_tim1$TIM1_DeInit$8
      00236D 03                    9528 	.db	3
      00236E 01                    9529 	.sleb128	1
      00236F 01                    9530 	.db	1
      002370 09                    9531 	.db	9
      002371 00 04                 9532 	.dw	Sstm8s_tim1$TIM1_DeInit$10-Sstm8s_tim1$TIM1_DeInit$9
      002373 03                    9533 	.db	3
      002374 02                    9534 	.sleb128	2
      002375 01                    9535 	.db	1
      002376 09                    9536 	.db	9
      002377 00 04                 9537 	.dw	Sstm8s_tim1$TIM1_DeInit$11-Sstm8s_tim1$TIM1_DeInit$10
      002379 03                    9538 	.db	3
      00237A 01                    9539 	.sleb128	1
      00237B 01                    9540 	.db	1
      00237C 09                    9541 	.db	9
      00237D 00 04                 9542 	.dw	Sstm8s_tim1$TIM1_DeInit$12-Sstm8s_tim1$TIM1_DeInit$11
      00237F 03                    9543 	.db	3
      002380 01                    9544 	.sleb128	1
      002381 01                    9545 	.db	1
      002382 09                    9546 	.db	9
      002383 00 04                 9547 	.dw	Sstm8s_tim1$TIM1_DeInit$13-Sstm8s_tim1$TIM1_DeInit$12
      002385 03                    9548 	.db	3
      002386 01                    9549 	.sleb128	1
      002387 01                    9550 	.db	1
      002388 09                    9551 	.db	9
      002389 00 04                 9552 	.dw	Sstm8s_tim1$TIM1_DeInit$14-Sstm8s_tim1$TIM1_DeInit$13
      00238B 03                    9553 	.db	3
      00238C 02                    9554 	.sleb128	2
      00238D 01                    9555 	.db	1
      00238E 09                    9556 	.db	9
      00238F 00 04                 9557 	.dw	Sstm8s_tim1$TIM1_DeInit$15-Sstm8s_tim1$TIM1_DeInit$14
      002391 03                    9558 	.db	3
      002392 01                    9559 	.sleb128	1
      002393 01                    9560 	.db	1
      002394 09                    9561 	.db	9
      002395 00 04                 9562 	.dw	Sstm8s_tim1$TIM1_DeInit$16-Sstm8s_tim1$TIM1_DeInit$15
      002397 03                    9563 	.db	3
      002398 01                    9564 	.sleb128	1
      002399 01                    9565 	.db	1
      00239A 09                    9566 	.db	9
      00239B 00 04                 9567 	.dw	Sstm8s_tim1$TIM1_DeInit$17-Sstm8s_tim1$TIM1_DeInit$16
      00239D 03                    9568 	.db	3
      00239E 01                    9569 	.sleb128	1
      00239F 01                    9570 	.db	1
      0023A0 09                    9571 	.db	9
      0023A1 00 04                 9572 	.dw	Sstm8s_tim1$TIM1_DeInit$18-Sstm8s_tim1$TIM1_DeInit$17
      0023A3 03                    9573 	.db	3
      0023A4 01                    9574 	.sleb128	1
      0023A5 01                    9575 	.db	1
      0023A6 09                    9576 	.db	9
      0023A7 00 04                 9577 	.dw	Sstm8s_tim1$TIM1_DeInit$19-Sstm8s_tim1$TIM1_DeInit$18
      0023A9 03                    9578 	.db	3
      0023AA 01                    9579 	.sleb128	1
      0023AB 01                    9580 	.db	1
      0023AC 09                    9581 	.db	9
      0023AD 00 04                 9582 	.dw	Sstm8s_tim1$TIM1_DeInit$20-Sstm8s_tim1$TIM1_DeInit$19
      0023AF 03                    9583 	.db	3
      0023B0 01                    9584 	.sleb128	1
      0023B1 01                    9585 	.db	1
      0023B2 09                    9586 	.db	9
      0023B3 00 04                 9587 	.dw	Sstm8s_tim1$TIM1_DeInit$21-Sstm8s_tim1$TIM1_DeInit$20
      0023B5 03                    9588 	.db	3
      0023B6 01                    9589 	.sleb128	1
      0023B7 01                    9590 	.db	1
      0023B8 09                    9591 	.db	9
      0023B9 00 04                 9592 	.dw	Sstm8s_tim1$TIM1_DeInit$22-Sstm8s_tim1$TIM1_DeInit$21
      0023BB 03                    9593 	.db	3
      0023BC 01                    9594 	.sleb128	1
      0023BD 01                    9595 	.db	1
      0023BE 09                    9596 	.db	9
      0023BF 00 04                 9597 	.dw	Sstm8s_tim1$TIM1_DeInit$23-Sstm8s_tim1$TIM1_DeInit$22
      0023C1 03                    9598 	.db	3
      0023C2 01                    9599 	.sleb128	1
      0023C3 01                    9600 	.db	1
      0023C4 09                    9601 	.db	9
      0023C5 00 04                 9602 	.dw	Sstm8s_tim1$TIM1_DeInit$24-Sstm8s_tim1$TIM1_DeInit$23
      0023C7 03                    9603 	.db	3
      0023C8 01                    9604 	.sleb128	1
      0023C9 01                    9605 	.db	1
      0023CA 09                    9606 	.db	9
      0023CB 00 04                 9607 	.dw	Sstm8s_tim1$TIM1_DeInit$25-Sstm8s_tim1$TIM1_DeInit$24
      0023CD 03                    9608 	.db	3
      0023CE 01                    9609 	.sleb128	1
      0023CF 01                    9610 	.db	1
      0023D0 09                    9611 	.db	9
      0023D1 00 04                 9612 	.dw	Sstm8s_tim1$TIM1_DeInit$26-Sstm8s_tim1$TIM1_DeInit$25
      0023D3 03                    9613 	.db	3
      0023D4 01                    9614 	.sleb128	1
      0023D5 01                    9615 	.db	1
      0023D6 09                    9616 	.db	9
      0023D7 00 04                 9617 	.dw	Sstm8s_tim1$TIM1_DeInit$27-Sstm8s_tim1$TIM1_DeInit$26
      0023D9 03                    9618 	.db	3
      0023DA 01                    9619 	.sleb128	1
      0023DB 01                    9620 	.db	1
      0023DC 09                    9621 	.db	9
      0023DD 00 04                 9622 	.dw	Sstm8s_tim1$TIM1_DeInit$28-Sstm8s_tim1$TIM1_DeInit$27
      0023DF 03                    9623 	.db	3
      0023E0 01                    9624 	.sleb128	1
      0023E1 01                    9625 	.db	1
      0023E2 09                    9626 	.db	9
      0023E3 00 04                 9627 	.dw	Sstm8s_tim1$TIM1_DeInit$29-Sstm8s_tim1$TIM1_DeInit$28
      0023E5 03                    9628 	.db	3
      0023E6 01                    9629 	.sleb128	1
      0023E7 01                    9630 	.db	1
      0023E8 09                    9631 	.db	9
      0023E9 00 04                 9632 	.dw	Sstm8s_tim1$TIM1_DeInit$30-Sstm8s_tim1$TIM1_DeInit$29
      0023EB 03                    9633 	.db	3
      0023EC 01                    9634 	.sleb128	1
      0023ED 01                    9635 	.db	1
      0023EE 09                    9636 	.db	9
      0023EF 00 04                 9637 	.dw	Sstm8s_tim1$TIM1_DeInit$31-Sstm8s_tim1$TIM1_DeInit$30
      0023F1 03                    9638 	.db	3
      0023F2 01                    9639 	.sleb128	1
      0023F3 01                    9640 	.db	1
      0023F4 09                    9641 	.db	9
      0023F5 00 04                 9642 	.dw	Sstm8s_tim1$TIM1_DeInit$32-Sstm8s_tim1$TIM1_DeInit$31
      0023F7 03                    9643 	.db	3
      0023F8 01                    9644 	.sleb128	1
      0023F9 01                    9645 	.db	1
      0023FA 09                    9646 	.db	9
      0023FB 00 04                 9647 	.dw	Sstm8s_tim1$TIM1_DeInit$33-Sstm8s_tim1$TIM1_DeInit$32
      0023FD 03                    9648 	.db	3
      0023FE 01                    9649 	.sleb128	1
      0023FF 01                    9650 	.db	1
      002400 09                    9651 	.db	9
      002401 00 04                 9652 	.dw	Sstm8s_tim1$TIM1_DeInit$34-Sstm8s_tim1$TIM1_DeInit$33
      002403 03                    9653 	.db	3
      002404 01                    9654 	.sleb128	1
      002405 01                    9655 	.db	1
      002406 09                    9656 	.db	9
      002407 00 04                 9657 	.dw	Sstm8s_tim1$TIM1_DeInit$35-Sstm8s_tim1$TIM1_DeInit$34
      002409 03                    9658 	.db	3
      00240A 01                    9659 	.sleb128	1
      00240B 01                    9660 	.db	1
      00240C 09                    9661 	.db	9
      00240D 00 04                 9662 	.dw	Sstm8s_tim1$TIM1_DeInit$36-Sstm8s_tim1$TIM1_DeInit$35
      00240F 03                    9663 	.db	3
      002410 01                    9664 	.sleb128	1
      002411 01                    9665 	.db	1
      002412 09                    9666 	.db	9
      002413 00 04                 9667 	.dw	Sstm8s_tim1$TIM1_DeInit$37-Sstm8s_tim1$TIM1_DeInit$36
      002415 03                    9668 	.db	3
      002416 01                    9669 	.sleb128	1
      002417 01                    9670 	.db	1
      002418 09                    9671 	.db	9
      002419 00 04                 9672 	.dw	Sstm8s_tim1$TIM1_DeInit$38-Sstm8s_tim1$TIM1_DeInit$37
      00241B 03                    9673 	.db	3
      00241C 01                    9674 	.sleb128	1
      00241D 01                    9675 	.db	1
      00241E 09                    9676 	.db	9
      00241F 00 04                 9677 	.dw	Sstm8s_tim1$TIM1_DeInit$39-Sstm8s_tim1$TIM1_DeInit$38
      002421 03                    9678 	.db	3
      002422 01                    9679 	.sleb128	1
      002423 01                    9680 	.db	1
      002424 09                    9681 	.db	9
      002425 00 04                 9682 	.dw	Sstm8s_tim1$TIM1_DeInit$40-Sstm8s_tim1$TIM1_DeInit$39
      002427 03                    9683 	.db	3
      002428 01                    9684 	.sleb128	1
      002429 01                    9685 	.db	1
      00242A 09                    9686 	.db	9
      00242B 00 01                 9687 	.dw	1+Sstm8s_tim1$TIM1_DeInit$41-Sstm8s_tim1$TIM1_DeInit$40
      00242D 00                    9688 	.db	0
      00242E 01                    9689 	.uleb128	1
      00242F 01                    9690 	.db	1
      002430 00                    9691 	.db	0
      002431 05                    9692 	.uleb128	5
      002432 02                    9693 	.db	2
      002433 00 00 A3 38           9694 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$43)
      002437 03                    9695 	.db	3
      002438 EE 00                 9696 	.sleb128	110
      00243A 01                    9697 	.db	1
      00243B 09                    9698 	.db	9
      00243C 00 00                 9699 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$45-Sstm8s_tim1$TIM1_TimeBaseInit$43
      00243E 03                    9700 	.db	3
      00243F 06                    9701 	.sleb128	6
      002440 01                    9702 	.db	1
      002441 09                    9703 	.db	9
      002442 00 3A                 9704 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$56-Sstm8s_tim1$TIM1_TimeBaseInit$45
      002444 03                    9705 	.db	3
      002445 03                    9706 	.sleb128	3
      002446 01                    9707 	.db	1
      002447 09                    9708 	.db	9
      002448 00 06                 9709 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$57-Sstm8s_tim1$TIM1_TimeBaseInit$56
      00244A 03                    9710 	.db	3
      00244B 01                    9711 	.sleb128	1
      00244C 01                    9712 	.db	1
      00244D 09                    9713 	.db	9
      00244E 00 05                 9714 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$58-Sstm8s_tim1$TIM1_TimeBaseInit$57
      002450 03                    9715 	.db	3
      002451 03                    9716 	.sleb128	3
      002452 01                    9717 	.db	1
      002453 09                    9718 	.db	9
      002454 00 06                 9719 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$59-Sstm8s_tim1$TIM1_TimeBaseInit$58
      002456 03                    9720 	.db	3
      002457 01                    9721 	.sleb128	1
      002458 01                    9722 	.db	1
      002459 09                    9723 	.db	9
      00245A 00 05                 9724 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$60-Sstm8s_tim1$TIM1_TimeBaseInit$59
      00245C 03                    9725 	.db	3
      00245D 03                    9726 	.sleb128	3
      00245E 01                    9727 	.db	1
      00245F 09                    9728 	.db	9
      002460 00 05                 9729 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$61-Sstm8s_tim1$TIM1_TimeBaseInit$60
      002462 03                    9730 	.db	3
      002463 01                    9731 	.sleb128	1
      002464 01                    9732 	.db	1
      002465 09                    9733 	.db	9
      002466 00 05                 9734 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$62-Sstm8s_tim1$TIM1_TimeBaseInit$61
      002468 03                    9735 	.db	3
      002469 03                    9736 	.sleb128	3
      00246A 01                    9737 	.db	1
      00246B 09                    9738 	.db	9
      00246C 00 06                 9739 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$63-Sstm8s_tim1$TIM1_TimeBaseInit$62
      00246E 03                    9740 	.db	3
      00246F 01                    9741 	.sleb128	1
      002470 01                    9742 	.db	1
      002471 09                    9743 	.db	9
      002472 00 01                 9744 	.dw	1+Sstm8s_tim1$TIM1_TimeBaseInit$64-Sstm8s_tim1$TIM1_TimeBaseInit$63
      002474 00                    9745 	.db	0
      002475 01                    9746 	.uleb128	1
      002476 01                    9747 	.db	1
      002477 00                    9748 	.db	0
      002478 05                    9749 	.uleb128	5
      002479 02                    9750 	.db	2
      00247A 00 00 A3 99           9751 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$66)
      00247E 03                    9752 	.db	3
      00247F 99 01                 9753 	.sleb128	153
      002481 01                    9754 	.db	1
      002482 09                    9755 	.db	9
      002483 00 02                 9756 	.dw	Sstm8s_tim1$TIM1_OC1Init$69-Sstm8s_tim1$TIM1_OC1Init$66
      002485 03                    9757 	.db	3
      002486 0A                    9758 	.sleb128	10
      002487 01                    9759 	.db	1
      002488 09                    9760 	.db	9
      002489 00 43                 9761 	.dw	Sstm8s_tim1$TIM1_OC1Init$81-Sstm8s_tim1$TIM1_OC1Init$69
      00248B 03                    9762 	.db	3
      00248C 01                    9763 	.sleb128	1
      00248D 01                    9764 	.db	1
      00248E 09                    9765 	.db	9
      00248F 00 1F                 9766 	.dw	Sstm8s_tim1$TIM1_OC1Init$89-Sstm8s_tim1$TIM1_OC1Init$81
      002491 03                    9767 	.db	3
      002492 01                    9768 	.sleb128	1
      002493 01                    9769 	.db	1
      002494 09                    9770 	.db	9
      002495 00 1F                 9771 	.dw	Sstm8s_tim1$TIM1_OC1Init$97-Sstm8s_tim1$TIM1_OC1Init$89
      002497 03                    9772 	.db	3
      002498 01                    9773 	.sleb128	1
      002499 01                    9774 	.db	1
      00249A 09                    9775 	.db	9
      00249B 00 1F                 9776 	.dw	Sstm8s_tim1$TIM1_OC1Init$105-Sstm8s_tim1$TIM1_OC1Init$97
      00249D 03                    9777 	.db	3
      00249E 01                    9778 	.sleb128	1
      00249F 01                    9779 	.db	1
      0024A0 09                    9780 	.db	9
      0024A1 00 1F                 9781 	.dw	Sstm8s_tim1$TIM1_OC1Init$113-Sstm8s_tim1$TIM1_OC1Init$105
      0024A3 03                    9782 	.db	3
      0024A4 01                    9783 	.sleb128	1
      0024A5 01                    9784 	.db	1
      0024A6 09                    9785 	.db	9
      0024A7 00 1F                 9786 	.dw	Sstm8s_tim1$TIM1_OC1Init$121-Sstm8s_tim1$TIM1_OC1Init$113
      0024A9 03                    9787 	.db	3
      0024AA 01                    9788 	.sleb128	1
      0024AB 01                    9789 	.db	1
      0024AC 09                    9790 	.db	9
      0024AD 00 1F                 9791 	.dw	Sstm8s_tim1$TIM1_OC1Init$129-Sstm8s_tim1$TIM1_OC1Init$121
      0024AF 03                    9792 	.db	3
      0024B0 04                    9793 	.sleb128	4
      0024B1 01                    9794 	.db	1
      0024B2 09                    9795 	.db	9
      0024B3 00 08                 9796 	.dw	Sstm8s_tim1$TIM1_OC1Init$130-Sstm8s_tim1$TIM1_OC1Init$129
      0024B5 03                    9797 	.db	3
      0024B6 04                    9798 	.sleb128	4
      0024B7 01                    9799 	.db	1
      0024B8 09                    9800 	.db	9
      0024B9 00 0B                 9801 	.dw	Sstm8s_tim1$TIM1_OC1Init$131-Sstm8s_tim1$TIM1_OC1Init$130
      0024BB 03                    9802 	.db	3
      0024BC 01                    9803 	.sleb128	1
      0024BD 01                    9804 	.db	1
      0024BE 09                    9805 	.db	9
      0024BF 00 08                 9806 	.dw	Sstm8s_tim1$TIM1_OC1Init$132-Sstm8s_tim1$TIM1_OC1Init$131
      0024C1 03                    9807 	.db	3
      0024C2 01                    9808 	.sleb128	1
      0024C3 01                    9809 	.db	1
      0024C4 09                    9810 	.db	9
      0024C5 00 06                 9811 	.dw	Sstm8s_tim1$TIM1_OC1Init$133-Sstm8s_tim1$TIM1_OC1Init$132
      0024C7 03                    9812 	.db	3
      0024C8 01                    9813 	.sleb128	1
      0024C9 01                    9814 	.db	1
      0024CA 09                    9815 	.db	9
      0024CB 00 0D                 9816 	.dw	Sstm8s_tim1$TIM1_OC1Init$134-Sstm8s_tim1$TIM1_OC1Init$133
      0024CD 03                    9817 	.db	3
      0024CE 03                    9818 	.sleb128	3
      0024CF 01                    9819 	.db	1
      0024D0 09                    9820 	.db	9
      0024D1 00 05                 9821 	.dw	Sstm8s_tim1$TIM1_OC1Init$135-Sstm8s_tim1$TIM1_OC1Init$134
      0024D3 03                    9822 	.db	3
      0024D4 01                    9823 	.sleb128	1
      0024D5 01                    9824 	.db	1
      0024D6 09                    9825 	.db	9
      0024D7 00 05                 9826 	.dw	Sstm8s_tim1$TIM1_OC1Init$136-Sstm8s_tim1$TIM1_OC1Init$135
      0024D9 03                    9827 	.db	3
      0024DA 03                    9828 	.sleb128	3
      0024DB 01                    9829 	.db	1
      0024DC 09                    9830 	.db	9
      0024DD 00 08                 9831 	.dw	Sstm8s_tim1$TIM1_OC1Init$137-Sstm8s_tim1$TIM1_OC1Init$136
      0024DF 03                    9832 	.db	3
      0024E0 02                    9833 	.sleb128	2
      0024E1 01                    9834 	.db	1
      0024E2 09                    9835 	.db	9
      0024E3 00 0B                 9836 	.dw	Sstm8s_tim1$TIM1_OC1Init$138-Sstm8s_tim1$TIM1_OC1Init$137
      0024E5 03                    9837 	.db	3
      0024E6 01                    9838 	.sleb128	1
      0024E7 01                    9839 	.db	1
      0024E8 09                    9840 	.db	9
      0024E9 00 0B                 9841 	.dw	Sstm8s_tim1$TIM1_OC1Init$139-Sstm8s_tim1$TIM1_OC1Init$138
      0024EB 03                    9842 	.db	3
      0024EC 03                    9843 	.sleb128	3
      0024ED 01                    9844 	.db	1
      0024EE 09                    9845 	.db	9
      0024EF 00 06                 9846 	.dw	Sstm8s_tim1$TIM1_OC1Init$140-Sstm8s_tim1$TIM1_OC1Init$139
      0024F1 03                    9847 	.db	3
      0024F2 01                    9848 	.sleb128	1
      0024F3 01                    9849 	.db	1
      0024F4 09                    9850 	.db	9
      0024F5 00 05                 9851 	.dw	Sstm8s_tim1$TIM1_OC1Init$141-Sstm8s_tim1$TIM1_OC1Init$140
      0024F7 03                    9852 	.db	3
      0024F8 01                    9853 	.sleb128	1
      0024F9 01                    9854 	.db	1
      0024FA 09                    9855 	.db	9
      0024FB 00 03                 9856 	.dw	1+Sstm8s_tim1$TIM1_OC1Init$143-Sstm8s_tim1$TIM1_OC1Init$141
      0024FD 00                    9857 	.db	0
      0024FE 01                    9858 	.uleb128	1
      0024FF 01                    9859 	.db	1
      002500 00                    9860 	.db	0
      002501 05                    9861 	.uleb128	5
      002502 02                    9862 	.db	2
      002503 00 00 A4 FC           9863 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$145)
      002507 03                    9864 	.db	3
      002508 D8 01                 9865 	.sleb128	216
      00250A 01                    9866 	.db	1
      00250B 09                    9867 	.db	9
      00250C 00 02                 9868 	.dw	Sstm8s_tim1$TIM1_OC2Init$148-Sstm8s_tim1$TIM1_OC2Init$145
      00250E 03                    9869 	.db	3
      00250F 0A                    9870 	.sleb128	10
      002510 01                    9871 	.db	1
      002511 09                    9872 	.db	9
      002512 00 43                 9873 	.dw	Sstm8s_tim1$TIM1_OC2Init$160-Sstm8s_tim1$TIM1_OC2Init$148
      002514 03                    9874 	.db	3
      002515 01                    9875 	.sleb128	1
      002516 01                    9876 	.db	1
      002517 09                    9877 	.db	9
      002518 00 1F                 9878 	.dw	Sstm8s_tim1$TIM1_OC2Init$168-Sstm8s_tim1$TIM1_OC2Init$160
      00251A 03                    9879 	.db	3
      00251B 01                    9880 	.sleb128	1
      00251C 01                    9881 	.db	1
      00251D 09                    9882 	.db	9
      00251E 00 1F                 9883 	.dw	Sstm8s_tim1$TIM1_OC2Init$176-Sstm8s_tim1$TIM1_OC2Init$168
      002520 03                    9884 	.db	3
      002521 01                    9885 	.sleb128	1
      002522 01                    9886 	.db	1
      002523 09                    9887 	.db	9
      002524 00 1F                 9888 	.dw	Sstm8s_tim1$TIM1_OC2Init$184-Sstm8s_tim1$TIM1_OC2Init$176
      002526 03                    9889 	.db	3
      002527 01                    9890 	.sleb128	1
      002528 01                    9891 	.db	1
      002529 09                    9892 	.db	9
      00252A 00 1F                 9893 	.dw	Sstm8s_tim1$TIM1_OC2Init$192-Sstm8s_tim1$TIM1_OC2Init$184
      00252C 03                    9894 	.db	3
      00252D 01                    9895 	.sleb128	1
      00252E 01                    9896 	.db	1
      00252F 09                    9897 	.db	9
      002530 00 1F                 9898 	.dw	Sstm8s_tim1$TIM1_OC2Init$200-Sstm8s_tim1$TIM1_OC2Init$192
      002532 03                    9899 	.db	3
      002533 01                    9900 	.sleb128	1
      002534 01                    9901 	.db	1
      002535 09                    9902 	.db	9
      002536 00 1F                 9903 	.dw	Sstm8s_tim1$TIM1_OC2Init$208-Sstm8s_tim1$TIM1_OC2Init$200
      002538 03                    9904 	.db	3
      002539 04                    9905 	.sleb128	4
      00253A 01                    9906 	.db	1
      00253B 09                    9907 	.db	9
      00253C 00 08                 9908 	.dw	Sstm8s_tim1$TIM1_OC2Init$209-Sstm8s_tim1$TIM1_OC2Init$208
      00253E 03                    9909 	.db	3
      00253F 05                    9910 	.sleb128	5
      002540 01                    9911 	.db	1
      002541 09                    9912 	.db	9
      002542 00 0B                 9913 	.dw	Sstm8s_tim1$TIM1_OC2Init$210-Sstm8s_tim1$TIM1_OC2Init$209
      002544 03                    9914 	.db	3
      002545 01                    9915 	.sleb128	1
      002546 01                    9916 	.db	1
      002547 09                    9917 	.db	9
      002548 00 08                 9918 	.dw	Sstm8s_tim1$TIM1_OC2Init$211-Sstm8s_tim1$TIM1_OC2Init$210
      00254A 03                    9919 	.db	3
      00254B 01                    9920 	.sleb128	1
      00254C 01                    9921 	.db	1
      00254D 09                    9922 	.db	9
      00254E 00 06                 9923 	.dw	Sstm8s_tim1$TIM1_OC2Init$212-Sstm8s_tim1$TIM1_OC2Init$211
      002550 03                    9924 	.db	3
      002551 01                    9925 	.sleb128	1
      002552 01                    9926 	.db	1
      002553 09                    9927 	.db	9
      002554 00 0D                 9928 	.dw	Sstm8s_tim1$TIM1_OC2Init$213-Sstm8s_tim1$TIM1_OC2Init$212
      002556 03                    9929 	.db	3
      002557 03                    9930 	.sleb128	3
      002558 01                    9931 	.db	1
      002559 09                    9932 	.db	9
      00255A 00 05                 9933 	.dw	Sstm8s_tim1$TIM1_OC2Init$214-Sstm8s_tim1$TIM1_OC2Init$213
      00255C 03                    9934 	.db	3
      00255D 01                    9935 	.sleb128	1
      00255E 01                    9936 	.db	1
      00255F 09                    9937 	.db	9
      002560 00 05                 9938 	.dw	Sstm8s_tim1$TIM1_OC2Init$215-Sstm8s_tim1$TIM1_OC2Init$214
      002562 03                    9939 	.db	3
      002563 03                    9940 	.sleb128	3
      002564 01                    9941 	.db	1
      002565 09                    9942 	.db	9
      002566 00 08                 9943 	.dw	Sstm8s_tim1$TIM1_OC2Init$216-Sstm8s_tim1$TIM1_OC2Init$215
      002568 03                    9944 	.db	3
      002569 02                    9945 	.sleb128	2
      00256A 01                    9946 	.db	1
      00256B 09                    9947 	.db	9
      00256C 00 0B                 9948 	.dw	Sstm8s_tim1$TIM1_OC2Init$217-Sstm8s_tim1$TIM1_OC2Init$216
      00256E 03                    9949 	.db	3
      00256F 01                    9950 	.sleb128	1
      002570 01                    9951 	.db	1
      002571 09                    9952 	.db	9
      002572 00 0B                 9953 	.dw	Sstm8s_tim1$TIM1_OC2Init$218-Sstm8s_tim1$TIM1_OC2Init$217
      002574 03                    9954 	.db	3
      002575 03                    9955 	.sleb128	3
      002576 01                    9956 	.db	1
      002577 09                    9957 	.db	9
      002578 00 06                 9958 	.dw	Sstm8s_tim1$TIM1_OC2Init$219-Sstm8s_tim1$TIM1_OC2Init$218
      00257A 03                    9959 	.db	3
      00257B 01                    9960 	.sleb128	1
      00257C 01                    9961 	.db	1
      00257D 09                    9962 	.db	9
      00257E 00 05                 9963 	.dw	Sstm8s_tim1$TIM1_OC2Init$220-Sstm8s_tim1$TIM1_OC2Init$219
      002580 03                    9964 	.db	3
      002581 01                    9965 	.sleb128	1
      002582 01                    9966 	.db	1
      002583 09                    9967 	.db	9
      002584 00 03                 9968 	.dw	1+Sstm8s_tim1$TIM1_OC2Init$222-Sstm8s_tim1$TIM1_OC2Init$220
      002586 00                    9969 	.db	0
      002587 01                    9970 	.uleb128	1
      002588 01                    9971 	.db	1
      002589 00                    9972 	.db	0
      00258A 05                    9973 	.uleb128	5
      00258B 02                    9974 	.db	2
      00258C 00 00 A6 5F           9975 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$224)
      002590 03                    9976 	.db	3
      002591 98 02                 9977 	.sleb128	280
      002593 01                    9978 	.db	1
      002594 09                    9979 	.db	9
      002595 00 02                 9980 	.dw	Sstm8s_tim1$TIM1_OC3Init$227-Sstm8s_tim1$TIM1_OC3Init$224
      002597 03                    9981 	.db	3
      002598 0A                    9982 	.sleb128	10
      002599 01                    9983 	.db	1
      00259A 09                    9984 	.db	9
      00259B 00 43                 9985 	.dw	Sstm8s_tim1$TIM1_OC3Init$239-Sstm8s_tim1$TIM1_OC3Init$227
      00259D 03                    9986 	.db	3
      00259E 01                    9987 	.sleb128	1
      00259F 01                    9988 	.db	1
      0025A0 09                    9989 	.db	9
      0025A1 00 1F                 9990 	.dw	Sstm8s_tim1$TIM1_OC3Init$247-Sstm8s_tim1$TIM1_OC3Init$239
      0025A3 03                    9991 	.db	3
      0025A4 01                    9992 	.sleb128	1
      0025A5 01                    9993 	.db	1
      0025A6 09                    9994 	.db	9
      0025A7 00 1F                 9995 	.dw	Sstm8s_tim1$TIM1_OC3Init$255-Sstm8s_tim1$TIM1_OC3Init$247
      0025A9 03                    9996 	.db	3
      0025AA 01                    9997 	.sleb128	1
      0025AB 01                    9998 	.db	1
      0025AC 09                    9999 	.db	9
      0025AD 00 1F                10000 	.dw	Sstm8s_tim1$TIM1_OC3Init$263-Sstm8s_tim1$TIM1_OC3Init$255
      0025AF 03                   10001 	.db	3
      0025B0 01                   10002 	.sleb128	1
      0025B1 01                   10003 	.db	1
      0025B2 09                   10004 	.db	9
      0025B3 00 1F                10005 	.dw	Sstm8s_tim1$TIM1_OC3Init$271-Sstm8s_tim1$TIM1_OC3Init$263
      0025B5 03                   10006 	.db	3
      0025B6 01                   10007 	.sleb128	1
      0025B7 01                   10008 	.db	1
      0025B8 09                   10009 	.db	9
      0025B9 00 1F                10010 	.dw	Sstm8s_tim1$TIM1_OC3Init$279-Sstm8s_tim1$TIM1_OC3Init$271
      0025BB 03                   10011 	.db	3
      0025BC 01                   10012 	.sleb128	1
      0025BD 01                   10013 	.db	1
      0025BE 09                   10014 	.db	9
      0025BF 00 1F                10015 	.dw	Sstm8s_tim1$TIM1_OC3Init$287-Sstm8s_tim1$TIM1_OC3Init$279
      0025C1 03                   10016 	.db	3
      0025C2 04                   10017 	.sleb128	4
      0025C3 01                   10018 	.db	1
      0025C4 09                   10019 	.db	9
      0025C5 00 08                10020 	.dw	Sstm8s_tim1$TIM1_OC3Init$288-Sstm8s_tim1$TIM1_OC3Init$287
      0025C7 03                   10021 	.db	3
      0025C8 04                   10022 	.sleb128	4
      0025C9 01                   10023 	.db	1
      0025CA 09                   10024 	.db	9
      0025CB 00 0B                10025 	.dw	Sstm8s_tim1$TIM1_OC3Init$289-Sstm8s_tim1$TIM1_OC3Init$288
      0025CD 03                   10026 	.db	3
      0025CE 01                   10027 	.sleb128	1
      0025CF 01                   10028 	.db	1
      0025D0 09                   10029 	.db	9
      0025D1 00 08                10030 	.dw	Sstm8s_tim1$TIM1_OC3Init$290-Sstm8s_tim1$TIM1_OC3Init$289
      0025D3 03                   10031 	.db	3
      0025D4 01                   10032 	.sleb128	1
      0025D5 01                   10033 	.db	1
      0025D6 09                   10034 	.db	9
      0025D7 00 06                10035 	.dw	Sstm8s_tim1$TIM1_OC3Init$291-Sstm8s_tim1$TIM1_OC3Init$290
      0025D9 03                   10036 	.db	3
      0025DA 01                   10037 	.sleb128	1
      0025DB 01                   10038 	.db	1
      0025DC 09                   10039 	.db	9
      0025DD 00 0D                10040 	.dw	Sstm8s_tim1$TIM1_OC3Init$292-Sstm8s_tim1$TIM1_OC3Init$291
      0025DF 03                   10041 	.db	3
      0025E0 03                   10042 	.sleb128	3
      0025E1 01                   10043 	.db	1
      0025E2 09                   10044 	.db	9
      0025E3 00 05                10045 	.dw	Sstm8s_tim1$TIM1_OC3Init$293-Sstm8s_tim1$TIM1_OC3Init$292
      0025E5 03                   10046 	.db	3
      0025E6 01                   10047 	.sleb128	1
      0025E7 01                   10048 	.db	1
      0025E8 09                   10049 	.db	9
      0025E9 00 05                10050 	.dw	Sstm8s_tim1$TIM1_OC3Init$294-Sstm8s_tim1$TIM1_OC3Init$293
      0025EB 03                   10051 	.db	3
      0025EC 03                   10052 	.sleb128	3
      0025ED 01                   10053 	.db	1
      0025EE 09                   10054 	.db	9
      0025EF 00 08                10055 	.dw	Sstm8s_tim1$TIM1_OC3Init$295-Sstm8s_tim1$TIM1_OC3Init$294
      0025F1 03                   10056 	.db	3
      0025F2 02                   10057 	.sleb128	2
      0025F3 01                   10058 	.db	1
      0025F4 09                   10059 	.db	9
      0025F5 00 0B                10060 	.dw	Sstm8s_tim1$TIM1_OC3Init$296-Sstm8s_tim1$TIM1_OC3Init$295
      0025F7 03                   10061 	.db	3
      0025F8 01                   10062 	.sleb128	1
      0025F9 01                   10063 	.db	1
      0025FA 09                   10064 	.db	9
      0025FB 00 0B                10065 	.dw	Sstm8s_tim1$TIM1_OC3Init$297-Sstm8s_tim1$TIM1_OC3Init$296
      0025FD 03                   10066 	.db	3
      0025FE 03                   10067 	.sleb128	3
      0025FF 01                   10068 	.db	1
      002600 09                   10069 	.db	9
      002601 00 06                10070 	.dw	Sstm8s_tim1$TIM1_OC3Init$298-Sstm8s_tim1$TIM1_OC3Init$297
      002603 03                   10071 	.db	3
      002604 01                   10072 	.sleb128	1
      002605 01                   10073 	.db	1
      002606 09                   10074 	.db	9
      002607 00 05                10075 	.dw	Sstm8s_tim1$TIM1_OC3Init$299-Sstm8s_tim1$TIM1_OC3Init$298
      002609 03                   10076 	.db	3
      00260A 01                   10077 	.sleb128	1
      00260B 01                   10078 	.db	1
      00260C 09                   10079 	.db	9
      00260D 00 03                10080 	.dw	1+Sstm8s_tim1$TIM1_OC3Init$301-Sstm8s_tim1$TIM1_OC3Init$299
      00260F 00                   10081 	.db	0
      002610 01                   10082 	.uleb128	1
      002611 01                   10083 	.db	1
      002612 00                   10084 	.db	0
      002613 05                   10085 	.uleb128	5
      002614 02                   10086 	.db	2
      002615 00 00 A7 C2          10087 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$303)
      002619 03                   10088 	.db	3
      00261A D1 02                10089 	.sleb128	337
      00261C 01                   10090 	.db	1
      00261D 09                   10091 	.db	9
      00261E 00 01                10092 	.dw	Sstm8s_tim1$TIM1_OC4Init$306-Sstm8s_tim1$TIM1_OC4Init$303
      002620 03                   10093 	.db	3
      002621 07                   10094 	.sleb128	7
      002622 01                   10095 	.db	1
      002623 09                   10096 	.db	9
      002624 00 43                10097 	.dw	Sstm8s_tim1$TIM1_OC4Init$318-Sstm8s_tim1$TIM1_OC4Init$306
      002626 03                   10098 	.db	3
      002627 01                   10099 	.sleb128	1
      002628 01                   10100 	.db	1
      002629 09                   10101 	.db	9
      00262A 00 1F                10102 	.dw	Sstm8s_tim1$TIM1_OC4Init$326-Sstm8s_tim1$TIM1_OC4Init$318
      00262C 03                   10103 	.db	3
      00262D 01                   10104 	.sleb128	1
      00262E 01                   10105 	.db	1
      00262F 09                   10106 	.db	9
      002630 00 1F                10107 	.dw	Sstm8s_tim1$TIM1_OC4Init$334-Sstm8s_tim1$TIM1_OC4Init$326
      002632 03                   10108 	.db	3
      002633 01                   10109 	.sleb128	1
      002634 01                   10110 	.db	1
      002635 09                   10111 	.db	9
      002636 00 1F                10112 	.dw	Sstm8s_tim1$TIM1_OC4Init$342-Sstm8s_tim1$TIM1_OC4Init$334
      002638 03                   10113 	.db	3
      002639 03                   10114 	.sleb128	3
      00263A 01                   10115 	.db	1
      00263B 09                   10116 	.db	9
      00263C 00 08                10117 	.dw	Sstm8s_tim1$TIM1_OC4Init$343-Sstm8s_tim1$TIM1_OC4Init$342
      00263E 03                   10118 	.db	3
      00263F 02                   10119 	.sleb128	2
      002640 01                   10120 	.db	1
      002641 09                   10121 	.db	9
      002642 00 0B                10122 	.dw	Sstm8s_tim1$TIM1_OC4Init$344-Sstm8s_tim1$TIM1_OC4Init$343
      002644 03                   10123 	.db	3
      002645 01                   10124 	.sleb128	1
      002646 01                   10125 	.db	1
      002647 09                   10126 	.db	9
      002648 00 0B                10127 	.dw	Sstm8s_tim1$TIM1_OC4Init$345-Sstm8s_tim1$TIM1_OC4Init$344
      00264A 03                   10128 	.db	3
      00264B 03                   10129 	.sleb128	3
      00264C 01                   10130 	.db	1
      00264D 09                   10131 	.db	9
      00264E 00 0A                10132 	.dw	Sstm8s_tim1$TIM1_OC4Init$346-Sstm8s_tim1$TIM1_OC4Init$345
      002650 03                   10133 	.db	3
      002651 06                   10134 	.sleb128	6
      002652 01                   10135 	.db	1
      002653 09                   10136 	.db	9
      002654 00 03                10137 	.dw	Sstm8s_tim1$TIM1_OC4Init$347-Sstm8s_tim1$TIM1_OC4Init$346
      002656 03                   10138 	.db	3
      002657 7E                   10139 	.sleb128	-2
      002658 01                   10140 	.db	1
      002659 09                   10141 	.db	9
      00265A 00 07                10142 	.dw	Sstm8s_tim1$TIM1_OC4Init$349-Sstm8s_tim1$TIM1_OC4Init$347
      00265C 03                   10143 	.db	3
      00265D 02                   10144 	.sleb128	2
      00265E 01                   10145 	.db	1
      00265F 09                   10146 	.db	9
      002660 00 08                10147 	.dw	Sstm8s_tim1$TIM1_OC4Init$352-Sstm8s_tim1$TIM1_OC4Init$349
      002662 03                   10148 	.db	3
      002663 04                   10149 	.sleb128	4
      002664 01                   10150 	.db	1
      002665 09                   10151 	.db	9
      002666 00 05                10152 	.dw	Sstm8s_tim1$TIM1_OC4Init$354-Sstm8s_tim1$TIM1_OC4Init$352
      002668 03                   10153 	.db	3
      002669 04                   10154 	.sleb128	4
      00266A 01                   10155 	.db	1
      00266B 09                   10156 	.db	9
      00266C 00 06                10157 	.dw	Sstm8s_tim1$TIM1_OC4Init$355-Sstm8s_tim1$TIM1_OC4Init$354
      00266E 03                   10158 	.db	3
      00266F 01                   10159 	.sleb128	1
      002670 01                   10160 	.db	1
      002671 09                   10161 	.db	9
      002672 00 05                10162 	.dw	Sstm8s_tim1$TIM1_OC4Init$356-Sstm8s_tim1$TIM1_OC4Init$355
      002674 03                   10163 	.db	3
      002675 01                   10164 	.sleb128	1
      002676 01                   10165 	.db	1
      002677 09                   10166 	.db	9
      002678 00 02                10167 	.dw	1+Sstm8s_tim1$TIM1_OC4Init$358-Sstm8s_tim1$TIM1_OC4Init$356
      00267A 00                   10168 	.db	0
      00267B 01                   10169 	.uleb128	1
      00267C 01                   10170 	.db	1
      00267D 00                   10171 	.db	0
      00267E 05                   10172 	.uleb128	5
      00267F 02                   10173 	.db	2
      002680 00 00 A8 AF          10174 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$360)
      002684 03                   10175 	.db	3
      002685 83 03                10176 	.sleb128	387
      002687 01                   10177 	.db	1
      002688 09                   10178 	.db	9
      002689 00 01                10179 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$363-Sstm8s_tim1$TIM1_BDTRConfig$360
      00268B 03                   10180 	.db	3
      00268C 08                   10181 	.sleb128	8
      00268D 01                   10182 	.db	1
      00268E 09                   10183 	.db	9
      00268F 00 1F                10184 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$371-Sstm8s_tim1$TIM1_BDTRConfig$363
      002691 03                   10185 	.db	3
      002692 01                   10186 	.sleb128	1
      002693 01                   10187 	.db	1
      002694 09                   10188 	.db	9
      002695 00 30                10189 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$381-Sstm8s_tim1$TIM1_BDTRConfig$371
      002697 03                   10190 	.db	3
      002698 01                   10191 	.sleb128	1
      002699 01                   10192 	.db	1
      00269A 09                   10193 	.db	9
      00269B 00 1F                10194 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$389-Sstm8s_tim1$TIM1_BDTRConfig$381
      00269D 03                   10195 	.db	3
      00269E 01                   10196 	.sleb128	1
      00269F 01                   10197 	.db	1
      0026A0 09                   10198 	.db	9
      0026A1 00 1F                10199 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$397-Sstm8s_tim1$TIM1_BDTRConfig$389
      0026A3 03                   10200 	.db	3
      0026A4 01                   10201 	.sleb128	1
      0026A5 01                   10202 	.db	1
      0026A6 09                   10203 	.db	9
      0026A7 00 1F                10204 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$405-Sstm8s_tim1$TIM1_BDTRConfig$397
      0026A9 03                   10205 	.db	3
      0026AA 02                   10206 	.sleb128	2
      0026AB 01                   10207 	.db	1
      0026AC 09                   10208 	.db	9
      0026AD 00 06                10209 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$406-Sstm8s_tim1$TIM1_BDTRConfig$405
      0026AF 03                   10210 	.db	3
      0026B0 04                   10211 	.sleb128	4
      0026B1 01                   10212 	.db	1
      0026B2 09                   10213 	.db	9
      0026B3 00 06                10214 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$407-Sstm8s_tim1$TIM1_BDTRConfig$406
      0026B5 03                   10215 	.db	3
      0026B6 01                   10216 	.sleb128	1
      0026B7 01                   10217 	.db	1
      0026B8 09                   10218 	.db	9
      0026B9 00 04                10219 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$408-Sstm8s_tim1$TIM1_BDTRConfig$407
      0026BB 03                   10220 	.db	3
      0026BC 01                   10221 	.sleb128	1
      0026BD 01                   10222 	.db	1
      0026BE 09                   10223 	.db	9
      0026BF 00 07                10224 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$409-Sstm8s_tim1$TIM1_BDTRConfig$408
      0026C1 03                   10225 	.db	3
      0026C2 01                   10226 	.sleb128	1
      0026C3 01                   10227 	.db	1
      0026C4 09                   10228 	.db	9
      0026C5 00 02                10229 	.dw	1+Sstm8s_tim1$TIM1_BDTRConfig$411-Sstm8s_tim1$TIM1_BDTRConfig$409
      0026C7 00                   10230 	.db	0
      0026C8 01                   10231 	.uleb128	1
      0026C9 01                   10232 	.db	1
      0026CA 00                   10233 	.db	0
      0026CB 05                   10234 	.uleb128	5
      0026CC 02                   10235 	.db	2
      0026CD 00 00 A9 75          10236 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$413)
      0026D1 03                   10237 	.db	3
      0026D2 A6 03                10238 	.sleb128	422
      0026D4 01                   10239 	.db	1
      0026D5 09                   10240 	.db	9
      0026D6 00 01                10241 	.dw	Sstm8s_tim1$TIM1_ICInit$416-Sstm8s_tim1$TIM1_ICInit$413
      0026D8 03                   10242 	.db	3
      0026D9 07                   10243 	.sleb128	7
      0026DA 01                   10244 	.db	1
      0026DB 09                   10245 	.db	9
      0026DC 00 4A                10246 	.dw	Sstm8s_tim1$TIM1_ICInit$426-Sstm8s_tim1$TIM1_ICInit$416
      0026DE 03                   10247 	.db	3
      0026DF 01                   10248 	.sleb128	1
      0026E0 01                   10249 	.db	1
      0026E1 09                   10250 	.db	9
      0026E2 00 1E                10251 	.dw	Sstm8s_tim1$TIM1_ICInit$434-Sstm8s_tim1$TIM1_ICInit$426
      0026E4 03                   10252 	.db	3
      0026E5 01                   10253 	.sleb128	1
      0026E6 01                   10254 	.db	1
      0026E7 09                   10255 	.db	9
      0026E8 00 29                10256 	.dw	Sstm8s_tim1$TIM1_ICInit$444-Sstm8s_tim1$TIM1_ICInit$434
      0026EA 03                   10257 	.db	3
      0026EB 01                   10258 	.sleb128	1
      0026EC 01                   10259 	.db	1
      0026ED 09                   10260 	.db	9
      0026EE 00 31                10261 	.dw	Sstm8s_tim1$TIM1_ICInit$454-Sstm8s_tim1$TIM1_ICInit$444
      0026F0 03                   10262 	.db	3
      0026F1 01                   10263 	.sleb128	1
      0026F2 01                   10264 	.db	1
      0026F3 09                   10265 	.db	9
      0026F4 00 18                10266 	.dw	Sstm8s_tim1$TIM1_ICInit$461-Sstm8s_tim1$TIM1_ICInit$454
      0026F6 03                   10267 	.db	3
      0026F7 02                   10268 	.sleb128	2
      0026F8 01                   10269 	.db	1
      0026F9 09                   10270 	.db	9
      0026FA 00 07                10271 	.dw	Sstm8s_tim1$TIM1_ICInit$463-Sstm8s_tim1$TIM1_ICInit$461
      0026FC 03                   10272 	.db	3
      0026FD 03                   10273 	.sleb128	3
      0026FE 01                   10274 	.db	1
      0026FF 09                   10275 	.db	9
      002700 00 0E                10276 	.dw	Sstm8s_tim1$TIM1_ICInit$468-Sstm8s_tim1$TIM1_ICInit$463
      002702 03                   10277 	.db	3
      002703 04                   10278 	.sleb128	4
      002704 01                   10279 	.db	1
      002705 09                   10280 	.db	9
      002706 00 0A                10281 	.dw	Sstm8s_tim1$TIM1_ICInit$472-Sstm8s_tim1$TIM1_ICInit$468
      002708 03                   10282 	.db	3
      002709 02                   10283 	.sleb128	2
      00270A 01                   10284 	.db	1
      00270B 09                   10285 	.db	9
      00270C 00 08                10286 	.dw	Sstm8s_tim1$TIM1_ICInit$474-Sstm8s_tim1$TIM1_ICInit$472
      00270E 03                   10287 	.db	3
      00270F 03                   10288 	.sleb128	3
      002710 01                   10289 	.db	1
      002711 09                   10290 	.db	9
      002712 00 0E                10291 	.dw	Sstm8s_tim1$TIM1_ICInit$479-Sstm8s_tim1$TIM1_ICInit$474
      002714 03                   10292 	.db	3
      002715 04                   10293 	.sleb128	4
      002716 01                   10294 	.db	1
      002717 09                   10295 	.db	9
      002718 00 0A                10296 	.dw	Sstm8s_tim1$TIM1_ICInit$483-Sstm8s_tim1$TIM1_ICInit$479
      00271A 03                   10297 	.db	3
      00271B 02                   10298 	.sleb128	2
      00271C 01                   10299 	.db	1
      00271D 09                   10300 	.db	9
      00271E 00 08                10301 	.dw	Sstm8s_tim1$TIM1_ICInit$485-Sstm8s_tim1$TIM1_ICInit$483
      002720 03                   10302 	.db	3
      002721 03                   10303 	.sleb128	3
      002722 01                   10304 	.db	1
      002723 09                   10305 	.db	9
      002724 00 0E                10306 	.dw	Sstm8s_tim1$TIM1_ICInit$490-Sstm8s_tim1$TIM1_ICInit$485
      002726 03                   10307 	.db	3
      002727 04                   10308 	.sleb128	4
      002728 01                   10309 	.db	1
      002729 09                   10310 	.db	9
      00272A 00 0A                10311 	.dw	Sstm8s_tim1$TIM1_ICInit$495-Sstm8s_tim1$TIM1_ICInit$490
      00272C 03                   10312 	.db	3
      00272D 05                   10313 	.sleb128	5
      00272E 01                   10314 	.db	1
      00272F 09                   10315 	.db	9
      002730 00 0E                10316 	.dw	Sstm8s_tim1$TIM1_ICInit$500-Sstm8s_tim1$TIM1_ICInit$495
      002732 03                   10317 	.db	3
      002733 04                   10318 	.sleb128	4
      002734 01                   10319 	.db	1
      002735 09                   10320 	.db	9
      002736 00 07                10321 	.dw	Sstm8s_tim1$TIM1_ICInit$504-Sstm8s_tim1$TIM1_ICInit$500
      002738 03                   10322 	.db	3
      002739 02                   10323 	.sleb128	2
      00273A 01                   10324 	.db	1
      00273B 09                   10325 	.db	9
      00273C 00 02                10326 	.dw	1+Sstm8s_tim1$TIM1_ICInit$506-Sstm8s_tim1$TIM1_ICInit$504
      00273E 00                   10327 	.db	0
      00273F 01                   10328 	.uleb128	1
      002740 01                   10329 	.db	1
      002741 00                   10330 	.db	0
      002742 05                   10331 	.uleb128	5
      002743 02                   10332 	.db	2
      002744 00 00 AA C6          10333 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$508)
      002748 03                   10334 	.db	3
      002749 E7 03                10335 	.sleb128	487
      00274B 01                   10336 	.db	1
      00274C 09                   10337 	.db	9
      00274D 00 01                10338 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$511-Sstm8s_tim1$TIM1_PWMIConfig$508
      00274F 03                   10339 	.db	3
      002750 0A                   10340 	.sleb128	10
      002751 01                   10341 	.db	1
      002752 09                   10342 	.db	9
      002753 00 1E                10343 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$519-Sstm8s_tim1$TIM1_PWMIConfig$511
      002755 03                   10344 	.db	3
      002756 01                   10345 	.sleb128	1
      002757 01                   10346 	.db	1
      002758 09                   10347 	.db	9
      002759 00 2B                10348 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$527-Sstm8s_tim1$TIM1_PWMIConfig$519
      00275B 03                   10349 	.db	3
      00275C 01                   10350 	.sleb128	1
      00275D 01                   10351 	.db	1
      00275E 09                   10352 	.db	9
      00275F 00 36                10353 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$537-Sstm8s_tim1$TIM1_PWMIConfig$527
      002761 03                   10354 	.db	3
      002762 01                   10355 	.sleb128	1
      002763 01                   10356 	.db	1
      002764 09                   10357 	.db	9
      002765 00 31                10358 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$547-Sstm8s_tim1$TIM1_PWMIConfig$537
      002767 03                   10359 	.db	3
      002768 03                   10360 	.sleb128	3
      002769 01                   10361 	.db	1
      00276A 09                   10362 	.db	9
      00276B 00 07                10363 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$549-Sstm8s_tim1$TIM1_PWMIConfig$547
      00276D 03                   10364 	.db	3
      00276E 02                   10365 	.sleb128	2
      00276F 01                   10366 	.db	1
      002770 09                   10367 	.db	9
      002771 00 07                10368 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$552-Sstm8s_tim1$TIM1_PWMIConfig$549
      002773 03                   10369 	.db	3
      002774 04                   10370 	.sleb128	4
      002775 01                   10371 	.db	1
      002776 09                   10372 	.db	9
      002777 00 02                10373 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$554-Sstm8s_tim1$TIM1_PWMIConfig$552
      002779 03                   10374 	.db	3
      00277A 04                   10375 	.sleb128	4
      00277B 01                   10376 	.db	1
      00277C 09                   10377 	.db	9
      00277D 00 08                10378 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$556-Sstm8s_tim1$TIM1_PWMIConfig$554
      00277F 03                   10379 	.db	3
      002780 02                   10380 	.sleb128	2
      002781 01                   10381 	.db	1
      002782 09                   10382 	.db	9
      002783 00 07                10383 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$559-Sstm8s_tim1$TIM1_PWMIConfig$556
      002785 03                   10384 	.db	3
      002786 04                   10385 	.sleb128	4
      002787 01                   10386 	.db	1
      002788 09                   10387 	.db	9
      002789 00 04                10388 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$561-Sstm8s_tim1$TIM1_PWMIConfig$559
      00278B 03                   10389 	.db	3
      00278C 03                   10390 	.sleb128	3
      00278D 01                   10391 	.db	1
      00278E 09                   10392 	.db	9
      00278F 00 07                10393 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$563-Sstm8s_tim1$TIM1_PWMIConfig$561
      002791 03                   10394 	.db	3
      002792 03                   10395 	.sleb128	3
      002793 01                   10396 	.db	1
      002794 09                   10397 	.db	9
      002795 00 0E                10398 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$568-Sstm8s_tim1$TIM1_PWMIConfig$563
      002797 03                   10399 	.db	3
      002798 04                   10400 	.sleb128	4
      002799 01                   10401 	.db	1
      00279A 09                   10402 	.db	9
      00279B 00 07                10403 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$571-Sstm8s_tim1$TIM1_PWMIConfig$568
      00279D 03                   10404 	.db	3
      00279E 03                   10405 	.sleb128	3
      00279F 01                   10406 	.db	1
      0027A0 09                   10407 	.db	9
      0027A1 00 0E                10408 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$576-Sstm8s_tim1$TIM1_PWMIConfig$571
      0027A3 03                   10409 	.db	3
      0027A4 03                   10410 	.sleb128	3
      0027A5 01                   10411 	.db	1
      0027A6 09                   10412 	.db	9
      0027A7 00 0A                10413 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$581-Sstm8s_tim1$TIM1_PWMIConfig$576
      0027A9 03                   10414 	.db	3
      0027AA 05                   10415 	.sleb128	5
      0027AB 01                   10416 	.db	1
      0027AC 09                   10417 	.db	9
      0027AD 00 0E                10418 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$586-Sstm8s_tim1$TIM1_PWMIConfig$581
      0027AF 03                   10419 	.db	3
      0027B0 04                   10420 	.sleb128	4
      0027B1 01                   10421 	.db	1
      0027B2 09                   10422 	.db	9
      0027B3 00 07                10423 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$589-Sstm8s_tim1$TIM1_PWMIConfig$586
      0027B5 03                   10424 	.db	3
      0027B6 03                   10425 	.sleb128	3
      0027B7 01                   10426 	.db	1
      0027B8 09                   10427 	.db	9
      0027B9 00 0E                10428 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$594-Sstm8s_tim1$TIM1_PWMIConfig$589
      0027BB 03                   10429 	.db	3
      0027BC 03                   10430 	.sleb128	3
      0027BD 01                   10431 	.db	1
      0027BE 09                   10432 	.db	9
      0027BF 00 07                10433 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$598-Sstm8s_tim1$TIM1_PWMIConfig$594
      0027C1 03                   10434 	.db	3
      0027C2 02                   10435 	.sleb128	2
      0027C3 01                   10436 	.db	1
      0027C4 09                   10437 	.db	9
      0027C5 00 02                10438 	.dw	1+Sstm8s_tim1$TIM1_PWMIConfig$600-Sstm8s_tim1$TIM1_PWMIConfig$598
      0027C7 00                   10439 	.db	0
      0027C8 01                   10440 	.uleb128	1
      0027C9 01                   10441 	.db	1
      0027CA 00                   10442 	.db	0
      0027CB 05                   10443 	.uleb128	5
      0027CC 02                   10444 	.db	2
      0027CD 00 00 AB FA          10445 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$602)
      0027D1 03                   10446 	.db	3
      0027D2 B0 04                10447 	.sleb128	560
      0027D4 01                   10448 	.db	1
      0027D5 09                   10449 	.db	9
      0027D6 00 00                10450 	.dw	Sstm8s_tim1$TIM1_Cmd$604-Sstm8s_tim1$TIM1_Cmd$602
      0027D8 03                   10451 	.db	3
      0027D9 03                   10452 	.sleb128	3
      0027DA 01                   10453 	.db	1
      0027DB 09                   10454 	.db	9
      0027DC 00 1E                10455 	.dw	Sstm8s_tim1$TIM1_Cmd$612-Sstm8s_tim1$TIM1_Cmd$604
      0027DE 03                   10456 	.db	3
      0027DF 05                   10457 	.sleb128	5
      0027E0 01                   10458 	.db	1
      0027E1 09                   10459 	.db	9
      0027E2 00 03                10460 	.dw	Sstm8s_tim1$TIM1_Cmd$613-Sstm8s_tim1$TIM1_Cmd$612
      0027E4 03                   10461 	.db	3
      0027E5 7E                   10462 	.sleb128	-2
      0027E6 01                   10463 	.db	1
      0027E7 09                   10464 	.db	9
      0027E8 00 07                10465 	.dw	Sstm8s_tim1$TIM1_Cmd$615-Sstm8s_tim1$TIM1_Cmd$613
      0027EA 03                   10466 	.db	3
      0027EB 02                   10467 	.sleb128	2
      0027EC 01                   10468 	.db	1
      0027ED 09                   10469 	.db	9
      0027EE 00 08                10470 	.dw	Sstm8s_tim1$TIM1_Cmd$618-Sstm8s_tim1$TIM1_Cmd$615
      0027F0 03                   10471 	.db	3
      0027F1 04                   10472 	.sleb128	4
      0027F2 01                   10473 	.db	1
      0027F3 09                   10474 	.db	9
      0027F4 00 05                10475 	.dw	Sstm8s_tim1$TIM1_Cmd$620-Sstm8s_tim1$TIM1_Cmd$618
      0027F6 03                   10476 	.db	3
      0027F7 02                   10477 	.sleb128	2
      0027F8 01                   10478 	.db	1
      0027F9 09                   10479 	.db	9
      0027FA 00 01                10480 	.dw	1+Sstm8s_tim1$TIM1_Cmd$621-Sstm8s_tim1$TIM1_Cmd$620
      0027FC 00                   10481 	.db	0
      0027FD 01                   10482 	.uleb128	1
      0027FE 01                   10483 	.db	1
      0027FF 00                   10484 	.db	0
      002800 05                   10485 	.uleb128	5
      002801 02                   10486 	.db	2
      002802 00 00 AC 30          10487 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$623)
      002806 03                   10488 	.db	3
      002807 C6 04                10489 	.sleb128	582
      002809 01                   10490 	.db	1
      00280A 09                   10491 	.db	9
      00280B 00 00                10492 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$625-Sstm8s_tim1$TIM1_CtrlPWMOutputs$623
      00280D 03                   10493 	.db	3
      00280E 03                   10494 	.sleb128	3
      00280F 01                   10495 	.db	1
      002810 09                   10496 	.db	9
      002811 00 1E                10497 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$633-Sstm8s_tim1$TIM1_CtrlPWMOutputs$625
      002813 03                   10498 	.db	3
      002814 06                   10499 	.sleb128	6
      002815 01                   10500 	.db	1
      002816 09                   10501 	.db	9
      002817 00 03                10502 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$634-Sstm8s_tim1$TIM1_CtrlPWMOutputs$633
      002819 03                   10503 	.db	3
      00281A 7E                   10504 	.sleb128	-2
      00281B 01                   10505 	.db	1
      00281C 09                   10506 	.db	9
      00281D 00 07                10507 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$636-Sstm8s_tim1$TIM1_CtrlPWMOutputs$634
      00281F 03                   10508 	.db	3
      002820 02                   10509 	.sleb128	2
      002821 01                   10510 	.db	1
      002822 09                   10511 	.db	9
      002823 00 08                10512 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$639-Sstm8s_tim1$TIM1_CtrlPWMOutputs$636
      002825 03                   10513 	.db	3
      002826 04                   10514 	.sleb128	4
      002827 01                   10515 	.db	1
      002828 09                   10516 	.db	9
      002829 00 05                10517 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$641-Sstm8s_tim1$TIM1_CtrlPWMOutputs$639
      00282B 03                   10518 	.db	3
      00282C 02                   10519 	.sleb128	2
      00282D 01                   10520 	.db	1
      00282E 09                   10521 	.db	9
      00282F 00 01                10522 	.dw	1+Sstm8s_tim1$TIM1_CtrlPWMOutputs$642-Sstm8s_tim1$TIM1_CtrlPWMOutputs$641
      002831 00                   10523 	.db	0
      002832 01                   10524 	.uleb128	1
      002833 01                   10525 	.db	1
      002834 00                   10526 	.db	0
      002835 05                   10527 	.uleb128	5
      002836 02                   10528 	.db	2
      002837 00 00 AC 66          10529 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$644)
      00283B 03                   10530 	.db	3
      00283C E8 04                10531 	.sleb128	616
      00283E 01                   10532 	.db	1
      00283F 09                   10533 	.db	9
      002840 00 01                10534 	.dw	Sstm8s_tim1$TIM1_ITConfig$647-Sstm8s_tim1$TIM1_ITConfig$644
      002842 03                   10535 	.db	3
      002843 03                   10536 	.sleb128	3
      002844 01                   10537 	.db	1
      002845 09                   10538 	.db	9
      002846 00 16                10539 	.dw	Sstm8s_tim1$TIM1_ITConfig$654-Sstm8s_tim1$TIM1_ITConfig$647
      002848 03                   10540 	.db	3
      002849 01                   10541 	.sleb128	1
      00284A 01                   10542 	.db	1
      00284B 09                   10543 	.db	9
      00284C 00 1E                10544 	.dw	Sstm8s_tim1$TIM1_ITConfig$662-Sstm8s_tim1$TIM1_ITConfig$654
      00284E 03                   10545 	.db	3
      00284F 05                   10546 	.sleb128	5
      002850 01                   10547 	.db	1
      002851 09                   10548 	.db	9
      002852 00 03                10549 	.dw	Sstm8s_tim1$TIM1_ITConfig$663-Sstm8s_tim1$TIM1_ITConfig$662
      002854 03                   10550 	.db	3
      002855 7D                   10551 	.sleb128	-3
      002856 01                   10552 	.db	1
      002857 09                   10553 	.db	9
      002858 00 07                10554 	.dw	Sstm8s_tim1$TIM1_ITConfig$665-Sstm8s_tim1$TIM1_ITConfig$663
      00285A 03                   10555 	.db	3
      00285B 03                   10556 	.sleb128	3
      00285C 01                   10557 	.db	1
      00285D 09                   10558 	.db	9
      00285E 00 08                10559 	.dw	Sstm8s_tim1$TIM1_ITConfig$668-Sstm8s_tim1$TIM1_ITConfig$665
      002860 03                   10560 	.db	3
      002861 05                   10561 	.sleb128	5
      002862 01                   10562 	.db	1
      002863 09                   10563 	.db	9
      002864 00 0C                10564 	.dw	Sstm8s_tim1$TIM1_ITConfig$672-Sstm8s_tim1$TIM1_ITConfig$668
      002866 03                   10565 	.db	3
      002867 02                   10566 	.sleb128	2
      002868 01                   10567 	.db	1
      002869 09                   10568 	.db	9
      00286A 00 02                10569 	.dw	1+Sstm8s_tim1$TIM1_ITConfig$674-Sstm8s_tim1$TIM1_ITConfig$672
      00286C 00                   10570 	.db	0
      00286D 01                   10571 	.uleb128	1
      00286E 01                   10572 	.db	1
      00286F 00                   10573 	.db	0
      002870 05                   10574 	.uleb128	5
      002871 02                   10575 	.db	2
      002872 00 00 AC BB          10576 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$676)
      002876 03                   10577 	.db	3
      002877 FF 04                10578 	.sleb128	639
      002879 01                   10579 	.db	1
      00287A 09                   10580 	.db	9
      00287B 00 00                10581 	.dw	Sstm8s_tim1$TIM1_InternalClockConfig$678-Sstm8s_tim1$TIM1_InternalClockConfig$676
      00287D 03                   10582 	.db	3
      00287E 03                   10583 	.sleb128	3
      00287F 01                   10584 	.db	1
      002880 09                   10585 	.db	9
      002881 00 08                10586 	.dw	Sstm8s_tim1$TIM1_InternalClockConfig$679-Sstm8s_tim1$TIM1_InternalClockConfig$678
      002883 03                   10587 	.db	3
      002884 01                   10588 	.sleb128	1
      002885 01                   10589 	.db	1
      002886 09                   10590 	.db	9
      002887 00 01                10591 	.dw	1+Sstm8s_tim1$TIM1_InternalClockConfig$680-Sstm8s_tim1$TIM1_InternalClockConfig$679
      002889 00                   10592 	.db	0
      00288A 01                   10593 	.uleb128	1
      00288B 01                   10594 	.db	1
      00288C 00                   10595 	.db	0
      00288D 05                   10596 	.uleb128	5
      00288E 02                   10597 	.db	2
      00288F 00 00 AC C4          10598 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$682)
      002893 03                   10599 	.db	3
      002894 95 05                10600 	.sleb128	661
      002896 01                   10601 	.db	1
      002897 09                   10602 	.db	9
      002898 00 00                10603 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$684-Sstm8s_tim1$TIM1_ETRClockMode1Config$682
      00289A 03                   10604 	.db	3
      00289B 05                   10605 	.sleb128	5
      00289C 01                   10606 	.db	1
      00289D 09                   10607 	.db	9
      00289E 00 31                10608 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$694-Sstm8s_tim1$TIM1_ETRClockMode1Config$684
      0028A0 03                   10609 	.db	3
      0028A1 01                   10610 	.sleb128	1
      0028A2 01                   10611 	.db	1
      0028A3 09                   10612 	.db	9
      0028A4 00 1F                10613 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$702-Sstm8s_tim1$TIM1_ETRClockMode1Config$694
      0028A6 03                   10614 	.db	3
      0028A7 03                   10615 	.sleb128	3
      0028A8 01                   10616 	.db	1
      0028A9 09                   10617 	.db	9
      0028AA 00 0E                10618 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$707-Sstm8s_tim1$TIM1_ETRClockMode1Config$702
      0028AC 03                   10619 	.db	3
      0028AD 03                   10620 	.sleb128	3
      0028AE 01                   10621 	.db	1
      0028AF 09                   10622 	.db	9
      0028B0 00 0A                10623 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$708-Sstm8s_tim1$TIM1_ETRClockMode1Config$707
      0028B2 03                   10624 	.db	3
      0028B3 02                   10625 	.sleb128	2
      0028B4 01                   10626 	.db	1
      0028B5 09                   10627 	.db	9
      0028B6 00 01                10628 	.dw	1+Sstm8s_tim1$TIM1_ETRClockMode1Config$709-Sstm8s_tim1$TIM1_ETRClockMode1Config$708
      0028B8 00                   10629 	.db	0
      0028B9 01                   10630 	.uleb128	1
      0028BA 01                   10631 	.db	1
      0028BB 00                   10632 	.db	0
      0028BC 05                   10633 	.uleb128	5
      0028BD 02                   10634 	.db	2
      0028BE 00 00 AD 2D          10635 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$711)
      0028C2 03                   10636 	.db	3
      0028C3 B5 05                10637 	.sleb128	693
      0028C5 01                   10638 	.db	1
      0028C6 09                   10639 	.db	9
      0028C7 00 00                10640 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$713-Sstm8s_tim1$TIM1_ETRClockMode2Config$711
      0028C9 03                   10641 	.db	3
      0028CA 05                   10642 	.sleb128	5
      0028CB 01                   10643 	.db	1
      0028CC 09                   10644 	.db	9
      0028CD 00 31                10645 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$723-Sstm8s_tim1$TIM1_ETRClockMode2Config$713
      0028CF 03                   10646 	.db	3
      0028D0 01                   10647 	.sleb128	1
      0028D1 01                   10648 	.db	1
      0028D2 09                   10649 	.db	9
      0028D3 00 1F                10650 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$731-Sstm8s_tim1$TIM1_ETRClockMode2Config$723
      0028D5 03                   10651 	.db	3
      0028D6 03                   10652 	.sleb128	3
      0028D7 01                   10653 	.db	1
      0028D8 09                   10654 	.db	9
      0028D9 00 0E                10655 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$736-Sstm8s_tim1$TIM1_ETRClockMode2Config$731
      0028DB 03                   10656 	.db	3
      0028DC 03                   10657 	.sleb128	3
      0028DD 01                   10658 	.db	1
      0028DE 09                   10659 	.db	9
      0028DF 00 08                10660 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$737-Sstm8s_tim1$TIM1_ETRClockMode2Config$736
      0028E1 03                   10661 	.db	3
      0028E2 01                   10662 	.sleb128	1
      0028E3 01                   10663 	.db	1
      0028E4 09                   10664 	.db	9
      0028E5 00 01                10665 	.dw	1+Sstm8s_tim1$TIM1_ETRClockMode2Config$738-Sstm8s_tim1$TIM1_ETRClockMode2Config$737
      0028E7 00                   10666 	.db	0
      0028E8 01                   10667 	.uleb128	1
      0028E9 01                   10668 	.db	1
      0028EA 00                   10669 	.db	0
      0028EB 05                   10670 	.uleb128	5
      0028EC 02                   10671 	.db	2
      0028ED 00 00 AD 94          10672 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$740)
      0028F1 03                   10673 	.db	3
      0028F2 D4 05                10674 	.sleb128	724
      0028F4 01                   10675 	.db	1
      0028F5 09                   10676 	.db	9
      0028F6 00 01                10677 	.dw	Sstm8s_tim1$TIM1_ETRConfig$743-Sstm8s_tim1$TIM1_ETRConfig$740
      0028F8 03                   10678 	.db	3
      0028F9 05                   10679 	.sleb128	5
      0028FA 01                   10680 	.db	1
      0028FB 09                   10681 	.db	9
      0028FC 00 18                10682 	.dw	Sstm8s_tim1$TIM1_ETRConfig$750-Sstm8s_tim1$TIM1_ETRConfig$743
      0028FE 03                   10683 	.db	3
      0028FF 02                   10684 	.sleb128	2
      002900 01                   10685 	.db	1
      002901 09                   10686 	.db	9
      002902 00 09                10687 	.dw	Sstm8s_tim1$TIM1_ETRConfig$751-Sstm8s_tim1$TIM1_ETRConfig$750
      002904 03                   10688 	.db	3
      002905 01                   10689 	.sleb128	1
      002906 01                   10690 	.db	1
      002907 09                   10691 	.db	9
      002908 00 07                10692 	.dw	Sstm8s_tim1$TIM1_ETRConfig$752-Sstm8s_tim1$TIM1_ETRConfig$751
      00290A 03                   10693 	.db	3
      00290B 01                   10694 	.sleb128	1
      00290C 01                   10695 	.db	1
      00290D 09                   10696 	.db	9
      00290E 00 02                10697 	.dw	1+Sstm8s_tim1$TIM1_ETRConfig$754-Sstm8s_tim1$TIM1_ETRConfig$752
      002910 00                   10698 	.db	0
      002911 01                   10699 	.uleb128	1
      002912 01                   10700 	.db	1
      002913 00                   10701 	.db	0
      002914 05                   10702 	.uleb128	5
      002915 02                   10703 	.db	2
      002916 00 00 AD BF          10704 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$756)
      00291A 03                   10705 	.db	3
      00291B EE 05                10706 	.sleb128	750
      00291D 01                   10707 	.db	1
      00291E 09                   10708 	.db	9
      00291F 00 01                10709 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$759-Sstm8s_tim1$TIM1_TIxExternalClockConfig$756
      002921 03                   10710 	.db	3
      002922 05                   10711 	.sleb128	5
      002923 01                   10712 	.db	1
      002924 09                   10713 	.db	9
      002925 00 37                10714 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$769-Sstm8s_tim1$TIM1_TIxExternalClockConfig$759
      002927 03                   10715 	.db	3
      002928 01                   10716 	.sleb128	1
      002929 01                   10717 	.db	1
      00292A 09                   10718 	.db	9
      00292B 00 1E                10719 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$777-Sstm8s_tim1$TIM1_TIxExternalClockConfig$769
      00292D 03                   10720 	.db	3
      00292E 01                   10721 	.sleb128	1
      00292F 01                   10722 	.db	1
      002930 09                   10723 	.db	9
      002931 00 18                10724 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$784-Sstm8s_tim1$TIM1_TIxExternalClockConfig$777
      002933 03                   10725 	.db	3
      002934 03                   10726 	.sleb128	3
      002935 01                   10727 	.db	1
      002936 09                   10728 	.db	9
      002937 00 08                10729 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$786-Sstm8s_tim1$TIM1_TIxExternalClockConfig$784
      002939 03                   10730 	.db	3
      00293A 02                   10731 	.sleb128	2
      00293B 01                   10732 	.db	1
      00293C 09                   10733 	.db	9
      00293D 00 10                10734 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$793-Sstm8s_tim1$TIM1_TIxExternalClockConfig$786
      00293F 03                   10735 	.db	3
      002940 04                   10736 	.sleb128	4
      002941 01                   10737 	.db	1
      002942 09                   10738 	.db	9
      002943 00 0D                10739 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$799-Sstm8s_tim1$TIM1_TIxExternalClockConfig$793
      002945 03                   10740 	.db	3
      002946 04                   10741 	.sleb128	4
      002947 01                   10742 	.db	1
      002948 09                   10743 	.db	9
      002949 00 07                10744 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$802-Sstm8s_tim1$TIM1_TIxExternalClockConfig$799
      00294B 03                   10745 	.db	3
      00294C 03                   10746 	.sleb128	3
      00294D 01                   10747 	.db	1
      00294E 09                   10748 	.db	9
      00294F 00 08                10749 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$803-Sstm8s_tim1$TIM1_TIxExternalClockConfig$802
      002951 03                   10750 	.db	3
      002952 01                   10751 	.sleb128	1
      002953 01                   10752 	.db	1
      002954 09                   10753 	.db	9
      002955 00 02                10754 	.dw	1+Sstm8s_tim1$TIM1_TIxExternalClockConfig$805-Sstm8s_tim1$TIM1_TIxExternalClockConfig$803
      002957 00                   10755 	.db	0
      002958 01                   10756 	.uleb128	1
      002959 01                   10757 	.db	1
      00295A 00                   10758 	.db	0
      00295B 05                   10759 	.uleb128	5
      00295C 02                   10760 	.db	2
      00295D 00 00 AE 63          10761 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$807)
      002961 03                   10762 	.db	3
      002962 92 06                10763 	.sleb128	786
      002964 01                   10764 	.db	1
      002965 09                   10765 	.db	9
      002966 00 00                10766 	.dw	Sstm8s_tim1$TIM1_SelectInputTrigger$809-Sstm8s_tim1$TIM1_SelectInputTrigger$807
      002968 03                   10767 	.db	3
      002969 03                   10768 	.sleb128	3
      00296A 01                   10769 	.db	1
      00296B 09                   10770 	.db	9
      00296C 00 43                10771 	.dw	Sstm8s_tim1$TIM1_SelectInputTrigger$821-Sstm8s_tim1$TIM1_SelectInputTrigger$809
      00296E 03                   10772 	.db	3
      00296F 03                   10773 	.sleb128	3
      002970 01                   10774 	.db	1
      002971 09                   10775 	.db	9
      002972 00 0A                10776 	.dw	Sstm8s_tim1$TIM1_SelectInputTrigger$822-Sstm8s_tim1$TIM1_SelectInputTrigger$821
      002974 03                   10777 	.db	3
      002975 01                   10778 	.sleb128	1
      002976 01                   10779 	.db	1
      002977 09                   10780 	.db	9
      002978 00 01                10781 	.dw	1+Sstm8s_tim1$TIM1_SelectInputTrigger$823-Sstm8s_tim1$TIM1_SelectInputTrigger$822
      00297A 00                   10782 	.db	0
      00297B 01                   10783 	.uleb128	1
      00297C 01                   10784 	.db	1
      00297D 00                   10785 	.db	0
      00297E 05                   10786 	.uleb128	5
      00297F 02                   10787 	.db	2
      002980 00 00 AE B1          10788 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$825)
      002984 03                   10789 	.db	3
      002985 A2 06                10790 	.sleb128	802
      002987 01                   10791 	.db	1
      002988 09                   10792 	.db	9
      002989 00 00                10793 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$827-Sstm8s_tim1$TIM1_UpdateDisableConfig$825
      00298B 03                   10794 	.db	3
      00298C 03                   10795 	.sleb128	3
      00298D 01                   10796 	.db	1
      00298E 09                   10797 	.db	9
      00298F 00 1E                10798 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$835-Sstm8s_tim1$TIM1_UpdateDisableConfig$827
      002991 03                   10799 	.db	3
      002992 05                   10800 	.sleb128	5
      002993 01                   10801 	.db	1
      002994 09                   10802 	.db	9
      002995 00 03                10803 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$836-Sstm8s_tim1$TIM1_UpdateDisableConfig$835
      002997 03                   10804 	.db	3
      002998 7E                   10805 	.sleb128	-2
      002999 01                   10806 	.db	1
      00299A 09                   10807 	.db	9
      00299B 00 07                10808 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$838-Sstm8s_tim1$TIM1_UpdateDisableConfig$836
      00299D 03                   10809 	.db	3
      00299E 02                   10810 	.sleb128	2
      00299F 01                   10811 	.db	1
      0029A0 09                   10812 	.db	9
      0029A1 00 08                10813 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$841-Sstm8s_tim1$TIM1_UpdateDisableConfig$838
      0029A3 03                   10814 	.db	3
      0029A4 04                   10815 	.sleb128	4
      0029A5 01                   10816 	.db	1
      0029A6 09                   10817 	.db	9
      0029A7 00 05                10818 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$843-Sstm8s_tim1$TIM1_UpdateDisableConfig$841
      0029A9 03                   10819 	.db	3
      0029AA 02                   10820 	.sleb128	2
      0029AB 01                   10821 	.db	1
      0029AC 09                   10822 	.db	9
      0029AD 00 01                10823 	.dw	1+Sstm8s_tim1$TIM1_UpdateDisableConfig$844-Sstm8s_tim1$TIM1_UpdateDisableConfig$843
      0029AF 00                   10824 	.db	0
      0029B0 01                   10825 	.uleb128	1
      0029B1 01                   10826 	.db	1
      0029B2 00                   10827 	.db	0
      0029B3 05                   10828 	.uleb128	5
      0029B4 02                   10829 	.db	2
      0029B5 00 00 AE E7          10830 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$846)
      0029B9 03                   10831 	.db	3
      0029BA BA 06                10832 	.sleb128	826
      0029BC 01                   10833 	.db	1
      0029BD 09                   10834 	.db	9
      0029BE 00 00                10835 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$848-Sstm8s_tim1$TIM1_UpdateRequestConfig$846
      0029C0 03                   10836 	.db	3
      0029C1 03                   10837 	.sleb128	3
      0029C2 01                   10838 	.db	1
      0029C3 09                   10839 	.db	9
      0029C4 00 1E                10840 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$856-Sstm8s_tim1$TIM1_UpdateRequestConfig$848
      0029C6 03                   10841 	.db	3
      0029C7 05                   10842 	.sleb128	5
      0029C8 01                   10843 	.db	1
      0029C9 09                   10844 	.db	9
      0029CA 00 03                10845 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$857-Sstm8s_tim1$TIM1_UpdateRequestConfig$856
      0029CC 03                   10846 	.db	3
      0029CD 7E                   10847 	.sleb128	-2
      0029CE 01                   10848 	.db	1
      0029CF 09                   10849 	.db	9
      0029D0 00 07                10850 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$859-Sstm8s_tim1$TIM1_UpdateRequestConfig$857
      0029D2 03                   10851 	.db	3
      0029D3 02                   10852 	.sleb128	2
      0029D4 01                   10853 	.db	1
      0029D5 09                   10854 	.db	9
      0029D6 00 08                10855 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$862-Sstm8s_tim1$TIM1_UpdateRequestConfig$859
      0029D8 03                   10856 	.db	3
      0029D9 04                   10857 	.sleb128	4
      0029DA 01                   10858 	.db	1
      0029DB 09                   10859 	.db	9
      0029DC 00 05                10860 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$864-Sstm8s_tim1$TIM1_UpdateRequestConfig$862
      0029DE 03                   10861 	.db	3
      0029DF 02                   10862 	.sleb128	2
      0029E0 01                   10863 	.db	1
      0029E1 09                   10864 	.db	9
      0029E2 00 01                10865 	.dw	1+Sstm8s_tim1$TIM1_UpdateRequestConfig$865-Sstm8s_tim1$TIM1_UpdateRequestConfig$864
      0029E4 00                   10866 	.db	0
      0029E5 01                   10867 	.uleb128	1
      0029E6 01                   10868 	.db	1
      0029E7 00                   10869 	.db	0
      0029E8 05                   10870 	.uleb128	5
      0029E9 02                   10871 	.db	2
      0029EA 00 00 AF 1D          10872 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$867)
      0029EE 03                   10873 	.db	3
      0029EF D0 06                10874 	.sleb128	848
      0029F1 01                   10875 	.db	1
      0029F2 09                   10876 	.db	9
      0029F3 00 00                10877 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$869-Sstm8s_tim1$TIM1_SelectHallSensor$867
      0029F5 03                   10878 	.db	3
      0029F6 03                   10879 	.sleb128	3
      0029F7 01                   10880 	.db	1
      0029F8 09                   10881 	.db	9
      0029F9 00 1E                10882 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$877-Sstm8s_tim1$TIM1_SelectHallSensor$869
      0029FB 03                   10883 	.db	3
      0029FC 05                   10884 	.sleb128	5
      0029FD 01                   10885 	.db	1
      0029FE 09                   10886 	.db	9
      0029FF 00 03                10887 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$878-Sstm8s_tim1$TIM1_SelectHallSensor$877
      002A01 03                   10888 	.db	3
      002A02 7E                   10889 	.sleb128	-2
      002A03 01                   10890 	.db	1
      002A04 09                   10891 	.db	9
      002A05 00 07                10892 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$880-Sstm8s_tim1$TIM1_SelectHallSensor$878
      002A07 03                   10893 	.db	3
      002A08 02                   10894 	.sleb128	2
      002A09 01                   10895 	.db	1
      002A0A 09                   10896 	.db	9
      002A0B 00 08                10897 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$883-Sstm8s_tim1$TIM1_SelectHallSensor$880
      002A0D 03                   10898 	.db	3
      002A0E 04                   10899 	.sleb128	4
      002A0F 01                   10900 	.db	1
      002A10 09                   10901 	.db	9
      002A11 00 05                10902 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$885-Sstm8s_tim1$TIM1_SelectHallSensor$883
      002A13 03                   10903 	.db	3
      002A14 02                   10904 	.sleb128	2
      002A15 01                   10905 	.db	1
      002A16 09                   10906 	.db	9
      002A17 00 01                10907 	.dw	1+Sstm8s_tim1$TIM1_SelectHallSensor$886-Sstm8s_tim1$TIM1_SelectHallSensor$885
      002A19 00                   10908 	.db	0
      002A1A 01                   10909 	.uleb128	1
      002A1B 01                   10910 	.db	1
      002A1C 00                   10911 	.db	0
      002A1D 05                   10912 	.uleb128	5
      002A1E 02                   10913 	.db	2
      002A1F 00 00 AF 53          10914 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$888)
      002A23 03                   10915 	.db	3
      002A24 E8 06                10916 	.sleb128	872
      002A26 01                   10917 	.db	1
      002A27 09                   10918 	.db	9
      002A28 00 00                10919 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$890-Sstm8s_tim1$TIM1_SelectOnePulseMode$888
      002A2A 03                   10920 	.db	3
      002A2B 03                   10921 	.sleb128	3
      002A2C 01                   10922 	.db	1
      002A2D 09                   10923 	.db	9
      002A2E 00 1E                10924 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$898-Sstm8s_tim1$TIM1_SelectOnePulseMode$890
      002A30 03                   10925 	.db	3
      002A31 05                   10926 	.sleb128	5
      002A32 01                   10927 	.db	1
      002A33 09                   10928 	.db	9
      002A34 00 03                10929 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$899-Sstm8s_tim1$TIM1_SelectOnePulseMode$898
      002A36 03                   10930 	.db	3
      002A37 7E                   10931 	.sleb128	-2
      002A38 01                   10932 	.db	1
      002A39 09                   10933 	.db	9
      002A3A 00 07                10934 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$901-Sstm8s_tim1$TIM1_SelectOnePulseMode$899
      002A3C 03                   10935 	.db	3
      002A3D 02                   10936 	.sleb128	2
      002A3E 01                   10937 	.db	1
      002A3F 09                   10938 	.db	9
      002A40 00 08                10939 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$904-Sstm8s_tim1$TIM1_SelectOnePulseMode$901
      002A42 03                   10940 	.db	3
      002A43 04                   10941 	.sleb128	4
      002A44 01                   10942 	.db	1
      002A45 09                   10943 	.db	9
      002A46 00 05                10944 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$906-Sstm8s_tim1$TIM1_SelectOnePulseMode$904
      002A48 03                   10945 	.db	3
      002A49 03                   10946 	.sleb128	3
      002A4A 01                   10947 	.db	1
      002A4B 09                   10948 	.db	9
      002A4C 00 01                10949 	.dw	1+Sstm8s_tim1$TIM1_SelectOnePulseMode$907-Sstm8s_tim1$TIM1_SelectOnePulseMode$906
      002A4E 00                   10950 	.db	0
      002A4F 01                   10951 	.uleb128	1
      002A50 01                   10952 	.db	1
      002A51 00                   10953 	.db	0
      002A52 05                   10954 	.uleb128	5
      002A53 02                   10955 	.db	2
      002A54 00 00 AF 89          10956 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$909)
      002A58 03                   10957 	.db	3
      002A59 86 07                10958 	.sleb128	902
      002A5B 01                   10959 	.db	1
      002A5C 09                   10960 	.db	9
      002A5D 00 00                10961 	.dw	Sstm8s_tim1$TIM1_SelectOutputTrigger$911-Sstm8s_tim1$TIM1_SelectOutputTrigger$909
      002A5F 03                   10962 	.db	3
      002A60 03                   10963 	.sleb128	3
      002A61 01                   10964 	.db	1
      002A62 09                   10965 	.db	9
      002A63 00 4C                10966 	.dw	Sstm8s_tim1$TIM1_SelectOutputTrigger$924-Sstm8s_tim1$TIM1_SelectOutputTrigger$911
      002A65 03                   10967 	.db	3
      002A66 03                   10968 	.sleb128	3
      002A67 01                   10969 	.db	1
      002A68 09                   10970 	.db	9
      002A69 00 05                10971 	.dw	Sstm8s_tim1$TIM1_SelectOutputTrigger$925-Sstm8s_tim1$TIM1_SelectOutputTrigger$924
      002A6B 03                   10972 	.db	3
      002A6C 01                   10973 	.sleb128	1
      002A6D 01                   10974 	.db	1
      002A6E 09                   10975 	.db	9
      002A6F 00 05                10976 	.dw	Sstm8s_tim1$TIM1_SelectOutputTrigger$926-Sstm8s_tim1$TIM1_SelectOutputTrigger$925
      002A71 03                   10977 	.db	3
      002A72 01                   10978 	.sleb128	1
      002A73 01                   10979 	.db	1
      002A74 09                   10980 	.db	9
      002A75 00 01                10981 	.dw	1+Sstm8s_tim1$TIM1_SelectOutputTrigger$927-Sstm8s_tim1$TIM1_SelectOutputTrigger$926
      002A77 00                   10982 	.db	0
      002A78 01                   10983 	.uleb128	1
      002A79 01                   10984 	.db	1
      002A7A 00                   10985 	.db	0
      002A7B 05                   10986 	.uleb128	5
      002A7C 02                   10987 	.db	2
      002A7D 00 00 AF E0          10988 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$929)
      002A81 03                   10989 	.db	3
      002A82 9A 07                10990 	.sleb128	922
      002A84 01                   10991 	.db	1
      002A85 09                   10992 	.db	9
      002A86 00 00                10993 	.dw	Sstm8s_tim1$TIM1_SelectSlaveMode$931-Sstm8s_tim1$TIM1_SelectSlaveMode$929
      002A88 03                   10994 	.db	3
      002A89 03                   10995 	.sleb128	3
      002A8A 01                   10996 	.db	1
      002A8B 09                   10997 	.db	9
      002A8C 00 33                10998 	.dw	Sstm8s_tim1$TIM1_SelectSlaveMode$942-Sstm8s_tim1$TIM1_SelectSlaveMode$931
      002A8E 03                   10999 	.db	3
      002A8F 03                   11000 	.sleb128	3
      002A90 01                   11001 	.db	1
      002A91 09                   11002 	.db	9
      002A92 00 05                11003 	.dw	Sstm8s_tim1$TIM1_SelectSlaveMode$943-Sstm8s_tim1$TIM1_SelectSlaveMode$942
      002A94 03                   11004 	.db	3
      002A95 01                   11005 	.sleb128	1
      002A96 01                   11006 	.db	1
      002A97 09                   11007 	.db	9
      002A98 00 05                11008 	.dw	Sstm8s_tim1$TIM1_SelectSlaveMode$944-Sstm8s_tim1$TIM1_SelectSlaveMode$943
      002A9A 03                   11009 	.db	3
      002A9B 01                   11010 	.sleb128	1
      002A9C 01                   11011 	.db	1
      002A9D 09                   11012 	.db	9
      002A9E 00 01                11013 	.dw	1+Sstm8s_tim1$TIM1_SelectSlaveMode$945-Sstm8s_tim1$TIM1_SelectSlaveMode$944
      002AA0 00                   11014 	.db	0
      002AA1 01                   11015 	.uleb128	1
      002AA2 01                   11016 	.db	1
      002AA3 00                   11017 	.db	0
      002AA4 05                   11018 	.uleb128	5
      002AA5 02                   11019 	.db	2
      002AA6 00 00 B0 1E          11020 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$947)
      002AAA 03                   11021 	.db	3
      002AAB AA 07                11022 	.sleb128	938
      002AAD 01                   11023 	.db	1
      002AAE 09                   11024 	.db	9
      002AAF 00 00                11025 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$949-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$947
      002AB1 03                   11026 	.db	3
      002AB2 03                   11027 	.sleb128	3
      002AB3 01                   11028 	.db	1
      002AB4 09                   11029 	.db	9
      002AB5 00 1E                11030 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$957-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$949
      002AB7 03                   11031 	.db	3
      002AB8 05                   11032 	.sleb128	5
      002AB9 01                   11033 	.db	1
      002ABA 09                   11034 	.db	9
      002ABB 00 03                11035 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$958-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$957
      002ABD 03                   11036 	.db	3
      002ABE 7E                   11037 	.sleb128	-2
      002ABF 01                   11038 	.db	1
      002AC0 09                   11039 	.db	9
      002AC1 00 07                11040 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$960-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$958
      002AC3 03                   11041 	.db	3
      002AC4 02                   11042 	.sleb128	2
      002AC5 01                   11043 	.db	1
      002AC6 09                   11044 	.db	9
      002AC7 00 08                11045 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$963-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$960
      002AC9 03                   11046 	.db	3
      002ACA 04                   11047 	.sleb128	4
      002ACB 01                   11048 	.db	1
      002ACC 09                   11049 	.db	9
      002ACD 00 05                11050 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$965-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$963
      002ACF 03                   11051 	.db	3
      002AD0 02                   11052 	.sleb128	2
      002AD1 01                   11053 	.db	1
      002AD2 09                   11054 	.db	9
      002AD3 00 01                11055 	.dw	1+Sstm8s_tim1$TIM1_SelectMasterSlaveMode$966-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$965
      002AD5 00                   11056 	.db	0
      002AD6 01                   11057 	.uleb128	1
      002AD7 01                   11058 	.db	1
      002AD8 00                   11059 	.db	0
      002AD9 05                   11060 	.uleb128	5
      002ADA 02                   11061 	.db	2
      002ADB 00 00 B0 54          11062 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$968)
      002ADF 03                   11063 	.db	3
      002AE0 CE 07                11064 	.sleb128	974
      002AE2 01                   11065 	.db	1
      002AE3 09                   11066 	.db	9
      002AE4 00 00                11067 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$970-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$968
      002AE6 03                   11068 	.db	3
      002AE7 05                   11069 	.sleb128	5
      002AE8 01                   11070 	.db	1
      002AE9 09                   11071 	.db	9
      002AEA 00 29                11072 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$980-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$970
      002AEC 03                   11073 	.db	3
      002AED 01                   11074 	.sleb128	1
      002AEE 01                   11075 	.db	1
      002AEF 09                   11076 	.db	9
      002AF0 00 1E                11077 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$988-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$980
      002AF2 03                   11078 	.db	3
      002AF3 01                   11079 	.sleb128	1
      002AF4 01                   11080 	.db	1
      002AF5 09                   11081 	.db	9
      002AF6 00 1E                11082 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$996-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$988
      002AF8 03                   11083 	.db	3
      002AF9 05                   11084 	.sleb128	5
      002AFA 01                   11085 	.db	1
      002AFB 09                   11086 	.db	9
      002AFC 00 03                11087 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$997-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$996
      002AFE 03                   11088 	.db	3
      002AFF 7E                   11089 	.sleb128	-2
      002B00 01                   11090 	.db	1
      002B01 09                   11091 	.db	9
      002B02 00 07                11092 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$999-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$997
      002B04 03                   11093 	.db	3
      002B05 02                   11094 	.sleb128	2
      002B06 01                   11095 	.db	1
      002B07 09                   11096 	.db	9
      002B08 00 08                11097 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1002-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$999
      002B0A 03                   11098 	.db	3
      002B0B 04                   11099 	.sleb128	4
      002B0C 01                   11100 	.db	1
      002B0D 09                   11101 	.db	9
      002B0E 00 05                11102 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1004-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1002
      002B10 03                   11103 	.db	3
      002B11 7C                   11104 	.sleb128	-4
      002B12 01                   11105 	.db	1
      002B13 09                   11106 	.db	9
      002B14 00 03                11107 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1005-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1004
      002B16 03                   11108 	.db	3
      002B17 07                   11109 	.sleb128	7
      002B18 01                   11110 	.db	1
      002B19 09                   11111 	.db	9
      002B1A 00 07                11112 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1007-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1005
      002B1C 03                   11113 	.db	3
      002B1D 02                   11114 	.sleb128	2
      002B1E 01                   11115 	.db	1
      002B1F 09                   11116 	.db	9
      002B20 00 08                11117 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1010-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1007
      002B22 03                   11118 	.db	3
      002B23 04                   11119 	.sleb128	4
      002B24 01                   11120 	.db	1
      002B25 09                   11121 	.db	9
      002B26 00 05                11122 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1012-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1010
      002B28 03                   11123 	.db	3
      002B29 03                   11124 	.sleb128	3
      002B2A 01                   11125 	.db	1
      002B2B 09                   11126 	.db	9
      002B2C 00 05                11127 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1013-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1012
      002B2E 03                   11128 	.db	3
      002B2F 01                   11129 	.sleb128	1
      002B30 01                   11130 	.db	1
      002B31 09                   11131 	.db	9
      002B32 00 05                11132 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1014-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1013
      002B34 03                   11133 	.db	3
      002B35 03                   11134 	.sleb128	3
      002B36 01                   11135 	.db	1
      002B37 09                   11136 	.db	9
      002B38 00 0A                11137 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1015-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1014
      002B3A 03                   11138 	.db	3
      002B3B 02                   11139 	.sleb128	2
      002B3C 01                   11140 	.db	1
      002B3D 09                   11141 	.db	9
      002B3E 00 0A                11142 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1016-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1015
      002B40 03                   11143 	.db	3
      002B41 02                   11144 	.sleb128	2
      002B42 01                   11145 	.db	1
      002B43 09                   11146 	.db	9
      002B44 00 01                11147 	.dw	1+Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1017-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1016
      002B46 00                   11148 	.db	0
      002B47 01                   11149 	.uleb128	1
      002B48 01                   11150 	.db	1
      002B49 00                   11151 	.db	0
      002B4A 05                   11152 	.uleb128	5
      002B4B 02                   11153 	.db	2
      002B4C 00 00 B1 06          11154 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1019)
      002B50 03                   11155 	.db	3
      002B51 FE 07                11156 	.sleb128	1022
      002B53 01                   11157 	.db	1
      002B54 09                   11158 	.db	9
      002B55 00 00                11159 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$1021-Sstm8s_tim1$TIM1_PrescalerConfig$1019
      002B57 03                   11160 	.db	3
      002B58 04                   11161 	.sleb128	4
      002B59 01                   11162 	.db	1
      002B5A 09                   11163 	.db	9
      002B5B 00 1E                11164 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$1029-Sstm8s_tim1$TIM1_PrescalerConfig$1021
      002B5D 03                   11165 	.db	3
      002B5E 03                   11166 	.sleb128	3
      002B5F 01                   11167 	.db	1
      002B60 09                   11168 	.db	9
      002B61 00 06                11169 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$1030-Sstm8s_tim1$TIM1_PrescalerConfig$1029
      002B63 03                   11170 	.db	3
      002B64 01                   11171 	.sleb128	1
      002B65 01                   11172 	.db	1
      002B66 09                   11173 	.db	9
      002B67 00 05                11174 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$1031-Sstm8s_tim1$TIM1_PrescalerConfig$1030
      002B69 03                   11175 	.db	3
      002B6A 03                   11176 	.sleb128	3
      002B6B 01                   11177 	.db	1
      002B6C 09                   11178 	.db	9
      002B6D 00 06                11179 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$1032-Sstm8s_tim1$TIM1_PrescalerConfig$1031
      002B6F 03                   11180 	.db	3
      002B70 01                   11181 	.sleb128	1
      002B71 01                   11182 	.db	1
      002B72 09                   11183 	.db	9
      002B73 00 01                11184 	.dw	1+Sstm8s_tim1$TIM1_PrescalerConfig$1033-Sstm8s_tim1$TIM1_PrescalerConfig$1032
      002B75 00                   11185 	.db	0
      002B76 01                   11186 	.uleb128	1
      002B77 01                   11187 	.db	1
      002B78 00                   11188 	.db	0
      002B79 05                   11189 	.uleb128	5
      002B7A 02                   11190 	.db	2
      002B7B 00 00 B1 36          11191 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1035)
      002B7F 03                   11192 	.db	3
      002B80 97 08                11193 	.sleb128	1047
      002B82 01                   11194 	.db	1
      002B83 09                   11195 	.db	9
      002B84 00 00                11196 	.dw	Sstm8s_tim1$TIM1_CounterModeConfig$1037-Sstm8s_tim1$TIM1_CounterModeConfig$1035
      002B86 03                   11197 	.db	3
      002B87 03                   11198 	.sleb128	3
      002B88 01                   11199 	.db	1
      002B89 09                   11200 	.db	9
      002B8A 00 3A                11201 	.dw	Sstm8s_tim1$TIM1_CounterModeConfig$1048-Sstm8s_tim1$TIM1_CounterModeConfig$1037
      002B8C 03                   11202 	.db	3
      002B8D 04                   11203 	.sleb128	4
      002B8E 01                   11204 	.db	1
      002B8F 09                   11205 	.db	9
      002B90 00 05                11206 	.dw	Sstm8s_tim1$TIM1_CounterModeConfig$1049-Sstm8s_tim1$TIM1_CounterModeConfig$1048
      002B92 03                   11207 	.db	3
      002B93 01                   11208 	.sleb128	1
      002B94 01                   11209 	.db	1
      002B95 09                   11210 	.db	9
      002B96 00 05                11211 	.dw	Sstm8s_tim1$TIM1_CounterModeConfig$1050-Sstm8s_tim1$TIM1_CounterModeConfig$1049
      002B98 03                   11212 	.db	3
      002B99 01                   11213 	.sleb128	1
      002B9A 01                   11214 	.db	1
      002B9B 09                   11215 	.db	9
      002B9C 00 01                11216 	.dw	1+Sstm8s_tim1$TIM1_CounterModeConfig$1051-Sstm8s_tim1$TIM1_CounterModeConfig$1050
      002B9E 00                   11217 	.db	0
      002B9F 01                   11218 	.uleb128	1
      002BA0 01                   11219 	.db	1
      002BA1 00                   11220 	.db	0
      002BA2 05                   11221 	.uleb128	5
      002BA3 02                   11222 	.db	2
      002BA4 00 00 B1 7B          11223 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1053)
      002BA8 03                   11224 	.db	3
      002BA9 AA 08                11225 	.sleb128	1066
      002BAB 01                   11226 	.db	1
      002BAC 09                   11227 	.db	9
      002BAD 00 00                11228 	.dw	Sstm8s_tim1$TIM1_ForcedOC1Config$1055-Sstm8s_tim1$TIM1_ForcedOC1Config$1053
      002BAF 03                   11229 	.db	3
      002BB0 03                   11230 	.sleb128	3
      002BB1 01                   11231 	.db	1
      002BB2 09                   11232 	.db	9
      002BB3 00 21                11233 	.dw	Sstm8s_tim1$TIM1_ForcedOC1Config$1064-Sstm8s_tim1$TIM1_ForcedOC1Config$1055
      002BB5 03                   11234 	.db	3
      002BB6 03                   11235 	.sleb128	3
      002BB7 01                   11236 	.db	1
      002BB8 09                   11237 	.db	9
      002BB9 00 05                11238 	.dw	Sstm8s_tim1$TIM1_ForcedOC1Config$1065-Sstm8s_tim1$TIM1_ForcedOC1Config$1064
      002BBB 03                   11239 	.db	3
      002BBC 01                   11240 	.sleb128	1
      002BBD 01                   11241 	.db	1
      002BBE 09                   11242 	.db	9
      002BBF 00 05                11243 	.dw	Sstm8s_tim1$TIM1_ForcedOC1Config$1066-Sstm8s_tim1$TIM1_ForcedOC1Config$1065
      002BC1 03                   11244 	.db	3
      002BC2 01                   11245 	.sleb128	1
      002BC3 01                   11246 	.db	1
      002BC4 09                   11247 	.db	9
      002BC5 00 01                11248 	.dw	1+Sstm8s_tim1$TIM1_ForcedOC1Config$1067-Sstm8s_tim1$TIM1_ForcedOC1Config$1066
      002BC7 00                   11249 	.db	0
      002BC8 01                   11250 	.uleb128	1
      002BC9 01                   11251 	.db	1
      002BCA 00                   11252 	.db	0
      002BCB 05                   11253 	.uleb128	5
      002BCC 02                   11254 	.db	2
      002BCD 00 00 B1 A7          11255 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1069)
      002BD1 03                   11256 	.db	3
      002BD2 BC 08                11257 	.sleb128	1084
      002BD4 01                   11258 	.db	1
      002BD5 09                   11259 	.db	9
      002BD6 00 00                11260 	.dw	Sstm8s_tim1$TIM1_ForcedOC2Config$1071-Sstm8s_tim1$TIM1_ForcedOC2Config$1069
      002BD8 03                   11261 	.db	3
      002BD9 03                   11262 	.sleb128	3
      002BDA 01                   11263 	.db	1
      002BDB 09                   11264 	.db	9
      002BDC 00 21                11265 	.dw	Sstm8s_tim1$TIM1_ForcedOC2Config$1080-Sstm8s_tim1$TIM1_ForcedOC2Config$1071
      002BDE 03                   11266 	.db	3
      002BDF 03                   11267 	.sleb128	3
      002BE0 01                   11268 	.db	1
      002BE1 09                   11269 	.db	9
      002BE2 00 05                11270 	.dw	Sstm8s_tim1$TIM1_ForcedOC2Config$1081-Sstm8s_tim1$TIM1_ForcedOC2Config$1080
      002BE4 03                   11271 	.db	3
      002BE5 01                   11272 	.sleb128	1
      002BE6 01                   11273 	.db	1
      002BE7 09                   11274 	.db	9
      002BE8 00 05                11275 	.dw	Sstm8s_tim1$TIM1_ForcedOC2Config$1082-Sstm8s_tim1$TIM1_ForcedOC2Config$1081
      002BEA 03                   11276 	.db	3
      002BEB 01                   11277 	.sleb128	1
      002BEC 01                   11278 	.db	1
      002BED 09                   11279 	.db	9
      002BEE 00 01                11280 	.dw	1+Sstm8s_tim1$TIM1_ForcedOC2Config$1083-Sstm8s_tim1$TIM1_ForcedOC2Config$1082
      002BF0 00                   11281 	.db	0
      002BF1 01                   11282 	.uleb128	1
      002BF2 01                   11283 	.db	1
      002BF3 00                   11284 	.db	0
      002BF4 05                   11285 	.uleb128	5
      002BF5 02                   11286 	.db	2
      002BF6 00 00 B1 D3          11287 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1085)
      002BFA 03                   11288 	.db	3
      002BFB CF 08                11289 	.sleb128	1103
      002BFD 01                   11290 	.db	1
      002BFE 09                   11291 	.db	9
      002BFF 00 00                11292 	.dw	Sstm8s_tim1$TIM1_ForcedOC3Config$1087-Sstm8s_tim1$TIM1_ForcedOC3Config$1085
      002C01 03                   11293 	.db	3
      002C02 03                   11294 	.sleb128	3
      002C03 01                   11295 	.db	1
      002C04 09                   11296 	.db	9
      002C05 00 21                11297 	.dw	Sstm8s_tim1$TIM1_ForcedOC3Config$1096-Sstm8s_tim1$TIM1_ForcedOC3Config$1087
      002C07 03                   11298 	.db	3
      002C08 03                   11299 	.sleb128	3
      002C09 01                   11300 	.db	1
      002C0A 09                   11301 	.db	9
      002C0B 00 05                11302 	.dw	Sstm8s_tim1$TIM1_ForcedOC3Config$1097-Sstm8s_tim1$TIM1_ForcedOC3Config$1096
      002C0D 03                   11303 	.db	3
      002C0E 01                   11304 	.sleb128	1
      002C0F 01                   11305 	.db	1
      002C10 09                   11306 	.db	9
      002C11 00 05                11307 	.dw	Sstm8s_tim1$TIM1_ForcedOC3Config$1098-Sstm8s_tim1$TIM1_ForcedOC3Config$1097
      002C13 03                   11308 	.db	3
      002C14 01                   11309 	.sleb128	1
      002C15 01                   11310 	.db	1
      002C16 09                   11311 	.db	9
      002C17 00 01                11312 	.dw	1+Sstm8s_tim1$TIM1_ForcedOC3Config$1099-Sstm8s_tim1$TIM1_ForcedOC3Config$1098
      002C19 00                   11313 	.db	0
      002C1A 01                   11314 	.uleb128	1
      002C1B 01                   11315 	.db	1
      002C1C 00                   11316 	.db	0
      002C1D 05                   11317 	.uleb128	5
      002C1E 02                   11318 	.db	2
      002C1F 00 00 B1 FF          11319 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1101)
      002C23 03                   11320 	.db	3
      002C24 E2 08                11321 	.sleb128	1122
      002C26 01                   11322 	.db	1
      002C27 09                   11323 	.db	9
      002C28 00 00                11324 	.dw	Sstm8s_tim1$TIM1_ForcedOC4Config$1103-Sstm8s_tim1$TIM1_ForcedOC4Config$1101
      002C2A 03                   11325 	.db	3
      002C2B 03                   11326 	.sleb128	3
      002C2C 01                   11327 	.db	1
      002C2D 09                   11328 	.db	9
      002C2E 00 21                11329 	.dw	Sstm8s_tim1$TIM1_ForcedOC4Config$1112-Sstm8s_tim1$TIM1_ForcedOC4Config$1103
      002C30 03                   11330 	.db	3
      002C31 03                   11331 	.sleb128	3
      002C32 01                   11332 	.db	1
      002C33 09                   11333 	.db	9
      002C34 00 05                11334 	.dw	Sstm8s_tim1$TIM1_ForcedOC4Config$1113-Sstm8s_tim1$TIM1_ForcedOC4Config$1112
      002C36 03                   11335 	.db	3
      002C37 01                   11336 	.sleb128	1
      002C38 01                   11337 	.db	1
      002C39 09                   11338 	.db	9
      002C3A 00 05                11339 	.dw	Sstm8s_tim1$TIM1_ForcedOC4Config$1114-Sstm8s_tim1$TIM1_ForcedOC4Config$1113
      002C3C 03                   11340 	.db	3
      002C3D 01                   11341 	.sleb128	1
      002C3E 01                   11342 	.db	1
      002C3F 09                   11343 	.db	9
      002C40 00 01                11344 	.dw	1+Sstm8s_tim1$TIM1_ForcedOC4Config$1115-Sstm8s_tim1$TIM1_ForcedOC4Config$1114
      002C42 00                   11345 	.db	0
      002C43 01                   11346 	.uleb128	1
      002C44 01                   11347 	.db	1
      002C45 00                   11348 	.db	0
      002C46 05                   11349 	.uleb128	5
      002C47 02                   11350 	.db	2
      002C48 00 00 B2 2B          11351 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1117)
      002C4C 03                   11352 	.db	3
      002C4D F2 08                11353 	.sleb128	1138
      002C4F 01                   11354 	.db	1
      002C50 09                   11355 	.db	9
      002C51 00 00                11356 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1119-Sstm8s_tim1$TIM1_ARRPreloadConfig$1117
      002C53 03                   11357 	.db	3
      002C54 03                   11358 	.sleb128	3
      002C55 01                   11359 	.db	1
      002C56 09                   11360 	.db	9
      002C57 00 1E                11361 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1127-Sstm8s_tim1$TIM1_ARRPreloadConfig$1119
      002C59 03                   11362 	.db	3
      002C5A 05                   11363 	.sleb128	5
      002C5B 01                   11364 	.db	1
      002C5C 09                   11365 	.db	9
      002C5D 00 03                11366 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1128-Sstm8s_tim1$TIM1_ARRPreloadConfig$1127
      002C5F 03                   11367 	.db	3
      002C60 7E                   11368 	.sleb128	-2
      002C61 01                   11369 	.db	1
      002C62 09                   11370 	.db	9
      002C63 00 07                11371 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1130-Sstm8s_tim1$TIM1_ARRPreloadConfig$1128
      002C65 03                   11372 	.db	3
      002C66 02                   11373 	.sleb128	2
      002C67 01                   11374 	.db	1
      002C68 09                   11375 	.db	9
      002C69 00 08                11376 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1133-Sstm8s_tim1$TIM1_ARRPreloadConfig$1130
      002C6B 03                   11377 	.db	3
      002C6C 04                   11378 	.sleb128	4
      002C6D 01                   11379 	.db	1
      002C6E 09                   11380 	.db	9
      002C6F 00 05                11381 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1135-Sstm8s_tim1$TIM1_ARRPreloadConfig$1133
      002C71 03                   11382 	.db	3
      002C72 02                   11383 	.sleb128	2
      002C73 01                   11384 	.db	1
      002C74 09                   11385 	.db	9
      002C75 00 01                11386 	.dw	1+Sstm8s_tim1$TIM1_ARRPreloadConfig$1136-Sstm8s_tim1$TIM1_ARRPreloadConfig$1135
      002C77 00                   11387 	.db	0
      002C78 01                   11388 	.uleb128	1
      002C79 01                   11389 	.db	1
      002C7A 00                   11390 	.db	0
      002C7B 05                   11391 	.uleb128	5
      002C7C 02                   11392 	.db	2
      002C7D 00 00 B2 61          11393 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1138)
      002C81 03                   11394 	.db	3
      002C82 88 09                11395 	.sleb128	1160
      002C84 01                   11396 	.db	1
      002C85 09                   11397 	.db	9
      002C86 00 00                11398 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1140-Sstm8s_tim1$TIM1_SelectCOM$1138
      002C88 03                   11399 	.db	3
      002C89 03                   11400 	.sleb128	3
      002C8A 01                   11401 	.db	1
      002C8B 09                   11402 	.db	9
      002C8C 00 1E                11403 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1148-Sstm8s_tim1$TIM1_SelectCOM$1140
      002C8E 03                   11404 	.db	3
      002C8F 05                   11405 	.sleb128	5
      002C90 01                   11406 	.db	1
      002C91 09                   11407 	.db	9
      002C92 00 03                11408 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1149-Sstm8s_tim1$TIM1_SelectCOM$1148
      002C94 03                   11409 	.db	3
      002C95 7E                   11410 	.sleb128	-2
      002C96 01                   11411 	.db	1
      002C97 09                   11412 	.db	9
      002C98 00 07                11413 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1151-Sstm8s_tim1$TIM1_SelectCOM$1149
      002C9A 03                   11414 	.db	3
      002C9B 02                   11415 	.sleb128	2
      002C9C 01                   11416 	.db	1
      002C9D 09                   11417 	.db	9
      002C9E 00 08                11418 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1154-Sstm8s_tim1$TIM1_SelectCOM$1151
      002CA0 03                   11419 	.db	3
      002CA1 04                   11420 	.sleb128	4
      002CA2 01                   11421 	.db	1
      002CA3 09                   11422 	.db	9
      002CA4 00 05                11423 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1156-Sstm8s_tim1$TIM1_SelectCOM$1154
      002CA6 03                   11424 	.db	3
      002CA7 02                   11425 	.sleb128	2
      002CA8 01                   11426 	.db	1
      002CA9 09                   11427 	.db	9
      002CAA 00 01                11428 	.dw	1+Sstm8s_tim1$TIM1_SelectCOM$1157-Sstm8s_tim1$TIM1_SelectCOM$1156
      002CAC 00                   11429 	.db	0
      002CAD 01                   11430 	.uleb128	1
      002CAE 01                   11431 	.db	1
      002CAF 00                   11432 	.db	0
      002CB0 05                   11433 	.uleb128	5
      002CB1 02                   11434 	.db	2
      002CB2 00 00 B2 97          11435 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1159)
      002CB6 03                   11436 	.db	3
      002CB7 9E 09                11437 	.sleb128	1182
      002CB9 01                   11438 	.db	1
      002CBA 09                   11439 	.db	9
      002CBB 00 00                11440 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1161-Sstm8s_tim1$TIM1_CCPreloadControl$1159
      002CBD 03                   11441 	.db	3
      002CBE 03                   11442 	.sleb128	3
      002CBF 01                   11443 	.db	1
      002CC0 09                   11444 	.db	9
      002CC1 00 1E                11445 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1169-Sstm8s_tim1$TIM1_CCPreloadControl$1161
      002CC3 03                   11446 	.db	3
      002CC4 05                   11447 	.sleb128	5
      002CC5 01                   11448 	.db	1
      002CC6 09                   11449 	.db	9
      002CC7 00 03                11450 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1170-Sstm8s_tim1$TIM1_CCPreloadControl$1169
      002CC9 03                   11451 	.db	3
      002CCA 7E                   11452 	.sleb128	-2
      002CCB 01                   11453 	.db	1
      002CCC 09                   11454 	.db	9
      002CCD 00 07                11455 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1172-Sstm8s_tim1$TIM1_CCPreloadControl$1170
      002CCF 03                   11456 	.db	3
      002CD0 02                   11457 	.sleb128	2
      002CD1 01                   11458 	.db	1
      002CD2 09                   11459 	.db	9
      002CD3 00 08                11460 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1175-Sstm8s_tim1$TIM1_CCPreloadControl$1172
      002CD5 03                   11461 	.db	3
      002CD6 04                   11462 	.sleb128	4
      002CD7 01                   11463 	.db	1
      002CD8 09                   11464 	.db	9
      002CD9 00 05                11465 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1177-Sstm8s_tim1$TIM1_CCPreloadControl$1175
      002CDB 03                   11466 	.db	3
      002CDC 02                   11467 	.sleb128	2
      002CDD 01                   11468 	.db	1
      002CDE 09                   11469 	.db	9
      002CDF 00 01                11470 	.dw	1+Sstm8s_tim1$TIM1_CCPreloadControl$1178-Sstm8s_tim1$TIM1_CCPreloadControl$1177
      002CE1 00                   11471 	.db	0
      002CE2 01                   11472 	.uleb128	1
      002CE3 01                   11473 	.db	1
      002CE4 00                   11474 	.db	0
      002CE5 05                   11475 	.uleb128	5
      002CE6 02                   11476 	.db	2
      002CE7 00 00 B2 CD          11477 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1180)
      002CEB 03                   11478 	.db	3
      002CEC B4 09                11479 	.sleb128	1204
      002CEE 01                   11480 	.db	1
      002CEF 09                   11481 	.db	9
      002CF0 00 00                11482 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1182-Sstm8s_tim1$TIM1_OC1PreloadConfig$1180
      002CF2 03                   11483 	.db	3
      002CF3 03                   11484 	.sleb128	3
      002CF4 01                   11485 	.db	1
      002CF5 09                   11486 	.db	9
      002CF6 00 1E                11487 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1190-Sstm8s_tim1$TIM1_OC1PreloadConfig$1182
      002CF8 03                   11488 	.db	3
      002CF9 05                   11489 	.sleb128	5
      002CFA 01                   11490 	.db	1
      002CFB 09                   11491 	.db	9
      002CFC 00 03                11492 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1191-Sstm8s_tim1$TIM1_OC1PreloadConfig$1190
      002CFE 03                   11493 	.db	3
      002CFF 7E                   11494 	.sleb128	-2
      002D00 01                   11495 	.db	1
      002D01 09                   11496 	.db	9
      002D02 00 07                11497 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1193-Sstm8s_tim1$TIM1_OC1PreloadConfig$1191
      002D04 03                   11498 	.db	3
      002D05 02                   11499 	.sleb128	2
      002D06 01                   11500 	.db	1
      002D07 09                   11501 	.db	9
      002D08 00 08                11502 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1196-Sstm8s_tim1$TIM1_OC1PreloadConfig$1193
      002D0A 03                   11503 	.db	3
      002D0B 04                   11504 	.sleb128	4
      002D0C 01                   11505 	.db	1
      002D0D 09                   11506 	.db	9
      002D0E 00 05                11507 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1198-Sstm8s_tim1$TIM1_OC1PreloadConfig$1196
      002D10 03                   11508 	.db	3
      002D11 02                   11509 	.sleb128	2
      002D12 01                   11510 	.db	1
      002D13 09                   11511 	.db	9
      002D14 00 01                11512 	.dw	1+Sstm8s_tim1$TIM1_OC1PreloadConfig$1199-Sstm8s_tim1$TIM1_OC1PreloadConfig$1198
      002D16 00                   11513 	.db	0
      002D17 01                   11514 	.uleb128	1
      002D18 01                   11515 	.db	1
      002D19 00                   11516 	.db	0
      002D1A 05                   11517 	.uleb128	5
      002D1B 02                   11518 	.db	2
      002D1C 00 00 B3 03          11519 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1201)
      002D20 03                   11520 	.db	3
      002D21 CA 09                11521 	.sleb128	1226
      002D23 01                   11522 	.db	1
      002D24 09                   11523 	.db	9
      002D25 00 00                11524 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1203-Sstm8s_tim1$TIM1_OC2PreloadConfig$1201
      002D27 03                   11525 	.db	3
      002D28 03                   11526 	.sleb128	3
      002D29 01                   11527 	.db	1
      002D2A 09                   11528 	.db	9
      002D2B 00 1E                11529 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1211-Sstm8s_tim1$TIM1_OC2PreloadConfig$1203
      002D2D 03                   11530 	.db	3
      002D2E 05                   11531 	.sleb128	5
      002D2F 01                   11532 	.db	1
      002D30 09                   11533 	.db	9
      002D31 00 03                11534 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1212-Sstm8s_tim1$TIM1_OC2PreloadConfig$1211
      002D33 03                   11535 	.db	3
      002D34 7E                   11536 	.sleb128	-2
      002D35 01                   11537 	.db	1
      002D36 09                   11538 	.db	9
      002D37 00 07                11539 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1214-Sstm8s_tim1$TIM1_OC2PreloadConfig$1212
      002D39 03                   11540 	.db	3
      002D3A 02                   11541 	.sleb128	2
      002D3B 01                   11542 	.db	1
      002D3C 09                   11543 	.db	9
      002D3D 00 08                11544 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1217-Sstm8s_tim1$TIM1_OC2PreloadConfig$1214
      002D3F 03                   11545 	.db	3
      002D40 04                   11546 	.sleb128	4
      002D41 01                   11547 	.db	1
      002D42 09                   11548 	.db	9
      002D43 00 05                11549 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1219-Sstm8s_tim1$TIM1_OC2PreloadConfig$1217
      002D45 03                   11550 	.db	3
      002D46 02                   11551 	.sleb128	2
      002D47 01                   11552 	.db	1
      002D48 09                   11553 	.db	9
      002D49 00 01                11554 	.dw	1+Sstm8s_tim1$TIM1_OC2PreloadConfig$1220-Sstm8s_tim1$TIM1_OC2PreloadConfig$1219
      002D4B 00                   11555 	.db	0
      002D4C 01                   11556 	.uleb128	1
      002D4D 01                   11557 	.db	1
      002D4E 00                   11558 	.db	0
      002D4F 05                   11559 	.uleb128	5
      002D50 02                   11560 	.db	2
      002D51 00 00 B3 39          11561 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1222)
      002D55 03                   11562 	.db	3
      002D56 E0 09                11563 	.sleb128	1248
      002D58 01                   11564 	.db	1
      002D59 09                   11565 	.db	9
      002D5A 00 00                11566 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1224-Sstm8s_tim1$TIM1_OC3PreloadConfig$1222
      002D5C 03                   11567 	.db	3
      002D5D 03                   11568 	.sleb128	3
      002D5E 01                   11569 	.db	1
      002D5F 09                   11570 	.db	9
      002D60 00 1E                11571 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1232-Sstm8s_tim1$TIM1_OC3PreloadConfig$1224
      002D62 03                   11572 	.db	3
      002D63 05                   11573 	.sleb128	5
      002D64 01                   11574 	.db	1
      002D65 09                   11575 	.db	9
      002D66 00 03                11576 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1233-Sstm8s_tim1$TIM1_OC3PreloadConfig$1232
      002D68 03                   11577 	.db	3
      002D69 7E                   11578 	.sleb128	-2
      002D6A 01                   11579 	.db	1
      002D6B 09                   11580 	.db	9
      002D6C 00 07                11581 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1235-Sstm8s_tim1$TIM1_OC3PreloadConfig$1233
      002D6E 03                   11582 	.db	3
      002D6F 02                   11583 	.sleb128	2
      002D70 01                   11584 	.db	1
      002D71 09                   11585 	.db	9
      002D72 00 08                11586 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1238-Sstm8s_tim1$TIM1_OC3PreloadConfig$1235
      002D74 03                   11587 	.db	3
      002D75 04                   11588 	.sleb128	4
      002D76 01                   11589 	.db	1
      002D77 09                   11590 	.db	9
      002D78 00 05                11591 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1240-Sstm8s_tim1$TIM1_OC3PreloadConfig$1238
      002D7A 03                   11592 	.db	3
      002D7B 02                   11593 	.sleb128	2
      002D7C 01                   11594 	.db	1
      002D7D 09                   11595 	.db	9
      002D7E 00 01                11596 	.dw	1+Sstm8s_tim1$TIM1_OC3PreloadConfig$1241-Sstm8s_tim1$TIM1_OC3PreloadConfig$1240
      002D80 00                   11597 	.db	0
      002D81 01                   11598 	.uleb128	1
      002D82 01                   11599 	.db	1
      002D83 00                   11600 	.db	0
      002D84 05                   11601 	.uleb128	5
      002D85 02                   11602 	.db	2
      002D86 00 00 B3 6F          11603 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1243)
      002D8A 03                   11604 	.db	3
      002D8B F6 09                11605 	.sleb128	1270
      002D8D 01                   11606 	.db	1
      002D8E 09                   11607 	.db	9
      002D8F 00 00                11608 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1245-Sstm8s_tim1$TIM1_OC4PreloadConfig$1243
      002D91 03                   11609 	.db	3
      002D92 03                   11610 	.sleb128	3
      002D93 01                   11611 	.db	1
      002D94 09                   11612 	.db	9
      002D95 00 1E                11613 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1253-Sstm8s_tim1$TIM1_OC4PreloadConfig$1245
      002D97 03                   11614 	.db	3
      002D98 05                   11615 	.sleb128	5
      002D99 01                   11616 	.db	1
      002D9A 09                   11617 	.db	9
      002D9B 00 03                11618 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1254-Sstm8s_tim1$TIM1_OC4PreloadConfig$1253
      002D9D 03                   11619 	.db	3
      002D9E 7E                   11620 	.sleb128	-2
      002D9F 01                   11621 	.db	1
      002DA0 09                   11622 	.db	9
      002DA1 00 07                11623 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1256-Sstm8s_tim1$TIM1_OC4PreloadConfig$1254
      002DA3 03                   11624 	.db	3
      002DA4 02                   11625 	.sleb128	2
      002DA5 01                   11626 	.db	1
      002DA6 09                   11627 	.db	9
      002DA7 00 08                11628 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1259-Sstm8s_tim1$TIM1_OC4PreloadConfig$1256
      002DA9 03                   11629 	.db	3
      002DAA 04                   11630 	.sleb128	4
      002DAB 01                   11631 	.db	1
      002DAC 09                   11632 	.db	9
      002DAD 00 05                11633 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1261-Sstm8s_tim1$TIM1_OC4PreloadConfig$1259
      002DAF 03                   11634 	.db	3
      002DB0 02                   11635 	.sleb128	2
      002DB1 01                   11636 	.db	1
      002DB2 09                   11637 	.db	9
      002DB3 00 01                11638 	.dw	1+Sstm8s_tim1$TIM1_OC4PreloadConfig$1262-Sstm8s_tim1$TIM1_OC4PreloadConfig$1261
      002DB5 00                   11639 	.db	0
      002DB6 01                   11640 	.uleb128	1
      002DB7 01                   11641 	.db	1
      002DB8 00                   11642 	.db	0
      002DB9 05                   11643 	.uleb128	5
      002DBA 02                   11644 	.db	2
      002DBB 00 00 B3 A5          11645 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1264)
      002DBF 03                   11646 	.db	3
      002DC0 8C 0A                11647 	.sleb128	1292
      002DC2 01                   11648 	.db	1
      002DC3 09                   11649 	.db	9
      002DC4 00 00                11650 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1266-Sstm8s_tim1$TIM1_OC1FastConfig$1264
      002DC6 03                   11651 	.db	3
      002DC7 03                   11652 	.sleb128	3
      002DC8 01                   11653 	.db	1
      002DC9 09                   11654 	.db	9
      002DCA 00 1E                11655 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1274-Sstm8s_tim1$TIM1_OC1FastConfig$1266
      002DCC 03                   11656 	.db	3
      002DCD 05                   11657 	.sleb128	5
      002DCE 01                   11658 	.db	1
      002DCF 09                   11659 	.db	9
      002DD0 00 03                11660 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1275-Sstm8s_tim1$TIM1_OC1FastConfig$1274
      002DD2 03                   11661 	.db	3
      002DD3 7E                   11662 	.sleb128	-2
      002DD4 01                   11663 	.db	1
      002DD5 09                   11664 	.db	9
      002DD6 00 07                11665 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1277-Sstm8s_tim1$TIM1_OC1FastConfig$1275
      002DD8 03                   11666 	.db	3
      002DD9 02                   11667 	.sleb128	2
      002DDA 01                   11668 	.db	1
      002DDB 09                   11669 	.db	9
      002DDC 00 08                11670 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1280-Sstm8s_tim1$TIM1_OC1FastConfig$1277
      002DDE 03                   11671 	.db	3
      002DDF 04                   11672 	.sleb128	4
      002DE0 01                   11673 	.db	1
      002DE1 09                   11674 	.db	9
      002DE2 00 05                11675 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1282-Sstm8s_tim1$TIM1_OC1FastConfig$1280
      002DE4 03                   11676 	.db	3
      002DE5 02                   11677 	.sleb128	2
      002DE6 01                   11678 	.db	1
      002DE7 09                   11679 	.db	9
      002DE8 00 01                11680 	.dw	1+Sstm8s_tim1$TIM1_OC1FastConfig$1283-Sstm8s_tim1$TIM1_OC1FastConfig$1282
      002DEA 00                   11681 	.db	0
      002DEB 01                   11682 	.uleb128	1
      002DEC 01                   11683 	.db	1
      002DED 00                   11684 	.db	0
      002DEE 05                   11685 	.uleb128	5
      002DEF 02                   11686 	.db	2
      002DF0 00 00 B3 DB          11687 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1285)
      002DF4 03                   11688 	.db	3
      002DF5 A2 0A                11689 	.sleb128	1314
      002DF7 01                   11690 	.db	1
      002DF8 09                   11691 	.db	9
      002DF9 00 00                11692 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1287-Sstm8s_tim1$TIM1_OC2FastConfig$1285
      002DFB 03                   11693 	.db	3
      002DFC 03                   11694 	.sleb128	3
      002DFD 01                   11695 	.db	1
      002DFE 09                   11696 	.db	9
      002DFF 00 1E                11697 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1295-Sstm8s_tim1$TIM1_OC2FastConfig$1287
      002E01 03                   11698 	.db	3
      002E02 05                   11699 	.sleb128	5
      002E03 01                   11700 	.db	1
      002E04 09                   11701 	.db	9
      002E05 00 03                11702 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1296-Sstm8s_tim1$TIM1_OC2FastConfig$1295
      002E07 03                   11703 	.db	3
      002E08 7E                   11704 	.sleb128	-2
      002E09 01                   11705 	.db	1
      002E0A 09                   11706 	.db	9
      002E0B 00 07                11707 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1298-Sstm8s_tim1$TIM1_OC2FastConfig$1296
      002E0D 03                   11708 	.db	3
      002E0E 02                   11709 	.sleb128	2
      002E0F 01                   11710 	.db	1
      002E10 09                   11711 	.db	9
      002E11 00 08                11712 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1301-Sstm8s_tim1$TIM1_OC2FastConfig$1298
      002E13 03                   11713 	.db	3
      002E14 04                   11714 	.sleb128	4
      002E15 01                   11715 	.db	1
      002E16 09                   11716 	.db	9
      002E17 00 05                11717 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1303-Sstm8s_tim1$TIM1_OC2FastConfig$1301
      002E19 03                   11718 	.db	3
      002E1A 02                   11719 	.sleb128	2
      002E1B 01                   11720 	.db	1
      002E1C 09                   11721 	.db	9
      002E1D 00 01                11722 	.dw	1+Sstm8s_tim1$TIM1_OC2FastConfig$1304-Sstm8s_tim1$TIM1_OC2FastConfig$1303
      002E1F 00                   11723 	.db	0
      002E20 01                   11724 	.uleb128	1
      002E21 01                   11725 	.db	1
      002E22 00                   11726 	.db	0
      002E23 05                   11727 	.uleb128	5
      002E24 02                   11728 	.db	2
      002E25 00 00 B4 11          11729 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1306)
      002E29 03                   11730 	.db	3
      002E2A B8 0A                11731 	.sleb128	1336
      002E2C 01                   11732 	.db	1
      002E2D 09                   11733 	.db	9
      002E2E 00 00                11734 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1308-Sstm8s_tim1$TIM1_OC3FastConfig$1306
      002E30 03                   11735 	.db	3
      002E31 03                   11736 	.sleb128	3
      002E32 01                   11737 	.db	1
      002E33 09                   11738 	.db	9
      002E34 00 1E                11739 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1316-Sstm8s_tim1$TIM1_OC3FastConfig$1308
      002E36 03                   11740 	.db	3
      002E37 05                   11741 	.sleb128	5
      002E38 01                   11742 	.db	1
      002E39 09                   11743 	.db	9
      002E3A 00 03                11744 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1317-Sstm8s_tim1$TIM1_OC3FastConfig$1316
      002E3C 03                   11745 	.db	3
      002E3D 7E                   11746 	.sleb128	-2
      002E3E 01                   11747 	.db	1
      002E3F 09                   11748 	.db	9
      002E40 00 07                11749 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1319-Sstm8s_tim1$TIM1_OC3FastConfig$1317
      002E42 03                   11750 	.db	3
      002E43 02                   11751 	.sleb128	2
      002E44 01                   11752 	.db	1
      002E45 09                   11753 	.db	9
      002E46 00 08                11754 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1322-Sstm8s_tim1$TIM1_OC3FastConfig$1319
      002E48 03                   11755 	.db	3
      002E49 04                   11756 	.sleb128	4
      002E4A 01                   11757 	.db	1
      002E4B 09                   11758 	.db	9
      002E4C 00 05                11759 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1324-Sstm8s_tim1$TIM1_OC3FastConfig$1322
      002E4E 03                   11760 	.db	3
      002E4F 02                   11761 	.sleb128	2
      002E50 01                   11762 	.db	1
      002E51 09                   11763 	.db	9
      002E52 00 01                11764 	.dw	1+Sstm8s_tim1$TIM1_OC3FastConfig$1325-Sstm8s_tim1$TIM1_OC3FastConfig$1324
      002E54 00                   11765 	.db	0
      002E55 01                   11766 	.uleb128	1
      002E56 01                   11767 	.db	1
      002E57 00                   11768 	.db	0
      002E58 05                   11769 	.uleb128	5
      002E59 02                   11770 	.db	2
      002E5A 00 00 B4 47          11771 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1327)
      002E5E 03                   11772 	.db	3
      002E5F CE 0A                11773 	.sleb128	1358
      002E61 01                   11774 	.db	1
      002E62 09                   11775 	.db	9
      002E63 00 00                11776 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1329-Sstm8s_tim1$TIM1_OC4FastConfig$1327
      002E65 03                   11777 	.db	3
      002E66 03                   11778 	.sleb128	3
      002E67 01                   11779 	.db	1
      002E68 09                   11780 	.db	9
      002E69 00 1E                11781 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1337-Sstm8s_tim1$TIM1_OC4FastConfig$1329
      002E6B 03                   11782 	.db	3
      002E6C 05                   11783 	.sleb128	5
      002E6D 01                   11784 	.db	1
      002E6E 09                   11785 	.db	9
      002E6F 00 03                11786 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1338-Sstm8s_tim1$TIM1_OC4FastConfig$1337
      002E71 03                   11787 	.db	3
      002E72 7E                   11788 	.sleb128	-2
      002E73 01                   11789 	.db	1
      002E74 09                   11790 	.db	9
      002E75 00 07                11791 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1340-Sstm8s_tim1$TIM1_OC4FastConfig$1338
      002E77 03                   11792 	.db	3
      002E78 02                   11793 	.sleb128	2
      002E79 01                   11794 	.db	1
      002E7A 09                   11795 	.db	9
      002E7B 00 08                11796 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1343-Sstm8s_tim1$TIM1_OC4FastConfig$1340
      002E7D 03                   11797 	.db	3
      002E7E 04                   11798 	.sleb128	4
      002E7F 01                   11799 	.db	1
      002E80 09                   11800 	.db	9
      002E81 00 05                11801 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1345-Sstm8s_tim1$TIM1_OC4FastConfig$1343
      002E83 03                   11802 	.db	3
      002E84 02                   11803 	.sleb128	2
      002E85 01                   11804 	.db	1
      002E86 09                   11805 	.db	9
      002E87 00 01                11806 	.dw	1+Sstm8s_tim1$TIM1_OC4FastConfig$1346-Sstm8s_tim1$TIM1_OC4FastConfig$1345
      002E89 00                   11807 	.db	0
      002E8A 01                   11808 	.uleb128	1
      002E8B 01                   11809 	.db	1
      002E8C 00                   11810 	.db	0
      002E8D 05                   11811 	.uleb128	5
      002E8E 02                   11812 	.db	2
      002E8F 00 00 B4 7D          11813 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1348)
      002E93 03                   11814 	.db	3
      002E94 EC 0A                11815 	.sleb128	1388
      002E96 01                   11816 	.db	1
      002E97 09                   11817 	.db	9
      002E98 00 00                11818 	.dw	Sstm8s_tim1$TIM1_GenerateEvent$1350-Sstm8s_tim1$TIM1_GenerateEvent$1348
      002E9A 03                   11819 	.db	3
      002E9B 03                   11820 	.sleb128	3
      002E9C 01                   11821 	.db	1
      002E9D 09                   11822 	.db	9
      002E9E 00 16                11823 	.dw	Sstm8s_tim1$TIM1_GenerateEvent$1357-Sstm8s_tim1$TIM1_GenerateEvent$1350
      002EA0 03                   11824 	.db	3
      002EA1 03                   11825 	.sleb128	3
      002EA2 01                   11826 	.db	1
      002EA3 09                   11827 	.db	9
      002EA4 00 06                11828 	.dw	Sstm8s_tim1$TIM1_GenerateEvent$1358-Sstm8s_tim1$TIM1_GenerateEvent$1357
      002EA6 03                   11829 	.db	3
      002EA7 01                   11830 	.sleb128	1
      002EA8 01                   11831 	.db	1
      002EA9 09                   11832 	.db	9
      002EAA 00 01                11833 	.dw	1+Sstm8s_tim1$TIM1_GenerateEvent$1359-Sstm8s_tim1$TIM1_GenerateEvent$1358
      002EAC 00                   11834 	.db	0
      002EAD 01                   11835 	.uleb128	1
      002EAE 01                   11836 	.db	1
      002EAF 00                   11837 	.db	0
      002EB0 05                   11838 	.uleb128	5
      002EB1 02                   11839 	.db	2
      002EB2 00 00 B4 9A          11840 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1361)
      002EB6 03                   11841 	.db	3
      002EB7 FD 0A                11842 	.sleb128	1405
      002EB9 01                   11843 	.db	1
      002EBA 09                   11844 	.db	9
      002EBB 00 00                11845 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1363-Sstm8s_tim1$TIM1_OC1PolarityConfig$1361
      002EBD 03                   11846 	.db	3
      002EBE 03                   11847 	.sleb128	3
      002EBF 01                   11848 	.db	1
      002EC0 09                   11849 	.db	9
      002EC1 00 1F                11850 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1371-Sstm8s_tim1$TIM1_OC1PolarityConfig$1363
      002EC3 03                   11851 	.db	3
      002EC4 05                   11852 	.sleb128	5
      002EC5 01                   11853 	.db	1
      002EC6 09                   11854 	.db	9
      002EC7 00 03                11855 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1372-Sstm8s_tim1$TIM1_OC1PolarityConfig$1371
      002EC9 03                   11856 	.db	3
      002ECA 7E                   11857 	.sleb128	-2
      002ECB 01                   11858 	.db	1
      002ECC 09                   11859 	.db	9
      002ECD 00 07                11860 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1374-Sstm8s_tim1$TIM1_OC1PolarityConfig$1372
      002ECF 03                   11861 	.db	3
      002ED0 02                   11862 	.sleb128	2
      002ED1 01                   11863 	.db	1
      002ED2 09                   11864 	.db	9
      002ED3 00 08                11865 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1377-Sstm8s_tim1$TIM1_OC1PolarityConfig$1374
      002ED5 03                   11866 	.db	3
      002ED6 04                   11867 	.sleb128	4
      002ED7 01                   11868 	.db	1
      002ED8 09                   11869 	.db	9
      002ED9 00 05                11870 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1379-Sstm8s_tim1$TIM1_OC1PolarityConfig$1377
      002EDB 03                   11871 	.db	3
      002EDC 02                   11872 	.sleb128	2
      002EDD 01                   11873 	.db	1
      002EDE 09                   11874 	.db	9
      002EDF 00 01                11875 	.dw	1+Sstm8s_tim1$TIM1_OC1PolarityConfig$1380-Sstm8s_tim1$TIM1_OC1PolarityConfig$1379
      002EE1 00                   11876 	.db	0
      002EE2 01                   11877 	.uleb128	1
      002EE3 01                   11878 	.db	1
      002EE4 00                   11879 	.db	0
      002EE5 05                   11880 	.uleb128	5
      002EE6 02                   11881 	.db	2
      002EE7 00 00 B4 D1          11882 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1382)
      002EEB 03                   11883 	.db	3
      002EEC 95 0B                11884 	.sleb128	1429
      002EEE 01                   11885 	.db	1
      002EEF 09                   11886 	.db	9
      002EF0 00 00                11887 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1384-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1382
      002EF2 03                   11888 	.db	3
      002EF3 03                   11889 	.sleb128	3
      002EF4 01                   11890 	.db	1
      002EF5 09                   11891 	.db	9
      002EF6 00 1F                11892 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1392-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1384
      002EF8 03                   11893 	.db	3
      002EF9 05                   11894 	.sleb128	5
      002EFA 01                   11895 	.db	1
      002EFB 09                   11896 	.db	9
      002EFC 00 03                11897 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1393-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1392
      002EFE 03                   11898 	.db	3
      002EFF 7E                   11899 	.sleb128	-2
      002F00 01                   11900 	.db	1
      002F01 09                   11901 	.db	9
      002F02 00 07                11902 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1395-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1393
      002F04 03                   11903 	.db	3
      002F05 02                   11904 	.sleb128	2
      002F06 01                   11905 	.db	1
      002F07 09                   11906 	.db	9
      002F08 00 08                11907 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1398-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1395
      002F0A 03                   11908 	.db	3
      002F0B 04                   11909 	.sleb128	4
      002F0C 01                   11910 	.db	1
      002F0D 09                   11911 	.db	9
      002F0E 00 05                11912 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1400-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1398
      002F10 03                   11913 	.db	3
      002F11 02                   11914 	.sleb128	2
      002F12 01                   11915 	.db	1
      002F13 09                   11916 	.db	9
      002F14 00 01                11917 	.dw	1+Sstm8s_tim1$TIM1_OC1NPolarityConfig$1401-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1400
      002F16 00                   11918 	.db	0
      002F17 01                   11919 	.uleb128	1
      002F18 01                   11920 	.db	1
      002F19 00                   11921 	.db	0
      002F1A 05                   11922 	.uleb128	5
      002F1B 02                   11923 	.db	2
      002F1C 00 00 B5 08          11924 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1403)
      002F20 03                   11925 	.db	3
      002F21 AD 0B                11926 	.sleb128	1453
      002F23 01                   11927 	.db	1
      002F24 09                   11928 	.db	9
      002F25 00 00                11929 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1405-Sstm8s_tim1$TIM1_OC2PolarityConfig$1403
      002F27 03                   11930 	.db	3
      002F28 03                   11931 	.sleb128	3
      002F29 01                   11932 	.db	1
      002F2A 09                   11933 	.db	9
      002F2B 00 1F                11934 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1413-Sstm8s_tim1$TIM1_OC2PolarityConfig$1405
      002F2D 03                   11935 	.db	3
      002F2E 05                   11936 	.sleb128	5
      002F2F 01                   11937 	.db	1
      002F30 09                   11938 	.db	9
      002F31 00 03                11939 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1414-Sstm8s_tim1$TIM1_OC2PolarityConfig$1413
      002F33 03                   11940 	.db	3
      002F34 7E                   11941 	.sleb128	-2
      002F35 01                   11942 	.db	1
      002F36 09                   11943 	.db	9
      002F37 00 07                11944 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1416-Sstm8s_tim1$TIM1_OC2PolarityConfig$1414
      002F39 03                   11945 	.db	3
      002F3A 02                   11946 	.sleb128	2
      002F3B 01                   11947 	.db	1
      002F3C 09                   11948 	.db	9
      002F3D 00 08                11949 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1419-Sstm8s_tim1$TIM1_OC2PolarityConfig$1416
      002F3F 03                   11950 	.db	3
      002F40 04                   11951 	.sleb128	4
      002F41 01                   11952 	.db	1
      002F42 09                   11953 	.db	9
      002F43 00 05                11954 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1421-Sstm8s_tim1$TIM1_OC2PolarityConfig$1419
      002F45 03                   11955 	.db	3
      002F46 02                   11956 	.sleb128	2
      002F47 01                   11957 	.db	1
      002F48 09                   11958 	.db	9
      002F49 00 01                11959 	.dw	1+Sstm8s_tim1$TIM1_OC2PolarityConfig$1422-Sstm8s_tim1$TIM1_OC2PolarityConfig$1421
      002F4B 00                   11960 	.db	0
      002F4C 01                   11961 	.uleb128	1
      002F4D 01                   11962 	.db	1
      002F4E 00                   11963 	.db	0
      002F4F 05                   11964 	.uleb128	5
      002F50 02                   11965 	.db	2
      002F51 00 00 B5 3F          11966 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1424)
      002F55 03                   11967 	.db	3
      002F56 C5 0B                11968 	.sleb128	1477
      002F58 01                   11969 	.db	1
      002F59 09                   11970 	.db	9
      002F5A 00 00                11971 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1426-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1424
      002F5C 03                   11972 	.db	3
      002F5D 03                   11973 	.sleb128	3
      002F5E 01                   11974 	.db	1
      002F5F 09                   11975 	.db	9
      002F60 00 1F                11976 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1434-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1426
      002F62 03                   11977 	.db	3
      002F63 05                   11978 	.sleb128	5
      002F64 01                   11979 	.db	1
      002F65 09                   11980 	.db	9
      002F66 00 03                11981 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1435-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1434
      002F68 03                   11982 	.db	3
      002F69 7E                   11983 	.sleb128	-2
      002F6A 01                   11984 	.db	1
      002F6B 09                   11985 	.db	9
      002F6C 00 07                11986 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1437-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1435
      002F6E 03                   11987 	.db	3
      002F6F 02                   11988 	.sleb128	2
      002F70 01                   11989 	.db	1
      002F71 09                   11990 	.db	9
      002F72 00 08                11991 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1440-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1437
      002F74 03                   11992 	.db	3
      002F75 04                   11993 	.sleb128	4
      002F76 01                   11994 	.db	1
      002F77 09                   11995 	.db	9
      002F78 00 05                11996 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1442-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1440
      002F7A 03                   11997 	.db	3
      002F7B 02                   11998 	.sleb128	2
      002F7C 01                   11999 	.db	1
      002F7D 09                   12000 	.db	9
      002F7E 00 01                12001 	.dw	1+Sstm8s_tim1$TIM1_OC2NPolarityConfig$1443-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1442
      002F80 00                   12002 	.db	0
      002F81 01                   12003 	.uleb128	1
      002F82 01                   12004 	.db	1
      002F83 00                   12005 	.db	0
      002F84 05                   12006 	.uleb128	5
      002F85 02                   12007 	.db	2
      002F86 00 00 B5 76          12008 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1445)
      002F8A 03                   12009 	.db	3
      002F8B DD 0B                12010 	.sleb128	1501
      002F8D 01                   12011 	.db	1
      002F8E 09                   12012 	.db	9
      002F8F 00 00                12013 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1447-Sstm8s_tim1$TIM1_OC3PolarityConfig$1445
      002F91 03                   12014 	.db	3
      002F92 03                   12015 	.sleb128	3
      002F93 01                   12016 	.db	1
      002F94 09                   12017 	.db	9
      002F95 00 1F                12018 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1455-Sstm8s_tim1$TIM1_OC3PolarityConfig$1447
      002F97 03                   12019 	.db	3
      002F98 05                   12020 	.sleb128	5
      002F99 01                   12021 	.db	1
      002F9A 09                   12022 	.db	9
      002F9B 00 03                12023 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1456-Sstm8s_tim1$TIM1_OC3PolarityConfig$1455
      002F9D 03                   12024 	.db	3
      002F9E 7E                   12025 	.sleb128	-2
      002F9F 01                   12026 	.db	1
      002FA0 09                   12027 	.db	9
      002FA1 00 07                12028 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1458-Sstm8s_tim1$TIM1_OC3PolarityConfig$1456
      002FA3 03                   12029 	.db	3
      002FA4 02                   12030 	.sleb128	2
      002FA5 01                   12031 	.db	1
      002FA6 09                   12032 	.db	9
      002FA7 00 08                12033 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1461-Sstm8s_tim1$TIM1_OC3PolarityConfig$1458
      002FA9 03                   12034 	.db	3
      002FAA 04                   12035 	.sleb128	4
      002FAB 01                   12036 	.db	1
      002FAC 09                   12037 	.db	9
      002FAD 00 05                12038 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1463-Sstm8s_tim1$TIM1_OC3PolarityConfig$1461
      002FAF 03                   12039 	.db	3
      002FB0 02                   12040 	.sleb128	2
      002FB1 01                   12041 	.db	1
      002FB2 09                   12042 	.db	9
      002FB3 00 01                12043 	.dw	1+Sstm8s_tim1$TIM1_OC3PolarityConfig$1464-Sstm8s_tim1$TIM1_OC3PolarityConfig$1463
      002FB5 00                   12044 	.db	0
      002FB6 01                   12045 	.uleb128	1
      002FB7 01                   12046 	.db	1
      002FB8 00                   12047 	.db	0
      002FB9 05                   12048 	.uleb128	5
      002FBA 02                   12049 	.db	2
      002FBB 00 00 B5 AD          12050 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1466)
      002FBF 03                   12051 	.db	3
      002FC0 F6 0B                12052 	.sleb128	1526
      002FC2 01                   12053 	.db	1
      002FC3 09                   12054 	.db	9
      002FC4 00 00                12055 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1468-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1466
      002FC6 03                   12056 	.db	3
      002FC7 03                   12057 	.sleb128	3
      002FC8 01                   12058 	.db	1
      002FC9 09                   12059 	.db	9
      002FCA 00 1F                12060 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1476-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1468
      002FCC 03                   12061 	.db	3
      002FCD 05                   12062 	.sleb128	5
      002FCE 01                   12063 	.db	1
      002FCF 09                   12064 	.db	9
      002FD0 00 03                12065 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1477-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1476
      002FD2 03                   12066 	.db	3
      002FD3 7E                   12067 	.sleb128	-2
      002FD4 01                   12068 	.db	1
      002FD5 09                   12069 	.db	9
      002FD6 00 07                12070 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1479-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1477
      002FD8 03                   12071 	.db	3
      002FD9 02                   12072 	.sleb128	2
      002FDA 01                   12073 	.db	1
      002FDB 09                   12074 	.db	9
      002FDC 00 08                12075 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1482-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1479
      002FDE 03                   12076 	.db	3
      002FDF 04                   12077 	.sleb128	4
      002FE0 01                   12078 	.db	1
      002FE1 09                   12079 	.db	9
      002FE2 00 05                12080 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1484-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1482
      002FE4 03                   12081 	.db	3
      002FE5 02                   12082 	.sleb128	2
      002FE6 01                   12083 	.db	1
      002FE7 09                   12084 	.db	9
      002FE8 00 01                12085 	.dw	1+Sstm8s_tim1$TIM1_OC3NPolarityConfig$1485-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1484
      002FEA 00                   12086 	.db	0
      002FEB 01                   12087 	.uleb128	1
      002FEC 01                   12088 	.db	1
      002FED 00                   12089 	.db	0
      002FEE 05                   12090 	.uleb128	5
      002FEF 02                   12091 	.db	2
      002FF0 00 00 B5 E4          12092 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1487)
      002FF4 03                   12093 	.db	3
      002FF5 8E 0C                12094 	.sleb128	1550
      002FF7 01                   12095 	.db	1
      002FF8 09                   12096 	.db	9
      002FF9 00 00                12097 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1489-Sstm8s_tim1$TIM1_OC4PolarityConfig$1487
      002FFB 03                   12098 	.db	3
      002FFC 03                   12099 	.sleb128	3
      002FFD 01                   12100 	.db	1
      002FFE 09                   12101 	.db	9
      002FFF 00 1F                12102 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1497-Sstm8s_tim1$TIM1_OC4PolarityConfig$1489
      003001 03                   12103 	.db	3
      003002 05                   12104 	.sleb128	5
      003003 01                   12105 	.db	1
      003004 09                   12106 	.db	9
      003005 00 03                12107 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1498-Sstm8s_tim1$TIM1_OC4PolarityConfig$1497
      003007 03                   12108 	.db	3
      003008 7E                   12109 	.sleb128	-2
      003009 01                   12110 	.db	1
      00300A 09                   12111 	.db	9
      00300B 00 07                12112 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1500-Sstm8s_tim1$TIM1_OC4PolarityConfig$1498
      00300D 03                   12113 	.db	3
      00300E 02                   12114 	.sleb128	2
      00300F 01                   12115 	.db	1
      003010 09                   12116 	.db	9
      003011 00 08                12117 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1503-Sstm8s_tim1$TIM1_OC4PolarityConfig$1500
      003013 03                   12118 	.db	3
      003014 04                   12119 	.sleb128	4
      003015 01                   12120 	.db	1
      003016 09                   12121 	.db	9
      003017 00 05                12122 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1505-Sstm8s_tim1$TIM1_OC4PolarityConfig$1503
      003019 03                   12123 	.db	3
      00301A 02                   12124 	.sleb128	2
      00301B 01                   12125 	.db	1
      00301C 09                   12126 	.db	9
      00301D 00 01                12127 	.dw	1+Sstm8s_tim1$TIM1_OC4PolarityConfig$1506-Sstm8s_tim1$TIM1_OC4PolarityConfig$1505
      00301F 00                   12128 	.db	0
      003020 01                   12129 	.uleb128	1
      003021 01                   12130 	.db	1
      003022 00                   12131 	.db	0
      003023 05                   12132 	.uleb128	5
      003024 02                   12133 	.db	2
      003025 00 00 B6 1B          12134 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1508)
      003029 03                   12135 	.db	3
      00302A AA 0C                12136 	.sleb128	1578
      00302C 01                   12137 	.db	1
      00302D 09                   12138 	.db	9
      00302E 00 01                12139 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1511-Sstm8s_tim1$TIM1_CCxCmd$1508
      003030 03                   12140 	.db	3
      003031 03                   12141 	.sleb128	3
      003032 01                   12142 	.db	1
      003033 09                   12143 	.db	9
      003034 00 4A                12144 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1521-Sstm8s_tim1$TIM1_CCxCmd$1511
      003036 03                   12145 	.db	3
      003037 01                   12146 	.sleb128	1
      003038 01                   12147 	.db	1
      003039 09                   12148 	.db	9
      00303A 00 1E                12149 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1529-Sstm8s_tim1$TIM1_CCxCmd$1521
      00303C 03                   12150 	.db	3
      00303D 02                   12151 	.sleb128	2
      00303E 01                   12152 	.db	1
      00303F 09                   12153 	.db	9
      003040 00 07                12154 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1530-Sstm8s_tim1$TIM1_CCxCmd$1529
      003042 03                   12155 	.db	3
      003043 05                   12156 	.sleb128	5
      003044 01                   12157 	.db	1
      003045 09                   12158 	.db	9
      003046 00 03                12159 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1532-Sstm8s_tim1$TIM1_CCxCmd$1530
      003048 03                   12160 	.db	3
      003049 7E                   12161 	.sleb128	-2
      00304A 01                   12162 	.db	1
      00304B 09                   12163 	.db	9
      00304C 00 07                12164 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1534-Sstm8s_tim1$TIM1_CCxCmd$1532
      00304E 03                   12165 	.db	3
      00304F 02                   12166 	.sleb128	2
      003050 01                   12167 	.db	1
      003051 09                   12168 	.db	9
      003052 00 08                12169 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1537-Sstm8s_tim1$TIM1_CCxCmd$1534
      003054 03                   12170 	.db	3
      003055 04                   12171 	.sleb128	4
      003056 01                   12172 	.db	1
      003057 09                   12173 	.db	9
      003058 00 08                12174 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1539-Sstm8s_tim1$TIM1_CCxCmd$1537
      00305A 03                   12175 	.db	3
      00305B 04                   12176 	.sleb128	4
      00305C 01                   12177 	.db	1
      00305D 09                   12178 	.db	9
      00305E 00 08                12179 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1540-Sstm8s_tim1$TIM1_CCxCmd$1539
      003060 03                   12180 	.db	3
      003061 78                   12181 	.sleb128	-8
      003062 01                   12182 	.db	1
      003063 09                   12183 	.db	9
      003064 00 03                12184 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1542-Sstm8s_tim1$TIM1_CCxCmd$1540
      003066 03                   12185 	.db	3
      003067 0B                   12186 	.sleb128	11
      003068 01                   12187 	.db	1
      003069 09                   12188 	.db	9
      00306A 00 07                12189 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1544-Sstm8s_tim1$TIM1_CCxCmd$1542
      00306C 03                   12190 	.db	3
      00306D 02                   12191 	.sleb128	2
      00306E 01                   12192 	.db	1
      00306F 09                   12193 	.db	9
      003070 00 08                12194 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1547-Sstm8s_tim1$TIM1_CCxCmd$1544
      003072 03                   12195 	.db	3
      003073 04                   12196 	.sleb128	4
      003074 01                   12197 	.db	1
      003075 09                   12198 	.db	9
      003076 00 08                12199 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1549-Sstm8s_tim1$TIM1_CCxCmd$1547
      003078 03                   12200 	.db	3
      003079 08                   12201 	.sleb128	8
      00307A 01                   12202 	.db	1
      00307B 09                   12203 	.db	9
      00307C 00 03                12204 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1550-Sstm8s_tim1$TIM1_CCxCmd$1549
      00307E 03                   12205 	.db	3
      00307F 7B                   12206 	.sleb128	-5
      003080 01                   12207 	.db	1
      003081 09                   12208 	.db	9
      003082 00 0C                12209 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1552-Sstm8s_tim1$TIM1_CCxCmd$1550
      003084 03                   12210 	.db	3
      003085 03                   12211 	.sleb128	3
      003086 01                   12212 	.db	1
      003087 09                   12213 	.db	9
      003088 00 07                12214 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1554-Sstm8s_tim1$TIM1_CCxCmd$1552
      00308A 03                   12215 	.db	3
      00308B 02                   12216 	.sleb128	2
      00308C 01                   12217 	.db	1
      00308D 09                   12218 	.db	9
      00308E 00 08                12219 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1557-Sstm8s_tim1$TIM1_CCxCmd$1554
      003090 03                   12220 	.db	3
      003091 04                   12221 	.sleb128	4
      003092 01                   12222 	.db	1
      003093 09                   12223 	.db	9
      003094 00 08                12224 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1560-Sstm8s_tim1$TIM1_CCxCmd$1557
      003096 03                   12225 	.db	3
      003097 06                   12226 	.sleb128	6
      003098 01                   12227 	.db	1
      003099 09                   12228 	.db	9
      00309A 00 07                12229 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1562-Sstm8s_tim1$TIM1_CCxCmd$1560
      00309C 03                   12230 	.db	3
      00309D 02                   12231 	.sleb128	2
      00309E 01                   12232 	.db	1
      00309F 09                   12233 	.db	9
      0030A0 00 08                12234 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1565-Sstm8s_tim1$TIM1_CCxCmd$1562
      0030A2 03                   12235 	.db	3
      0030A3 04                   12236 	.sleb128	4
      0030A4 01                   12237 	.db	1
      0030A5 09                   12238 	.db	9
      0030A6 00 05                12239 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1567-Sstm8s_tim1$TIM1_CCxCmd$1565
      0030A8 03                   12240 	.db	3
      0030A9 03                   12241 	.sleb128	3
      0030AA 01                   12242 	.db	1
      0030AB 09                   12243 	.db	9
      0030AC 00 02                12244 	.dw	1+Sstm8s_tim1$TIM1_CCxCmd$1569-Sstm8s_tim1$TIM1_CCxCmd$1567
      0030AE 00                   12245 	.db	0
      0030AF 01                   12246 	.uleb128	1
      0030B0 01                   12247 	.db	1
      0030B1 00                   12248 	.db	0
      0030B2 05                   12249 	.uleb128	5
      0030B3 02                   12250 	.db	2
      0030B4 00 00 B7 03          12251 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1571)
      0030B8 03                   12252 	.db	3
      0030B9 EE 0C                12253 	.sleb128	1646
      0030BB 01                   12254 	.db	1
      0030BC 09                   12255 	.db	9
      0030BD 00 01                12256 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1574-Sstm8s_tim1$TIM1_CCxNCmd$1571
      0030BF 03                   12257 	.db	3
      0030C0 03                   12258 	.sleb128	3
      0030C1 01                   12259 	.db	1
      0030C2 09                   12260 	.db	9
      0030C3 00 34                12261 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1583-Sstm8s_tim1$TIM1_CCxNCmd$1574
      0030C5 03                   12262 	.db	3
      0030C6 01                   12263 	.sleb128	1
      0030C7 01                   12264 	.db	1
      0030C8 09                   12265 	.db	9
      0030C9 00 1E                12266 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1591-Sstm8s_tim1$TIM1_CCxNCmd$1583
      0030CB 03                   12267 	.db	3
      0030CC 02                   12268 	.sleb128	2
      0030CD 01                   12269 	.db	1
      0030CE 09                   12270 	.db	9
      0030CF 00 07                12271 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1592-Sstm8s_tim1$TIM1_CCxNCmd$1591
      0030D1 03                   12272 	.db	3
      0030D2 05                   12273 	.sleb128	5
      0030D3 01                   12274 	.db	1
      0030D4 09                   12275 	.db	9
      0030D5 00 03                12276 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1594-Sstm8s_tim1$TIM1_CCxNCmd$1592
      0030D7 03                   12277 	.db	3
      0030D8 7E                   12278 	.sleb128	-2
      0030D9 01                   12279 	.db	1
      0030DA 09                   12280 	.db	9
      0030DB 00 07                12281 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1596-Sstm8s_tim1$TIM1_CCxNCmd$1594
      0030DD 03                   12282 	.db	3
      0030DE 02                   12283 	.sleb128	2
      0030DF 01                   12284 	.db	1
      0030E0 09                   12285 	.db	9
      0030E1 00 08                12286 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1599-Sstm8s_tim1$TIM1_CCxNCmd$1596
      0030E3 03                   12287 	.db	3
      0030E4 04                   12288 	.sleb128	4
      0030E5 01                   12289 	.db	1
      0030E6 09                   12290 	.db	9
      0030E7 00 08                12291 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1601-Sstm8s_tim1$TIM1_CCxNCmd$1599
      0030E9 03                   12292 	.db	3
      0030EA 03                   12293 	.sleb128	3
      0030EB 01                   12294 	.db	1
      0030EC 09                   12295 	.db	9
      0030ED 00 08                12296 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1602-Sstm8s_tim1$TIM1_CCxNCmd$1601
      0030EF 03                   12297 	.db	3
      0030F0 79                   12298 	.sleb128	-7
      0030F1 01                   12299 	.db	1
      0030F2 09                   12300 	.db	9
      0030F3 00 03                12301 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1604-Sstm8s_tim1$TIM1_CCxNCmd$1602
      0030F5 03                   12302 	.db	3
      0030F6 0A                   12303 	.sleb128	10
      0030F7 01                   12304 	.db	1
      0030F8 09                   12305 	.db	9
      0030F9 00 07                12306 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1606-Sstm8s_tim1$TIM1_CCxNCmd$1604
      0030FB 03                   12307 	.db	3
      0030FC 02                   12308 	.sleb128	2
      0030FD 01                   12309 	.db	1
      0030FE 09                   12310 	.db	9
      0030FF 00 08                12311 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1609-Sstm8s_tim1$TIM1_CCxNCmd$1606
      003101 03                   12312 	.db	3
      003102 04                   12313 	.sleb128	4
      003103 01                   12314 	.db	1
      003104 09                   12315 	.db	9
      003105 00 08                12316 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1611-Sstm8s_tim1$TIM1_CCxNCmd$1609
      003107 03                   12317 	.db	3
      003108 08                   12318 	.sleb128	8
      003109 01                   12319 	.db	1
      00310A 09                   12320 	.db	9
      00310B 00 03                12321 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1613-Sstm8s_tim1$TIM1_CCxNCmd$1611
      00310D 03                   12322 	.db	3
      00310E 7E                   12323 	.sleb128	-2
      00310F 01                   12324 	.db	1
      003110 09                   12325 	.db	9
      003111 00 07                12326 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1615-Sstm8s_tim1$TIM1_CCxNCmd$1613
      003113 03                   12327 	.db	3
      003114 02                   12328 	.sleb128	2
      003115 01                   12329 	.db	1
      003116 09                   12330 	.db	9
      003117 00 08                12331 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1618-Sstm8s_tim1$TIM1_CCxNCmd$1615
      003119 03                   12332 	.db	3
      00311A 04                   12333 	.sleb128	4
      00311B 01                   12334 	.db	1
      00311C 09                   12335 	.db	9
      00311D 00 05                12336 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1620-Sstm8s_tim1$TIM1_CCxNCmd$1618
      00311F 03                   12337 	.db	3
      003120 03                   12338 	.sleb128	3
      003121 01                   12339 	.db	1
      003122 09                   12340 	.db	9
      003123 00 02                12341 	.dw	1+Sstm8s_tim1$TIM1_CCxNCmd$1622-Sstm8s_tim1$TIM1_CCxNCmd$1620
      003125 00                   12342 	.db	0
      003126 01                   12343 	.uleb128	1
      003127 01                   12344 	.db	1
      003128 00                   12345 	.db	0
      003129 05                   12346 	.uleb128	5
      00312A 02                   12347 	.db	2
      00312B 00 00 B7 B2          12348 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1624)
      00312F 03                   12349 	.db	3
      003130 AF 0D                12350 	.sleb128	1711
      003132 01                   12351 	.db	1
      003133 09                   12352 	.db	9
      003134 00 01                12353 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1627-Sstm8s_tim1$TIM1_SelectOCxM$1624
      003136 03                   12354 	.db	3
      003137 03                   12355 	.sleb128	3
      003138 01                   12356 	.db	1
      003139 09                   12357 	.db	9
      00313A 00 4A                12358 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1637-Sstm8s_tim1$TIM1_SelectOCxM$1627
      00313C 03                   12359 	.db	3
      00313D 01                   12360 	.sleb128	1
      00313E 01                   12361 	.db	1
      00313F 09                   12362 	.db	9
      003140 00 55                12363 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1651-Sstm8s_tim1$TIM1_SelectOCxM$1637
      003142 03                   12364 	.db	3
      003143 02                   12365 	.sleb128	2
      003144 01                   12366 	.db	1
      003145 09                   12367 	.db	9
      003146 00 07                12368 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1653-Sstm8s_tim1$TIM1_SelectOCxM$1651
      003148 03                   12369 	.db	3
      003149 03                   12370 	.sleb128	3
      00314A 01                   12371 	.db	1
      00314B 09                   12372 	.db	9
      00314C 00 08                12373 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1654-Sstm8s_tim1$TIM1_SelectOCxM$1653
      00314E 03                   12374 	.db	3
      00314F 03                   12375 	.sleb128	3
      003150 01                   12376 	.db	1
      003151 09                   12377 	.db	9
      003152 00 05                12378 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1655-Sstm8s_tim1$TIM1_SelectOCxM$1654
      003154 03                   12379 	.db	3
      003155 01                   12380 	.sleb128	1
      003156 01                   12381 	.db	1
      003157 09                   12382 	.db	9
      003158 00 08                12383 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1657-Sstm8s_tim1$TIM1_SelectOCxM$1655
      00315A 03                   12384 	.db	3
      00315B 02                   12385 	.sleb128	2
      00315C 01                   12386 	.db	1
      00315D 09                   12387 	.db	9
      00315E 00 08                12388 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1659-Sstm8s_tim1$TIM1_SelectOCxM$1657
      003160 03                   12389 	.db	3
      003161 03                   12390 	.sleb128	3
      003162 01                   12391 	.db	1
      003163 09                   12392 	.db	9
      003164 00 08                12393 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1660-Sstm8s_tim1$TIM1_SelectOCxM$1659
      003166 03                   12394 	.db	3
      003167 03                   12395 	.sleb128	3
      003168 01                   12396 	.db	1
      003169 09                   12397 	.db	9
      00316A 00 05                12398 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1661-Sstm8s_tim1$TIM1_SelectOCxM$1660
      00316C 03                   12399 	.db	3
      00316D 01                   12400 	.sleb128	1
      00316E 01                   12401 	.db	1
      00316F 09                   12402 	.db	9
      003170 00 08                12403 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1663-Sstm8s_tim1$TIM1_SelectOCxM$1661
      003172 03                   12404 	.db	3
      003173 05                   12405 	.sleb128	5
      003174 01                   12406 	.db	1
      003175 09                   12407 	.db	9
      003176 00 04                12408 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1664-Sstm8s_tim1$TIM1_SelectOCxM$1663
      003178 03                   12409 	.db	3
      003179 7D                   12410 	.sleb128	-3
      00317A 01                   12411 	.db	1
      00317B 09                   12412 	.db	9
      00317C 00 08                12413 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1666-Sstm8s_tim1$TIM1_SelectOCxM$1664
      00317E 03                   12414 	.db	3
      00317F 03                   12415 	.sleb128	3
      003180 01                   12416 	.db	1
      003181 09                   12417 	.db	9
      003182 00 06                12418 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1667-Sstm8s_tim1$TIM1_SelectOCxM$1666
      003184 03                   12419 	.db	3
      003185 03                   12420 	.sleb128	3
      003186 01                   12421 	.db	1
      003187 09                   12422 	.db	9
      003188 00 05                12423 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1668-Sstm8s_tim1$TIM1_SelectOCxM$1667
      00318A 03                   12424 	.db	3
      00318B 01                   12425 	.sleb128	1
      00318C 01                   12426 	.db	1
      00318D 09                   12427 	.db	9
      00318E 00 08                12428 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1671-Sstm8s_tim1$TIM1_SelectOCxM$1668
      003190 03                   12429 	.db	3
      003191 05                   12430 	.sleb128	5
      003192 01                   12431 	.db	1
      003193 09                   12432 	.db	9
      003194 00 06                12433 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1672-Sstm8s_tim1$TIM1_SelectOCxM$1671
      003196 03                   12434 	.db	3
      003197 03                   12435 	.sleb128	3
      003198 01                   12436 	.db	1
      003199 09                   12437 	.db	9
      00319A 00 05                12438 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1673-Sstm8s_tim1$TIM1_SelectOCxM$1672
      00319C 03                   12439 	.db	3
      00319D 01                   12440 	.sleb128	1
      00319E 01                   12441 	.db	1
      00319F 09                   12442 	.db	9
      0031A0 00 05                12443 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1675-Sstm8s_tim1$TIM1_SelectOCxM$1673
      0031A2 03                   12444 	.db	3
      0031A3 02                   12445 	.sleb128	2
      0031A4 01                   12446 	.db	1
      0031A5 09                   12447 	.db	9
      0031A6 00 02                12448 	.dw	1+Sstm8s_tim1$TIM1_SelectOCxM$1677-Sstm8s_tim1$TIM1_SelectOCxM$1675
      0031A8 00                   12449 	.db	0
      0031A9 01                   12450 	.uleb128	1
      0031AA 01                   12451 	.db	1
      0031AB 00                   12452 	.db	0
      0031AC 05                   12453 	.uleb128	5
      0031AD 02                   12454 	.db	2
      0031AE 00 00 B8 BC          12455 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$1679)
      0031B2 03                   12456 	.db	3
      0031B3 E1 0D                12457 	.sleb128	1761
      0031B5 01                   12458 	.db	1
      0031B6 09                   12459 	.db	9
      0031B7 00 00                12460 	.dw	Sstm8s_tim1$TIM1_SetCounter$1681-Sstm8s_tim1$TIM1_SetCounter$1679
      0031B9 03                   12461 	.db	3
      0031BA 03                   12462 	.sleb128	3
      0031BB 01                   12463 	.db	1
      0031BC 09                   12464 	.db	9
      0031BD 00 06                12465 	.dw	Sstm8s_tim1$TIM1_SetCounter$1682-Sstm8s_tim1$TIM1_SetCounter$1681
      0031BF 03                   12466 	.db	3
      0031C0 01                   12467 	.sleb128	1
      0031C1 01                   12468 	.db	1
      0031C2 09                   12469 	.db	9
      0031C3 00 05                12470 	.dw	Sstm8s_tim1$TIM1_SetCounter$1683-Sstm8s_tim1$TIM1_SetCounter$1682
      0031C5 03                   12471 	.db	3
      0031C6 01                   12472 	.sleb128	1
      0031C7 01                   12473 	.db	1
      0031C8 09                   12474 	.db	9
      0031C9 00 01                12475 	.dw	1+Sstm8s_tim1$TIM1_SetCounter$1684-Sstm8s_tim1$TIM1_SetCounter$1683
      0031CB 00                   12476 	.db	0
      0031CC 01                   12477 	.uleb128	1
      0031CD 01                   12478 	.db	1
      0031CE 00                   12479 	.db	0
      0031CF 05                   12480 	.uleb128	5
      0031D0 02                   12481 	.db	2
      0031D1 00 00 B8 C8          12482 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$1686)
      0031D5 03                   12483 	.db	3
      0031D6 EE 0D                12484 	.sleb128	1774
      0031D8 01                   12485 	.db	1
      0031D9 09                   12486 	.db	9
      0031DA 00 00                12487 	.dw	Sstm8s_tim1$TIM1_SetAutoreload$1688-Sstm8s_tim1$TIM1_SetAutoreload$1686
      0031DC 03                   12488 	.db	3
      0031DD 03                   12489 	.sleb128	3
      0031DE 01                   12490 	.db	1
      0031DF 09                   12491 	.db	9
      0031E0 00 06                12492 	.dw	Sstm8s_tim1$TIM1_SetAutoreload$1689-Sstm8s_tim1$TIM1_SetAutoreload$1688
      0031E2 03                   12493 	.db	3
      0031E3 01                   12494 	.sleb128	1
      0031E4 01                   12495 	.db	1
      0031E5 09                   12496 	.db	9
      0031E6 00 05                12497 	.dw	Sstm8s_tim1$TIM1_SetAutoreload$1690-Sstm8s_tim1$TIM1_SetAutoreload$1689
      0031E8 03                   12498 	.db	3
      0031E9 01                   12499 	.sleb128	1
      0031EA 01                   12500 	.db	1
      0031EB 09                   12501 	.db	9
      0031EC 00 01                12502 	.dw	1+Sstm8s_tim1$TIM1_SetAutoreload$1691-Sstm8s_tim1$TIM1_SetAutoreload$1690
      0031EE 00                   12503 	.db	0
      0031EF 01                   12504 	.uleb128	1
      0031F0 01                   12505 	.db	1
      0031F1 00                   12506 	.db	0
      0031F2 05                   12507 	.uleb128	5
      0031F3 02                   12508 	.db	2
      0031F4 00 00 B8 D4          12509 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$1693)
      0031F8 03                   12510 	.db	3
      0031F9 FB 0D                12511 	.sleb128	1787
      0031FB 01                   12512 	.db	1
      0031FC 09                   12513 	.db	9
      0031FD 00 00                12514 	.dw	Sstm8s_tim1$TIM1_SetCompare1$1695-Sstm8s_tim1$TIM1_SetCompare1$1693
      0031FF 03                   12515 	.db	3
      003200 03                   12516 	.sleb128	3
      003201 01                   12517 	.db	1
      003202 09                   12518 	.db	9
      003203 00 06                12519 	.dw	Sstm8s_tim1$TIM1_SetCompare1$1696-Sstm8s_tim1$TIM1_SetCompare1$1695
      003205 03                   12520 	.db	3
      003206 01                   12521 	.sleb128	1
      003207 01                   12522 	.db	1
      003208 09                   12523 	.db	9
      003209 00 05                12524 	.dw	Sstm8s_tim1$TIM1_SetCompare1$1697-Sstm8s_tim1$TIM1_SetCompare1$1696
      00320B 03                   12525 	.db	3
      00320C 01                   12526 	.sleb128	1
      00320D 01                   12527 	.db	1
      00320E 09                   12528 	.db	9
      00320F 00 01                12529 	.dw	1+Sstm8s_tim1$TIM1_SetCompare1$1698-Sstm8s_tim1$TIM1_SetCompare1$1697
      003211 00                   12530 	.db	0
      003212 01                   12531 	.uleb128	1
      003213 01                   12532 	.db	1
      003214 00                   12533 	.db	0
      003215 05                   12534 	.uleb128	5
      003216 02                   12535 	.db	2
      003217 00 00 B8 E0          12536 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$1700)
      00321B 03                   12537 	.db	3
      00321C 88 0E                12538 	.sleb128	1800
      00321E 01                   12539 	.db	1
      00321F 09                   12540 	.db	9
      003220 00 00                12541 	.dw	Sstm8s_tim1$TIM1_SetCompare2$1702-Sstm8s_tim1$TIM1_SetCompare2$1700
      003222 03                   12542 	.db	3
      003223 03                   12543 	.sleb128	3
      003224 01                   12544 	.db	1
      003225 09                   12545 	.db	9
      003226 00 06                12546 	.dw	Sstm8s_tim1$TIM1_SetCompare2$1703-Sstm8s_tim1$TIM1_SetCompare2$1702
      003228 03                   12547 	.db	3
      003229 01                   12548 	.sleb128	1
      00322A 01                   12549 	.db	1
      00322B 09                   12550 	.db	9
      00322C 00 05                12551 	.dw	Sstm8s_tim1$TIM1_SetCompare2$1704-Sstm8s_tim1$TIM1_SetCompare2$1703
      00322E 03                   12552 	.db	3
      00322F 01                   12553 	.sleb128	1
      003230 01                   12554 	.db	1
      003231 09                   12555 	.db	9
      003232 00 01                12556 	.dw	1+Sstm8s_tim1$TIM1_SetCompare2$1705-Sstm8s_tim1$TIM1_SetCompare2$1704
      003234 00                   12557 	.db	0
      003235 01                   12558 	.uleb128	1
      003236 01                   12559 	.db	1
      003237 00                   12560 	.db	0
      003238 05                   12561 	.uleb128	5
      003239 02                   12562 	.db	2
      00323A 00 00 B8 EC          12563 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$1707)
      00323E 03                   12564 	.db	3
      00323F 95 0E                12565 	.sleb128	1813
      003241 01                   12566 	.db	1
      003242 09                   12567 	.db	9
      003243 00 00                12568 	.dw	Sstm8s_tim1$TIM1_SetCompare3$1709-Sstm8s_tim1$TIM1_SetCompare3$1707
      003245 03                   12569 	.db	3
      003246 03                   12570 	.sleb128	3
      003247 01                   12571 	.db	1
      003248 09                   12572 	.db	9
      003249 00 06                12573 	.dw	Sstm8s_tim1$TIM1_SetCompare3$1710-Sstm8s_tim1$TIM1_SetCompare3$1709
      00324B 03                   12574 	.db	3
      00324C 01                   12575 	.sleb128	1
      00324D 01                   12576 	.db	1
      00324E 09                   12577 	.db	9
      00324F 00 05                12578 	.dw	Sstm8s_tim1$TIM1_SetCompare3$1711-Sstm8s_tim1$TIM1_SetCompare3$1710
      003251 03                   12579 	.db	3
      003252 01                   12580 	.sleb128	1
      003253 01                   12581 	.db	1
      003254 09                   12582 	.db	9
      003255 00 01                12583 	.dw	1+Sstm8s_tim1$TIM1_SetCompare3$1712-Sstm8s_tim1$TIM1_SetCompare3$1711
      003257 00                   12584 	.db	0
      003258 01                   12585 	.uleb128	1
      003259 01                   12586 	.db	1
      00325A 00                   12587 	.db	0
      00325B 05                   12588 	.uleb128	5
      00325C 02                   12589 	.db	2
      00325D 00 00 B8 F8          12590 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$1714)
      003261 03                   12591 	.db	3
      003262 A2 0E                12592 	.sleb128	1826
      003264 01                   12593 	.db	1
      003265 09                   12594 	.db	9
      003266 00 00                12595 	.dw	Sstm8s_tim1$TIM1_SetCompare4$1716-Sstm8s_tim1$TIM1_SetCompare4$1714
      003268 03                   12596 	.db	3
      003269 03                   12597 	.sleb128	3
      00326A 01                   12598 	.db	1
      00326B 09                   12599 	.db	9
      00326C 00 06                12600 	.dw	Sstm8s_tim1$TIM1_SetCompare4$1717-Sstm8s_tim1$TIM1_SetCompare4$1716
      00326E 03                   12601 	.db	3
      00326F 01                   12602 	.sleb128	1
      003270 01                   12603 	.db	1
      003271 09                   12604 	.db	9
      003272 00 05                12605 	.dw	Sstm8s_tim1$TIM1_SetCompare4$1718-Sstm8s_tim1$TIM1_SetCompare4$1717
      003274 03                   12606 	.db	3
      003275 01                   12607 	.sleb128	1
      003276 01                   12608 	.db	1
      003277 09                   12609 	.db	9
      003278 00 01                12610 	.dw	1+Sstm8s_tim1$TIM1_SetCompare4$1719-Sstm8s_tim1$TIM1_SetCompare4$1718
      00327A 00                   12611 	.db	0
      00327B 01                   12612 	.uleb128	1
      00327C 01                   12613 	.db	1
      00327D 00                   12614 	.db	0
      00327E 05                   12615 	.uleb128	5
      00327F 02                   12616 	.db	2
      003280 00 00 B9 04          12617 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1721)
      003284 03                   12618 	.db	3
      003285 B3 0E                12619 	.sleb128	1843
      003287 01                   12620 	.db	1
      003288 09                   12621 	.db	9
      003289 00 00                12622 	.dw	Sstm8s_tim1$TIM1_SetIC1Prescaler$1723-Sstm8s_tim1$TIM1_SetIC1Prescaler$1721
      00328B 03                   12623 	.db	3
      00328C 03                   12624 	.sleb128	3
      00328D 01                   12625 	.db	1
      00328E 09                   12626 	.db	9
      00328F 00 31                12627 	.dw	Sstm8s_tim1$TIM1_SetIC1Prescaler$1733-Sstm8s_tim1$TIM1_SetIC1Prescaler$1723
      003291 03                   12628 	.db	3
      003292 03                   12629 	.sleb128	3
      003293 01                   12630 	.db	1
      003294 09                   12631 	.db	9
      003295 00 05                12632 	.dw	Sstm8s_tim1$TIM1_SetIC1Prescaler$1734-Sstm8s_tim1$TIM1_SetIC1Prescaler$1733
      003297 03                   12633 	.db	3
      003298 01                   12634 	.sleb128	1
      003299 01                   12635 	.db	1
      00329A 09                   12636 	.db	9
      00329B 00 05                12637 	.dw	Sstm8s_tim1$TIM1_SetIC1Prescaler$1735-Sstm8s_tim1$TIM1_SetIC1Prescaler$1734
      00329D 03                   12638 	.db	3
      00329E 01                   12639 	.sleb128	1
      00329F 01                   12640 	.db	1
      0032A0 09                   12641 	.db	9
      0032A1 00 01                12642 	.dw	1+Sstm8s_tim1$TIM1_SetIC1Prescaler$1736-Sstm8s_tim1$TIM1_SetIC1Prescaler$1735
      0032A3 00                   12643 	.db	0
      0032A4 01                   12644 	.uleb128	1
      0032A5 01                   12645 	.db	1
      0032A6 00                   12646 	.db	0
      0032A7 05                   12647 	.uleb128	5
      0032A8 02                   12648 	.db	2
      0032A9 00 00 B9 40          12649 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1738)
      0032AD 03                   12650 	.db	3
      0032AE C7 0E                12651 	.sleb128	1863
      0032B0 01                   12652 	.db	1
      0032B1 09                   12653 	.db	9
      0032B2 00 00                12654 	.dw	Sstm8s_tim1$TIM1_SetIC2Prescaler$1740-Sstm8s_tim1$TIM1_SetIC2Prescaler$1738
      0032B4 03                   12655 	.db	3
      0032B5 04                   12656 	.sleb128	4
      0032B6 01                   12657 	.db	1
      0032B7 09                   12658 	.db	9
      0032B8 00 31                12659 	.dw	Sstm8s_tim1$TIM1_SetIC2Prescaler$1750-Sstm8s_tim1$TIM1_SetIC2Prescaler$1740
      0032BA 03                   12660 	.db	3
      0032BB 03                   12661 	.sleb128	3
      0032BC 01                   12662 	.db	1
      0032BD 09                   12663 	.db	9
      0032BE 00 05                12664 	.dw	Sstm8s_tim1$TIM1_SetIC2Prescaler$1751-Sstm8s_tim1$TIM1_SetIC2Prescaler$1750
      0032C0 03                   12665 	.db	3
      0032C1 01                   12666 	.sleb128	1
      0032C2 01                   12667 	.db	1
      0032C3 09                   12668 	.db	9
      0032C4 00 05                12669 	.dw	Sstm8s_tim1$TIM1_SetIC2Prescaler$1752-Sstm8s_tim1$TIM1_SetIC2Prescaler$1751
      0032C6 03                   12670 	.db	3
      0032C7 01                   12671 	.sleb128	1
      0032C8 01                   12672 	.db	1
      0032C9 09                   12673 	.db	9
      0032CA 00 01                12674 	.dw	1+Sstm8s_tim1$TIM1_SetIC2Prescaler$1753-Sstm8s_tim1$TIM1_SetIC2Prescaler$1752
      0032CC 00                   12675 	.db	0
      0032CD 01                   12676 	.uleb128	1
      0032CE 01                   12677 	.db	1
      0032CF 00                   12678 	.db	0
      0032D0 05                   12679 	.uleb128	5
      0032D1 02                   12680 	.db	2
      0032D2 00 00 B9 7C          12681 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1755)
      0032D6 03                   12682 	.db	3
      0032D7 DC 0E                12683 	.sleb128	1884
      0032D9 01                   12684 	.db	1
      0032DA 09                   12685 	.db	9
      0032DB 00 00                12686 	.dw	Sstm8s_tim1$TIM1_SetIC3Prescaler$1757-Sstm8s_tim1$TIM1_SetIC3Prescaler$1755
      0032DD 03                   12687 	.db	3
      0032DE 04                   12688 	.sleb128	4
      0032DF 01                   12689 	.db	1
      0032E0 09                   12690 	.db	9
      0032E1 00 31                12691 	.dw	Sstm8s_tim1$TIM1_SetIC3Prescaler$1767-Sstm8s_tim1$TIM1_SetIC3Prescaler$1757
      0032E3 03                   12692 	.db	3
      0032E4 03                   12693 	.sleb128	3
      0032E5 01                   12694 	.db	1
      0032E6 09                   12695 	.db	9
      0032E7 00 05                12696 	.dw	Sstm8s_tim1$TIM1_SetIC3Prescaler$1768-Sstm8s_tim1$TIM1_SetIC3Prescaler$1767
      0032E9 03                   12697 	.db	3
      0032EA 01                   12698 	.sleb128	1
      0032EB 01                   12699 	.db	1
      0032EC 09                   12700 	.db	9
      0032ED 00 05                12701 	.dw	Sstm8s_tim1$TIM1_SetIC3Prescaler$1769-Sstm8s_tim1$TIM1_SetIC3Prescaler$1768
      0032EF 03                   12702 	.db	3
      0032F0 01                   12703 	.sleb128	1
      0032F1 01                   12704 	.db	1
      0032F2 09                   12705 	.db	9
      0032F3 00 01                12706 	.dw	1+Sstm8s_tim1$TIM1_SetIC3Prescaler$1770-Sstm8s_tim1$TIM1_SetIC3Prescaler$1769
      0032F5 00                   12707 	.db	0
      0032F6 01                   12708 	.uleb128	1
      0032F7 01                   12709 	.db	1
      0032F8 00                   12710 	.db	0
      0032F9 05                   12711 	.uleb128	5
      0032FA 02                   12712 	.db	2
      0032FB 00 00 B9 B8          12713 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1772)
      0032FF 03                   12714 	.db	3
      003300 F1 0E                12715 	.sleb128	1905
      003302 01                   12716 	.db	1
      003303 09                   12717 	.db	9
      003304 00 00                12718 	.dw	Sstm8s_tim1$TIM1_SetIC4Prescaler$1774-Sstm8s_tim1$TIM1_SetIC4Prescaler$1772
      003306 03                   12719 	.db	3
      003307 04                   12720 	.sleb128	4
      003308 01                   12721 	.db	1
      003309 09                   12722 	.db	9
      00330A 00 31                12723 	.dw	Sstm8s_tim1$TIM1_SetIC4Prescaler$1784-Sstm8s_tim1$TIM1_SetIC4Prescaler$1774
      00330C 03                   12724 	.db	3
      00330D 03                   12725 	.sleb128	3
      00330E 01                   12726 	.db	1
      00330F 09                   12727 	.db	9
      003310 00 05                12728 	.dw	Sstm8s_tim1$TIM1_SetIC4Prescaler$1785-Sstm8s_tim1$TIM1_SetIC4Prescaler$1784
      003312 03                   12729 	.db	3
      003313 01                   12730 	.sleb128	1
      003314 01                   12731 	.db	1
      003315 09                   12732 	.db	9
      003316 00 05                12733 	.dw	Sstm8s_tim1$TIM1_SetIC4Prescaler$1786-Sstm8s_tim1$TIM1_SetIC4Prescaler$1785
      003318 03                   12734 	.db	3
      003319 01                   12735 	.sleb128	1
      00331A 01                   12736 	.db	1
      00331B 09                   12737 	.db	9
      00331C 00 01                12738 	.dw	1+Sstm8s_tim1$TIM1_SetIC4Prescaler$1787-Sstm8s_tim1$TIM1_SetIC4Prescaler$1786
      00331E 00                   12739 	.db	0
      00331F 01                   12740 	.uleb128	1
      003320 01                   12741 	.db	1
      003321 00                   12742 	.db	0
      003322 05                   12743 	.uleb128	5
      003323 02                   12744 	.db	2
      003324 00 00 B9 F4          12745 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1789)
      003328 03                   12746 	.db	3
      003329 81 0F                12747 	.sleb128	1921
      00332B 01                   12748 	.db	1
      00332C 09                   12749 	.db	9
      00332D 00 01                12750 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1792-Sstm8s_tim1$TIM1_GetCapture1$1789
      00332F 03                   12751 	.db	3
      003330 07                   12752 	.sleb128	7
      003331 01                   12753 	.db	1
      003332 09                   12754 	.db	9
      003333 00 04                12755 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1793-Sstm8s_tim1$TIM1_GetCapture1$1792
      003335 03                   12756 	.db	3
      003336 01                   12757 	.sleb128	1
      003337 01                   12758 	.db	1
      003338 09                   12759 	.db	9
      003339 00 03                12760 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1794-Sstm8s_tim1$TIM1_GetCapture1$1793
      00333B 03                   12761 	.db	3
      00333C 02                   12762 	.sleb128	2
      00333D 01                   12763 	.db	1
      00333E 09                   12764 	.db	9
      00333F 00 02                12765 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1795-Sstm8s_tim1$TIM1_GetCapture1$1794
      003341 03                   12766 	.db	3
      003342 01                   12767 	.sleb128	1
      003343 01                   12768 	.db	1
      003344 09                   12769 	.db	9
      003345 00 0D                12770 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1798-Sstm8s_tim1$TIM1_GetCapture1$1795
      003347 03                   12771 	.db	3
      003348 02                   12772 	.sleb128	2
      003349 01                   12773 	.db	1
      00334A 09                   12774 	.db	9
      00334B 00 00                12775 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1799-Sstm8s_tim1$TIM1_GetCapture1$1798
      00334D 03                   12776 	.db	3
      00334E 01                   12777 	.sleb128	1
      00334F 01                   12778 	.db	1
      003350 09                   12779 	.db	9
      003351 00 03                12780 	.dw	1+Sstm8s_tim1$TIM1_GetCapture1$1801-Sstm8s_tim1$TIM1_GetCapture1$1799
      003353 00                   12781 	.db	0
      003354 01                   12782 	.uleb128	1
      003355 01                   12783 	.db	1
      003356 00                   12784 	.db	0
      003357 05                   12785 	.uleb128	5
      003358 02                   12786 	.db	2
      003359 00 00 BA 0E          12787 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1803)
      00335D 03                   12788 	.db	3
      00335E 96 0F                12789 	.sleb128	1942
      003360 01                   12790 	.db	1
      003361 09                   12791 	.db	9
      003362 00 01                12792 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1806-Sstm8s_tim1$TIM1_GetCapture2$1803
      003364 03                   12793 	.db	3
      003365 07                   12794 	.sleb128	7
      003366 01                   12795 	.db	1
      003367 09                   12796 	.db	9
      003368 00 04                12797 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1807-Sstm8s_tim1$TIM1_GetCapture2$1806
      00336A 03                   12798 	.db	3
      00336B 01                   12799 	.sleb128	1
      00336C 01                   12800 	.db	1
      00336D 09                   12801 	.db	9
      00336E 00 03                12802 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1808-Sstm8s_tim1$TIM1_GetCapture2$1807
      003370 03                   12803 	.db	3
      003371 02                   12804 	.sleb128	2
      003372 01                   12805 	.db	1
      003373 09                   12806 	.db	9
      003374 00 02                12807 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1809-Sstm8s_tim1$TIM1_GetCapture2$1808
      003376 03                   12808 	.db	3
      003377 01                   12809 	.sleb128	1
      003378 01                   12810 	.db	1
      003379 09                   12811 	.db	9
      00337A 00 0D                12812 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1812-Sstm8s_tim1$TIM1_GetCapture2$1809
      00337C 03                   12813 	.db	3
      00337D 02                   12814 	.sleb128	2
      00337E 01                   12815 	.db	1
      00337F 09                   12816 	.db	9
      003380 00 00                12817 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1813-Sstm8s_tim1$TIM1_GetCapture2$1812
      003382 03                   12818 	.db	3
      003383 01                   12819 	.sleb128	1
      003384 01                   12820 	.db	1
      003385 09                   12821 	.db	9
      003386 00 03                12822 	.dw	1+Sstm8s_tim1$TIM1_GetCapture2$1815-Sstm8s_tim1$TIM1_GetCapture2$1813
      003388 00                   12823 	.db	0
      003389 01                   12824 	.uleb128	1
      00338A 01                   12825 	.db	1
      00338B 00                   12826 	.db	0
      00338C 05                   12827 	.uleb128	5
      00338D 02                   12828 	.db	2
      00338E 00 00 BA 28          12829 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1817)
      003392 03                   12830 	.db	3
      003393 AB 0F                12831 	.sleb128	1963
      003395 01                   12832 	.db	1
      003396 09                   12833 	.db	9
      003397 00 01                12834 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1820-Sstm8s_tim1$TIM1_GetCapture3$1817
      003399 03                   12835 	.db	3
      00339A 06                   12836 	.sleb128	6
      00339B 01                   12837 	.db	1
      00339C 09                   12838 	.db	9
      00339D 00 04                12839 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1821-Sstm8s_tim1$TIM1_GetCapture3$1820
      00339F 03                   12840 	.db	3
      0033A0 01                   12841 	.sleb128	1
      0033A1 01                   12842 	.db	1
      0033A2 09                   12843 	.db	9
      0033A3 00 03                12844 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1822-Sstm8s_tim1$TIM1_GetCapture3$1821
      0033A5 03                   12845 	.db	3
      0033A6 02                   12846 	.sleb128	2
      0033A7 01                   12847 	.db	1
      0033A8 09                   12848 	.db	9
      0033A9 00 02                12849 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1823-Sstm8s_tim1$TIM1_GetCapture3$1822
      0033AB 03                   12850 	.db	3
      0033AC 01                   12851 	.sleb128	1
      0033AD 01                   12852 	.db	1
      0033AE 09                   12853 	.db	9
      0033AF 00 0D                12854 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1826-Sstm8s_tim1$TIM1_GetCapture3$1823
      0033B1 03                   12855 	.db	3
      0033B2 02                   12856 	.sleb128	2
      0033B3 01                   12857 	.db	1
      0033B4 09                   12858 	.db	9
      0033B5 00 00                12859 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1827-Sstm8s_tim1$TIM1_GetCapture3$1826
      0033B7 03                   12860 	.db	3
      0033B8 01                   12861 	.sleb128	1
      0033B9 01                   12862 	.db	1
      0033BA 09                   12863 	.db	9
      0033BB 00 03                12864 	.dw	1+Sstm8s_tim1$TIM1_GetCapture3$1829-Sstm8s_tim1$TIM1_GetCapture3$1827
      0033BD 00                   12865 	.db	0
      0033BE 01                   12866 	.uleb128	1
      0033BF 01                   12867 	.db	1
      0033C0 00                   12868 	.db	0
      0033C1 05                   12869 	.uleb128	5
      0033C2 02                   12870 	.db	2
      0033C3 00 00 BA 42          12871 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1831)
      0033C7 03                   12872 	.db	3
      0033C8 BF 0F                12873 	.sleb128	1983
      0033CA 01                   12874 	.db	1
      0033CB 09                   12875 	.db	9
      0033CC 00 01                12876 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1834-Sstm8s_tim1$TIM1_GetCapture4$1831
      0033CE 03                   12877 	.db	3
      0033CF 06                   12878 	.sleb128	6
      0033D0 01                   12879 	.db	1
      0033D1 09                   12880 	.db	9
      0033D2 00 04                12881 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1835-Sstm8s_tim1$TIM1_GetCapture4$1834
      0033D4 03                   12882 	.db	3
      0033D5 01                   12883 	.sleb128	1
      0033D6 01                   12884 	.db	1
      0033D7 09                   12885 	.db	9
      0033D8 00 03                12886 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1836-Sstm8s_tim1$TIM1_GetCapture4$1835
      0033DA 03                   12887 	.db	3
      0033DB 02                   12888 	.sleb128	2
      0033DC 01                   12889 	.db	1
      0033DD 09                   12890 	.db	9
      0033DE 00 02                12891 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1837-Sstm8s_tim1$TIM1_GetCapture4$1836
      0033E0 03                   12892 	.db	3
      0033E1 01                   12893 	.sleb128	1
      0033E2 01                   12894 	.db	1
      0033E3 09                   12895 	.db	9
      0033E4 00 0D                12896 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1840-Sstm8s_tim1$TIM1_GetCapture4$1837
      0033E6 03                   12897 	.db	3
      0033E7 02                   12898 	.sleb128	2
      0033E8 01                   12899 	.db	1
      0033E9 09                   12900 	.db	9
      0033EA 00 00                12901 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1841-Sstm8s_tim1$TIM1_GetCapture4$1840
      0033EC 03                   12902 	.db	3
      0033ED 01                   12903 	.sleb128	1
      0033EE 01                   12904 	.db	1
      0033EF 09                   12905 	.db	9
      0033F0 00 03                12906 	.dw	1+Sstm8s_tim1$TIM1_GetCapture4$1843-Sstm8s_tim1$TIM1_GetCapture4$1841
      0033F2 00                   12907 	.db	0
      0033F3 01                   12908 	.uleb128	1
      0033F4 01                   12909 	.db	1
      0033F5 00                   12910 	.db	0
      0033F6 05                   12911 	.uleb128	5
      0033F7 02                   12912 	.db	2
      0033F8 00 00 BA 5C          12913 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1845)
      0033FC 03                   12914 	.db	3
      0033FD D3 0F                12915 	.sleb128	2003
      0033FF 01                   12916 	.db	1
      003400 09                   12917 	.db	9
      003401 00 02                12918 	.dw	Sstm8s_tim1$TIM1_GetCounter$1848-Sstm8s_tim1$TIM1_GetCounter$1845
      003403 03                   12919 	.db	3
      003404 04                   12920 	.sleb128	4
      003405 01                   12921 	.db	1
      003406 09                   12922 	.db	9
      003407 00 08                12923 	.dw	Sstm8s_tim1$TIM1_GetCounter$1849-Sstm8s_tim1$TIM1_GetCounter$1848
      003409 03                   12924 	.db	3
      00340A 03                   12925 	.sleb128	3
      00340B 01                   12926 	.db	1
      00340C 09                   12927 	.db	9
      00340D 00 0C                12928 	.dw	Sstm8s_tim1$TIM1_GetCounter$1850-Sstm8s_tim1$TIM1_GetCounter$1849
      00340F 03                   12929 	.db	3
      003410 01                   12930 	.sleb128	1
      003411 01                   12931 	.db	1
      003412 09                   12932 	.db	9
      003413 00 03                12933 	.dw	1+Sstm8s_tim1$TIM1_GetCounter$1852-Sstm8s_tim1$TIM1_GetCounter$1850
      003415 00                   12934 	.db	0
      003416 01                   12935 	.uleb128	1
      003417 01                   12936 	.db	1
      003418 00                   12937 	.db	0
      003419 05                   12938 	.uleb128	5
      00341A 02                   12939 	.db	2
      00341B 00 00 BA 75          12940 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1854)
      00341F 03                   12941 	.db	3
      003420 E2 0F                12942 	.sleb128	2018
      003422 01                   12943 	.db	1
      003423 09                   12944 	.db	9
      003424 00 02                12945 	.dw	Sstm8s_tim1$TIM1_GetPrescaler$1857-Sstm8s_tim1$TIM1_GetPrescaler$1854
      003426 03                   12946 	.db	3
      003427 04                   12947 	.sleb128	4
      003428 01                   12948 	.db	1
      003429 09                   12949 	.db	9
      00342A 00 08                12950 	.dw	Sstm8s_tim1$TIM1_GetPrescaler$1858-Sstm8s_tim1$TIM1_GetPrescaler$1857
      00342C 03                   12951 	.db	3
      00342D 03                   12952 	.sleb128	3
      00342E 01                   12953 	.db	1
      00342F 09                   12954 	.db	9
      003430 00 0C                12955 	.dw	Sstm8s_tim1$TIM1_GetPrescaler$1859-Sstm8s_tim1$TIM1_GetPrescaler$1858
      003432 03                   12956 	.db	3
      003433 01                   12957 	.sleb128	1
      003434 01                   12958 	.db	1
      003435 09                   12959 	.db	9
      003436 00 03                12960 	.dw	1+Sstm8s_tim1$TIM1_GetPrescaler$1861-Sstm8s_tim1$TIM1_GetPrescaler$1859
      003438 00                   12961 	.db	0
      003439 01                   12962 	.uleb128	1
      00343A 01                   12963 	.db	1
      00343B 00                   12964 	.db	0
      00343C 05                   12965 	.uleb128	5
      00343D 02                   12966 	.db	2
      00343E 00 00 BA 8E          12967 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1863)
      003442 03                   12968 	.db	3
      003443 FE 0F                12969 	.sleb128	2046
      003445 01                   12970 	.db	1
      003446 09                   12971 	.db	9
      003447 00 01                12972 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1866-Sstm8s_tim1$TIM1_GetFlagStatus$1863
      003449 03                   12973 	.db	3
      00344A 06                   12974 	.sleb128	6
      00344B 01                   12975 	.db	1
      00344C 09                   12976 	.db	9
      00344D 00 75                12977 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1888-Sstm8s_tim1$TIM1_GetFlagStatus$1866
      00344F 03                   12978 	.db	3
      003450 02                   12979 	.sleb128	2
      003451 01                   12980 	.db	1
      003452 09                   12981 	.db	9
      003453 00 0B                12982 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1889-Sstm8s_tim1$TIM1_GetFlagStatus$1888
      003455 03                   12983 	.db	3
      003456 01                   12984 	.sleb128	1
      003457 01                   12985 	.db	1
      003458 09                   12986 	.db	9
      003459 00 01                12987 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1890-Sstm8s_tim1$TIM1_GetFlagStatus$1889
      00345B 03                   12988 	.db	3
      00345C 02                   12989 	.sleb128	2
      00345D 01                   12990 	.db	1
      00345E 09                   12991 	.db	9
      00345F 00 0F                12992 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1894-Sstm8s_tim1$TIM1_GetFlagStatus$1890
      003461 03                   12993 	.db	3
      003462 02                   12994 	.sleb128	2
      003463 01                   12995 	.db	1
      003464 09                   12996 	.db	9
      003465 00 05                12997 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1897-Sstm8s_tim1$TIM1_GetFlagStatus$1894
      003467 03                   12998 	.db	3
      003468 04                   12999 	.sleb128	4
      003469 01                   13000 	.db	1
      00346A 09                   13001 	.db	9
      00346B 00 01                13002 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1899-Sstm8s_tim1$TIM1_GetFlagStatus$1897
      00346D 03                   13003 	.db	3
      00346E 02                   13004 	.sleb128	2
      00346F 01                   13005 	.db	1
      003470 09                   13006 	.db	9
      003471 00 00                13007 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1900-Sstm8s_tim1$TIM1_GetFlagStatus$1899
      003473 03                   13008 	.db	3
      003474 01                   13009 	.sleb128	1
      003475 01                   13010 	.db	1
      003476 09                   13011 	.db	9
      003477 00 03                13012 	.dw	1+Sstm8s_tim1$TIM1_GetFlagStatus$1902-Sstm8s_tim1$TIM1_GetFlagStatus$1900
      003479 00                   13013 	.db	0
      00347A 01                   13014 	.uleb128	1
      00347B 01                   13015 	.db	1
      00347C 00                   13016 	.db	0
      00347D 05                   13017 	.uleb128	5
      00347E 02                   13018 	.db	2
      00347F 00 00 BB 28          13019 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1904)
      003483 03                   13020 	.db	3
      003484 A6 10                13021 	.sleb128	2086
      003486 01                   13022 	.db	1
      003487 09                   13023 	.db	9
      003488 00 01                13024 	.dw	Sstm8s_tim1$TIM1_ClearFlag$1907-Sstm8s_tim1$TIM1_ClearFlag$1904
      00348A 03                   13025 	.db	3
      00348B 03                   13026 	.sleb128	3
      00348C 01                   13027 	.db	1
      00348D 09                   13028 	.db	9
      00348E 00 23                13029 	.dw	Sstm8s_tim1$TIM1_ClearFlag$1914-Sstm8s_tim1$TIM1_ClearFlag$1907
      003490 03                   13030 	.db	3
      003491 03                   13031 	.sleb128	3
      003492 01                   13032 	.db	1
      003493 09                   13033 	.db	9
      003494 00 06                13034 	.dw	Sstm8s_tim1$TIM1_ClearFlag$1915-Sstm8s_tim1$TIM1_ClearFlag$1914
      003496 03                   13035 	.db	3
      003497 01                   13036 	.sleb128	1
      003498 01                   13037 	.db	1
      003499 09                   13038 	.db	9
      00349A 00 09                13039 	.dw	Sstm8s_tim1$TIM1_ClearFlag$1916-Sstm8s_tim1$TIM1_ClearFlag$1915
      00349C 03                   13040 	.db	3
      00349D 02                   13041 	.sleb128	2
      00349E 01                   13042 	.db	1
      00349F 09                   13043 	.db	9
      0034A0 00 02                13044 	.dw	1+Sstm8s_tim1$TIM1_ClearFlag$1918-Sstm8s_tim1$TIM1_ClearFlag$1916
      0034A2 00                   13045 	.db	0
      0034A3 01                   13046 	.uleb128	1
      0034A4 01                   13047 	.db	1
      0034A5 00                   13048 	.db	0
      0034A6 05                   13049 	.uleb128	5
      0034A7 02                   13050 	.db	2
      0034A8 00 00 BB 5D          13051 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1920)
      0034AC 03                   13052 	.db	3
      0034AD BF 10                13053 	.sleb128	2111
      0034AF 01                   13054 	.db	1
      0034B0 09                   13055 	.db	9
      0034B1 00 01                13056 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1923-Sstm8s_tim1$TIM1_GetITStatus$1920
      0034B3 03                   13057 	.db	3
      0034B4 06                   13058 	.sleb128	6
      0034B5 01                   13059 	.db	1
      0034B6 09                   13060 	.db	9
      0034B7 00 56                13061 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1938-Sstm8s_tim1$TIM1_GetITStatus$1923
      0034B9 03                   13062 	.db	3
      0034BA 02                   13063 	.sleb128	2
      0034BB 01                   13064 	.db	1
      0034BC 09                   13065 	.db	9
      0034BD 00 07                13066 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1939-Sstm8s_tim1$TIM1_GetITStatus$1938
      0034BF 03                   13067 	.db	3
      0034C0 02                   13068 	.sleb128	2
      0034C1 01                   13069 	.db	1
      0034C2 09                   13070 	.db	9
      0034C3 00 05                13071 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1940-Sstm8s_tim1$TIM1_GetITStatus$1939
      0034C5 03                   13072 	.db	3
      0034C6 02                   13073 	.sleb128	2
      0034C7 01                   13074 	.db	1
      0034C8 09                   13075 	.db	9
      0034C9 00 0D                13076 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1942-Sstm8s_tim1$TIM1_GetITStatus$1940
      0034CB 03                   13077 	.db	3
      0034CC 02                   13078 	.sleb128	2
      0034CD 01                   13079 	.db	1
      0034CE 09                   13080 	.db	9
      0034CF 00 05                13081 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1945-Sstm8s_tim1$TIM1_GetITStatus$1942
      0034D1 03                   13082 	.db	3
      0034D2 04                   13083 	.sleb128	4
      0034D3 01                   13084 	.db	1
      0034D4 09                   13085 	.db	9
      0034D5 00 01                13086 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1947-Sstm8s_tim1$TIM1_GetITStatus$1945
      0034D7 03                   13087 	.db	3
      0034D8 02                   13088 	.sleb128	2
      0034D9 01                   13089 	.db	1
      0034DA 09                   13090 	.db	9
      0034DB 00 00                13091 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1948-Sstm8s_tim1$TIM1_GetITStatus$1947
      0034DD 03                   13092 	.db	3
      0034DE 01                   13093 	.sleb128	1
      0034DF 01                   13094 	.db	1
      0034E0 09                   13095 	.db	9
      0034E1 00 03                13096 	.dw	1+Sstm8s_tim1$TIM1_GetITStatus$1950-Sstm8s_tim1$TIM1_GetITStatus$1948
      0034E3 00                   13097 	.db	0
      0034E4 01                   13098 	.uleb128	1
      0034E5 01                   13099 	.db	1
      0034E6 00                   13100 	.db	0
      0034E7 05                   13101 	.uleb128	5
      0034E8 02                   13102 	.db	2
      0034E9 00 00 BB D6          13103 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1952)
      0034ED 03                   13104 	.db	3
      0034EE E4 10                13105 	.sleb128	2148
      0034F0 01                   13106 	.db	1
      0034F1 09                   13107 	.db	9
      0034F2 00 00                13108 	.dw	Sstm8s_tim1$TIM1_ClearITPendingBit$1954-Sstm8s_tim1$TIM1_ClearITPendingBit$1952
      0034F4 03                   13109 	.db	3
      0034F5 03                   13110 	.sleb128	3
      0034F6 01                   13111 	.db	1
      0034F7 09                   13112 	.db	9
      0034F8 00 16                13113 	.dw	Sstm8s_tim1$TIM1_ClearITPendingBit$1961-Sstm8s_tim1$TIM1_ClearITPendingBit$1954
      0034FA 03                   13114 	.db	3
      0034FB 03                   13115 	.sleb128	3
      0034FC 01                   13116 	.db	1
      0034FD 09                   13117 	.db	9
      0034FE 00 06                13118 	.dw	Sstm8s_tim1$TIM1_ClearITPendingBit$1962-Sstm8s_tim1$TIM1_ClearITPendingBit$1961
      003500 03                   13119 	.db	3
      003501 01                   13120 	.sleb128	1
      003502 01                   13121 	.db	1
      003503 09                   13122 	.db	9
      003504 00 01                13123 	.dw	1+Sstm8s_tim1$TIM1_ClearITPendingBit$1963-Sstm8s_tim1$TIM1_ClearITPendingBit$1962
      003506 00                   13124 	.db	0
      003507 01                   13125 	.uleb128	1
      003508 01                   13126 	.db	1
      003509 00                   13127 	.db	0
      00350A 05                   13128 	.uleb128	5
      00350B 02                   13129 	.db	2
      00350C 00 00 BB F3          13130 	.dw	0,(Sstm8s_tim1$TI1_Config$1965)
      003510 03                   13131 	.db	3
      003511 FD 10                13132 	.sleb128	2173
      003513 01                   13133 	.db	1
      003514 09                   13134 	.db	9
      003515 00 01                13135 	.dw	Sstm8s_tim1$TI1_Config$1968-Sstm8s_tim1$TI1_Config$1965
      003517 03                   13136 	.db	3
      003518 05                   13137 	.sleb128	5
      003519 01                   13138 	.db	1
      00351A 09                   13139 	.db	9
      00351B 00 08                13140 	.dw	Sstm8s_tim1$TI1_Config$1969-Sstm8s_tim1$TI1_Config$1968
      00351D 03                   13141 	.db	3
      00351E 03                   13142 	.sleb128	3
      00351F 01                   13143 	.db	1
      003520 09                   13144 	.db	9
      003521 00 07                13145 	.dw	Sstm8s_tim1$TI1_Config$1970-Sstm8s_tim1$TI1_Config$1969
      003523 03                   13146 	.db	3
      003524 01                   13147 	.sleb128	1
      003525 01                   13148 	.db	1
      003526 09                   13149 	.db	9
      003527 00 0C                13150 	.dw	Sstm8s_tim1$TI1_Config$1971-Sstm8s_tim1$TI1_Config$1970
      003529 03                   13151 	.db	3
      00352A 7C                   13152 	.sleb128	-4
      00352B 01                   13153 	.db	1
      00352C 09                   13154 	.db	9
      00352D 00 03                13155 	.dw	Sstm8s_tim1$TI1_Config$1972-Sstm8s_tim1$TI1_Config$1971
      00352F 03                   13156 	.db	3
      003530 07                   13157 	.sleb128	7
      003531 01                   13158 	.db	1
      003532 09                   13159 	.db	9
      003533 00 07                13160 	.dw	Sstm8s_tim1$TI1_Config$1974-Sstm8s_tim1$TI1_Config$1972
      003535 03                   13161 	.db	3
      003536 02                   13162 	.sleb128	2
      003537 01                   13163 	.db	1
      003538 09                   13164 	.db	9
      003539 00 08                13165 	.dw	Sstm8s_tim1$TI1_Config$1977-Sstm8s_tim1$TI1_Config$1974
      00353B 03                   13166 	.db	3
      00353C 04                   13167 	.sleb128	4
      00353D 01                   13168 	.db	1
      00353E 09                   13169 	.db	9
      00353F 00 05                13170 	.dw	Sstm8s_tim1$TI1_Config$1979-Sstm8s_tim1$TI1_Config$1977
      003541 03                   13171 	.db	3
      003542 04                   13172 	.sleb128	4
      003543 01                   13173 	.db	1
      003544 09                   13174 	.db	9
      003545 00 08                13175 	.dw	Sstm8s_tim1$TI1_Config$1980-Sstm8s_tim1$TI1_Config$1979
      003547 03                   13176 	.db	3
      003548 01                   13177 	.sleb128	1
      003549 01                   13178 	.db	1
      00354A 09                   13179 	.db	9
      00354B 00 02                13180 	.dw	1+Sstm8s_tim1$TI1_Config$1982-Sstm8s_tim1$TI1_Config$1980
      00354D 00                   13181 	.db	0
      00354E 01                   13182 	.uleb128	1
      00354F 01                   13183 	.db	1
      003550 00                   13184 	.db	0
      003551 05                   13185 	.uleb128	5
      003552 02                   13186 	.db	2
      003553 00 00 BC 30          13187 	.dw	0,(Sstm8s_tim1$TI2_Config$1984)
      003557 03                   13188 	.db	3
      003558 A6 11                13189 	.sleb128	2214
      00355A 01                   13190 	.db	1
      00355B 09                   13191 	.db	9
      00355C 00 01                13192 	.dw	Sstm8s_tim1$TI2_Config$1987-Sstm8s_tim1$TI2_Config$1984
      00355E 03                   13193 	.db	3
      00355F 05                   13194 	.sleb128	5
      003560 01                   13195 	.db	1
      003561 09                   13196 	.db	9
      003562 00 08                13197 	.dw	Sstm8s_tim1$TI2_Config$1988-Sstm8s_tim1$TI2_Config$1987
      003564 03                   13198 	.db	3
      003565 03                   13199 	.sleb128	3
      003566 01                   13200 	.db	1
      003567 09                   13201 	.db	9
      003568 00 07                13202 	.dw	Sstm8s_tim1$TI2_Config$1989-Sstm8s_tim1$TI2_Config$1988
      00356A 03                   13203 	.db	3
      00356B 01                   13204 	.sleb128	1
      00356C 01                   13205 	.db	1
      00356D 09                   13206 	.db	9
      00356E 00 0C                13207 	.dw	Sstm8s_tim1$TI2_Config$1990-Sstm8s_tim1$TI2_Config$1989
      003570 03                   13208 	.db	3
      003571 7C                   13209 	.sleb128	-4
      003572 01                   13210 	.db	1
      003573 09                   13211 	.db	9
      003574 00 03                13212 	.dw	Sstm8s_tim1$TI2_Config$1991-Sstm8s_tim1$TI2_Config$1990
      003576 03                   13213 	.db	3
      003577 06                   13214 	.sleb128	6
      003578 01                   13215 	.db	1
      003579 09                   13216 	.db	9
      00357A 00 07                13217 	.dw	Sstm8s_tim1$TI2_Config$1993-Sstm8s_tim1$TI2_Config$1991
      00357C 03                   13218 	.db	3
      00357D 02                   13219 	.sleb128	2
      00357E 01                   13220 	.db	1
      00357F 09                   13221 	.db	9
      003580 00 08                13222 	.dw	Sstm8s_tim1$TI2_Config$1996-Sstm8s_tim1$TI2_Config$1993
      003582 03                   13223 	.db	3
      003583 04                   13224 	.sleb128	4
      003584 01                   13225 	.db	1
      003585 09                   13226 	.db	9
      003586 00 05                13227 	.dw	Sstm8s_tim1$TI2_Config$1998-Sstm8s_tim1$TI2_Config$1996
      003588 03                   13228 	.db	3
      003589 03                   13229 	.sleb128	3
      00358A 01                   13230 	.db	1
      00358B 09                   13231 	.db	9
      00358C 00 08                13232 	.dw	Sstm8s_tim1$TI2_Config$1999-Sstm8s_tim1$TI2_Config$1998
      00358E 03                   13233 	.db	3
      00358F 01                   13234 	.sleb128	1
      003590 01                   13235 	.db	1
      003591 09                   13236 	.db	9
      003592 00 02                13237 	.dw	1+Sstm8s_tim1$TI2_Config$2001-Sstm8s_tim1$TI2_Config$1999
      003594 00                   13238 	.db	0
      003595 01                   13239 	.uleb128	1
      003596 01                   13240 	.db	1
      003597 00                   13241 	.db	0
      003598 05                   13242 	.uleb128	5
      003599 02                   13243 	.db	2
      00359A 00 00 BC 6D          13244 	.dw	0,(Sstm8s_tim1$TI3_Config$2003)
      00359E 03                   13245 	.db	3
      00359F CD 11                13246 	.sleb128	2253
      0035A1 01                   13247 	.db	1
      0035A2 09                   13248 	.db	9
      0035A3 00 01                13249 	.dw	Sstm8s_tim1$TI3_Config$2006-Sstm8s_tim1$TI3_Config$2003
      0035A5 03                   13250 	.db	3
      0035A6 05                   13251 	.sleb128	5
      0035A7 01                   13252 	.db	1
      0035A8 09                   13253 	.db	9
      0035A9 00 08                13254 	.dw	Sstm8s_tim1$TI3_Config$2007-Sstm8s_tim1$TI3_Config$2006
      0035AB 03                   13255 	.db	3
      0035AC 03                   13256 	.sleb128	3
      0035AD 01                   13257 	.db	1
      0035AE 09                   13258 	.db	9
      0035AF 00 07                13259 	.dw	Sstm8s_tim1$TI3_Config$2008-Sstm8s_tim1$TI3_Config$2007
      0035B1 03                   13260 	.db	3
      0035B2 01                   13261 	.sleb128	1
      0035B3 01                   13262 	.db	1
      0035B4 09                   13263 	.db	9
      0035B5 00 0C                13264 	.dw	Sstm8s_tim1$TI3_Config$2009-Sstm8s_tim1$TI3_Config$2008
      0035B7 03                   13265 	.db	3
      0035B8 7C                   13266 	.sleb128	-4
      0035B9 01                   13267 	.db	1
      0035BA 09                   13268 	.db	9
      0035BB 00 03                13269 	.dw	Sstm8s_tim1$TI3_Config$2010-Sstm8s_tim1$TI3_Config$2009
      0035BD 03                   13270 	.db	3
      0035BE 07                   13271 	.sleb128	7
      0035BF 01                   13272 	.db	1
      0035C0 09                   13273 	.db	9
      0035C1 00 07                13274 	.dw	Sstm8s_tim1$TI3_Config$2012-Sstm8s_tim1$TI3_Config$2010
      0035C3 03                   13275 	.db	3
      0035C4 02                   13276 	.sleb128	2
      0035C5 01                   13277 	.db	1
      0035C6 09                   13278 	.db	9
      0035C7 00 08                13279 	.dw	Sstm8s_tim1$TI3_Config$2015-Sstm8s_tim1$TI3_Config$2012
      0035C9 03                   13280 	.db	3
      0035CA 04                   13281 	.sleb128	4
      0035CB 01                   13282 	.db	1
      0035CC 09                   13283 	.db	9
      0035CD 00 05                13284 	.dw	Sstm8s_tim1$TI3_Config$2017-Sstm8s_tim1$TI3_Config$2015
      0035CF 03                   13285 	.db	3
      0035D0 03                   13286 	.sleb128	3
      0035D1 01                   13287 	.db	1
      0035D2 09                   13288 	.db	9
      0035D3 00 08                13289 	.dw	Sstm8s_tim1$TI3_Config$2018-Sstm8s_tim1$TI3_Config$2017
      0035D5 03                   13290 	.db	3
      0035D6 01                   13291 	.sleb128	1
      0035D7 01                   13292 	.db	1
      0035D8 09                   13293 	.db	9
      0035D9 00 02                13294 	.dw	1+Sstm8s_tim1$TI3_Config$2020-Sstm8s_tim1$TI3_Config$2018
      0035DB 00                   13295 	.db	0
      0035DC 01                   13296 	.uleb128	1
      0035DD 01                   13297 	.db	1
      0035DE 00                   13298 	.db	0
      0035DF 05                   13299 	.uleb128	5
      0035E0 02                   13300 	.db	2
      0035E1 00 00 BC AA          13301 	.dw	0,(Sstm8s_tim1$TI4_Config$2022)
      0035E5 03                   13302 	.db	3
      0035E6 F5 11                13303 	.sleb128	2293
      0035E8 01                   13304 	.db	1
      0035E9 09                   13305 	.db	9
      0035EA 00 01                13306 	.dw	Sstm8s_tim1$TI4_Config$2025-Sstm8s_tim1$TI4_Config$2022
      0035EC 03                   13307 	.db	3
      0035ED 05                   13308 	.sleb128	5
      0035EE 01                   13309 	.db	1
      0035EF 09                   13310 	.db	9
      0035F0 00 08                13311 	.dw	Sstm8s_tim1$TI4_Config$2026-Sstm8s_tim1$TI4_Config$2025
      0035F2 03                   13312 	.db	3
      0035F3 03                   13313 	.sleb128	3
      0035F4 01                   13314 	.db	1
      0035F5 09                   13315 	.db	9
      0035F6 00 07                13316 	.dw	Sstm8s_tim1$TI4_Config$2027-Sstm8s_tim1$TI4_Config$2026
      0035F8 03                   13317 	.db	3
      0035F9 01                   13318 	.sleb128	1
      0035FA 01                   13319 	.db	1
      0035FB 09                   13320 	.db	9
      0035FC 00 0C                13321 	.dw	Sstm8s_tim1$TI4_Config$2028-Sstm8s_tim1$TI4_Config$2027
      0035FE 03                   13322 	.db	3
      0035FF 7C                   13323 	.sleb128	-4
      003600 01                   13324 	.db	1
      003601 09                   13325 	.db	9
      003602 00 03                13326 	.dw	Sstm8s_tim1$TI4_Config$2029-Sstm8s_tim1$TI4_Config$2028
      003604 03                   13327 	.db	3
      003605 07                   13328 	.sleb128	7
      003606 01                   13329 	.db	1
      003607 09                   13330 	.db	9
      003608 00 07                13331 	.dw	Sstm8s_tim1$TI4_Config$2031-Sstm8s_tim1$TI4_Config$2029
      00360A 03                   13332 	.db	3
      00360B 02                   13333 	.sleb128	2
      00360C 01                   13334 	.db	1
      00360D 09                   13335 	.db	9
      00360E 00 08                13336 	.dw	Sstm8s_tim1$TI4_Config$2034-Sstm8s_tim1$TI4_Config$2031
      003610 03                   13337 	.db	3
      003611 04                   13338 	.sleb128	4
      003612 01                   13339 	.db	1
      003613 09                   13340 	.db	9
      003614 00 05                13341 	.dw	Sstm8s_tim1$TI4_Config$2036-Sstm8s_tim1$TI4_Config$2034
      003616 03                   13342 	.db	3
      003617 04                   13343 	.sleb128	4
      003618 01                   13344 	.db	1
      003619 09                   13345 	.db	9
      00361A 00 08                13346 	.dw	Sstm8s_tim1$TI4_Config$2037-Sstm8s_tim1$TI4_Config$2036
      00361C 03                   13347 	.db	3
      00361D 01                   13348 	.sleb128	1
      00361E 01                   13349 	.db	1
      00361F 09                   13350 	.db	9
      003620 00 02                13351 	.dw	1+Sstm8s_tim1$TI4_Config$2039-Sstm8s_tim1$TI4_Config$2037
      003622 00                   13352 	.db	0
      003623 01                   13353 	.uleb128	1
      003624 01                   13354 	.db	1
      003625                      13355 Ldebug_line_end:
                                  13356 
                                  13357 	.area .debug_loc (NOLOAD)
      0046E0                      13358 Ldebug_loc_start:
      0046E0 00 00 BC E6          13359 	.dw	0,(Sstm8s_tim1$TI4_Config$2038)
      0046E4 00 00 BC E7          13360 	.dw	0,(Sstm8s_tim1$TI4_Config$2040)
      0046E8 00 02                13361 	.dw	2
      0046EA 78                   13362 	.db	120
      0046EB 01                   13363 	.sleb128	1
      0046EC 00 00 BC AB          13364 	.dw	0,(Sstm8s_tim1$TI4_Config$2024)
      0046F0 00 00 BC E6          13365 	.dw	0,(Sstm8s_tim1$TI4_Config$2038)
      0046F4 00 02                13366 	.dw	2
      0046F6 78                   13367 	.db	120
      0046F7 02                   13368 	.sleb128	2
      0046F8 00 00 BC AA          13369 	.dw	0,(Sstm8s_tim1$TI4_Config$2023)
      0046FC 00 00 BC AB          13370 	.dw	0,(Sstm8s_tim1$TI4_Config$2024)
      004700 00 02                13371 	.dw	2
      004702 78                   13372 	.db	120
      004703 01                   13373 	.sleb128	1
      004704 00 00 00 00          13374 	.dw	0,0
      004708 00 00 00 00          13375 	.dw	0,0
      00470C 00 00 BC A9          13376 	.dw	0,(Sstm8s_tim1$TI3_Config$2019)
      004710 00 00 BC AA          13377 	.dw	0,(Sstm8s_tim1$TI3_Config$2021)
      004714 00 02                13378 	.dw	2
      004716 78                   13379 	.db	120
      004717 01                   13380 	.sleb128	1
      004718 00 00 BC 6E          13381 	.dw	0,(Sstm8s_tim1$TI3_Config$2005)
      00471C 00 00 BC A9          13382 	.dw	0,(Sstm8s_tim1$TI3_Config$2019)
      004720 00 02                13383 	.dw	2
      004722 78                   13384 	.db	120
      004723 02                   13385 	.sleb128	2
      004724 00 00 BC 6D          13386 	.dw	0,(Sstm8s_tim1$TI3_Config$2004)
      004728 00 00 BC 6E          13387 	.dw	0,(Sstm8s_tim1$TI3_Config$2005)
      00472C 00 02                13388 	.dw	2
      00472E 78                   13389 	.db	120
      00472F 01                   13390 	.sleb128	1
      004730 00 00 00 00          13391 	.dw	0,0
      004734 00 00 00 00          13392 	.dw	0,0
      004738 00 00 BC 6C          13393 	.dw	0,(Sstm8s_tim1$TI2_Config$2000)
      00473C 00 00 BC 6D          13394 	.dw	0,(Sstm8s_tim1$TI2_Config$2002)
      004740 00 02                13395 	.dw	2
      004742 78                   13396 	.db	120
      004743 01                   13397 	.sleb128	1
      004744 00 00 BC 31          13398 	.dw	0,(Sstm8s_tim1$TI2_Config$1986)
      004748 00 00 BC 6C          13399 	.dw	0,(Sstm8s_tim1$TI2_Config$2000)
      00474C 00 02                13400 	.dw	2
      00474E 78                   13401 	.db	120
      00474F 02                   13402 	.sleb128	2
      004750 00 00 BC 30          13403 	.dw	0,(Sstm8s_tim1$TI2_Config$1985)
      004754 00 00 BC 31          13404 	.dw	0,(Sstm8s_tim1$TI2_Config$1986)
      004758 00 02                13405 	.dw	2
      00475A 78                   13406 	.db	120
      00475B 01                   13407 	.sleb128	1
      00475C 00 00 00 00          13408 	.dw	0,0
      004760 00 00 00 00          13409 	.dw	0,0
      004764 00 00 BC 2F          13410 	.dw	0,(Sstm8s_tim1$TI1_Config$1981)
      004768 00 00 BC 30          13411 	.dw	0,(Sstm8s_tim1$TI1_Config$1983)
      00476C 00 02                13412 	.dw	2
      00476E 78                   13413 	.db	120
      00476F 01                   13414 	.sleb128	1
      004770 00 00 BB F4          13415 	.dw	0,(Sstm8s_tim1$TI1_Config$1967)
      004774 00 00 BC 2F          13416 	.dw	0,(Sstm8s_tim1$TI1_Config$1981)
      004778 00 02                13417 	.dw	2
      00477A 78                   13418 	.db	120
      00477B 02                   13419 	.sleb128	2
      00477C 00 00 BB F3          13420 	.dw	0,(Sstm8s_tim1$TI1_Config$1966)
      004780 00 00 BB F4          13421 	.dw	0,(Sstm8s_tim1$TI1_Config$1967)
      004784 00 02                13422 	.dw	2
      004786 78                   13423 	.db	120
      004787 01                   13424 	.sleb128	1
      004788 00 00 00 00          13425 	.dw	0,0
      00478C 00 00 00 00          13426 	.dw	0,0
      004790 00 00 BB EC          13427 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1960)
      004794 00 00 BB F3          13428 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1964)
      004798 00 02                13429 	.dw	2
      00479A 78                   13430 	.db	120
      00479B 01                   13431 	.sleb128	1
      00479C 00 00 BB E7          13432 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1959)
      0047A0 00 00 BB EC          13433 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1960)
      0047A4 00 02                13434 	.dw	2
      0047A6 78                   13435 	.db	120
      0047A7 07                   13436 	.sleb128	7
      0047A8 00 00 BB E5          13437 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1958)
      0047AC 00 00 BB E7          13438 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1959)
      0047B0 00 02                13439 	.dw	2
      0047B2 78                   13440 	.db	120
      0047B3 06                   13441 	.sleb128	6
      0047B4 00 00 BB E3          13442 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1957)
      0047B8 00 00 BB E5          13443 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1958)
      0047BC 00 02                13444 	.dw	2
      0047BE 78                   13445 	.db	120
      0047BF 05                   13446 	.sleb128	5
      0047C0 00 00 BB E1          13447 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1956)
      0047C4 00 00 BB E3          13448 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1957)
      0047C8 00 02                13449 	.dw	2
      0047CA 78                   13450 	.db	120
      0047CB 03                   13451 	.sleb128	3
      0047CC 00 00 BB DF          13452 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1955)
      0047D0 00 00 BB E1          13453 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1956)
      0047D4 00 02                13454 	.dw	2
      0047D6 78                   13455 	.db	120
      0047D7 02                   13456 	.sleb128	2
      0047D8 00 00 BB D6          13457 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1953)
      0047DC 00 00 BB DF          13458 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1955)
      0047E0 00 02                13459 	.dw	2
      0047E2 78                   13460 	.db	120
      0047E3 01                   13461 	.sleb128	1
      0047E4 00 00 00 00          13462 	.dw	0,0
      0047E8 00 00 00 00          13463 	.dw	0,0
      0047EC 00 00 BB D5          13464 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1949)
      0047F0 00 00 BB D6          13465 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1951)
      0047F4 00 02                13466 	.dw	2
      0047F6 78                   13467 	.db	120
      0047F7 01                   13468 	.sleb128	1
      0047F8 00 00 BB B4          13469 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1937)
      0047FC 00 00 BB D5          13470 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1949)
      004800 00 02                13471 	.dw	2
      004802 78                   13472 	.db	120
      004803 02                   13473 	.sleb128	2
      004804 00 00 BB AF          13474 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1936)
      004808 00 00 BB B4          13475 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1937)
      00480C 00 02                13476 	.dw	2
      00480E 78                   13477 	.db	120
      00480F 08                   13478 	.sleb128	8
      004810 00 00 BB AD          13479 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1935)
      004814 00 00 BB AF          13480 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1936)
      004818 00 02                13481 	.dw	2
      00481A 78                   13482 	.db	120
      00481B 07                   13483 	.sleb128	7
      00481C 00 00 BB AB          13484 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1934)
      004820 00 00 BB AD          13485 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1935)
      004824 00 02                13486 	.dw	2
      004826 78                   13487 	.db	120
      004827 06                   13488 	.sleb128	6
      004828 00 00 BB A9          13489 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1933)
      00482C 00 00 BB AB          13490 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1934)
      004830 00 02                13491 	.dw	2
      004832 78                   13492 	.db	120
      004833 04                   13493 	.sleb128	4
      004834 00 00 BB A7          13494 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1932)
      004838 00 00 BB A9          13495 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1933)
      00483C 00 02                13496 	.dw	2
      00483E 78                   13497 	.db	120
      00483F 03                   13498 	.sleb128	3
      004840 00 00 BB A5          13499 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1931)
      004844 00 00 BB A7          13500 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1932)
      004848 00 02                13501 	.dw	2
      00484A 78                   13502 	.db	120
      00484B 02                   13503 	.sleb128	2
      00484C 00 00 BB 9C          13504 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1930)
      004850 00 00 BB A5          13505 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1931)
      004854 00 02                13506 	.dw	2
      004856 78                   13507 	.db	120
      004857 02                   13508 	.sleb128	2
      004858 00 00 BB 93          13509 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1929)
      00485C 00 00 BB 9C          13510 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1930)
      004860 00 02                13511 	.dw	2
      004862 78                   13512 	.db	120
      004863 02                   13513 	.sleb128	2
      004864 00 00 BB 8A          13514 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1928)
      004868 00 00 BB 93          13515 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1929)
      00486C 00 02                13516 	.dw	2
      00486E 78                   13517 	.db	120
      00486F 02                   13518 	.sleb128	2
      004870 00 00 BB 81          13519 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1927)
      004874 00 00 BB 8A          13520 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1928)
      004878 00 02                13521 	.dw	2
      00487A 78                   13522 	.db	120
      00487B 02                   13523 	.sleb128	2
      00487C 00 00 BB 78          13524 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1926)
      004880 00 00 BB 81          13525 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1927)
      004884 00 02                13526 	.dw	2
      004886 78                   13527 	.db	120
      004887 02                   13528 	.sleb128	2
      004888 00 00 BB 6F          13529 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1925)
      00488C 00 00 BB 78          13530 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1926)
      004890 00 02                13531 	.dw	2
      004892 78                   13532 	.db	120
      004893 02                   13533 	.sleb128	2
      004894 00 00 BB 66          13534 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1924)
      004898 00 00 BB 6F          13535 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1925)
      00489C 00 02                13536 	.dw	2
      00489E 78                   13537 	.db	120
      00489F 02                   13538 	.sleb128	2
      0048A0 00 00 BB 5E          13539 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1922)
      0048A4 00 00 BB 66          13540 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1924)
      0048A8 00 02                13541 	.dw	2
      0048AA 78                   13542 	.db	120
      0048AB 02                   13543 	.sleb128	2
      0048AC 00 00 BB 5D          13544 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1921)
      0048B0 00 00 BB 5E          13545 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1922)
      0048B4 00 02                13546 	.dw	2
      0048B6 78                   13547 	.db	120
      0048B7 01                   13548 	.sleb128	1
      0048B8 00 00 00 00          13549 	.dw	0,0
      0048BC 00 00 00 00          13550 	.dw	0,0
      0048C0 00 00 BB 5C          13551 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1917)
      0048C4 00 00 BB 5D          13552 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1919)
      0048C8 00 02                13553 	.dw	2
      0048CA 78                   13554 	.db	120
      0048CB 01                   13555 	.sleb128	1
      0048CC 00 00 BB 4C          13556 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1913)
      0048D0 00 00 BB 5C          13557 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1917)
      0048D4 00 02                13558 	.dw	2
      0048D6 78                   13559 	.db	120
      0048D7 03                   13560 	.sleb128	3
      0048D8 00 00 BB 47          13561 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1912)
      0048DC 00 00 BB 4C          13562 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1913)
      0048E0 00 02                13563 	.dw	2
      0048E2 78                   13564 	.db	120
      0048E3 09                   13565 	.sleb128	9
      0048E4 00 00 BB 45          13566 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1911)
      0048E8 00 00 BB 47          13567 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1912)
      0048EC 00 02                13568 	.dw	2
      0048EE 78                   13569 	.db	120
      0048EF 08                   13570 	.sleb128	8
      0048F0 00 00 BB 43          13571 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1910)
      0048F4 00 00 BB 45          13572 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1911)
      0048F8 00 02                13573 	.dw	2
      0048FA 78                   13574 	.db	120
      0048FB 07                   13575 	.sleb128	7
      0048FC 00 00 BB 41          13576 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1909)
      004900 00 00 BB 43          13577 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1910)
      004904 00 02                13578 	.dw	2
      004906 78                   13579 	.db	120
      004907 05                   13580 	.sleb128	5
      004908 00 00 BB 3F          13581 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1908)
      00490C 00 00 BB 41          13582 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1909)
      004910 00 02                13583 	.dw	2
      004912 78                   13584 	.db	120
      004913 04                   13585 	.sleb128	4
      004914 00 00 BB 29          13586 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1906)
      004918 00 00 BB 3F          13587 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1908)
      00491C 00 02                13588 	.dw	2
      00491E 78                   13589 	.db	120
      00491F 03                   13590 	.sleb128	3
      004920 00 00 BB 28          13591 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1905)
      004924 00 00 BB 29          13592 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1906)
      004928 00 02                13593 	.dw	2
      00492A 78                   13594 	.db	120
      00492B 01                   13595 	.sleb128	1
      00492C 00 00 00 00          13596 	.dw	0,0
      004930 00 00 00 00          13597 	.dw	0,0
      004934 00 00 BB 27          13598 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1901)
      004938 00 00 BB 28          13599 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1903)
      00493C 00 02                13600 	.dw	2
      00493E 78                   13601 	.db	120
      00493F 01                   13602 	.sleb128	1
      004940 00 00 BB 17          13603 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1892)
      004944 00 00 BB 27          13604 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1901)
      004948 00 02                13605 	.dw	2
      00494A 78                   13606 	.db	120
      00494B 02                   13607 	.sleb128	2
      00494C 00 00 BB 14          13608 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1891)
      004950 00 00 BB 17          13609 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1892)
      004954 00 02                13610 	.dw	2
      004956 78                   13611 	.db	120
      004957 04                   13612 	.sleb128	4
      004958 00 00 BB 04          13613 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1887)
      00495C 00 00 BB 14          13614 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1891)
      004960 00 02                13615 	.dw	2
      004962 78                   13616 	.db	120
      004963 02                   13617 	.sleb128	2
      004964 00 00 BB 03          13618 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1886)
      004968 00 00 BB 04          13619 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1887)
      00496C 00 02                13620 	.dw	2
      00496E 78                   13621 	.db	120
      00496F 04                   13622 	.sleb128	4
      004970 00 00 BA FE          13623 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1885)
      004974 00 00 BB 03          13624 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1886)
      004978 00 02                13625 	.dw	2
      00497A 78                   13626 	.db	120
      00497B 0A                   13627 	.sleb128	10
      00497C 00 00 BA FC          13628 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1884)
      004980 00 00 BA FE          13629 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1885)
      004984 00 02                13630 	.dw	2
      004986 78                   13631 	.db	120
      004987 09                   13632 	.sleb128	9
      004988 00 00 BA FA          13633 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1883)
      00498C 00 00 BA FC          13634 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1884)
      004990 00 02                13635 	.dw	2
      004992 78                   13636 	.db	120
      004993 08                   13637 	.sleb128	8
      004994 00 00 BA F8          13638 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1882)
      004998 00 00 BA FA          13639 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1883)
      00499C 00 02                13640 	.dw	2
      00499E 78                   13641 	.db	120
      00499F 07                   13642 	.sleb128	7
      0049A0 00 00 BA F6          13643 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1881)
      0049A4 00 00 BA F8          13644 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1882)
      0049A8 00 02                13645 	.dw	2
      0049AA 78                   13646 	.db	120
      0049AB 06                   13647 	.sleb128	6
      0049AC 00 00 BA F4          13648 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1880)
      0049B0 00 00 BA F6          13649 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1881)
      0049B4 00 02                13650 	.dw	2
      0049B6 78                   13651 	.db	120
      0049B7 05                   13652 	.sleb128	5
      0049B8 00 00 BA F2          13653 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1879)
      0049BC 00 00 BA F4          13654 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1880)
      0049C0 00 02                13655 	.dw	2
      0049C2 78                   13656 	.db	120
      0049C3 04                   13657 	.sleb128	4
      0049C4 00 00 BA F1          13658 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1878)
      0049C8 00 00 BA F2          13659 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1879)
      0049CC 00 02                13660 	.dw	2
      0049CE 78                   13661 	.db	120
      0049CF 02                   13662 	.sleb128	2
      0049D0 00 00 BA E9          13663 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1877)
      0049D4 00 00 BA F1          13664 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1878)
      0049D8 00 02                13665 	.dw	2
      0049DA 78                   13666 	.db	120
      0049DB 02                   13667 	.sleb128	2
      0049DC 00 00 BA E1          13668 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1876)
      0049E0 00 00 BA E9          13669 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1877)
      0049E4 00 02                13670 	.dw	2
      0049E6 78                   13671 	.db	120
      0049E7 02                   13672 	.sleb128	2
      0049E8 00 00 BA D9          13673 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1875)
      0049EC 00 00 BA E1          13674 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1876)
      0049F0 00 02                13675 	.dw	2
      0049F2 78                   13676 	.db	120
      0049F3 02                   13677 	.sleb128	2
      0049F4 00 00 BA D1          13678 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1874)
      0049F8 00 00 BA D9          13679 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1875)
      0049FC 00 02                13680 	.dw	2
      0049FE 78                   13681 	.db	120
      0049FF 02                   13682 	.sleb128	2
      004A00 00 00 BA C9          13683 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1873)
      004A04 00 00 BA D1          13684 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1874)
      004A08 00 02                13685 	.dw	2
      004A0A 78                   13686 	.db	120
      004A0B 02                   13687 	.sleb128	2
      004A0C 00 00 BA C1          13688 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1872)
      004A10 00 00 BA C9          13689 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1873)
      004A14 00 02                13690 	.dw	2
      004A16 78                   13691 	.db	120
      004A17 02                   13692 	.sleb128	2
      004A18 00 00 BA B9          13693 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1871)
      004A1C 00 00 BA C1          13694 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1872)
      004A20 00 02                13695 	.dw	2
      004A22 78                   13696 	.db	120
      004A23 02                   13697 	.sleb128	2
      004A24 00 00 BA B1          13698 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1870)
      004A28 00 00 BA B9          13699 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1871)
      004A2C 00 02                13700 	.dw	2
      004A2E 78                   13701 	.db	120
      004A2F 02                   13702 	.sleb128	2
      004A30 00 00 BA A9          13703 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1869)
      004A34 00 00 BA B1          13704 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1870)
      004A38 00 02                13705 	.dw	2
      004A3A 78                   13706 	.db	120
      004A3B 02                   13707 	.sleb128	2
      004A3C 00 00 BA A1          13708 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1868)
      004A40 00 00 BA A9          13709 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1869)
      004A44 00 02                13710 	.dw	2
      004A46 78                   13711 	.db	120
      004A47 02                   13712 	.sleb128	2
      004A48 00 00 BA 99          13713 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1867)
      004A4C 00 00 BA A1          13714 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1868)
      004A50 00 02                13715 	.dw	2
      004A52 78                   13716 	.db	120
      004A53 02                   13717 	.sleb128	2
      004A54 00 00 BA 8F          13718 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1865)
      004A58 00 00 BA 99          13719 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1867)
      004A5C 00 02                13720 	.dw	2
      004A5E 78                   13721 	.db	120
      004A5F 02                   13722 	.sleb128	2
      004A60 00 00 BA 8E          13723 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1864)
      004A64 00 00 BA 8F          13724 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1865)
      004A68 00 02                13725 	.dw	2
      004A6A 78                   13726 	.db	120
      004A6B 01                   13727 	.sleb128	1
      004A6C 00 00 00 00          13728 	.dw	0,0
      004A70 00 00 00 00          13729 	.dw	0,0
      004A74 00 00 BA 8D          13730 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1860)
      004A78 00 00 BA 8E          13731 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1862)
      004A7C 00 02                13732 	.dw	2
      004A7E 78                   13733 	.db	120
      004A7F 01                   13734 	.sleb128	1
      004A80 00 00 BA 77          13735 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1856)
      004A84 00 00 BA 8D          13736 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1860)
      004A88 00 02                13737 	.dw	2
      004A8A 78                   13738 	.db	120
      004A8B 05                   13739 	.sleb128	5
      004A8C 00 00 BA 75          13740 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1855)
      004A90 00 00 BA 77          13741 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1856)
      004A94 00 02                13742 	.dw	2
      004A96 78                   13743 	.db	120
      004A97 01                   13744 	.sleb128	1
      004A98 00 00 00 00          13745 	.dw	0,0
      004A9C 00 00 00 00          13746 	.dw	0,0
      004AA0 00 00 BA 74          13747 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1851)
      004AA4 00 00 BA 75          13748 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1853)
      004AA8 00 02                13749 	.dw	2
      004AAA 78                   13750 	.db	120
      004AAB 01                   13751 	.sleb128	1
      004AAC 00 00 BA 5E          13752 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1847)
      004AB0 00 00 BA 74          13753 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1851)
      004AB4 00 02                13754 	.dw	2
      004AB6 78                   13755 	.db	120
      004AB7 05                   13756 	.sleb128	5
      004AB8 00 00 BA 5C          13757 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1846)
      004ABC 00 00 BA 5E          13758 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1847)
      004AC0 00 02                13759 	.dw	2
      004AC2 78                   13760 	.db	120
      004AC3 01                   13761 	.sleb128	1
      004AC4 00 00 00 00          13762 	.dw	0,0
      004AC8 00 00 00 00          13763 	.dw	0,0
      004ACC 00 00 BA 5B          13764 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1842)
      004AD0 00 00 BA 5C          13765 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1844)
      004AD4 00 02                13766 	.dw	2
      004AD6 78                   13767 	.db	120
      004AD7 01                   13768 	.sleb128	1
      004AD8 00 00 BA 54          13769 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1839)
      004ADC 00 00 BA 5B          13770 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1842)
      004AE0 00 02                13771 	.dw	2
      004AE2 78                   13772 	.db	120
      004AE3 03                   13773 	.sleb128	3
      004AE4 00 00 BA 51          13774 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1838)
      004AE8 00 00 BA 54          13775 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1839)
      004AEC 00 02                13776 	.dw	2
      004AEE 78                   13777 	.db	120
      004AEF 05                   13778 	.sleb128	5
      004AF0 00 00 BA 43          13779 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1833)
      004AF4 00 00 BA 51          13780 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1838)
      004AF8 00 02                13781 	.dw	2
      004AFA 78                   13782 	.db	120
      004AFB 03                   13783 	.sleb128	3
      004AFC 00 00 BA 42          13784 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1832)
      004B00 00 00 BA 43          13785 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1833)
      004B04 00 02                13786 	.dw	2
      004B06 78                   13787 	.db	120
      004B07 01                   13788 	.sleb128	1
      004B08 00 00 00 00          13789 	.dw	0,0
      004B0C 00 00 00 00          13790 	.dw	0,0
      004B10 00 00 BA 41          13791 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1828)
      004B14 00 00 BA 42          13792 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1830)
      004B18 00 02                13793 	.dw	2
      004B1A 78                   13794 	.db	120
      004B1B 01                   13795 	.sleb128	1
      004B1C 00 00 BA 3A          13796 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1825)
      004B20 00 00 BA 41          13797 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1828)
      004B24 00 02                13798 	.dw	2
      004B26 78                   13799 	.db	120
      004B27 03                   13800 	.sleb128	3
      004B28 00 00 BA 37          13801 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1824)
      004B2C 00 00 BA 3A          13802 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1825)
      004B30 00 02                13803 	.dw	2
      004B32 78                   13804 	.db	120
      004B33 05                   13805 	.sleb128	5
      004B34 00 00 BA 29          13806 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1819)
      004B38 00 00 BA 37          13807 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1824)
      004B3C 00 02                13808 	.dw	2
      004B3E 78                   13809 	.db	120
      004B3F 03                   13810 	.sleb128	3
      004B40 00 00 BA 28          13811 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1818)
      004B44 00 00 BA 29          13812 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1819)
      004B48 00 02                13813 	.dw	2
      004B4A 78                   13814 	.db	120
      004B4B 01                   13815 	.sleb128	1
      004B4C 00 00 00 00          13816 	.dw	0,0
      004B50 00 00 00 00          13817 	.dw	0,0
      004B54 00 00 BA 27          13818 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1814)
      004B58 00 00 BA 28          13819 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1816)
      004B5C 00 02                13820 	.dw	2
      004B5E 78                   13821 	.db	120
      004B5F 01                   13822 	.sleb128	1
      004B60 00 00 BA 20          13823 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1811)
      004B64 00 00 BA 27          13824 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1814)
      004B68 00 02                13825 	.dw	2
      004B6A 78                   13826 	.db	120
      004B6B 03                   13827 	.sleb128	3
      004B6C 00 00 BA 1D          13828 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1810)
      004B70 00 00 BA 20          13829 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1811)
      004B74 00 02                13830 	.dw	2
      004B76 78                   13831 	.db	120
      004B77 05                   13832 	.sleb128	5
      004B78 00 00 BA 0F          13833 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1805)
      004B7C 00 00 BA 1D          13834 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1810)
      004B80 00 02                13835 	.dw	2
      004B82 78                   13836 	.db	120
      004B83 03                   13837 	.sleb128	3
      004B84 00 00 BA 0E          13838 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1804)
      004B88 00 00 BA 0F          13839 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1805)
      004B8C 00 02                13840 	.dw	2
      004B8E 78                   13841 	.db	120
      004B8F 01                   13842 	.sleb128	1
      004B90 00 00 00 00          13843 	.dw	0,0
      004B94 00 00 00 00          13844 	.dw	0,0
      004B98 00 00 BA 0D          13845 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1800)
      004B9C 00 00 BA 0E          13846 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1802)
      004BA0 00 02                13847 	.dw	2
      004BA2 78                   13848 	.db	120
      004BA3 01                   13849 	.sleb128	1
      004BA4 00 00 BA 06          13850 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1797)
      004BA8 00 00 BA 0D          13851 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1800)
      004BAC 00 02                13852 	.dw	2
      004BAE 78                   13853 	.db	120
      004BAF 03                   13854 	.sleb128	3
      004BB0 00 00 BA 03          13855 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1796)
      004BB4 00 00 BA 06          13856 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1797)
      004BB8 00 02                13857 	.dw	2
      004BBA 78                   13858 	.db	120
      004BBB 05                   13859 	.sleb128	5
      004BBC 00 00 B9 F5          13860 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1791)
      004BC0 00 00 BA 03          13861 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1796)
      004BC4 00 02                13862 	.dw	2
      004BC6 78                   13863 	.db	120
      004BC7 03                   13864 	.sleb128	3
      004BC8 00 00 B9 F4          13865 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1790)
      004BCC 00 00 B9 F5          13866 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1791)
      004BD0 00 02                13867 	.dw	2
      004BD2 78                   13868 	.db	120
      004BD3 01                   13869 	.sleb128	1
      004BD4 00 00 00 00          13870 	.dw	0,0
      004BD8 00 00 00 00          13871 	.dw	0,0
      004BDC 00 00 B9 E9          13872 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1783)
      004BE0 00 00 B9 F4          13873 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1788)
      004BE4 00 02                13874 	.dw	2
      004BE6 78                   13875 	.db	120
      004BE7 01                   13876 	.sleb128	1
      004BE8 00 00 B9 E4          13877 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1782)
      004BEC 00 00 B9 E9          13878 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1783)
      004BF0 00 02                13879 	.dw	2
      004BF2 78                   13880 	.db	120
      004BF3 07                   13881 	.sleb128	7
      004BF4 00 00 B9 E2          13882 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1781)
      004BF8 00 00 B9 E4          13883 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1782)
      004BFC 00 02                13884 	.dw	2
      004BFE 78                   13885 	.db	120
      004BFF 06                   13886 	.sleb128	6
      004C00 00 00 B9 E0          13887 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1780)
      004C04 00 00 B9 E2          13888 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1781)
      004C08 00 02                13889 	.dw	2
      004C0A 78                   13890 	.db	120
      004C0B 05                   13891 	.sleb128	5
      004C0C 00 00 B9 DE          13892 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1779)
      004C10 00 00 B9 E0          13893 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1780)
      004C14 00 02                13894 	.dw	2
      004C16 78                   13895 	.db	120
      004C17 03                   13896 	.sleb128	3
      004C18 00 00 B9 DC          13897 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1778)
      004C1C 00 00 B9 DE          13898 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1779)
      004C20 00 02                13899 	.dw	2
      004C22 78                   13900 	.db	120
      004C23 02                   13901 	.sleb128	2
      004C24 00 00 B9 DA          13902 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1777)
      004C28 00 00 B9 DC          13903 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1778)
      004C2C 00 02                13904 	.dw	2
      004C2E 78                   13905 	.db	120
      004C2F 01                   13906 	.sleb128	1
      004C30 00 00 B9 D1          13907 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1776)
      004C34 00 00 B9 DA          13908 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1777)
      004C38 00 02                13909 	.dw	2
      004C3A 78                   13910 	.db	120
      004C3B 01                   13911 	.sleb128	1
      004C3C 00 00 B9 C8          13912 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1775)
      004C40 00 00 B9 D1          13913 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1776)
      004C44 00 02                13914 	.dw	2
      004C46 78                   13915 	.db	120
      004C47 01                   13916 	.sleb128	1
      004C48 00 00 B9 B8          13917 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1773)
      004C4C 00 00 B9 C8          13918 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1775)
      004C50 00 02                13919 	.dw	2
      004C52 78                   13920 	.db	120
      004C53 01                   13921 	.sleb128	1
      004C54 00 00 00 00          13922 	.dw	0,0
      004C58 00 00 00 00          13923 	.dw	0,0
      004C5C 00 00 B9 AD          13924 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1766)
      004C60 00 00 B9 B8          13925 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1771)
      004C64 00 02                13926 	.dw	2
      004C66 78                   13927 	.db	120
      004C67 01                   13928 	.sleb128	1
      004C68 00 00 B9 A8          13929 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1765)
      004C6C 00 00 B9 AD          13930 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1766)
      004C70 00 02                13931 	.dw	2
      004C72 78                   13932 	.db	120
      004C73 07                   13933 	.sleb128	7
      004C74 00 00 B9 A6          13934 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1764)
      004C78 00 00 B9 A8          13935 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1765)
      004C7C 00 02                13936 	.dw	2
      004C7E 78                   13937 	.db	120
      004C7F 06                   13938 	.sleb128	6
      004C80 00 00 B9 A4          13939 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1763)
      004C84 00 00 B9 A6          13940 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1764)
      004C88 00 02                13941 	.dw	2
      004C8A 78                   13942 	.db	120
      004C8B 05                   13943 	.sleb128	5
      004C8C 00 00 B9 A2          13944 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1762)
      004C90 00 00 B9 A4          13945 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1763)
      004C94 00 02                13946 	.dw	2
      004C96 78                   13947 	.db	120
      004C97 03                   13948 	.sleb128	3
      004C98 00 00 B9 A0          13949 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1761)
      004C9C 00 00 B9 A2          13950 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1762)
      004CA0 00 02                13951 	.dw	2
      004CA2 78                   13952 	.db	120
      004CA3 02                   13953 	.sleb128	2
      004CA4 00 00 B9 9E          13954 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1760)
      004CA8 00 00 B9 A0          13955 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1761)
      004CAC 00 02                13956 	.dw	2
      004CAE 78                   13957 	.db	120
      004CAF 01                   13958 	.sleb128	1
      004CB0 00 00 B9 95          13959 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1759)
      004CB4 00 00 B9 9E          13960 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1760)
      004CB8 00 02                13961 	.dw	2
      004CBA 78                   13962 	.db	120
      004CBB 01                   13963 	.sleb128	1
      004CBC 00 00 B9 8C          13964 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1758)
      004CC0 00 00 B9 95          13965 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1759)
      004CC4 00 02                13966 	.dw	2
      004CC6 78                   13967 	.db	120
      004CC7 01                   13968 	.sleb128	1
      004CC8 00 00 B9 7C          13969 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1756)
      004CCC 00 00 B9 8C          13970 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1758)
      004CD0 00 02                13971 	.dw	2
      004CD2 78                   13972 	.db	120
      004CD3 01                   13973 	.sleb128	1
      004CD4 00 00 00 00          13974 	.dw	0,0
      004CD8 00 00 00 00          13975 	.dw	0,0
      004CDC 00 00 B9 71          13976 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1749)
      004CE0 00 00 B9 7C          13977 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1754)
      004CE4 00 02                13978 	.dw	2
      004CE6 78                   13979 	.db	120
      004CE7 01                   13980 	.sleb128	1
      004CE8 00 00 B9 6C          13981 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1748)
      004CEC 00 00 B9 71          13982 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1749)
      004CF0 00 02                13983 	.dw	2
      004CF2 78                   13984 	.db	120
      004CF3 07                   13985 	.sleb128	7
      004CF4 00 00 B9 6A          13986 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1747)
      004CF8 00 00 B9 6C          13987 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1748)
      004CFC 00 02                13988 	.dw	2
      004CFE 78                   13989 	.db	120
      004CFF 06                   13990 	.sleb128	6
      004D00 00 00 B9 68          13991 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1746)
      004D04 00 00 B9 6A          13992 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1747)
      004D08 00 02                13993 	.dw	2
      004D0A 78                   13994 	.db	120
      004D0B 05                   13995 	.sleb128	5
      004D0C 00 00 B9 66          13996 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1745)
      004D10 00 00 B9 68          13997 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1746)
      004D14 00 02                13998 	.dw	2
      004D16 78                   13999 	.db	120
      004D17 03                   14000 	.sleb128	3
      004D18 00 00 B9 64          14001 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1744)
      004D1C 00 00 B9 66          14002 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1745)
      004D20 00 02                14003 	.dw	2
      004D22 78                   14004 	.db	120
      004D23 02                   14005 	.sleb128	2
      004D24 00 00 B9 62          14006 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1743)
      004D28 00 00 B9 64          14007 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1744)
      004D2C 00 02                14008 	.dw	2
      004D2E 78                   14009 	.db	120
      004D2F 01                   14010 	.sleb128	1
      004D30 00 00 B9 59          14011 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1742)
      004D34 00 00 B9 62          14012 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1743)
      004D38 00 02                14013 	.dw	2
      004D3A 78                   14014 	.db	120
      004D3B 01                   14015 	.sleb128	1
      004D3C 00 00 B9 50          14016 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1741)
      004D40 00 00 B9 59          14017 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1742)
      004D44 00 02                14018 	.dw	2
      004D46 78                   14019 	.db	120
      004D47 01                   14020 	.sleb128	1
      004D48 00 00 B9 40          14021 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1739)
      004D4C 00 00 B9 50          14022 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1741)
      004D50 00 02                14023 	.dw	2
      004D52 78                   14024 	.db	120
      004D53 01                   14025 	.sleb128	1
      004D54 00 00 00 00          14026 	.dw	0,0
      004D58 00 00 00 00          14027 	.dw	0,0
      004D5C 00 00 B9 35          14028 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1732)
      004D60 00 00 B9 40          14029 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1737)
      004D64 00 02                14030 	.dw	2
      004D66 78                   14031 	.db	120
      004D67 01                   14032 	.sleb128	1
      004D68 00 00 B9 30          14033 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1731)
      004D6C 00 00 B9 35          14034 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1732)
      004D70 00 02                14035 	.dw	2
      004D72 78                   14036 	.db	120
      004D73 07                   14037 	.sleb128	7
      004D74 00 00 B9 2E          14038 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1730)
      004D78 00 00 B9 30          14039 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1731)
      004D7C 00 02                14040 	.dw	2
      004D7E 78                   14041 	.db	120
      004D7F 06                   14042 	.sleb128	6
      004D80 00 00 B9 2C          14043 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1729)
      004D84 00 00 B9 2E          14044 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1730)
      004D88 00 02                14045 	.dw	2
      004D8A 78                   14046 	.db	120
      004D8B 05                   14047 	.sleb128	5
      004D8C 00 00 B9 2A          14048 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1728)
      004D90 00 00 B9 2C          14049 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1729)
      004D94 00 02                14050 	.dw	2
      004D96 78                   14051 	.db	120
      004D97 03                   14052 	.sleb128	3
      004D98 00 00 B9 28          14053 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1727)
      004D9C 00 00 B9 2A          14054 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1728)
      004DA0 00 02                14055 	.dw	2
      004DA2 78                   14056 	.db	120
      004DA3 02                   14057 	.sleb128	2
      004DA4 00 00 B9 26          14058 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1726)
      004DA8 00 00 B9 28          14059 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1727)
      004DAC 00 02                14060 	.dw	2
      004DAE 78                   14061 	.db	120
      004DAF 01                   14062 	.sleb128	1
      004DB0 00 00 B9 1D          14063 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1725)
      004DB4 00 00 B9 26          14064 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1726)
      004DB8 00 02                14065 	.dw	2
      004DBA 78                   14066 	.db	120
      004DBB 01                   14067 	.sleb128	1
      004DBC 00 00 B9 14          14068 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1724)
      004DC0 00 00 B9 1D          14069 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1725)
      004DC4 00 02                14070 	.dw	2
      004DC6 78                   14071 	.db	120
      004DC7 01                   14072 	.sleb128	1
      004DC8 00 00 B9 04          14073 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1722)
      004DCC 00 00 B9 14          14074 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1724)
      004DD0 00 02                14075 	.dw	2
      004DD2 78                   14076 	.db	120
      004DD3 01                   14077 	.sleb128	1
      004DD4 00 00 00 00          14078 	.dw	0,0
      004DD8 00 00 00 00          14079 	.dw	0,0
      004DDC 00 00 B8 F8          14080 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$1715)
      004DE0 00 00 B9 04          14081 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$1720)
      004DE4 00 02                14082 	.dw	2
      004DE6 78                   14083 	.db	120
      004DE7 01                   14084 	.sleb128	1
      004DE8 00 00 00 00          14085 	.dw	0,0
      004DEC 00 00 00 00          14086 	.dw	0,0
      004DF0 00 00 B8 EC          14087 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$1708)
      004DF4 00 00 B8 F8          14088 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$1713)
      004DF8 00 02                14089 	.dw	2
      004DFA 78                   14090 	.db	120
      004DFB 01                   14091 	.sleb128	1
      004DFC 00 00 00 00          14092 	.dw	0,0
      004E00 00 00 00 00          14093 	.dw	0,0
      004E04 00 00 B8 E0          14094 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$1701)
      004E08 00 00 B8 EC          14095 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$1706)
      004E0C 00 02                14096 	.dw	2
      004E0E 78                   14097 	.db	120
      004E0F 01                   14098 	.sleb128	1
      004E10 00 00 00 00          14099 	.dw	0,0
      004E14 00 00 00 00          14100 	.dw	0,0
      004E18 00 00 B8 D4          14101 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$1694)
      004E1C 00 00 B8 E0          14102 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$1699)
      004E20 00 02                14103 	.dw	2
      004E22 78                   14104 	.db	120
      004E23 01                   14105 	.sleb128	1
      004E24 00 00 00 00          14106 	.dw	0,0
      004E28 00 00 00 00          14107 	.dw	0,0
      004E2C 00 00 B8 C8          14108 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$1687)
      004E30 00 00 B8 D4          14109 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$1692)
      004E34 00 02                14110 	.dw	2
      004E36 78                   14111 	.db	120
      004E37 01                   14112 	.sleb128	1
      004E38 00 00 00 00          14113 	.dw	0,0
      004E3C 00 00 00 00          14114 	.dw	0,0
      004E40 00 00 B8 BC          14115 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$1680)
      004E44 00 00 B8 C8          14116 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$1685)
      004E48 00 02                14117 	.dw	2
      004E4A 78                   14118 	.db	120
      004E4B 01                   14119 	.sleb128	1
      004E4C 00 00 00 00          14120 	.dw	0,0
      004E50 00 00 00 00          14121 	.dw	0,0
      004E54 00 00 B8 BB          14122 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1676)
      004E58 00 00 B8 BC          14123 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1678)
      004E5C 00 02                14124 	.dw	2
      004E5E 78                   14125 	.db	120
      004E5F 01                   14126 	.sleb128	1
      004E60 00 00 B8 52          14127 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1650)
      004E64 00 00 B8 BB          14128 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1676)
      004E68 00 02                14129 	.dw	2
      004E6A 78                   14130 	.db	120
      004E6B 03                   14131 	.sleb128	3
      004E6C 00 00 B8 4D          14132 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1649)
      004E70 00 00 B8 52          14133 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1650)
      004E74 00 02                14134 	.dw	2
      004E76 78                   14135 	.db	120
      004E77 09                   14136 	.sleb128	9
      004E78 00 00 B8 4B          14137 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1648)
      004E7C 00 00 B8 4D          14138 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1649)
      004E80 00 02                14139 	.dw	2
      004E82 78                   14140 	.db	120
      004E83 08                   14141 	.sleb128	8
      004E84 00 00 B8 49          14142 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1647)
      004E88 00 00 B8 4B          14143 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1648)
      004E8C 00 02                14144 	.dw	2
      004E8E 78                   14145 	.db	120
      004E8F 07                   14146 	.sleb128	7
      004E90 00 00 B8 47          14147 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1646)
      004E94 00 00 B8 49          14148 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1647)
      004E98 00 02                14149 	.dw	2
      004E9A 78                   14150 	.db	120
      004E9B 05                   14151 	.sleb128	5
      004E9C 00 00 B8 45          14152 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1645)
      004EA0 00 00 B8 47          14153 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1646)
      004EA4 00 02                14154 	.dw	2
      004EA6 78                   14155 	.db	120
      004EA7 04                   14156 	.sleb128	4
      004EA8 00 00 B8 43          14157 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1644)
      004EAC 00 00 B8 45          14158 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1645)
      004EB0 00 02                14159 	.dw	2
      004EB2 78                   14160 	.db	120
      004EB3 03                   14161 	.sleb128	3
      004EB4 00 00 B8 3A          14162 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1643)
      004EB8 00 00 B8 43          14163 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1644)
      004EBC 00 02                14164 	.dw	2
      004EBE 78                   14165 	.db	120
      004EBF 03                   14166 	.sleb128	3
      004EC0 00 00 B8 31          14167 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1642)
      004EC4 00 00 B8 3A          14168 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1643)
      004EC8 00 02                14169 	.dw	2
      004ECA 78                   14170 	.db	120
      004ECB 03                   14171 	.sleb128	3
      004ECC 00 00 B8 28          14172 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1641)
      004ED0 00 00 B8 31          14173 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1642)
      004ED4 00 02                14174 	.dw	2
      004ED6 78                   14175 	.db	120
      004ED7 03                   14176 	.sleb128	3
      004ED8 00 00 B8 1F          14177 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1640)
      004EDC 00 00 B8 28          14178 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1641)
      004EE0 00 02                14179 	.dw	2
      004EE2 78                   14180 	.db	120
      004EE3 03                   14181 	.sleb128	3
      004EE4 00 00 B8 16          14182 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1639)
      004EE8 00 00 B8 1F          14183 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1640)
      004EEC 00 02                14184 	.dw	2
      004EEE 78                   14185 	.db	120
      004EEF 03                   14186 	.sleb128	3
      004EF0 00 00 B8 0D          14187 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1638)
      004EF4 00 00 B8 16          14188 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1639)
      004EF8 00 02                14189 	.dw	2
      004EFA 78                   14190 	.db	120
      004EFB 03                   14191 	.sleb128	3
      004EFC 00 00 B7 FD          14192 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1636)
      004F00 00 00 B8 0D          14193 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1638)
      004F04 00 02                14194 	.dw	2
      004F06 78                   14195 	.db	120
      004F07 03                   14196 	.sleb128	3
      004F08 00 00 B7 F8          14197 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1635)
      004F0C 00 00 B7 FD          14198 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1636)
      004F10 00 02                14199 	.dw	2
      004F12 78                   14200 	.db	120
      004F13 09                   14201 	.sleb128	9
      004F14 00 00 B7 F6          14202 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1634)
      004F18 00 00 B7 F8          14203 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1635)
      004F1C 00 02                14204 	.dw	2
      004F1E 78                   14205 	.db	120
      004F1F 08                   14206 	.sleb128	8
      004F20 00 00 B7 F4          14207 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1633)
      004F24 00 00 B7 F6          14208 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1634)
      004F28 00 02                14209 	.dw	2
      004F2A 78                   14210 	.db	120
      004F2B 07                   14211 	.sleb128	7
      004F2C 00 00 B7 F2          14212 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1632)
      004F30 00 00 B7 F4          14213 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1633)
      004F34 00 02                14214 	.dw	2
      004F36 78                   14215 	.db	120
      004F37 05                   14216 	.sleb128	5
      004F38 00 00 B7 F0          14217 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1631)
      004F3C 00 00 B7 F2          14218 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1632)
      004F40 00 02                14219 	.dw	2
      004F42 78                   14220 	.db	120
      004F43 04                   14221 	.sleb128	4
      004F44 00 00 B7 EE          14222 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1630)
      004F48 00 00 B7 F0          14223 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1631)
      004F4C 00 02                14224 	.dw	2
      004F4E 78                   14225 	.db	120
      004F4F 03                   14226 	.sleb128	3
      004F50 00 00 B7 D0          14227 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1629)
      004F54 00 00 B7 EE          14228 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1630)
      004F58 00 02                14229 	.dw	2
      004F5A 78                   14230 	.db	120
      004F5B 03                   14231 	.sleb128	3
      004F5C 00 00 B7 C1          14232 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1628)
      004F60 00 00 B7 D0          14233 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1629)
      004F64 00 02                14234 	.dw	2
      004F66 78                   14235 	.db	120
      004F67 03                   14236 	.sleb128	3
      004F68 00 00 B7 B3          14237 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1626)
      004F6C 00 00 B7 C1          14238 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1628)
      004F70 00 02                14239 	.dw	2
      004F72 78                   14240 	.db	120
      004F73 03                   14241 	.sleb128	3
      004F74 00 00 B7 B2          14242 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1625)
      004F78 00 00 B7 B3          14243 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1626)
      004F7C 00 02                14244 	.dw	2
      004F7E 78                   14245 	.db	120
      004F7F 01                   14246 	.sleb128	1
      004F80 00 00 00 00          14247 	.dw	0,0
      004F84 00 00 00 00          14248 	.dw	0,0
      004F88 00 00 B7 B1          14249 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1621)
      004F8C 00 00 B7 B2          14250 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1623)
      004F90 00 02                14251 	.dw	2
      004F92 78                   14252 	.db	120
      004F93 01                   14253 	.sleb128	1
      004F94 00 00 B7 56          14254 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1590)
      004F98 00 00 B7 B1          14255 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1621)
      004F9C 00 02                14256 	.dw	2
      004F9E 78                   14257 	.db	120
      004F9F 02                   14258 	.sleb128	2
      004FA0 00 00 B7 51          14259 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1589)
      004FA4 00 00 B7 56          14260 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1590)
      004FA8 00 02                14261 	.dw	2
      004FAA 78                   14262 	.db	120
      004FAB 08                   14263 	.sleb128	8
      004FAC 00 00 B7 4F          14264 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1588)
      004FB0 00 00 B7 51          14265 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1589)
      004FB4 00 02                14266 	.dw	2
      004FB6 78                   14267 	.db	120
      004FB7 07                   14268 	.sleb128	7
      004FB8 00 00 B7 4D          14269 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1587)
      004FBC 00 00 B7 4F          14270 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1588)
      004FC0 00 02                14271 	.dw	2
      004FC2 78                   14272 	.db	120
      004FC3 06                   14273 	.sleb128	6
      004FC4 00 00 B7 4B          14274 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1586)
      004FC8 00 00 B7 4D          14275 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1587)
      004FCC 00 02                14276 	.dw	2
      004FCE 78                   14277 	.db	120
      004FCF 04                   14278 	.sleb128	4
      004FD0 00 00 B7 49          14279 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1585)
      004FD4 00 00 B7 4B          14280 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1586)
      004FD8 00 02                14281 	.dw	2
      004FDA 78                   14282 	.db	120
      004FDB 03                   14283 	.sleb128	3
      004FDC 00 00 B7 47          14284 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1584)
      004FE0 00 00 B7 49          14285 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1585)
      004FE4 00 02                14286 	.dw	2
      004FE6 78                   14287 	.db	120
      004FE7 02                   14288 	.sleb128	2
      004FE8 00 00 B7 38          14289 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1582)
      004FEC 00 00 B7 47          14290 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1584)
      004FF0 00 02                14291 	.dw	2
      004FF2 78                   14292 	.db	120
      004FF3 02                   14293 	.sleb128	2
      004FF4 00 00 B7 33          14294 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1581)
      004FF8 00 00 B7 38          14295 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1582)
      004FFC 00 02                14296 	.dw	2
      004FFE 78                   14297 	.db	120
      004FFF 08                   14298 	.sleb128	8
      005000 00 00 B7 31          14299 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1580)
      005004 00 00 B7 33          14300 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1581)
      005008 00 02                14301 	.dw	2
      00500A 78                   14302 	.db	120
      00500B 07                   14303 	.sleb128	7
      00500C 00 00 B7 2F          14304 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1579)
      005010 00 00 B7 31          14305 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1580)
      005014 00 02                14306 	.dw	2
      005016 78                   14307 	.db	120
      005017 06                   14308 	.sleb128	6
      005018 00 00 B7 2D          14309 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1578)
      00501C 00 00 B7 2F          14310 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1579)
      005020 00 02                14311 	.dw	2
      005022 78                   14312 	.db	120
      005023 04                   14313 	.sleb128	4
      005024 00 00 B7 2B          14314 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1577)
      005028 00 00 B7 2D          14315 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1578)
      00502C 00 02                14316 	.dw	2
      00502E 78                   14317 	.db	120
      00502F 03                   14318 	.sleb128	3
      005030 00 00 B7 29          14319 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1576)
      005034 00 00 B7 2B          14320 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1577)
      005038 00 02                14321 	.dw	2
      00503A 78                   14322 	.db	120
      00503B 02                   14323 	.sleb128	2
      00503C 00 00 B7 12          14324 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1575)
      005040 00 00 B7 29          14325 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1576)
      005044 00 02                14326 	.dw	2
      005046 78                   14327 	.db	120
      005047 02                   14328 	.sleb128	2
      005048 00 00 B7 04          14329 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1573)
      00504C 00 00 B7 12          14330 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1575)
      005050 00 02                14331 	.dw	2
      005052 78                   14332 	.db	120
      005053 02                   14333 	.sleb128	2
      005054 00 00 B7 03          14334 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1572)
      005058 00 00 B7 04          14335 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1573)
      00505C 00 02                14336 	.dw	2
      00505E 78                   14337 	.db	120
      00505F 01                   14338 	.sleb128	1
      005060 00 00 00 00          14339 	.dw	0,0
      005064 00 00 00 00          14340 	.dw	0,0
      005068 00 00 B7 02          14341 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1568)
      00506C 00 00 B7 03          14342 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1570)
      005070 00 02                14343 	.dw	2
      005072 78                   14344 	.db	120
      005073 01                   14345 	.sleb128	1
      005074 00 00 B6 84          14346 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1528)
      005078 00 00 B7 02          14347 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1568)
      00507C 00 02                14348 	.dw	2
      00507E 78                   14349 	.db	120
      00507F 03                   14350 	.sleb128	3
      005080 00 00 B6 7F          14351 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1527)
      005084 00 00 B6 84          14352 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1528)
      005088 00 02                14353 	.dw	2
      00508A 78                   14354 	.db	120
      00508B 09                   14355 	.sleb128	9
      00508C 00 00 B6 7D          14356 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1526)
      005090 00 00 B6 7F          14357 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1527)
      005094 00 02                14358 	.dw	2
      005096 78                   14359 	.db	120
      005097 08                   14360 	.sleb128	8
      005098 00 00 B6 7B          14361 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1525)
      00509C 00 00 B6 7D          14362 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1526)
      0050A0 00 02                14363 	.dw	2
      0050A2 78                   14364 	.db	120
      0050A3 07                   14365 	.sleb128	7
      0050A4 00 00 B6 79          14366 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1524)
      0050A8 00 00 B6 7B          14367 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1525)
      0050AC 00 02                14368 	.dw	2
      0050AE 78                   14369 	.db	120
      0050AF 05                   14370 	.sleb128	5
      0050B0 00 00 B6 77          14371 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1523)
      0050B4 00 00 B6 79          14372 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1524)
      0050B8 00 02                14373 	.dw	2
      0050BA 78                   14374 	.db	120
      0050BB 04                   14375 	.sleb128	4
      0050BC 00 00 B6 75          14376 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1522)
      0050C0 00 00 B6 77          14377 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1523)
      0050C4 00 02                14378 	.dw	2
      0050C6 78                   14379 	.db	120
      0050C7 03                   14380 	.sleb128	3
      0050C8 00 00 B6 66          14381 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1520)
      0050CC 00 00 B6 75          14382 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1522)
      0050D0 00 02                14383 	.dw	2
      0050D2 78                   14384 	.db	120
      0050D3 03                   14385 	.sleb128	3
      0050D4 00 00 B6 61          14386 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1519)
      0050D8 00 00 B6 66          14387 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1520)
      0050DC 00 02                14388 	.dw	2
      0050DE 78                   14389 	.db	120
      0050DF 09                   14390 	.sleb128	9
      0050E0 00 00 B6 5F          14391 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1518)
      0050E4 00 00 B6 61          14392 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1519)
      0050E8 00 02                14393 	.dw	2
      0050EA 78                   14394 	.db	120
      0050EB 08                   14395 	.sleb128	8
      0050EC 00 00 B6 5D          14396 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1517)
      0050F0 00 00 B6 5F          14397 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1518)
      0050F4 00 02                14398 	.dw	2
      0050F6 78                   14399 	.db	120
      0050F7 07                   14400 	.sleb128	7
      0050F8 00 00 B6 5B          14401 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1516)
      0050FC 00 00 B6 5D          14402 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1517)
      005100 00 02                14403 	.dw	2
      005102 78                   14404 	.db	120
      005103 05                   14405 	.sleb128	5
      005104 00 00 B6 59          14406 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1515)
      005108 00 00 B6 5B          14407 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1516)
      00510C 00 02                14408 	.dw	2
      00510E 78                   14409 	.db	120
      00510F 04                   14410 	.sleb128	4
      005110 00 00 B6 57          14411 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1514)
      005114 00 00 B6 59          14412 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1515)
      005118 00 02                14413 	.dw	2
      00511A 78                   14414 	.db	120
      00511B 03                   14415 	.sleb128	3
      00511C 00 00 B6 39          14416 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1513)
      005120 00 00 B6 57          14417 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1514)
      005124 00 02                14418 	.dw	2
      005126 78                   14419 	.db	120
      005127 03                   14420 	.sleb128	3
      005128 00 00 B6 2A          14421 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1512)
      00512C 00 00 B6 39          14422 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1513)
      005130 00 02                14423 	.dw	2
      005132 78                   14424 	.db	120
      005133 03                   14425 	.sleb128	3
      005134 00 00 B6 1C          14426 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1510)
      005138 00 00 B6 2A          14427 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1512)
      00513C 00 02                14428 	.dw	2
      00513E 78                   14429 	.db	120
      00513F 03                   14430 	.sleb128	3
      005140 00 00 B6 1B          14431 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1509)
      005144 00 00 B6 1C          14432 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1510)
      005148 00 02                14433 	.dw	2
      00514A 78                   14434 	.db	120
      00514B 01                   14435 	.sleb128	1
      00514C 00 00 00 00          14436 	.dw	0,0
      005150 00 00 00 00          14437 	.dw	0,0
      005154 00 00 B6 03          14438 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1496)
      005158 00 00 B6 1B          14439 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1507)
      00515C 00 02                14440 	.dw	2
      00515E 78                   14441 	.db	120
      00515F 01                   14442 	.sleb128	1
      005160 00 00 B5 FE          14443 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1495)
      005164 00 00 B6 03          14444 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1496)
      005168 00 02                14445 	.dw	2
      00516A 78                   14446 	.db	120
      00516B 07                   14447 	.sleb128	7
      00516C 00 00 B5 FC          14448 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1494)
      005170 00 00 B5 FE          14449 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1495)
      005174 00 02                14450 	.dw	2
      005176 78                   14451 	.db	120
      005177 06                   14452 	.sleb128	6
      005178 00 00 B5 FA          14453 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1493)
      00517C 00 00 B5 FC          14454 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1494)
      005180 00 02                14455 	.dw	2
      005182 78                   14456 	.db	120
      005183 05                   14457 	.sleb128	5
      005184 00 00 B5 F8          14458 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1492)
      005188 00 00 B5 FA          14459 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1493)
      00518C 00 02                14460 	.dw	2
      00518E 78                   14461 	.db	120
      00518F 03                   14462 	.sleb128	3
      005190 00 00 B5 F6          14463 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1491)
      005194 00 00 B5 F8          14464 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1492)
      005198 00 02                14465 	.dw	2
      00519A 78                   14466 	.db	120
      00519B 02                   14467 	.sleb128	2
      00519C 00 00 B5 F4          14468 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1490)
      0051A0 00 00 B5 F6          14469 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1491)
      0051A4 00 02                14470 	.dw	2
      0051A6 78                   14471 	.db	120
      0051A7 01                   14472 	.sleb128	1
      0051A8 00 00 B5 E4          14473 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1488)
      0051AC 00 00 B5 F4          14474 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1490)
      0051B0 00 02                14475 	.dw	2
      0051B2 78                   14476 	.db	120
      0051B3 01                   14477 	.sleb128	1
      0051B4 00 00 00 00          14478 	.dw	0,0
      0051B8 00 00 00 00          14479 	.dw	0,0
      0051BC 00 00 B5 CC          14480 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1475)
      0051C0 00 00 B5 E4          14481 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1486)
      0051C4 00 02                14482 	.dw	2
      0051C6 78                   14483 	.db	120
      0051C7 01                   14484 	.sleb128	1
      0051C8 00 00 B5 C7          14485 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1474)
      0051CC 00 00 B5 CC          14486 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1475)
      0051D0 00 02                14487 	.dw	2
      0051D2 78                   14488 	.db	120
      0051D3 07                   14489 	.sleb128	7
      0051D4 00 00 B5 C5          14490 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1473)
      0051D8 00 00 B5 C7          14491 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1474)
      0051DC 00 02                14492 	.dw	2
      0051DE 78                   14493 	.db	120
      0051DF 06                   14494 	.sleb128	6
      0051E0 00 00 B5 C3          14495 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1472)
      0051E4 00 00 B5 C5          14496 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1473)
      0051E8 00 02                14497 	.dw	2
      0051EA 78                   14498 	.db	120
      0051EB 05                   14499 	.sleb128	5
      0051EC 00 00 B5 C1          14500 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1471)
      0051F0 00 00 B5 C3          14501 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1472)
      0051F4 00 02                14502 	.dw	2
      0051F6 78                   14503 	.db	120
      0051F7 03                   14504 	.sleb128	3
      0051F8 00 00 B5 BF          14505 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1470)
      0051FC 00 00 B5 C1          14506 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1471)
      005200 00 02                14507 	.dw	2
      005202 78                   14508 	.db	120
      005203 02                   14509 	.sleb128	2
      005204 00 00 B5 BD          14510 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1469)
      005208 00 00 B5 BF          14511 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1470)
      00520C 00 02                14512 	.dw	2
      00520E 78                   14513 	.db	120
      00520F 01                   14514 	.sleb128	1
      005210 00 00 B5 AD          14515 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1467)
      005214 00 00 B5 BD          14516 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1469)
      005218 00 02                14517 	.dw	2
      00521A 78                   14518 	.db	120
      00521B 01                   14519 	.sleb128	1
      00521C 00 00 00 00          14520 	.dw	0,0
      005220 00 00 00 00          14521 	.dw	0,0
      005224 00 00 B5 95          14522 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1454)
      005228 00 00 B5 AD          14523 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1465)
      00522C 00 02                14524 	.dw	2
      00522E 78                   14525 	.db	120
      00522F 01                   14526 	.sleb128	1
      005230 00 00 B5 90          14527 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1453)
      005234 00 00 B5 95          14528 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1454)
      005238 00 02                14529 	.dw	2
      00523A 78                   14530 	.db	120
      00523B 07                   14531 	.sleb128	7
      00523C 00 00 B5 8E          14532 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1452)
      005240 00 00 B5 90          14533 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1453)
      005244 00 02                14534 	.dw	2
      005246 78                   14535 	.db	120
      005247 06                   14536 	.sleb128	6
      005248 00 00 B5 8C          14537 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1451)
      00524C 00 00 B5 8E          14538 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1452)
      005250 00 02                14539 	.dw	2
      005252 78                   14540 	.db	120
      005253 05                   14541 	.sleb128	5
      005254 00 00 B5 8A          14542 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1450)
      005258 00 00 B5 8C          14543 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1451)
      00525C 00 02                14544 	.dw	2
      00525E 78                   14545 	.db	120
      00525F 03                   14546 	.sleb128	3
      005260 00 00 B5 88          14547 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1449)
      005264 00 00 B5 8A          14548 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1450)
      005268 00 02                14549 	.dw	2
      00526A 78                   14550 	.db	120
      00526B 02                   14551 	.sleb128	2
      00526C 00 00 B5 86          14552 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1448)
      005270 00 00 B5 88          14553 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1449)
      005274 00 02                14554 	.dw	2
      005276 78                   14555 	.db	120
      005277 01                   14556 	.sleb128	1
      005278 00 00 B5 76          14557 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1446)
      00527C 00 00 B5 86          14558 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1448)
      005280 00 02                14559 	.dw	2
      005282 78                   14560 	.db	120
      005283 01                   14561 	.sleb128	1
      005284 00 00 00 00          14562 	.dw	0,0
      005288 00 00 00 00          14563 	.dw	0,0
      00528C 00 00 B5 5E          14564 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1433)
      005290 00 00 B5 76          14565 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1444)
      005294 00 02                14566 	.dw	2
      005296 78                   14567 	.db	120
      005297 01                   14568 	.sleb128	1
      005298 00 00 B5 59          14569 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1432)
      00529C 00 00 B5 5E          14570 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1433)
      0052A0 00 02                14571 	.dw	2
      0052A2 78                   14572 	.db	120
      0052A3 07                   14573 	.sleb128	7
      0052A4 00 00 B5 57          14574 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1431)
      0052A8 00 00 B5 59          14575 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1432)
      0052AC 00 02                14576 	.dw	2
      0052AE 78                   14577 	.db	120
      0052AF 06                   14578 	.sleb128	6
      0052B0 00 00 B5 55          14579 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1430)
      0052B4 00 00 B5 57          14580 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1431)
      0052B8 00 02                14581 	.dw	2
      0052BA 78                   14582 	.db	120
      0052BB 05                   14583 	.sleb128	5
      0052BC 00 00 B5 53          14584 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1429)
      0052C0 00 00 B5 55          14585 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1430)
      0052C4 00 02                14586 	.dw	2
      0052C6 78                   14587 	.db	120
      0052C7 03                   14588 	.sleb128	3
      0052C8 00 00 B5 51          14589 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1428)
      0052CC 00 00 B5 53          14590 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1429)
      0052D0 00 02                14591 	.dw	2
      0052D2 78                   14592 	.db	120
      0052D3 02                   14593 	.sleb128	2
      0052D4 00 00 B5 4F          14594 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1427)
      0052D8 00 00 B5 51          14595 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1428)
      0052DC 00 02                14596 	.dw	2
      0052DE 78                   14597 	.db	120
      0052DF 01                   14598 	.sleb128	1
      0052E0 00 00 B5 3F          14599 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1425)
      0052E4 00 00 B5 4F          14600 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1427)
      0052E8 00 02                14601 	.dw	2
      0052EA 78                   14602 	.db	120
      0052EB 01                   14603 	.sleb128	1
      0052EC 00 00 00 00          14604 	.dw	0,0
      0052F0 00 00 00 00          14605 	.dw	0,0
      0052F4 00 00 B5 27          14606 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1412)
      0052F8 00 00 B5 3F          14607 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1423)
      0052FC 00 02                14608 	.dw	2
      0052FE 78                   14609 	.db	120
      0052FF 01                   14610 	.sleb128	1
      005300 00 00 B5 22          14611 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1411)
      005304 00 00 B5 27          14612 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1412)
      005308 00 02                14613 	.dw	2
      00530A 78                   14614 	.db	120
      00530B 07                   14615 	.sleb128	7
      00530C 00 00 B5 20          14616 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1410)
      005310 00 00 B5 22          14617 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1411)
      005314 00 02                14618 	.dw	2
      005316 78                   14619 	.db	120
      005317 06                   14620 	.sleb128	6
      005318 00 00 B5 1E          14621 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1409)
      00531C 00 00 B5 20          14622 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1410)
      005320 00 02                14623 	.dw	2
      005322 78                   14624 	.db	120
      005323 05                   14625 	.sleb128	5
      005324 00 00 B5 1C          14626 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1408)
      005328 00 00 B5 1E          14627 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1409)
      00532C 00 02                14628 	.dw	2
      00532E 78                   14629 	.db	120
      00532F 03                   14630 	.sleb128	3
      005330 00 00 B5 1A          14631 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1407)
      005334 00 00 B5 1C          14632 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1408)
      005338 00 02                14633 	.dw	2
      00533A 78                   14634 	.db	120
      00533B 02                   14635 	.sleb128	2
      00533C 00 00 B5 18          14636 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1406)
      005340 00 00 B5 1A          14637 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1407)
      005344 00 02                14638 	.dw	2
      005346 78                   14639 	.db	120
      005347 01                   14640 	.sleb128	1
      005348 00 00 B5 08          14641 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1404)
      00534C 00 00 B5 18          14642 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1406)
      005350 00 02                14643 	.dw	2
      005352 78                   14644 	.db	120
      005353 01                   14645 	.sleb128	1
      005354 00 00 00 00          14646 	.dw	0,0
      005358 00 00 00 00          14647 	.dw	0,0
      00535C 00 00 B4 F0          14648 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1391)
      005360 00 00 B5 08          14649 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1402)
      005364 00 02                14650 	.dw	2
      005366 78                   14651 	.db	120
      005367 01                   14652 	.sleb128	1
      005368 00 00 B4 EB          14653 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1390)
      00536C 00 00 B4 F0          14654 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1391)
      005370 00 02                14655 	.dw	2
      005372 78                   14656 	.db	120
      005373 07                   14657 	.sleb128	7
      005374 00 00 B4 E9          14658 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1389)
      005378 00 00 B4 EB          14659 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1390)
      00537C 00 02                14660 	.dw	2
      00537E 78                   14661 	.db	120
      00537F 06                   14662 	.sleb128	6
      005380 00 00 B4 E7          14663 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1388)
      005384 00 00 B4 E9          14664 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1389)
      005388 00 02                14665 	.dw	2
      00538A 78                   14666 	.db	120
      00538B 05                   14667 	.sleb128	5
      00538C 00 00 B4 E5          14668 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1387)
      005390 00 00 B4 E7          14669 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1388)
      005394 00 02                14670 	.dw	2
      005396 78                   14671 	.db	120
      005397 03                   14672 	.sleb128	3
      005398 00 00 B4 E3          14673 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1386)
      00539C 00 00 B4 E5          14674 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1387)
      0053A0 00 02                14675 	.dw	2
      0053A2 78                   14676 	.db	120
      0053A3 02                   14677 	.sleb128	2
      0053A4 00 00 B4 E1          14678 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1385)
      0053A8 00 00 B4 E3          14679 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1386)
      0053AC 00 02                14680 	.dw	2
      0053AE 78                   14681 	.db	120
      0053AF 01                   14682 	.sleb128	1
      0053B0 00 00 B4 D1          14683 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1383)
      0053B4 00 00 B4 E1          14684 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1385)
      0053B8 00 02                14685 	.dw	2
      0053BA 78                   14686 	.db	120
      0053BB 01                   14687 	.sleb128	1
      0053BC 00 00 00 00          14688 	.dw	0,0
      0053C0 00 00 00 00          14689 	.dw	0,0
      0053C4 00 00 B4 B9          14690 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1370)
      0053C8 00 00 B4 D1          14691 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1381)
      0053CC 00 02                14692 	.dw	2
      0053CE 78                   14693 	.db	120
      0053CF 01                   14694 	.sleb128	1
      0053D0 00 00 B4 B4          14695 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1369)
      0053D4 00 00 B4 B9          14696 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1370)
      0053D8 00 02                14697 	.dw	2
      0053DA 78                   14698 	.db	120
      0053DB 07                   14699 	.sleb128	7
      0053DC 00 00 B4 B2          14700 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1368)
      0053E0 00 00 B4 B4          14701 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1369)
      0053E4 00 02                14702 	.dw	2
      0053E6 78                   14703 	.db	120
      0053E7 06                   14704 	.sleb128	6
      0053E8 00 00 B4 B0          14705 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1367)
      0053EC 00 00 B4 B2          14706 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1368)
      0053F0 00 02                14707 	.dw	2
      0053F2 78                   14708 	.db	120
      0053F3 05                   14709 	.sleb128	5
      0053F4 00 00 B4 AE          14710 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1366)
      0053F8 00 00 B4 B0          14711 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1367)
      0053FC 00 02                14712 	.dw	2
      0053FE 78                   14713 	.db	120
      0053FF 03                   14714 	.sleb128	3
      005400 00 00 B4 AC          14715 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1365)
      005404 00 00 B4 AE          14716 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1366)
      005408 00 02                14717 	.dw	2
      00540A 78                   14718 	.db	120
      00540B 02                   14719 	.sleb128	2
      00540C 00 00 B4 AA          14720 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1364)
      005410 00 00 B4 AC          14721 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1365)
      005414 00 02                14722 	.dw	2
      005416 78                   14723 	.db	120
      005417 01                   14724 	.sleb128	1
      005418 00 00 B4 9A          14725 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1362)
      00541C 00 00 B4 AA          14726 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1364)
      005420 00 02                14727 	.dw	2
      005422 78                   14728 	.db	120
      005423 01                   14729 	.sleb128	1
      005424 00 00 00 00          14730 	.dw	0,0
      005428 00 00 00 00          14731 	.dw	0,0
      00542C 00 00 B4 93          14732 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1356)
      005430 00 00 B4 9A          14733 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1360)
      005434 00 02                14734 	.dw	2
      005436 78                   14735 	.db	120
      005437 01                   14736 	.sleb128	1
      005438 00 00 B4 8E          14737 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1355)
      00543C 00 00 B4 93          14738 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1356)
      005440 00 02                14739 	.dw	2
      005442 78                   14740 	.db	120
      005443 07                   14741 	.sleb128	7
      005444 00 00 B4 8C          14742 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1354)
      005448 00 00 B4 8E          14743 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1355)
      00544C 00 02                14744 	.dw	2
      00544E 78                   14745 	.db	120
      00544F 06                   14746 	.sleb128	6
      005450 00 00 B4 8A          14747 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1353)
      005454 00 00 B4 8C          14748 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1354)
      005458 00 02                14749 	.dw	2
      00545A 78                   14750 	.db	120
      00545B 05                   14751 	.sleb128	5
      00545C 00 00 B4 88          14752 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1352)
      005460 00 00 B4 8A          14753 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1353)
      005464 00 02                14754 	.dw	2
      005466 78                   14755 	.db	120
      005467 03                   14756 	.sleb128	3
      005468 00 00 B4 86          14757 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1351)
      00546C 00 00 B4 88          14758 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1352)
      005470 00 02                14759 	.dw	2
      005472 78                   14760 	.db	120
      005473 02                   14761 	.sleb128	2
      005474 00 00 B4 7D          14762 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1349)
      005478 00 00 B4 86          14763 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1351)
      00547C 00 02                14764 	.dw	2
      00547E 78                   14765 	.db	120
      00547F 01                   14766 	.sleb128	1
      005480 00 00 00 00          14767 	.dw	0,0
      005484 00 00 00 00          14768 	.dw	0,0
      005488 00 00 B4 65          14769 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1336)
      00548C 00 00 B4 7D          14770 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1347)
      005490 00 02                14771 	.dw	2
      005492 78                   14772 	.db	120
      005493 01                   14773 	.sleb128	1
      005494 00 00 B4 60          14774 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1335)
      005498 00 00 B4 65          14775 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1336)
      00549C 00 02                14776 	.dw	2
      00549E 78                   14777 	.db	120
      00549F 07                   14778 	.sleb128	7
      0054A0 00 00 B4 5E          14779 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1334)
      0054A4 00 00 B4 60          14780 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1335)
      0054A8 00 02                14781 	.dw	2
      0054AA 78                   14782 	.db	120
      0054AB 06                   14783 	.sleb128	6
      0054AC 00 00 B4 5C          14784 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1333)
      0054B0 00 00 B4 5E          14785 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1334)
      0054B4 00 02                14786 	.dw	2
      0054B6 78                   14787 	.db	120
      0054B7 05                   14788 	.sleb128	5
      0054B8 00 00 B4 5A          14789 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1332)
      0054BC 00 00 B4 5C          14790 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1333)
      0054C0 00 02                14791 	.dw	2
      0054C2 78                   14792 	.db	120
      0054C3 03                   14793 	.sleb128	3
      0054C4 00 00 B4 58          14794 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1331)
      0054C8 00 00 B4 5A          14795 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1332)
      0054CC 00 02                14796 	.dw	2
      0054CE 78                   14797 	.db	120
      0054CF 02                   14798 	.sleb128	2
      0054D0 00 00 B4 56          14799 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1330)
      0054D4 00 00 B4 58          14800 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1331)
      0054D8 00 02                14801 	.dw	2
      0054DA 78                   14802 	.db	120
      0054DB 01                   14803 	.sleb128	1
      0054DC 00 00 B4 47          14804 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1328)
      0054E0 00 00 B4 56          14805 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1330)
      0054E4 00 02                14806 	.dw	2
      0054E6 78                   14807 	.db	120
      0054E7 01                   14808 	.sleb128	1
      0054E8 00 00 00 00          14809 	.dw	0,0
      0054EC 00 00 00 00          14810 	.dw	0,0
      0054F0 00 00 B4 2F          14811 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1315)
      0054F4 00 00 B4 47          14812 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1326)
      0054F8 00 02                14813 	.dw	2
      0054FA 78                   14814 	.db	120
      0054FB 01                   14815 	.sleb128	1
      0054FC 00 00 B4 2A          14816 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1314)
      005500 00 00 B4 2F          14817 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1315)
      005504 00 02                14818 	.dw	2
      005506 78                   14819 	.db	120
      005507 07                   14820 	.sleb128	7
      005508 00 00 B4 28          14821 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1313)
      00550C 00 00 B4 2A          14822 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1314)
      005510 00 02                14823 	.dw	2
      005512 78                   14824 	.db	120
      005513 06                   14825 	.sleb128	6
      005514 00 00 B4 26          14826 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1312)
      005518 00 00 B4 28          14827 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1313)
      00551C 00 02                14828 	.dw	2
      00551E 78                   14829 	.db	120
      00551F 05                   14830 	.sleb128	5
      005520 00 00 B4 24          14831 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1311)
      005524 00 00 B4 26          14832 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1312)
      005528 00 02                14833 	.dw	2
      00552A 78                   14834 	.db	120
      00552B 03                   14835 	.sleb128	3
      00552C 00 00 B4 22          14836 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1310)
      005530 00 00 B4 24          14837 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1311)
      005534 00 02                14838 	.dw	2
      005536 78                   14839 	.db	120
      005537 02                   14840 	.sleb128	2
      005538 00 00 B4 20          14841 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1309)
      00553C 00 00 B4 22          14842 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1310)
      005540 00 02                14843 	.dw	2
      005542 78                   14844 	.db	120
      005543 01                   14845 	.sleb128	1
      005544 00 00 B4 11          14846 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1307)
      005548 00 00 B4 20          14847 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1309)
      00554C 00 02                14848 	.dw	2
      00554E 78                   14849 	.db	120
      00554F 01                   14850 	.sleb128	1
      005550 00 00 00 00          14851 	.dw	0,0
      005554 00 00 00 00          14852 	.dw	0,0
      005558 00 00 B3 F9          14853 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1294)
      00555C 00 00 B4 11          14854 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1305)
      005560 00 02                14855 	.dw	2
      005562 78                   14856 	.db	120
      005563 01                   14857 	.sleb128	1
      005564 00 00 B3 F4          14858 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1293)
      005568 00 00 B3 F9          14859 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1294)
      00556C 00 02                14860 	.dw	2
      00556E 78                   14861 	.db	120
      00556F 07                   14862 	.sleb128	7
      005570 00 00 B3 F2          14863 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1292)
      005574 00 00 B3 F4          14864 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1293)
      005578 00 02                14865 	.dw	2
      00557A 78                   14866 	.db	120
      00557B 06                   14867 	.sleb128	6
      00557C 00 00 B3 F0          14868 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1291)
      005580 00 00 B3 F2          14869 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1292)
      005584 00 02                14870 	.dw	2
      005586 78                   14871 	.db	120
      005587 05                   14872 	.sleb128	5
      005588 00 00 B3 EE          14873 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1290)
      00558C 00 00 B3 F0          14874 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1291)
      005590 00 02                14875 	.dw	2
      005592 78                   14876 	.db	120
      005593 03                   14877 	.sleb128	3
      005594 00 00 B3 EC          14878 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1289)
      005598 00 00 B3 EE          14879 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1290)
      00559C 00 02                14880 	.dw	2
      00559E 78                   14881 	.db	120
      00559F 02                   14882 	.sleb128	2
      0055A0 00 00 B3 EA          14883 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1288)
      0055A4 00 00 B3 EC          14884 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1289)
      0055A8 00 02                14885 	.dw	2
      0055AA 78                   14886 	.db	120
      0055AB 01                   14887 	.sleb128	1
      0055AC 00 00 B3 DB          14888 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1286)
      0055B0 00 00 B3 EA          14889 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1288)
      0055B4 00 02                14890 	.dw	2
      0055B6 78                   14891 	.db	120
      0055B7 01                   14892 	.sleb128	1
      0055B8 00 00 00 00          14893 	.dw	0,0
      0055BC 00 00 00 00          14894 	.dw	0,0
      0055C0 00 00 B3 C3          14895 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1273)
      0055C4 00 00 B3 DB          14896 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1284)
      0055C8 00 02                14897 	.dw	2
      0055CA 78                   14898 	.db	120
      0055CB 01                   14899 	.sleb128	1
      0055CC 00 00 B3 BE          14900 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1272)
      0055D0 00 00 B3 C3          14901 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1273)
      0055D4 00 02                14902 	.dw	2
      0055D6 78                   14903 	.db	120
      0055D7 07                   14904 	.sleb128	7
      0055D8 00 00 B3 BC          14905 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1271)
      0055DC 00 00 B3 BE          14906 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1272)
      0055E0 00 02                14907 	.dw	2
      0055E2 78                   14908 	.db	120
      0055E3 06                   14909 	.sleb128	6
      0055E4 00 00 B3 BA          14910 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1270)
      0055E8 00 00 B3 BC          14911 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1271)
      0055EC 00 02                14912 	.dw	2
      0055EE 78                   14913 	.db	120
      0055EF 05                   14914 	.sleb128	5
      0055F0 00 00 B3 B8          14915 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1269)
      0055F4 00 00 B3 BA          14916 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1270)
      0055F8 00 02                14917 	.dw	2
      0055FA 78                   14918 	.db	120
      0055FB 03                   14919 	.sleb128	3
      0055FC 00 00 B3 B6          14920 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1268)
      005600 00 00 B3 B8          14921 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1269)
      005604 00 02                14922 	.dw	2
      005606 78                   14923 	.db	120
      005607 02                   14924 	.sleb128	2
      005608 00 00 B3 B4          14925 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1267)
      00560C 00 00 B3 B6          14926 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1268)
      005610 00 02                14927 	.dw	2
      005612 78                   14928 	.db	120
      005613 01                   14929 	.sleb128	1
      005614 00 00 B3 A5          14930 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1265)
      005618 00 00 B3 B4          14931 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1267)
      00561C 00 02                14932 	.dw	2
      00561E 78                   14933 	.db	120
      00561F 01                   14934 	.sleb128	1
      005620 00 00 00 00          14935 	.dw	0,0
      005624 00 00 00 00          14936 	.dw	0,0
      005628 00 00 B3 8D          14937 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1252)
      00562C 00 00 B3 A5          14938 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1263)
      005630 00 02                14939 	.dw	2
      005632 78                   14940 	.db	120
      005633 01                   14941 	.sleb128	1
      005634 00 00 B3 88          14942 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1251)
      005638 00 00 B3 8D          14943 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1252)
      00563C 00 02                14944 	.dw	2
      00563E 78                   14945 	.db	120
      00563F 07                   14946 	.sleb128	7
      005640 00 00 B3 86          14947 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1250)
      005644 00 00 B3 88          14948 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1251)
      005648 00 02                14949 	.dw	2
      00564A 78                   14950 	.db	120
      00564B 06                   14951 	.sleb128	6
      00564C 00 00 B3 84          14952 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1249)
      005650 00 00 B3 86          14953 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1250)
      005654 00 02                14954 	.dw	2
      005656 78                   14955 	.db	120
      005657 05                   14956 	.sleb128	5
      005658 00 00 B3 82          14957 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1248)
      00565C 00 00 B3 84          14958 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1249)
      005660 00 02                14959 	.dw	2
      005662 78                   14960 	.db	120
      005663 03                   14961 	.sleb128	3
      005664 00 00 B3 80          14962 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1247)
      005668 00 00 B3 82          14963 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1248)
      00566C 00 02                14964 	.dw	2
      00566E 78                   14965 	.db	120
      00566F 02                   14966 	.sleb128	2
      005670 00 00 B3 7E          14967 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1246)
      005674 00 00 B3 80          14968 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1247)
      005678 00 02                14969 	.dw	2
      00567A 78                   14970 	.db	120
      00567B 01                   14971 	.sleb128	1
      00567C 00 00 B3 6F          14972 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1244)
      005680 00 00 B3 7E          14973 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1246)
      005684 00 02                14974 	.dw	2
      005686 78                   14975 	.db	120
      005687 01                   14976 	.sleb128	1
      005688 00 00 00 00          14977 	.dw	0,0
      00568C 00 00 00 00          14978 	.dw	0,0
      005690 00 00 B3 57          14979 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1231)
      005694 00 00 B3 6F          14980 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1242)
      005698 00 02                14981 	.dw	2
      00569A 78                   14982 	.db	120
      00569B 01                   14983 	.sleb128	1
      00569C 00 00 B3 52          14984 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1230)
      0056A0 00 00 B3 57          14985 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1231)
      0056A4 00 02                14986 	.dw	2
      0056A6 78                   14987 	.db	120
      0056A7 07                   14988 	.sleb128	7
      0056A8 00 00 B3 50          14989 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1229)
      0056AC 00 00 B3 52          14990 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1230)
      0056B0 00 02                14991 	.dw	2
      0056B2 78                   14992 	.db	120
      0056B3 06                   14993 	.sleb128	6
      0056B4 00 00 B3 4E          14994 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1228)
      0056B8 00 00 B3 50          14995 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1229)
      0056BC 00 02                14996 	.dw	2
      0056BE 78                   14997 	.db	120
      0056BF 05                   14998 	.sleb128	5
      0056C0 00 00 B3 4C          14999 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1227)
      0056C4 00 00 B3 4E          15000 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1228)
      0056C8 00 02                15001 	.dw	2
      0056CA 78                   15002 	.db	120
      0056CB 03                   15003 	.sleb128	3
      0056CC 00 00 B3 4A          15004 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1226)
      0056D0 00 00 B3 4C          15005 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1227)
      0056D4 00 02                15006 	.dw	2
      0056D6 78                   15007 	.db	120
      0056D7 02                   15008 	.sleb128	2
      0056D8 00 00 B3 48          15009 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1225)
      0056DC 00 00 B3 4A          15010 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1226)
      0056E0 00 02                15011 	.dw	2
      0056E2 78                   15012 	.db	120
      0056E3 01                   15013 	.sleb128	1
      0056E4 00 00 B3 39          15014 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1223)
      0056E8 00 00 B3 48          15015 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1225)
      0056EC 00 02                15016 	.dw	2
      0056EE 78                   15017 	.db	120
      0056EF 01                   15018 	.sleb128	1
      0056F0 00 00 00 00          15019 	.dw	0,0
      0056F4 00 00 00 00          15020 	.dw	0,0
      0056F8 00 00 B3 21          15021 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1210)
      0056FC 00 00 B3 39          15022 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1221)
      005700 00 02                15023 	.dw	2
      005702 78                   15024 	.db	120
      005703 01                   15025 	.sleb128	1
      005704 00 00 B3 1C          15026 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1209)
      005708 00 00 B3 21          15027 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1210)
      00570C 00 02                15028 	.dw	2
      00570E 78                   15029 	.db	120
      00570F 07                   15030 	.sleb128	7
      005710 00 00 B3 1A          15031 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1208)
      005714 00 00 B3 1C          15032 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1209)
      005718 00 02                15033 	.dw	2
      00571A 78                   15034 	.db	120
      00571B 06                   15035 	.sleb128	6
      00571C 00 00 B3 18          15036 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1207)
      005720 00 00 B3 1A          15037 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1208)
      005724 00 02                15038 	.dw	2
      005726 78                   15039 	.db	120
      005727 05                   15040 	.sleb128	5
      005728 00 00 B3 16          15041 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1206)
      00572C 00 00 B3 18          15042 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1207)
      005730 00 02                15043 	.dw	2
      005732 78                   15044 	.db	120
      005733 03                   15045 	.sleb128	3
      005734 00 00 B3 14          15046 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1205)
      005738 00 00 B3 16          15047 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1206)
      00573C 00 02                15048 	.dw	2
      00573E 78                   15049 	.db	120
      00573F 02                   15050 	.sleb128	2
      005740 00 00 B3 12          15051 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1204)
      005744 00 00 B3 14          15052 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1205)
      005748 00 02                15053 	.dw	2
      00574A 78                   15054 	.db	120
      00574B 01                   15055 	.sleb128	1
      00574C 00 00 B3 03          15056 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1202)
      005750 00 00 B3 12          15057 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1204)
      005754 00 02                15058 	.dw	2
      005756 78                   15059 	.db	120
      005757 01                   15060 	.sleb128	1
      005758 00 00 00 00          15061 	.dw	0,0
      00575C 00 00 00 00          15062 	.dw	0,0
      005760 00 00 B2 EB          15063 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1189)
      005764 00 00 B3 03          15064 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1200)
      005768 00 02                15065 	.dw	2
      00576A 78                   15066 	.db	120
      00576B 01                   15067 	.sleb128	1
      00576C 00 00 B2 E6          15068 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1188)
      005770 00 00 B2 EB          15069 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1189)
      005774 00 02                15070 	.dw	2
      005776 78                   15071 	.db	120
      005777 07                   15072 	.sleb128	7
      005778 00 00 B2 E4          15073 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1187)
      00577C 00 00 B2 E6          15074 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1188)
      005780 00 02                15075 	.dw	2
      005782 78                   15076 	.db	120
      005783 06                   15077 	.sleb128	6
      005784 00 00 B2 E2          15078 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1186)
      005788 00 00 B2 E4          15079 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1187)
      00578C 00 02                15080 	.dw	2
      00578E 78                   15081 	.db	120
      00578F 05                   15082 	.sleb128	5
      005790 00 00 B2 E0          15083 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1185)
      005794 00 00 B2 E2          15084 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1186)
      005798 00 02                15085 	.dw	2
      00579A 78                   15086 	.db	120
      00579B 03                   15087 	.sleb128	3
      00579C 00 00 B2 DE          15088 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1184)
      0057A0 00 00 B2 E0          15089 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1185)
      0057A4 00 02                15090 	.dw	2
      0057A6 78                   15091 	.db	120
      0057A7 02                   15092 	.sleb128	2
      0057A8 00 00 B2 DC          15093 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1183)
      0057AC 00 00 B2 DE          15094 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1184)
      0057B0 00 02                15095 	.dw	2
      0057B2 78                   15096 	.db	120
      0057B3 01                   15097 	.sleb128	1
      0057B4 00 00 B2 CD          15098 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1181)
      0057B8 00 00 B2 DC          15099 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1183)
      0057BC 00 02                15100 	.dw	2
      0057BE 78                   15101 	.db	120
      0057BF 01                   15102 	.sleb128	1
      0057C0 00 00 00 00          15103 	.dw	0,0
      0057C4 00 00 00 00          15104 	.dw	0,0
      0057C8 00 00 B2 B5          15105 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1168)
      0057CC 00 00 B2 CD          15106 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1179)
      0057D0 00 02                15107 	.dw	2
      0057D2 78                   15108 	.db	120
      0057D3 01                   15109 	.sleb128	1
      0057D4 00 00 B2 B0          15110 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1167)
      0057D8 00 00 B2 B5          15111 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1168)
      0057DC 00 02                15112 	.dw	2
      0057DE 78                   15113 	.db	120
      0057DF 07                   15114 	.sleb128	7
      0057E0 00 00 B2 AE          15115 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1166)
      0057E4 00 00 B2 B0          15116 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1167)
      0057E8 00 02                15117 	.dw	2
      0057EA 78                   15118 	.db	120
      0057EB 06                   15119 	.sleb128	6
      0057EC 00 00 B2 AC          15120 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1165)
      0057F0 00 00 B2 AE          15121 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1166)
      0057F4 00 02                15122 	.dw	2
      0057F6 78                   15123 	.db	120
      0057F7 05                   15124 	.sleb128	5
      0057F8 00 00 B2 AA          15125 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1164)
      0057FC 00 00 B2 AC          15126 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1165)
      005800 00 02                15127 	.dw	2
      005802 78                   15128 	.db	120
      005803 03                   15129 	.sleb128	3
      005804 00 00 B2 A8          15130 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1163)
      005808 00 00 B2 AA          15131 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1164)
      00580C 00 02                15132 	.dw	2
      00580E 78                   15133 	.db	120
      00580F 02                   15134 	.sleb128	2
      005810 00 00 B2 A6          15135 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1162)
      005814 00 00 B2 A8          15136 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1163)
      005818 00 02                15137 	.dw	2
      00581A 78                   15138 	.db	120
      00581B 01                   15139 	.sleb128	1
      00581C 00 00 B2 97          15140 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1160)
      005820 00 00 B2 A6          15141 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1162)
      005824 00 02                15142 	.dw	2
      005826 78                   15143 	.db	120
      005827 01                   15144 	.sleb128	1
      005828 00 00 00 00          15145 	.dw	0,0
      00582C 00 00 00 00          15146 	.dw	0,0
      005830 00 00 B2 7F          15147 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1147)
      005834 00 00 B2 97          15148 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1158)
      005838 00 02                15149 	.dw	2
      00583A 78                   15150 	.db	120
      00583B 01                   15151 	.sleb128	1
      00583C 00 00 B2 7A          15152 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1146)
      005840 00 00 B2 7F          15153 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1147)
      005844 00 02                15154 	.dw	2
      005846 78                   15155 	.db	120
      005847 07                   15156 	.sleb128	7
      005848 00 00 B2 78          15157 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1145)
      00584C 00 00 B2 7A          15158 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1146)
      005850 00 02                15159 	.dw	2
      005852 78                   15160 	.db	120
      005853 06                   15161 	.sleb128	6
      005854 00 00 B2 76          15162 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1144)
      005858 00 00 B2 78          15163 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1145)
      00585C 00 02                15164 	.dw	2
      00585E 78                   15165 	.db	120
      00585F 05                   15166 	.sleb128	5
      005860 00 00 B2 74          15167 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1143)
      005864 00 00 B2 76          15168 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1144)
      005868 00 02                15169 	.dw	2
      00586A 78                   15170 	.db	120
      00586B 03                   15171 	.sleb128	3
      00586C 00 00 B2 72          15172 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1142)
      005870 00 00 B2 74          15173 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1143)
      005874 00 02                15174 	.dw	2
      005876 78                   15175 	.db	120
      005877 02                   15176 	.sleb128	2
      005878 00 00 B2 70          15177 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1141)
      00587C 00 00 B2 72          15178 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1142)
      005880 00 02                15179 	.dw	2
      005882 78                   15180 	.db	120
      005883 01                   15181 	.sleb128	1
      005884 00 00 B2 61          15182 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1139)
      005888 00 00 B2 70          15183 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1141)
      00588C 00 02                15184 	.dw	2
      00588E 78                   15185 	.db	120
      00588F 01                   15186 	.sleb128	1
      005890 00 00 00 00          15187 	.dw	0,0
      005894 00 00 00 00          15188 	.dw	0,0
      005898 00 00 B2 49          15189 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1126)
      00589C 00 00 B2 61          15190 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1137)
      0058A0 00 02                15191 	.dw	2
      0058A2 78                   15192 	.db	120
      0058A3 01                   15193 	.sleb128	1
      0058A4 00 00 B2 44          15194 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1125)
      0058A8 00 00 B2 49          15195 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1126)
      0058AC 00 02                15196 	.dw	2
      0058AE 78                   15197 	.db	120
      0058AF 07                   15198 	.sleb128	7
      0058B0 00 00 B2 42          15199 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1124)
      0058B4 00 00 B2 44          15200 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1125)
      0058B8 00 02                15201 	.dw	2
      0058BA 78                   15202 	.db	120
      0058BB 06                   15203 	.sleb128	6
      0058BC 00 00 B2 40          15204 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1123)
      0058C0 00 00 B2 42          15205 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1124)
      0058C4 00 02                15206 	.dw	2
      0058C6 78                   15207 	.db	120
      0058C7 05                   15208 	.sleb128	5
      0058C8 00 00 B2 3E          15209 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1122)
      0058CC 00 00 B2 40          15210 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1123)
      0058D0 00 02                15211 	.dw	2
      0058D2 78                   15212 	.db	120
      0058D3 03                   15213 	.sleb128	3
      0058D4 00 00 B2 3C          15214 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1121)
      0058D8 00 00 B2 3E          15215 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1122)
      0058DC 00 02                15216 	.dw	2
      0058DE 78                   15217 	.db	120
      0058DF 02                   15218 	.sleb128	2
      0058E0 00 00 B2 3A          15219 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1120)
      0058E4 00 00 B2 3C          15220 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1121)
      0058E8 00 02                15221 	.dw	2
      0058EA 78                   15222 	.db	120
      0058EB 01                   15223 	.sleb128	1
      0058EC 00 00 B2 2B          15224 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1118)
      0058F0 00 00 B2 3A          15225 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1120)
      0058F4 00 02                15226 	.dw	2
      0058F6 78                   15227 	.db	120
      0058F7 01                   15228 	.sleb128	1
      0058F8 00 00 00 00          15229 	.dw	0,0
      0058FC 00 00 00 00          15230 	.dw	0,0
      005900 00 00 B2 20          15231 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1111)
      005904 00 00 B2 2B          15232 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1116)
      005908 00 02                15233 	.dw	2
      00590A 78                   15234 	.db	120
      00590B 01                   15235 	.sleb128	1
      00590C 00 00 B2 1B          15236 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1110)
      005910 00 00 B2 20          15237 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1111)
      005914 00 02                15238 	.dw	2
      005916 78                   15239 	.db	120
      005917 07                   15240 	.sleb128	7
      005918 00 00 B2 19          15241 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1109)
      00591C 00 00 B2 1B          15242 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1110)
      005920 00 02                15243 	.dw	2
      005922 78                   15244 	.db	120
      005923 06                   15245 	.sleb128	6
      005924 00 00 B2 17          15246 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1108)
      005928 00 00 B2 19          15247 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1109)
      00592C 00 02                15248 	.dw	2
      00592E 78                   15249 	.db	120
      00592F 05                   15250 	.sleb128	5
      005930 00 00 B2 15          15251 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1107)
      005934 00 00 B2 17          15252 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1108)
      005938 00 02                15253 	.dw	2
      00593A 78                   15254 	.db	120
      00593B 03                   15255 	.sleb128	3
      00593C 00 00 B2 13          15256 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1106)
      005940 00 00 B2 15          15257 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1107)
      005944 00 02                15258 	.dw	2
      005946 78                   15259 	.db	120
      005947 02                   15260 	.sleb128	2
      005948 00 00 B2 11          15261 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1105)
      00594C 00 00 B2 13          15262 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1106)
      005950 00 02                15263 	.dw	2
      005952 78                   15264 	.db	120
      005953 01                   15265 	.sleb128	1
      005954 00 00 B2 08          15266 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1104)
      005958 00 00 B2 11          15267 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1105)
      00595C 00 02                15268 	.dw	2
      00595E 78                   15269 	.db	120
      00595F 01                   15270 	.sleb128	1
      005960 00 00 B1 FF          15271 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1102)
      005964 00 00 B2 08          15272 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1104)
      005968 00 02                15273 	.dw	2
      00596A 78                   15274 	.db	120
      00596B 01                   15275 	.sleb128	1
      00596C 00 00 00 00          15276 	.dw	0,0
      005970 00 00 00 00          15277 	.dw	0,0
      005974 00 00 B1 F4          15278 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1095)
      005978 00 00 B1 FF          15279 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1100)
      00597C 00 02                15280 	.dw	2
      00597E 78                   15281 	.db	120
      00597F 01                   15282 	.sleb128	1
      005980 00 00 B1 EF          15283 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1094)
      005984 00 00 B1 F4          15284 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1095)
      005988 00 02                15285 	.dw	2
      00598A 78                   15286 	.db	120
      00598B 07                   15287 	.sleb128	7
      00598C 00 00 B1 ED          15288 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1093)
      005990 00 00 B1 EF          15289 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1094)
      005994 00 02                15290 	.dw	2
      005996 78                   15291 	.db	120
      005997 06                   15292 	.sleb128	6
      005998 00 00 B1 EB          15293 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1092)
      00599C 00 00 B1 ED          15294 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1093)
      0059A0 00 02                15295 	.dw	2
      0059A2 78                   15296 	.db	120
      0059A3 05                   15297 	.sleb128	5
      0059A4 00 00 B1 E9          15298 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1091)
      0059A8 00 00 B1 EB          15299 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1092)
      0059AC 00 02                15300 	.dw	2
      0059AE 78                   15301 	.db	120
      0059AF 03                   15302 	.sleb128	3
      0059B0 00 00 B1 E7          15303 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1090)
      0059B4 00 00 B1 E9          15304 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1091)
      0059B8 00 02                15305 	.dw	2
      0059BA 78                   15306 	.db	120
      0059BB 02                   15307 	.sleb128	2
      0059BC 00 00 B1 E5          15308 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1089)
      0059C0 00 00 B1 E7          15309 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1090)
      0059C4 00 02                15310 	.dw	2
      0059C6 78                   15311 	.db	120
      0059C7 01                   15312 	.sleb128	1
      0059C8 00 00 B1 DC          15313 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1088)
      0059CC 00 00 B1 E5          15314 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1089)
      0059D0 00 02                15315 	.dw	2
      0059D2 78                   15316 	.db	120
      0059D3 01                   15317 	.sleb128	1
      0059D4 00 00 B1 D3          15318 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1086)
      0059D8 00 00 B1 DC          15319 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1088)
      0059DC 00 02                15320 	.dw	2
      0059DE 78                   15321 	.db	120
      0059DF 01                   15322 	.sleb128	1
      0059E0 00 00 00 00          15323 	.dw	0,0
      0059E4 00 00 00 00          15324 	.dw	0,0
      0059E8 00 00 B1 C8          15325 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1079)
      0059EC 00 00 B1 D3          15326 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1084)
      0059F0 00 02                15327 	.dw	2
      0059F2 78                   15328 	.db	120
      0059F3 01                   15329 	.sleb128	1
      0059F4 00 00 B1 C3          15330 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1078)
      0059F8 00 00 B1 C8          15331 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1079)
      0059FC 00 02                15332 	.dw	2
      0059FE 78                   15333 	.db	120
      0059FF 07                   15334 	.sleb128	7
      005A00 00 00 B1 C1          15335 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1077)
      005A04 00 00 B1 C3          15336 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1078)
      005A08 00 02                15337 	.dw	2
      005A0A 78                   15338 	.db	120
      005A0B 06                   15339 	.sleb128	6
      005A0C 00 00 B1 BF          15340 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1076)
      005A10 00 00 B1 C1          15341 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1077)
      005A14 00 02                15342 	.dw	2
      005A16 78                   15343 	.db	120
      005A17 05                   15344 	.sleb128	5
      005A18 00 00 B1 BD          15345 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1075)
      005A1C 00 00 B1 BF          15346 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1076)
      005A20 00 02                15347 	.dw	2
      005A22 78                   15348 	.db	120
      005A23 03                   15349 	.sleb128	3
      005A24 00 00 B1 BB          15350 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1074)
      005A28 00 00 B1 BD          15351 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1075)
      005A2C 00 02                15352 	.dw	2
      005A2E 78                   15353 	.db	120
      005A2F 02                   15354 	.sleb128	2
      005A30 00 00 B1 B9          15355 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1073)
      005A34 00 00 B1 BB          15356 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1074)
      005A38 00 02                15357 	.dw	2
      005A3A 78                   15358 	.db	120
      005A3B 01                   15359 	.sleb128	1
      005A3C 00 00 B1 B0          15360 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1072)
      005A40 00 00 B1 B9          15361 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1073)
      005A44 00 02                15362 	.dw	2
      005A46 78                   15363 	.db	120
      005A47 01                   15364 	.sleb128	1
      005A48 00 00 B1 A7          15365 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1070)
      005A4C 00 00 B1 B0          15366 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1072)
      005A50 00 02                15367 	.dw	2
      005A52 78                   15368 	.db	120
      005A53 01                   15369 	.sleb128	1
      005A54 00 00 00 00          15370 	.dw	0,0
      005A58 00 00 00 00          15371 	.dw	0,0
      005A5C 00 00 B1 9C          15372 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1063)
      005A60 00 00 B1 A7          15373 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1068)
      005A64 00 02                15374 	.dw	2
      005A66 78                   15375 	.db	120
      005A67 01                   15376 	.sleb128	1
      005A68 00 00 B1 97          15377 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1062)
      005A6C 00 00 B1 9C          15378 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1063)
      005A70 00 02                15379 	.dw	2
      005A72 78                   15380 	.db	120
      005A73 07                   15381 	.sleb128	7
      005A74 00 00 B1 95          15382 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1061)
      005A78 00 00 B1 97          15383 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1062)
      005A7C 00 02                15384 	.dw	2
      005A7E 78                   15385 	.db	120
      005A7F 06                   15386 	.sleb128	6
      005A80 00 00 B1 93          15387 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1060)
      005A84 00 00 B1 95          15388 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1061)
      005A88 00 02                15389 	.dw	2
      005A8A 78                   15390 	.db	120
      005A8B 05                   15391 	.sleb128	5
      005A8C 00 00 B1 91          15392 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1059)
      005A90 00 00 B1 93          15393 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1060)
      005A94 00 02                15394 	.dw	2
      005A96 78                   15395 	.db	120
      005A97 03                   15396 	.sleb128	3
      005A98 00 00 B1 8F          15397 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1058)
      005A9C 00 00 B1 91          15398 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1059)
      005AA0 00 02                15399 	.dw	2
      005AA2 78                   15400 	.db	120
      005AA3 02                   15401 	.sleb128	2
      005AA4 00 00 B1 8D          15402 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1057)
      005AA8 00 00 B1 8F          15403 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1058)
      005AAC 00 02                15404 	.dw	2
      005AAE 78                   15405 	.db	120
      005AAF 01                   15406 	.sleb128	1
      005AB0 00 00 B1 84          15407 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1056)
      005AB4 00 00 B1 8D          15408 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1057)
      005AB8 00 02                15409 	.dw	2
      005ABA 78                   15410 	.db	120
      005ABB 01                   15411 	.sleb128	1
      005ABC 00 00 B1 7B          15412 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1054)
      005AC0 00 00 B1 84          15413 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1056)
      005AC4 00 02                15414 	.dw	2
      005AC6 78                   15415 	.db	120
      005AC7 01                   15416 	.sleb128	1
      005AC8 00 00 00 00          15417 	.dw	0,0
      005ACC 00 00 00 00          15418 	.dw	0,0
      005AD0 00 00 B1 70          15419 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1047)
      005AD4 00 00 B1 7B          15420 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1052)
      005AD8 00 02                15421 	.dw	2
      005ADA 78                   15422 	.db	120
      005ADB 01                   15423 	.sleb128	1
      005ADC 00 00 B1 6B          15424 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1046)
      005AE0 00 00 B1 70          15425 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1047)
      005AE4 00 02                15426 	.dw	2
      005AE6 78                   15427 	.db	120
      005AE7 07                   15428 	.sleb128	7
      005AE8 00 00 B1 69          15429 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1045)
      005AEC 00 00 B1 6B          15430 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1046)
      005AF0 00 02                15431 	.dw	2
      005AF2 78                   15432 	.db	120
      005AF3 06                   15433 	.sleb128	6
      005AF4 00 00 B1 67          15434 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1044)
      005AF8 00 00 B1 69          15435 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1045)
      005AFC 00 02                15436 	.dw	2
      005AFE 78                   15437 	.db	120
      005AFF 05                   15438 	.sleb128	5
      005B00 00 00 B1 65          15439 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1043)
      005B04 00 00 B1 67          15440 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1044)
      005B08 00 02                15441 	.dw	2
      005B0A 78                   15442 	.db	120
      005B0B 03                   15443 	.sleb128	3
      005B0C 00 00 B1 63          15444 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1042)
      005B10 00 00 B1 65          15445 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1043)
      005B14 00 02                15446 	.dw	2
      005B16 78                   15447 	.db	120
      005B17 02                   15448 	.sleb128	2
      005B18 00 00 B1 61          15449 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1041)
      005B1C 00 00 B1 63          15450 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1042)
      005B20 00 02                15451 	.dw	2
      005B22 78                   15452 	.db	120
      005B23 01                   15453 	.sleb128	1
      005B24 00 00 B1 58          15454 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1040)
      005B28 00 00 B1 61          15455 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1041)
      005B2C 00 02                15456 	.dw	2
      005B2E 78                   15457 	.db	120
      005B2F 01                   15458 	.sleb128	1
      005B30 00 00 B1 4F          15459 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1039)
      005B34 00 00 B1 58          15460 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1040)
      005B38 00 02                15461 	.dw	2
      005B3A 78                   15462 	.db	120
      005B3B 01                   15463 	.sleb128	1
      005B3C 00 00 B1 46          15464 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1038)
      005B40 00 00 B1 4F          15465 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1039)
      005B44 00 02                15466 	.dw	2
      005B46 78                   15467 	.db	120
      005B47 01                   15468 	.sleb128	1
      005B48 00 00 B1 36          15469 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1036)
      005B4C 00 00 B1 46          15470 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1038)
      005B50 00 02                15471 	.dw	2
      005B52 78                   15472 	.db	120
      005B53 01                   15473 	.sleb128	1
      005B54 00 00 00 00          15474 	.dw	0,0
      005B58 00 00 00 00          15475 	.dw	0,0
      005B5C 00 00 B1 24          15476 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1028)
      005B60 00 00 B1 36          15477 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1034)
      005B64 00 02                15478 	.dw	2
      005B66 78                   15479 	.db	120
      005B67 01                   15480 	.sleb128	1
      005B68 00 00 B1 1F          15481 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1027)
      005B6C 00 00 B1 24          15482 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1028)
      005B70 00 02                15483 	.dw	2
      005B72 78                   15484 	.db	120
      005B73 07                   15485 	.sleb128	7
      005B74 00 00 B1 1D          15486 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1026)
      005B78 00 00 B1 1F          15487 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1027)
      005B7C 00 02                15488 	.dw	2
      005B7E 78                   15489 	.db	120
      005B7F 06                   15490 	.sleb128	6
      005B80 00 00 B1 1B          15491 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1025)
      005B84 00 00 B1 1D          15492 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1026)
      005B88 00 02                15493 	.dw	2
      005B8A 78                   15494 	.db	120
      005B8B 05                   15495 	.sleb128	5
      005B8C 00 00 B1 19          15496 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1024)
      005B90 00 00 B1 1B          15497 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1025)
      005B94 00 02                15498 	.dw	2
      005B96 78                   15499 	.db	120
      005B97 03                   15500 	.sleb128	3
      005B98 00 00 B1 17          15501 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1023)
      005B9C 00 00 B1 19          15502 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1024)
      005BA0 00 02                15503 	.dw	2
      005BA2 78                   15504 	.db	120
      005BA3 02                   15505 	.sleb128	2
      005BA4 00 00 B1 15          15506 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1022)
      005BA8 00 00 B1 17          15507 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1023)
      005BAC 00 02                15508 	.dw	2
      005BAE 78                   15509 	.db	120
      005BAF 01                   15510 	.sleb128	1
      005BB0 00 00 B1 06          15511 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1020)
      005BB4 00 00 B1 15          15512 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1022)
      005BB8 00 02                15513 	.dw	2
      005BBA 78                   15514 	.db	120
      005BBB 01                   15515 	.sleb128	1
      005BBC 00 00 00 00          15516 	.dw	0,0
      005BC0 00 00 00 00          15517 	.dw	0,0
      005BC4 00 00 B0 B9          15518 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$995)
      005BC8 00 00 B1 06          15519 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1018)
      005BCC 00 02                15520 	.dw	2
      005BCE 78                   15521 	.db	120
      005BCF 01                   15522 	.sleb128	1
      005BD0 00 00 B0 B4          15523 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$994)
      005BD4 00 00 B0 B9          15524 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$995)
      005BD8 00 02                15525 	.dw	2
      005BDA 78                   15526 	.db	120
      005BDB 07                   15527 	.sleb128	7
      005BDC 00 00 B0 B2          15528 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$993)
      005BE0 00 00 B0 B4          15529 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$994)
      005BE4 00 02                15530 	.dw	2
      005BE6 78                   15531 	.db	120
      005BE7 06                   15532 	.sleb128	6
      005BE8 00 00 B0 B0          15533 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$992)
      005BEC 00 00 B0 B2          15534 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$993)
      005BF0 00 02                15535 	.dw	2
      005BF2 78                   15536 	.db	120
      005BF3 05                   15537 	.sleb128	5
      005BF4 00 00 B0 AE          15538 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$991)
      005BF8 00 00 B0 B0          15539 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$992)
      005BFC 00 02                15540 	.dw	2
      005BFE 78                   15541 	.db	120
      005BFF 03                   15542 	.sleb128	3
      005C00 00 00 B0 AC          15543 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$990)
      005C04 00 00 B0 AE          15544 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$991)
      005C08 00 02                15545 	.dw	2
      005C0A 78                   15546 	.db	120
      005C0B 02                   15547 	.sleb128	2
      005C0C 00 00 B0 AA          15548 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$989)
      005C10 00 00 B0 AC          15549 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$990)
      005C14 00 02                15550 	.dw	2
      005C16 78                   15551 	.db	120
      005C17 01                   15552 	.sleb128	1
      005C18 00 00 B0 9B          15553 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$987)
      005C1C 00 00 B0 AA          15554 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$989)
      005C20 00 02                15555 	.dw	2
      005C22 78                   15556 	.db	120
      005C23 01                   15557 	.sleb128	1
      005C24 00 00 B0 96          15558 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$986)
      005C28 00 00 B0 9B          15559 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$987)
      005C2C 00 02                15560 	.dw	2
      005C2E 78                   15561 	.db	120
      005C2F 07                   15562 	.sleb128	7
      005C30 00 00 B0 94          15563 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$985)
      005C34 00 00 B0 96          15564 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$986)
      005C38 00 02                15565 	.dw	2
      005C3A 78                   15566 	.db	120
      005C3B 06                   15567 	.sleb128	6
      005C3C 00 00 B0 92          15568 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$984)
      005C40 00 00 B0 94          15569 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$985)
      005C44 00 02                15570 	.dw	2
      005C46 78                   15571 	.db	120
      005C47 05                   15572 	.sleb128	5
      005C48 00 00 B0 90          15573 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$983)
      005C4C 00 00 B0 92          15574 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$984)
      005C50 00 02                15575 	.dw	2
      005C52 78                   15576 	.db	120
      005C53 03                   15577 	.sleb128	3
      005C54 00 00 B0 8E          15578 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$982)
      005C58 00 00 B0 90          15579 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$983)
      005C5C 00 02                15580 	.dw	2
      005C5E 78                   15581 	.db	120
      005C5F 02                   15582 	.sleb128	2
      005C60 00 00 B0 8C          15583 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$981)
      005C64 00 00 B0 8E          15584 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$982)
      005C68 00 02                15585 	.dw	2
      005C6A 78                   15586 	.db	120
      005C6B 01                   15587 	.sleb128	1
      005C6C 00 00 B0 7D          15588 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$979)
      005C70 00 00 B0 8C          15589 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$981)
      005C74 00 02                15590 	.dw	2
      005C76 78                   15591 	.db	120
      005C77 01                   15592 	.sleb128	1
      005C78 00 00 B0 78          15593 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$978)
      005C7C 00 00 B0 7D          15594 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$979)
      005C80 00 02                15595 	.dw	2
      005C82 78                   15596 	.db	120
      005C83 07                   15597 	.sleb128	7
      005C84 00 00 B0 76          15598 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$977)
      005C88 00 00 B0 78          15599 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$978)
      005C8C 00 02                15600 	.dw	2
      005C8E 78                   15601 	.db	120
      005C8F 06                   15602 	.sleb128	6
      005C90 00 00 B0 74          15603 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$976)
      005C94 00 00 B0 76          15604 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$977)
      005C98 00 02                15605 	.dw	2
      005C9A 78                   15606 	.db	120
      005C9B 05                   15607 	.sleb128	5
      005C9C 00 00 B0 72          15608 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$975)
      005CA0 00 00 B0 74          15609 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$976)
      005CA4 00 02                15610 	.dw	2
      005CA6 78                   15611 	.db	120
      005CA7 03                   15612 	.sleb128	3
      005CA8 00 00 B0 70          15613 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$974)
      005CAC 00 00 B0 72          15614 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$975)
      005CB0 00 02                15615 	.dw	2
      005CB2 78                   15616 	.db	120
      005CB3 02                   15617 	.sleb128	2
      005CB4 00 00 B0 6E          15618 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$973)
      005CB8 00 00 B0 70          15619 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$974)
      005CBC 00 02                15620 	.dw	2
      005CBE 78                   15621 	.db	120
      005CBF 01                   15622 	.sleb128	1
      005CC0 00 00 B0 65          15623 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$972)
      005CC4 00 00 B0 6E          15624 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$973)
      005CC8 00 02                15625 	.dw	2
      005CCA 78                   15626 	.db	120
      005CCB 01                   15627 	.sleb128	1
      005CCC 00 00 B0 5C          15628 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$971)
      005CD0 00 00 B0 65          15629 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$972)
      005CD4 00 02                15630 	.dw	2
      005CD6 78                   15631 	.db	120
      005CD7 01                   15632 	.sleb128	1
      005CD8 00 00 B0 54          15633 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$969)
      005CDC 00 00 B0 5C          15634 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$971)
      005CE0 00 02                15635 	.dw	2
      005CE2 78                   15636 	.db	120
      005CE3 01                   15637 	.sleb128	1
      005CE4 00 00 00 00          15638 	.dw	0,0
      005CE8 00 00 00 00          15639 	.dw	0,0
      005CEC 00 00 B0 3C          15640 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$956)
      005CF0 00 00 B0 54          15641 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$967)
      005CF4 00 02                15642 	.dw	2
      005CF6 78                   15643 	.db	120
      005CF7 01                   15644 	.sleb128	1
      005CF8 00 00 B0 37          15645 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$955)
      005CFC 00 00 B0 3C          15646 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$956)
      005D00 00 02                15647 	.dw	2
      005D02 78                   15648 	.db	120
      005D03 07                   15649 	.sleb128	7
      005D04 00 00 B0 35          15650 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$954)
      005D08 00 00 B0 37          15651 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$955)
      005D0C 00 02                15652 	.dw	2
      005D0E 78                   15653 	.db	120
      005D0F 06                   15654 	.sleb128	6
      005D10 00 00 B0 33          15655 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$953)
      005D14 00 00 B0 35          15656 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$954)
      005D18 00 02                15657 	.dw	2
      005D1A 78                   15658 	.db	120
      005D1B 05                   15659 	.sleb128	5
      005D1C 00 00 B0 31          15660 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$952)
      005D20 00 00 B0 33          15661 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$953)
      005D24 00 02                15662 	.dw	2
      005D26 78                   15663 	.db	120
      005D27 03                   15664 	.sleb128	3
      005D28 00 00 B0 2F          15665 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$951)
      005D2C 00 00 B0 31          15666 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$952)
      005D30 00 02                15667 	.dw	2
      005D32 78                   15668 	.db	120
      005D33 02                   15669 	.sleb128	2
      005D34 00 00 B0 2D          15670 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$950)
      005D38 00 00 B0 2F          15671 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$951)
      005D3C 00 02                15672 	.dw	2
      005D3E 78                   15673 	.db	120
      005D3F 01                   15674 	.sleb128	1
      005D40 00 00 B0 1E          15675 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$948)
      005D44 00 00 B0 2D          15676 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$950)
      005D48 00 02                15677 	.dw	2
      005D4A 78                   15678 	.db	120
      005D4B 01                   15679 	.sleb128	1
      005D4C 00 00 00 00          15680 	.dw	0,0
      005D50 00 00 00 00          15681 	.dw	0,0
      005D54 00 00 B0 13          15682 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$941)
      005D58 00 00 B0 1E          15683 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$946)
      005D5C 00 02                15684 	.dw	2
      005D5E 78                   15685 	.db	120
      005D5F 01                   15686 	.sleb128	1
      005D60 00 00 B0 0E          15687 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$940)
      005D64 00 00 B0 13          15688 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$941)
      005D68 00 02                15689 	.dw	2
      005D6A 78                   15690 	.db	120
      005D6B 07                   15691 	.sleb128	7
      005D6C 00 00 B0 0C          15692 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$939)
      005D70 00 00 B0 0E          15693 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$940)
      005D74 00 02                15694 	.dw	2
      005D76 78                   15695 	.db	120
      005D77 06                   15696 	.sleb128	6
      005D78 00 00 B0 0A          15697 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$938)
      005D7C 00 00 B0 0C          15698 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$939)
      005D80 00 02                15699 	.dw	2
      005D82 78                   15700 	.db	120
      005D83 05                   15701 	.sleb128	5
      005D84 00 00 B0 08          15702 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$937)
      005D88 00 00 B0 0A          15703 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$938)
      005D8C 00 02                15704 	.dw	2
      005D8E 78                   15705 	.db	120
      005D8F 03                   15706 	.sleb128	3
      005D90 00 00 B0 06          15707 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$936)
      005D94 00 00 B0 08          15708 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$937)
      005D98 00 02                15709 	.dw	2
      005D9A 78                   15710 	.db	120
      005D9B 02                   15711 	.sleb128	2
      005D9C 00 00 B0 04          15712 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$935)
      005DA0 00 00 B0 06          15713 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$936)
      005DA4 00 02                15714 	.dw	2
      005DA6 78                   15715 	.db	120
      005DA7 01                   15716 	.sleb128	1
      005DA8 00 00 AF FB          15717 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$934)
      005DAC 00 00 B0 04          15718 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$935)
      005DB0 00 02                15719 	.dw	2
      005DB2 78                   15720 	.db	120
      005DB3 01                   15721 	.sleb128	1
      005DB4 00 00 AF F2          15722 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$933)
      005DB8 00 00 AF FB          15723 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$934)
      005DBC 00 02                15724 	.dw	2
      005DBE 78                   15725 	.db	120
      005DBF 01                   15726 	.sleb128	1
      005DC0 00 00 AF E9          15727 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$932)
      005DC4 00 00 AF F2          15728 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$933)
      005DC8 00 02                15729 	.dw	2
      005DCA 78                   15730 	.db	120
      005DCB 01                   15731 	.sleb128	1
      005DCC 00 00 AF E0          15732 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$930)
      005DD0 00 00 AF E9          15733 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$932)
      005DD4 00 02                15734 	.dw	2
      005DD6 78                   15735 	.db	120
      005DD7 01                   15736 	.sleb128	1
      005DD8 00 00 00 00          15737 	.dw	0,0
      005DDC 00 00 00 00          15738 	.dw	0,0
      005DE0 00 00 AF D5          15739 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$923)
      005DE4 00 00 AF E0          15740 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$928)
      005DE8 00 02                15741 	.dw	2
      005DEA 78                   15742 	.db	120
      005DEB 01                   15743 	.sleb128	1
      005DEC 00 00 AF D0          15744 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$922)
      005DF0 00 00 AF D5          15745 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$923)
      005DF4 00 02                15746 	.dw	2
      005DF6 78                   15747 	.db	120
      005DF7 07                   15748 	.sleb128	7
      005DF8 00 00 AF CE          15749 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$921)
      005DFC 00 00 AF D0          15750 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$922)
      005E00 00 02                15751 	.dw	2
      005E02 78                   15752 	.db	120
      005E03 06                   15753 	.sleb128	6
      005E04 00 00 AF CC          15754 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$920)
      005E08 00 00 AF CE          15755 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$921)
      005E0C 00 02                15756 	.dw	2
      005E0E 78                   15757 	.db	120
      005E0F 05                   15758 	.sleb128	5
      005E10 00 00 AF CA          15759 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$919)
      005E14 00 00 AF CC          15760 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$920)
      005E18 00 02                15761 	.dw	2
      005E1A 78                   15762 	.db	120
      005E1B 03                   15763 	.sleb128	3
      005E1C 00 00 AF C8          15764 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$918)
      005E20 00 00 AF CA          15765 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$919)
      005E24 00 02                15766 	.dw	2
      005E26 78                   15767 	.db	120
      005E27 02                   15768 	.sleb128	2
      005E28 00 00 AF C6          15769 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$917)
      005E2C 00 00 AF C8          15770 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$918)
      005E30 00 02                15771 	.dw	2
      005E32 78                   15772 	.db	120
      005E33 01                   15773 	.sleb128	1
      005E34 00 00 AF BD          15774 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$916)
      005E38 00 00 AF C6          15775 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$917)
      005E3C 00 02                15776 	.dw	2
      005E3E 78                   15777 	.db	120
      005E3F 01                   15778 	.sleb128	1
      005E40 00 00 AF B4          15779 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$915)
      005E44 00 00 AF BD          15780 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$916)
      005E48 00 02                15781 	.dw	2
      005E4A 78                   15782 	.db	120
      005E4B 01                   15783 	.sleb128	1
      005E4C 00 00 AF AB          15784 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$914)
      005E50 00 00 AF B4          15785 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$915)
      005E54 00 02                15786 	.dw	2
      005E56 78                   15787 	.db	120
      005E57 01                   15788 	.sleb128	1
      005E58 00 00 AF A2          15789 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$913)
      005E5C 00 00 AF AB          15790 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$914)
      005E60 00 02                15791 	.dw	2
      005E62 78                   15792 	.db	120
      005E63 01                   15793 	.sleb128	1
      005E64 00 00 AF 99          15794 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$912)
      005E68 00 00 AF A2          15795 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$913)
      005E6C 00 02                15796 	.dw	2
      005E6E 78                   15797 	.db	120
      005E6F 01                   15798 	.sleb128	1
      005E70 00 00 AF 89          15799 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$910)
      005E74 00 00 AF 99          15800 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$912)
      005E78 00 02                15801 	.dw	2
      005E7A 78                   15802 	.db	120
      005E7B 01                   15803 	.sleb128	1
      005E7C 00 00 00 00          15804 	.dw	0,0
      005E80 00 00 00 00          15805 	.dw	0,0
      005E84 00 00 AF 71          15806 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$897)
      005E88 00 00 AF 89          15807 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$908)
      005E8C 00 02                15808 	.dw	2
      005E8E 78                   15809 	.db	120
      005E8F 01                   15810 	.sleb128	1
      005E90 00 00 AF 6C          15811 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$896)
      005E94 00 00 AF 71          15812 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$897)
      005E98 00 02                15813 	.dw	2
      005E9A 78                   15814 	.db	120
      005E9B 07                   15815 	.sleb128	7
      005E9C 00 00 AF 6A          15816 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$895)
      005EA0 00 00 AF 6C          15817 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$896)
      005EA4 00 02                15818 	.dw	2
      005EA6 78                   15819 	.db	120
      005EA7 06                   15820 	.sleb128	6
      005EA8 00 00 AF 68          15821 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$894)
      005EAC 00 00 AF 6A          15822 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$895)
      005EB0 00 02                15823 	.dw	2
      005EB2 78                   15824 	.db	120
      005EB3 05                   15825 	.sleb128	5
      005EB4 00 00 AF 66          15826 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$893)
      005EB8 00 00 AF 68          15827 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$894)
      005EBC 00 02                15828 	.dw	2
      005EBE 78                   15829 	.db	120
      005EBF 03                   15830 	.sleb128	3
      005EC0 00 00 AF 64          15831 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$892)
      005EC4 00 00 AF 66          15832 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$893)
      005EC8 00 02                15833 	.dw	2
      005ECA 78                   15834 	.db	120
      005ECB 02                   15835 	.sleb128	2
      005ECC 00 00 AF 5B          15836 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$891)
      005ED0 00 00 AF 64          15837 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$892)
      005ED4 00 02                15838 	.dw	2
      005ED6 78                   15839 	.db	120
      005ED7 01                   15840 	.sleb128	1
      005ED8 00 00 AF 53          15841 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$889)
      005EDC 00 00 AF 5B          15842 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$891)
      005EE0 00 02                15843 	.dw	2
      005EE2 78                   15844 	.db	120
      005EE3 01                   15845 	.sleb128	1
      005EE4 00 00 00 00          15846 	.dw	0,0
      005EE8 00 00 00 00          15847 	.dw	0,0
      005EEC 00 00 AF 3B          15848 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$876)
      005EF0 00 00 AF 53          15849 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$887)
      005EF4 00 02                15850 	.dw	2
      005EF6 78                   15851 	.db	120
      005EF7 01                   15852 	.sleb128	1
      005EF8 00 00 AF 36          15853 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$875)
      005EFC 00 00 AF 3B          15854 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$876)
      005F00 00 02                15855 	.dw	2
      005F02 78                   15856 	.db	120
      005F03 07                   15857 	.sleb128	7
      005F04 00 00 AF 34          15858 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$874)
      005F08 00 00 AF 36          15859 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$875)
      005F0C 00 02                15860 	.dw	2
      005F0E 78                   15861 	.db	120
      005F0F 06                   15862 	.sleb128	6
      005F10 00 00 AF 32          15863 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$873)
      005F14 00 00 AF 34          15864 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$874)
      005F18 00 02                15865 	.dw	2
      005F1A 78                   15866 	.db	120
      005F1B 05                   15867 	.sleb128	5
      005F1C 00 00 AF 30          15868 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$872)
      005F20 00 00 AF 32          15869 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$873)
      005F24 00 02                15870 	.dw	2
      005F26 78                   15871 	.db	120
      005F27 03                   15872 	.sleb128	3
      005F28 00 00 AF 2E          15873 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$871)
      005F2C 00 00 AF 30          15874 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$872)
      005F30 00 02                15875 	.dw	2
      005F32 78                   15876 	.db	120
      005F33 02                   15877 	.sleb128	2
      005F34 00 00 AF 2C          15878 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$870)
      005F38 00 00 AF 2E          15879 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$871)
      005F3C 00 02                15880 	.dw	2
      005F3E 78                   15881 	.db	120
      005F3F 01                   15882 	.sleb128	1
      005F40 00 00 AF 1D          15883 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$868)
      005F44 00 00 AF 2C          15884 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$870)
      005F48 00 02                15885 	.dw	2
      005F4A 78                   15886 	.db	120
      005F4B 01                   15887 	.sleb128	1
      005F4C 00 00 00 00          15888 	.dw	0,0
      005F50 00 00 00 00          15889 	.dw	0,0
      005F54 00 00 AF 05          15890 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$855)
      005F58 00 00 AF 1D          15891 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$866)
      005F5C 00 02                15892 	.dw	2
      005F5E 78                   15893 	.db	120
      005F5F 01                   15894 	.sleb128	1
      005F60 00 00 AF 00          15895 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$854)
      005F64 00 00 AF 05          15896 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$855)
      005F68 00 02                15897 	.dw	2
      005F6A 78                   15898 	.db	120
      005F6B 07                   15899 	.sleb128	7
      005F6C 00 00 AE FE          15900 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$853)
      005F70 00 00 AF 00          15901 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$854)
      005F74 00 02                15902 	.dw	2
      005F76 78                   15903 	.db	120
      005F77 06                   15904 	.sleb128	6
      005F78 00 00 AE FC          15905 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$852)
      005F7C 00 00 AE FE          15906 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$853)
      005F80 00 02                15907 	.dw	2
      005F82 78                   15908 	.db	120
      005F83 05                   15909 	.sleb128	5
      005F84 00 00 AE FA          15910 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$851)
      005F88 00 00 AE FC          15911 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$852)
      005F8C 00 02                15912 	.dw	2
      005F8E 78                   15913 	.db	120
      005F8F 03                   15914 	.sleb128	3
      005F90 00 00 AE F8          15915 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$850)
      005F94 00 00 AE FA          15916 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$851)
      005F98 00 02                15917 	.dw	2
      005F9A 78                   15918 	.db	120
      005F9B 02                   15919 	.sleb128	2
      005F9C 00 00 AE F6          15920 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$849)
      005FA0 00 00 AE F8          15921 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$850)
      005FA4 00 02                15922 	.dw	2
      005FA6 78                   15923 	.db	120
      005FA7 01                   15924 	.sleb128	1
      005FA8 00 00 AE E7          15925 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$847)
      005FAC 00 00 AE F6          15926 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$849)
      005FB0 00 02                15927 	.dw	2
      005FB2 78                   15928 	.db	120
      005FB3 01                   15929 	.sleb128	1
      005FB4 00 00 00 00          15930 	.dw	0,0
      005FB8 00 00 00 00          15931 	.dw	0,0
      005FBC 00 00 AE CF          15932 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$834)
      005FC0 00 00 AE E7          15933 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$845)
      005FC4 00 02                15934 	.dw	2
      005FC6 78                   15935 	.db	120
      005FC7 01                   15936 	.sleb128	1
      005FC8 00 00 AE CA          15937 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$833)
      005FCC 00 00 AE CF          15938 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$834)
      005FD0 00 02                15939 	.dw	2
      005FD2 78                   15940 	.db	120
      005FD3 07                   15941 	.sleb128	7
      005FD4 00 00 AE C8          15942 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$832)
      005FD8 00 00 AE CA          15943 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$833)
      005FDC 00 02                15944 	.dw	2
      005FDE 78                   15945 	.db	120
      005FDF 06                   15946 	.sleb128	6
      005FE0 00 00 AE C6          15947 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$831)
      005FE4 00 00 AE C8          15948 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$832)
      005FE8 00 02                15949 	.dw	2
      005FEA 78                   15950 	.db	120
      005FEB 05                   15951 	.sleb128	5
      005FEC 00 00 AE C4          15952 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$830)
      005FF0 00 00 AE C6          15953 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$831)
      005FF4 00 02                15954 	.dw	2
      005FF6 78                   15955 	.db	120
      005FF7 03                   15956 	.sleb128	3
      005FF8 00 00 AE C2          15957 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$829)
      005FFC 00 00 AE C4          15958 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$830)
      006000 00 02                15959 	.dw	2
      006002 78                   15960 	.db	120
      006003 02                   15961 	.sleb128	2
      006004 00 00 AE C0          15962 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$828)
      006008 00 00 AE C2          15963 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$829)
      00600C 00 02                15964 	.dw	2
      00600E 78                   15965 	.db	120
      00600F 01                   15966 	.sleb128	1
      006010 00 00 AE B1          15967 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$826)
      006014 00 00 AE C0          15968 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$828)
      006018 00 02                15969 	.dw	2
      00601A 78                   15970 	.db	120
      00601B 01                   15971 	.sleb128	1
      00601C 00 00 00 00          15972 	.dw	0,0
      006020 00 00 00 00          15973 	.dw	0,0
      006024 00 00 AE A6          15974 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$820)
      006028 00 00 AE B1          15975 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$824)
      00602C 00 02                15976 	.dw	2
      00602E 78                   15977 	.db	120
      00602F 01                   15978 	.sleb128	1
      006030 00 00 AE A1          15979 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$819)
      006034 00 00 AE A6          15980 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$820)
      006038 00 02                15981 	.dw	2
      00603A 78                   15982 	.db	120
      00603B 07                   15983 	.sleb128	7
      00603C 00 00 AE 9F          15984 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$818)
      006040 00 00 AE A1          15985 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$819)
      006044 00 02                15986 	.dw	2
      006046 78                   15987 	.db	120
      006047 06                   15988 	.sleb128	6
      006048 00 00 AE 9D          15989 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$817)
      00604C 00 00 AE 9F          15990 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$818)
      006050 00 02                15991 	.dw	2
      006052 78                   15992 	.db	120
      006053 05                   15993 	.sleb128	5
      006054 00 00 AE 9B          15994 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$816)
      006058 00 00 AE 9D          15995 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$817)
      00605C 00 02                15996 	.dw	2
      00605E 78                   15997 	.db	120
      00605F 03                   15998 	.sleb128	3
      006060 00 00 AE 99          15999 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$815)
      006064 00 00 AE 9B          16000 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$816)
      006068 00 02                16001 	.dw	2
      00606A 78                   16002 	.db	120
      00606B 02                   16003 	.sleb128	2
      00606C 00 00 AE 90          16004 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$814)
      006070 00 00 AE 99          16005 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$815)
      006074 00 02                16006 	.dw	2
      006076 78                   16007 	.db	120
      006077 01                   16008 	.sleb128	1
      006078 00 00 AE 87          16009 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$813)
      00607C 00 00 AE 90          16010 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$814)
      006080 00 02                16011 	.dw	2
      006082 78                   16012 	.db	120
      006083 01                   16013 	.sleb128	1
      006084 00 00 AE 7E          16014 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$812)
      006088 00 00 AE 87          16015 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$813)
      00608C 00 02                16016 	.dw	2
      00608E 78                   16017 	.db	120
      00608F 01                   16018 	.sleb128	1
      006090 00 00 AE 75          16019 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$811)
      006094 00 00 AE 7E          16020 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$812)
      006098 00 02                16021 	.dw	2
      00609A 78                   16022 	.db	120
      00609B 01                   16023 	.sleb128	1
      00609C 00 00 AE 6C          16024 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$810)
      0060A0 00 00 AE 75          16025 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$811)
      0060A4 00 02                16026 	.dw	2
      0060A6 78                   16027 	.db	120
      0060A7 01                   16028 	.sleb128	1
      0060A8 00 00 AE 63          16029 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$808)
      0060AC 00 00 AE 6C          16030 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$810)
      0060B0 00 02                16031 	.dw	2
      0060B2 78                   16032 	.db	120
      0060B3 01                   16033 	.sleb128	1
      0060B4 00 00 00 00          16034 	.dw	0,0
      0060B8 00 00 00 00          16035 	.dw	0,0
      0060BC 00 00 AE 62          16036 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$804)
      0060C0 00 00 AE 63          16037 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$806)
      0060C4 00 02                16038 	.dw	2
      0060C6 78                   16039 	.db	120
      0060C7 01                   16040 	.sleb128	1
      0060C8 00 00 AE 59          16041 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$801)
      0060CC 00 00 AE 62          16042 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$804)
      0060D0 00 02                16043 	.dw	2
      0060D2 78                   16044 	.db	120
      0060D3 02                   16045 	.sleb128	2
      0060D4 00 00 AE 55          16046 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$800)
      0060D8 00 00 AE 59          16047 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$801)
      0060DC 00 02                16048 	.dw	2
      0060DE 78                   16049 	.db	120
      0060DF 03                   16050 	.sleb128	3
      0060E0 00 00 AE 52          16051 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$797)
      0060E4 00 00 AE 55          16052 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$800)
      0060E8 00 02                16053 	.dw	2
      0060EA 78                   16054 	.db	120
      0060EB 02                   16055 	.sleb128	2
      0060EC 00 00 AE 4D          16056 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$796)
      0060F0 00 00 AE 52          16057 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$797)
      0060F4 00 02                16058 	.dw	2
      0060F6 78                   16059 	.db	120
      0060F7 05                   16060 	.sleb128	5
      0060F8 00 00 AE 4A          16061 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$795)
      0060FC 00 00 AE 4D          16062 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$796)
      006100 00 02                16063 	.dw	2
      006102 78                   16064 	.db	120
      006103 04                   16065 	.sleb128	4
      006104 00 00 AE 48          16066 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$794)
      006108 00 00 AE 4A          16067 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$795)
      00610C 00 02                16068 	.dw	2
      00610E 78                   16069 	.db	120
      00610F 03                   16070 	.sleb128	3
      006110 00 00 AE 42          16071 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$790)
      006114 00 00 AE 48          16072 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$794)
      006118 00 02                16073 	.dw	2
      00611A 78                   16074 	.db	120
      00611B 02                   16075 	.sleb128	2
      00611C 00 00 AE 3D          16076 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$789)
      006120 00 00 AE 42          16077 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$790)
      006124 00 02                16078 	.dw	2
      006126 78                   16079 	.db	120
      006127 05                   16080 	.sleb128	5
      006128 00 00 AE 3A          16081 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$788)
      00612C 00 00 AE 3D          16082 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$789)
      006130 00 02                16083 	.dw	2
      006132 78                   16084 	.db	120
      006133 04                   16085 	.sleb128	4
      006134 00 00 AE 38          16086 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$787)
      006138 00 00 AE 3A          16087 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$788)
      00613C 00 02                16088 	.dw	2
      00613E 78                   16089 	.db	120
      00613F 03                   16090 	.sleb128	3
      006140 00 00 AE 2D          16091 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$783)
      006144 00 00 AE 38          16092 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$787)
      006148 00 02                16093 	.dw	2
      00614A 78                   16094 	.db	120
      00614B 02                   16095 	.sleb128	2
      00614C 00 00 AE 28          16096 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$782)
      006150 00 00 AE 2D          16097 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$783)
      006154 00 02                16098 	.dw	2
      006156 78                   16099 	.db	120
      006157 08                   16100 	.sleb128	8
      006158 00 00 AE 26          16101 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$781)
      00615C 00 00 AE 28          16102 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$782)
      006160 00 02                16103 	.dw	2
      006162 78                   16104 	.db	120
      006163 07                   16105 	.sleb128	7
      006164 00 00 AE 24          16106 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$780)
      006168 00 00 AE 26          16107 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$781)
      00616C 00 02                16108 	.dw	2
      00616E 78                   16109 	.db	120
      00616F 06                   16110 	.sleb128	6
      006170 00 00 AE 22          16111 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$779)
      006174 00 00 AE 24          16112 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$780)
      006178 00 02                16113 	.dw	2
      00617A 78                   16114 	.db	120
      00617B 04                   16115 	.sleb128	4
      00617C 00 00 AE 20          16116 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$778)
      006180 00 00 AE 22          16117 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$779)
      006184 00 02                16118 	.dw	2
      006186 78                   16119 	.db	120
      006187 03                   16120 	.sleb128	3
      006188 00 00 AE 15          16121 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$776)
      00618C 00 00 AE 20          16122 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$778)
      006190 00 02                16123 	.dw	2
      006192 78                   16124 	.db	120
      006193 02                   16125 	.sleb128	2
      006194 00 00 AE 10          16126 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$775)
      006198 00 00 AE 15          16127 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$776)
      00619C 00 02                16128 	.dw	2
      00619E 78                   16129 	.db	120
      00619F 08                   16130 	.sleb128	8
      0061A0 00 00 AE 0E          16131 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$774)
      0061A4 00 00 AE 10          16132 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$775)
      0061A8 00 02                16133 	.dw	2
      0061AA 78                   16134 	.db	120
      0061AB 07                   16135 	.sleb128	7
      0061AC 00 00 AE 0C          16136 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$773)
      0061B0 00 00 AE 0E          16137 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$774)
      0061B4 00 02                16138 	.dw	2
      0061B6 78                   16139 	.db	120
      0061B7 06                   16140 	.sleb128	6
      0061B8 00 00 AE 0A          16141 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$772)
      0061BC 00 00 AE 0C          16142 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$773)
      0061C0 00 02                16143 	.dw	2
      0061C2 78                   16144 	.db	120
      0061C3 04                   16145 	.sleb128	4
      0061C4 00 00 AE 08          16146 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$771)
      0061C8 00 00 AE 0A          16147 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$772)
      0061CC 00 02                16148 	.dw	2
      0061CE 78                   16149 	.db	120
      0061CF 03                   16150 	.sleb128	3
      0061D0 00 00 AE 06          16151 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$770)
      0061D4 00 00 AE 08          16152 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$771)
      0061D8 00 02                16153 	.dw	2
      0061DA 78                   16154 	.db	120
      0061DB 02                   16155 	.sleb128	2
      0061DC 00 00 AD F7          16156 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$768)
      0061E0 00 00 AE 06          16157 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$770)
      0061E4 00 02                16158 	.dw	2
      0061E6 78                   16159 	.db	120
      0061E7 02                   16160 	.sleb128	2
      0061E8 00 00 AD F2          16161 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$767)
      0061EC 00 00 AD F7          16162 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$768)
      0061F0 00 02                16163 	.dw	2
      0061F2 78                   16164 	.db	120
      0061F3 08                   16165 	.sleb128	8
      0061F4 00 00 AD F0          16166 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$766)
      0061F8 00 00 AD F2          16167 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$767)
      0061FC 00 02                16168 	.dw	2
      0061FE 78                   16169 	.db	120
      0061FF 07                   16170 	.sleb128	7
      006200 00 00 AD EE          16171 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$765)
      006204 00 00 AD F0          16172 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$766)
      006208 00 02                16173 	.dw	2
      00620A 78                   16174 	.db	120
      00620B 06                   16175 	.sleb128	6
      00620C 00 00 AD EC          16176 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$764)
      006210 00 00 AD EE          16177 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$765)
      006214 00 02                16178 	.dw	2
      006216 78                   16179 	.db	120
      006217 04                   16180 	.sleb128	4
      006218 00 00 AD EA          16181 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$763)
      00621C 00 00 AD EC          16182 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$764)
      006220 00 02                16183 	.dw	2
      006222 78                   16184 	.db	120
      006223 03                   16185 	.sleb128	3
      006224 00 00 AD E8          16186 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$762)
      006228 00 00 AD EA          16187 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$763)
      00622C 00 02                16188 	.dw	2
      00622E 78                   16189 	.db	120
      00622F 02                   16190 	.sleb128	2
      006230 00 00 AD D8          16191 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$761)
      006234 00 00 AD E8          16192 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$762)
      006238 00 02                16193 	.dw	2
      00623A 78                   16194 	.db	120
      00623B 02                   16195 	.sleb128	2
      00623C 00 00 AD CF          16196 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$760)
      006240 00 00 AD D8          16197 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$761)
      006244 00 02                16198 	.dw	2
      006246 78                   16199 	.db	120
      006247 02                   16200 	.sleb128	2
      006248 00 00 AD C0          16201 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$758)
      00624C 00 00 AD CF          16202 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$760)
      006250 00 02                16203 	.dw	2
      006252 78                   16204 	.db	120
      006253 02                   16205 	.sleb128	2
      006254 00 00 AD BF          16206 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$757)
      006258 00 00 AD C0          16207 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$758)
      00625C 00 02                16208 	.dw	2
      00625E 78                   16209 	.db	120
      00625F 01                   16210 	.sleb128	1
      006260 00 00 00 00          16211 	.dw	0,0
      006264 00 00 00 00          16212 	.dw	0,0
      006268 00 00 AD BE          16213 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$753)
      00626C 00 00 AD BF          16214 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$755)
      006270 00 02                16215 	.dw	2
      006272 78                   16216 	.db	120
      006273 01                   16217 	.sleb128	1
      006274 00 00 AD AD          16218 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$749)
      006278 00 00 AD BE          16219 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$753)
      00627C 00 02                16220 	.dw	2
      00627E 78                   16221 	.db	120
      00627F 02                   16222 	.sleb128	2
      006280 00 00 AD A8          16223 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$748)
      006284 00 00 AD AD          16224 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$749)
      006288 00 02                16225 	.dw	2
      00628A 78                   16226 	.db	120
      00628B 08                   16227 	.sleb128	8
      00628C 00 00 AD A6          16228 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$747)
      006290 00 00 AD A8          16229 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$748)
      006294 00 02                16230 	.dw	2
      006296 78                   16231 	.db	120
      006297 07                   16232 	.sleb128	7
      006298 00 00 AD A4          16233 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$746)
      00629C 00 00 AD A6          16234 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$747)
      0062A0 00 02                16235 	.dw	2
      0062A2 78                   16236 	.db	120
      0062A3 06                   16237 	.sleb128	6
      0062A4 00 00 AD A2          16238 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$745)
      0062A8 00 00 AD A4          16239 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$746)
      0062AC 00 02                16240 	.dw	2
      0062AE 78                   16241 	.db	120
      0062AF 04                   16242 	.sleb128	4
      0062B0 00 00 AD A0          16243 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$744)
      0062B4 00 00 AD A2          16244 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$745)
      0062B8 00 02                16245 	.dw	2
      0062BA 78                   16246 	.db	120
      0062BB 03                   16247 	.sleb128	3
      0062BC 00 00 AD 95          16248 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$742)
      0062C0 00 00 AD A0          16249 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$744)
      0062C4 00 02                16250 	.dw	2
      0062C6 78                   16251 	.db	120
      0062C7 02                   16252 	.sleb128	2
      0062C8 00 00 AD 94          16253 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$741)
      0062CC 00 00 AD 95          16254 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$742)
      0062D0 00 02                16255 	.dw	2
      0062D2 78                   16256 	.db	120
      0062D3 01                   16257 	.sleb128	1
      0062D4 00 00 00 00          16258 	.dw	0,0
      0062D8 00 00 00 00          16259 	.dw	0,0
      0062DC 00 00 AD 8B          16260 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$735)
      0062E0 00 00 AD 94          16261 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$739)
      0062E4 00 02                16262 	.dw	2
      0062E6 78                   16263 	.db	120
      0062E7 01                   16264 	.sleb128	1
      0062E8 00 00 AD 86          16265 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$734)
      0062EC 00 00 AD 8B          16266 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$735)
      0062F0 00 02                16267 	.dw	2
      0062F2 78                   16268 	.db	120
      0062F3 04                   16269 	.sleb128	4
      0062F4 00 00 AD 83          16270 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$733)
      0062F8 00 00 AD 86          16271 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$734)
      0062FC 00 02                16272 	.dw	2
      0062FE 78                   16273 	.db	120
      0062FF 03                   16274 	.sleb128	3
      006300 00 00 AD 80          16275 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$732)
      006304 00 00 AD 83          16276 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$733)
      006308 00 02                16277 	.dw	2
      00630A 78                   16278 	.db	120
      00630B 02                   16279 	.sleb128	2
      00630C 00 00 AD 7D          16280 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$730)
      006310 00 00 AD 80          16281 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$732)
      006314 00 02                16282 	.dw	2
      006316 78                   16283 	.db	120
      006317 01                   16284 	.sleb128	1
      006318 00 00 AD 78          16285 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$729)
      00631C 00 00 AD 7D          16286 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$730)
      006320 00 02                16287 	.dw	2
      006322 78                   16288 	.db	120
      006323 07                   16289 	.sleb128	7
      006324 00 00 AD 76          16290 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$728)
      006328 00 00 AD 78          16291 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$729)
      00632C 00 02                16292 	.dw	2
      00632E 78                   16293 	.db	120
      00632F 06                   16294 	.sleb128	6
      006330 00 00 AD 74          16295 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$727)
      006334 00 00 AD 76          16296 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$728)
      006338 00 02                16297 	.dw	2
      00633A 78                   16298 	.db	120
      00633B 05                   16299 	.sleb128	5
      00633C 00 00 AD 72          16300 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$726)
      006340 00 00 AD 74          16301 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$727)
      006344 00 02                16302 	.dw	2
      006346 78                   16303 	.db	120
      006347 03                   16304 	.sleb128	3
      006348 00 00 AD 70          16305 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$725)
      00634C 00 00 AD 72          16306 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$726)
      006350 00 02                16307 	.dw	2
      006352 78                   16308 	.db	120
      006353 02                   16309 	.sleb128	2
      006354 00 00 AD 67          16310 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$724)
      006358 00 00 AD 70          16311 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$725)
      00635C 00 02                16312 	.dw	2
      00635E 78                   16313 	.db	120
      00635F 01                   16314 	.sleb128	1
      006360 00 00 AD 5E          16315 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$722)
      006364 00 00 AD 67          16316 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$724)
      006368 00 02                16317 	.dw	2
      00636A 78                   16318 	.db	120
      00636B 01                   16319 	.sleb128	1
      00636C 00 00 AD 59          16320 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$721)
      006370 00 00 AD 5E          16321 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$722)
      006374 00 02                16322 	.dw	2
      006376 78                   16323 	.db	120
      006377 07                   16324 	.sleb128	7
      006378 00 00 AD 57          16325 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$720)
      00637C 00 00 AD 59          16326 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$721)
      006380 00 02                16327 	.dw	2
      006382 78                   16328 	.db	120
      006383 06                   16329 	.sleb128	6
      006384 00 00 AD 55          16330 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$719)
      006388 00 00 AD 57          16331 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$720)
      00638C 00 02                16332 	.dw	2
      00638E 78                   16333 	.db	120
      00638F 05                   16334 	.sleb128	5
      006390 00 00 AD 53          16335 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$718)
      006394 00 00 AD 55          16336 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$719)
      006398 00 02                16337 	.dw	2
      00639A 78                   16338 	.db	120
      00639B 03                   16339 	.sleb128	3
      00639C 00 00 AD 51          16340 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$717)
      0063A0 00 00 AD 53          16341 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$718)
      0063A4 00 02                16342 	.dw	2
      0063A6 78                   16343 	.db	120
      0063A7 02                   16344 	.sleb128	2
      0063A8 00 00 AD 4F          16345 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$716)
      0063AC 00 00 AD 51          16346 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$717)
      0063B0 00 02                16347 	.dw	2
      0063B2 78                   16348 	.db	120
      0063B3 01                   16349 	.sleb128	1
      0063B4 00 00 AD 46          16350 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$715)
      0063B8 00 00 AD 4F          16351 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$716)
      0063BC 00 02                16352 	.dw	2
      0063BE 78                   16353 	.db	120
      0063BF 01                   16354 	.sleb128	1
      0063C0 00 00 AD 3D          16355 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$714)
      0063C4 00 00 AD 46          16356 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$715)
      0063C8 00 02                16357 	.dw	2
      0063CA 78                   16358 	.db	120
      0063CB 01                   16359 	.sleb128	1
      0063CC 00 00 AD 2D          16360 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$712)
      0063D0 00 00 AD 3D          16361 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$714)
      0063D4 00 02                16362 	.dw	2
      0063D6 78                   16363 	.db	120
      0063D7 01                   16364 	.sleb128	1
      0063D8 00 00 00 00          16365 	.dw	0,0
      0063DC 00 00 00 00          16366 	.dw	0,0
      0063E0 00 00 AD 22          16367 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$706)
      0063E4 00 00 AD 2D          16368 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$710)
      0063E8 00 02                16369 	.dw	2
      0063EA 78                   16370 	.db	120
      0063EB 01                   16371 	.sleb128	1
      0063EC 00 00 AD 1D          16372 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$705)
      0063F0 00 00 AD 22          16373 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$706)
      0063F4 00 02                16374 	.dw	2
      0063F6 78                   16375 	.db	120
      0063F7 04                   16376 	.sleb128	4
      0063F8 00 00 AD 1A          16377 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$704)
      0063FC 00 00 AD 1D          16378 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$705)
      006400 00 02                16379 	.dw	2
      006402 78                   16380 	.db	120
      006403 03                   16381 	.sleb128	3
      006404 00 00 AD 17          16382 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$703)
      006408 00 00 AD 1A          16383 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$704)
      00640C 00 02                16384 	.dw	2
      00640E 78                   16385 	.db	120
      00640F 02                   16386 	.sleb128	2
      006410 00 00 AD 14          16387 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$701)
      006414 00 00 AD 17          16388 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$703)
      006418 00 02                16389 	.dw	2
      00641A 78                   16390 	.db	120
      00641B 01                   16391 	.sleb128	1
      00641C 00 00 AD 0F          16392 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$700)
      006420 00 00 AD 14          16393 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$701)
      006424 00 02                16394 	.dw	2
      006426 78                   16395 	.db	120
      006427 07                   16396 	.sleb128	7
      006428 00 00 AD 0D          16397 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$699)
      00642C 00 00 AD 0F          16398 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$700)
      006430 00 02                16399 	.dw	2
      006432 78                   16400 	.db	120
      006433 06                   16401 	.sleb128	6
      006434 00 00 AD 0B          16402 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$698)
      006438 00 00 AD 0D          16403 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$699)
      00643C 00 02                16404 	.dw	2
      00643E 78                   16405 	.db	120
      00643F 05                   16406 	.sleb128	5
      006440 00 00 AD 09          16407 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$697)
      006444 00 00 AD 0B          16408 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$698)
      006448 00 02                16409 	.dw	2
      00644A 78                   16410 	.db	120
      00644B 03                   16411 	.sleb128	3
      00644C 00 00 AD 07          16412 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$696)
      006450 00 00 AD 09          16413 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$697)
      006454 00 02                16414 	.dw	2
      006456 78                   16415 	.db	120
      006457 02                   16416 	.sleb128	2
      006458 00 00 AC FE          16417 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$695)
      00645C 00 00 AD 07          16418 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$696)
      006460 00 02                16419 	.dw	2
      006462 78                   16420 	.db	120
      006463 01                   16421 	.sleb128	1
      006464 00 00 AC F5          16422 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$693)
      006468 00 00 AC FE          16423 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$695)
      00646C 00 02                16424 	.dw	2
      00646E 78                   16425 	.db	120
      00646F 01                   16426 	.sleb128	1
      006470 00 00 AC F0          16427 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$692)
      006474 00 00 AC F5          16428 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$693)
      006478 00 02                16429 	.dw	2
      00647A 78                   16430 	.db	120
      00647B 07                   16431 	.sleb128	7
      00647C 00 00 AC EE          16432 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$691)
      006480 00 00 AC F0          16433 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$692)
      006484 00 02                16434 	.dw	2
      006486 78                   16435 	.db	120
      006487 06                   16436 	.sleb128	6
      006488 00 00 AC EC          16437 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$690)
      00648C 00 00 AC EE          16438 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$691)
      006490 00 02                16439 	.dw	2
      006492 78                   16440 	.db	120
      006493 05                   16441 	.sleb128	5
      006494 00 00 AC EA          16442 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$689)
      006498 00 00 AC EC          16443 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$690)
      00649C 00 02                16444 	.dw	2
      00649E 78                   16445 	.db	120
      00649F 03                   16446 	.sleb128	3
      0064A0 00 00 AC E8          16447 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$688)
      0064A4 00 00 AC EA          16448 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$689)
      0064A8 00 02                16449 	.dw	2
      0064AA 78                   16450 	.db	120
      0064AB 02                   16451 	.sleb128	2
      0064AC 00 00 AC E6          16452 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$687)
      0064B0 00 00 AC E8          16453 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$688)
      0064B4 00 02                16454 	.dw	2
      0064B6 78                   16455 	.db	120
      0064B7 01                   16456 	.sleb128	1
      0064B8 00 00 AC DD          16457 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$686)
      0064BC 00 00 AC E6          16458 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$687)
      0064C0 00 02                16459 	.dw	2
      0064C2 78                   16460 	.db	120
      0064C3 01                   16461 	.sleb128	1
      0064C4 00 00 AC D4          16462 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$685)
      0064C8 00 00 AC DD          16463 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$686)
      0064CC 00 02                16464 	.dw	2
      0064CE 78                   16465 	.db	120
      0064CF 01                   16466 	.sleb128	1
      0064D0 00 00 AC C4          16467 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$683)
      0064D4 00 00 AC D4          16468 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$685)
      0064D8 00 02                16469 	.dw	2
      0064DA 78                   16470 	.db	120
      0064DB 01                   16471 	.sleb128	1
      0064DC 00 00 00 00          16472 	.dw	0,0
      0064E0 00 00 00 00          16473 	.dw	0,0
      0064E4 00 00 AC BB          16474 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$677)
      0064E8 00 00 AC C4          16475 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$681)
      0064EC 00 02                16476 	.dw	2
      0064EE 78                   16477 	.db	120
      0064EF 01                   16478 	.sleb128	1
      0064F0 00 00 00 00          16479 	.dw	0,0
      0064F4 00 00 00 00          16480 	.dw	0,0
      0064F8 00 00 AC BA          16481 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$673)
      0064FC 00 00 AC BB          16482 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$675)
      006500 00 02                16483 	.dw	2
      006502 78                   16484 	.db	120
      006503 01                   16485 	.sleb128	1
      006504 00 00 AC B4          16486 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$670)
      006508 00 00 AC BA          16487 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$673)
      00650C 00 02                16488 	.dw	2
      00650E 78                   16489 	.db	120
      00650F 02                   16490 	.sleb128	2
      006510 00 00 AC AE          16491 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$669)
      006514 00 00 AC B4          16492 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$670)
      006518 00 02                16493 	.dw	2
      00651A 78                   16494 	.db	120
      00651B 03                   16495 	.sleb128	3
      00651C 00 00 AC 9B          16496 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$661)
      006520 00 00 AC AE          16497 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$669)
      006524 00 02                16498 	.dw	2
      006526 78                   16499 	.db	120
      006527 02                   16500 	.sleb128	2
      006528 00 00 AC 96          16501 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$660)
      00652C 00 00 AC 9B          16502 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$661)
      006530 00 02                16503 	.dw	2
      006532 78                   16504 	.db	120
      006533 08                   16505 	.sleb128	8
      006534 00 00 AC 94          16506 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$659)
      006538 00 00 AC 96          16507 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$660)
      00653C 00 02                16508 	.dw	2
      00653E 78                   16509 	.db	120
      00653F 07                   16510 	.sleb128	7
      006540 00 00 AC 92          16511 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$658)
      006544 00 00 AC 94          16512 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$659)
      006548 00 02                16513 	.dw	2
      00654A 78                   16514 	.db	120
      00654B 06                   16515 	.sleb128	6
      00654C 00 00 AC 90          16516 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$657)
      006550 00 00 AC 92          16517 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$658)
      006554 00 02                16518 	.dw	2
      006556 78                   16519 	.db	120
      006557 04                   16520 	.sleb128	4
      006558 00 00 AC 8E          16521 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$656)
      00655C 00 00 AC 90          16522 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$657)
      006560 00 02                16523 	.dw	2
      006562 78                   16524 	.db	120
      006563 03                   16525 	.sleb128	3
      006564 00 00 AC 8C          16526 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$655)
      006568 00 00 AC 8E          16527 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$656)
      00656C 00 02                16528 	.dw	2
      00656E 78                   16529 	.db	120
      00656F 02                   16530 	.sleb128	2
      006570 00 00 AC 7D          16531 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$653)
      006574 00 00 AC 8C          16532 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$655)
      006578 00 02                16533 	.dw	2
      00657A 78                   16534 	.db	120
      00657B 02                   16535 	.sleb128	2
      00657C 00 00 AC 78          16536 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$652)
      006580 00 00 AC 7D          16537 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$653)
      006584 00 02                16538 	.dw	2
      006586 78                   16539 	.db	120
      006587 08                   16540 	.sleb128	8
      006588 00 00 AC 76          16541 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$651)
      00658C 00 00 AC 78          16542 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$652)
      006590 00 02                16543 	.dw	2
      006592 78                   16544 	.db	120
      006593 07                   16545 	.sleb128	7
      006594 00 00 AC 74          16546 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$650)
      006598 00 00 AC 76          16547 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$651)
      00659C 00 02                16548 	.dw	2
      00659E 78                   16549 	.db	120
      00659F 06                   16550 	.sleb128	6
      0065A0 00 00 AC 72          16551 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$649)
      0065A4 00 00 AC 74          16552 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$650)
      0065A8 00 02                16553 	.dw	2
      0065AA 78                   16554 	.db	120
      0065AB 04                   16555 	.sleb128	4
      0065AC 00 00 AC 70          16556 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$648)
      0065B0 00 00 AC 72          16557 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$649)
      0065B4 00 02                16558 	.dw	2
      0065B6 78                   16559 	.db	120
      0065B7 03                   16560 	.sleb128	3
      0065B8 00 00 AC 67          16561 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$646)
      0065BC 00 00 AC 70          16562 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$648)
      0065C0 00 02                16563 	.dw	2
      0065C2 78                   16564 	.db	120
      0065C3 02                   16565 	.sleb128	2
      0065C4 00 00 AC 66          16566 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$645)
      0065C8 00 00 AC 67          16567 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$646)
      0065CC 00 02                16568 	.dw	2
      0065CE 78                   16569 	.db	120
      0065CF 01                   16570 	.sleb128	1
      0065D0 00 00 00 00          16571 	.dw	0,0
      0065D4 00 00 00 00          16572 	.dw	0,0
      0065D8 00 00 AC 4E          16573 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$632)
      0065DC 00 00 AC 66          16574 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$643)
      0065E0 00 02                16575 	.dw	2
      0065E2 78                   16576 	.db	120
      0065E3 01                   16577 	.sleb128	1
      0065E4 00 00 AC 49          16578 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$631)
      0065E8 00 00 AC 4E          16579 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$632)
      0065EC 00 02                16580 	.dw	2
      0065EE 78                   16581 	.db	120
      0065EF 07                   16582 	.sleb128	7
      0065F0 00 00 AC 47          16583 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$630)
      0065F4 00 00 AC 49          16584 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$631)
      0065F8 00 02                16585 	.dw	2
      0065FA 78                   16586 	.db	120
      0065FB 06                   16587 	.sleb128	6
      0065FC 00 00 AC 45          16588 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$629)
      006600 00 00 AC 47          16589 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$630)
      006604 00 02                16590 	.dw	2
      006606 78                   16591 	.db	120
      006607 05                   16592 	.sleb128	5
      006608 00 00 AC 43          16593 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$628)
      00660C 00 00 AC 45          16594 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$629)
      006610 00 02                16595 	.dw	2
      006612 78                   16596 	.db	120
      006613 03                   16597 	.sleb128	3
      006614 00 00 AC 41          16598 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$627)
      006618 00 00 AC 43          16599 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$628)
      00661C 00 02                16600 	.dw	2
      00661E 78                   16601 	.db	120
      00661F 02                   16602 	.sleb128	2
      006620 00 00 AC 3F          16603 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$626)
      006624 00 00 AC 41          16604 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$627)
      006628 00 02                16605 	.dw	2
      00662A 78                   16606 	.db	120
      00662B 01                   16607 	.sleb128	1
      00662C 00 00 AC 30          16608 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$624)
      006630 00 00 AC 3F          16609 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$626)
      006634 00 02                16610 	.dw	2
      006636 78                   16611 	.db	120
      006637 01                   16612 	.sleb128	1
      006638 00 00 00 00          16613 	.dw	0,0
      00663C 00 00 00 00          16614 	.dw	0,0
      006640 00 00 AC 18          16615 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$611)
      006644 00 00 AC 30          16616 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$622)
      006648 00 02                16617 	.dw	2
      00664A 78                   16618 	.db	120
      00664B 01                   16619 	.sleb128	1
      00664C 00 00 AC 13          16620 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$610)
      006650 00 00 AC 18          16621 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$611)
      006654 00 02                16622 	.dw	2
      006656 78                   16623 	.db	120
      006657 07                   16624 	.sleb128	7
      006658 00 00 AC 11          16625 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$609)
      00665C 00 00 AC 13          16626 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$610)
      006660 00 02                16627 	.dw	2
      006662 78                   16628 	.db	120
      006663 06                   16629 	.sleb128	6
      006664 00 00 AC 0F          16630 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$608)
      006668 00 00 AC 11          16631 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$609)
      00666C 00 02                16632 	.dw	2
      00666E 78                   16633 	.db	120
      00666F 05                   16634 	.sleb128	5
      006670 00 00 AC 0D          16635 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$607)
      006674 00 00 AC 0F          16636 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$608)
      006678 00 02                16637 	.dw	2
      00667A 78                   16638 	.db	120
      00667B 03                   16639 	.sleb128	3
      00667C 00 00 AC 0B          16640 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$606)
      006680 00 00 AC 0D          16641 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$607)
      006684 00 02                16642 	.dw	2
      006686 78                   16643 	.db	120
      006687 02                   16644 	.sleb128	2
      006688 00 00 AC 09          16645 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$605)
      00668C 00 00 AC 0B          16646 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$606)
      006690 00 02                16647 	.dw	2
      006692 78                   16648 	.db	120
      006693 01                   16649 	.sleb128	1
      006694 00 00 AB FA          16650 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$603)
      006698 00 00 AC 09          16651 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$605)
      00669C 00 02                16652 	.dw	2
      00669E 78                   16653 	.db	120
      00669F 01                   16654 	.sleb128	1
      0066A0 00 00 00 00          16655 	.dw	0,0
      0066A4 00 00 00 00          16656 	.dw	0,0
      0066A8 00 00 AB F9          16657 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$599)
      0066AC 00 00 AB FA          16658 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$601)
      0066B0 00 02                16659 	.dw	2
      0066B2 78                   16660 	.db	120
      0066B3 01                   16661 	.sleb128	1
      0066B4 00 00 AB F8          16662 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$596)
      0066B8 00 00 AB F9          16663 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$599)
      0066BC 00 02                16664 	.dw	2
      0066BE 78                   16665 	.db	120
      0066BF 03                   16666 	.sleb128	3
      0066C0 00 00 AB F4          16667 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$595)
      0066C4 00 00 AB F8          16668 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$596)
      0066C8 00 02                16669 	.dw	2
      0066CA 78                   16670 	.db	120
      0066CB 04                   16671 	.sleb128	4
      0066CC 00 00 AB F1          16672 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$593)
      0066D0 00 00 AB F4          16673 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$595)
      0066D4 00 02                16674 	.dw	2
      0066D6 78                   16675 	.db	120
      0066D7 03                   16676 	.sleb128	3
      0066D8 00 00 AB EC          16677 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$592)
      0066DC 00 00 AB F1          16678 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$593)
      0066E0 00 02                16679 	.dw	2
      0066E2 78                   16680 	.db	120
      0066E3 06                   16681 	.sleb128	6
      0066E4 00 00 AB E9          16682 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$591)
      0066E8 00 00 AB EC          16683 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$592)
      0066EC 00 02                16684 	.dw	2
      0066EE 78                   16685 	.db	120
      0066EF 05                   16686 	.sleb128	5
      0066F0 00 00 AB E6          16687 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$590)
      0066F4 00 00 AB E9          16688 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$591)
      0066F8 00 02                16689 	.dw	2
      0066FA 78                   16690 	.db	120
      0066FB 04                   16691 	.sleb128	4
      0066FC 00 00 AB E3          16692 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$588)
      006700 00 00 AB E6          16693 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$590)
      006704 00 02                16694 	.dw	2
      006706 78                   16695 	.db	120
      006707 03                   16696 	.sleb128	3
      006708 00 00 AB DF          16697 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$587)
      00670C 00 00 AB E3          16698 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$588)
      006710 00 02                16699 	.dw	2
      006712 78                   16700 	.db	120
      006713 04                   16701 	.sleb128	4
      006714 00 00 AB DC          16702 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$585)
      006718 00 00 AB DF          16703 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$587)
      00671C 00 02                16704 	.dw	2
      00671E 78                   16705 	.db	120
      00671F 03                   16706 	.sleb128	3
      006720 00 00 AB D7          16707 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$584)
      006724 00 00 AB DC          16708 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$585)
      006728 00 02                16709 	.dw	2
      00672A 78                   16710 	.db	120
      00672B 06                   16711 	.sleb128	6
      00672C 00 00 AB D4          16712 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$583)
      006730 00 00 AB D7          16713 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$584)
      006734 00 02                16714 	.dw	2
      006736 78                   16715 	.db	120
      006737 05                   16716 	.sleb128	5
      006738 00 00 AB D1          16717 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$582)
      00673C 00 00 AB D4          16718 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$583)
      006740 00 02                16719 	.dw	2
      006742 78                   16720 	.db	120
      006743 04                   16721 	.sleb128	4
      006744 00 00 AB CB          16722 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$578)
      006748 00 00 AB D1          16723 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$582)
      00674C 00 02                16724 	.dw	2
      00674E 78                   16725 	.db	120
      00674F 03                   16726 	.sleb128	3
      006750 00 00 AB C7          16727 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$577)
      006754 00 00 AB CB          16728 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$578)
      006758 00 02                16729 	.dw	2
      00675A 78                   16730 	.db	120
      00675B 04                   16731 	.sleb128	4
      00675C 00 00 AB C4          16732 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$575)
      006760 00 00 AB C7          16733 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$577)
      006764 00 02                16734 	.dw	2
      006766 78                   16735 	.db	120
      006767 03                   16736 	.sleb128	3
      006768 00 00 AB BF          16737 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$574)
      00676C 00 00 AB C4          16738 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$575)
      006770 00 02                16739 	.dw	2
      006772 78                   16740 	.db	120
      006773 06                   16741 	.sleb128	6
      006774 00 00 AB BC          16742 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$573)
      006778 00 00 AB BF          16743 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$574)
      00677C 00 02                16744 	.dw	2
      00677E 78                   16745 	.db	120
      00677F 05                   16746 	.sleb128	5
      006780 00 00 AB B9          16747 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$572)
      006784 00 00 AB BC          16748 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$573)
      006788 00 02                16749 	.dw	2
      00678A 78                   16750 	.db	120
      00678B 04                   16751 	.sleb128	4
      00678C 00 00 AB B6          16752 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$570)
      006790 00 00 AB B9          16753 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$572)
      006794 00 02                16754 	.dw	2
      006796 78                   16755 	.db	120
      006797 03                   16756 	.sleb128	3
      006798 00 00 AB B2          16757 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$569)
      00679C 00 00 AB B6          16758 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$570)
      0067A0 00 02                16759 	.dw	2
      0067A2 78                   16760 	.db	120
      0067A3 04                   16761 	.sleb128	4
      0067A4 00 00 AB AF          16762 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$567)
      0067A8 00 00 AB B2          16763 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$569)
      0067AC 00 02                16764 	.dw	2
      0067AE 78                   16765 	.db	120
      0067AF 03                   16766 	.sleb128	3
      0067B0 00 00 AB AA          16767 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$566)
      0067B4 00 00 AB AF          16768 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$567)
      0067B8 00 02                16769 	.dw	2
      0067BA 78                   16770 	.db	120
      0067BB 06                   16771 	.sleb128	6
      0067BC 00 00 AB A7          16772 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$565)
      0067C0 00 00 AB AA          16773 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$566)
      0067C4 00 02                16774 	.dw	2
      0067C6 78                   16775 	.db	120
      0067C7 05                   16776 	.sleb128	5
      0067C8 00 00 AB A4          16777 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$564)
      0067CC 00 00 AB A7          16778 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$565)
      0067D0 00 02                16779 	.dw	2
      0067D2 78                   16780 	.db	120
      0067D3 04                   16781 	.sleb128	4
      0067D4 00 00 AB 77          16782 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$546)
      0067D8 00 00 AB A4          16783 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$564)
      0067DC 00 02                16784 	.dw	2
      0067DE 78                   16785 	.db	120
      0067DF 03                   16786 	.sleb128	3
      0067E0 00 00 AB 72          16787 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$545)
      0067E4 00 00 AB 77          16788 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$546)
      0067E8 00 02                16789 	.dw	2
      0067EA 78                   16790 	.db	120
      0067EB 09                   16791 	.sleb128	9
      0067EC 00 00 AB 70          16792 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$544)
      0067F0 00 00 AB 72          16793 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$545)
      0067F4 00 02                16794 	.dw	2
      0067F6 78                   16795 	.db	120
      0067F7 08                   16796 	.sleb128	8
      0067F8 00 00 AB 6E          16797 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$543)
      0067FC 00 00 AB 70          16798 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$544)
      006800 00 02                16799 	.dw	2
      006802 78                   16800 	.db	120
      006803 07                   16801 	.sleb128	7
      006804 00 00 AB 6C          16802 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$542)
      006808 00 00 AB 6E          16803 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$543)
      00680C 00 02                16804 	.dw	2
      00680E 78                   16805 	.db	120
      00680F 05                   16806 	.sleb128	5
      006810 00 00 AB 6A          16807 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$541)
      006814 00 00 AB 6C          16808 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$542)
      006818 00 02                16809 	.dw	2
      00681A 78                   16810 	.db	120
      00681B 04                   16811 	.sleb128	4
      00681C 00 00 AB 68          16812 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$540)
      006820 00 00 AB 6A          16813 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$541)
      006824 00 02                16814 	.dw	2
      006826 78                   16815 	.db	120
      006827 03                   16816 	.sleb128	3
      006828 00 00 AB 5F          16817 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$539)
      00682C 00 00 AB 68          16818 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$540)
      006830 00 02                16819 	.dw	2
      006832 78                   16820 	.db	120
      006833 03                   16821 	.sleb128	3
      006834 00 00 AB 56          16822 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$538)
      006838 00 00 AB 5F          16823 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$539)
      00683C 00 02                16824 	.dw	2
      00683E 78                   16825 	.db	120
      00683F 03                   16826 	.sleb128	3
      006840 00 00 AB 46          16827 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$536)
      006844 00 00 AB 56          16828 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$538)
      006848 00 02                16829 	.dw	2
      00684A 78                   16830 	.db	120
      00684B 03                   16831 	.sleb128	3
      00684C 00 00 AB 41          16832 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$535)
      006850 00 00 AB 46          16833 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$536)
      006854 00 02                16834 	.dw	2
      006856 78                   16835 	.db	120
      006857 09                   16836 	.sleb128	9
      006858 00 00 AB 3F          16837 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$534)
      00685C 00 00 AB 41          16838 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$535)
      006860 00 02                16839 	.dw	2
      006862 78                   16840 	.db	120
      006863 08                   16841 	.sleb128	8
      006864 00 00 AB 3D          16842 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$533)
      006868 00 00 AB 3F          16843 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$534)
      00686C 00 02                16844 	.dw	2
      00686E 78                   16845 	.db	120
      00686F 07                   16846 	.sleb128	7
      006870 00 00 AB 3B          16847 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$532)
      006874 00 00 AB 3D          16848 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$533)
      006878 00 02                16849 	.dw	2
      00687A 78                   16850 	.db	120
      00687B 05                   16851 	.sleb128	5
      00687C 00 00 AB 39          16852 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$531)
      006880 00 00 AB 3B          16853 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$532)
      006884 00 02                16854 	.dw	2
      006886 78                   16855 	.db	120
      006887 04                   16856 	.sleb128	4
      006888 00 00 AB 37          16857 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$530)
      00688C 00 00 AB 39          16858 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$531)
      006890 00 02                16859 	.dw	2
      006892 78                   16860 	.db	120
      006893 03                   16861 	.sleb128	3
      006894 00 00 AB 2E          16862 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$529)
      006898 00 00 AB 37          16863 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$530)
      00689C 00 02                16864 	.dw	2
      00689E 78                   16865 	.db	120
      00689F 03                   16866 	.sleb128	3
      0068A0 00 00 AB 1E          16867 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$528)
      0068A4 00 00 AB 2E          16868 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$529)
      0068A8 00 02                16869 	.dw	2
      0068AA 78                   16870 	.db	120
      0068AB 03                   16871 	.sleb128	3
      0068AC 00 00 AB 10          16872 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$526)
      0068B0 00 00 AB 1E          16873 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$528)
      0068B4 00 02                16874 	.dw	2
      0068B6 78                   16875 	.db	120
      0068B7 03                   16876 	.sleb128	3
      0068B8 00 00 AB 0B          16877 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$525)
      0068BC 00 00 AB 10          16878 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$526)
      0068C0 00 02                16879 	.dw	2
      0068C2 78                   16880 	.db	120
      0068C3 09                   16881 	.sleb128	9
      0068C4 00 00 AB 09          16882 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$524)
      0068C8 00 00 AB 0B          16883 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$525)
      0068CC 00 02                16884 	.dw	2
      0068CE 78                   16885 	.db	120
      0068CF 08                   16886 	.sleb128	8
      0068D0 00 00 AB 07          16887 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$523)
      0068D4 00 00 AB 09          16888 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$524)
      0068D8 00 02                16889 	.dw	2
      0068DA 78                   16890 	.db	120
      0068DB 07                   16891 	.sleb128	7
      0068DC 00 00 AB 05          16892 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$522)
      0068E0 00 00 AB 07          16893 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$523)
      0068E4 00 02                16894 	.dw	2
      0068E6 78                   16895 	.db	120
      0068E7 05                   16896 	.sleb128	5
      0068E8 00 00 AB 03          16897 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$521)
      0068EC 00 00 AB 05          16898 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$522)
      0068F0 00 02                16899 	.dw	2
      0068F2 78                   16900 	.db	120
      0068F3 04                   16901 	.sleb128	4
      0068F4 00 00 AA F3          16902 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$520)
      0068F8 00 00 AB 03          16903 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$521)
      0068FC 00 02                16904 	.dw	2
      0068FE 78                   16905 	.db	120
      0068FF 03                   16906 	.sleb128	3
      006900 00 00 AA E5          16907 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$518)
      006904 00 00 AA F3          16908 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$520)
      006908 00 02                16909 	.dw	2
      00690A 78                   16910 	.db	120
      00690B 03                   16911 	.sleb128	3
      00690C 00 00 AA E0          16912 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$517)
      006910 00 00 AA E5          16913 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$518)
      006914 00 02                16914 	.dw	2
      006916 78                   16915 	.db	120
      006917 09                   16916 	.sleb128	9
      006918 00 00 AA DE          16917 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$516)
      00691C 00 00 AA E0          16918 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$517)
      006920 00 02                16919 	.dw	2
      006922 78                   16920 	.db	120
      006923 08                   16921 	.sleb128	8
      006924 00 00 AA DC          16922 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$515)
      006928 00 00 AA DE          16923 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$516)
      00692C 00 02                16924 	.dw	2
      00692E 78                   16925 	.db	120
      00692F 07                   16926 	.sleb128	7
      006930 00 00 AA DA          16927 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$514)
      006934 00 00 AA DC          16928 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$515)
      006938 00 02                16929 	.dw	2
      00693A 78                   16930 	.db	120
      00693B 05                   16931 	.sleb128	5
      00693C 00 00 AA D8          16932 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$513)
      006940 00 00 AA DA          16933 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$514)
      006944 00 02                16934 	.dw	2
      006946 78                   16935 	.db	120
      006947 04                   16936 	.sleb128	4
      006948 00 00 AA D6          16937 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$512)
      00694C 00 00 AA D8          16938 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$513)
      006950 00 02                16939 	.dw	2
      006952 78                   16940 	.db	120
      006953 03                   16941 	.sleb128	3
      006954 00 00 AA C7          16942 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$510)
      006958 00 00 AA D6          16943 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$512)
      00695C 00 02                16944 	.dw	2
      00695E 78                   16945 	.db	120
      00695F 03                   16946 	.sleb128	3
      006960 00 00 AA C6          16947 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$509)
      006964 00 00 AA C7          16948 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$510)
      006968 00 02                16949 	.dw	2
      00696A 78                   16950 	.db	120
      00696B 01                   16951 	.sleb128	1
      00696C 00 00 00 00          16952 	.dw	0,0
      006970 00 00 00 00          16953 	.dw	0,0
      006974 00 00 AA C5          16954 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$505)
      006978 00 00 AA C6          16955 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$507)
      00697C 00 02                16956 	.dw	2
      00697E 78                   16957 	.db	120
      00697F 01                   16958 	.sleb128	1
      006980 00 00 AA C4          16959 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$502)
      006984 00 00 AA C5          16960 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$505)
      006988 00 02                16961 	.dw	2
      00698A 78                   16962 	.db	120
      00698B 03                   16963 	.sleb128	3
      00698C 00 00 AA C0          16964 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$501)
      006990 00 00 AA C4          16965 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$502)
      006994 00 02                16966 	.dw	2
      006996 78                   16967 	.db	120
      006997 04                   16968 	.sleb128	4
      006998 00 00 AA BD          16969 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$499)
      00699C 00 00 AA C0          16970 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$501)
      0069A0 00 02                16971 	.dw	2
      0069A2 78                   16972 	.db	120
      0069A3 03                   16973 	.sleb128	3
      0069A4 00 00 AA B8          16974 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$498)
      0069A8 00 00 AA BD          16975 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$499)
      0069AC 00 02                16976 	.dw	2
      0069AE 78                   16977 	.db	120
      0069AF 06                   16978 	.sleb128	6
      0069B0 00 00 AA B5          16979 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$497)
      0069B4 00 00 AA B8          16980 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$498)
      0069B8 00 02                16981 	.dw	2
      0069BA 78                   16982 	.db	120
      0069BB 05                   16983 	.sleb128	5
      0069BC 00 00 AA B2          16984 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$496)
      0069C0 00 00 AA B5          16985 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$497)
      0069C4 00 02                16986 	.dw	2
      0069C6 78                   16987 	.db	120
      0069C7 04                   16988 	.sleb128	4
      0069C8 00 00 AA AC          16989 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$492)
      0069CC 00 00 AA B2          16990 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$496)
      0069D0 00 02                16991 	.dw	2
      0069D2 78                   16992 	.db	120
      0069D3 03                   16993 	.sleb128	3
      0069D4 00 00 AA A8          16994 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$491)
      0069D8 00 00 AA AC          16995 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$492)
      0069DC 00 02                16996 	.dw	2
      0069DE 78                   16997 	.db	120
      0069DF 04                   16998 	.sleb128	4
      0069E0 00 00 AA A5          16999 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$489)
      0069E4 00 00 AA A8          17000 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$491)
      0069E8 00 02                17001 	.dw	2
      0069EA 78                   17002 	.db	120
      0069EB 03                   17003 	.sleb128	3
      0069EC 00 00 AA A0          17004 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$488)
      0069F0 00 00 AA A5          17005 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$489)
      0069F4 00 02                17006 	.dw	2
      0069F6 78                   17007 	.db	120
      0069F7 06                   17008 	.sleb128	6
      0069F8 00 00 AA 9D          17009 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$487)
      0069FC 00 00 AA A0          17010 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$488)
      006A00 00 02                17011 	.dw	2
      006A02 78                   17012 	.db	120
      006A03 05                   17013 	.sleb128	5
      006A04 00 00 AA 9A          17014 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$486)
      006A08 00 00 AA 9D          17015 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$487)
      006A0C 00 02                17016 	.dw	2
      006A0E 78                   17017 	.db	120
      006A0F 04                   17018 	.sleb128	4
      006A10 00 00 AA 8C          17019 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$481)
      006A14 00 00 AA 9A          17020 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$486)
      006A18 00 02                17021 	.dw	2
      006A1A 78                   17022 	.db	120
      006A1B 03                   17023 	.sleb128	3
      006A1C 00 00 AA 88          17024 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$480)
      006A20 00 00 AA 8C          17025 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$481)
      006A24 00 02                17026 	.dw	2
      006A26 78                   17027 	.db	120
      006A27 04                   17028 	.sleb128	4
      006A28 00 00 AA 85          17029 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$478)
      006A2C 00 00 AA 88          17030 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$480)
      006A30 00 02                17031 	.dw	2
      006A32 78                   17032 	.db	120
      006A33 03                   17033 	.sleb128	3
      006A34 00 00 AA 80          17034 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$477)
      006A38 00 00 AA 85          17035 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$478)
      006A3C 00 02                17036 	.dw	2
      006A3E 78                   17037 	.db	120
      006A3F 06                   17038 	.sleb128	6
      006A40 00 00 AA 7D          17039 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$476)
      006A44 00 00 AA 80          17040 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$477)
      006A48 00 02                17041 	.dw	2
      006A4A 78                   17042 	.db	120
      006A4B 05                   17043 	.sleb128	5
      006A4C 00 00 AA 7A          17044 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$475)
      006A50 00 00 AA 7D          17045 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$476)
      006A54 00 02                17046 	.dw	2
      006A56 78                   17047 	.db	120
      006A57 04                   17048 	.sleb128	4
      006A58 00 00 AA 6C          17049 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$470)
      006A5C 00 00 AA 7A          17050 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$475)
      006A60 00 02                17051 	.dw	2
      006A62 78                   17052 	.db	120
      006A63 03                   17053 	.sleb128	3
      006A64 00 00 AA 68          17054 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$469)
      006A68 00 00 AA 6C          17055 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$470)
      006A6C 00 02                17056 	.dw	2
      006A6E 78                   17057 	.db	120
      006A6F 04                   17058 	.sleb128	4
      006A70 00 00 AA 65          17059 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$467)
      006A74 00 00 AA 68          17060 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$469)
      006A78 00 02                17061 	.dw	2
      006A7A 78                   17062 	.db	120
      006A7B 03                   17063 	.sleb128	3
      006A7C 00 00 AA 60          17064 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$466)
      006A80 00 00 AA 65          17065 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$467)
      006A84 00 02                17066 	.dw	2
      006A86 78                   17067 	.db	120
      006A87 06                   17068 	.sleb128	6
      006A88 00 00 AA 5D          17069 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$465)
      006A8C 00 00 AA 60          17070 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$466)
      006A90 00 02                17071 	.dw	2
      006A92 78                   17072 	.db	120
      006A93 05                   17073 	.sleb128	5
      006A94 00 00 AA 5A          17074 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$464)
      006A98 00 00 AA 5D          17075 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$465)
      006A9C 00 02                17076 	.dw	2
      006A9E 78                   17077 	.db	120
      006A9F 04                   17078 	.sleb128	4
      006AA0 00 00 AA 50          17079 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$460)
      006AA4 00 00 AA 5A          17080 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$464)
      006AA8 00 02                17081 	.dw	2
      006AAA 78                   17082 	.db	120
      006AAB 03                   17083 	.sleb128	3
      006AAC 00 00 AA 4B          17084 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$459)
      006AB0 00 00 AA 50          17085 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$460)
      006AB4 00 02                17086 	.dw	2
      006AB6 78                   17087 	.db	120
      006AB7 09                   17088 	.sleb128	9
      006AB8 00 00 AA 49          17089 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$458)
      006ABC 00 00 AA 4B          17090 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$459)
      006AC0 00 02                17091 	.dw	2
      006AC2 78                   17092 	.db	120
      006AC3 08                   17093 	.sleb128	8
      006AC4 00 00 AA 47          17094 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$457)
      006AC8 00 00 AA 49          17095 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$458)
      006ACC 00 02                17096 	.dw	2
      006ACE 78                   17097 	.db	120
      006ACF 07                   17098 	.sleb128	7
      006AD0 00 00 AA 45          17099 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$456)
      006AD4 00 00 AA 47          17100 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$457)
      006AD8 00 02                17101 	.dw	2
      006ADA 78                   17102 	.db	120
      006ADB 05                   17103 	.sleb128	5
      006ADC 00 00 AA 43          17104 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$455)
      006AE0 00 00 AA 45          17105 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$456)
      006AE4 00 02                17106 	.dw	2
      006AE6 78                   17107 	.db	120
      006AE7 04                   17108 	.sleb128	4
      006AE8 00 00 AA 38          17109 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$453)
      006AEC 00 00 AA 43          17110 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$455)
      006AF0 00 02                17111 	.dw	2
      006AF2 78                   17112 	.db	120
      006AF3 03                   17113 	.sleb128	3
      006AF4 00 00 AA 33          17114 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$452)
      006AF8 00 00 AA 38          17115 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$453)
      006AFC 00 02                17116 	.dw	2
      006AFE 78                   17117 	.db	120
      006AFF 09                   17118 	.sleb128	9
      006B00 00 00 AA 31          17119 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$451)
      006B04 00 00 AA 33          17120 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$452)
      006B08 00 02                17121 	.dw	2
      006B0A 78                   17122 	.db	120
      006B0B 08                   17123 	.sleb128	8
      006B0C 00 00 AA 2F          17124 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$450)
      006B10 00 00 AA 31          17125 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$451)
      006B14 00 02                17126 	.dw	2
      006B16 78                   17127 	.db	120
      006B17 07                   17128 	.sleb128	7
      006B18 00 00 AA 2D          17129 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$449)
      006B1C 00 00 AA 2F          17130 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$450)
      006B20 00 02                17131 	.dw	2
      006B22 78                   17132 	.db	120
      006B23 05                   17133 	.sleb128	5
      006B24 00 00 AA 2B          17134 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$448)
      006B28 00 00 AA 2D          17135 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$449)
      006B2C 00 02                17136 	.dw	2
      006B2E 78                   17137 	.db	120
      006B2F 04                   17138 	.sleb128	4
      006B30 00 00 AA 29          17139 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$447)
      006B34 00 00 AA 2B          17140 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$448)
      006B38 00 02                17141 	.dw	2
      006B3A 78                   17142 	.db	120
      006B3B 03                   17143 	.sleb128	3
      006B3C 00 00 AA 20          17144 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$446)
      006B40 00 00 AA 29          17145 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$447)
      006B44 00 02                17146 	.dw	2
      006B46 78                   17147 	.db	120
      006B47 03                   17148 	.sleb128	3
      006B48 00 00 AA 17          17149 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$445)
      006B4C 00 00 AA 20          17150 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$446)
      006B50 00 02                17151 	.dw	2
      006B52 78                   17152 	.db	120
      006B53 03                   17153 	.sleb128	3
      006B54 00 00 AA 07          17154 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$443)
      006B58 00 00 AA 17          17155 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$445)
      006B5C 00 02                17156 	.dw	2
      006B5E 78                   17157 	.db	120
      006B5F 03                   17158 	.sleb128	3
      006B60 00 00 AA 02          17159 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$442)
      006B64 00 00 AA 07          17160 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$443)
      006B68 00 02                17161 	.dw	2
      006B6A 78                   17162 	.db	120
      006B6B 09                   17163 	.sleb128	9
      006B6C 00 00 AA 00          17164 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$441)
      006B70 00 00 AA 02          17165 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$442)
      006B74 00 02                17166 	.dw	2
      006B76 78                   17167 	.db	120
      006B77 08                   17168 	.sleb128	8
      006B78 00 00 A9 FE          17169 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$440)
      006B7C 00 00 AA 00          17170 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$441)
      006B80 00 02                17171 	.dw	2
      006B82 78                   17172 	.db	120
      006B83 07                   17173 	.sleb128	7
      006B84 00 00 A9 FC          17174 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$439)
      006B88 00 00 A9 FE          17175 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$440)
      006B8C 00 02                17176 	.dw	2
      006B8E 78                   17177 	.db	120
      006B8F 05                   17178 	.sleb128	5
      006B90 00 00 A9 FA          17179 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$438)
      006B94 00 00 A9 FC          17180 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$439)
      006B98 00 02                17181 	.dw	2
      006B9A 78                   17182 	.db	120
      006B9B 04                   17183 	.sleb128	4
      006B9C 00 00 A9 F8          17184 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$437)
      006BA0 00 00 A9 FA          17185 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$438)
      006BA4 00 02                17186 	.dw	2
      006BA6 78                   17187 	.db	120
      006BA7 03                   17188 	.sleb128	3
      006BA8 00 00 A9 EF          17189 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$436)
      006BAC 00 00 A9 F8          17190 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$437)
      006BB0 00 02                17191 	.dw	2
      006BB2 78                   17192 	.db	120
      006BB3 03                   17193 	.sleb128	3
      006BB4 00 00 A9 E6          17194 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$435)
      006BB8 00 00 A9 EF          17195 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$436)
      006BBC 00 02                17196 	.dw	2
      006BBE 78                   17197 	.db	120
      006BBF 03                   17198 	.sleb128	3
      006BC0 00 00 A9 DE          17199 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$433)
      006BC4 00 00 A9 E6          17200 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$435)
      006BC8 00 02                17201 	.dw	2
      006BCA 78                   17202 	.db	120
      006BCB 03                   17203 	.sleb128	3
      006BCC 00 00 A9 D9          17204 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$432)
      006BD0 00 00 A9 DE          17205 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$433)
      006BD4 00 02                17206 	.dw	2
      006BD6 78                   17207 	.db	120
      006BD7 09                   17208 	.sleb128	9
      006BD8 00 00 A9 D7          17209 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$431)
      006BDC 00 00 A9 D9          17210 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$432)
      006BE0 00 02                17211 	.dw	2
      006BE2 78                   17212 	.db	120
      006BE3 08                   17213 	.sleb128	8
      006BE4 00 00 A9 D5          17214 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$430)
      006BE8 00 00 A9 D7          17215 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$431)
      006BEC 00 02                17216 	.dw	2
      006BEE 78                   17217 	.db	120
      006BEF 07                   17218 	.sleb128	7
      006BF0 00 00 A9 D3          17219 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$429)
      006BF4 00 00 A9 D5          17220 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$430)
      006BF8 00 02                17221 	.dw	2
      006BFA 78                   17222 	.db	120
      006BFB 05                   17223 	.sleb128	5
      006BFC 00 00 A9 D1          17224 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$428)
      006C00 00 00 A9 D3          17225 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$429)
      006C04 00 02                17226 	.dw	2
      006C06 78                   17227 	.db	120
      006C07 04                   17228 	.sleb128	4
      006C08 00 00 A9 CF          17229 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$427)
      006C0C 00 00 A9 D1          17230 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$428)
      006C10 00 02                17231 	.dw	2
      006C12 78                   17232 	.db	120
      006C13 03                   17233 	.sleb128	3
      006C14 00 00 A9 C0          17234 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$425)
      006C18 00 00 A9 CF          17235 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$427)
      006C1C 00 02                17236 	.dw	2
      006C1E 78                   17237 	.db	120
      006C1F 03                   17238 	.sleb128	3
      006C20 00 00 A9 BB          17239 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$424)
      006C24 00 00 A9 C0          17240 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$425)
      006C28 00 02                17241 	.dw	2
      006C2A 78                   17242 	.db	120
      006C2B 09                   17243 	.sleb128	9
      006C2C 00 00 A9 B9          17244 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$423)
      006C30 00 00 A9 BB          17245 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$424)
      006C34 00 02                17246 	.dw	2
      006C36 78                   17247 	.db	120
      006C37 08                   17248 	.sleb128	8
      006C38 00 00 A9 B7          17249 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$422)
      006C3C 00 00 A9 B9          17250 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$423)
      006C40 00 02                17251 	.dw	2
      006C42 78                   17252 	.db	120
      006C43 07                   17253 	.sleb128	7
      006C44 00 00 A9 B5          17254 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$421)
      006C48 00 00 A9 B7          17255 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$422)
      006C4C 00 02                17256 	.dw	2
      006C4E 78                   17257 	.db	120
      006C4F 05                   17258 	.sleb128	5
      006C50 00 00 A9 B3          17259 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$420)
      006C54 00 00 A9 B5          17260 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$421)
      006C58 00 02                17261 	.dw	2
      006C5A 78                   17262 	.db	120
      006C5B 04                   17263 	.sleb128	4
      006C5C 00 00 A9 B1          17264 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$419)
      006C60 00 00 A9 B3          17265 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$420)
      006C64 00 02                17266 	.dw	2
      006C66 78                   17267 	.db	120
      006C67 03                   17268 	.sleb128	3
      006C68 00 00 A9 93          17269 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$418)
      006C6C 00 00 A9 B1          17270 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$419)
      006C70 00 02                17271 	.dw	2
      006C72 78                   17272 	.db	120
      006C73 03                   17273 	.sleb128	3
      006C74 00 00 A9 84          17274 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$417)
      006C78 00 00 A9 93          17275 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$418)
      006C7C 00 02                17276 	.dw	2
      006C7E 78                   17277 	.db	120
      006C7F 03                   17278 	.sleb128	3
      006C80 00 00 A9 76          17279 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$415)
      006C84 00 00 A9 84          17280 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$417)
      006C88 00 02                17281 	.dw	2
      006C8A 78                   17282 	.db	120
      006C8B 03                   17283 	.sleb128	3
      006C8C 00 00 A9 75          17284 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$414)
      006C90 00 00 A9 76          17285 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$415)
      006C94 00 02                17286 	.dw	2
      006C96 78                   17287 	.db	120
      006C97 01                   17288 	.sleb128	1
      006C98 00 00 00 00          17289 	.dw	0,0
      006C9C 00 00 00 00          17290 	.dw	0,0
      006CA0 00 00 A9 74          17291 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$410)
      006CA4 00 00 A9 75          17292 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$412)
      006CA8 00 02                17293 	.dw	2
      006CAA 78                   17294 	.db	120
      006CAB 01                   17295 	.sleb128	1
      006CAC 00 00 A9 5C          17296 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$404)
      006CB0 00 00 A9 74          17297 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$410)
      006CB4 00 02                17298 	.dw	2
      006CB6 78                   17299 	.db	120
      006CB7 02                   17300 	.sleb128	2
      006CB8 00 00 A9 57          17301 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$403)
      006CBC 00 00 A9 5C          17302 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$404)
      006CC0 00 02                17303 	.dw	2
      006CC2 78                   17304 	.db	120
      006CC3 08                   17305 	.sleb128	8
      006CC4 00 00 A9 55          17306 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$402)
      006CC8 00 00 A9 57          17307 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$403)
      006CCC 00 02                17308 	.dw	2
      006CCE 78                   17309 	.db	120
      006CCF 07                   17310 	.sleb128	7
      006CD0 00 00 A9 53          17311 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$401)
      006CD4 00 00 A9 55          17312 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$402)
      006CD8 00 02                17313 	.dw	2
      006CDA 78                   17314 	.db	120
      006CDB 06                   17315 	.sleb128	6
      006CDC 00 00 A9 51          17316 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$400)
      006CE0 00 00 A9 53          17317 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$401)
      006CE4 00 02                17318 	.dw	2
      006CE6 78                   17319 	.db	120
      006CE7 04                   17320 	.sleb128	4
      006CE8 00 00 A9 4F          17321 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$399)
      006CEC 00 00 A9 51          17322 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$400)
      006CF0 00 02                17323 	.dw	2
      006CF2 78                   17324 	.db	120
      006CF3 03                   17325 	.sleb128	3
      006CF4 00 00 A9 46          17326 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$398)
      006CF8 00 00 A9 4F          17327 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$399)
      006CFC 00 02                17328 	.dw	2
      006CFE 78                   17329 	.db	120
      006CFF 02                   17330 	.sleb128	2
      006D00 00 00 A9 3D          17331 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$396)
      006D04 00 00 A9 46          17332 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$398)
      006D08 00 02                17333 	.dw	2
      006D0A 78                   17334 	.db	120
      006D0B 02                   17335 	.sleb128	2
      006D0C 00 00 A9 38          17336 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$395)
      006D10 00 00 A9 3D          17337 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$396)
      006D14 00 02                17338 	.dw	2
      006D16 78                   17339 	.db	120
      006D17 08                   17340 	.sleb128	8
      006D18 00 00 A9 36          17341 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$394)
      006D1C 00 00 A9 38          17342 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$395)
      006D20 00 02                17343 	.dw	2
      006D22 78                   17344 	.db	120
      006D23 07                   17345 	.sleb128	7
      006D24 00 00 A9 34          17346 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$393)
      006D28 00 00 A9 36          17347 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$394)
      006D2C 00 02                17348 	.dw	2
      006D2E 78                   17349 	.db	120
      006D2F 06                   17350 	.sleb128	6
      006D30 00 00 A9 32          17351 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$392)
      006D34 00 00 A9 34          17352 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$393)
      006D38 00 02                17353 	.dw	2
      006D3A 78                   17354 	.db	120
      006D3B 04                   17355 	.sleb128	4
      006D3C 00 00 A9 30          17356 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$391)
      006D40 00 00 A9 32          17357 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$392)
      006D44 00 02                17358 	.dw	2
      006D46 78                   17359 	.db	120
      006D47 03                   17360 	.sleb128	3
      006D48 00 00 A9 2E          17361 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$390)
      006D4C 00 00 A9 30          17362 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$391)
      006D50 00 02                17363 	.dw	2
      006D52 78                   17364 	.db	120
      006D53 02                   17365 	.sleb128	2
      006D54 00 00 A9 1E          17366 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$388)
      006D58 00 00 A9 2E          17367 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$390)
      006D5C 00 02                17368 	.dw	2
      006D5E 78                   17369 	.db	120
      006D5F 02                   17370 	.sleb128	2
      006D60 00 00 A9 19          17371 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$387)
      006D64 00 00 A9 1E          17372 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$388)
      006D68 00 02                17373 	.dw	2
      006D6A 78                   17374 	.db	120
      006D6B 08                   17375 	.sleb128	8
      006D6C 00 00 A9 17          17376 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$386)
      006D70 00 00 A9 19          17377 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$387)
      006D74 00 02                17378 	.dw	2
      006D76 78                   17379 	.db	120
      006D77 07                   17380 	.sleb128	7
      006D78 00 00 A9 15          17381 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$385)
      006D7C 00 00 A9 17          17382 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$386)
      006D80 00 02                17383 	.dw	2
      006D82 78                   17384 	.db	120
      006D83 06                   17385 	.sleb128	6
      006D84 00 00 A9 13          17386 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$384)
      006D88 00 00 A9 15          17387 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$385)
      006D8C 00 02                17388 	.dw	2
      006D8E 78                   17389 	.db	120
      006D8F 04                   17390 	.sleb128	4
      006D90 00 00 A9 11          17391 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$383)
      006D94 00 00 A9 13          17392 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$384)
      006D98 00 02                17393 	.dw	2
      006D9A 78                   17394 	.db	120
      006D9B 03                   17395 	.sleb128	3
      006D9C 00 00 A9 08          17396 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$382)
      006DA0 00 00 A9 11          17397 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$383)
      006DA4 00 02                17398 	.dw	2
      006DA6 78                   17399 	.db	120
      006DA7 02                   17400 	.sleb128	2
      006DA8 00 00 A8 FF          17401 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$380)
      006DAC 00 00 A9 08          17402 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$382)
      006DB0 00 02                17403 	.dw	2
      006DB2 78                   17404 	.db	120
      006DB3 02                   17405 	.sleb128	2
      006DB4 00 00 A8 FA          17406 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$379)
      006DB8 00 00 A8 FF          17407 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$380)
      006DBC 00 02                17408 	.dw	2
      006DBE 78                   17409 	.db	120
      006DBF 08                   17410 	.sleb128	8
      006DC0 00 00 A8 F8          17411 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$378)
      006DC4 00 00 A8 FA          17412 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$379)
      006DC8 00 02                17413 	.dw	2
      006DCA 78                   17414 	.db	120
      006DCB 07                   17415 	.sleb128	7
      006DCC 00 00 A8 F6          17416 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$377)
      006DD0 00 00 A8 F8          17417 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$378)
      006DD4 00 02                17418 	.dw	2
      006DD6 78                   17419 	.db	120
      006DD7 06                   17420 	.sleb128	6
      006DD8 00 00 A8 F4          17421 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$376)
      006DDC 00 00 A8 F6          17422 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$377)
      006DE0 00 02                17423 	.dw	2
      006DE2 78                   17424 	.db	120
      006DE3 04                   17425 	.sleb128	4
      006DE4 00 00 A8 F2          17426 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$375)
      006DE8 00 00 A8 F4          17427 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$376)
      006DEC 00 02                17428 	.dw	2
      006DEE 78                   17429 	.db	120
      006DEF 03                   17430 	.sleb128	3
      006DF0 00 00 A8 F0          17431 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$374)
      006DF4 00 00 A8 F2          17432 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$375)
      006DF8 00 02                17433 	.dw	2
      006DFA 78                   17434 	.db	120
      006DFB 02                   17435 	.sleb128	2
      006DFC 00 00 A8 E7          17436 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$373)
      006E00 00 00 A8 F0          17437 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$374)
      006E04 00 02                17438 	.dw	2
      006E06 78                   17439 	.db	120
      006E07 02                   17440 	.sleb128	2
      006E08 00 00 A8 DE          17441 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$372)
      006E0C 00 00 A8 E7          17442 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$373)
      006E10 00 02                17443 	.dw	2
      006E12 78                   17444 	.db	120
      006E13 02                   17445 	.sleb128	2
      006E14 00 00 A8 CF          17446 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$370)
      006E18 00 00 A8 DE          17447 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$372)
      006E1C 00 02                17448 	.dw	2
      006E1E 78                   17449 	.db	120
      006E1F 02                   17450 	.sleb128	2
      006E20 00 00 A8 CA          17451 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$369)
      006E24 00 00 A8 CF          17452 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$370)
      006E28 00 02                17453 	.dw	2
      006E2A 78                   17454 	.db	120
      006E2B 08                   17455 	.sleb128	8
      006E2C 00 00 A8 C8          17456 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$368)
      006E30 00 00 A8 CA          17457 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$369)
      006E34 00 02                17458 	.dw	2
      006E36 78                   17459 	.db	120
      006E37 07                   17460 	.sleb128	7
      006E38 00 00 A8 C6          17461 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$367)
      006E3C 00 00 A8 C8          17462 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$368)
      006E40 00 02                17463 	.dw	2
      006E42 78                   17464 	.db	120
      006E43 06                   17465 	.sleb128	6
      006E44 00 00 A8 C4          17466 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$366)
      006E48 00 00 A8 C6          17467 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$367)
      006E4C 00 02                17468 	.dw	2
      006E4E 78                   17469 	.db	120
      006E4F 04                   17470 	.sleb128	4
      006E50 00 00 A8 C2          17471 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$365)
      006E54 00 00 A8 C4          17472 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$366)
      006E58 00 02                17473 	.dw	2
      006E5A 78                   17474 	.db	120
      006E5B 03                   17475 	.sleb128	3
      006E5C 00 00 A8 B9          17476 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$364)
      006E60 00 00 A8 C2          17477 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$365)
      006E64 00 02                17478 	.dw	2
      006E66 78                   17479 	.db	120
      006E67 02                   17480 	.sleb128	2
      006E68 00 00 A8 B0          17481 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$362)
      006E6C 00 00 A8 B9          17482 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$364)
      006E70 00 02                17483 	.dw	2
      006E72 78                   17484 	.db	120
      006E73 02                   17485 	.sleb128	2
      006E74 00 00 A8 AF          17486 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$361)
      006E78 00 00 A8 B0          17487 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$362)
      006E7C 00 02                17488 	.dw	2
      006E7E 78                   17489 	.db	120
      006E7F 01                   17490 	.sleb128	1
      006E80 00 00 00 00          17491 	.dw	0,0
      006E84 00 00 00 00          17492 	.dw	0,0
      006E88 00 00 A8 AE          17493 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$357)
      006E8C 00 00 A8 AF          17494 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$359)
      006E90 00 02                17495 	.dw	2
      006E92 78                   17496 	.db	120
      006E93 01                   17497 	.sleb128	1
      006E94 00 00 A8 63          17498 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$341)
      006E98 00 00 A8 AE          17499 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$357)
      006E9C 00 02                17500 	.dw	2
      006E9E 78                   17501 	.db	120
      006E9F 03                   17502 	.sleb128	3
      006EA0 00 00 A8 5E          17503 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$340)
      006EA4 00 00 A8 63          17504 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$341)
      006EA8 00 02                17505 	.dw	2
      006EAA 78                   17506 	.db	120
      006EAB 09                   17507 	.sleb128	9
      006EAC 00 00 A8 5C          17508 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$339)
      006EB0 00 00 A8 5E          17509 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$340)
      006EB4 00 02                17510 	.dw	2
      006EB6 78                   17511 	.db	120
      006EB7 08                   17512 	.sleb128	8
      006EB8 00 00 A8 5A          17513 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$338)
      006EBC 00 00 A8 5C          17514 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$339)
      006EC0 00 02                17515 	.dw	2
      006EC2 78                   17516 	.db	120
      006EC3 07                   17517 	.sleb128	7
      006EC4 00 00 A8 58          17518 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$337)
      006EC8 00 00 A8 5A          17519 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$338)
      006ECC 00 02                17520 	.dw	2
      006ECE 78                   17521 	.db	120
      006ECF 05                   17522 	.sleb128	5
      006ED0 00 00 A8 56          17523 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$336)
      006ED4 00 00 A8 58          17524 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$337)
      006ED8 00 02                17525 	.dw	2
      006EDA 78                   17526 	.db	120
      006EDB 04                   17527 	.sleb128	4
      006EDC 00 00 A8 4D          17528 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$335)
      006EE0 00 00 A8 56          17529 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$336)
      006EE4 00 02                17530 	.dw	2
      006EE6 78                   17531 	.db	120
      006EE7 03                   17532 	.sleb128	3
      006EE8 00 00 A8 44          17533 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$333)
      006EEC 00 00 A8 4D          17534 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$335)
      006EF0 00 02                17535 	.dw	2
      006EF2 78                   17536 	.db	120
      006EF3 03                   17537 	.sleb128	3
      006EF4 00 00 A8 3F          17538 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$332)
      006EF8 00 00 A8 44          17539 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$333)
      006EFC 00 02                17540 	.dw	2
      006EFE 78                   17541 	.db	120
      006EFF 09                   17542 	.sleb128	9
      006F00 00 00 A8 3D          17543 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$331)
      006F04 00 00 A8 3F          17544 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$332)
      006F08 00 02                17545 	.dw	2
      006F0A 78                   17546 	.db	120
      006F0B 08                   17547 	.sleb128	8
      006F0C 00 00 A8 3B          17548 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$330)
      006F10 00 00 A8 3D          17549 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$331)
      006F14 00 02                17550 	.dw	2
      006F16 78                   17551 	.db	120
      006F17 07                   17552 	.sleb128	7
      006F18 00 00 A8 39          17553 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$329)
      006F1C 00 00 A8 3B          17554 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$330)
      006F20 00 02                17555 	.dw	2
      006F22 78                   17556 	.db	120
      006F23 05                   17557 	.sleb128	5
      006F24 00 00 A8 37          17558 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$328)
      006F28 00 00 A8 39          17559 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$329)
      006F2C 00 02                17560 	.dw	2
      006F2E 78                   17561 	.db	120
      006F2F 04                   17562 	.sleb128	4
      006F30 00 00 A8 35          17563 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$327)
      006F34 00 00 A8 37          17564 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$328)
      006F38 00 02                17565 	.dw	2
      006F3A 78                   17566 	.db	120
      006F3B 03                   17567 	.sleb128	3
      006F3C 00 00 A8 25          17568 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$325)
      006F40 00 00 A8 35          17569 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$327)
      006F44 00 02                17570 	.dw	2
      006F46 78                   17571 	.db	120
      006F47 03                   17572 	.sleb128	3
      006F48 00 00 A8 20          17573 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$324)
      006F4C 00 00 A8 25          17574 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$325)
      006F50 00 02                17575 	.dw	2
      006F52 78                   17576 	.db	120
      006F53 09                   17577 	.sleb128	9
      006F54 00 00 A8 1E          17578 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$323)
      006F58 00 00 A8 20          17579 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$324)
      006F5C 00 02                17580 	.dw	2
      006F5E 78                   17581 	.db	120
      006F5F 08                   17582 	.sleb128	8
      006F60 00 00 A8 1C          17583 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$322)
      006F64 00 00 A8 1E          17584 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$323)
      006F68 00 02                17585 	.dw	2
      006F6A 78                   17586 	.db	120
      006F6B 07                   17587 	.sleb128	7
      006F6C 00 00 A8 1A          17588 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$321)
      006F70 00 00 A8 1C          17589 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$322)
      006F74 00 02                17590 	.dw	2
      006F76 78                   17591 	.db	120
      006F77 05                   17592 	.sleb128	5
      006F78 00 00 A8 18          17593 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$320)
      006F7C 00 00 A8 1A          17594 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$321)
      006F80 00 02                17595 	.dw	2
      006F82 78                   17596 	.db	120
      006F83 04                   17597 	.sleb128	4
      006F84 00 00 A8 16          17598 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$319)
      006F88 00 00 A8 18          17599 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$320)
      006F8C 00 02                17600 	.dw	2
      006F8E 78                   17601 	.db	120
      006F8F 03                   17602 	.sleb128	3
      006F90 00 00 A8 06          17603 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$317)
      006F94 00 00 A8 16          17604 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$319)
      006F98 00 02                17605 	.dw	2
      006F9A 78                   17606 	.db	120
      006F9B 03                   17607 	.sleb128	3
      006F9C 00 00 A8 01          17608 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$316)
      006FA0 00 00 A8 06          17609 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$317)
      006FA4 00 02                17610 	.dw	2
      006FA6 78                   17611 	.db	120
      006FA7 09                   17612 	.sleb128	9
      006FA8 00 00 A7 FF          17613 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$315)
      006FAC 00 00 A8 01          17614 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$316)
      006FB0 00 02                17615 	.dw	2
      006FB2 78                   17616 	.db	120
      006FB3 08                   17617 	.sleb128	8
      006FB4 00 00 A7 FD          17618 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$314)
      006FB8 00 00 A7 FF          17619 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$315)
      006FBC 00 02                17620 	.dw	2
      006FBE 78                   17621 	.db	120
      006FBF 07                   17622 	.sleb128	7
      006FC0 00 00 A7 FB          17623 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$313)
      006FC4 00 00 A7 FD          17624 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$314)
      006FC8 00 02                17625 	.dw	2
      006FCA 78                   17626 	.db	120
      006FCB 05                   17627 	.sleb128	5
      006FCC 00 00 A7 F9          17628 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$312)
      006FD0 00 00 A7 FB          17629 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$313)
      006FD4 00 02                17630 	.dw	2
      006FD6 78                   17631 	.db	120
      006FD7 04                   17632 	.sleb128	4
      006FD8 00 00 A7 F7          17633 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$311)
      006FDC 00 00 A7 F9          17634 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$312)
      006FE0 00 02                17635 	.dw	2
      006FE2 78                   17636 	.db	120
      006FE3 03                   17637 	.sleb128	3
      006FE4 00 00 A7 EE          17638 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$310)
      006FE8 00 00 A7 F7          17639 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$311)
      006FEC 00 02                17640 	.dw	2
      006FEE 78                   17641 	.db	120
      006FEF 03                   17642 	.sleb128	3
      006FF0 00 00 A7 E5          17643 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$309)
      006FF4 00 00 A7 EE          17644 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$310)
      006FF8 00 02                17645 	.dw	2
      006FFA 78                   17646 	.db	120
      006FFB 03                   17647 	.sleb128	3
      006FFC 00 00 A7 DC          17648 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$308)
      007000 00 00 A7 E5          17649 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$309)
      007004 00 02                17650 	.dw	2
      007006 78                   17651 	.db	120
      007007 03                   17652 	.sleb128	3
      007008 00 00 A7 D3          17653 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$307)
      00700C 00 00 A7 DC          17654 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$308)
      007010 00 02                17655 	.dw	2
      007012 78                   17656 	.db	120
      007013 03                   17657 	.sleb128	3
      007014 00 00 A7 C3          17658 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$305)
      007018 00 00 A7 D3          17659 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$307)
      00701C 00 02                17660 	.dw	2
      00701E 78                   17661 	.db	120
      00701F 03                   17662 	.sleb128	3
      007020 00 00 A7 C2          17663 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$304)
      007024 00 00 A7 C3          17664 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$305)
      007028 00 02                17665 	.dw	2
      00702A 78                   17666 	.db	120
      00702B 01                   17667 	.sleb128	1
      00702C 00 00 00 00          17668 	.dw	0,0
      007030 00 00 00 00          17669 	.dw	0,0
      007034 00 00 A7 C1          17670 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$300)
      007038 00 00 A7 C2          17671 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$302)
      00703C 00 02                17672 	.dw	2
      00703E 78                   17673 	.db	120
      00703F 01                   17674 	.sleb128	1
      007040 00 00 A7 5E          17675 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$286)
      007044 00 00 A7 C1          17676 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$300)
      007048 00 02                17677 	.dw	2
      00704A 78                   17678 	.db	120
      00704B 04                   17679 	.sleb128	4
      00704C 00 00 A7 59          17680 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$285)
      007050 00 00 A7 5E          17681 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$286)
      007054 00 02                17682 	.dw	2
      007056 78                   17683 	.db	120
      007057 0A                   17684 	.sleb128	10
      007058 00 00 A7 57          17685 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$284)
      00705C 00 00 A7 59          17686 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$285)
      007060 00 02                17687 	.dw	2
      007062 78                   17688 	.db	120
      007063 09                   17689 	.sleb128	9
      007064 00 00 A7 55          17690 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$283)
      007068 00 00 A7 57          17691 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$284)
      00706C 00 02                17692 	.dw	2
      00706E 78                   17693 	.db	120
      00706F 08                   17694 	.sleb128	8
      007070 00 00 A7 53          17695 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$282)
      007074 00 00 A7 55          17696 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$283)
      007078 00 02                17697 	.dw	2
      00707A 78                   17698 	.db	120
      00707B 06                   17699 	.sleb128	6
      00707C 00 00 A7 51          17700 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$281)
      007080 00 00 A7 53          17701 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$282)
      007084 00 02                17702 	.dw	2
      007086 78                   17703 	.db	120
      007087 05                   17704 	.sleb128	5
      007088 00 00 A7 48          17705 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$280)
      00708C 00 00 A7 51          17706 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$281)
      007090 00 02                17707 	.dw	2
      007092 78                   17708 	.db	120
      007093 04                   17709 	.sleb128	4
      007094 00 00 A7 3F          17710 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$278)
      007098 00 00 A7 48          17711 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$280)
      00709C 00 02                17712 	.dw	2
      00709E 78                   17713 	.db	120
      00709F 04                   17714 	.sleb128	4
      0070A0 00 00 A7 3A          17715 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$277)
      0070A4 00 00 A7 3F          17716 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$278)
      0070A8 00 02                17717 	.dw	2
      0070AA 78                   17718 	.db	120
      0070AB 0A                   17719 	.sleb128	10
      0070AC 00 00 A7 38          17720 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$276)
      0070B0 00 00 A7 3A          17721 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$277)
      0070B4 00 02                17722 	.dw	2
      0070B6 78                   17723 	.db	120
      0070B7 09                   17724 	.sleb128	9
      0070B8 00 00 A7 36          17725 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$275)
      0070BC 00 00 A7 38          17726 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$276)
      0070C0 00 02                17727 	.dw	2
      0070C2 78                   17728 	.db	120
      0070C3 08                   17729 	.sleb128	8
      0070C4 00 00 A7 34          17730 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$274)
      0070C8 00 00 A7 36          17731 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$275)
      0070CC 00 02                17732 	.dw	2
      0070CE 78                   17733 	.db	120
      0070CF 06                   17734 	.sleb128	6
      0070D0 00 00 A7 32          17735 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$273)
      0070D4 00 00 A7 34          17736 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$274)
      0070D8 00 02                17737 	.dw	2
      0070DA 78                   17738 	.db	120
      0070DB 05                   17739 	.sleb128	5
      0070DC 00 00 A7 29          17740 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$272)
      0070E0 00 00 A7 32          17741 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$273)
      0070E4 00 02                17742 	.dw	2
      0070E6 78                   17743 	.db	120
      0070E7 04                   17744 	.sleb128	4
      0070E8 00 00 A7 20          17745 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$270)
      0070EC 00 00 A7 29          17746 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$272)
      0070F0 00 02                17747 	.dw	2
      0070F2 78                   17748 	.db	120
      0070F3 04                   17749 	.sleb128	4
      0070F4 00 00 A7 1B          17750 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$269)
      0070F8 00 00 A7 20          17751 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$270)
      0070FC 00 02                17752 	.dw	2
      0070FE 78                   17753 	.db	120
      0070FF 0A                   17754 	.sleb128	10
      007100 00 00 A7 19          17755 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$268)
      007104 00 00 A7 1B          17756 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$269)
      007108 00 02                17757 	.dw	2
      00710A 78                   17758 	.db	120
      00710B 09                   17759 	.sleb128	9
      00710C 00 00 A7 17          17760 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$267)
      007110 00 00 A7 19          17761 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$268)
      007114 00 02                17762 	.dw	2
      007116 78                   17763 	.db	120
      007117 08                   17764 	.sleb128	8
      007118 00 00 A7 15          17765 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$266)
      00711C 00 00 A7 17          17766 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$267)
      007120 00 02                17767 	.dw	2
      007122 78                   17768 	.db	120
      007123 06                   17769 	.sleb128	6
      007124 00 00 A7 13          17770 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$265)
      007128 00 00 A7 15          17771 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$266)
      00712C 00 02                17772 	.dw	2
      00712E 78                   17773 	.db	120
      00712F 05                   17774 	.sleb128	5
      007130 00 00 A7 11          17775 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$264)
      007134 00 00 A7 13          17776 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$265)
      007138 00 02                17777 	.dw	2
      00713A 78                   17778 	.db	120
      00713B 04                   17779 	.sleb128	4
      00713C 00 00 A7 01          17780 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$262)
      007140 00 00 A7 11          17781 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$264)
      007144 00 02                17782 	.dw	2
      007146 78                   17783 	.db	120
      007147 04                   17784 	.sleb128	4
      007148 00 00 A6 FC          17785 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$261)
      00714C 00 00 A7 01          17786 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$262)
      007150 00 02                17787 	.dw	2
      007152 78                   17788 	.db	120
      007153 0A                   17789 	.sleb128	10
      007154 00 00 A6 FA          17790 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$260)
      007158 00 00 A6 FC          17791 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$261)
      00715C 00 02                17792 	.dw	2
      00715E 78                   17793 	.db	120
      00715F 09                   17794 	.sleb128	9
      007160 00 00 A6 F8          17795 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$259)
      007164 00 00 A6 FA          17796 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$260)
      007168 00 02                17797 	.dw	2
      00716A 78                   17798 	.db	120
      00716B 08                   17799 	.sleb128	8
      00716C 00 00 A6 F6          17800 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$258)
      007170 00 00 A6 F8          17801 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$259)
      007174 00 02                17802 	.dw	2
      007176 78                   17803 	.db	120
      007177 06                   17804 	.sleb128	6
      007178 00 00 A6 F4          17805 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$257)
      00717C 00 00 A6 F6          17806 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$258)
      007180 00 02                17807 	.dw	2
      007182 78                   17808 	.db	120
      007183 05                   17809 	.sleb128	5
      007184 00 00 A6 F2          17810 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$256)
      007188 00 00 A6 F4          17811 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$257)
      00718C 00 02                17812 	.dw	2
      00718E 78                   17813 	.db	120
      00718F 04                   17814 	.sleb128	4
      007190 00 00 A6 E2          17815 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$254)
      007194 00 00 A6 F2          17816 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$256)
      007198 00 02                17817 	.dw	2
      00719A 78                   17818 	.db	120
      00719B 04                   17819 	.sleb128	4
      00719C 00 00 A6 DD          17820 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$253)
      0071A0 00 00 A6 E2          17821 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$254)
      0071A4 00 02                17822 	.dw	2
      0071A6 78                   17823 	.db	120
      0071A7 0A                   17824 	.sleb128	10
      0071A8 00 00 A6 DB          17825 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$252)
      0071AC 00 00 A6 DD          17826 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$253)
      0071B0 00 02                17827 	.dw	2
      0071B2 78                   17828 	.db	120
      0071B3 09                   17829 	.sleb128	9
      0071B4 00 00 A6 D9          17830 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$251)
      0071B8 00 00 A6 DB          17831 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$252)
      0071BC 00 02                17832 	.dw	2
      0071BE 78                   17833 	.db	120
      0071BF 08                   17834 	.sleb128	8
      0071C0 00 00 A6 D7          17835 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$250)
      0071C4 00 00 A6 D9          17836 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$251)
      0071C8 00 02                17837 	.dw	2
      0071CA 78                   17838 	.db	120
      0071CB 06                   17839 	.sleb128	6
      0071CC 00 00 A6 D5          17840 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$249)
      0071D0 00 00 A6 D7          17841 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$250)
      0071D4 00 02                17842 	.dw	2
      0071D6 78                   17843 	.db	120
      0071D7 05                   17844 	.sleb128	5
      0071D8 00 00 A6 D3          17845 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$248)
      0071DC 00 00 A6 D5          17846 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$249)
      0071E0 00 02                17847 	.dw	2
      0071E2 78                   17848 	.db	120
      0071E3 04                   17849 	.sleb128	4
      0071E4 00 00 A6 C3          17850 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$246)
      0071E8 00 00 A6 D3          17851 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$248)
      0071EC 00 02                17852 	.dw	2
      0071EE 78                   17853 	.db	120
      0071EF 04                   17854 	.sleb128	4
      0071F0 00 00 A6 BE          17855 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$245)
      0071F4 00 00 A6 C3          17856 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$246)
      0071F8 00 02                17857 	.dw	2
      0071FA 78                   17858 	.db	120
      0071FB 0A                   17859 	.sleb128	10
      0071FC 00 00 A6 BC          17860 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$244)
      007200 00 00 A6 BE          17861 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$245)
      007204 00 02                17862 	.dw	2
      007206 78                   17863 	.db	120
      007207 09                   17864 	.sleb128	9
      007208 00 00 A6 BA          17865 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$243)
      00720C 00 00 A6 BC          17866 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$244)
      007210 00 02                17867 	.dw	2
      007212 78                   17868 	.db	120
      007213 08                   17869 	.sleb128	8
      007214 00 00 A6 B8          17870 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$242)
      007218 00 00 A6 BA          17871 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$243)
      00721C 00 02                17872 	.dw	2
      00721E 78                   17873 	.db	120
      00721F 06                   17874 	.sleb128	6
      007220 00 00 A6 B6          17875 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$241)
      007224 00 00 A6 B8          17876 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$242)
      007228 00 02                17877 	.dw	2
      00722A 78                   17878 	.db	120
      00722B 05                   17879 	.sleb128	5
      00722C 00 00 A6 B4          17880 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$240)
      007230 00 00 A6 B6          17881 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$241)
      007234 00 02                17882 	.dw	2
      007236 78                   17883 	.db	120
      007237 04                   17884 	.sleb128	4
      007238 00 00 A6 A4          17885 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$238)
      00723C 00 00 A6 B4          17886 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$240)
      007240 00 02                17887 	.dw	2
      007242 78                   17888 	.db	120
      007243 04                   17889 	.sleb128	4
      007244 00 00 A6 9F          17890 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$237)
      007248 00 00 A6 A4          17891 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$238)
      00724C 00 02                17892 	.dw	2
      00724E 78                   17893 	.db	120
      00724F 0A                   17894 	.sleb128	10
      007250 00 00 A6 9D          17895 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$236)
      007254 00 00 A6 9F          17896 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$237)
      007258 00 02                17897 	.dw	2
      00725A 78                   17898 	.db	120
      00725B 09                   17899 	.sleb128	9
      00725C 00 00 A6 9B          17900 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$235)
      007260 00 00 A6 9D          17901 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$236)
      007264 00 02                17902 	.dw	2
      007266 78                   17903 	.db	120
      007267 08                   17904 	.sleb128	8
      007268 00 00 A6 99          17905 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$234)
      00726C 00 00 A6 9B          17906 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$235)
      007270 00 02                17907 	.dw	2
      007272 78                   17908 	.db	120
      007273 06                   17909 	.sleb128	6
      007274 00 00 A6 97          17910 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$233)
      007278 00 00 A6 99          17911 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$234)
      00727C 00 02                17912 	.dw	2
      00727E 78                   17913 	.db	120
      00727F 05                   17914 	.sleb128	5
      007280 00 00 A6 95          17915 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$232)
      007284 00 00 A6 97          17916 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$233)
      007288 00 02                17917 	.dw	2
      00728A 78                   17918 	.db	120
      00728B 04                   17919 	.sleb128	4
      00728C 00 00 A6 8C          17920 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$231)
      007290 00 00 A6 95          17921 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$232)
      007294 00 02                17922 	.dw	2
      007296 78                   17923 	.db	120
      007297 04                   17924 	.sleb128	4
      007298 00 00 A6 83          17925 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$230)
      00729C 00 00 A6 8C          17926 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$231)
      0072A0 00 02                17927 	.dw	2
      0072A2 78                   17928 	.db	120
      0072A3 04                   17929 	.sleb128	4
      0072A4 00 00 A6 7A          17930 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$229)
      0072A8 00 00 A6 83          17931 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$230)
      0072AC 00 02                17932 	.dw	2
      0072AE 78                   17933 	.db	120
      0072AF 04                   17934 	.sleb128	4
      0072B0 00 00 A6 71          17935 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$228)
      0072B4 00 00 A6 7A          17936 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$229)
      0072B8 00 02                17937 	.dw	2
      0072BA 78                   17938 	.db	120
      0072BB 04                   17939 	.sleb128	4
      0072BC 00 00 A6 61          17940 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$226)
      0072C0 00 00 A6 71          17941 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$228)
      0072C4 00 02                17942 	.dw	2
      0072C6 78                   17943 	.db	120
      0072C7 04                   17944 	.sleb128	4
      0072C8 00 00 A6 5F          17945 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$225)
      0072CC 00 00 A6 61          17946 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$226)
      0072D0 00 02                17947 	.dw	2
      0072D2 78                   17948 	.db	120
      0072D3 01                   17949 	.sleb128	1
      0072D4 00 00 00 00          17950 	.dw	0,0
      0072D8 00 00 00 00          17951 	.dw	0,0
      0072DC 00 00 A6 5E          17952 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$221)
      0072E0 00 00 A6 5F          17953 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$223)
      0072E4 00 02                17954 	.dw	2
      0072E6 78                   17955 	.db	120
      0072E7 01                   17956 	.sleb128	1
      0072E8 00 00 A5 FB          17957 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$207)
      0072EC 00 00 A6 5E          17958 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$221)
      0072F0 00 02                17959 	.dw	2
      0072F2 78                   17960 	.db	120
      0072F3 04                   17961 	.sleb128	4
      0072F4 00 00 A5 F6          17962 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$206)
      0072F8 00 00 A5 FB          17963 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$207)
      0072FC 00 02                17964 	.dw	2
      0072FE 78                   17965 	.db	120
      0072FF 0A                   17966 	.sleb128	10
      007300 00 00 A5 F4          17967 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$205)
      007304 00 00 A5 F6          17968 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$206)
      007308 00 02                17969 	.dw	2
      00730A 78                   17970 	.db	120
      00730B 09                   17971 	.sleb128	9
      00730C 00 00 A5 F2          17972 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$204)
      007310 00 00 A5 F4          17973 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$205)
      007314 00 02                17974 	.dw	2
      007316 78                   17975 	.db	120
      007317 08                   17976 	.sleb128	8
      007318 00 00 A5 F0          17977 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$203)
      00731C 00 00 A5 F2          17978 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$204)
      007320 00 02                17979 	.dw	2
      007322 78                   17980 	.db	120
      007323 07                   17981 	.sleb128	7
      007324 00 00 A5 EE          17982 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$202)
      007328 00 00 A5 F0          17983 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$203)
      00732C 00 02                17984 	.dw	2
      00732E 78                   17985 	.db	120
      00732F 05                   17986 	.sleb128	5
      007330 00 00 A5 E5          17987 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$201)
      007334 00 00 A5 EE          17988 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$202)
      007338 00 02                17989 	.dw	2
      00733A 78                   17990 	.db	120
      00733B 04                   17991 	.sleb128	4
      00733C 00 00 A5 DC          17992 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$199)
      007340 00 00 A5 E5          17993 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$201)
      007344 00 02                17994 	.dw	2
      007346 78                   17995 	.db	120
      007347 04                   17996 	.sleb128	4
      007348 00 00 A5 D7          17997 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$198)
      00734C 00 00 A5 DC          17998 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$199)
      007350 00 02                17999 	.dw	2
      007352 78                   18000 	.db	120
      007353 0A                   18001 	.sleb128	10
      007354 00 00 A5 D5          18002 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$197)
      007358 00 00 A5 D7          18003 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$198)
      00735C 00 02                18004 	.dw	2
      00735E 78                   18005 	.db	120
      00735F 09                   18006 	.sleb128	9
      007360 00 00 A5 D3          18007 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$196)
      007364 00 00 A5 D5          18008 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$197)
      007368 00 02                18009 	.dw	2
      00736A 78                   18010 	.db	120
      00736B 08                   18011 	.sleb128	8
      00736C 00 00 A5 D1          18012 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$195)
      007370 00 00 A5 D3          18013 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$196)
      007374 00 02                18014 	.dw	2
      007376 78                   18015 	.db	120
      007377 07                   18016 	.sleb128	7
      007378 00 00 A5 CF          18017 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$194)
      00737C 00 00 A5 D1          18018 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$195)
      007380 00 02                18019 	.dw	2
      007382 78                   18020 	.db	120
      007383 05                   18021 	.sleb128	5
      007384 00 00 A5 C6          18022 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$193)
      007388 00 00 A5 CF          18023 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$194)
      00738C 00 02                18024 	.dw	2
      00738E 78                   18025 	.db	120
      00738F 04                   18026 	.sleb128	4
      007390 00 00 A5 BD          18027 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$191)
      007394 00 00 A5 C6          18028 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$193)
      007398 00 02                18029 	.dw	2
      00739A 78                   18030 	.db	120
      00739B 04                   18031 	.sleb128	4
      00739C 00 00 A5 B8          18032 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$190)
      0073A0 00 00 A5 BD          18033 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$191)
      0073A4 00 02                18034 	.dw	2
      0073A6 78                   18035 	.db	120
      0073A7 0A                   18036 	.sleb128	10
      0073A8 00 00 A5 B6          18037 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$189)
      0073AC 00 00 A5 B8          18038 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$190)
      0073B0 00 02                18039 	.dw	2
      0073B2 78                   18040 	.db	120
      0073B3 09                   18041 	.sleb128	9
      0073B4 00 00 A5 B4          18042 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$188)
      0073B8 00 00 A5 B6          18043 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$189)
      0073BC 00 02                18044 	.dw	2
      0073BE 78                   18045 	.db	120
      0073BF 08                   18046 	.sleb128	8
      0073C0 00 00 A5 B2          18047 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$187)
      0073C4 00 00 A5 B4          18048 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$188)
      0073C8 00 02                18049 	.dw	2
      0073CA 78                   18050 	.db	120
      0073CB 07                   18051 	.sleb128	7
      0073CC 00 00 A5 B0          18052 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$186)
      0073D0 00 00 A5 B2          18053 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$187)
      0073D4 00 02                18054 	.dw	2
      0073D6 78                   18055 	.db	120
      0073D7 05                   18056 	.sleb128	5
      0073D8 00 00 A5 AE          18057 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$185)
      0073DC 00 00 A5 B0          18058 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$186)
      0073E0 00 02                18059 	.dw	2
      0073E2 78                   18060 	.db	120
      0073E3 04                   18061 	.sleb128	4
      0073E4 00 00 A5 9E          18062 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$183)
      0073E8 00 00 A5 AE          18063 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$185)
      0073EC 00 02                18064 	.dw	2
      0073EE 78                   18065 	.db	120
      0073EF 04                   18066 	.sleb128	4
      0073F0 00 00 A5 99          18067 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$182)
      0073F4 00 00 A5 9E          18068 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$183)
      0073F8 00 02                18069 	.dw	2
      0073FA 78                   18070 	.db	120
      0073FB 0A                   18071 	.sleb128	10
      0073FC 00 00 A5 97          18072 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$181)
      007400 00 00 A5 99          18073 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$182)
      007404 00 02                18074 	.dw	2
      007406 78                   18075 	.db	120
      007407 09                   18076 	.sleb128	9
      007408 00 00 A5 95          18077 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$180)
      00740C 00 00 A5 97          18078 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$181)
      007410 00 02                18079 	.dw	2
      007412 78                   18080 	.db	120
      007413 08                   18081 	.sleb128	8
      007414 00 00 A5 93          18082 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$179)
      007418 00 00 A5 95          18083 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$180)
      00741C 00 02                18084 	.dw	2
      00741E 78                   18085 	.db	120
      00741F 07                   18086 	.sleb128	7
      007420 00 00 A5 91          18087 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$178)
      007424 00 00 A5 93          18088 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$179)
      007428 00 02                18089 	.dw	2
      00742A 78                   18090 	.db	120
      00742B 05                   18091 	.sleb128	5
      00742C 00 00 A5 8F          18092 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$177)
      007430 00 00 A5 91          18093 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$178)
      007434 00 02                18094 	.dw	2
      007436 78                   18095 	.db	120
      007437 04                   18096 	.sleb128	4
      007438 00 00 A5 7F          18097 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$175)
      00743C 00 00 A5 8F          18098 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$177)
      007440 00 02                18099 	.dw	2
      007442 78                   18100 	.db	120
      007443 04                   18101 	.sleb128	4
      007444 00 00 A5 7A          18102 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$174)
      007448 00 00 A5 7F          18103 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$175)
      00744C 00 02                18104 	.dw	2
      00744E 78                   18105 	.db	120
      00744F 0A                   18106 	.sleb128	10
      007450 00 00 A5 78          18107 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$173)
      007454 00 00 A5 7A          18108 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$174)
      007458 00 02                18109 	.dw	2
      00745A 78                   18110 	.db	120
      00745B 09                   18111 	.sleb128	9
      00745C 00 00 A5 76          18112 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$172)
      007460 00 00 A5 78          18113 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$173)
      007464 00 02                18114 	.dw	2
      007466 78                   18115 	.db	120
      007467 08                   18116 	.sleb128	8
      007468 00 00 A5 74          18117 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$171)
      00746C 00 00 A5 76          18118 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$172)
      007470 00 02                18119 	.dw	2
      007472 78                   18120 	.db	120
      007473 07                   18121 	.sleb128	7
      007474 00 00 A5 72          18122 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$170)
      007478 00 00 A5 74          18123 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$171)
      00747C 00 02                18124 	.dw	2
      00747E 78                   18125 	.db	120
      00747F 05                   18126 	.sleb128	5
      007480 00 00 A5 70          18127 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$169)
      007484 00 00 A5 72          18128 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$170)
      007488 00 02                18129 	.dw	2
      00748A 78                   18130 	.db	120
      00748B 04                   18131 	.sleb128	4
      00748C 00 00 A5 60          18132 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$167)
      007490 00 00 A5 70          18133 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$169)
      007494 00 02                18134 	.dw	2
      007496 78                   18135 	.db	120
      007497 04                   18136 	.sleb128	4
      007498 00 00 A5 5B          18137 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$166)
      00749C 00 00 A5 60          18138 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$167)
      0074A0 00 02                18139 	.dw	2
      0074A2 78                   18140 	.db	120
      0074A3 0A                   18141 	.sleb128	10
      0074A4 00 00 A5 59          18142 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$165)
      0074A8 00 00 A5 5B          18143 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$166)
      0074AC 00 02                18144 	.dw	2
      0074AE 78                   18145 	.db	120
      0074AF 09                   18146 	.sleb128	9
      0074B0 00 00 A5 57          18147 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$164)
      0074B4 00 00 A5 59          18148 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$165)
      0074B8 00 02                18149 	.dw	2
      0074BA 78                   18150 	.db	120
      0074BB 08                   18151 	.sleb128	8
      0074BC 00 00 A5 55          18152 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$163)
      0074C0 00 00 A5 57          18153 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$164)
      0074C4 00 02                18154 	.dw	2
      0074C6 78                   18155 	.db	120
      0074C7 07                   18156 	.sleb128	7
      0074C8 00 00 A5 53          18157 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$162)
      0074CC 00 00 A5 55          18158 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$163)
      0074D0 00 02                18159 	.dw	2
      0074D2 78                   18160 	.db	120
      0074D3 05                   18161 	.sleb128	5
      0074D4 00 00 A5 51          18162 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$161)
      0074D8 00 00 A5 53          18163 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$162)
      0074DC 00 02                18164 	.dw	2
      0074DE 78                   18165 	.db	120
      0074DF 04                   18166 	.sleb128	4
      0074E0 00 00 A5 41          18167 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$159)
      0074E4 00 00 A5 51          18168 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$161)
      0074E8 00 02                18169 	.dw	2
      0074EA 78                   18170 	.db	120
      0074EB 04                   18171 	.sleb128	4
      0074EC 00 00 A5 3C          18172 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$158)
      0074F0 00 00 A5 41          18173 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$159)
      0074F4 00 02                18174 	.dw	2
      0074F6 78                   18175 	.db	120
      0074F7 0A                   18176 	.sleb128	10
      0074F8 00 00 A5 3A          18177 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$157)
      0074FC 00 00 A5 3C          18178 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$158)
      007500 00 02                18179 	.dw	2
      007502 78                   18180 	.db	120
      007503 09                   18181 	.sleb128	9
      007504 00 00 A5 38          18182 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$156)
      007508 00 00 A5 3A          18183 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$157)
      00750C 00 02                18184 	.dw	2
      00750E 78                   18185 	.db	120
      00750F 08                   18186 	.sleb128	8
      007510 00 00 A5 36          18187 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$155)
      007514 00 00 A5 38          18188 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$156)
      007518 00 02                18189 	.dw	2
      00751A 78                   18190 	.db	120
      00751B 07                   18191 	.sleb128	7
      00751C 00 00 A5 34          18192 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$154)
      007520 00 00 A5 36          18193 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$155)
      007524 00 02                18194 	.dw	2
      007526 78                   18195 	.db	120
      007527 05                   18196 	.sleb128	5
      007528 00 00 A5 32          18197 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$153)
      00752C 00 00 A5 34          18198 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$154)
      007530 00 02                18199 	.dw	2
      007532 78                   18200 	.db	120
      007533 04                   18201 	.sleb128	4
      007534 00 00 A5 29          18202 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$152)
      007538 00 00 A5 32          18203 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$153)
      00753C 00 02                18204 	.dw	2
      00753E 78                   18205 	.db	120
      00753F 04                   18206 	.sleb128	4
      007540 00 00 A5 20          18207 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$151)
      007544 00 00 A5 29          18208 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$152)
      007548 00 02                18209 	.dw	2
      00754A 78                   18210 	.db	120
      00754B 04                   18211 	.sleb128	4
      00754C 00 00 A5 17          18212 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$150)
      007550 00 00 A5 20          18213 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$151)
      007554 00 02                18214 	.dw	2
      007556 78                   18215 	.db	120
      007557 04                   18216 	.sleb128	4
      007558 00 00 A5 0E          18217 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$149)
      00755C 00 00 A5 17          18218 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$150)
      007560 00 02                18219 	.dw	2
      007562 78                   18220 	.db	120
      007563 04                   18221 	.sleb128	4
      007564 00 00 A4 FE          18222 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$147)
      007568 00 00 A5 0E          18223 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$149)
      00756C 00 02                18224 	.dw	2
      00756E 78                   18225 	.db	120
      00756F 04                   18226 	.sleb128	4
      007570 00 00 A4 FC          18227 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$146)
      007574 00 00 A4 FE          18228 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$147)
      007578 00 02                18229 	.dw	2
      00757A 78                   18230 	.db	120
      00757B 01                   18231 	.sleb128	1
      00757C 00 00 00 00          18232 	.dw	0,0
      007580 00 00 00 00          18233 	.dw	0,0
      007584 00 00 A4 FB          18234 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$142)
      007588 00 00 A4 FC          18235 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$144)
      00758C 00 02                18236 	.dw	2
      00758E 78                   18237 	.db	120
      00758F 01                   18238 	.sleb128	1
      007590 00 00 A4 98          18239 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$128)
      007594 00 00 A4 FB          18240 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$142)
      007598 00 02                18241 	.dw	2
      00759A 78                   18242 	.db	120
      00759B 04                   18243 	.sleb128	4
      00759C 00 00 A4 93          18244 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$127)
      0075A0 00 00 A4 98          18245 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$128)
      0075A4 00 02                18246 	.dw	2
      0075A6 78                   18247 	.db	120
      0075A7 0A                   18248 	.sleb128	10
      0075A8 00 00 A4 91          18249 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$126)
      0075AC 00 00 A4 93          18250 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$127)
      0075B0 00 02                18251 	.dw	2
      0075B2 78                   18252 	.db	120
      0075B3 09                   18253 	.sleb128	9
      0075B4 00 00 A4 8F          18254 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$125)
      0075B8 00 00 A4 91          18255 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$126)
      0075BC 00 02                18256 	.dw	2
      0075BE 78                   18257 	.db	120
      0075BF 08                   18258 	.sleb128	8
      0075C0 00 00 A4 8D          18259 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$124)
      0075C4 00 00 A4 8F          18260 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$125)
      0075C8 00 02                18261 	.dw	2
      0075CA 78                   18262 	.db	120
      0075CB 07                   18263 	.sleb128	7
      0075CC 00 00 A4 8B          18264 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$123)
      0075D0 00 00 A4 8D          18265 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$124)
      0075D4 00 02                18266 	.dw	2
      0075D6 78                   18267 	.db	120
      0075D7 05                   18268 	.sleb128	5
      0075D8 00 00 A4 82          18269 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$122)
      0075DC 00 00 A4 8B          18270 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$123)
      0075E0 00 02                18271 	.dw	2
      0075E2 78                   18272 	.db	120
      0075E3 04                   18273 	.sleb128	4
      0075E4 00 00 A4 79          18274 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$120)
      0075E8 00 00 A4 82          18275 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$122)
      0075EC 00 02                18276 	.dw	2
      0075EE 78                   18277 	.db	120
      0075EF 04                   18278 	.sleb128	4
      0075F0 00 00 A4 74          18279 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$119)
      0075F4 00 00 A4 79          18280 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$120)
      0075F8 00 02                18281 	.dw	2
      0075FA 78                   18282 	.db	120
      0075FB 0A                   18283 	.sleb128	10
      0075FC 00 00 A4 72          18284 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$118)
      007600 00 00 A4 74          18285 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$119)
      007604 00 02                18286 	.dw	2
      007606 78                   18287 	.db	120
      007607 09                   18288 	.sleb128	9
      007608 00 00 A4 70          18289 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$117)
      00760C 00 00 A4 72          18290 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$118)
      007610 00 02                18291 	.dw	2
      007612 78                   18292 	.db	120
      007613 08                   18293 	.sleb128	8
      007614 00 00 A4 6E          18294 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$116)
      007618 00 00 A4 70          18295 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$117)
      00761C 00 02                18296 	.dw	2
      00761E 78                   18297 	.db	120
      00761F 07                   18298 	.sleb128	7
      007620 00 00 A4 6C          18299 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$115)
      007624 00 00 A4 6E          18300 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$116)
      007628 00 02                18301 	.dw	2
      00762A 78                   18302 	.db	120
      00762B 05                   18303 	.sleb128	5
      00762C 00 00 A4 63          18304 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$114)
      007630 00 00 A4 6C          18305 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$115)
      007634 00 02                18306 	.dw	2
      007636 78                   18307 	.db	120
      007637 04                   18308 	.sleb128	4
      007638 00 00 A4 5A          18309 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$112)
      00763C 00 00 A4 63          18310 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$114)
      007640 00 02                18311 	.dw	2
      007642 78                   18312 	.db	120
      007643 04                   18313 	.sleb128	4
      007644 00 00 A4 55          18314 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$111)
      007648 00 00 A4 5A          18315 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$112)
      00764C 00 02                18316 	.dw	2
      00764E 78                   18317 	.db	120
      00764F 0A                   18318 	.sleb128	10
      007650 00 00 A4 53          18319 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$110)
      007654 00 00 A4 55          18320 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$111)
      007658 00 02                18321 	.dw	2
      00765A 78                   18322 	.db	120
      00765B 09                   18323 	.sleb128	9
      00765C 00 00 A4 51          18324 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$109)
      007660 00 00 A4 53          18325 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$110)
      007664 00 02                18326 	.dw	2
      007666 78                   18327 	.db	120
      007667 08                   18328 	.sleb128	8
      007668 00 00 A4 4F          18329 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$108)
      00766C 00 00 A4 51          18330 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$109)
      007670 00 02                18331 	.dw	2
      007672 78                   18332 	.db	120
      007673 07                   18333 	.sleb128	7
      007674 00 00 A4 4D          18334 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$107)
      007678 00 00 A4 4F          18335 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$108)
      00767C 00 02                18336 	.dw	2
      00767E 78                   18337 	.db	120
      00767F 05                   18338 	.sleb128	5
      007680 00 00 A4 4B          18339 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$106)
      007684 00 00 A4 4D          18340 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$107)
      007688 00 02                18341 	.dw	2
      00768A 78                   18342 	.db	120
      00768B 04                   18343 	.sleb128	4
      00768C 00 00 A4 3B          18344 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$104)
      007690 00 00 A4 4B          18345 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$106)
      007694 00 02                18346 	.dw	2
      007696 78                   18347 	.db	120
      007697 04                   18348 	.sleb128	4
      007698 00 00 A4 36          18349 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$103)
      00769C 00 00 A4 3B          18350 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$104)
      0076A0 00 02                18351 	.dw	2
      0076A2 78                   18352 	.db	120
      0076A3 0A                   18353 	.sleb128	10
      0076A4 00 00 A4 34          18354 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$102)
      0076A8 00 00 A4 36          18355 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$103)
      0076AC 00 02                18356 	.dw	2
      0076AE 78                   18357 	.db	120
      0076AF 09                   18358 	.sleb128	9
      0076B0 00 00 A4 32          18359 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$101)
      0076B4 00 00 A4 34          18360 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$102)
      0076B8 00 02                18361 	.dw	2
      0076BA 78                   18362 	.db	120
      0076BB 08                   18363 	.sleb128	8
      0076BC 00 00 A4 30          18364 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$100)
      0076C0 00 00 A4 32          18365 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$101)
      0076C4 00 02                18366 	.dw	2
      0076C6 78                   18367 	.db	120
      0076C7 07                   18368 	.sleb128	7
      0076C8 00 00 A4 2E          18369 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$99)
      0076CC 00 00 A4 30          18370 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$100)
      0076D0 00 02                18371 	.dw	2
      0076D2 78                   18372 	.db	120
      0076D3 05                   18373 	.sleb128	5
      0076D4 00 00 A4 2C          18374 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$98)
      0076D8 00 00 A4 2E          18375 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$99)
      0076DC 00 02                18376 	.dw	2
      0076DE 78                   18377 	.db	120
      0076DF 04                   18378 	.sleb128	4
      0076E0 00 00 A4 1C          18379 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$96)
      0076E4 00 00 A4 2C          18380 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$98)
      0076E8 00 02                18381 	.dw	2
      0076EA 78                   18382 	.db	120
      0076EB 04                   18383 	.sleb128	4
      0076EC 00 00 A4 17          18384 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$95)
      0076F0 00 00 A4 1C          18385 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$96)
      0076F4 00 02                18386 	.dw	2
      0076F6 78                   18387 	.db	120
      0076F7 0A                   18388 	.sleb128	10
      0076F8 00 00 A4 15          18389 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$94)
      0076FC 00 00 A4 17          18390 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$95)
      007700 00 02                18391 	.dw	2
      007702 78                   18392 	.db	120
      007703 09                   18393 	.sleb128	9
      007704 00 00 A4 13          18394 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$93)
      007708 00 00 A4 15          18395 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$94)
      00770C 00 02                18396 	.dw	2
      00770E 78                   18397 	.db	120
      00770F 08                   18398 	.sleb128	8
      007710 00 00 A4 11          18399 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$92)
      007714 00 00 A4 13          18400 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$93)
      007718 00 02                18401 	.dw	2
      00771A 78                   18402 	.db	120
      00771B 07                   18403 	.sleb128	7
      00771C 00 00 A4 0F          18404 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$91)
      007720 00 00 A4 11          18405 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$92)
      007724 00 02                18406 	.dw	2
      007726 78                   18407 	.db	120
      007727 05                   18408 	.sleb128	5
      007728 00 00 A4 0D          18409 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$90)
      00772C 00 00 A4 0F          18410 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$91)
      007730 00 02                18411 	.dw	2
      007732 78                   18412 	.db	120
      007733 04                   18413 	.sleb128	4
      007734 00 00 A3 FD          18414 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$88)
      007738 00 00 A4 0D          18415 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$90)
      00773C 00 02                18416 	.dw	2
      00773E 78                   18417 	.db	120
      00773F 04                   18418 	.sleb128	4
      007740 00 00 A3 F8          18419 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$87)
      007744 00 00 A3 FD          18420 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$88)
      007748 00 02                18421 	.dw	2
      00774A 78                   18422 	.db	120
      00774B 0A                   18423 	.sleb128	10
      00774C 00 00 A3 F6          18424 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$86)
      007750 00 00 A3 F8          18425 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$87)
      007754 00 02                18426 	.dw	2
      007756 78                   18427 	.db	120
      007757 09                   18428 	.sleb128	9
      007758 00 00 A3 F4          18429 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$85)
      00775C 00 00 A3 F6          18430 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$86)
      007760 00 02                18431 	.dw	2
      007762 78                   18432 	.db	120
      007763 08                   18433 	.sleb128	8
      007764 00 00 A3 F2          18434 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$84)
      007768 00 00 A3 F4          18435 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$85)
      00776C 00 02                18436 	.dw	2
      00776E 78                   18437 	.db	120
      00776F 07                   18438 	.sleb128	7
      007770 00 00 A3 F0          18439 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$83)
      007774 00 00 A3 F2          18440 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$84)
      007778 00 02                18441 	.dw	2
      00777A 78                   18442 	.db	120
      00777B 05                   18443 	.sleb128	5
      00777C 00 00 A3 EE          18444 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$82)
      007780 00 00 A3 F0          18445 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$83)
      007784 00 02                18446 	.dw	2
      007786 78                   18447 	.db	120
      007787 04                   18448 	.sleb128	4
      007788 00 00 A3 DE          18449 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$80)
      00778C 00 00 A3 EE          18450 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$82)
      007790 00 02                18451 	.dw	2
      007792 78                   18452 	.db	120
      007793 04                   18453 	.sleb128	4
      007794 00 00 A3 D9          18454 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$79)
      007798 00 00 A3 DE          18455 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$80)
      00779C 00 02                18456 	.dw	2
      00779E 78                   18457 	.db	120
      00779F 0A                   18458 	.sleb128	10
      0077A0 00 00 A3 D7          18459 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$78)
      0077A4 00 00 A3 D9          18460 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$79)
      0077A8 00 02                18461 	.dw	2
      0077AA 78                   18462 	.db	120
      0077AB 09                   18463 	.sleb128	9
      0077AC 00 00 A3 D5          18464 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$77)
      0077B0 00 00 A3 D7          18465 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$78)
      0077B4 00 02                18466 	.dw	2
      0077B6 78                   18467 	.db	120
      0077B7 08                   18468 	.sleb128	8
      0077B8 00 00 A3 D3          18469 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$76)
      0077BC 00 00 A3 D5          18470 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$77)
      0077C0 00 02                18471 	.dw	2
      0077C2 78                   18472 	.db	120
      0077C3 07                   18473 	.sleb128	7
      0077C4 00 00 A3 D1          18474 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$75)
      0077C8 00 00 A3 D3          18475 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$76)
      0077CC 00 02                18476 	.dw	2
      0077CE 78                   18477 	.db	120
      0077CF 05                   18478 	.sleb128	5
      0077D0 00 00 A3 CF          18479 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$74)
      0077D4 00 00 A3 D1          18480 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$75)
      0077D8 00 02                18481 	.dw	2
      0077DA 78                   18482 	.db	120
      0077DB 04                   18483 	.sleb128	4
      0077DC 00 00 A3 C6          18484 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$73)
      0077E0 00 00 A3 CF          18485 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$74)
      0077E4 00 02                18486 	.dw	2
      0077E6 78                   18487 	.db	120
      0077E7 04                   18488 	.sleb128	4
      0077E8 00 00 A3 BD          18489 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$72)
      0077EC 00 00 A3 C6          18490 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$73)
      0077F0 00 02                18491 	.dw	2
      0077F2 78                   18492 	.db	120
      0077F3 04                   18493 	.sleb128	4
      0077F4 00 00 A3 B4          18494 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$71)
      0077F8 00 00 A3 BD          18495 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$72)
      0077FC 00 02                18496 	.dw	2
      0077FE 78                   18497 	.db	120
      0077FF 04                   18498 	.sleb128	4
      007800 00 00 A3 AB          18499 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$70)
      007804 00 00 A3 B4          18500 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$71)
      007808 00 02                18501 	.dw	2
      00780A 78                   18502 	.db	120
      00780B 04                   18503 	.sleb128	4
      00780C 00 00 A3 9B          18504 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$68)
      007810 00 00 A3 AB          18505 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$70)
      007814 00 02                18506 	.dw	2
      007816 78                   18507 	.db	120
      007817 04                   18508 	.sleb128	4
      007818 00 00 A3 99          18509 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$67)
      00781C 00 00 A3 9B          18510 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$68)
      007820 00 02                18511 	.dw	2
      007822 78                   18512 	.db	120
      007823 01                   18513 	.sleb128	1
      007824 00 00 00 00          18514 	.dw	0,0
      007828 00 00 00 00          18515 	.dw	0,0
      00782C 00 00 A3 72          18516 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$55)
      007830 00 00 A3 99          18517 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$65)
      007834 00 02                18518 	.dw	2
      007836 78                   18519 	.db	120
      007837 01                   18520 	.sleb128	1
      007838 00 00 A3 6D          18521 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$54)
      00783C 00 00 A3 72          18522 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$55)
      007840 00 02                18523 	.dw	2
      007842 78                   18524 	.db	120
      007843 07                   18525 	.sleb128	7
      007844 00 00 A3 6B          18526 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$53)
      007848 00 00 A3 6D          18527 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$54)
      00784C 00 02                18528 	.dw	2
      00784E 78                   18529 	.db	120
      00784F 06                   18530 	.sleb128	6
      007850 00 00 A3 69          18531 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$52)
      007854 00 00 A3 6B          18532 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$53)
      007858 00 02                18533 	.dw	2
      00785A 78                   18534 	.db	120
      00785B 05                   18535 	.sleb128	5
      00785C 00 00 A3 67          18536 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$51)
      007860 00 00 A3 69          18537 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$52)
      007864 00 02                18538 	.dw	2
      007866 78                   18539 	.db	120
      007867 04                   18540 	.sleb128	4
      007868 00 00 A3 65          18541 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$50)
      00786C 00 00 A3 67          18542 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$51)
      007870 00 02                18543 	.dw	2
      007872 78                   18544 	.db	120
      007873 02                   18545 	.sleb128	2
      007874 00 00 A3 63          18546 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$49)
      007878 00 00 A3 65          18547 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$50)
      00787C 00 02                18548 	.dw	2
      00787E 78                   18549 	.db	120
      00787F 01                   18550 	.sleb128	1
      007880 00 00 A3 5A          18551 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$48)
      007884 00 00 A3 63          18552 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$49)
      007888 00 02                18553 	.dw	2
      00788A 78                   18554 	.db	120
      00788B 01                   18555 	.sleb128	1
      00788C 00 00 A3 51          18556 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$47)
      007890 00 00 A3 5A          18557 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$48)
      007894 00 02                18558 	.dw	2
      007896 78                   18559 	.db	120
      007897 01                   18560 	.sleb128	1
      007898 00 00 A3 48          18561 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$46)
      00789C 00 00 A3 51          18562 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$47)
      0078A0 00 02                18563 	.dw	2
      0078A2 78                   18564 	.db	120
      0078A3 01                   18565 	.sleb128	1
      0078A4 00 00 A3 38          18566 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$44)
      0078A8 00 00 A3 48          18567 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$46)
      0078AC 00 02                18568 	.dw	2
      0078AE 78                   18569 	.db	120
      0078AF 01                   18570 	.sleb128	1
      0078B0 00 00 00 00          18571 	.dw	0,0
      0078B4 00 00 00 00          18572 	.dw	0,0
      0078B8 00 00 A2 9F          18573 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$1)
      0078BC 00 00 A3 38          18574 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$42)
      0078C0 00 02                18575 	.dw	2
      0078C2 78                   18576 	.db	120
      0078C3 01                   18577 	.sleb128	1
      0078C4 00 00 00 00          18578 	.dw	0,0
      0078C8 00 00 00 00          18579 	.dw	0,0
                                  18580 
                                  18581 	.area .debug_abbrev (NOLOAD)
      000685                      18582 Ldebug_abbrev:
      000685 04                   18583 	.uleb128	4
      000686 05                   18584 	.uleb128	5
      000687 00                   18585 	.db	0
      000688 02                   18586 	.uleb128	2
      000689 0A                   18587 	.uleb128	10
      00068A 03                   18588 	.uleb128	3
      00068B 08                   18589 	.uleb128	8
      00068C 49                   18590 	.uleb128	73
      00068D 13                   18591 	.uleb128	19
      00068E 00                   18592 	.uleb128	0
      00068F 00                   18593 	.uleb128	0
      000690 0C                   18594 	.uleb128	12
      000691 01                   18595 	.uleb128	1
      000692 01                   18596 	.db	1
      000693 01                   18597 	.uleb128	1
      000694 13                   18598 	.uleb128	19
      000695 0B                   18599 	.uleb128	11
      000696 0B                   18600 	.uleb128	11
      000697 49                   18601 	.uleb128	73
      000698 13                   18602 	.uleb128	19
      000699 00                   18603 	.uleb128	0
      00069A 00                   18604 	.uleb128	0
      00069B 03                   18605 	.uleb128	3
      00069C 2E                   18606 	.uleb128	46
      00069D 01                   18607 	.db	1
      00069E 01                   18608 	.uleb128	1
      00069F 13                   18609 	.uleb128	19
      0006A0 03                   18610 	.uleb128	3
      0006A1 08                   18611 	.uleb128	8
      0006A2 11                   18612 	.uleb128	17
      0006A3 01                   18613 	.uleb128	1
      0006A4 12                   18614 	.uleb128	18
      0006A5 01                   18615 	.uleb128	1
      0006A6 3F                   18616 	.uleb128	63
      0006A7 0C                   18617 	.uleb128	12
      0006A8 40                   18618 	.uleb128	64
      0006A9 06                   18619 	.uleb128	6
      0006AA 00                   18620 	.uleb128	0
      0006AB 00                   18621 	.uleb128	0
      0006AC 07                   18622 	.uleb128	7
      0006AD 34                   18623 	.uleb128	52
      0006AE 00                   18624 	.db	0
      0006AF 02                   18625 	.uleb128	2
      0006B0 0A                   18626 	.uleb128	10
      0006B1 03                   18627 	.uleb128	3
      0006B2 08                   18628 	.uleb128	8
      0006B3 49                   18629 	.uleb128	73
      0006B4 13                   18630 	.uleb128	19
      0006B5 00                   18631 	.uleb128	0
      0006B6 00                   18632 	.uleb128	0
      0006B7 0A                   18633 	.uleb128	10
      0006B8 2E                   18634 	.uleb128	46
      0006B9 01                   18635 	.db	1
      0006BA 01                   18636 	.uleb128	1
      0006BB 13                   18637 	.uleb128	19
      0006BC 03                   18638 	.uleb128	3
      0006BD 08                   18639 	.uleb128	8
      0006BE 11                   18640 	.uleb128	17
      0006BF 01                   18641 	.uleb128	1
      0006C0 12                   18642 	.uleb128	18
      0006C1 01                   18643 	.uleb128	1
      0006C2 3F                   18644 	.uleb128	63
      0006C3 0C                   18645 	.uleb128	12
      0006C4 40                   18646 	.uleb128	64
      0006C5 06                   18647 	.uleb128	6
      0006C6 49                   18648 	.uleb128	73
      0006C7 13                   18649 	.uleb128	19
      0006C8 00                   18650 	.uleb128	0
      0006C9 00                   18651 	.uleb128	0
      0006CA 0B                   18652 	.uleb128	11
      0006CB 26                   18653 	.uleb128	38
      0006CC 00                   18654 	.db	0
      0006CD 49                   18655 	.uleb128	73
      0006CE 13                   18656 	.uleb128	19
      0006CF 00                   18657 	.uleb128	0
      0006D0 00                   18658 	.uleb128	0
      0006D1 09                   18659 	.uleb128	9
      0006D2 0B                   18660 	.uleb128	11
      0006D3 01                   18661 	.db	1
      0006D4 11                   18662 	.uleb128	17
      0006D5 01                   18663 	.uleb128	1
      0006D6 00                   18664 	.uleb128	0
      0006D7 00                   18665 	.uleb128	0
      0006D8 01                   18666 	.uleb128	1
      0006D9 11                   18667 	.uleb128	17
      0006DA 01                   18668 	.db	1
      0006DB 03                   18669 	.uleb128	3
      0006DC 08                   18670 	.uleb128	8
      0006DD 10                   18671 	.uleb128	16
      0006DE 06                   18672 	.uleb128	6
      0006DF 13                   18673 	.uleb128	19
      0006E0 0B                   18674 	.uleb128	11
      0006E1 25                   18675 	.uleb128	37
      0006E2 08                   18676 	.uleb128	8
      0006E3 00                   18677 	.uleb128	0
      0006E4 00                   18678 	.uleb128	0
      0006E5 06                   18679 	.uleb128	6
      0006E6 0B                   18680 	.uleb128	11
      0006E7 00                   18681 	.db	0
      0006E8 11                   18682 	.uleb128	17
      0006E9 01                   18683 	.uleb128	1
      0006EA 12                   18684 	.uleb128	18
      0006EB 01                   18685 	.uleb128	1
      0006EC 00                   18686 	.uleb128	0
      0006ED 00                   18687 	.uleb128	0
      0006EE 08                   18688 	.uleb128	8
      0006EF 0B                   18689 	.uleb128	11
      0006F0 01                   18690 	.db	1
      0006F1 01                   18691 	.uleb128	1
      0006F2 13                   18692 	.uleb128	19
      0006F3 11                   18693 	.uleb128	17
      0006F4 01                   18694 	.uleb128	1
      0006F5 00                   18695 	.uleb128	0
      0006F6 00                   18696 	.uleb128	0
      0006F7 02                   18697 	.uleb128	2
      0006F8 2E                   18698 	.uleb128	46
      0006F9 00                   18699 	.db	0
      0006FA 03                   18700 	.uleb128	3
      0006FB 08                   18701 	.uleb128	8
      0006FC 11                   18702 	.uleb128	17
      0006FD 01                   18703 	.uleb128	1
      0006FE 12                   18704 	.uleb128	18
      0006FF 01                   18705 	.uleb128	1
      000700 3F                   18706 	.uleb128	63
      000701 0C                   18707 	.uleb128	12
      000702 40                   18708 	.uleb128	64
      000703 06                   18709 	.uleb128	6
      000704 00                   18710 	.uleb128	0
      000705 00                   18711 	.uleb128	0
      000706 0D                   18712 	.uleb128	13
      000707 21                   18713 	.uleb128	33
      000708 00                   18714 	.db	0
      000709 2F                   18715 	.uleb128	47
      00070A 0B                   18716 	.uleb128	11
      00070B 00                   18717 	.uleb128	0
      00070C 00                   18718 	.uleb128	0
      00070D 05                   18719 	.uleb128	5
      00070E 24                   18720 	.uleb128	36
      00070F 00                   18721 	.db	0
      000710 03                   18722 	.uleb128	3
      000711 08                   18723 	.uleb128	8
      000712 0B                   18724 	.uleb128	11
      000713 0B                   18725 	.uleb128	11
      000714 3E                   18726 	.uleb128	62
      000715 0B                   18727 	.uleb128	11
      000716 00                   18728 	.uleb128	0
      000717 00                   18729 	.uleb128	0
      000718 00                   18730 	.uleb128	0
                                  18731 
                                  18732 	.area .debug_info (NOLOAD)
      003198 00 00 1D 69          18733 	.dw	0,Ldebug_info_end-Ldebug_info_start
      00319C                      18734 Ldebug_info_start:
      00319C 00 02                18735 	.dw	2
      00319E 00 00 06 85          18736 	.dw	0,(Ldebug_abbrev)
      0031A2 04                   18737 	.db	4
      0031A3 01                   18738 	.uleb128	1
      0031A4 2E 2E 2F 53 50 4C 2F 18739 	.ascii "../SPL/src/stm8s_tim1.c"
             73 72 63 2F 73 74 6D
             38 73 5F 74 69 6D 31
             2E 63
      0031BB 00                   18740 	.db	0
      0031BC 00 00 22 B4          18741 	.dw	0,(Ldebug_line_start+-4)
      0031C0 01                   18742 	.db	1
      0031C1 53 44 43 43 20 76 65 18743 	.ascii "SDCC version 4.1.0 #12072"
             72 73 69 6F 6E 20 34
             2E 31 2E 30 20 23 31
             32 30 37 32
      0031DA 00                   18744 	.db	0
      0031DB 02                   18745 	.uleb128	2
      0031DC 54 49 4D 31 5F 44 65 18746 	.ascii "TIM1_DeInit"
             49 6E 69 74
      0031E7 00                   18747 	.db	0
      0031E8 00 00 A2 9F          18748 	.dw	0,(_TIM1_DeInit)
      0031EC 00 00 A3 38          18749 	.dw	0,(XG$TIM1_DeInit$0$0+1)
      0031F0 01                   18750 	.db	1
      0031F1 00 00 78 B8          18751 	.dw	0,(Ldebug_loc_start+12760)
      0031F5 03                   18752 	.uleb128	3
      0031F6 00 00 00 E5          18753 	.dw	0,229
      0031FA 54 49 4D 31 5F 54 69 18754 	.ascii "TIM1_TimeBaseInit"
             6D 65 42 61 73 65 49
             6E 69 74
      00320B 00                   18755 	.db	0
      00320C 00 00 A3 38          18756 	.dw	0,(_TIM1_TimeBaseInit)
      003210 00 00 A3 99          18757 	.dw	0,(XG$TIM1_TimeBaseInit$0$0+1)
      003214 01                   18758 	.db	1
      003215 00 00 78 2C          18759 	.dw	0,(Ldebug_loc_start+12620)
      003219 04                   18760 	.uleb128	4
      00321A 02                   18761 	.db	2
      00321B 91                   18762 	.db	145
      00321C 02                   18763 	.sleb128	2
      00321D 54 49 4D 31 5F 50 72 18764 	.ascii "TIM1_Prescaler"
             65 73 63 61 6C 65 72
      00322B 00                   18765 	.db	0
      00322C 00 00 00 E5          18766 	.dw	0,229
      003230 04                   18767 	.uleb128	4
      003231 02                   18768 	.db	2
      003232 91                   18769 	.db	145
      003233 04                   18770 	.sleb128	4
      003234 54 49 4D 31 5F 43 6F 18771 	.ascii "TIM1_CounterMode"
             75 6E 74 65 72 4D 6F
             64 65
      003244 00                   18772 	.db	0
      003245 00 00 00 F5          18773 	.dw	0,245
      003249 04                   18774 	.uleb128	4
      00324A 02                   18775 	.db	2
      00324B 91                   18776 	.db	145
      00324C 05                   18777 	.sleb128	5
      00324D 54 49 4D 31 5F 50 65 18778 	.ascii "TIM1_Period"
             72 69 6F 64
      003258 00                   18779 	.db	0
      003259 00 00 00 E5          18780 	.dw	0,229
      00325D 04                   18781 	.uleb128	4
      00325E 02                   18782 	.db	2
      00325F 91                   18783 	.db	145
      003260 07                   18784 	.sleb128	7
      003261 54 49 4D 31 5F 52 65 18785 	.ascii "TIM1_RepetitionCounter"
             70 65 74 69 74 69 6F
             6E 43 6F 75 6E 74 65
             72
      003277 00                   18786 	.db	0
      003278 00 00 00 F5          18787 	.dw	0,245
      00327C 00                   18788 	.uleb128	0
      00327D 05                   18789 	.uleb128	5
      00327E 75 6E 73 69 67 6E 65 18790 	.ascii "unsigned int"
             64 20 69 6E 74
      00328A 00                   18791 	.db	0
      00328B 02                   18792 	.db	2
      00328C 07                   18793 	.db	7
      00328D 05                   18794 	.uleb128	5
      00328E 75 6E 73 69 67 6E 65 18795 	.ascii "unsigned char"
             64 20 63 68 61 72
      00329B 00                   18796 	.db	0
      00329C 01                   18797 	.db	1
      00329D 08                   18798 	.db	8
      00329E 03                   18799 	.uleb128	3
      00329F 00 00 01 E4          18800 	.dw	0,484
      0032A3 54 49 4D 31 5F 4F 43 18801 	.ascii "TIM1_OC1Init"
             31 49 6E 69 74
      0032AF 00                   18802 	.db	0
      0032B0 00 00 A3 99          18803 	.dw	0,(_TIM1_OC1Init)
      0032B4 00 00 A4 FC          18804 	.dw	0,(XG$TIM1_OC1Init$0$0+1)
      0032B8 01                   18805 	.db	1
      0032B9 00 00 75 84          18806 	.dw	0,(Ldebug_loc_start+11940)
      0032BD 04                   18807 	.uleb128	4
      0032BE 02                   18808 	.db	2
      0032BF 91                   18809 	.db	145
      0032C0 02                   18810 	.sleb128	2
      0032C1 54 49 4D 31 5F 4F 43 18811 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      0032CC 00                   18812 	.db	0
      0032CD 00 00 00 F5          18813 	.dw	0,245
      0032D1 04                   18814 	.uleb128	4
      0032D2 02                   18815 	.db	2
      0032D3 91                   18816 	.db	145
      0032D4 03                   18817 	.sleb128	3
      0032D5 54 49 4D 31 5F 4F 75 18818 	.ascii "TIM1_OutputState"
             74 70 75 74 53 74 61
             74 65
      0032E5 00                   18819 	.db	0
      0032E6 00 00 00 F5          18820 	.dw	0,245
      0032EA 04                   18821 	.uleb128	4
      0032EB 02                   18822 	.db	2
      0032EC 91                   18823 	.db	145
      0032ED 04                   18824 	.sleb128	4
      0032EE 54 49 4D 31 5F 4F 75 18825 	.ascii "TIM1_OutputNState"
             74 70 75 74 4E 53 74
             61 74 65
      0032FF 00                   18826 	.db	0
      003300 00 00 00 F5          18827 	.dw	0,245
      003304 04                   18828 	.uleb128	4
      003305 02                   18829 	.db	2
      003306 91                   18830 	.db	145
      003307 05                   18831 	.sleb128	5
      003308 54 49 4D 31 5F 50 75 18832 	.ascii "TIM1_Pulse"
             6C 73 65
      003312 00                   18833 	.db	0
      003313 00 00 00 E5          18834 	.dw	0,229
      003317 04                   18835 	.uleb128	4
      003318 02                   18836 	.db	2
      003319 91                   18837 	.db	145
      00331A 07                   18838 	.sleb128	7
      00331B 54 49 4D 31 5F 4F 43 18839 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      00332A 00                   18840 	.db	0
      00332B 00 00 00 F5          18841 	.dw	0,245
      00332F 04                   18842 	.uleb128	4
      003330 02                   18843 	.db	2
      003331 91                   18844 	.db	145
      003332 08                   18845 	.sleb128	8
      003333 54 49 4D 31 5F 4F 43 18846 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      003343 00                   18847 	.db	0
      003344 00 00 00 F5          18848 	.dw	0,245
      003348 04                   18849 	.uleb128	4
      003349 02                   18850 	.db	2
      00334A 91                   18851 	.db	145
      00334B 09                   18852 	.sleb128	9
      00334C 54 49 4D 31 5F 4F 43 18853 	.ascii "TIM1_OCIdleState"
             49 64 6C 65 53 74 61
             74 65
      00335C 00                   18854 	.db	0
      00335D 00 00 00 F5          18855 	.dw	0,245
      003361 04                   18856 	.uleb128	4
      003362 02                   18857 	.db	2
      003363 91                   18858 	.db	145
      003364 0A                   18859 	.sleb128	10
      003365 54 49 4D 31 5F 4F 43 18860 	.ascii "TIM1_OCNIdleState"
             4E 49 64 6C 65 53 74
             61 74 65
      003376 00                   18861 	.db	0
      003377 00 00 00 F5          18862 	.dw	0,245
      00337B 00                   18863 	.uleb128	0
      00337C 03                   18864 	.uleb128	3
      00337D 00 00 02 C2          18865 	.dw	0,706
      003381 54 49 4D 31 5F 4F 43 18866 	.ascii "TIM1_OC2Init"
             32 49 6E 69 74
      00338D 00                   18867 	.db	0
      00338E 00 00 A4 FC          18868 	.dw	0,(_TIM1_OC2Init)
      003392 00 00 A6 5F          18869 	.dw	0,(XG$TIM1_OC2Init$0$0+1)
      003396 01                   18870 	.db	1
      003397 00 00 72 DC          18871 	.dw	0,(Ldebug_loc_start+11260)
      00339B 04                   18872 	.uleb128	4
      00339C 02                   18873 	.db	2
      00339D 91                   18874 	.db	145
      00339E 02                   18875 	.sleb128	2
      00339F 54 49 4D 31 5F 4F 43 18876 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      0033AA 00                   18877 	.db	0
      0033AB 00 00 00 F5          18878 	.dw	0,245
      0033AF 04                   18879 	.uleb128	4
      0033B0 02                   18880 	.db	2
      0033B1 91                   18881 	.db	145
      0033B2 03                   18882 	.sleb128	3
      0033B3 54 49 4D 31 5F 4F 75 18883 	.ascii "TIM1_OutputState"
             74 70 75 74 53 74 61
             74 65
      0033C3 00                   18884 	.db	0
      0033C4 00 00 00 F5          18885 	.dw	0,245
      0033C8 04                   18886 	.uleb128	4
      0033C9 02                   18887 	.db	2
      0033CA 91                   18888 	.db	145
      0033CB 04                   18889 	.sleb128	4
      0033CC 54 49 4D 31 5F 4F 75 18890 	.ascii "TIM1_OutputNState"
             74 70 75 74 4E 53 74
             61 74 65
      0033DD 00                   18891 	.db	0
      0033DE 00 00 00 F5          18892 	.dw	0,245
      0033E2 04                   18893 	.uleb128	4
      0033E3 02                   18894 	.db	2
      0033E4 91                   18895 	.db	145
      0033E5 05                   18896 	.sleb128	5
      0033E6 54 49 4D 31 5F 50 75 18897 	.ascii "TIM1_Pulse"
             6C 73 65
      0033F0 00                   18898 	.db	0
      0033F1 00 00 00 E5          18899 	.dw	0,229
      0033F5 04                   18900 	.uleb128	4
      0033F6 02                   18901 	.db	2
      0033F7 91                   18902 	.db	145
      0033F8 07                   18903 	.sleb128	7
      0033F9 54 49 4D 31 5F 4F 43 18904 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      003408 00                   18905 	.db	0
      003409 00 00 00 F5          18906 	.dw	0,245
      00340D 04                   18907 	.uleb128	4
      00340E 02                   18908 	.db	2
      00340F 91                   18909 	.db	145
      003410 08                   18910 	.sleb128	8
      003411 54 49 4D 31 5F 4F 43 18911 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      003421 00                   18912 	.db	0
      003422 00 00 00 F5          18913 	.dw	0,245
      003426 04                   18914 	.uleb128	4
      003427 02                   18915 	.db	2
      003428 91                   18916 	.db	145
      003429 09                   18917 	.sleb128	9
      00342A 54 49 4D 31 5F 4F 43 18918 	.ascii "TIM1_OCIdleState"
             49 64 6C 65 53 74 61
             74 65
      00343A 00                   18919 	.db	0
      00343B 00 00 00 F5          18920 	.dw	0,245
      00343F 04                   18921 	.uleb128	4
      003440 02                   18922 	.db	2
      003441 91                   18923 	.db	145
      003442 0A                   18924 	.sleb128	10
      003443 54 49 4D 31 5F 4F 43 18925 	.ascii "TIM1_OCNIdleState"
             4E 49 64 6C 65 53 74
             61 74 65
      003454 00                   18926 	.db	0
      003455 00 00 00 F5          18927 	.dw	0,245
      003459 00                   18928 	.uleb128	0
      00345A 03                   18929 	.uleb128	3
      00345B 00 00 03 A0          18930 	.dw	0,928
      00345F 54 49 4D 31 5F 4F 43 18931 	.ascii "TIM1_OC3Init"
             33 49 6E 69 74
      00346B 00                   18932 	.db	0
      00346C 00 00 A6 5F          18933 	.dw	0,(_TIM1_OC3Init)
      003470 00 00 A7 C2          18934 	.dw	0,(XG$TIM1_OC3Init$0$0+1)
      003474 01                   18935 	.db	1
      003475 00 00 70 34          18936 	.dw	0,(Ldebug_loc_start+10580)
      003479 04                   18937 	.uleb128	4
      00347A 02                   18938 	.db	2
      00347B 91                   18939 	.db	145
      00347C 02                   18940 	.sleb128	2
      00347D 54 49 4D 31 5F 4F 43 18941 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      003488 00                   18942 	.db	0
      003489 00 00 00 F5          18943 	.dw	0,245
      00348D 04                   18944 	.uleb128	4
      00348E 02                   18945 	.db	2
      00348F 91                   18946 	.db	145
      003490 03                   18947 	.sleb128	3
      003491 54 49 4D 31 5F 4F 75 18948 	.ascii "TIM1_OutputState"
             74 70 75 74 53 74 61
             74 65
      0034A1 00                   18949 	.db	0
      0034A2 00 00 00 F5          18950 	.dw	0,245
      0034A6 04                   18951 	.uleb128	4
      0034A7 02                   18952 	.db	2
      0034A8 91                   18953 	.db	145
      0034A9 04                   18954 	.sleb128	4
      0034AA 54 49 4D 31 5F 4F 75 18955 	.ascii "TIM1_OutputNState"
             74 70 75 74 4E 53 74
             61 74 65
      0034BB 00                   18956 	.db	0
      0034BC 00 00 00 F5          18957 	.dw	0,245
      0034C0 04                   18958 	.uleb128	4
      0034C1 02                   18959 	.db	2
      0034C2 91                   18960 	.db	145
      0034C3 05                   18961 	.sleb128	5
      0034C4 54 49 4D 31 5F 50 75 18962 	.ascii "TIM1_Pulse"
             6C 73 65
      0034CE 00                   18963 	.db	0
      0034CF 00 00 00 E5          18964 	.dw	0,229
      0034D3 04                   18965 	.uleb128	4
      0034D4 02                   18966 	.db	2
      0034D5 91                   18967 	.db	145
      0034D6 07                   18968 	.sleb128	7
      0034D7 54 49 4D 31 5F 4F 43 18969 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      0034E6 00                   18970 	.db	0
      0034E7 00 00 00 F5          18971 	.dw	0,245
      0034EB 04                   18972 	.uleb128	4
      0034EC 02                   18973 	.db	2
      0034ED 91                   18974 	.db	145
      0034EE 08                   18975 	.sleb128	8
      0034EF 54 49 4D 31 5F 4F 43 18976 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      0034FF 00                   18977 	.db	0
      003500 00 00 00 F5          18978 	.dw	0,245
      003504 04                   18979 	.uleb128	4
      003505 02                   18980 	.db	2
      003506 91                   18981 	.db	145
      003507 09                   18982 	.sleb128	9
      003508 54 49 4D 31 5F 4F 43 18983 	.ascii "TIM1_OCIdleState"
             49 64 6C 65 53 74 61
             74 65
      003518 00                   18984 	.db	0
      003519 00 00 00 F5          18985 	.dw	0,245
      00351D 04                   18986 	.uleb128	4
      00351E 02                   18987 	.db	2
      00351F 91                   18988 	.db	145
      003520 0A                   18989 	.sleb128	10
      003521 54 49 4D 31 5F 4F 43 18990 	.ascii "TIM1_OCNIdleState"
             4E 49 64 6C 65 53 74
             61 74 65
      003532 00                   18991 	.db	0
      003533 00 00 00 F5          18992 	.dw	0,245
      003537 00                   18993 	.uleb128	0
      003538 03                   18994 	.uleb128	3
      003539 00 00 04 43          18995 	.dw	0,1091
      00353D 54 49 4D 31 5F 4F 43 18996 	.ascii "TIM1_OC4Init"
             34 49 6E 69 74
      003549 00                   18997 	.db	0
      00354A 00 00 A7 C2          18998 	.dw	0,(_TIM1_OC4Init)
      00354E 00 00 A8 AF          18999 	.dw	0,(XG$TIM1_OC4Init$0$0+1)
      003552 01                   19000 	.db	1
      003553 00 00 6E 88          19001 	.dw	0,(Ldebug_loc_start+10152)
      003557 04                   19002 	.uleb128	4
      003558 02                   19003 	.db	2
      003559 91                   19004 	.db	145
      00355A 02                   19005 	.sleb128	2
      00355B 54 49 4D 31 5F 4F 43 19006 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      003566 00                   19007 	.db	0
      003567 00 00 00 F5          19008 	.dw	0,245
      00356B 04                   19009 	.uleb128	4
      00356C 02                   19010 	.db	2
      00356D 91                   19011 	.db	145
      00356E 03                   19012 	.sleb128	3
      00356F 54 49 4D 31 5F 4F 75 19013 	.ascii "TIM1_OutputState"
             74 70 75 74 53 74 61
             74 65
      00357F 00                   19014 	.db	0
      003580 00 00 00 F5          19015 	.dw	0,245
      003584 04                   19016 	.uleb128	4
      003585 02                   19017 	.db	2
      003586 91                   19018 	.db	145
      003587 04                   19019 	.sleb128	4
      003588 54 49 4D 31 5F 50 75 19020 	.ascii "TIM1_Pulse"
             6C 73 65
      003592 00                   19021 	.db	0
      003593 00 00 00 E5          19022 	.dw	0,229
      003597 04                   19023 	.uleb128	4
      003598 02                   19024 	.db	2
      003599 91                   19025 	.db	145
      00359A 06                   19026 	.sleb128	6
      00359B 54 49 4D 31 5F 4F 43 19027 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      0035AA 00                   19028 	.db	0
      0035AB 00 00 00 F5          19029 	.dw	0,245
      0035AF 04                   19030 	.uleb128	4
      0035B0 02                   19031 	.db	2
      0035B1 91                   19032 	.db	145
      0035B2 07                   19033 	.sleb128	7
      0035B3 54 49 4D 31 5F 4F 43 19034 	.ascii "TIM1_OCIdleState"
             49 64 6C 65 53 74 61
             74 65
      0035C3 00                   19035 	.db	0
      0035C4 00 00 00 F5          19036 	.dw	0,245
      0035C8 06                   19037 	.uleb128	6
      0035C9 00 00 A8 95          19038 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$348)
      0035CD 00 00 A8 9A          19039 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$350)
      0035D1 06                   19040 	.uleb128	6
      0035D2 00 00 A8 9D          19041 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$351)
      0035D6 00 00 A8 A2          19042 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$353)
      0035DA 00                   19043 	.uleb128	0
      0035DB 03                   19044 	.uleb128	3
      0035DC 00 00 04 F5          19045 	.dw	0,1269
      0035E0 54 49 4D 31 5F 42 44 19046 	.ascii "TIM1_BDTRConfig"
             54 52 43 6F 6E 66 69
             67
      0035EF 00                   19047 	.db	0
      0035F0 00 00 A8 AF          19048 	.dw	0,(_TIM1_BDTRConfig)
      0035F4 00 00 A9 75          19049 	.dw	0,(XG$TIM1_BDTRConfig$0$0+1)
      0035F8 01                   19050 	.db	1
      0035F9 00 00 6C A0          19051 	.dw	0,(Ldebug_loc_start+9664)
      0035FD 04                   19052 	.uleb128	4
      0035FE 02                   19053 	.db	2
      0035FF 91                   19054 	.db	145
      003600 02                   19055 	.sleb128	2
      003601 54 49 4D 31 5F 4F 53 19056 	.ascii "TIM1_OSSIState"
             53 49 53 74 61 74 65
      00360F 00                   19057 	.db	0
      003610 00 00 00 F5          19058 	.dw	0,245
      003614 04                   19059 	.uleb128	4
      003615 02                   19060 	.db	2
      003616 91                   19061 	.db	145
      003617 03                   19062 	.sleb128	3
      003618 54 49 4D 31 5F 4C 6F 19063 	.ascii "TIM1_LockLevel"
             63 6B 4C 65 76 65 6C
      003626 00                   19064 	.db	0
      003627 00 00 00 F5          19065 	.dw	0,245
      00362B 04                   19066 	.uleb128	4
      00362C 02                   19067 	.db	2
      00362D 91                   19068 	.db	145
      00362E 04                   19069 	.sleb128	4
      00362F 54 49 4D 31 5F 44 65 19070 	.ascii "TIM1_DeadTime"
             61 64 54 69 6D 65
      00363C 00                   19071 	.db	0
      00363D 00 00 00 F5          19072 	.dw	0,245
      003641 04                   19073 	.uleb128	4
      003642 02                   19074 	.db	2
      003643 91                   19075 	.db	145
      003644 05                   19076 	.sleb128	5
      003645 54 49 4D 31 5F 42 72 19077 	.ascii "TIM1_Break"
             65 61 6B
      00364F 00                   19078 	.db	0
      003650 00 00 00 F5          19079 	.dw	0,245
      003654 04                   19080 	.uleb128	4
      003655 02                   19081 	.db	2
      003656 91                   19082 	.db	145
      003657 06                   19083 	.sleb128	6
      003658 54 49 4D 31 5F 42 72 19084 	.ascii "TIM1_BreakPolarity"
             65 61 6B 50 6F 6C 61
             72 69 74 79
      00366A 00                   19085 	.db	0
      00366B 00 00 00 F5          19086 	.dw	0,245
      00366F 04                   19087 	.uleb128	4
      003670 02                   19088 	.db	2
      003671 91                   19089 	.db	145
      003672 07                   19090 	.sleb128	7
      003673 54 49 4D 31 5F 41 75 19091 	.ascii "TIM1_AutomaticOutput"
             74 6F 6D 61 74 69 63
             4F 75 74 70 75 74
      003687 00                   19092 	.db	0
      003688 00 00 00 F5          19093 	.dw	0,245
      00368C 00                   19094 	.uleb128	0
      00368D 03                   19095 	.uleb128	3
      00368E 00 00 05 AD          19096 	.dw	0,1453
      003692 54 49 4D 31 5F 49 43 19097 	.ascii "TIM1_ICInit"
             49 6E 69 74
      00369D 00                   19098 	.db	0
      00369E 00 00 A9 75          19099 	.dw	0,(_TIM1_ICInit)
      0036A2 00 00 AA C6          19100 	.dw	0,(XG$TIM1_ICInit$0$0+1)
      0036A6 01                   19101 	.db	1
      0036A7 00 00 69 74          19102 	.dw	0,(Ldebug_loc_start+8852)
      0036AB 04                   19103 	.uleb128	4
      0036AC 02                   19104 	.db	2
      0036AD 91                   19105 	.db	145
      0036AE 02                   19106 	.sleb128	2
      0036AF 54 49 4D 31 5F 43 68 19107 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      0036BB 00                   19108 	.db	0
      0036BC 00 00 00 F5          19109 	.dw	0,245
      0036C0 04                   19110 	.uleb128	4
      0036C1 02                   19111 	.db	2
      0036C2 91                   19112 	.db	145
      0036C3 03                   19113 	.sleb128	3
      0036C4 54 49 4D 31 5F 49 43 19114 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      0036D3 00                   19115 	.db	0
      0036D4 00 00 00 F5          19116 	.dw	0,245
      0036D8 04                   19117 	.uleb128	4
      0036D9 02                   19118 	.db	2
      0036DA 91                   19119 	.db	145
      0036DB 04                   19120 	.sleb128	4
      0036DC 54 49 4D 31 5F 49 43 19121 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      0036EC 00                   19122 	.db	0
      0036ED 00 00 00 F5          19123 	.dw	0,245
      0036F1 04                   19124 	.uleb128	4
      0036F2 02                   19125 	.db	2
      0036F3 91                   19126 	.db	145
      0036F4 05                   19127 	.sleb128	5
      0036F5 54 49 4D 31 5F 49 43 19128 	.ascii "TIM1_ICPrescaler"
             50 72 65 73 63 61 6C
             65 72
      003705 00                   19129 	.db	0
      003706 00 00 00 F5          19130 	.dw	0,245
      00370A 04                   19131 	.uleb128	4
      00370B 02                   19132 	.db	2
      00370C 91                   19133 	.db	145
      00370D 06                   19134 	.sleb128	6
      00370E 54 49 4D 31 5F 49 43 19135 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      00371B 00                   19136 	.db	0
      00371C 00 00 00 F5          19137 	.dw	0,245
      003720 06                   19138 	.uleb128	6
      003721 00 00 AA 57          19139 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$462)
      003725 00 00 AA 6C          19140 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$471)
      003729 06                   19141 	.uleb128	6
      00372A 00 00 AA 77          19142 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$473)
      00372E 00 00 AA 8C          19143 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$482)
      003732 06                   19144 	.uleb128	6
      003733 00 00 AA 97          19145 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$484)
      003737 00 00 AA AC          19146 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$493)
      00373B 06                   19147 	.uleb128	6
      00373C 00 00 AA AF          19148 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$494)
      003740 00 00 AA C4          19149 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$503)
      003744 00                   19150 	.uleb128	0
      003745 03                   19151 	.uleb128	3
      003746 00 00 06 A2          19152 	.dw	0,1698
      00374A 54 49 4D 31 5F 50 57 19153 	.ascii "TIM1_PWMIConfig"
             4D 49 43 6F 6E 66 69
             67
      003759 00                   19154 	.db	0
      00375A 00 00 AA C6          19155 	.dw	0,(_TIM1_PWMIConfig)
      00375E 00 00 AB FA          19156 	.dw	0,(XG$TIM1_PWMIConfig$0$0+1)
      003762 01                   19157 	.db	1
      003763 00 00 66 A8          19158 	.dw	0,(Ldebug_loc_start+8136)
      003767 04                   19159 	.uleb128	4
      003768 02                   19160 	.db	2
      003769 91                   19161 	.db	145
      00376A 02                   19162 	.sleb128	2
      00376B 54 49 4D 31 5F 43 68 19163 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      003777 00                   19164 	.db	0
      003778 00 00 00 F5          19165 	.dw	0,245
      00377C 04                   19166 	.uleb128	4
      00377D 02                   19167 	.db	2
      00377E 91                   19168 	.db	145
      00377F 03                   19169 	.sleb128	3
      003780 54 49 4D 31 5F 49 43 19170 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      00378F 00                   19171 	.db	0
      003790 00 00 00 F5          19172 	.dw	0,245
      003794 04                   19173 	.uleb128	4
      003795 02                   19174 	.db	2
      003796 91                   19175 	.db	145
      003797 04                   19176 	.sleb128	4
      003798 54 49 4D 31 5F 49 43 19177 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      0037A8 00                   19178 	.db	0
      0037A9 00 00 00 F5          19179 	.dw	0,245
      0037AD 04                   19180 	.uleb128	4
      0037AE 02                   19181 	.db	2
      0037AF 91                   19182 	.db	145
      0037B0 05                   19183 	.sleb128	5
      0037B1 54 49 4D 31 5F 49 43 19184 	.ascii "TIM1_ICPrescaler"
             50 72 65 73 63 61 6C
             65 72
      0037C1 00                   19185 	.db	0
      0037C2 00 00 00 F5          19186 	.dw	0,245
      0037C6 04                   19187 	.uleb128	4
      0037C7 02                   19188 	.db	2
      0037C8 91                   19189 	.db	145
      0037C9 06                   19190 	.sleb128	6
      0037CA 54 49 4D 31 5F 49 43 19191 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      0037D7 00                   19192 	.db	0
      0037D8 00 00 00 F5          19193 	.dw	0,245
      0037DC 06                   19194 	.uleb128	6
      0037DD 00 00 AB 7E          19195 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$548)
      0037E1 00 00 AB 82          19196 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$550)
      0037E5 06                   19197 	.uleb128	6
      0037E6 00 00 AB 85          19198 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$551)
      0037EA 00 00 AB 87          19199 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$553)
      0037EE 06                   19200 	.uleb128	6
      0037EF 00 00 AB 8F          19201 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$555)
      0037F3 00 00 AB 93          19202 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$557)
      0037F7 06                   19203 	.uleb128	6
      0037F8 00 00 AB 96          19204 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$558)
      0037FC 00 00 AB 9A          19205 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$560)
      003800 06                   19206 	.uleb128	6
      003801 00 00 AB A1          19207 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$562)
      003805 00 00 AB CB          19208 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$579)
      003809 06                   19209 	.uleb128	6
      00380A 00 00 AB CE          19210 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$580)
      00380E 00 00 AB F8          19211 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$597)
      003812 07                   19212 	.uleb128	7
      003813 02                   19213 	.db	2
      003814 91                   19214 	.db	145
      003815 7E                   19215 	.sleb128	-2
      003816 69 63 70 6F 6C 61 72 19216 	.ascii "icpolarity"
             69 74 79
      003820 00                   19217 	.db	0
      003821 00 00 00 F5          19218 	.dw	0,245
      003825 07                   19219 	.uleb128	7
      003826 02                   19220 	.db	2
      003827 91                   19221 	.db	145
      003828 7F                   19222 	.sleb128	-1
      003829 69 63 73 65 6C 65 63 19223 	.ascii "icselection"
             74 69 6F 6E
      003834 00                   19224 	.db	0
      003835 00 00 00 F5          19225 	.dw	0,245
      003839 00                   19226 	.uleb128	0
      00383A 03                   19227 	.uleb128	3
      00383B 00 00 06 E1          19228 	.dw	0,1761
      00383F 54 49 4D 31 5F 43 6D 19229 	.ascii "TIM1_Cmd"
             64
      003847 00                   19230 	.db	0
      003848 00 00 AB FA          19231 	.dw	0,(_TIM1_Cmd)
      00384C 00 00 AC 30          19232 	.dw	0,(XG$TIM1_Cmd$0$0+1)
      003850 01                   19233 	.db	1
      003851 00 00 66 40          19234 	.dw	0,(Ldebug_loc_start+8032)
      003855 04                   19235 	.uleb128	4
      003856 02                   19236 	.db	2
      003857 91                   19237 	.db	145
      003858 02                   19238 	.sleb128	2
      003859 4E 65 77 53 74 61 74 19239 	.ascii "NewState"
             65
      003861 00                   19240 	.db	0
      003862 00 00 00 F5          19241 	.dw	0,245
      003866 06                   19242 	.uleb128	6
      003867 00 00 AC 22          19243 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$614)
      00386B 00 00 AC 27          19244 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$616)
      00386F 06                   19245 	.uleb128	6
      003870 00 00 AC 2A          19246 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$617)
      003874 00 00 AC 2F          19247 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$619)
      003878 00                   19248 	.uleb128	0
      003879 03                   19249 	.uleb128	3
      00387A 00 00 07 2B          19250 	.dw	0,1835
      00387E 54 49 4D 31 5F 43 74 19251 	.ascii "TIM1_CtrlPWMOutputs"
             72 6C 50 57 4D 4F 75
             74 70 75 74 73
      003891 00                   19252 	.db	0
      003892 00 00 AC 30          19253 	.dw	0,(_TIM1_CtrlPWMOutputs)
      003896 00 00 AC 66          19254 	.dw	0,(XG$TIM1_CtrlPWMOutputs$0$0+1)
      00389A 01                   19255 	.db	1
      00389B 00 00 65 D8          19256 	.dw	0,(Ldebug_loc_start+7928)
      00389F 04                   19257 	.uleb128	4
      0038A0 02                   19258 	.db	2
      0038A1 91                   19259 	.db	145
      0038A2 02                   19260 	.sleb128	2
      0038A3 4E 65 77 53 74 61 74 19261 	.ascii "NewState"
             65
      0038AB 00                   19262 	.db	0
      0038AC 00 00 00 F5          19263 	.dw	0,245
      0038B0 06                   19264 	.uleb128	6
      0038B1 00 00 AC 58          19265 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$635)
      0038B5 00 00 AC 5D          19266 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$637)
      0038B9 06                   19267 	.uleb128	6
      0038BA 00 00 AC 60          19268 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$638)
      0038BE 00 00 AC 65          19269 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$640)
      0038C2 00                   19270 	.uleb128	0
      0038C3 03                   19271 	.uleb128	3
      0038C4 00 00 07 7F          19272 	.dw	0,1919
      0038C8 54 49 4D 31 5F 49 54 19273 	.ascii "TIM1_ITConfig"
             43 6F 6E 66 69 67
      0038D5 00                   19274 	.db	0
      0038D6 00 00 AC 66          19275 	.dw	0,(_TIM1_ITConfig)
      0038DA 00 00 AC BB          19276 	.dw	0,(XG$TIM1_ITConfig$0$0+1)
      0038DE 01                   19277 	.db	1
      0038DF 00 00 64 F8          19278 	.dw	0,(Ldebug_loc_start+7704)
      0038E3 04                   19279 	.uleb128	4
      0038E4 02                   19280 	.db	2
      0038E5 91                   19281 	.db	145
      0038E6 02                   19282 	.sleb128	2
      0038E7 54 49 4D 31 5F 49 54 19283 	.ascii "TIM1_IT"
      0038EE 00                   19284 	.db	0
      0038EF 00 00 00 F5          19285 	.dw	0,245
      0038F3 04                   19286 	.uleb128	4
      0038F4 02                   19287 	.db	2
      0038F5 91                   19288 	.db	145
      0038F6 03                   19289 	.sleb128	3
      0038F7 4E 65 77 53 74 61 74 19290 	.ascii "NewState"
             65
      0038FF 00                   19291 	.db	0
      003900 00 00 00 F5          19292 	.dw	0,245
      003904 06                   19293 	.uleb128	6
      003905 00 00 AC A5          19294 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$664)
      003909 00 00 AC AA          19295 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$666)
      00390D 06                   19296 	.uleb128	6
      00390E 00 00 AC AD          19297 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$667)
      003912 00 00 AC B9          19298 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$671)
      003916 00                   19299 	.uleb128	0
      003917 02                   19300 	.uleb128	2
      003918 54 49 4D 31 5F 49 6E 19301 	.ascii "TIM1_InternalClockConfig"
             74 65 72 6E 61 6C 43
             6C 6F 63 6B 43 6F 6E
             66 69 67
      003930 00                   19302 	.db	0
      003931 00 00 AC BB          19303 	.dw	0,(_TIM1_InternalClockConfig)
      003935 00 00 AC C4          19304 	.dw	0,(XG$TIM1_InternalClockConfig$0$0+1)
      003939 01                   19305 	.db	1
      00393A 00 00 64 E4          19306 	.dw	0,(Ldebug_loc_start+7684)
      00393E 03                   19307 	.uleb128	3
      00393F 00 00 08 20          19308 	.dw	0,2080
      003943 54 49 4D 31 5F 45 54 19309 	.ascii "TIM1_ETRClockMode1Config"
             52 43 6C 6F 63 6B 4D
             6F 64 65 31 43 6F 6E
             66 69 67
      00395B 00                   19310 	.db	0
      00395C 00 00 AC C4          19311 	.dw	0,(_TIM1_ETRClockMode1Config)
      003960 00 00 AD 2D          19312 	.dw	0,(XG$TIM1_ETRClockMode1Config$0$0+1)
      003964 01                   19313 	.db	1
      003965 00 00 63 E0          19314 	.dw	0,(Ldebug_loc_start+7424)
      003969 04                   19315 	.uleb128	4
      00396A 02                   19316 	.db	2
      00396B 91                   19317 	.db	145
      00396C 02                   19318 	.sleb128	2
      00396D 54 49 4D 31 5F 45 78 19319 	.ascii "TIM1_ExtTRGPrescaler"
             74 54 52 47 50 72 65
             73 63 61 6C 65 72
      003981 00                   19320 	.db	0
      003982 00 00 00 F5          19321 	.dw	0,245
      003986 04                   19322 	.uleb128	4
      003987 02                   19323 	.db	2
      003988 91                   19324 	.db	145
      003989 03                   19325 	.sleb128	3
      00398A 54 49 4D 31 5F 45 78 19326 	.ascii "TIM1_ExtTRGPolarity"
             74 54 52 47 50 6F 6C
             61 72 69 74 79
      00399D 00                   19327 	.db	0
      00399E 00 00 00 F5          19328 	.dw	0,245
      0039A2 04                   19329 	.uleb128	4
      0039A3 02                   19330 	.db	2
      0039A4 91                   19331 	.db	145
      0039A5 04                   19332 	.sleb128	4
      0039A6 45 78 74 54 52 47 46 19333 	.ascii "ExtTRGFilter"
             69 6C 74 65 72
      0039B2 00                   19334 	.db	0
      0039B3 00 00 00 F5          19335 	.dw	0,245
      0039B7 00                   19336 	.uleb128	0
      0039B8 03                   19337 	.uleb128	3
      0039B9 00 00 08 9A          19338 	.dw	0,2202
      0039BD 54 49 4D 31 5F 45 54 19339 	.ascii "TIM1_ETRClockMode2Config"
             52 43 6C 6F 63 6B 4D
             6F 64 65 32 43 6F 6E
             66 69 67
      0039D5 00                   19340 	.db	0
      0039D6 00 00 AD 2D          19341 	.dw	0,(_TIM1_ETRClockMode2Config)
      0039DA 00 00 AD 94          19342 	.dw	0,(XG$TIM1_ETRClockMode2Config$0$0+1)
      0039DE 01                   19343 	.db	1
      0039DF 00 00 62 DC          19344 	.dw	0,(Ldebug_loc_start+7164)
      0039E3 04                   19345 	.uleb128	4
      0039E4 02                   19346 	.db	2
      0039E5 91                   19347 	.db	145
      0039E6 02                   19348 	.sleb128	2
      0039E7 54 49 4D 31 5F 45 78 19349 	.ascii "TIM1_ExtTRGPrescaler"
             74 54 52 47 50 72 65
             73 63 61 6C 65 72
      0039FB 00                   19350 	.db	0
      0039FC 00 00 00 F5          19351 	.dw	0,245
      003A00 04                   19352 	.uleb128	4
      003A01 02                   19353 	.db	2
      003A02 91                   19354 	.db	145
      003A03 03                   19355 	.sleb128	3
      003A04 54 49 4D 31 5F 45 78 19356 	.ascii "TIM1_ExtTRGPolarity"
             74 54 52 47 50 6F 6C
             61 72 69 74 79
      003A17 00                   19357 	.db	0
      003A18 00 00 00 F5          19358 	.dw	0,245
      003A1C 04                   19359 	.uleb128	4
      003A1D 02                   19360 	.db	2
      003A1E 91                   19361 	.db	145
      003A1F 04                   19362 	.sleb128	4
      003A20 45 78 74 54 52 47 46 19363 	.ascii "ExtTRGFilter"
             69 6C 74 65 72
      003A2C 00                   19364 	.db	0
      003A2D 00 00 00 F5          19365 	.dw	0,245
      003A31 00                   19366 	.uleb128	0
      003A32 03                   19367 	.uleb128	3
      003A33 00 00 09 0A          19368 	.dw	0,2314
      003A37 54 49 4D 31 5F 45 54 19369 	.ascii "TIM1_ETRConfig"
             52 43 6F 6E 66 69 67
      003A45 00                   19370 	.db	0
      003A46 00 00 AD 94          19371 	.dw	0,(_TIM1_ETRConfig)
      003A4A 00 00 AD BF          19372 	.dw	0,(XG$TIM1_ETRConfig$0$0+1)
      003A4E 01                   19373 	.db	1
      003A4F 00 00 62 68          19374 	.dw	0,(Ldebug_loc_start+7048)
      003A53 04                   19375 	.uleb128	4
      003A54 02                   19376 	.db	2
      003A55 91                   19377 	.db	145
      003A56 02                   19378 	.sleb128	2
      003A57 54 49 4D 31 5F 45 78 19379 	.ascii "TIM1_ExtTRGPrescaler"
             74 54 52 47 50 72 65
             73 63 61 6C 65 72
      003A6B 00                   19380 	.db	0
      003A6C 00 00 00 F5          19381 	.dw	0,245
      003A70 04                   19382 	.uleb128	4
      003A71 02                   19383 	.db	2
      003A72 91                   19384 	.db	145
      003A73 03                   19385 	.sleb128	3
      003A74 54 49 4D 31 5F 45 78 19386 	.ascii "TIM1_ExtTRGPolarity"
             74 54 52 47 50 6F 6C
             61 72 69 74 79
      003A87 00                   19387 	.db	0
      003A88 00 00 00 F5          19388 	.dw	0,245
      003A8C 04                   19389 	.uleb128	4
      003A8D 02                   19390 	.db	2
      003A8E 91                   19391 	.db	145
      003A8F 04                   19392 	.sleb128	4
      003A90 45 78 74 54 52 47 46 19393 	.ascii "ExtTRGFilter"
             69 6C 74 65 72
      003A9C 00                   19394 	.db	0
      003A9D 00 00 00 F5          19395 	.dw	0,245
      003AA1 00                   19396 	.uleb128	0
      003AA2 03                   19397 	.uleb128	3
      003AA3 00 00 09 96          19398 	.dw	0,2454
      003AA7 54 49 4D 31 5F 54 49 19399 	.ascii "TIM1_TIxExternalClockConfig"
             78 45 78 74 65 72 6E
             61 6C 43 6C 6F 63 6B
             43 6F 6E 66 69 67
      003AC2 00                   19400 	.db	0
      003AC3 00 00 AD BF          19401 	.dw	0,(_TIM1_TIxExternalClockConfig)
      003AC7 00 00 AE 63          19402 	.dw	0,(XG$TIM1_TIxExternalClockConfig$0$0+1)
      003ACB 01                   19403 	.db	1
      003ACC 00 00 60 BC          19404 	.dw	0,(Ldebug_loc_start+6620)
      003AD0 04                   19405 	.uleb128	4
      003AD1 02                   19406 	.db	2
      003AD2 91                   19407 	.db	145
      003AD3 02                   19408 	.sleb128	2
      003AD4 54 49 4D 31 5F 54 49 19409 	.ascii "TIM1_TIxExternalCLKSource"
             78 45 78 74 65 72 6E
             61 6C 43 4C 4B 53 6F
             75 72 63 65
      003AED 00                   19410 	.db	0
      003AEE 00 00 00 F5          19411 	.dw	0,245
      003AF2 04                   19412 	.uleb128	4
      003AF3 02                   19413 	.db	2
      003AF4 91                   19414 	.db	145
      003AF5 03                   19415 	.sleb128	3
      003AF6 54 49 4D 31 5F 49 43 19416 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      003B05 00                   19417 	.db	0
      003B06 00 00 00 F5          19418 	.dw	0,245
      003B0A 04                   19419 	.uleb128	4
      003B0B 02                   19420 	.db	2
      003B0C 91                   19421 	.db	145
      003B0D 04                   19422 	.sleb128	4
      003B0E 49 43 46 69 6C 74 65 19423 	.ascii "ICFilter"
             72
      003B16 00                   19424 	.db	0
      003B17 00 00 00 F5          19425 	.dw	0,245
      003B1B 06                   19426 	.uleb128	6
      003B1C 00 00 AE 35          19427 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$785)
      003B20 00 00 AE 42          19428 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$791)
      003B24 06                   19429 	.uleb128	6
      003B25 00 00 AE 45          19430 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$792)
      003B29 00 00 AE 52          19431 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$798)
      003B2D 00                   19432 	.uleb128	0
      003B2E 03                   19433 	.uleb128	3
      003B2F 00 00 09 E1          19434 	.dw	0,2529
      003B33 54 49 4D 31 5F 53 65 19435 	.ascii "TIM1_SelectInputTrigger"
             6C 65 63 74 49 6E 70
             75 74 54 72 69 67 67
             65 72
      003B4A 00                   19436 	.db	0
      003B4B 00 00 AE 63          19437 	.dw	0,(_TIM1_SelectInputTrigger)
      003B4F 00 00 AE B1          19438 	.dw	0,(XG$TIM1_SelectInputTrigger$0$0+1)
      003B53 01                   19439 	.db	1
      003B54 00 00 60 24          19440 	.dw	0,(Ldebug_loc_start+6468)
      003B58 04                   19441 	.uleb128	4
      003B59 02                   19442 	.db	2
      003B5A 91                   19443 	.db	145
      003B5B 02                   19444 	.sleb128	2
      003B5C 54 49 4D 31 5F 49 6E 19445 	.ascii "TIM1_InputTriggerSource"
             70 75 74 54 72 69 67
             67 65 72 53 6F 75 72
             63 65
      003B73 00                   19446 	.db	0
      003B74 00 00 00 F5          19447 	.dw	0,245
      003B78 00                   19448 	.uleb128	0
      003B79 03                   19449 	.uleb128	3
      003B7A 00 00 0A 30          19450 	.dw	0,2608
      003B7E 54 49 4D 31 5F 55 70 19451 	.ascii "TIM1_UpdateDisableConfig"
             64 61 74 65 44 69 73
             61 62 6C 65 43 6F 6E
             66 69 67
      003B96 00                   19452 	.db	0
      003B97 00 00 AE B1          19453 	.dw	0,(_TIM1_UpdateDisableConfig)
      003B9B 00 00 AE E7          19454 	.dw	0,(XG$TIM1_UpdateDisableConfig$0$0+1)
      003B9F 01                   19455 	.db	1
      003BA0 00 00 5F BC          19456 	.dw	0,(Ldebug_loc_start+6364)
      003BA4 04                   19457 	.uleb128	4
      003BA5 02                   19458 	.db	2
      003BA6 91                   19459 	.db	145
      003BA7 02                   19460 	.sleb128	2
      003BA8 4E 65 77 53 74 61 74 19461 	.ascii "NewState"
             65
      003BB0 00                   19462 	.db	0
      003BB1 00 00 00 F5          19463 	.dw	0,245
      003BB5 06                   19464 	.uleb128	6
      003BB6 00 00 AE D9          19465 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$837)
      003BBA 00 00 AE DE          19466 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$839)
      003BBE 06                   19467 	.uleb128	6
      003BBF 00 00 AE E1          19468 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$840)
      003BC3 00 00 AE E6          19469 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$842)
      003BC7 00                   19470 	.uleb128	0
      003BC8 03                   19471 	.uleb128	3
      003BC9 00 00 0A 88          19472 	.dw	0,2696
      003BCD 54 49 4D 31 5F 55 70 19473 	.ascii "TIM1_UpdateRequestConfig"
             64 61 74 65 52 65 71
             75 65 73 74 43 6F 6E
             66 69 67
      003BE5 00                   19474 	.db	0
      003BE6 00 00 AE E7          19475 	.dw	0,(_TIM1_UpdateRequestConfig)
      003BEA 00 00 AF 1D          19476 	.dw	0,(XG$TIM1_UpdateRequestConfig$0$0+1)
      003BEE 01                   19477 	.db	1
      003BEF 00 00 5F 54          19478 	.dw	0,(Ldebug_loc_start+6260)
      003BF3 04                   19479 	.uleb128	4
      003BF4 02                   19480 	.db	2
      003BF5 91                   19481 	.db	145
      003BF6 02                   19482 	.sleb128	2
      003BF7 54 49 4D 31 5F 55 70 19483 	.ascii "TIM1_UpdateSource"
             64 61 74 65 53 6F 75
             72 63 65
      003C08 00                   19484 	.db	0
      003C09 00 00 00 F5          19485 	.dw	0,245
      003C0D 06                   19486 	.uleb128	6
      003C0E 00 00 AF 0F          19487 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$858)
      003C12 00 00 AF 14          19488 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$860)
      003C16 06                   19489 	.uleb128	6
      003C17 00 00 AF 17          19490 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$861)
      003C1B 00 00 AF 1C          19491 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$863)
      003C1F 00                   19492 	.uleb128	0
      003C20 03                   19493 	.uleb128	3
      003C21 00 00 0A D4          19494 	.dw	0,2772
      003C25 54 49 4D 31 5F 53 65 19495 	.ascii "TIM1_SelectHallSensor"
             6C 65 63 74 48 61 6C
             6C 53 65 6E 73 6F 72
      003C3A 00                   19496 	.db	0
      003C3B 00 00 AF 1D          19497 	.dw	0,(_TIM1_SelectHallSensor)
      003C3F 00 00 AF 53          19498 	.dw	0,(XG$TIM1_SelectHallSensor$0$0+1)
      003C43 01                   19499 	.db	1
      003C44 00 00 5E EC          19500 	.dw	0,(Ldebug_loc_start+6156)
      003C48 04                   19501 	.uleb128	4
      003C49 02                   19502 	.db	2
      003C4A 91                   19503 	.db	145
      003C4B 02                   19504 	.sleb128	2
      003C4C 4E 65 77 53 74 61 74 19505 	.ascii "NewState"
             65
      003C54 00                   19506 	.db	0
      003C55 00 00 00 F5          19507 	.dw	0,245
      003C59 06                   19508 	.uleb128	6
      003C5A 00 00 AF 45          19509 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$879)
      003C5E 00 00 AF 4A          19510 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$881)
      003C62 06                   19511 	.uleb128	6
      003C63 00 00 AF 4D          19512 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$882)
      003C67 00 00 AF 52          19513 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$884)
      003C6B 00                   19514 	.uleb128	0
      003C6C 03                   19515 	.uleb128	3
      003C6D 00 00 0B 25          19516 	.dw	0,2853
      003C71 54 49 4D 31 5F 53 65 19517 	.ascii "TIM1_SelectOnePulseMode"
             6C 65 63 74 4F 6E 65
             50 75 6C 73 65 4D 6F
             64 65
      003C88 00                   19518 	.db	0
      003C89 00 00 AF 53          19519 	.dw	0,(_TIM1_SelectOnePulseMode)
      003C8D 00 00 AF 89          19520 	.dw	0,(XG$TIM1_SelectOnePulseMode$0$0+1)
      003C91 01                   19521 	.db	1
      003C92 00 00 5E 84          19522 	.dw	0,(Ldebug_loc_start+6052)
      003C96 04                   19523 	.uleb128	4
      003C97 02                   19524 	.db	2
      003C98 91                   19525 	.db	145
      003C99 02                   19526 	.sleb128	2
      003C9A 54 49 4D 31 5F 4F 50 19527 	.ascii "TIM1_OPMode"
             4D 6F 64 65
      003CA5 00                   19528 	.db	0
      003CA6 00 00 00 F5          19529 	.dw	0,245
      003CAA 06                   19530 	.uleb128	6
      003CAB 00 00 AF 7B          19531 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$900)
      003CAF 00 00 AF 80          19532 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$902)
      003CB3 06                   19533 	.uleb128	6
      003CB4 00 00 AF 83          19534 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$903)
      003CB8 00 00 AF 88          19535 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$905)
      003CBC 00                   19536 	.uleb128	0
      003CBD 03                   19537 	.uleb128	3
      003CBE 00 00 0B 69          19538 	.dw	0,2921
      003CC2 54 49 4D 31 5F 53 65 19539 	.ascii "TIM1_SelectOutputTrigger"
             6C 65 63 74 4F 75 74
             70 75 74 54 72 69 67
             67 65 72
      003CDA 00                   19540 	.db	0
      003CDB 00 00 AF 89          19541 	.dw	0,(_TIM1_SelectOutputTrigger)
      003CDF 00 00 AF E0          19542 	.dw	0,(XG$TIM1_SelectOutputTrigger$0$0+1)
      003CE3 01                   19543 	.db	1
      003CE4 00 00 5D E0          19544 	.dw	0,(Ldebug_loc_start+5888)
      003CE8 04                   19545 	.uleb128	4
      003CE9 02                   19546 	.db	2
      003CEA 91                   19547 	.db	145
      003CEB 02                   19548 	.sleb128	2
      003CEC 54 49 4D 31 5F 54 52 19549 	.ascii "TIM1_TRGOSource"
             47 4F 53 6F 75 72 63
             65
      003CFB 00                   19550 	.db	0
      003CFC 00 00 00 F5          19551 	.dw	0,245
      003D00 00                   19552 	.uleb128	0
      003D01 03                   19553 	.uleb128	3
      003D02 00 00 0B A8          19554 	.dw	0,2984
      003D06 54 49 4D 31 5F 53 65 19555 	.ascii "TIM1_SelectSlaveMode"
             6C 65 63 74 53 6C 61
             76 65 4D 6F 64 65
      003D1A 00                   19556 	.db	0
      003D1B 00 00 AF E0          19557 	.dw	0,(_TIM1_SelectSlaveMode)
      003D1F 00 00 B0 1E          19558 	.dw	0,(XG$TIM1_SelectSlaveMode$0$0+1)
      003D23 01                   19559 	.db	1
      003D24 00 00 5D 54          19560 	.dw	0,(Ldebug_loc_start+5748)
      003D28 04                   19561 	.uleb128	4
      003D29 02                   19562 	.db	2
      003D2A 91                   19563 	.db	145
      003D2B 02                   19564 	.sleb128	2
      003D2C 54 49 4D 31 5F 53 6C 19565 	.ascii "TIM1_SlaveMode"
             61 76 65 4D 6F 64 65
      003D3A 00                   19566 	.db	0
      003D3B 00 00 00 F5          19567 	.dw	0,245
      003D3F 00                   19568 	.uleb128	0
      003D40 03                   19569 	.uleb128	3
      003D41 00 00 0B F9          19570 	.dw	0,3065
      003D45 54 49 4D 31 5F 53 65 19571 	.ascii "TIM1_SelectMasterSlaveMode"
             6C 65 63 74 4D 61 73
             74 65 72 53 6C 61 76
             65 4D 6F 64 65
      003D5F 00                   19572 	.db	0
      003D60 00 00 B0 1E          19573 	.dw	0,(_TIM1_SelectMasterSlaveMode)
      003D64 00 00 B0 54          19574 	.dw	0,(XG$TIM1_SelectMasterSlaveMode$0$0+1)
      003D68 01                   19575 	.db	1
      003D69 00 00 5C EC          19576 	.dw	0,(Ldebug_loc_start+5644)
      003D6D 04                   19577 	.uleb128	4
      003D6E 02                   19578 	.db	2
      003D6F 91                   19579 	.db	145
      003D70 02                   19580 	.sleb128	2
      003D71 4E 65 77 53 74 61 74 19581 	.ascii "NewState"
             65
      003D79 00                   19582 	.db	0
      003D7A 00 00 00 F5          19583 	.dw	0,245
      003D7E 06                   19584 	.uleb128	6
      003D7F 00 00 B0 46          19585 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$959)
      003D83 00 00 B0 4B          19586 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$961)
      003D87 06                   19587 	.uleb128	6
      003D88 00 00 B0 4E          19588 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$962)
      003D8C 00 00 B0 53          19589 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$964)
      003D90 00                   19590 	.uleb128	0
      003D91 03                   19591 	.uleb128	3
      003D92 00 00 0C 97          19592 	.dw	0,3223
      003D96 54 49 4D 31 5F 45 6E 19593 	.ascii "TIM1_EncoderInterfaceConfig"
             63 6F 64 65 72 49 6E
             74 65 72 66 61 63 65
             43 6F 6E 66 69 67
      003DB1 00                   19594 	.db	0
      003DB2 00 00 B0 54          19595 	.dw	0,(_TIM1_EncoderInterfaceConfig)
      003DB6 00 00 B1 06          19596 	.dw	0,(XG$TIM1_EncoderInterfaceConfig$0$0+1)
      003DBA 01                   19597 	.db	1
      003DBB 00 00 5B C4          19598 	.dw	0,(Ldebug_loc_start+5348)
      003DBF 04                   19599 	.uleb128	4
      003DC0 02                   19600 	.db	2
      003DC1 91                   19601 	.db	145
      003DC2 02                   19602 	.sleb128	2
      003DC3 54 49 4D 31 5F 45 6E 19603 	.ascii "TIM1_EncoderMode"
             63 6F 64 65 72 4D 6F
             64 65
      003DD3 00                   19604 	.db	0
      003DD4 00 00 00 F5          19605 	.dw	0,245
      003DD8 04                   19606 	.uleb128	4
      003DD9 02                   19607 	.db	2
      003DDA 91                   19608 	.db	145
      003DDB 03                   19609 	.sleb128	3
      003DDC 54 49 4D 31 5F 49 43 19610 	.ascii "TIM1_IC1Polarity"
             31 50 6F 6C 61 72 69
             74 79
      003DEC 00                   19611 	.db	0
      003DED 00 00 00 F5          19612 	.dw	0,245
      003DF1 04                   19613 	.uleb128	4
      003DF2 02                   19614 	.db	2
      003DF3 91                   19615 	.db	145
      003DF4 04                   19616 	.sleb128	4
      003DF5 54 49 4D 31 5F 49 43 19617 	.ascii "TIM1_IC2Polarity"
             32 50 6F 6C 61 72 69
             74 79
      003E05 00                   19618 	.db	0
      003E06 00 00 00 F5          19619 	.dw	0,245
      003E0A 06                   19620 	.uleb128	6
      003E0B 00 00 B0 C3          19621 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$998)
      003E0F 00 00 B0 C8          19622 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1000)
      003E13 06                   19623 	.uleb128	6
      003E14 00 00 B0 CB          19624 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1001)
      003E18 00 00 B0 D0          19625 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1003)
      003E1C 06                   19626 	.uleb128	6
      003E1D 00 00 B0 DA          19627 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1006)
      003E21 00 00 B0 DF          19628 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1008)
      003E25 06                   19629 	.uleb128	6
      003E26 00 00 B0 E2          19630 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1009)
      003E2A 00 00 B0 E7          19631 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1011)
      003E2E 00                   19632 	.uleb128	0
      003E2F 03                   19633 	.uleb128	3
      003E30 00 00 0C EC          19634 	.dw	0,3308
      003E34 54 49 4D 31 5F 50 72 19635 	.ascii "TIM1_PrescalerConfig"
             65 73 63 61 6C 65 72
             43 6F 6E 66 69 67
      003E48 00                   19636 	.db	0
      003E49 00 00 B1 06          19637 	.dw	0,(_TIM1_PrescalerConfig)
      003E4D 00 00 B1 36          19638 	.dw	0,(XG$TIM1_PrescalerConfig$0$0+1)
      003E51 01                   19639 	.db	1
      003E52 00 00 5B 5C          19640 	.dw	0,(Ldebug_loc_start+5244)
      003E56 04                   19641 	.uleb128	4
      003E57 02                   19642 	.db	2
      003E58 91                   19643 	.db	145
      003E59 02                   19644 	.sleb128	2
      003E5A 50 72 65 73 63 61 6C 19645 	.ascii "Prescaler"
             65 72
      003E63 00                   19646 	.db	0
      003E64 00 00 00 E5          19647 	.dw	0,229
      003E68 04                   19648 	.uleb128	4
      003E69 02                   19649 	.db	2
      003E6A 91                   19650 	.db	145
      003E6B 04                   19651 	.sleb128	4
      003E6C 54 49 4D 31 5F 50 53 19652 	.ascii "TIM1_PSCReloadMode"
             43 52 65 6C 6F 61 64
             4D 6F 64 65
      003E7E 00                   19653 	.db	0
      003E7F 00 00 00 F5          19654 	.dw	0,245
      003E83 00                   19655 	.uleb128	0
      003E84 03                   19656 	.uleb128	3
      003E85 00 00 0D 2F          19657 	.dw	0,3375
      003E89 54 49 4D 31 5F 43 6F 19658 	.ascii "TIM1_CounterModeConfig"
             75 6E 74 65 72 4D 6F
             64 65 43 6F 6E 66 69
             67
      003E9F 00                   19659 	.db	0
      003EA0 00 00 B1 36          19660 	.dw	0,(_TIM1_CounterModeConfig)
      003EA4 00 00 B1 7B          19661 	.dw	0,(XG$TIM1_CounterModeConfig$0$0+1)
      003EA8 01                   19662 	.db	1
      003EA9 00 00 5A D0          19663 	.dw	0,(Ldebug_loc_start+5104)
      003EAD 04                   19664 	.uleb128	4
      003EAE 02                   19665 	.db	2
      003EAF 91                   19666 	.db	145
      003EB0 02                   19667 	.sleb128	2
      003EB1 54 49 4D 31 5F 43 6F 19668 	.ascii "TIM1_CounterMode"
             75 6E 74 65 72 4D 6F
             64 65
      003EC1 00                   19669 	.db	0
      003EC2 00 00 00 F5          19670 	.dw	0,245
      003EC6 00                   19671 	.uleb128	0
      003EC7 03                   19672 	.uleb128	3
      003EC8 00 00 0D 71          19673 	.dw	0,3441
      003ECC 54 49 4D 31 5F 46 6F 19674 	.ascii "TIM1_ForcedOC1Config"
             72 63 65 64 4F 43 31
             43 6F 6E 66 69 67
      003EE0 00                   19675 	.db	0
      003EE1 00 00 B1 7B          19676 	.dw	0,(_TIM1_ForcedOC1Config)
      003EE5 00 00 B1 A7          19677 	.dw	0,(XG$TIM1_ForcedOC1Config$0$0+1)
      003EE9 01                   19678 	.db	1
      003EEA 00 00 5A 5C          19679 	.dw	0,(Ldebug_loc_start+4988)
      003EEE 04                   19680 	.uleb128	4
      003EEF 02                   19681 	.db	2
      003EF0 91                   19682 	.db	145
      003EF1 02                   19683 	.sleb128	2
      003EF2 54 49 4D 31 5F 46 6F 19684 	.ascii "TIM1_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      003F03 00                   19685 	.db	0
      003F04 00 00 00 F5          19686 	.dw	0,245
      003F08 00                   19687 	.uleb128	0
      003F09 03                   19688 	.uleb128	3
      003F0A 00 00 0D B3          19689 	.dw	0,3507
      003F0E 54 49 4D 31 5F 46 6F 19690 	.ascii "TIM1_ForcedOC2Config"
             72 63 65 64 4F 43 32
             43 6F 6E 66 69 67
      003F22 00                   19691 	.db	0
      003F23 00 00 B1 A7          19692 	.dw	0,(_TIM1_ForcedOC2Config)
      003F27 00 00 B1 D3          19693 	.dw	0,(XG$TIM1_ForcedOC2Config$0$0+1)
      003F2B 01                   19694 	.db	1
      003F2C 00 00 59 E8          19695 	.dw	0,(Ldebug_loc_start+4872)
      003F30 04                   19696 	.uleb128	4
      003F31 02                   19697 	.db	2
      003F32 91                   19698 	.db	145
      003F33 02                   19699 	.sleb128	2
      003F34 54 49 4D 31 5F 46 6F 19700 	.ascii "TIM1_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      003F45 00                   19701 	.db	0
      003F46 00 00 00 F5          19702 	.dw	0,245
      003F4A 00                   19703 	.uleb128	0
      003F4B 03                   19704 	.uleb128	3
      003F4C 00 00 0D F5          19705 	.dw	0,3573
      003F50 54 49 4D 31 5F 46 6F 19706 	.ascii "TIM1_ForcedOC3Config"
             72 63 65 64 4F 43 33
             43 6F 6E 66 69 67
      003F64 00                   19707 	.db	0
      003F65 00 00 B1 D3          19708 	.dw	0,(_TIM1_ForcedOC3Config)
      003F69 00 00 B1 FF          19709 	.dw	0,(XG$TIM1_ForcedOC3Config$0$0+1)
      003F6D 01                   19710 	.db	1
      003F6E 00 00 59 74          19711 	.dw	0,(Ldebug_loc_start+4756)
      003F72 04                   19712 	.uleb128	4
      003F73 02                   19713 	.db	2
      003F74 91                   19714 	.db	145
      003F75 02                   19715 	.sleb128	2
      003F76 54 49 4D 31 5F 46 6F 19716 	.ascii "TIM1_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      003F87 00                   19717 	.db	0
      003F88 00 00 00 F5          19718 	.dw	0,245
      003F8C 00                   19719 	.uleb128	0
      003F8D 03                   19720 	.uleb128	3
      003F8E 00 00 0E 37          19721 	.dw	0,3639
      003F92 54 49 4D 31 5F 46 6F 19722 	.ascii "TIM1_ForcedOC4Config"
             72 63 65 64 4F 43 34
             43 6F 6E 66 69 67
      003FA6 00                   19723 	.db	0
      003FA7 00 00 B1 FF          19724 	.dw	0,(_TIM1_ForcedOC4Config)
      003FAB 00 00 B2 2B          19725 	.dw	0,(XG$TIM1_ForcedOC4Config$0$0+1)
      003FAF 01                   19726 	.db	1
      003FB0 00 00 59 00          19727 	.dw	0,(Ldebug_loc_start+4640)
      003FB4 04                   19728 	.uleb128	4
      003FB5 02                   19729 	.db	2
      003FB6 91                   19730 	.db	145
      003FB7 02                   19731 	.sleb128	2
      003FB8 54 49 4D 31 5F 46 6F 19732 	.ascii "TIM1_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      003FC9 00                   19733 	.db	0
      003FCA 00 00 00 F5          19734 	.dw	0,245
      003FCE 00                   19735 	.uleb128	0
      003FCF 03                   19736 	.uleb128	3
      003FD0 00 00 0E 83          19737 	.dw	0,3715
      003FD4 54 49 4D 31 5F 41 52 19738 	.ascii "TIM1_ARRPreloadConfig"
             52 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      003FE9 00                   19739 	.db	0
      003FEA 00 00 B2 2B          19740 	.dw	0,(_TIM1_ARRPreloadConfig)
      003FEE 00 00 B2 61          19741 	.dw	0,(XG$TIM1_ARRPreloadConfig$0$0+1)
      003FF2 01                   19742 	.db	1
      003FF3 00 00 58 98          19743 	.dw	0,(Ldebug_loc_start+4536)
      003FF7 04                   19744 	.uleb128	4
      003FF8 02                   19745 	.db	2
      003FF9 91                   19746 	.db	145
      003FFA 02                   19747 	.sleb128	2
      003FFB 4E 65 77 53 74 61 74 19748 	.ascii "NewState"
             65
      004003 00                   19749 	.db	0
      004004 00 00 00 F5          19750 	.dw	0,245
      004008 06                   19751 	.uleb128	6
      004009 00 00 B2 53          19752 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1129)
      00400D 00 00 B2 58          19753 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1131)
      004011 06                   19754 	.uleb128	6
      004012 00 00 B2 5B          19755 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1132)
      004016 00 00 B2 60          19756 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1134)
      00401A 00                   19757 	.uleb128	0
      00401B 03                   19758 	.uleb128	3
      00401C 00 00 0E C8          19759 	.dw	0,3784
      004020 54 49 4D 31 5F 53 65 19760 	.ascii "TIM1_SelectCOM"
             6C 65 63 74 43 4F 4D
      00402E 00                   19761 	.db	0
      00402F 00 00 B2 61          19762 	.dw	0,(_TIM1_SelectCOM)
      004033 00 00 B2 97          19763 	.dw	0,(XG$TIM1_SelectCOM$0$0+1)
      004037 01                   19764 	.db	1
      004038 00 00 58 30          19765 	.dw	0,(Ldebug_loc_start+4432)
      00403C 04                   19766 	.uleb128	4
      00403D 02                   19767 	.db	2
      00403E 91                   19768 	.db	145
      00403F 02                   19769 	.sleb128	2
      004040 4E 65 77 53 74 61 74 19770 	.ascii "NewState"
             65
      004048 00                   19771 	.db	0
      004049 00 00 00 F5          19772 	.dw	0,245
      00404D 06                   19773 	.uleb128	6
      00404E 00 00 B2 89          19774 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1150)
      004052 00 00 B2 8E          19775 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1152)
      004056 06                   19776 	.uleb128	6
      004057 00 00 B2 91          19777 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1153)
      00405B 00 00 B2 96          19778 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1155)
      00405F 00                   19779 	.uleb128	0
      004060 03                   19780 	.uleb128	3
      004061 00 00 0F 14          19781 	.dw	0,3860
      004065 54 49 4D 31 5F 43 43 19782 	.ascii "TIM1_CCPreloadControl"
             50 72 65 6C 6F 61 64
             43 6F 6E 74 72 6F 6C
      00407A 00                   19783 	.db	0
      00407B 00 00 B2 97          19784 	.dw	0,(_TIM1_CCPreloadControl)
      00407F 00 00 B2 CD          19785 	.dw	0,(XG$TIM1_CCPreloadControl$0$0+1)
      004083 01                   19786 	.db	1
      004084 00 00 57 C8          19787 	.dw	0,(Ldebug_loc_start+4328)
      004088 04                   19788 	.uleb128	4
      004089 02                   19789 	.db	2
      00408A 91                   19790 	.db	145
      00408B 02                   19791 	.sleb128	2
      00408C 4E 65 77 53 74 61 74 19792 	.ascii "NewState"
             65
      004094 00                   19793 	.db	0
      004095 00 00 00 F5          19794 	.dw	0,245
      004099 06                   19795 	.uleb128	6
      00409A 00 00 B2 BF          19796 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1171)
      00409E 00 00 B2 C4          19797 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1173)
      0040A2 06                   19798 	.uleb128	6
      0040A3 00 00 B2 C7          19799 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1174)
      0040A7 00 00 B2 CC          19800 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1176)
      0040AB 00                   19801 	.uleb128	0
      0040AC 03                   19802 	.uleb128	3
      0040AD 00 00 0F 60          19803 	.dw	0,3936
      0040B1 54 49 4D 31 5F 4F 43 19804 	.ascii "TIM1_OC1PreloadConfig"
             31 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      0040C6 00                   19805 	.db	0
      0040C7 00 00 B2 CD          19806 	.dw	0,(_TIM1_OC1PreloadConfig)
      0040CB 00 00 B3 03          19807 	.dw	0,(XG$TIM1_OC1PreloadConfig$0$0+1)
      0040CF 01                   19808 	.db	1
      0040D0 00 00 57 60          19809 	.dw	0,(Ldebug_loc_start+4224)
      0040D4 04                   19810 	.uleb128	4
      0040D5 02                   19811 	.db	2
      0040D6 91                   19812 	.db	145
      0040D7 02                   19813 	.sleb128	2
      0040D8 4E 65 77 53 74 61 74 19814 	.ascii "NewState"
             65
      0040E0 00                   19815 	.db	0
      0040E1 00 00 00 F5          19816 	.dw	0,245
      0040E5 06                   19817 	.uleb128	6
      0040E6 00 00 B2 F5          19818 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1192)
      0040EA 00 00 B2 FA          19819 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1194)
      0040EE 06                   19820 	.uleb128	6
      0040EF 00 00 B2 FD          19821 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1195)
      0040F3 00 00 B3 02          19822 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1197)
      0040F7 00                   19823 	.uleb128	0
      0040F8 03                   19824 	.uleb128	3
      0040F9 00 00 0F AC          19825 	.dw	0,4012
      0040FD 54 49 4D 31 5F 4F 43 19826 	.ascii "TIM1_OC2PreloadConfig"
             32 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      004112 00                   19827 	.db	0
      004113 00 00 B3 03          19828 	.dw	0,(_TIM1_OC2PreloadConfig)
      004117 00 00 B3 39          19829 	.dw	0,(XG$TIM1_OC2PreloadConfig$0$0+1)
      00411B 01                   19830 	.db	1
      00411C 00 00 56 F8          19831 	.dw	0,(Ldebug_loc_start+4120)
      004120 04                   19832 	.uleb128	4
      004121 02                   19833 	.db	2
      004122 91                   19834 	.db	145
      004123 02                   19835 	.sleb128	2
      004124 4E 65 77 53 74 61 74 19836 	.ascii "NewState"
             65
      00412C 00                   19837 	.db	0
      00412D 00 00 00 F5          19838 	.dw	0,245
      004131 06                   19839 	.uleb128	6
      004132 00 00 B3 2B          19840 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1213)
      004136 00 00 B3 30          19841 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1215)
      00413A 06                   19842 	.uleb128	6
      00413B 00 00 B3 33          19843 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1216)
      00413F 00 00 B3 38          19844 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1218)
      004143 00                   19845 	.uleb128	0
      004144 03                   19846 	.uleb128	3
      004145 00 00 0F F8          19847 	.dw	0,4088
      004149 54 49 4D 31 5F 4F 43 19848 	.ascii "TIM1_OC3PreloadConfig"
             33 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      00415E 00                   19849 	.db	0
      00415F 00 00 B3 39          19850 	.dw	0,(_TIM1_OC3PreloadConfig)
      004163 00 00 B3 6F          19851 	.dw	0,(XG$TIM1_OC3PreloadConfig$0$0+1)
      004167 01                   19852 	.db	1
      004168 00 00 56 90          19853 	.dw	0,(Ldebug_loc_start+4016)
      00416C 04                   19854 	.uleb128	4
      00416D 02                   19855 	.db	2
      00416E 91                   19856 	.db	145
      00416F 02                   19857 	.sleb128	2
      004170 4E 65 77 53 74 61 74 19858 	.ascii "NewState"
             65
      004178 00                   19859 	.db	0
      004179 00 00 00 F5          19860 	.dw	0,245
      00417D 06                   19861 	.uleb128	6
      00417E 00 00 B3 61          19862 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1234)
      004182 00 00 B3 66          19863 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1236)
      004186 06                   19864 	.uleb128	6
      004187 00 00 B3 69          19865 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1237)
      00418B 00 00 B3 6E          19866 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1239)
      00418F 00                   19867 	.uleb128	0
      004190 03                   19868 	.uleb128	3
      004191 00 00 10 44          19869 	.dw	0,4164
      004195 54 49 4D 31 5F 4F 43 19870 	.ascii "TIM1_OC4PreloadConfig"
             34 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      0041AA 00                   19871 	.db	0
      0041AB 00 00 B3 6F          19872 	.dw	0,(_TIM1_OC4PreloadConfig)
      0041AF 00 00 B3 A5          19873 	.dw	0,(XG$TIM1_OC4PreloadConfig$0$0+1)
      0041B3 01                   19874 	.db	1
      0041B4 00 00 56 28          19875 	.dw	0,(Ldebug_loc_start+3912)
      0041B8 04                   19876 	.uleb128	4
      0041B9 02                   19877 	.db	2
      0041BA 91                   19878 	.db	145
      0041BB 02                   19879 	.sleb128	2
      0041BC 4E 65 77 53 74 61 74 19880 	.ascii "NewState"
             65
      0041C4 00                   19881 	.db	0
      0041C5 00 00 00 F5          19882 	.dw	0,245
      0041C9 06                   19883 	.uleb128	6
      0041CA 00 00 B3 97          19884 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1255)
      0041CE 00 00 B3 9C          19885 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1257)
      0041D2 06                   19886 	.uleb128	6
      0041D3 00 00 B3 9F          19887 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1258)
      0041D7 00 00 B3 A4          19888 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1260)
      0041DB 00                   19889 	.uleb128	0
      0041DC 03                   19890 	.uleb128	3
      0041DD 00 00 10 8D          19891 	.dw	0,4237
      0041E1 54 49 4D 31 5F 4F 43 19892 	.ascii "TIM1_OC1FastConfig"
             31 46 61 73 74 43 6F
             6E 66 69 67
      0041F3 00                   19893 	.db	0
      0041F4 00 00 B3 A5          19894 	.dw	0,(_TIM1_OC1FastConfig)
      0041F8 00 00 B3 DB          19895 	.dw	0,(XG$TIM1_OC1FastConfig$0$0+1)
      0041FC 01                   19896 	.db	1
      0041FD 00 00 55 C0          19897 	.dw	0,(Ldebug_loc_start+3808)
      004201 04                   19898 	.uleb128	4
      004202 02                   19899 	.db	2
      004203 91                   19900 	.db	145
      004204 02                   19901 	.sleb128	2
      004205 4E 65 77 53 74 61 74 19902 	.ascii "NewState"
             65
      00420D 00                   19903 	.db	0
      00420E 00 00 00 F5          19904 	.dw	0,245
      004212 06                   19905 	.uleb128	6
      004213 00 00 B3 CD          19906 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1276)
      004217 00 00 B3 D2          19907 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1278)
      00421B 06                   19908 	.uleb128	6
      00421C 00 00 B3 D5          19909 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1279)
      004220 00 00 B3 DA          19910 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1281)
      004224 00                   19911 	.uleb128	0
      004225 03                   19912 	.uleb128	3
      004226 00 00 10 D6          19913 	.dw	0,4310
      00422A 54 49 4D 31 5F 4F 43 19914 	.ascii "TIM1_OC2FastConfig"
             32 46 61 73 74 43 6F
             6E 66 69 67
      00423C 00                   19915 	.db	0
      00423D 00 00 B3 DB          19916 	.dw	0,(_TIM1_OC2FastConfig)
      004241 00 00 B4 11          19917 	.dw	0,(XG$TIM1_OC2FastConfig$0$0+1)
      004245 01                   19918 	.db	1
      004246 00 00 55 58          19919 	.dw	0,(Ldebug_loc_start+3704)
      00424A 04                   19920 	.uleb128	4
      00424B 02                   19921 	.db	2
      00424C 91                   19922 	.db	145
      00424D 02                   19923 	.sleb128	2
      00424E 4E 65 77 53 74 61 74 19924 	.ascii "NewState"
             65
      004256 00                   19925 	.db	0
      004257 00 00 00 F5          19926 	.dw	0,245
      00425B 06                   19927 	.uleb128	6
      00425C 00 00 B4 03          19928 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1297)
      004260 00 00 B4 08          19929 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1299)
      004264 06                   19930 	.uleb128	6
      004265 00 00 B4 0B          19931 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1300)
      004269 00 00 B4 10          19932 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1302)
      00426D 00                   19933 	.uleb128	0
      00426E 03                   19934 	.uleb128	3
      00426F 00 00 11 1F          19935 	.dw	0,4383
      004273 54 49 4D 31 5F 4F 43 19936 	.ascii "TIM1_OC3FastConfig"
             33 46 61 73 74 43 6F
             6E 66 69 67
      004285 00                   19937 	.db	0
      004286 00 00 B4 11          19938 	.dw	0,(_TIM1_OC3FastConfig)
      00428A 00 00 B4 47          19939 	.dw	0,(XG$TIM1_OC3FastConfig$0$0+1)
      00428E 01                   19940 	.db	1
      00428F 00 00 54 F0          19941 	.dw	0,(Ldebug_loc_start+3600)
      004293 04                   19942 	.uleb128	4
      004294 02                   19943 	.db	2
      004295 91                   19944 	.db	145
      004296 02                   19945 	.sleb128	2
      004297 4E 65 77 53 74 61 74 19946 	.ascii "NewState"
             65
      00429F 00                   19947 	.db	0
      0042A0 00 00 00 F5          19948 	.dw	0,245
      0042A4 06                   19949 	.uleb128	6
      0042A5 00 00 B4 39          19950 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1318)
      0042A9 00 00 B4 3E          19951 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1320)
      0042AD 06                   19952 	.uleb128	6
      0042AE 00 00 B4 41          19953 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1321)
      0042B2 00 00 B4 46          19954 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1323)
      0042B6 00                   19955 	.uleb128	0
      0042B7 03                   19956 	.uleb128	3
      0042B8 00 00 11 68          19957 	.dw	0,4456
      0042BC 54 49 4D 31 5F 4F 43 19958 	.ascii "TIM1_OC4FastConfig"
             34 46 61 73 74 43 6F
             6E 66 69 67
      0042CE 00                   19959 	.db	0
      0042CF 00 00 B4 47          19960 	.dw	0,(_TIM1_OC4FastConfig)
      0042D3 00 00 B4 7D          19961 	.dw	0,(XG$TIM1_OC4FastConfig$0$0+1)
      0042D7 01                   19962 	.db	1
      0042D8 00 00 54 88          19963 	.dw	0,(Ldebug_loc_start+3496)
      0042DC 04                   19964 	.uleb128	4
      0042DD 02                   19965 	.db	2
      0042DE 91                   19966 	.db	145
      0042DF 02                   19967 	.sleb128	2
      0042E0 4E 65 77 53 74 61 74 19968 	.ascii "NewState"
             65
      0042E8 00                   19969 	.db	0
      0042E9 00 00 00 F5          19970 	.dw	0,245
      0042ED 06                   19971 	.uleb128	6
      0042EE 00 00 B4 6F          19972 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1339)
      0042F2 00 00 B4 74          19973 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1341)
      0042F6 06                   19974 	.uleb128	6
      0042F7 00 00 B4 77          19975 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1342)
      0042FB 00 00 B4 7C          19976 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1344)
      0042FF 00                   19977 	.uleb128	0
      004300 03                   19978 	.uleb128	3
      004301 00 00 11 A7          19979 	.dw	0,4519
      004305 54 49 4D 31 5F 47 65 19980 	.ascii "TIM1_GenerateEvent"
             6E 65 72 61 74 65 45
             76 65 6E 74
      004317 00                   19981 	.db	0
      004318 00 00 B4 7D          19982 	.dw	0,(_TIM1_GenerateEvent)
      00431C 00 00 B4 9A          19983 	.dw	0,(XG$TIM1_GenerateEvent$0$0+1)
      004320 01                   19984 	.db	1
      004321 00 00 54 2C          19985 	.dw	0,(Ldebug_loc_start+3404)
      004325 04                   19986 	.uleb128	4
      004326 02                   19987 	.db	2
      004327 91                   19988 	.db	145
      004328 02                   19989 	.sleb128	2
      004329 54 49 4D 31 5F 45 76 19990 	.ascii "TIM1_EventSource"
             65 6E 74 53 6F 75 72
             63 65
      004339 00                   19991 	.db	0
      00433A 00 00 00 F5          19992 	.dw	0,245
      00433E 00                   19993 	.uleb128	0
      00433F 03                   19994 	.uleb128	3
      004340 00 00 11 FB          19995 	.dw	0,4603
      004344 54 49 4D 31 5F 4F 43 19996 	.ascii "TIM1_OC1PolarityConfig"
             31 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      00435A 00                   19997 	.db	0
      00435B 00 00 B4 9A          19998 	.dw	0,(_TIM1_OC1PolarityConfig)
      00435F 00 00 B4 D1          19999 	.dw	0,(XG$TIM1_OC1PolarityConfig$0$0+1)
      004363 01                   20000 	.db	1
      004364 00 00 53 C4          20001 	.dw	0,(Ldebug_loc_start+3300)
      004368 04                   20002 	.uleb128	4
      004369 02                   20003 	.db	2
      00436A 91                   20004 	.db	145
      00436B 02                   20005 	.sleb128	2
      00436C 54 49 4D 31 5F 4F 43 20006 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      00437B 00                   20007 	.db	0
      00437C 00 00 00 F5          20008 	.dw	0,245
      004380 06                   20009 	.uleb128	6
      004381 00 00 B4 C3          20010 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1373)
      004385 00 00 B4 C8          20011 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1375)
      004389 06                   20012 	.uleb128	6
      00438A 00 00 B4 CB          20013 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1376)
      00438E 00 00 B4 D0          20014 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1378)
      004392 00                   20015 	.uleb128	0
      004393 03                   20016 	.uleb128	3
      004394 00 00 12 51          20017 	.dw	0,4689
      004398 54 49 4D 31 5F 4F 43 20018 	.ascii "TIM1_OC1NPolarityConfig"
             31 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      0043AF 00                   20019 	.db	0
      0043B0 00 00 B4 D1          20020 	.dw	0,(_TIM1_OC1NPolarityConfig)
      0043B4 00 00 B5 08          20021 	.dw	0,(XG$TIM1_OC1NPolarityConfig$0$0+1)
      0043B8 01                   20022 	.db	1
      0043B9 00 00 53 5C          20023 	.dw	0,(Ldebug_loc_start+3196)
      0043BD 04                   20024 	.uleb128	4
      0043BE 02                   20025 	.db	2
      0043BF 91                   20026 	.db	145
      0043C0 02                   20027 	.sleb128	2
      0043C1 54 49 4D 31 5F 4F 43 20028 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      0043D1 00                   20029 	.db	0
      0043D2 00 00 00 F5          20030 	.dw	0,245
      0043D6 06                   20031 	.uleb128	6
      0043D7 00 00 B4 FA          20032 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1394)
      0043DB 00 00 B4 FF          20033 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1396)
      0043DF 06                   20034 	.uleb128	6
      0043E0 00 00 B5 02          20035 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1397)
      0043E4 00 00 B5 07          20036 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1399)
      0043E8 00                   20037 	.uleb128	0
      0043E9 03                   20038 	.uleb128	3
      0043EA 00 00 12 A5          20039 	.dw	0,4773
      0043EE 54 49 4D 31 5F 4F 43 20040 	.ascii "TIM1_OC2PolarityConfig"
             32 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      004404 00                   20041 	.db	0
      004405 00 00 B5 08          20042 	.dw	0,(_TIM1_OC2PolarityConfig)
      004409 00 00 B5 3F          20043 	.dw	0,(XG$TIM1_OC2PolarityConfig$0$0+1)
      00440D 01                   20044 	.db	1
      00440E 00 00 52 F4          20045 	.dw	0,(Ldebug_loc_start+3092)
      004412 04                   20046 	.uleb128	4
      004413 02                   20047 	.db	2
      004414 91                   20048 	.db	145
      004415 02                   20049 	.sleb128	2
      004416 54 49 4D 31 5F 4F 43 20050 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      004425 00                   20051 	.db	0
      004426 00 00 00 F5          20052 	.dw	0,245
      00442A 06                   20053 	.uleb128	6
      00442B 00 00 B5 31          20054 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1415)
      00442F 00 00 B5 36          20055 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1417)
      004433 06                   20056 	.uleb128	6
      004434 00 00 B5 39          20057 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1418)
      004438 00 00 B5 3E          20058 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1420)
      00443C 00                   20059 	.uleb128	0
      00443D 03                   20060 	.uleb128	3
      00443E 00 00 12 FB          20061 	.dw	0,4859
      004442 54 49 4D 31 5F 4F 43 20062 	.ascii "TIM1_OC2NPolarityConfig"
             32 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      004459 00                   20063 	.db	0
      00445A 00 00 B5 3F          20064 	.dw	0,(_TIM1_OC2NPolarityConfig)
      00445E 00 00 B5 76          20065 	.dw	0,(XG$TIM1_OC2NPolarityConfig$0$0+1)
      004462 01                   20066 	.db	1
      004463 00 00 52 8C          20067 	.dw	0,(Ldebug_loc_start+2988)
      004467 04                   20068 	.uleb128	4
      004468 02                   20069 	.db	2
      004469 91                   20070 	.db	145
      00446A 02                   20071 	.sleb128	2
      00446B 54 49 4D 31 5F 4F 43 20072 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      00447B 00                   20073 	.db	0
      00447C 00 00 00 F5          20074 	.dw	0,245
      004480 06                   20075 	.uleb128	6
      004481 00 00 B5 68          20076 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1436)
      004485 00 00 B5 6D          20077 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1438)
      004489 06                   20078 	.uleb128	6
      00448A 00 00 B5 70          20079 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1439)
      00448E 00 00 B5 75          20080 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1441)
      004492 00                   20081 	.uleb128	0
      004493 03                   20082 	.uleb128	3
      004494 00 00 13 4F          20083 	.dw	0,4943
      004498 54 49 4D 31 5F 4F 43 20084 	.ascii "TIM1_OC3PolarityConfig"
             33 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      0044AE 00                   20085 	.db	0
      0044AF 00 00 B5 76          20086 	.dw	0,(_TIM1_OC3PolarityConfig)
      0044B3 00 00 B5 AD          20087 	.dw	0,(XG$TIM1_OC3PolarityConfig$0$0+1)
      0044B7 01                   20088 	.db	1
      0044B8 00 00 52 24          20089 	.dw	0,(Ldebug_loc_start+2884)
      0044BC 04                   20090 	.uleb128	4
      0044BD 02                   20091 	.db	2
      0044BE 91                   20092 	.db	145
      0044BF 02                   20093 	.sleb128	2
      0044C0 54 49 4D 31 5F 4F 43 20094 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      0044CF 00                   20095 	.db	0
      0044D0 00 00 00 F5          20096 	.dw	0,245
      0044D4 06                   20097 	.uleb128	6
      0044D5 00 00 B5 9F          20098 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1457)
      0044D9 00 00 B5 A4          20099 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1459)
      0044DD 06                   20100 	.uleb128	6
      0044DE 00 00 B5 A7          20101 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1460)
      0044E2 00 00 B5 AC          20102 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1462)
      0044E6 00                   20103 	.uleb128	0
      0044E7 03                   20104 	.uleb128	3
      0044E8 00 00 13 A5          20105 	.dw	0,5029
      0044EC 54 49 4D 31 5F 4F 43 20106 	.ascii "TIM1_OC3NPolarityConfig"
             33 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      004503 00                   20107 	.db	0
      004504 00 00 B5 AD          20108 	.dw	0,(_TIM1_OC3NPolarityConfig)
      004508 00 00 B5 E4          20109 	.dw	0,(XG$TIM1_OC3NPolarityConfig$0$0+1)
      00450C 01                   20110 	.db	1
      00450D 00 00 51 BC          20111 	.dw	0,(Ldebug_loc_start+2780)
      004511 04                   20112 	.uleb128	4
      004512 02                   20113 	.db	2
      004513 91                   20114 	.db	145
      004514 02                   20115 	.sleb128	2
      004515 54 49 4D 31 5F 4F 43 20116 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      004525 00                   20117 	.db	0
      004526 00 00 00 F5          20118 	.dw	0,245
      00452A 06                   20119 	.uleb128	6
      00452B 00 00 B5 D6          20120 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1478)
      00452F 00 00 B5 DB          20121 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1480)
      004533 06                   20122 	.uleb128	6
      004534 00 00 B5 DE          20123 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1481)
      004538 00 00 B5 E3          20124 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1483)
      00453C 00                   20125 	.uleb128	0
      00453D 03                   20126 	.uleb128	3
      00453E 00 00 13 F9          20127 	.dw	0,5113
      004542 54 49 4D 31 5F 4F 43 20128 	.ascii "TIM1_OC4PolarityConfig"
             34 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      004558 00                   20129 	.db	0
      004559 00 00 B5 E4          20130 	.dw	0,(_TIM1_OC4PolarityConfig)
      00455D 00 00 B6 1B          20131 	.dw	0,(XG$TIM1_OC4PolarityConfig$0$0+1)
      004561 01                   20132 	.db	1
      004562 00 00 51 54          20133 	.dw	0,(Ldebug_loc_start+2676)
      004566 04                   20134 	.uleb128	4
      004567 02                   20135 	.db	2
      004568 91                   20136 	.db	145
      004569 02                   20137 	.sleb128	2
      00456A 54 49 4D 31 5F 4F 43 20138 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      004579 00                   20139 	.db	0
      00457A 00 00 00 F5          20140 	.dw	0,245
      00457E 06                   20141 	.uleb128	6
      00457F 00 00 B6 0D          20142 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1499)
      004583 00 00 B6 12          20143 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1501)
      004587 06                   20144 	.uleb128	6
      004588 00 00 B6 15          20145 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1502)
      00458C 00 00 B6 1A          20146 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1504)
      004590 00                   20147 	.uleb128	0
      004591 03                   20148 	.uleb128	3
      004592 00 00 14 AA          20149 	.dw	0,5290
      004596 54 49 4D 31 5F 43 43 20150 	.ascii "TIM1_CCxCmd"
             78 43 6D 64
      0045A1 00                   20151 	.db	0
      0045A2 00 00 B6 1B          20152 	.dw	0,(_TIM1_CCxCmd)
      0045A6 00 00 B7 03          20153 	.dw	0,(XG$TIM1_CCxCmd$0$0+1)
      0045AA 01                   20154 	.db	1
      0045AB 00 00 50 68          20155 	.dw	0,(Ldebug_loc_start+2440)
      0045AF 04                   20156 	.uleb128	4
      0045B0 02                   20157 	.db	2
      0045B1 91                   20158 	.db	145
      0045B2 02                   20159 	.sleb128	2
      0045B3 54 49 4D 31 5F 43 68 20160 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      0045BF 00                   20161 	.db	0
      0045C0 00 00 00 F5          20162 	.dw	0,245
      0045C4 04                   20163 	.uleb128	4
      0045C5 02                   20164 	.db	2
      0045C6 91                   20165 	.db	145
      0045C7 03                   20166 	.sleb128	3
      0045C8 4E 65 77 53 74 61 74 20167 	.ascii "NewState"
             65
      0045D0 00                   20168 	.db	0
      0045D1 00 00 00 F5          20169 	.dw	0,245
      0045D5 08                   20170 	.uleb128	8
      0045D6 00 00 14 59          20171 	.dw	0,5209
      0045DA 00 00 B6 8E          20172 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1531)
      0045DE 06                   20173 	.uleb128	6
      0045DF 00 00 B6 95          20174 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1533)
      0045E3 00 00 B6 9A          20175 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1535)
      0045E7 06                   20176 	.uleb128	6
      0045E8 00 00 B6 9D          20177 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1536)
      0045EC 00 00 B6 A2          20178 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1538)
      0045F0 00                   20179 	.uleb128	0
      0045F1 08                   20180 	.uleb128	8
      0045F2 00 00 14 75          20181 	.dw	0,5237
      0045F6 00 00 B6 B0          20182 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1541)
      0045FA 06                   20183 	.uleb128	6
      0045FB 00 00 B6 B7          20184 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1543)
      0045FF 00 00 B6 BC          20185 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1545)
      004603 06                   20186 	.uleb128	6
      004604 00 00 B6 BF          20187 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1546)
      004608 00 00 B6 C4          20188 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1548)
      00460C 00                   20189 	.uleb128	0
      00460D 08                   20190 	.uleb128	8
      00460E 00 00 14 91          20191 	.dw	0,5265
      004612 00 00 B6 D6          20192 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1551)
      004616 06                   20193 	.uleb128	6
      004617 00 00 B6 DD          20194 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1553)
      00461B 00 00 B6 E2          20195 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1555)
      00461F 06                   20196 	.uleb128	6
      004620 00 00 B6 E5          20197 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1556)
      004624 00 00 B6 EA          20198 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1558)
      004628 00                   20199 	.uleb128	0
      004629 09                   20200 	.uleb128	9
      00462A 00 00 B6 ED          20201 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1559)
      00462E 06                   20202 	.uleb128	6
      00462F 00 00 B6 F4          20203 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1561)
      004633 00 00 B6 F9          20204 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1563)
      004637 06                   20205 	.uleb128	6
      004638 00 00 B6 FC          20206 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1564)
      00463C 00 00 B7 01          20207 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1566)
      004640 00                   20208 	.uleb128	0
      004641 00                   20209 	.uleb128	0
      004642 03                   20210 	.uleb128	3
      004643 00 00 15 40          20211 	.dw	0,5440
      004647 54 49 4D 31 5F 43 43 20212 	.ascii "TIM1_CCxNCmd"
             78 4E 43 6D 64
      004653 00                   20213 	.db	0
      004654 00 00 B7 03          20214 	.dw	0,(_TIM1_CCxNCmd)
      004658 00 00 B7 B2          20215 	.dw	0,(XG$TIM1_CCxNCmd$0$0+1)
      00465C 01                   20216 	.db	1
      00465D 00 00 4F 88          20217 	.dw	0,(Ldebug_loc_start+2216)
      004661 04                   20218 	.uleb128	4
      004662 02                   20219 	.db	2
      004663 91                   20220 	.db	145
      004664 02                   20221 	.sleb128	2
      004665 54 49 4D 31 5F 43 68 20222 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      004671 00                   20223 	.db	0
      004672 00 00 00 F5          20224 	.dw	0,245
      004676 04                   20225 	.uleb128	4
      004677 02                   20226 	.db	2
      004678 91                   20227 	.db	145
      004679 03                   20228 	.sleb128	3
      00467A 4E 65 77 53 74 61 74 20229 	.ascii "NewState"
             65
      004682 00                   20230 	.db	0
      004683 00 00 00 F5          20231 	.dw	0,245
      004687 08                   20232 	.uleb128	8
      004688 00 00 15 0B          20233 	.dw	0,5387
      00468C 00 00 B7 60          20234 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1593)
      004690 06                   20235 	.uleb128	6
      004691 00 00 B7 67          20236 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1595)
      004695 00 00 B7 6C          20237 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1597)
      004699 06                   20238 	.uleb128	6
      00469A 00 00 B7 6F          20239 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1598)
      00469E 00 00 B7 74          20240 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1600)
      0046A2 00                   20241 	.uleb128	0
      0046A3 08                   20242 	.uleb128	8
      0046A4 00 00 15 27          20243 	.dw	0,5415
      0046A8 00 00 B7 82          20244 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1603)
      0046AC 06                   20245 	.uleb128	6
      0046AD 00 00 B7 89          20246 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1605)
      0046B1 00 00 B7 8E          20247 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1607)
      0046B5 06                   20248 	.uleb128	6
      0046B6 00 00 B7 91          20249 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1608)
      0046BA 00 00 B7 96          20250 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1610)
      0046BE 00                   20251 	.uleb128	0
      0046BF 09                   20252 	.uleb128	9
      0046C0 00 00 B7 9C          20253 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1612)
      0046C4 06                   20254 	.uleb128	6
      0046C5 00 00 B7 A3          20255 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1614)
      0046C9 00 00 B7 A8          20256 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1616)
      0046CD 06                   20257 	.uleb128	6
      0046CE 00 00 B7 AB          20258 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1617)
      0046D2 00 00 B7 B0          20259 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1619)
      0046D6 00                   20260 	.uleb128	0
      0046D7 00                   20261 	.uleb128	0
      0046D8 03                   20262 	.uleb128	3
      0046D9 00 00 15 B0          20263 	.dw	0,5552
      0046DD 54 49 4D 31 5F 53 65 20264 	.ascii "TIM1_SelectOCxM"
             6C 65 63 74 4F 43 78
             4D
      0046EC 00                   20265 	.db	0
      0046ED 00 00 B7 B2          20266 	.dw	0,(_TIM1_SelectOCxM)
      0046F1 00 00 B8 BC          20267 	.dw	0,(XG$TIM1_SelectOCxM$0$0+1)
      0046F5 01                   20268 	.db	1
      0046F6 00 00 4E 54          20269 	.dw	0,(Ldebug_loc_start+1908)
      0046FA 04                   20270 	.uleb128	4
      0046FB 02                   20271 	.db	2
      0046FC 91                   20272 	.db	145
      0046FD 02                   20273 	.sleb128	2
      0046FE 54 49 4D 31 5F 43 68 20274 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      00470A 00                   20275 	.db	0
      00470B 00 00 00 F5          20276 	.dw	0,245
      00470F 04                   20277 	.uleb128	4
      004710 02                   20278 	.db	2
      004711 91                   20279 	.db	145
      004712 03                   20280 	.sleb128	3
      004713 54 49 4D 31 5F 4F 43 20281 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      00471E 00                   20282 	.db	0
      00471F 00 00 00 F5          20283 	.dw	0,245
      004723 06                   20284 	.uleb128	6
      004724 00 00 B8 59          20285 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1652)
      004728 00 00 B8 6B          20286 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1656)
      00472C 06                   20287 	.uleb128	6
      00472D 00 00 B8 76          20288 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1658)
      004731 00 00 B8 88          20289 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1662)
      004735 06                   20290 	.uleb128	6
      004736 00 00 B8 97          20291 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1665)
      00473A 00 00 B8 A7          20292 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1669)
      00473E 06                   20293 	.uleb128	6
      00473F 00 00 B8 AA          20294 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1670)
      004743 00 00 B8 BA          20295 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1674)
      004747 00                   20296 	.uleb128	0
      004748 03                   20297 	.uleb128	3
      004749 00 00 15 E3          20298 	.dw	0,5603
      00474D 54 49 4D 31 5F 53 65 20299 	.ascii "TIM1_SetCounter"
             74 43 6F 75 6E 74 65
             72
      00475C 00                   20300 	.db	0
      00475D 00 00 B8 BC          20301 	.dw	0,(_TIM1_SetCounter)
      004761 00 00 B8 C8          20302 	.dw	0,(XG$TIM1_SetCounter$0$0+1)
      004765 01                   20303 	.db	1
      004766 00 00 4E 40          20304 	.dw	0,(Ldebug_loc_start+1888)
      00476A 04                   20305 	.uleb128	4
      00476B 02                   20306 	.db	2
      00476C 91                   20307 	.db	145
      00476D 02                   20308 	.sleb128	2
      00476E 43 6F 75 6E 74 65 72 20309 	.ascii "Counter"
      004775 00                   20310 	.db	0
      004776 00 00 00 E5          20311 	.dw	0,229
      00477A 00                   20312 	.uleb128	0
      00477B 03                   20313 	.uleb128	3
      00477C 00 00 16 1C          20314 	.dw	0,5660
      004780 54 49 4D 31 5F 53 65 20315 	.ascii "TIM1_SetAutoreload"
             74 41 75 74 6F 72 65
             6C 6F 61 64
      004792 00                   20316 	.db	0
      004793 00 00 B8 C8          20317 	.dw	0,(_TIM1_SetAutoreload)
      004797 00 00 B8 D4          20318 	.dw	0,(XG$TIM1_SetAutoreload$0$0+1)
      00479B 01                   20319 	.db	1
      00479C 00 00 4E 2C          20320 	.dw	0,(Ldebug_loc_start+1868)
      0047A0 04                   20321 	.uleb128	4
      0047A1 02                   20322 	.db	2
      0047A2 91                   20323 	.db	145
      0047A3 02                   20324 	.sleb128	2
      0047A4 41 75 74 6F 72 65 6C 20325 	.ascii "Autoreload"
             6F 61 64
      0047AE 00                   20326 	.db	0
      0047AF 00 00 00 E5          20327 	.dw	0,229
      0047B3 00                   20328 	.uleb128	0
      0047B4 03                   20329 	.uleb128	3
      0047B5 00 00 16 51          20330 	.dw	0,5713
      0047B9 54 49 4D 31 5F 53 65 20331 	.ascii "TIM1_SetCompare1"
             74 43 6F 6D 70 61 72
             65 31
      0047C9 00                   20332 	.db	0
      0047CA 00 00 B8 D4          20333 	.dw	0,(_TIM1_SetCompare1)
      0047CE 00 00 B8 E0          20334 	.dw	0,(XG$TIM1_SetCompare1$0$0+1)
      0047D2 01                   20335 	.db	1
      0047D3 00 00 4E 18          20336 	.dw	0,(Ldebug_loc_start+1848)
      0047D7 04                   20337 	.uleb128	4
      0047D8 02                   20338 	.db	2
      0047D9 91                   20339 	.db	145
      0047DA 02                   20340 	.sleb128	2
      0047DB 43 6F 6D 70 61 72 65 20341 	.ascii "Compare1"
             31
      0047E3 00                   20342 	.db	0
      0047E4 00 00 00 E5          20343 	.dw	0,229
      0047E8 00                   20344 	.uleb128	0
      0047E9 03                   20345 	.uleb128	3
      0047EA 00 00 16 86          20346 	.dw	0,5766
      0047EE 54 49 4D 31 5F 53 65 20347 	.ascii "TIM1_SetCompare2"
             74 43 6F 6D 70 61 72
             65 32
      0047FE 00                   20348 	.db	0
      0047FF 00 00 B8 E0          20349 	.dw	0,(_TIM1_SetCompare2)
      004803 00 00 B8 EC          20350 	.dw	0,(XG$TIM1_SetCompare2$0$0+1)
      004807 01                   20351 	.db	1
      004808 00 00 4E 04          20352 	.dw	0,(Ldebug_loc_start+1828)
      00480C 04                   20353 	.uleb128	4
      00480D 02                   20354 	.db	2
      00480E 91                   20355 	.db	145
      00480F 02                   20356 	.sleb128	2
      004810 43 6F 6D 70 61 72 65 20357 	.ascii "Compare2"
             32
      004818 00                   20358 	.db	0
      004819 00 00 00 E5          20359 	.dw	0,229
      00481D 00                   20360 	.uleb128	0
      00481E 03                   20361 	.uleb128	3
      00481F 00 00 16 BB          20362 	.dw	0,5819
      004823 54 49 4D 31 5F 53 65 20363 	.ascii "TIM1_SetCompare3"
             74 43 6F 6D 70 61 72
             65 33
      004833 00                   20364 	.db	0
      004834 00 00 B8 EC          20365 	.dw	0,(_TIM1_SetCompare3)
      004838 00 00 B8 F8          20366 	.dw	0,(XG$TIM1_SetCompare3$0$0+1)
      00483C 01                   20367 	.db	1
      00483D 00 00 4D F0          20368 	.dw	0,(Ldebug_loc_start+1808)
      004841 04                   20369 	.uleb128	4
      004842 02                   20370 	.db	2
      004843 91                   20371 	.db	145
      004844 02                   20372 	.sleb128	2
      004845 43 6F 6D 70 61 72 65 20373 	.ascii "Compare3"
             33
      00484D 00                   20374 	.db	0
      00484E 00 00 00 E5          20375 	.dw	0,229
      004852 00                   20376 	.uleb128	0
      004853 03                   20377 	.uleb128	3
      004854 00 00 16 F0          20378 	.dw	0,5872
      004858 54 49 4D 31 5F 53 65 20379 	.ascii "TIM1_SetCompare4"
             74 43 6F 6D 70 61 72
             65 34
      004868 00                   20380 	.db	0
      004869 00 00 B8 F8          20381 	.dw	0,(_TIM1_SetCompare4)
      00486D 00 00 B9 04          20382 	.dw	0,(XG$TIM1_SetCompare4$0$0+1)
      004871 01                   20383 	.db	1
      004872 00 00 4D DC          20384 	.dw	0,(Ldebug_loc_start+1788)
      004876 04                   20385 	.uleb128	4
      004877 02                   20386 	.db	2
      004878 91                   20387 	.db	145
      004879 02                   20388 	.sleb128	2
      00487A 43 6F 6D 70 61 72 65 20389 	.ascii "Compare4"
             34
      004882 00                   20390 	.db	0
      004883 00 00 00 E5          20391 	.dw	0,229
      004887 00                   20392 	.uleb128	0
      004888 03                   20393 	.uleb128	3
      004889 00 00 17 32          20394 	.dw	0,5938
      00488D 54 49 4D 31 5F 53 65 20395 	.ascii "TIM1_SetIC1Prescaler"
             74 49 43 31 50 72 65
             73 63 61 6C 65 72
      0048A1 00                   20396 	.db	0
      0048A2 00 00 B9 04          20397 	.dw	0,(_TIM1_SetIC1Prescaler)
      0048A6 00 00 B9 40          20398 	.dw	0,(XG$TIM1_SetIC1Prescaler$0$0+1)
      0048AA 01                   20399 	.db	1
      0048AB 00 00 4D 5C          20400 	.dw	0,(Ldebug_loc_start+1660)
      0048AF 04                   20401 	.uleb128	4
      0048B0 02                   20402 	.db	2
      0048B1 91                   20403 	.db	145
      0048B2 02                   20404 	.sleb128	2
      0048B3 54 49 4D 31 5F 49 43 20405 	.ascii "TIM1_IC1Prescaler"
             31 50 72 65 73 63 61
             6C 65 72
      0048C4 00                   20406 	.db	0
      0048C5 00 00 00 F5          20407 	.dw	0,245
      0048C9 00                   20408 	.uleb128	0
      0048CA 03                   20409 	.uleb128	3
      0048CB 00 00 17 74          20410 	.dw	0,6004
      0048CF 54 49 4D 31 5F 53 65 20411 	.ascii "TIM1_SetIC2Prescaler"
             74 49 43 32 50 72 65
             73 63 61 6C 65 72
      0048E3 00                   20412 	.db	0
      0048E4 00 00 B9 40          20413 	.dw	0,(_TIM1_SetIC2Prescaler)
      0048E8 00 00 B9 7C          20414 	.dw	0,(XG$TIM1_SetIC2Prescaler$0$0+1)
      0048EC 01                   20415 	.db	1
      0048ED 00 00 4C DC          20416 	.dw	0,(Ldebug_loc_start+1532)
      0048F1 04                   20417 	.uleb128	4
      0048F2 02                   20418 	.db	2
      0048F3 91                   20419 	.db	145
      0048F4 02                   20420 	.sleb128	2
      0048F5 54 49 4D 31 5F 49 43 20421 	.ascii "TIM1_IC2Prescaler"
             32 50 72 65 73 63 61
             6C 65 72
      004906 00                   20422 	.db	0
      004907 00 00 00 F5          20423 	.dw	0,245
      00490B 00                   20424 	.uleb128	0
      00490C 03                   20425 	.uleb128	3
      00490D 00 00 17 B6          20426 	.dw	0,6070
      004911 54 49 4D 31 5F 53 65 20427 	.ascii "TIM1_SetIC3Prescaler"
             74 49 43 33 50 72 65
             73 63 61 6C 65 72
      004925 00                   20428 	.db	0
      004926 00 00 B9 7C          20429 	.dw	0,(_TIM1_SetIC3Prescaler)
      00492A 00 00 B9 B8          20430 	.dw	0,(XG$TIM1_SetIC3Prescaler$0$0+1)
      00492E 01                   20431 	.db	1
      00492F 00 00 4C 5C          20432 	.dw	0,(Ldebug_loc_start+1404)
      004933 04                   20433 	.uleb128	4
      004934 02                   20434 	.db	2
      004935 91                   20435 	.db	145
      004936 02                   20436 	.sleb128	2
      004937 54 49 4D 31 5F 49 43 20437 	.ascii "TIM1_IC3Prescaler"
             33 50 72 65 73 63 61
             6C 65 72
      004948 00                   20438 	.db	0
      004949 00 00 00 F5          20439 	.dw	0,245
      00494D 00                   20440 	.uleb128	0
      00494E 03                   20441 	.uleb128	3
      00494F 00 00 17 F8          20442 	.dw	0,6136
      004953 54 49 4D 31 5F 53 65 20443 	.ascii "TIM1_SetIC4Prescaler"
             74 49 43 34 50 72 65
             73 63 61 6C 65 72
      004967 00                   20444 	.db	0
      004968 00 00 B9 B8          20445 	.dw	0,(_TIM1_SetIC4Prescaler)
      00496C 00 00 B9 F4          20446 	.dw	0,(XG$TIM1_SetIC4Prescaler$0$0+1)
      004970 01                   20447 	.db	1
      004971 00 00 4B DC          20448 	.dw	0,(Ldebug_loc_start+1276)
      004975 04                   20449 	.uleb128	4
      004976 02                   20450 	.db	2
      004977 91                   20451 	.db	145
      004978 02                   20452 	.sleb128	2
      004979 54 49 4D 31 5F 49 43 20453 	.ascii "TIM1_IC4Prescaler"
             34 50 72 65 73 63 61
             6C 65 72
      00498A 00                   20454 	.db	0
      00498B 00 00 00 F5          20455 	.dw	0,245
      00498F 00                   20456 	.uleb128	0
      004990 0A                   20457 	.uleb128	10
      004991 00 00 18 54          20458 	.dw	0,6228
      004995 54 49 4D 31 5F 47 65 20459 	.ascii "TIM1_GetCapture1"
             74 43 61 70 74 75 72
             65 31
      0049A5 00                   20460 	.db	0
      0049A6 00 00 B9 F4          20461 	.dw	0,(_TIM1_GetCapture1)
      0049AA 00 00 BA 0E          20462 	.dw	0,(XG$TIM1_GetCapture1$0$0+1)
      0049AE 01                   20463 	.db	1
      0049AF 00 00 4B 98          20464 	.dw	0,(Ldebug_loc_start+1208)
      0049B3 00 00 00 E5          20465 	.dw	0,229
      0049B7 07                   20466 	.uleb128	7
      0049B8 06                   20467 	.db	6
      0049B9 52                   20468 	.db	82
      0049BA 93                   20469 	.db	147
      0049BB 01                   20470 	.uleb128	1
      0049BC 51                   20471 	.db	81
      0049BD 93                   20472 	.db	147
      0049BE 01                   20473 	.uleb128	1
      0049BF 74 6D 70 63 63 72 31 20474 	.ascii "tmpccr1"
      0049C6 00                   20475 	.db	0
      0049C7 00 00 00 E5          20476 	.dw	0,229
      0049CB 07                   20477 	.uleb128	7
      0049CC 01                   20478 	.db	1
      0049CD 50                   20479 	.db	80
      0049CE 74 6D 70 63 63 72 31 20480 	.ascii "tmpccr1l"
             6C
      0049D6 00                   20481 	.db	0
      0049D7 00 00 00 F5          20482 	.dw	0,245
      0049DB 07                   20483 	.uleb128	7
      0049DC 01                   20484 	.db	1
      0049DD 52                   20485 	.db	82
      0049DE 74 6D 70 63 63 72 31 20486 	.ascii "tmpccr1h"
             68
      0049E6 00                   20487 	.db	0
      0049E7 00 00 00 F5          20488 	.dw	0,245
      0049EB 00                   20489 	.uleb128	0
      0049EC 0A                   20490 	.uleb128	10
      0049ED 00 00 18 B0          20491 	.dw	0,6320
      0049F1 54 49 4D 31 5F 47 65 20492 	.ascii "TIM1_GetCapture2"
             74 43 61 70 74 75 72
             65 32
      004A01 00                   20493 	.db	0
      004A02 00 00 BA 0E          20494 	.dw	0,(_TIM1_GetCapture2)
      004A06 00 00 BA 28          20495 	.dw	0,(XG$TIM1_GetCapture2$0$0+1)
      004A0A 01                   20496 	.db	1
      004A0B 00 00 4B 54          20497 	.dw	0,(Ldebug_loc_start+1140)
      004A0F 00 00 00 E5          20498 	.dw	0,229
      004A13 07                   20499 	.uleb128	7
      004A14 06                   20500 	.db	6
      004A15 52                   20501 	.db	82
      004A16 93                   20502 	.db	147
      004A17 01                   20503 	.uleb128	1
      004A18 51                   20504 	.db	81
      004A19 93                   20505 	.db	147
      004A1A 01                   20506 	.uleb128	1
      004A1B 74 6D 70 63 63 72 32 20507 	.ascii "tmpccr2"
      004A22 00                   20508 	.db	0
      004A23 00 00 00 E5          20509 	.dw	0,229
      004A27 07                   20510 	.uleb128	7
      004A28 01                   20511 	.db	1
      004A29 50                   20512 	.db	80
      004A2A 74 6D 70 63 63 72 32 20513 	.ascii "tmpccr2l"
             6C
      004A32 00                   20514 	.db	0
      004A33 00 00 00 F5          20515 	.dw	0,245
      004A37 07                   20516 	.uleb128	7
      004A38 01                   20517 	.db	1
      004A39 52                   20518 	.db	82
      004A3A 74 6D 70 63 63 72 32 20519 	.ascii "tmpccr2h"
             68
      004A42 00                   20520 	.db	0
      004A43 00 00 00 F5          20521 	.dw	0,245
      004A47 00                   20522 	.uleb128	0
      004A48 0A                   20523 	.uleb128	10
      004A49 00 00 19 0C          20524 	.dw	0,6412
      004A4D 54 49 4D 31 5F 47 65 20525 	.ascii "TIM1_GetCapture3"
             74 43 61 70 74 75 72
             65 33
      004A5D 00                   20526 	.db	0
      004A5E 00 00 BA 28          20527 	.dw	0,(_TIM1_GetCapture3)
      004A62 00 00 BA 42          20528 	.dw	0,(XG$TIM1_GetCapture3$0$0+1)
      004A66 01                   20529 	.db	1
      004A67 00 00 4B 10          20530 	.dw	0,(Ldebug_loc_start+1072)
      004A6B 00 00 00 E5          20531 	.dw	0,229
      004A6F 07                   20532 	.uleb128	7
      004A70 06                   20533 	.db	6
      004A71 52                   20534 	.db	82
      004A72 93                   20535 	.db	147
      004A73 01                   20536 	.uleb128	1
      004A74 51                   20537 	.db	81
      004A75 93                   20538 	.db	147
      004A76 01                   20539 	.uleb128	1
      004A77 74 6D 70 63 63 72 33 20540 	.ascii "tmpccr3"
      004A7E 00                   20541 	.db	0
      004A7F 00 00 00 E5          20542 	.dw	0,229
      004A83 07                   20543 	.uleb128	7
      004A84 01                   20544 	.db	1
      004A85 50                   20545 	.db	80
      004A86 74 6D 70 63 63 72 33 20546 	.ascii "tmpccr3l"
             6C
      004A8E 00                   20547 	.db	0
      004A8F 00 00 00 F5          20548 	.dw	0,245
      004A93 07                   20549 	.uleb128	7
      004A94 01                   20550 	.db	1
      004A95 52                   20551 	.db	82
      004A96 74 6D 70 63 63 72 33 20552 	.ascii "tmpccr3h"
             68
      004A9E 00                   20553 	.db	0
      004A9F 00 00 00 F5          20554 	.dw	0,245
      004AA3 00                   20555 	.uleb128	0
      004AA4 0A                   20556 	.uleb128	10
      004AA5 00 00 19 68          20557 	.dw	0,6504
      004AA9 54 49 4D 31 5F 47 65 20558 	.ascii "TIM1_GetCapture4"
             74 43 61 70 74 75 72
             65 34
      004AB9 00                   20559 	.db	0
      004ABA 00 00 BA 42          20560 	.dw	0,(_TIM1_GetCapture4)
      004ABE 00 00 BA 5C          20561 	.dw	0,(XG$TIM1_GetCapture4$0$0+1)
      004AC2 01                   20562 	.db	1
      004AC3 00 00 4A CC          20563 	.dw	0,(Ldebug_loc_start+1004)
      004AC7 00 00 00 E5          20564 	.dw	0,229
      004ACB 07                   20565 	.uleb128	7
      004ACC 06                   20566 	.db	6
      004ACD 52                   20567 	.db	82
      004ACE 93                   20568 	.db	147
      004ACF 01                   20569 	.uleb128	1
      004AD0 51                   20570 	.db	81
      004AD1 93                   20571 	.db	147
      004AD2 01                   20572 	.uleb128	1
      004AD3 74 6D 70 63 63 72 34 20573 	.ascii "tmpccr4"
      004ADA 00                   20574 	.db	0
      004ADB 00 00 00 E5          20575 	.dw	0,229
      004ADF 07                   20576 	.uleb128	7
      004AE0 01                   20577 	.db	1
      004AE1 50                   20578 	.db	80
      004AE2 74 6D 70 63 63 72 34 20579 	.ascii "tmpccr4l"
             6C
      004AEA 00                   20580 	.db	0
      004AEB 00 00 00 F5          20581 	.dw	0,245
      004AEF 07                   20582 	.uleb128	7
      004AF0 01                   20583 	.db	1
      004AF1 52                   20584 	.db	82
      004AF2 74 6D 70 63 63 72 34 20585 	.ascii "tmpccr4h"
             68
      004AFA 00                   20586 	.db	0
      004AFB 00 00 00 F5          20587 	.dw	0,245
      004AFF 00                   20588 	.uleb128	0
      004B00 0A                   20589 	.uleb128	10
      004B01 00 00 19 A4          20590 	.dw	0,6564
      004B05 54 49 4D 31 5F 47 65 20591 	.ascii "TIM1_GetCounter"
             74 43 6F 75 6E 74 65
             72
      004B14 00                   20592 	.db	0
      004B15 00 00 BA 5C          20593 	.dw	0,(_TIM1_GetCounter)
      004B19 00 00 BA 75          20594 	.dw	0,(XG$TIM1_GetCounter$0$0+1)
      004B1D 01                   20595 	.db	1
      004B1E 00 00 4A A0          20596 	.dw	0,(Ldebug_loc_start+960)
      004B22 00 00 00 E5          20597 	.dw	0,229
      004B26 07                   20598 	.uleb128	7
      004B27 07                   20599 	.db	7
      004B28 52                   20600 	.db	82
      004B29 93                   20601 	.db	147
      004B2A 01                   20602 	.uleb128	1
      004B2B 91                   20603 	.db	145
      004B2C 7D                   20604 	.sleb128	-3
      004B2D 93                   20605 	.db	147
      004B2E 01                   20606 	.uleb128	1
      004B2F 74 6D 70 63 6E 74 72 20607 	.ascii "tmpcntr"
      004B36 00                   20608 	.db	0
      004B37 00 00 00 E5          20609 	.dw	0,229
      004B3B 00                   20610 	.uleb128	0
      004B3C 0A                   20611 	.uleb128	10
      004B3D 00 00 19 DF          20612 	.dw	0,6623
      004B41 54 49 4D 31 5F 47 65 20613 	.ascii "TIM1_GetPrescaler"
             74 50 72 65 73 63 61
             6C 65 72
      004B52 00                   20614 	.db	0
      004B53 00 00 BA 75          20615 	.dw	0,(_TIM1_GetPrescaler)
      004B57 00 00 BA 8E          20616 	.dw	0,(XG$TIM1_GetPrescaler$0$0+1)
      004B5B 01                   20617 	.db	1
      004B5C 00 00 4A 74          20618 	.dw	0,(Ldebug_loc_start+916)
      004B60 00 00 00 E5          20619 	.dw	0,229
      004B64 07                   20620 	.uleb128	7
      004B65 07                   20621 	.db	7
      004B66 52                   20622 	.db	82
      004B67 93                   20623 	.db	147
      004B68 01                   20624 	.uleb128	1
      004B69 91                   20625 	.db	145
      004B6A 7D                   20626 	.sleb128	-3
      004B6B 93                   20627 	.db	147
      004B6C 01                   20628 	.uleb128	1
      004B6D 74 65 6D 70          20629 	.ascii "temp"
      004B71 00                   20630 	.db	0
      004B72 00 00 00 E5          20631 	.dw	0,229
      004B76 00                   20632 	.uleb128	0
      004B77 0A                   20633 	.uleb128	10
      004B78 00 00 1A 65          20634 	.dw	0,6757
      004B7C 54 49 4D 31 5F 47 65 20635 	.ascii "TIM1_GetFlagStatus"
             74 46 6C 61 67 53 74
             61 74 75 73
      004B8E 00                   20636 	.db	0
      004B8F 00 00 BA 8E          20637 	.dw	0,(_TIM1_GetFlagStatus)
      004B93 00 00 BB 28          20638 	.dw	0,(XG$TIM1_GetFlagStatus$0$0+1)
      004B97 01                   20639 	.db	1
      004B98 00 00 49 34          20640 	.dw	0,(Ldebug_loc_start+596)
      004B9C 00 00 00 F5          20641 	.dw	0,245
      004BA0 04                   20642 	.uleb128	4
      004BA1 02                   20643 	.db	2
      004BA2 91                   20644 	.db	145
      004BA3 02                   20645 	.sleb128	2
      004BA4 54 49 4D 31 5F 46 4C 20646 	.ascii "TIM1_FLAG"
             41 47
      004BAD 00                   20647 	.db	0
      004BAE 00 00 1A 65          20648 	.dw	0,6757
      004BB2 06                   20649 	.uleb128	6
      004BB3 00 00 BB 1F          20650 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1893)
      004BB7 00 00 BB 21          20651 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1895)
      004BBB 06                   20652 	.uleb128	6
      004BBC 00 00 BB 24          20653 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1896)
      004BC0 00 00 BB 25          20654 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1898)
      004BC4 07                   20655 	.uleb128	7
      004BC5 01                   20656 	.db	1
      004BC6 50                   20657 	.db	80
      004BC7 62 69 74 73 74 61 74 20658 	.ascii "bitstatus"
             75 73
      004BD0 00                   20659 	.db	0
      004BD1 00 00 00 F5          20660 	.dw	0,245
      004BD5 07                   20661 	.uleb128	7
      004BD6 02                   20662 	.db	2
      004BD7 91                   20663 	.db	145
      004BD8 7F                   20664 	.sleb128	-1
      004BD9 74 69 6D 31 5F 66 6C 20665 	.ascii "tim1_flag_l"
             61 67 5F 6C
      004BE4 00                   20666 	.db	0
      004BE5 00 00 00 F5          20667 	.dw	0,245
      004BE9 07                   20668 	.uleb128	7
      004BEA 01                   20669 	.db	1
      004BEB 52                   20670 	.db	82
      004BEC 74 69 6D 31 5F 66 6C 20671 	.ascii "tim1_flag_h"
             61 67 5F 68
      004BF7 00                   20672 	.db	0
      004BF8 00 00 00 F5          20673 	.dw	0,245
      004BFC 00                   20674 	.uleb128	0
      004BFD 05                   20675 	.uleb128	5
      004BFE 75 6E 73 69 67 6E 65 20676 	.ascii "unsigned int"
             64 20 69 6E 74
      004C0A 00                   20677 	.db	0
      004C0B 02                   20678 	.db	2
      004C0C 07                   20679 	.db	7
      004C0D 03                   20680 	.uleb128	3
      004C0E 00 00 1A A9          20681 	.dw	0,6825
      004C12 54 49 4D 31 5F 43 6C 20682 	.ascii "TIM1_ClearFlag"
             65 61 72 46 6C 61 67
      004C20 00                   20683 	.db	0
      004C21 00 00 BB 28          20684 	.dw	0,(_TIM1_ClearFlag)
      004C25 00 00 BB 5D          20685 	.dw	0,(XG$TIM1_ClearFlag$0$0+1)
      004C29 01                   20686 	.db	1
      004C2A 00 00 48 C0          20687 	.dw	0,(Ldebug_loc_start+480)
      004C2E 04                   20688 	.uleb128	4
      004C2F 02                   20689 	.db	2
      004C30 91                   20690 	.db	145
      004C31 02                   20691 	.sleb128	2
      004C32 54 49 4D 31 5F 46 4C 20692 	.ascii "TIM1_FLAG"
             41 47
      004C3B 00                   20693 	.db	0
      004C3C 00 00 1A 65          20694 	.dw	0,6757
      004C40 00                   20695 	.uleb128	0
      004C41 0A                   20696 	.uleb128	10
      004C42 00 00 1B 2F          20697 	.dw	0,6959
      004C46 54 49 4D 31 5F 47 65 20698 	.ascii "TIM1_GetITStatus"
             74 49 54 53 74 61 74
             75 73
      004C56 00                   20699 	.db	0
      004C57 00 00 BB 5D          20700 	.dw	0,(_TIM1_GetITStatus)
      004C5B 00 00 BB D6          20701 	.dw	0,(XG$TIM1_GetITStatus$0$0+1)
      004C5F 01                   20702 	.db	1
      004C60 00 00 47 EC          20703 	.dw	0,(Ldebug_loc_start+268)
      004C64 00 00 00 F5          20704 	.dw	0,245
      004C68 04                   20705 	.uleb128	4
      004C69 02                   20706 	.db	2
      004C6A 91                   20707 	.db	145
      004C6B 02                   20708 	.sleb128	2
      004C6C 54 49 4D 31 5F 49 54 20709 	.ascii "TIM1_IT"
      004C73 00                   20710 	.db	0
      004C74 00 00 00 F5          20711 	.dw	0,245
      004C78 06                   20712 	.uleb128	6
      004C79 00 00 BB CD          20713 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1941)
      004C7D 00 00 BB CF          20714 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1943)
      004C81 06                   20715 	.uleb128	6
      004C82 00 00 BB D2          20716 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1944)
      004C86 00 00 BB D3          20717 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1946)
      004C8A 07                   20718 	.uleb128	7
      004C8B 01                   20719 	.db	1
      004C8C 50                   20720 	.db	80
      004C8D 62 69 74 73 74 61 74 20721 	.ascii "bitstatus"
             75 73
      004C96 00                   20722 	.db	0
      004C97 00 00 00 F5          20723 	.dw	0,245
      004C9B 07                   20724 	.uleb128	7
      004C9C 02                   20725 	.db	2
      004C9D 91                   20726 	.db	145
      004C9E 7F                   20727 	.sleb128	-1
      004C9F 54 49 4D 31 5F 69 74 20728 	.ascii "TIM1_itStatus"
             53 74 61 74 75 73
      004CAC 00                   20729 	.db	0
      004CAD 00 00 00 F5          20730 	.dw	0,245
      004CB1 07                   20731 	.uleb128	7
      004CB2 01                   20732 	.db	1
      004CB3 50                   20733 	.db	80
      004CB4 54 49 4D 31 5F 69 74 20734 	.ascii "TIM1_itEnable"
             45 6E 61 62 6C 65
      004CC1 00                   20735 	.db	0
      004CC2 00 00 00 F5          20736 	.dw	0,245
      004CC6 00                   20737 	.uleb128	0
      004CC7 03                   20738 	.uleb128	3
      004CC8 00 00 1B 69          20739 	.dw	0,7017
      004CCC 54 49 4D 31 5F 43 6C 20740 	.ascii "TIM1_ClearITPendingBit"
             65 61 72 49 54 50 65
             6E 64 69 6E 67 42 69
             74
      004CE2 00                   20741 	.db	0
      004CE3 00 00 BB D6          20742 	.dw	0,(_TIM1_ClearITPendingBit)
      004CE7 00 00 BB F3          20743 	.dw	0,(XG$TIM1_ClearITPendingBit$0$0+1)
      004CEB 01                   20744 	.db	1
      004CEC 00 00 47 90          20745 	.dw	0,(Ldebug_loc_start+176)
      004CF0 04                   20746 	.uleb128	4
      004CF1 02                   20747 	.db	2
      004CF2 91                   20748 	.db	145
      004CF3 02                   20749 	.sleb128	2
      004CF4 54 49 4D 31 5F 49 54 20750 	.ascii "TIM1_IT"
      004CFB 00                   20751 	.db	0
      004CFC 00 00 00 F5          20752 	.dw	0,245
      004D00 00                   20753 	.uleb128	0
      004D01 03                   20754 	.uleb128	3
      004D02 00 00 1B E0          20755 	.dw	0,7136
      004D06 54 49 31 5F 43 6F 6E 20756 	.ascii "TI1_Config"
             66 69 67
      004D10 00                   20757 	.db	0
      004D11 00 00 BB F3          20758 	.dw	0,(_TI1_Config)
      004D15 00 00 BC 30          20759 	.dw	0,(XFstm8s_tim1$TI1_Config$0$0+1)
      004D19 00                   20760 	.db	0
      004D1A 00 00 47 64          20761 	.dw	0,(Ldebug_loc_start+132)
      004D1E 04                   20762 	.uleb128	4
      004D1F 02                   20763 	.db	2
      004D20 91                   20764 	.db	145
      004D21 02                   20765 	.sleb128	2
      004D22 54 49 4D 31 5F 49 43 20766 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      004D31 00                   20767 	.db	0
      004D32 00 00 00 F5          20768 	.dw	0,245
      004D36 04                   20769 	.uleb128	4
      004D37 02                   20770 	.db	2
      004D38 91                   20771 	.db	145
      004D39 03                   20772 	.sleb128	3
      004D3A 54 49 4D 31 5F 49 43 20773 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      004D4A 00                   20774 	.db	0
      004D4B 00 00 00 F5          20775 	.dw	0,245
      004D4F 04                   20776 	.uleb128	4
      004D50 02                   20777 	.db	2
      004D51 91                   20778 	.db	145
      004D52 04                   20779 	.sleb128	4
      004D53 54 49 4D 31 5F 49 43 20780 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      004D60 00                   20781 	.db	0
      004D61 00 00 00 F5          20782 	.dw	0,245
      004D65 06                   20783 	.uleb128	6
      004D66 00 00 BC 19          20784 	.dw	0,(Sstm8s_tim1$TI1_Config$1973)
      004D6A 00 00 BC 1E          20785 	.dw	0,(Sstm8s_tim1$TI1_Config$1975)
      004D6E 06                   20786 	.uleb128	6
      004D6F 00 00 BC 21          20787 	.dw	0,(Sstm8s_tim1$TI1_Config$1976)
      004D73 00 00 BC 26          20788 	.dw	0,(Sstm8s_tim1$TI1_Config$1978)
      004D77 00                   20789 	.uleb128	0
      004D78 03                   20790 	.uleb128	3
      004D79 00 00 1C 57          20791 	.dw	0,7255
      004D7D 54 49 32 5F 43 6F 6E 20792 	.ascii "TI2_Config"
             66 69 67
      004D87 00                   20793 	.db	0
      004D88 00 00 BC 30          20794 	.dw	0,(_TI2_Config)
      004D8C 00 00 BC 6D          20795 	.dw	0,(XFstm8s_tim1$TI2_Config$0$0+1)
      004D90 00                   20796 	.db	0
      004D91 00 00 47 38          20797 	.dw	0,(Ldebug_loc_start+88)
      004D95 04                   20798 	.uleb128	4
      004D96 02                   20799 	.db	2
      004D97 91                   20800 	.db	145
      004D98 02                   20801 	.sleb128	2
      004D99 54 49 4D 31 5F 49 43 20802 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      004DA8 00                   20803 	.db	0
      004DA9 00 00 00 F5          20804 	.dw	0,245
      004DAD 04                   20805 	.uleb128	4
      004DAE 02                   20806 	.db	2
      004DAF 91                   20807 	.db	145
      004DB0 03                   20808 	.sleb128	3
      004DB1 54 49 4D 31 5F 49 43 20809 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      004DC1 00                   20810 	.db	0
      004DC2 00 00 00 F5          20811 	.dw	0,245
      004DC6 04                   20812 	.uleb128	4
      004DC7 02                   20813 	.db	2
      004DC8 91                   20814 	.db	145
      004DC9 04                   20815 	.sleb128	4
      004DCA 54 49 4D 31 5F 49 43 20816 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      004DD7 00                   20817 	.db	0
      004DD8 00 00 00 F5          20818 	.dw	0,245
      004DDC 06                   20819 	.uleb128	6
      004DDD 00 00 BC 56          20820 	.dw	0,(Sstm8s_tim1$TI2_Config$1992)
      004DE1 00 00 BC 5B          20821 	.dw	0,(Sstm8s_tim1$TI2_Config$1994)
      004DE5 06                   20822 	.uleb128	6
      004DE6 00 00 BC 5E          20823 	.dw	0,(Sstm8s_tim1$TI2_Config$1995)
      004DEA 00 00 BC 63          20824 	.dw	0,(Sstm8s_tim1$TI2_Config$1997)
      004DEE 00                   20825 	.uleb128	0
      004DEF 03                   20826 	.uleb128	3
      004DF0 00 00 1C CE          20827 	.dw	0,7374
      004DF4 54 49 33 5F 43 6F 6E 20828 	.ascii "TI3_Config"
             66 69 67
      004DFE 00                   20829 	.db	0
      004DFF 00 00 BC 6D          20830 	.dw	0,(_TI3_Config)
      004E03 00 00 BC AA          20831 	.dw	0,(XFstm8s_tim1$TI3_Config$0$0+1)
      004E07 00                   20832 	.db	0
      004E08 00 00 47 0C          20833 	.dw	0,(Ldebug_loc_start+44)
      004E0C 04                   20834 	.uleb128	4
      004E0D 02                   20835 	.db	2
      004E0E 91                   20836 	.db	145
      004E0F 02                   20837 	.sleb128	2
      004E10 54 49 4D 31 5F 49 43 20838 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      004E1F 00                   20839 	.db	0
      004E20 00 00 00 F5          20840 	.dw	0,245
      004E24 04                   20841 	.uleb128	4
      004E25 02                   20842 	.db	2
      004E26 91                   20843 	.db	145
      004E27 03                   20844 	.sleb128	3
      004E28 54 49 4D 31 5F 49 43 20845 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      004E38 00                   20846 	.db	0
      004E39 00 00 00 F5          20847 	.dw	0,245
      004E3D 04                   20848 	.uleb128	4
      004E3E 02                   20849 	.db	2
      004E3F 91                   20850 	.db	145
      004E40 04                   20851 	.sleb128	4
      004E41 54 49 4D 31 5F 49 43 20852 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      004E4E 00                   20853 	.db	0
      004E4F 00 00 00 F5          20854 	.dw	0,245
      004E53 06                   20855 	.uleb128	6
      004E54 00 00 BC 93          20856 	.dw	0,(Sstm8s_tim1$TI3_Config$2011)
      004E58 00 00 BC 98          20857 	.dw	0,(Sstm8s_tim1$TI3_Config$2013)
      004E5C 06                   20858 	.uleb128	6
      004E5D 00 00 BC 9B          20859 	.dw	0,(Sstm8s_tim1$TI3_Config$2014)
      004E61 00 00 BC A0          20860 	.dw	0,(Sstm8s_tim1$TI3_Config$2016)
      004E65 00                   20861 	.uleb128	0
      004E66 03                   20862 	.uleb128	3
      004E67 00 00 1D 45          20863 	.dw	0,7493
      004E6B 54 49 34 5F 43 6F 6E 20864 	.ascii "TI4_Config"
             66 69 67
      004E75 00                   20865 	.db	0
      004E76 00 00 BC AA          20866 	.dw	0,(_TI4_Config)
      004E7A 00 00 BC E7          20867 	.dw	0,(XFstm8s_tim1$TI4_Config$0$0+1)
      004E7E 00                   20868 	.db	0
      004E7F 00 00 46 E0          20869 	.dw	0,(Ldebug_loc_start)
      004E83 04                   20870 	.uleb128	4
      004E84 02                   20871 	.db	2
      004E85 91                   20872 	.db	145
      004E86 02                   20873 	.sleb128	2
      004E87 54 49 4D 31 5F 49 43 20874 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      004E96 00                   20875 	.db	0
      004E97 00 00 00 F5          20876 	.dw	0,245
      004E9B 04                   20877 	.uleb128	4
      004E9C 02                   20878 	.db	2
      004E9D 91                   20879 	.db	145
      004E9E 03                   20880 	.sleb128	3
      004E9F 54 49 4D 31 5F 49 43 20881 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      004EAF 00                   20882 	.db	0
      004EB0 00 00 00 F5          20883 	.dw	0,245
      004EB4 04                   20884 	.uleb128	4
      004EB5 02                   20885 	.db	2
      004EB6 91                   20886 	.db	145
      004EB7 04                   20887 	.sleb128	4
      004EB8 54 49 4D 31 5F 49 43 20888 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      004EC5 00                   20889 	.db	0
      004EC6 00 00 00 F5          20890 	.dw	0,245
      004ECA 06                   20891 	.uleb128	6
      004ECB 00 00 BC D0          20892 	.dw	0,(Sstm8s_tim1$TI4_Config$2030)
      004ECF 00 00 BC D5          20893 	.dw	0,(Sstm8s_tim1$TI4_Config$2032)
      004ED3 06                   20894 	.uleb128	6
      004ED4 00 00 BC D8          20895 	.dw	0,(Sstm8s_tim1$TI4_Config$2033)
      004ED8 00 00 BC DD          20896 	.dw	0,(Sstm8s_tim1$TI4_Config$2035)
      004EDC 00                   20897 	.uleb128	0
      004EDD 0B                   20898 	.uleb128	11
      004EDE 00 00 00 F5          20899 	.dw	0,245
      004EE2 0C                   20900 	.uleb128	12
      004EE3 00 00 1D 57          20901 	.dw	0,7511
      004EE7 18                   20902 	.db	24
      004EE8 00 00 1D 45          20903 	.dw	0,7493
      004EEC 0D                   20904 	.uleb128	13
      004EED 17                   20905 	.db	23
      004EEE 00                   20906 	.uleb128	0
      004EEF 07                   20907 	.uleb128	7
      004EF0 05                   20908 	.db	5
      004EF1 03                   20909 	.db	3
      004EF2 00 00 81 0E          20910 	.dw	0,(___str_0)
      004EF6 5F 5F 73 74 72 5F 30 20911 	.ascii "__str_0"
      004EFD 00                   20912 	.db	0
      004EFE 00 00 1D 4A          20913 	.dw	0,7498
      004F02 00                   20914 	.uleb128	0
      004F03 00                   20915 	.uleb128	0
      004F04 00                   20916 	.uleb128	0
      004F05                      20917 Ldebug_info_end:
                                  20918 
                                  20919 	.area .debug_pubnames (NOLOAD)
      000BB3 00 00 06 DC          20920 	.dw	0,Ldebug_pubnames_end-Ldebug_pubnames_start
      000BB7                      20921 Ldebug_pubnames_start:
      000BB7 00 02                20922 	.dw	2
      000BB9 00 00 31 98          20923 	.dw	0,(Ldebug_info_start-4)
      000BBD 00 00 1D 6D          20924 	.dw	0,4+Ldebug_info_end-Ldebug_info_start
      000BC1 00 00 00 43          20925 	.dw	0,67
      000BC5 54 49 4D 31 5F 44 65 20926 	.ascii "TIM1_DeInit"
             49 6E 69 74
      000BD0 00                   20927 	.db	0
      000BD1 00 00 00 5D          20928 	.dw	0,93
      000BD5 54 49 4D 31 5F 54 69 20929 	.ascii "TIM1_TimeBaseInit"
             6D 65 42 61 73 65 49
             6E 69 74
      000BE6 00                   20930 	.db	0
      000BE7 00 00 01 06          20931 	.dw	0,262
      000BEB 54 49 4D 31 5F 4F 43 20932 	.ascii "TIM1_OC1Init"
             31 49 6E 69 74
      000BF7 00                   20933 	.db	0
      000BF8 00 00 01 E4          20934 	.dw	0,484
      000BFC 54 49 4D 31 5F 4F 43 20935 	.ascii "TIM1_OC2Init"
             32 49 6E 69 74
      000C08 00                   20936 	.db	0
      000C09 00 00 02 C2          20937 	.dw	0,706
      000C0D 54 49 4D 31 5F 4F 43 20938 	.ascii "TIM1_OC3Init"
             33 49 6E 69 74
      000C19 00                   20939 	.db	0
      000C1A 00 00 03 A0          20940 	.dw	0,928
      000C1E 54 49 4D 31 5F 4F 43 20941 	.ascii "TIM1_OC4Init"
             34 49 6E 69 74
      000C2A 00                   20942 	.db	0
      000C2B 00 00 04 43          20943 	.dw	0,1091
      000C2F 54 49 4D 31 5F 42 44 20944 	.ascii "TIM1_BDTRConfig"
             54 52 43 6F 6E 66 69
             67
      000C3E 00                   20945 	.db	0
      000C3F 00 00 04 F5          20946 	.dw	0,1269
      000C43 54 49 4D 31 5F 49 43 20947 	.ascii "TIM1_ICInit"
             49 6E 69 74
      000C4E 00                   20948 	.db	0
      000C4F 00 00 05 AD          20949 	.dw	0,1453
      000C53 54 49 4D 31 5F 50 57 20950 	.ascii "TIM1_PWMIConfig"
             4D 49 43 6F 6E 66 69
             67
      000C62 00                   20951 	.db	0
      000C63 00 00 06 A2          20952 	.dw	0,1698
      000C67 54 49 4D 31 5F 43 6D 20953 	.ascii "TIM1_Cmd"
             64
      000C6F 00                   20954 	.db	0
      000C70 00 00 06 E1          20955 	.dw	0,1761
      000C74 54 49 4D 31 5F 43 74 20956 	.ascii "TIM1_CtrlPWMOutputs"
             72 6C 50 57 4D 4F 75
             74 70 75 74 73
      000C87 00                   20957 	.db	0
      000C88 00 00 07 2B          20958 	.dw	0,1835
      000C8C 54 49 4D 31 5F 49 54 20959 	.ascii "TIM1_ITConfig"
             43 6F 6E 66 69 67
      000C99 00                   20960 	.db	0
      000C9A 00 00 07 7F          20961 	.dw	0,1919
      000C9E 54 49 4D 31 5F 49 6E 20962 	.ascii "TIM1_InternalClockConfig"
             74 65 72 6E 61 6C 43
             6C 6F 63 6B 43 6F 6E
             66 69 67
      000CB6 00                   20963 	.db	0
      000CB7 00 00 07 A6          20964 	.dw	0,1958
      000CBB 54 49 4D 31 5F 45 54 20965 	.ascii "TIM1_ETRClockMode1Config"
             52 43 6C 6F 63 6B 4D
             6F 64 65 31 43 6F 6E
             66 69 67
      000CD3 00                   20966 	.db	0
      000CD4 00 00 08 20          20967 	.dw	0,2080
      000CD8 54 49 4D 31 5F 45 54 20968 	.ascii "TIM1_ETRClockMode2Config"
             52 43 6C 6F 63 6B 4D
             6F 64 65 32 43 6F 6E
             66 69 67
      000CF0 00                   20969 	.db	0
      000CF1 00 00 08 9A          20970 	.dw	0,2202
      000CF5 54 49 4D 31 5F 45 54 20971 	.ascii "TIM1_ETRConfig"
             52 43 6F 6E 66 69 67
      000D03 00                   20972 	.db	0
      000D04 00 00 09 0A          20973 	.dw	0,2314
      000D08 54 49 4D 31 5F 54 49 20974 	.ascii "TIM1_TIxExternalClockConfig"
             78 45 78 74 65 72 6E
             61 6C 43 6C 6F 63 6B
             43 6F 6E 66 69 67
      000D23 00                   20975 	.db	0
      000D24 00 00 09 96          20976 	.dw	0,2454
      000D28 54 49 4D 31 5F 53 65 20977 	.ascii "TIM1_SelectInputTrigger"
             6C 65 63 74 49 6E 70
             75 74 54 72 69 67 67
             65 72
      000D3F 00                   20978 	.db	0
      000D40 00 00 09 E1          20979 	.dw	0,2529
      000D44 54 49 4D 31 5F 55 70 20980 	.ascii "TIM1_UpdateDisableConfig"
             64 61 74 65 44 69 73
             61 62 6C 65 43 6F 6E
             66 69 67
      000D5C 00                   20981 	.db	0
      000D5D 00 00 0A 30          20982 	.dw	0,2608
      000D61 54 49 4D 31 5F 55 70 20983 	.ascii "TIM1_UpdateRequestConfig"
             64 61 74 65 52 65 71
             75 65 73 74 43 6F 6E
             66 69 67
      000D79 00                   20984 	.db	0
      000D7A 00 00 0A 88          20985 	.dw	0,2696
      000D7E 54 49 4D 31 5F 53 65 20986 	.ascii "TIM1_SelectHallSensor"
             6C 65 63 74 48 61 6C
             6C 53 65 6E 73 6F 72
      000D93 00                   20987 	.db	0
      000D94 00 00 0A D4          20988 	.dw	0,2772
      000D98 54 49 4D 31 5F 53 65 20989 	.ascii "TIM1_SelectOnePulseMode"
             6C 65 63 74 4F 6E 65
             50 75 6C 73 65 4D 6F
             64 65
      000DAF 00                   20990 	.db	0
      000DB0 00 00 0B 25          20991 	.dw	0,2853
      000DB4 54 49 4D 31 5F 53 65 20992 	.ascii "TIM1_SelectOutputTrigger"
             6C 65 63 74 4F 75 74
             70 75 74 54 72 69 67
             67 65 72
      000DCC 00                   20993 	.db	0
      000DCD 00 00 0B 69          20994 	.dw	0,2921
      000DD1 54 49 4D 31 5F 53 65 20995 	.ascii "TIM1_SelectSlaveMode"
             6C 65 63 74 53 6C 61
             76 65 4D 6F 64 65
      000DE5 00                   20996 	.db	0
      000DE6 00 00 0B A8          20997 	.dw	0,2984
      000DEA 54 49 4D 31 5F 53 65 20998 	.ascii "TIM1_SelectMasterSlaveMode"
             6C 65 63 74 4D 61 73
             74 65 72 53 6C 61 76
             65 4D 6F 64 65
      000E04 00                   20999 	.db	0
      000E05 00 00 0B F9          21000 	.dw	0,3065
      000E09 54 49 4D 31 5F 45 6E 21001 	.ascii "TIM1_EncoderInterfaceConfig"
             63 6F 64 65 72 49 6E
             74 65 72 66 61 63 65
             43 6F 6E 66 69 67
      000E24 00                   21002 	.db	0
      000E25 00 00 0C 97          21003 	.dw	0,3223
      000E29 54 49 4D 31 5F 50 72 21004 	.ascii "TIM1_PrescalerConfig"
             65 73 63 61 6C 65 72
             43 6F 6E 66 69 67
      000E3D 00                   21005 	.db	0
      000E3E 00 00 0C EC          21006 	.dw	0,3308
      000E42 54 49 4D 31 5F 43 6F 21007 	.ascii "TIM1_CounterModeConfig"
             75 6E 74 65 72 4D 6F
             64 65 43 6F 6E 66 69
             67
      000E58 00                   21008 	.db	0
      000E59 00 00 0D 2F          21009 	.dw	0,3375
      000E5D 54 49 4D 31 5F 46 6F 21010 	.ascii "TIM1_ForcedOC1Config"
             72 63 65 64 4F 43 31
             43 6F 6E 66 69 67
      000E71 00                   21011 	.db	0
      000E72 00 00 0D 71          21012 	.dw	0,3441
      000E76 54 49 4D 31 5F 46 6F 21013 	.ascii "TIM1_ForcedOC2Config"
             72 63 65 64 4F 43 32
             43 6F 6E 66 69 67
      000E8A 00                   21014 	.db	0
      000E8B 00 00 0D B3          21015 	.dw	0,3507
      000E8F 54 49 4D 31 5F 46 6F 21016 	.ascii "TIM1_ForcedOC3Config"
             72 63 65 64 4F 43 33
             43 6F 6E 66 69 67
      000EA3 00                   21017 	.db	0
      000EA4 00 00 0D F5          21018 	.dw	0,3573
      000EA8 54 49 4D 31 5F 46 6F 21019 	.ascii "TIM1_ForcedOC4Config"
             72 63 65 64 4F 43 34
             43 6F 6E 66 69 67
      000EBC 00                   21020 	.db	0
      000EBD 00 00 0E 37          21021 	.dw	0,3639
      000EC1 54 49 4D 31 5F 41 52 21022 	.ascii "TIM1_ARRPreloadConfig"
             52 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000ED6 00                   21023 	.db	0
      000ED7 00 00 0E 83          21024 	.dw	0,3715
      000EDB 54 49 4D 31 5F 53 65 21025 	.ascii "TIM1_SelectCOM"
             6C 65 63 74 43 4F 4D
      000EE9 00                   21026 	.db	0
      000EEA 00 00 0E C8          21027 	.dw	0,3784
      000EEE 54 49 4D 31 5F 43 43 21028 	.ascii "TIM1_CCPreloadControl"
             50 72 65 6C 6F 61 64
             43 6F 6E 74 72 6F 6C
      000F03 00                   21029 	.db	0
      000F04 00 00 0F 14          21030 	.dw	0,3860
      000F08 54 49 4D 31 5F 4F 43 21031 	.ascii "TIM1_OC1PreloadConfig"
             31 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000F1D 00                   21032 	.db	0
      000F1E 00 00 0F 60          21033 	.dw	0,3936
      000F22 54 49 4D 31 5F 4F 43 21034 	.ascii "TIM1_OC2PreloadConfig"
             32 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000F37 00                   21035 	.db	0
      000F38 00 00 0F AC          21036 	.dw	0,4012
      000F3C 54 49 4D 31 5F 4F 43 21037 	.ascii "TIM1_OC3PreloadConfig"
             33 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000F51 00                   21038 	.db	0
      000F52 00 00 0F F8          21039 	.dw	0,4088
      000F56 54 49 4D 31 5F 4F 43 21040 	.ascii "TIM1_OC4PreloadConfig"
             34 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000F6B 00                   21041 	.db	0
      000F6C 00 00 10 44          21042 	.dw	0,4164
      000F70 54 49 4D 31 5F 4F 43 21043 	.ascii "TIM1_OC1FastConfig"
             31 46 61 73 74 43 6F
             6E 66 69 67
      000F82 00                   21044 	.db	0
      000F83 00 00 10 8D          21045 	.dw	0,4237
      000F87 54 49 4D 31 5F 4F 43 21046 	.ascii "TIM1_OC2FastConfig"
             32 46 61 73 74 43 6F
             6E 66 69 67
      000F99 00                   21047 	.db	0
      000F9A 00 00 10 D6          21048 	.dw	0,4310
      000F9E 54 49 4D 31 5F 4F 43 21049 	.ascii "TIM1_OC3FastConfig"
             33 46 61 73 74 43 6F
             6E 66 69 67
      000FB0 00                   21050 	.db	0
      000FB1 00 00 11 1F          21051 	.dw	0,4383
      000FB5 54 49 4D 31 5F 4F 43 21052 	.ascii "TIM1_OC4FastConfig"
             34 46 61 73 74 43 6F
             6E 66 69 67
      000FC7 00                   21053 	.db	0
      000FC8 00 00 11 68          21054 	.dw	0,4456
      000FCC 54 49 4D 31 5F 47 65 21055 	.ascii "TIM1_GenerateEvent"
             6E 65 72 61 74 65 45
             76 65 6E 74
      000FDE 00                   21056 	.db	0
      000FDF 00 00 11 A7          21057 	.dw	0,4519
      000FE3 54 49 4D 31 5F 4F 43 21058 	.ascii "TIM1_OC1PolarityConfig"
             31 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      000FF9 00                   21059 	.db	0
      000FFA 00 00 11 FB          21060 	.dw	0,4603
      000FFE 54 49 4D 31 5F 4F 43 21061 	.ascii "TIM1_OC1NPolarityConfig"
             31 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      001015 00                   21062 	.db	0
      001016 00 00 12 51          21063 	.dw	0,4689
      00101A 54 49 4D 31 5F 4F 43 21064 	.ascii "TIM1_OC2PolarityConfig"
             32 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      001030 00                   21065 	.db	0
      001031 00 00 12 A5          21066 	.dw	0,4773
      001035 54 49 4D 31 5F 4F 43 21067 	.ascii "TIM1_OC2NPolarityConfig"
             32 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      00104C 00                   21068 	.db	0
      00104D 00 00 12 FB          21069 	.dw	0,4859
      001051 54 49 4D 31 5F 4F 43 21070 	.ascii "TIM1_OC3PolarityConfig"
             33 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      001067 00                   21071 	.db	0
      001068 00 00 13 4F          21072 	.dw	0,4943
      00106C 54 49 4D 31 5F 4F 43 21073 	.ascii "TIM1_OC3NPolarityConfig"
             33 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      001083 00                   21074 	.db	0
      001084 00 00 13 A5          21075 	.dw	0,5029
      001088 54 49 4D 31 5F 4F 43 21076 	.ascii "TIM1_OC4PolarityConfig"
             34 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      00109E 00                   21077 	.db	0
      00109F 00 00 13 F9          21078 	.dw	0,5113
      0010A3 54 49 4D 31 5F 43 43 21079 	.ascii "TIM1_CCxCmd"
             78 43 6D 64
      0010AE 00                   21080 	.db	0
      0010AF 00 00 14 AA          21081 	.dw	0,5290
      0010B3 54 49 4D 31 5F 43 43 21082 	.ascii "TIM1_CCxNCmd"
             78 4E 43 6D 64
      0010BF 00                   21083 	.db	0
      0010C0 00 00 15 40          21084 	.dw	0,5440
      0010C4 54 49 4D 31 5F 53 65 21085 	.ascii "TIM1_SelectOCxM"
             6C 65 63 74 4F 43 78
             4D
      0010D3 00                   21086 	.db	0
      0010D4 00 00 15 B0          21087 	.dw	0,5552
      0010D8 54 49 4D 31 5F 53 65 21088 	.ascii "TIM1_SetCounter"
             74 43 6F 75 6E 74 65
             72
      0010E7 00                   21089 	.db	0
      0010E8 00 00 15 E3          21090 	.dw	0,5603
      0010EC 54 49 4D 31 5F 53 65 21091 	.ascii "TIM1_SetAutoreload"
             74 41 75 74 6F 72 65
             6C 6F 61 64
      0010FE 00                   21092 	.db	0
      0010FF 00 00 16 1C          21093 	.dw	0,5660
      001103 54 49 4D 31 5F 53 65 21094 	.ascii "TIM1_SetCompare1"
             74 43 6F 6D 70 61 72
             65 31
      001113 00                   21095 	.db	0
      001114 00 00 16 51          21096 	.dw	0,5713
      001118 54 49 4D 31 5F 53 65 21097 	.ascii "TIM1_SetCompare2"
             74 43 6F 6D 70 61 72
             65 32
      001128 00                   21098 	.db	0
      001129 00 00 16 86          21099 	.dw	0,5766
      00112D 54 49 4D 31 5F 53 65 21100 	.ascii "TIM1_SetCompare3"
             74 43 6F 6D 70 61 72
             65 33
      00113D 00                   21101 	.db	0
      00113E 00 00 16 BB          21102 	.dw	0,5819
      001142 54 49 4D 31 5F 53 65 21103 	.ascii "TIM1_SetCompare4"
             74 43 6F 6D 70 61 72
             65 34
      001152 00                   21104 	.db	0
      001153 00 00 16 F0          21105 	.dw	0,5872
      001157 54 49 4D 31 5F 53 65 21106 	.ascii "TIM1_SetIC1Prescaler"
             74 49 43 31 50 72 65
             73 63 61 6C 65 72
      00116B 00                   21107 	.db	0
      00116C 00 00 17 32          21108 	.dw	0,5938
      001170 54 49 4D 31 5F 53 65 21109 	.ascii "TIM1_SetIC2Prescaler"
             74 49 43 32 50 72 65
             73 63 61 6C 65 72
      001184 00                   21110 	.db	0
      001185 00 00 17 74          21111 	.dw	0,6004
      001189 54 49 4D 31 5F 53 65 21112 	.ascii "TIM1_SetIC3Prescaler"
             74 49 43 33 50 72 65
             73 63 61 6C 65 72
      00119D 00                   21113 	.db	0
      00119E 00 00 17 B6          21114 	.dw	0,6070
      0011A2 54 49 4D 31 5F 53 65 21115 	.ascii "TIM1_SetIC4Prescaler"
             74 49 43 34 50 72 65
             73 63 61 6C 65 72
      0011B6 00                   21116 	.db	0
      0011B7 00 00 17 F8          21117 	.dw	0,6136
      0011BB 54 49 4D 31 5F 47 65 21118 	.ascii "TIM1_GetCapture1"
             74 43 61 70 74 75 72
             65 31
      0011CB 00                   21119 	.db	0
      0011CC 00 00 18 54          21120 	.dw	0,6228
      0011D0 54 49 4D 31 5F 47 65 21121 	.ascii "TIM1_GetCapture2"
             74 43 61 70 74 75 72
             65 32
      0011E0 00                   21122 	.db	0
      0011E1 00 00 18 B0          21123 	.dw	0,6320
      0011E5 54 49 4D 31 5F 47 65 21124 	.ascii "TIM1_GetCapture3"
             74 43 61 70 74 75 72
             65 33
      0011F5 00                   21125 	.db	0
      0011F6 00 00 19 0C          21126 	.dw	0,6412
      0011FA 54 49 4D 31 5F 47 65 21127 	.ascii "TIM1_GetCapture4"
             74 43 61 70 74 75 72
             65 34
      00120A 00                   21128 	.db	0
      00120B 00 00 19 68          21129 	.dw	0,6504
      00120F 54 49 4D 31 5F 47 65 21130 	.ascii "TIM1_GetCounter"
             74 43 6F 75 6E 74 65
             72
      00121E 00                   21131 	.db	0
      00121F 00 00 19 A4          21132 	.dw	0,6564
      001223 54 49 4D 31 5F 47 65 21133 	.ascii "TIM1_GetPrescaler"
             74 50 72 65 73 63 61
             6C 65 72
      001234 00                   21134 	.db	0
      001235 00 00 19 DF          21135 	.dw	0,6623
      001239 54 49 4D 31 5F 47 65 21136 	.ascii "TIM1_GetFlagStatus"
             74 46 6C 61 67 53 74
             61 74 75 73
      00124B 00                   21137 	.db	0
      00124C 00 00 1A 75          21138 	.dw	0,6773
      001250 54 49 4D 31 5F 43 6C 21139 	.ascii "TIM1_ClearFlag"
             65 61 72 46 6C 61 67
      00125E 00                   21140 	.db	0
      00125F 00 00 1A A9          21141 	.dw	0,6825
      001263 54 49 4D 31 5F 47 65 21142 	.ascii "TIM1_GetITStatus"
             74 49 54 53 74 61 74
             75 73
      001273 00                   21143 	.db	0
      001274 00 00 1B 2F          21144 	.dw	0,6959
      001278 54 49 4D 31 5F 43 6C 21145 	.ascii "TIM1_ClearITPendingBit"
             65 61 72 49 54 50 65
             6E 64 69 6E 67 42 69
             74
      00128E 00                   21146 	.db	0
      00128F 00 00 00 00          21147 	.dw	0,0
      001293                      21148 Ldebug_pubnames_end:
                                  21149 
                                  21150 	.area .debug_frame (NOLOAD)
      0038D0 00 00                21151 	.dw	0
      0038D2 00 0E                21152 	.dw	Ldebug_CIE0_end-Ldebug_CIE0_start
      0038D4                      21153 Ldebug_CIE0_start:
      0038D4 FF FF                21154 	.dw	0xffff
      0038D6 FF FF                21155 	.dw	0xffff
      0038D8 01                   21156 	.db	1
      0038D9 00                   21157 	.db	0
      0038DA 01                   21158 	.uleb128	1
      0038DB 7F                   21159 	.sleb128	-1
      0038DC 09                   21160 	.db	9
      0038DD 0C                   21161 	.db	12
      0038DE 08                   21162 	.uleb128	8
      0038DF 02                   21163 	.uleb128	2
      0038E0 89                   21164 	.db	137
      0038E1 01                   21165 	.uleb128	1
      0038E2                      21166 Ldebug_CIE0_end:
      0038E2 00 00 00 21          21167 	.dw	0,33
      0038E6 00 00 38 D0          21168 	.dw	0,(Ldebug_CIE0_start-4)
      0038EA 00 00 BC AA          21169 	.dw	0,(Sstm8s_tim1$TI4_Config$2023)	;initial loc
      0038EE 00 00 00 3D          21170 	.dw	0,Sstm8s_tim1$TI4_Config$2040-Sstm8s_tim1$TI4_Config$2023
      0038F2 01                   21171 	.db	1
      0038F3 00 00 BC AA          21172 	.dw	0,(Sstm8s_tim1$TI4_Config$2023)
      0038F7 0E                   21173 	.db	14
      0038F8 02                   21174 	.uleb128	2
      0038F9 01                   21175 	.db	1
      0038FA 00 00 BC AB          21176 	.dw	0,(Sstm8s_tim1$TI4_Config$2024)
      0038FE 0E                   21177 	.db	14
      0038FF 03                   21178 	.uleb128	3
      003900 01                   21179 	.db	1
      003901 00 00 BC E6          21180 	.dw	0,(Sstm8s_tim1$TI4_Config$2038)
      003905 0E                   21181 	.db	14
      003906 02                   21182 	.uleb128	2
                                  21183 
                                  21184 	.area .debug_frame (NOLOAD)
      003907 00 00                21185 	.dw	0
      003909 00 0E                21186 	.dw	Ldebug_CIE1_end-Ldebug_CIE1_start
      00390B                      21187 Ldebug_CIE1_start:
      00390B FF FF                21188 	.dw	0xffff
      00390D FF FF                21189 	.dw	0xffff
      00390F 01                   21190 	.db	1
      003910 00                   21191 	.db	0
      003911 01                   21192 	.uleb128	1
      003912 7F                   21193 	.sleb128	-1
      003913 09                   21194 	.db	9
      003914 0C                   21195 	.db	12
      003915 08                   21196 	.uleb128	8
      003916 02                   21197 	.uleb128	2
      003917 89                   21198 	.db	137
      003918 01                   21199 	.uleb128	1
      003919                      21200 Ldebug_CIE1_end:
      003919 00 00 00 21          21201 	.dw	0,33
      00391D 00 00 39 07          21202 	.dw	0,(Ldebug_CIE1_start-4)
      003921 00 00 BC 6D          21203 	.dw	0,(Sstm8s_tim1$TI3_Config$2004)	;initial loc
      003925 00 00 00 3D          21204 	.dw	0,Sstm8s_tim1$TI3_Config$2021-Sstm8s_tim1$TI3_Config$2004
      003929 01                   21205 	.db	1
      00392A 00 00 BC 6D          21206 	.dw	0,(Sstm8s_tim1$TI3_Config$2004)
      00392E 0E                   21207 	.db	14
      00392F 02                   21208 	.uleb128	2
      003930 01                   21209 	.db	1
      003931 00 00 BC 6E          21210 	.dw	0,(Sstm8s_tim1$TI3_Config$2005)
      003935 0E                   21211 	.db	14
      003936 03                   21212 	.uleb128	3
      003937 01                   21213 	.db	1
      003938 00 00 BC A9          21214 	.dw	0,(Sstm8s_tim1$TI3_Config$2019)
      00393C 0E                   21215 	.db	14
      00393D 02                   21216 	.uleb128	2
                                  21217 
                                  21218 	.area .debug_frame (NOLOAD)
      00393E 00 00                21219 	.dw	0
      003940 00 0E                21220 	.dw	Ldebug_CIE2_end-Ldebug_CIE2_start
      003942                      21221 Ldebug_CIE2_start:
      003942 FF FF                21222 	.dw	0xffff
      003944 FF FF                21223 	.dw	0xffff
      003946 01                   21224 	.db	1
      003947 00                   21225 	.db	0
      003948 01                   21226 	.uleb128	1
      003949 7F                   21227 	.sleb128	-1
      00394A 09                   21228 	.db	9
      00394B 0C                   21229 	.db	12
      00394C 08                   21230 	.uleb128	8
      00394D 02                   21231 	.uleb128	2
      00394E 89                   21232 	.db	137
      00394F 01                   21233 	.uleb128	1
      003950                      21234 Ldebug_CIE2_end:
      003950 00 00 00 21          21235 	.dw	0,33
      003954 00 00 39 3E          21236 	.dw	0,(Ldebug_CIE2_start-4)
      003958 00 00 BC 30          21237 	.dw	0,(Sstm8s_tim1$TI2_Config$1985)	;initial loc
      00395C 00 00 00 3D          21238 	.dw	0,Sstm8s_tim1$TI2_Config$2002-Sstm8s_tim1$TI2_Config$1985
      003960 01                   21239 	.db	1
      003961 00 00 BC 30          21240 	.dw	0,(Sstm8s_tim1$TI2_Config$1985)
      003965 0E                   21241 	.db	14
      003966 02                   21242 	.uleb128	2
      003967 01                   21243 	.db	1
      003968 00 00 BC 31          21244 	.dw	0,(Sstm8s_tim1$TI2_Config$1986)
      00396C 0E                   21245 	.db	14
      00396D 03                   21246 	.uleb128	3
      00396E 01                   21247 	.db	1
      00396F 00 00 BC 6C          21248 	.dw	0,(Sstm8s_tim1$TI2_Config$2000)
      003973 0E                   21249 	.db	14
      003974 02                   21250 	.uleb128	2
                                  21251 
                                  21252 	.area .debug_frame (NOLOAD)
      003975 00 00                21253 	.dw	0
      003977 00 0E                21254 	.dw	Ldebug_CIE3_end-Ldebug_CIE3_start
      003979                      21255 Ldebug_CIE3_start:
      003979 FF FF                21256 	.dw	0xffff
      00397B FF FF                21257 	.dw	0xffff
      00397D 01                   21258 	.db	1
      00397E 00                   21259 	.db	0
      00397F 01                   21260 	.uleb128	1
      003980 7F                   21261 	.sleb128	-1
      003981 09                   21262 	.db	9
      003982 0C                   21263 	.db	12
      003983 08                   21264 	.uleb128	8
      003984 02                   21265 	.uleb128	2
      003985 89                   21266 	.db	137
      003986 01                   21267 	.uleb128	1
      003987                      21268 Ldebug_CIE3_end:
      003987 00 00 00 21          21269 	.dw	0,33
      00398B 00 00 39 75          21270 	.dw	0,(Ldebug_CIE3_start-4)
      00398F 00 00 BB F3          21271 	.dw	0,(Sstm8s_tim1$TI1_Config$1966)	;initial loc
      003993 00 00 00 3D          21272 	.dw	0,Sstm8s_tim1$TI1_Config$1983-Sstm8s_tim1$TI1_Config$1966
      003997 01                   21273 	.db	1
      003998 00 00 BB F3          21274 	.dw	0,(Sstm8s_tim1$TI1_Config$1966)
      00399C 0E                   21275 	.db	14
      00399D 02                   21276 	.uleb128	2
      00399E 01                   21277 	.db	1
      00399F 00 00 BB F4          21278 	.dw	0,(Sstm8s_tim1$TI1_Config$1967)
      0039A3 0E                   21279 	.db	14
      0039A4 03                   21280 	.uleb128	3
      0039A5 01                   21281 	.db	1
      0039A6 00 00 BC 2F          21282 	.dw	0,(Sstm8s_tim1$TI1_Config$1981)
      0039AA 0E                   21283 	.db	14
      0039AB 02                   21284 	.uleb128	2
                                  21285 
                                  21286 	.area .debug_frame (NOLOAD)
      0039AC 00 00                21287 	.dw	0
      0039AE 00 0E                21288 	.dw	Ldebug_CIE4_end-Ldebug_CIE4_start
      0039B0                      21289 Ldebug_CIE4_start:
      0039B0 FF FF                21290 	.dw	0xffff
      0039B2 FF FF                21291 	.dw	0xffff
      0039B4 01                   21292 	.db	1
      0039B5 00                   21293 	.db	0
      0039B6 01                   21294 	.uleb128	1
      0039B7 7F                   21295 	.sleb128	-1
      0039B8 09                   21296 	.db	9
      0039B9 0C                   21297 	.db	12
      0039BA 08                   21298 	.uleb128	8
      0039BB 02                   21299 	.uleb128	2
      0039BC 89                   21300 	.db	137
      0039BD 01                   21301 	.uleb128	1
      0039BE                      21302 Ldebug_CIE4_end:
      0039BE 00 00 00 3D          21303 	.dw	0,61
      0039C2 00 00 39 AC          21304 	.dw	0,(Ldebug_CIE4_start-4)
      0039C6 00 00 BB D6          21305 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1953)	;initial loc
      0039CA 00 00 00 1D          21306 	.dw	0,Sstm8s_tim1$TIM1_ClearITPendingBit$1964-Sstm8s_tim1$TIM1_ClearITPendingBit$1953
      0039CE 01                   21307 	.db	1
      0039CF 00 00 BB D6          21308 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1953)
      0039D3 0E                   21309 	.db	14
      0039D4 02                   21310 	.uleb128	2
      0039D5 01                   21311 	.db	1
      0039D6 00 00 BB DF          21312 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1955)
      0039DA 0E                   21313 	.db	14
      0039DB 03                   21314 	.uleb128	3
      0039DC 01                   21315 	.db	1
      0039DD 00 00 BB E1          21316 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1956)
      0039E1 0E                   21317 	.db	14
      0039E2 04                   21318 	.uleb128	4
      0039E3 01                   21319 	.db	1
      0039E4 00 00 BB E3          21320 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1957)
      0039E8 0E                   21321 	.db	14
      0039E9 06                   21322 	.uleb128	6
      0039EA 01                   21323 	.db	1
      0039EB 00 00 BB E5          21324 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1958)
      0039EF 0E                   21325 	.db	14
      0039F0 07                   21326 	.uleb128	7
      0039F1 01                   21327 	.db	1
      0039F2 00 00 BB E7          21328 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1959)
      0039F6 0E                   21329 	.db	14
      0039F7 08                   21330 	.uleb128	8
      0039F8 01                   21331 	.db	1
      0039F9 00 00 BB EC          21332 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1960)
      0039FD 0E                   21333 	.db	14
      0039FE 02                   21334 	.uleb128	2
                                  21335 
                                  21336 	.area .debug_frame (NOLOAD)
      0039FF 00 00                21337 	.dw	0
      003A01 00 0E                21338 	.dw	Ldebug_CIE5_end-Ldebug_CIE5_start
      003A03                      21339 Ldebug_CIE5_start:
      003A03 FF FF                21340 	.dw	0xffff
      003A05 FF FF                21341 	.dw	0xffff
      003A07 01                   21342 	.db	1
      003A08 00                   21343 	.db	0
      003A09 01                   21344 	.uleb128	1
      003A0A 7F                   21345 	.sleb128	-1
      003A0B 09                   21346 	.db	9
      003A0C 0C                   21347 	.db	12
      003A0D 08                   21348 	.uleb128	8
      003A0E 02                   21349 	.uleb128	2
      003A0F 89                   21350 	.db	137
      003A10 01                   21351 	.uleb128	1
      003A11                      21352 Ldebug_CIE5_end:
      003A11 00 00 00 83          21353 	.dw	0,131
      003A15 00 00 39 FF          21354 	.dw	0,(Ldebug_CIE5_start-4)
      003A19 00 00 BB 5D          21355 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1921)	;initial loc
      003A1D 00 00 00 79          21356 	.dw	0,Sstm8s_tim1$TIM1_GetITStatus$1951-Sstm8s_tim1$TIM1_GetITStatus$1921
      003A21 01                   21357 	.db	1
      003A22 00 00 BB 5D          21358 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1921)
      003A26 0E                   21359 	.db	14
      003A27 02                   21360 	.uleb128	2
      003A28 01                   21361 	.db	1
      003A29 00 00 BB 5E          21362 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1922)
      003A2D 0E                   21363 	.db	14
      003A2E 03                   21364 	.uleb128	3
      003A2F 01                   21365 	.db	1
      003A30 00 00 BB 66          21366 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1924)
      003A34 0E                   21367 	.db	14
      003A35 03                   21368 	.uleb128	3
      003A36 01                   21369 	.db	1
      003A37 00 00 BB 6F          21370 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1925)
      003A3B 0E                   21371 	.db	14
      003A3C 03                   21372 	.uleb128	3
      003A3D 01                   21373 	.db	1
      003A3E 00 00 BB 78          21374 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1926)
      003A42 0E                   21375 	.db	14
      003A43 03                   21376 	.uleb128	3
      003A44 01                   21377 	.db	1
      003A45 00 00 BB 81          21378 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1927)
      003A49 0E                   21379 	.db	14
      003A4A 03                   21380 	.uleb128	3
      003A4B 01                   21381 	.db	1
      003A4C 00 00 BB 8A          21382 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1928)
      003A50 0E                   21383 	.db	14
      003A51 03                   21384 	.uleb128	3
      003A52 01                   21385 	.db	1
      003A53 00 00 BB 93          21386 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1929)
      003A57 0E                   21387 	.db	14
      003A58 03                   21388 	.uleb128	3
      003A59 01                   21389 	.db	1
      003A5A 00 00 BB 9C          21390 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1930)
      003A5E 0E                   21391 	.db	14
      003A5F 03                   21392 	.uleb128	3
      003A60 01                   21393 	.db	1
      003A61 00 00 BB A5          21394 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1931)
      003A65 0E                   21395 	.db	14
      003A66 03                   21396 	.uleb128	3
      003A67 01                   21397 	.db	1
      003A68 00 00 BB A7          21398 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1932)
      003A6C 0E                   21399 	.db	14
      003A6D 04                   21400 	.uleb128	4
      003A6E 01                   21401 	.db	1
      003A6F 00 00 BB A9          21402 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1933)
      003A73 0E                   21403 	.db	14
      003A74 05                   21404 	.uleb128	5
      003A75 01                   21405 	.db	1
      003A76 00 00 BB AB          21406 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1934)
      003A7A 0E                   21407 	.db	14
      003A7B 07                   21408 	.uleb128	7
      003A7C 01                   21409 	.db	1
      003A7D 00 00 BB AD          21410 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1935)
      003A81 0E                   21411 	.db	14
      003A82 08                   21412 	.uleb128	8
      003A83 01                   21413 	.db	1
      003A84 00 00 BB AF          21414 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1936)
      003A88 0E                   21415 	.db	14
      003A89 09                   21416 	.uleb128	9
      003A8A 01                   21417 	.db	1
      003A8B 00 00 BB B4          21418 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1937)
      003A8F 0E                   21419 	.db	14
      003A90 03                   21420 	.uleb128	3
      003A91 01                   21421 	.db	1
      003A92 00 00 BB D5          21422 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1949)
      003A96 0E                   21423 	.db	14
      003A97 02                   21424 	.uleb128	2
                                  21425 
                                  21426 	.area .debug_frame (NOLOAD)
      003A98 00 00                21427 	.dw	0
      003A9A 00 0E                21428 	.dw	Ldebug_CIE6_end-Ldebug_CIE6_start
      003A9C                      21429 Ldebug_CIE6_start:
      003A9C FF FF                21430 	.dw	0xffff
      003A9E FF FF                21431 	.dw	0xffff
      003AA0 01                   21432 	.db	1
      003AA1 00                   21433 	.db	0
      003AA2 01                   21434 	.uleb128	1
      003AA3 7F                   21435 	.sleb128	-1
      003AA4 09                   21436 	.db	9
      003AA5 0C                   21437 	.db	12
      003AA6 08                   21438 	.uleb128	8
      003AA7 02                   21439 	.uleb128	2
      003AA8 89                   21440 	.db	137
      003AA9 01                   21441 	.uleb128	1
      003AAA                      21442 Ldebug_CIE6_end:
      003AAA 00 00 00 4B          21443 	.dw	0,75
      003AAE 00 00 3A 98          21444 	.dw	0,(Ldebug_CIE6_start-4)
      003AB2 00 00 BB 28          21445 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1905)	;initial loc
      003AB6 00 00 00 35          21446 	.dw	0,Sstm8s_tim1$TIM1_ClearFlag$1919-Sstm8s_tim1$TIM1_ClearFlag$1905
      003ABA 01                   21447 	.db	1
      003ABB 00 00 BB 28          21448 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1905)
      003ABF 0E                   21449 	.db	14
      003AC0 02                   21450 	.uleb128	2
      003AC1 01                   21451 	.db	1
      003AC2 00 00 BB 29          21452 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1906)
      003AC6 0E                   21453 	.db	14
      003AC7 04                   21454 	.uleb128	4
      003AC8 01                   21455 	.db	1
      003AC9 00 00 BB 3F          21456 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1908)
      003ACD 0E                   21457 	.db	14
      003ACE 05                   21458 	.uleb128	5
      003ACF 01                   21459 	.db	1
      003AD0 00 00 BB 41          21460 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1909)
      003AD4 0E                   21461 	.db	14
      003AD5 06                   21462 	.uleb128	6
      003AD6 01                   21463 	.db	1
      003AD7 00 00 BB 43          21464 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1910)
      003ADB 0E                   21465 	.db	14
      003ADC 08                   21466 	.uleb128	8
      003ADD 01                   21467 	.db	1
      003ADE 00 00 BB 45          21468 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1911)
      003AE2 0E                   21469 	.db	14
      003AE3 09                   21470 	.uleb128	9
      003AE4 01                   21471 	.db	1
      003AE5 00 00 BB 47          21472 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1912)
      003AE9 0E                   21473 	.db	14
      003AEA 0A                   21474 	.uleb128	10
      003AEB 01                   21475 	.db	1
      003AEC 00 00 BB 4C          21476 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1913)
      003AF0 0E                   21477 	.db	14
      003AF1 04                   21478 	.uleb128	4
      003AF2 01                   21479 	.db	1
      003AF3 00 00 BB 5C          21480 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1917)
      003AF7 0E                   21481 	.db	14
      003AF8 02                   21482 	.uleb128	2
                                  21483 
                                  21484 	.area .debug_frame (NOLOAD)
      003AF9 00 00                21485 	.dw	0
      003AFB 00 0E                21486 	.dw	Ldebug_CIE7_end-Ldebug_CIE7_start
      003AFD                      21487 Ldebug_CIE7_start:
      003AFD FF FF                21488 	.dw	0xffff
      003AFF FF FF                21489 	.dw	0xffff
      003B01 01                   21490 	.db	1
      003B02 00                   21491 	.db	0
      003B03 01                   21492 	.uleb128	1
      003B04 7F                   21493 	.sleb128	-1
      003B05 09                   21494 	.db	9
      003B06 0C                   21495 	.db	12
      003B07 08                   21496 	.uleb128	8
      003B08 02                   21497 	.uleb128	2
      003B09 89                   21498 	.db	137
      003B0A 01                   21499 	.uleb128	1
      003B0B                      21500 Ldebug_CIE7_end:
      003B0B 00 00 00 C2          21501 	.dw	0,194
      003B0F 00 00 3A F9          21502 	.dw	0,(Ldebug_CIE7_start-4)
      003B13 00 00 BA 8E          21503 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1864)	;initial loc
      003B17 00 00 00 9A          21504 	.dw	0,Sstm8s_tim1$TIM1_GetFlagStatus$1903-Sstm8s_tim1$TIM1_GetFlagStatus$1864
      003B1B 01                   21505 	.db	1
      003B1C 00 00 BA 8E          21506 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1864)
      003B20 0E                   21507 	.db	14
      003B21 02                   21508 	.uleb128	2
      003B22 01                   21509 	.db	1
      003B23 00 00 BA 8F          21510 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1865)
      003B27 0E                   21511 	.db	14
      003B28 03                   21512 	.uleb128	3
      003B29 01                   21513 	.db	1
      003B2A 00 00 BA 99          21514 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1867)
      003B2E 0E                   21515 	.db	14
      003B2F 03                   21516 	.uleb128	3
      003B30 01                   21517 	.db	1
      003B31 00 00 BA A1          21518 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1868)
      003B35 0E                   21519 	.db	14
      003B36 03                   21520 	.uleb128	3
      003B37 01                   21521 	.db	1
      003B38 00 00 BA A9          21522 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1869)
      003B3C 0E                   21523 	.db	14
      003B3D 03                   21524 	.uleb128	3
      003B3E 01                   21525 	.db	1
      003B3F 00 00 BA B1          21526 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1870)
      003B43 0E                   21527 	.db	14
      003B44 03                   21528 	.uleb128	3
      003B45 01                   21529 	.db	1
      003B46 00 00 BA B9          21530 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1871)
      003B4A 0E                   21531 	.db	14
      003B4B 03                   21532 	.uleb128	3
      003B4C 01                   21533 	.db	1
      003B4D 00 00 BA C1          21534 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1872)
      003B51 0E                   21535 	.db	14
      003B52 03                   21536 	.uleb128	3
      003B53 01                   21537 	.db	1
      003B54 00 00 BA C9          21538 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1873)
      003B58 0E                   21539 	.db	14
      003B59 03                   21540 	.uleb128	3
      003B5A 01                   21541 	.db	1
      003B5B 00 00 BA D1          21542 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1874)
      003B5F 0E                   21543 	.db	14
      003B60 03                   21544 	.uleb128	3
      003B61 01                   21545 	.db	1
      003B62 00 00 BA D9          21546 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1875)
      003B66 0E                   21547 	.db	14
      003B67 03                   21548 	.uleb128	3
      003B68 01                   21549 	.db	1
      003B69 00 00 BA E1          21550 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1876)
      003B6D 0E                   21551 	.db	14
      003B6E 03                   21552 	.uleb128	3
      003B6F 01                   21553 	.db	1
      003B70 00 00 BA E9          21554 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1877)
      003B74 0E                   21555 	.db	14
      003B75 03                   21556 	.uleb128	3
      003B76 01                   21557 	.db	1
      003B77 00 00 BA F1          21558 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1878)
      003B7B 0E                   21559 	.db	14
      003B7C 03                   21560 	.uleb128	3
      003B7D 01                   21561 	.db	1
      003B7E 00 00 BA F2          21562 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1879)
      003B82 0E                   21563 	.db	14
      003B83 05                   21564 	.uleb128	5
      003B84 01                   21565 	.db	1
      003B85 00 00 BA F4          21566 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1880)
      003B89 0E                   21567 	.db	14
      003B8A 06                   21568 	.uleb128	6
      003B8B 01                   21569 	.db	1
      003B8C 00 00 BA F6          21570 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1881)
      003B90 0E                   21571 	.db	14
      003B91 07                   21572 	.uleb128	7
      003B92 01                   21573 	.db	1
      003B93 00 00 BA F8          21574 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1882)
      003B97 0E                   21575 	.db	14
      003B98 08                   21576 	.uleb128	8
      003B99 01                   21577 	.db	1
      003B9A 00 00 BA FA          21578 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1883)
      003B9E 0E                   21579 	.db	14
      003B9F 09                   21580 	.uleb128	9
      003BA0 01                   21581 	.db	1
      003BA1 00 00 BA FC          21582 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1884)
      003BA5 0E                   21583 	.db	14
      003BA6 0A                   21584 	.uleb128	10
      003BA7 01                   21585 	.db	1
      003BA8 00 00 BA FE          21586 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1885)
      003BAC 0E                   21587 	.db	14
      003BAD 0B                   21588 	.uleb128	11
      003BAE 01                   21589 	.db	1
      003BAF 00 00 BB 03          21590 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1886)
      003BB3 0E                   21591 	.db	14
      003BB4 05                   21592 	.uleb128	5
      003BB5 01                   21593 	.db	1
      003BB6 00 00 BB 04          21594 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1887)
      003BBA 0E                   21595 	.db	14
      003BBB 03                   21596 	.uleb128	3
      003BBC 01                   21597 	.db	1
      003BBD 00 00 BB 14          21598 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1891)
      003BC1 0E                   21599 	.db	14
      003BC2 05                   21600 	.uleb128	5
      003BC3 01                   21601 	.db	1
      003BC4 00 00 BB 17          21602 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1892)
      003BC8 0E                   21603 	.db	14
      003BC9 03                   21604 	.uleb128	3
      003BCA 01                   21605 	.db	1
      003BCB 00 00 BB 27          21606 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1901)
      003BCF 0E                   21607 	.db	14
      003BD0 02                   21608 	.uleb128	2
                                  21609 
                                  21610 	.area .debug_frame (NOLOAD)
      003BD1 00 00                21611 	.dw	0
      003BD3 00 0E                21612 	.dw	Ldebug_CIE8_end-Ldebug_CIE8_start
      003BD5                      21613 Ldebug_CIE8_start:
      003BD5 FF FF                21614 	.dw	0xffff
      003BD7 FF FF                21615 	.dw	0xffff
      003BD9 01                   21616 	.db	1
      003BDA 00                   21617 	.db	0
      003BDB 01                   21618 	.uleb128	1
      003BDC 7F                   21619 	.sleb128	-1
      003BDD 09                   21620 	.db	9
      003BDE 0C                   21621 	.db	12
      003BDF 08                   21622 	.uleb128	8
      003BE0 02                   21623 	.uleb128	2
      003BE1 89                   21624 	.db	137
      003BE2 01                   21625 	.uleb128	1
      003BE3                      21626 Ldebug_CIE8_end:
      003BE3 00 00 00 21          21627 	.dw	0,33
      003BE7 00 00 3B D1          21628 	.dw	0,(Ldebug_CIE8_start-4)
      003BEB 00 00 BA 75          21629 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1855)	;initial loc
      003BEF 00 00 00 19          21630 	.dw	0,Sstm8s_tim1$TIM1_GetPrescaler$1862-Sstm8s_tim1$TIM1_GetPrescaler$1855
      003BF3 01                   21631 	.db	1
      003BF4 00 00 BA 75          21632 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1855)
      003BF8 0E                   21633 	.db	14
      003BF9 02                   21634 	.uleb128	2
      003BFA 01                   21635 	.db	1
      003BFB 00 00 BA 77          21636 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1856)
      003BFF 0E                   21637 	.db	14
      003C00 06                   21638 	.uleb128	6
      003C01 01                   21639 	.db	1
      003C02 00 00 BA 8D          21640 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1860)
      003C06 0E                   21641 	.db	14
      003C07 02                   21642 	.uleb128	2
                                  21643 
                                  21644 	.area .debug_frame (NOLOAD)
      003C08 00 00                21645 	.dw	0
      003C0A 00 0E                21646 	.dw	Ldebug_CIE9_end-Ldebug_CIE9_start
      003C0C                      21647 Ldebug_CIE9_start:
      003C0C FF FF                21648 	.dw	0xffff
      003C0E FF FF                21649 	.dw	0xffff
      003C10 01                   21650 	.db	1
      003C11 00                   21651 	.db	0
      003C12 01                   21652 	.uleb128	1
      003C13 7F                   21653 	.sleb128	-1
      003C14 09                   21654 	.db	9
      003C15 0C                   21655 	.db	12
      003C16 08                   21656 	.uleb128	8
      003C17 02                   21657 	.uleb128	2
      003C18 89                   21658 	.db	137
      003C19 01                   21659 	.uleb128	1
      003C1A                      21660 Ldebug_CIE9_end:
      003C1A 00 00 00 21          21661 	.dw	0,33
      003C1E 00 00 3C 08          21662 	.dw	0,(Ldebug_CIE9_start-4)
      003C22 00 00 BA 5C          21663 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1846)	;initial loc
      003C26 00 00 00 19          21664 	.dw	0,Sstm8s_tim1$TIM1_GetCounter$1853-Sstm8s_tim1$TIM1_GetCounter$1846
      003C2A 01                   21665 	.db	1
      003C2B 00 00 BA 5C          21666 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1846)
      003C2F 0E                   21667 	.db	14
      003C30 02                   21668 	.uleb128	2
      003C31 01                   21669 	.db	1
      003C32 00 00 BA 5E          21670 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1847)
      003C36 0E                   21671 	.db	14
      003C37 06                   21672 	.uleb128	6
      003C38 01                   21673 	.db	1
      003C39 00 00 BA 74          21674 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1851)
      003C3D 0E                   21675 	.db	14
      003C3E 02                   21676 	.uleb128	2
                                  21677 
                                  21678 	.area .debug_frame (NOLOAD)
      003C3F 00 00                21679 	.dw	0
      003C41 00 0E                21680 	.dw	Ldebug_CIE10_end-Ldebug_CIE10_start
      003C43                      21681 Ldebug_CIE10_start:
      003C43 FF FF                21682 	.dw	0xffff
      003C45 FF FF                21683 	.dw	0xffff
      003C47 01                   21684 	.db	1
      003C48 00                   21685 	.db	0
      003C49 01                   21686 	.uleb128	1
      003C4A 7F                   21687 	.sleb128	-1
      003C4B 09                   21688 	.db	9
      003C4C 0C                   21689 	.db	12
      003C4D 08                   21690 	.uleb128	8
      003C4E 02                   21691 	.uleb128	2
      003C4F 89                   21692 	.db	137
      003C50 01                   21693 	.uleb128	1
      003C51                      21694 Ldebug_CIE10_end:
      003C51 00 00 00 2F          21695 	.dw	0,47
      003C55 00 00 3C 3F          21696 	.dw	0,(Ldebug_CIE10_start-4)
      003C59 00 00 BA 42          21697 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1832)	;initial loc
      003C5D 00 00 00 1A          21698 	.dw	0,Sstm8s_tim1$TIM1_GetCapture4$1844-Sstm8s_tim1$TIM1_GetCapture4$1832
      003C61 01                   21699 	.db	1
      003C62 00 00 BA 42          21700 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1832)
      003C66 0E                   21701 	.db	14
      003C67 02                   21702 	.uleb128	2
      003C68 01                   21703 	.db	1
      003C69 00 00 BA 43          21704 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1833)
      003C6D 0E                   21705 	.db	14
      003C6E 04                   21706 	.uleb128	4
      003C6F 01                   21707 	.db	1
      003C70 00 00 BA 51          21708 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1838)
      003C74 0E                   21709 	.db	14
      003C75 06                   21710 	.uleb128	6
      003C76 01                   21711 	.db	1
      003C77 00 00 BA 54          21712 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1839)
      003C7B 0E                   21713 	.db	14
      003C7C 04                   21714 	.uleb128	4
      003C7D 01                   21715 	.db	1
      003C7E 00 00 BA 5B          21716 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1842)
      003C82 0E                   21717 	.db	14
      003C83 02                   21718 	.uleb128	2
                                  21719 
                                  21720 	.area .debug_frame (NOLOAD)
      003C84 00 00                21721 	.dw	0
      003C86 00 0E                21722 	.dw	Ldebug_CIE11_end-Ldebug_CIE11_start
      003C88                      21723 Ldebug_CIE11_start:
      003C88 FF FF                21724 	.dw	0xffff
      003C8A FF FF                21725 	.dw	0xffff
      003C8C 01                   21726 	.db	1
      003C8D 00                   21727 	.db	0
      003C8E 01                   21728 	.uleb128	1
      003C8F 7F                   21729 	.sleb128	-1
      003C90 09                   21730 	.db	9
      003C91 0C                   21731 	.db	12
      003C92 08                   21732 	.uleb128	8
      003C93 02                   21733 	.uleb128	2
      003C94 89                   21734 	.db	137
      003C95 01                   21735 	.uleb128	1
      003C96                      21736 Ldebug_CIE11_end:
      003C96 00 00 00 2F          21737 	.dw	0,47
      003C9A 00 00 3C 84          21738 	.dw	0,(Ldebug_CIE11_start-4)
      003C9E 00 00 BA 28          21739 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1818)	;initial loc
      003CA2 00 00 00 1A          21740 	.dw	0,Sstm8s_tim1$TIM1_GetCapture3$1830-Sstm8s_tim1$TIM1_GetCapture3$1818
      003CA6 01                   21741 	.db	1
      003CA7 00 00 BA 28          21742 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1818)
      003CAB 0E                   21743 	.db	14
      003CAC 02                   21744 	.uleb128	2
      003CAD 01                   21745 	.db	1
      003CAE 00 00 BA 29          21746 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1819)
      003CB2 0E                   21747 	.db	14
      003CB3 04                   21748 	.uleb128	4
      003CB4 01                   21749 	.db	1
      003CB5 00 00 BA 37          21750 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1824)
      003CB9 0E                   21751 	.db	14
      003CBA 06                   21752 	.uleb128	6
      003CBB 01                   21753 	.db	1
      003CBC 00 00 BA 3A          21754 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1825)
      003CC0 0E                   21755 	.db	14
      003CC1 04                   21756 	.uleb128	4
      003CC2 01                   21757 	.db	1
      003CC3 00 00 BA 41          21758 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1828)
      003CC7 0E                   21759 	.db	14
      003CC8 02                   21760 	.uleb128	2
                                  21761 
                                  21762 	.area .debug_frame (NOLOAD)
      003CC9 00 00                21763 	.dw	0
      003CCB 00 0E                21764 	.dw	Ldebug_CIE12_end-Ldebug_CIE12_start
      003CCD                      21765 Ldebug_CIE12_start:
      003CCD FF FF                21766 	.dw	0xffff
      003CCF FF FF                21767 	.dw	0xffff
      003CD1 01                   21768 	.db	1
      003CD2 00                   21769 	.db	0
      003CD3 01                   21770 	.uleb128	1
      003CD4 7F                   21771 	.sleb128	-1
      003CD5 09                   21772 	.db	9
      003CD6 0C                   21773 	.db	12
      003CD7 08                   21774 	.uleb128	8
      003CD8 02                   21775 	.uleb128	2
      003CD9 89                   21776 	.db	137
      003CDA 01                   21777 	.uleb128	1
      003CDB                      21778 Ldebug_CIE12_end:
      003CDB 00 00 00 2F          21779 	.dw	0,47
      003CDF 00 00 3C C9          21780 	.dw	0,(Ldebug_CIE12_start-4)
      003CE3 00 00 BA 0E          21781 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1804)	;initial loc
      003CE7 00 00 00 1A          21782 	.dw	0,Sstm8s_tim1$TIM1_GetCapture2$1816-Sstm8s_tim1$TIM1_GetCapture2$1804
      003CEB 01                   21783 	.db	1
      003CEC 00 00 BA 0E          21784 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1804)
      003CF0 0E                   21785 	.db	14
      003CF1 02                   21786 	.uleb128	2
      003CF2 01                   21787 	.db	1
      003CF3 00 00 BA 0F          21788 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1805)
      003CF7 0E                   21789 	.db	14
      003CF8 04                   21790 	.uleb128	4
      003CF9 01                   21791 	.db	1
      003CFA 00 00 BA 1D          21792 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1810)
      003CFE 0E                   21793 	.db	14
      003CFF 06                   21794 	.uleb128	6
      003D00 01                   21795 	.db	1
      003D01 00 00 BA 20          21796 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1811)
      003D05 0E                   21797 	.db	14
      003D06 04                   21798 	.uleb128	4
      003D07 01                   21799 	.db	1
      003D08 00 00 BA 27          21800 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1814)
      003D0C 0E                   21801 	.db	14
      003D0D 02                   21802 	.uleb128	2
                                  21803 
                                  21804 	.area .debug_frame (NOLOAD)
      003D0E 00 00                21805 	.dw	0
      003D10 00 0E                21806 	.dw	Ldebug_CIE13_end-Ldebug_CIE13_start
      003D12                      21807 Ldebug_CIE13_start:
      003D12 FF FF                21808 	.dw	0xffff
      003D14 FF FF                21809 	.dw	0xffff
      003D16 01                   21810 	.db	1
      003D17 00                   21811 	.db	0
      003D18 01                   21812 	.uleb128	1
      003D19 7F                   21813 	.sleb128	-1
      003D1A 09                   21814 	.db	9
      003D1B 0C                   21815 	.db	12
      003D1C 08                   21816 	.uleb128	8
      003D1D 02                   21817 	.uleb128	2
      003D1E 89                   21818 	.db	137
      003D1F 01                   21819 	.uleb128	1
      003D20                      21820 Ldebug_CIE13_end:
      003D20 00 00 00 2F          21821 	.dw	0,47
      003D24 00 00 3D 0E          21822 	.dw	0,(Ldebug_CIE13_start-4)
      003D28 00 00 B9 F4          21823 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1790)	;initial loc
      003D2C 00 00 00 1A          21824 	.dw	0,Sstm8s_tim1$TIM1_GetCapture1$1802-Sstm8s_tim1$TIM1_GetCapture1$1790
      003D30 01                   21825 	.db	1
      003D31 00 00 B9 F4          21826 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1790)
      003D35 0E                   21827 	.db	14
      003D36 02                   21828 	.uleb128	2
      003D37 01                   21829 	.db	1
      003D38 00 00 B9 F5          21830 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1791)
      003D3C 0E                   21831 	.db	14
      003D3D 04                   21832 	.uleb128	4
      003D3E 01                   21833 	.db	1
      003D3F 00 00 BA 03          21834 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1796)
      003D43 0E                   21835 	.db	14
      003D44 06                   21836 	.uleb128	6
      003D45 01                   21837 	.db	1
      003D46 00 00 BA 06          21838 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1797)
      003D4A 0E                   21839 	.db	14
      003D4B 04                   21840 	.uleb128	4
      003D4C 01                   21841 	.db	1
      003D4D 00 00 BA 0D          21842 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1800)
      003D51 0E                   21843 	.db	14
      003D52 02                   21844 	.uleb128	2
                                  21845 
                                  21846 	.area .debug_frame (NOLOAD)
      003D53 00 00                21847 	.dw	0
      003D55 00 0E                21848 	.dw	Ldebug_CIE14_end-Ldebug_CIE14_start
      003D57                      21849 Ldebug_CIE14_start:
      003D57 FF FF                21850 	.dw	0xffff
      003D59 FF FF                21851 	.dw	0xffff
      003D5B 01                   21852 	.db	1
      003D5C 00                   21853 	.db	0
      003D5D 01                   21854 	.uleb128	1
      003D5E 7F                   21855 	.sleb128	-1
      003D5F 09                   21856 	.db	9
      003D60 0C                   21857 	.db	12
      003D61 08                   21858 	.uleb128	8
      003D62 02                   21859 	.uleb128	2
      003D63 89                   21860 	.db	137
      003D64 01                   21861 	.uleb128	1
      003D65                      21862 Ldebug_CIE14_end:
      003D65 00 00 00 52          21863 	.dw	0,82
      003D69 00 00 3D 53          21864 	.dw	0,(Ldebug_CIE14_start-4)
      003D6D 00 00 B9 B8          21865 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1773)	;initial loc
      003D71 00 00 00 3C          21866 	.dw	0,Sstm8s_tim1$TIM1_SetIC4Prescaler$1788-Sstm8s_tim1$TIM1_SetIC4Prescaler$1773
      003D75 01                   21867 	.db	1
      003D76 00 00 B9 B8          21868 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1773)
      003D7A 0E                   21869 	.db	14
      003D7B 02                   21870 	.uleb128	2
      003D7C 01                   21871 	.db	1
      003D7D 00 00 B9 C8          21872 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1775)
      003D81 0E                   21873 	.db	14
      003D82 02                   21874 	.uleb128	2
      003D83 01                   21875 	.db	1
      003D84 00 00 B9 D1          21876 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1776)
      003D88 0E                   21877 	.db	14
      003D89 02                   21878 	.uleb128	2
      003D8A 01                   21879 	.db	1
      003D8B 00 00 B9 DA          21880 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1777)
      003D8F 0E                   21881 	.db	14
      003D90 02                   21882 	.uleb128	2
      003D91 01                   21883 	.db	1
      003D92 00 00 B9 DC          21884 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1778)
      003D96 0E                   21885 	.db	14
      003D97 03                   21886 	.uleb128	3
      003D98 01                   21887 	.db	1
      003D99 00 00 B9 DE          21888 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1779)
      003D9D 0E                   21889 	.db	14
      003D9E 04                   21890 	.uleb128	4
      003D9F 01                   21891 	.db	1
      003DA0 00 00 B9 E0          21892 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1780)
      003DA4 0E                   21893 	.db	14
      003DA5 06                   21894 	.uleb128	6
      003DA6 01                   21895 	.db	1
      003DA7 00 00 B9 E2          21896 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1781)
      003DAB 0E                   21897 	.db	14
      003DAC 07                   21898 	.uleb128	7
      003DAD 01                   21899 	.db	1
      003DAE 00 00 B9 E4          21900 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1782)
      003DB2 0E                   21901 	.db	14
      003DB3 08                   21902 	.uleb128	8
      003DB4 01                   21903 	.db	1
      003DB5 00 00 B9 E9          21904 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1783)
      003DB9 0E                   21905 	.db	14
      003DBA 02                   21906 	.uleb128	2
                                  21907 
                                  21908 	.area .debug_frame (NOLOAD)
      003DBB 00 00                21909 	.dw	0
      003DBD 00 0E                21910 	.dw	Ldebug_CIE15_end-Ldebug_CIE15_start
      003DBF                      21911 Ldebug_CIE15_start:
      003DBF FF FF                21912 	.dw	0xffff
      003DC1 FF FF                21913 	.dw	0xffff
      003DC3 01                   21914 	.db	1
      003DC4 00                   21915 	.db	0
      003DC5 01                   21916 	.uleb128	1
      003DC6 7F                   21917 	.sleb128	-1
      003DC7 09                   21918 	.db	9
      003DC8 0C                   21919 	.db	12
      003DC9 08                   21920 	.uleb128	8
      003DCA 02                   21921 	.uleb128	2
      003DCB 89                   21922 	.db	137
      003DCC 01                   21923 	.uleb128	1
      003DCD                      21924 Ldebug_CIE15_end:
      003DCD 00 00 00 52          21925 	.dw	0,82
      003DD1 00 00 3D BB          21926 	.dw	0,(Ldebug_CIE15_start-4)
      003DD5 00 00 B9 7C          21927 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1756)	;initial loc
      003DD9 00 00 00 3C          21928 	.dw	0,Sstm8s_tim1$TIM1_SetIC3Prescaler$1771-Sstm8s_tim1$TIM1_SetIC3Prescaler$1756
      003DDD 01                   21929 	.db	1
      003DDE 00 00 B9 7C          21930 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1756)
      003DE2 0E                   21931 	.db	14
      003DE3 02                   21932 	.uleb128	2
      003DE4 01                   21933 	.db	1
      003DE5 00 00 B9 8C          21934 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1758)
      003DE9 0E                   21935 	.db	14
      003DEA 02                   21936 	.uleb128	2
      003DEB 01                   21937 	.db	1
      003DEC 00 00 B9 95          21938 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1759)
      003DF0 0E                   21939 	.db	14
      003DF1 02                   21940 	.uleb128	2
      003DF2 01                   21941 	.db	1
      003DF3 00 00 B9 9E          21942 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1760)
      003DF7 0E                   21943 	.db	14
      003DF8 02                   21944 	.uleb128	2
      003DF9 01                   21945 	.db	1
      003DFA 00 00 B9 A0          21946 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1761)
      003DFE 0E                   21947 	.db	14
      003DFF 03                   21948 	.uleb128	3
      003E00 01                   21949 	.db	1
      003E01 00 00 B9 A2          21950 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1762)
      003E05 0E                   21951 	.db	14
      003E06 04                   21952 	.uleb128	4
      003E07 01                   21953 	.db	1
      003E08 00 00 B9 A4          21954 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1763)
      003E0C 0E                   21955 	.db	14
      003E0D 06                   21956 	.uleb128	6
      003E0E 01                   21957 	.db	1
      003E0F 00 00 B9 A6          21958 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1764)
      003E13 0E                   21959 	.db	14
      003E14 07                   21960 	.uleb128	7
      003E15 01                   21961 	.db	1
      003E16 00 00 B9 A8          21962 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1765)
      003E1A 0E                   21963 	.db	14
      003E1B 08                   21964 	.uleb128	8
      003E1C 01                   21965 	.db	1
      003E1D 00 00 B9 AD          21966 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1766)
      003E21 0E                   21967 	.db	14
      003E22 02                   21968 	.uleb128	2
                                  21969 
                                  21970 	.area .debug_frame (NOLOAD)
      003E23 00 00                21971 	.dw	0
      003E25 00 0E                21972 	.dw	Ldebug_CIE16_end-Ldebug_CIE16_start
      003E27                      21973 Ldebug_CIE16_start:
      003E27 FF FF                21974 	.dw	0xffff
      003E29 FF FF                21975 	.dw	0xffff
      003E2B 01                   21976 	.db	1
      003E2C 00                   21977 	.db	0
      003E2D 01                   21978 	.uleb128	1
      003E2E 7F                   21979 	.sleb128	-1
      003E2F 09                   21980 	.db	9
      003E30 0C                   21981 	.db	12
      003E31 08                   21982 	.uleb128	8
      003E32 02                   21983 	.uleb128	2
      003E33 89                   21984 	.db	137
      003E34 01                   21985 	.uleb128	1
      003E35                      21986 Ldebug_CIE16_end:
      003E35 00 00 00 52          21987 	.dw	0,82
      003E39 00 00 3E 23          21988 	.dw	0,(Ldebug_CIE16_start-4)
      003E3D 00 00 B9 40          21989 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1739)	;initial loc
      003E41 00 00 00 3C          21990 	.dw	0,Sstm8s_tim1$TIM1_SetIC2Prescaler$1754-Sstm8s_tim1$TIM1_SetIC2Prescaler$1739
      003E45 01                   21991 	.db	1
      003E46 00 00 B9 40          21992 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1739)
      003E4A 0E                   21993 	.db	14
      003E4B 02                   21994 	.uleb128	2
      003E4C 01                   21995 	.db	1
      003E4D 00 00 B9 50          21996 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1741)
      003E51 0E                   21997 	.db	14
      003E52 02                   21998 	.uleb128	2
      003E53 01                   21999 	.db	1
      003E54 00 00 B9 59          22000 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1742)
      003E58 0E                   22001 	.db	14
      003E59 02                   22002 	.uleb128	2
      003E5A 01                   22003 	.db	1
      003E5B 00 00 B9 62          22004 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1743)
      003E5F 0E                   22005 	.db	14
      003E60 02                   22006 	.uleb128	2
      003E61 01                   22007 	.db	1
      003E62 00 00 B9 64          22008 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1744)
      003E66 0E                   22009 	.db	14
      003E67 03                   22010 	.uleb128	3
      003E68 01                   22011 	.db	1
      003E69 00 00 B9 66          22012 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1745)
      003E6D 0E                   22013 	.db	14
      003E6E 04                   22014 	.uleb128	4
      003E6F 01                   22015 	.db	1
      003E70 00 00 B9 68          22016 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1746)
      003E74 0E                   22017 	.db	14
      003E75 06                   22018 	.uleb128	6
      003E76 01                   22019 	.db	1
      003E77 00 00 B9 6A          22020 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1747)
      003E7B 0E                   22021 	.db	14
      003E7C 07                   22022 	.uleb128	7
      003E7D 01                   22023 	.db	1
      003E7E 00 00 B9 6C          22024 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1748)
      003E82 0E                   22025 	.db	14
      003E83 08                   22026 	.uleb128	8
      003E84 01                   22027 	.db	1
      003E85 00 00 B9 71          22028 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1749)
      003E89 0E                   22029 	.db	14
      003E8A 02                   22030 	.uleb128	2
                                  22031 
                                  22032 	.area .debug_frame (NOLOAD)
      003E8B 00 00                22033 	.dw	0
      003E8D 00 0E                22034 	.dw	Ldebug_CIE17_end-Ldebug_CIE17_start
      003E8F                      22035 Ldebug_CIE17_start:
      003E8F FF FF                22036 	.dw	0xffff
      003E91 FF FF                22037 	.dw	0xffff
      003E93 01                   22038 	.db	1
      003E94 00                   22039 	.db	0
      003E95 01                   22040 	.uleb128	1
      003E96 7F                   22041 	.sleb128	-1
      003E97 09                   22042 	.db	9
      003E98 0C                   22043 	.db	12
      003E99 08                   22044 	.uleb128	8
      003E9A 02                   22045 	.uleb128	2
      003E9B 89                   22046 	.db	137
      003E9C 01                   22047 	.uleb128	1
      003E9D                      22048 Ldebug_CIE17_end:
      003E9D 00 00 00 52          22049 	.dw	0,82
      003EA1 00 00 3E 8B          22050 	.dw	0,(Ldebug_CIE17_start-4)
      003EA5 00 00 B9 04          22051 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1722)	;initial loc
      003EA9 00 00 00 3C          22052 	.dw	0,Sstm8s_tim1$TIM1_SetIC1Prescaler$1737-Sstm8s_tim1$TIM1_SetIC1Prescaler$1722
      003EAD 01                   22053 	.db	1
      003EAE 00 00 B9 04          22054 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1722)
      003EB2 0E                   22055 	.db	14
      003EB3 02                   22056 	.uleb128	2
      003EB4 01                   22057 	.db	1
      003EB5 00 00 B9 14          22058 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1724)
      003EB9 0E                   22059 	.db	14
      003EBA 02                   22060 	.uleb128	2
      003EBB 01                   22061 	.db	1
      003EBC 00 00 B9 1D          22062 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1725)
      003EC0 0E                   22063 	.db	14
      003EC1 02                   22064 	.uleb128	2
      003EC2 01                   22065 	.db	1
      003EC3 00 00 B9 26          22066 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1726)
      003EC7 0E                   22067 	.db	14
      003EC8 02                   22068 	.uleb128	2
      003EC9 01                   22069 	.db	1
      003ECA 00 00 B9 28          22070 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1727)
      003ECE 0E                   22071 	.db	14
      003ECF 03                   22072 	.uleb128	3
      003ED0 01                   22073 	.db	1
      003ED1 00 00 B9 2A          22074 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1728)
      003ED5 0E                   22075 	.db	14
      003ED6 04                   22076 	.uleb128	4
      003ED7 01                   22077 	.db	1
      003ED8 00 00 B9 2C          22078 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1729)
      003EDC 0E                   22079 	.db	14
      003EDD 06                   22080 	.uleb128	6
      003EDE 01                   22081 	.db	1
      003EDF 00 00 B9 2E          22082 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1730)
      003EE3 0E                   22083 	.db	14
      003EE4 07                   22084 	.uleb128	7
      003EE5 01                   22085 	.db	1
      003EE6 00 00 B9 30          22086 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1731)
      003EEA 0E                   22087 	.db	14
      003EEB 08                   22088 	.uleb128	8
      003EEC 01                   22089 	.db	1
      003EED 00 00 B9 35          22090 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1732)
      003EF1 0E                   22091 	.db	14
      003EF2 02                   22092 	.uleb128	2
                                  22093 
                                  22094 	.area .debug_frame (NOLOAD)
      003EF3 00 00                22095 	.dw	0
      003EF5 00 0E                22096 	.dw	Ldebug_CIE18_end-Ldebug_CIE18_start
      003EF7                      22097 Ldebug_CIE18_start:
      003EF7 FF FF                22098 	.dw	0xffff
      003EF9 FF FF                22099 	.dw	0xffff
      003EFB 01                   22100 	.db	1
      003EFC 00                   22101 	.db	0
      003EFD 01                   22102 	.uleb128	1
      003EFE 7F                   22103 	.sleb128	-1
      003EFF 09                   22104 	.db	9
      003F00 0C                   22105 	.db	12
      003F01 08                   22106 	.uleb128	8
      003F02 02                   22107 	.uleb128	2
      003F03 89                   22108 	.db	137
      003F04 01                   22109 	.uleb128	1
      003F05                      22110 Ldebug_CIE18_end:
      003F05 00 00 00 13          22111 	.dw	0,19
      003F09 00 00 3E F3          22112 	.dw	0,(Ldebug_CIE18_start-4)
      003F0D 00 00 B8 F8          22113 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$1715)	;initial loc
      003F11 00 00 00 0C          22114 	.dw	0,Sstm8s_tim1$TIM1_SetCompare4$1720-Sstm8s_tim1$TIM1_SetCompare4$1715
      003F15 01                   22115 	.db	1
      003F16 00 00 B8 F8          22116 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$1715)
      003F1A 0E                   22117 	.db	14
      003F1B 02                   22118 	.uleb128	2
                                  22119 
                                  22120 	.area .debug_frame (NOLOAD)
      003F1C 00 00                22121 	.dw	0
      003F1E 00 0E                22122 	.dw	Ldebug_CIE19_end-Ldebug_CIE19_start
      003F20                      22123 Ldebug_CIE19_start:
      003F20 FF FF                22124 	.dw	0xffff
      003F22 FF FF                22125 	.dw	0xffff
      003F24 01                   22126 	.db	1
      003F25 00                   22127 	.db	0
      003F26 01                   22128 	.uleb128	1
      003F27 7F                   22129 	.sleb128	-1
      003F28 09                   22130 	.db	9
      003F29 0C                   22131 	.db	12
      003F2A 08                   22132 	.uleb128	8
      003F2B 02                   22133 	.uleb128	2
      003F2C 89                   22134 	.db	137
      003F2D 01                   22135 	.uleb128	1
      003F2E                      22136 Ldebug_CIE19_end:
      003F2E 00 00 00 13          22137 	.dw	0,19
      003F32 00 00 3F 1C          22138 	.dw	0,(Ldebug_CIE19_start-4)
      003F36 00 00 B8 EC          22139 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$1708)	;initial loc
      003F3A 00 00 00 0C          22140 	.dw	0,Sstm8s_tim1$TIM1_SetCompare3$1713-Sstm8s_tim1$TIM1_SetCompare3$1708
      003F3E 01                   22141 	.db	1
      003F3F 00 00 B8 EC          22142 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$1708)
      003F43 0E                   22143 	.db	14
      003F44 02                   22144 	.uleb128	2
                                  22145 
                                  22146 	.area .debug_frame (NOLOAD)
      003F45 00 00                22147 	.dw	0
      003F47 00 0E                22148 	.dw	Ldebug_CIE20_end-Ldebug_CIE20_start
      003F49                      22149 Ldebug_CIE20_start:
      003F49 FF FF                22150 	.dw	0xffff
      003F4B FF FF                22151 	.dw	0xffff
      003F4D 01                   22152 	.db	1
      003F4E 00                   22153 	.db	0
      003F4F 01                   22154 	.uleb128	1
      003F50 7F                   22155 	.sleb128	-1
      003F51 09                   22156 	.db	9
      003F52 0C                   22157 	.db	12
      003F53 08                   22158 	.uleb128	8
      003F54 02                   22159 	.uleb128	2
      003F55 89                   22160 	.db	137
      003F56 01                   22161 	.uleb128	1
      003F57                      22162 Ldebug_CIE20_end:
      003F57 00 00 00 13          22163 	.dw	0,19
      003F5B 00 00 3F 45          22164 	.dw	0,(Ldebug_CIE20_start-4)
      003F5F 00 00 B8 E0          22165 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$1701)	;initial loc
      003F63 00 00 00 0C          22166 	.dw	0,Sstm8s_tim1$TIM1_SetCompare2$1706-Sstm8s_tim1$TIM1_SetCompare2$1701
      003F67 01                   22167 	.db	1
      003F68 00 00 B8 E0          22168 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$1701)
      003F6C 0E                   22169 	.db	14
      003F6D 02                   22170 	.uleb128	2
                                  22171 
                                  22172 	.area .debug_frame (NOLOAD)
      003F6E 00 00                22173 	.dw	0
      003F70 00 0E                22174 	.dw	Ldebug_CIE21_end-Ldebug_CIE21_start
      003F72                      22175 Ldebug_CIE21_start:
      003F72 FF FF                22176 	.dw	0xffff
      003F74 FF FF                22177 	.dw	0xffff
      003F76 01                   22178 	.db	1
      003F77 00                   22179 	.db	0
      003F78 01                   22180 	.uleb128	1
      003F79 7F                   22181 	.sleb128	-1
      003F7A 09                   22182 	.db	9
      003F7B 0C                   22183 	.db	12
      003F7C 08                   22184 	.uleb128	8
      003F7D 02                   22185 	.uleb128	2
      003F7E 89                   22186 	.db	137
      003F7F 01                   22187 	.uleb128	1
      003F80                      22188 Ldebug_CIE21_end:
      003F80 00 00 00 13          22189 	.dw	0,19
      003F84 00 00 3F 6E          22190 	.dw	0,(Ldebug_CIE21_start-4)
      003F88 00 00 B8 D4          22191 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$1694)	;initial loc
      003F8C 00 00 00 0C          22192 	.dw	0,Sstm8s_tim1$TIM1_SetCompare1$1699-Sstm8s_tim1$TIM1_SetCompare1$1694
      003F90 01                   22193 	.db	1
      003F91 00 00 B8 D4          22194 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$1694)
      003F95 0E                   22195 	.db	14
      003F96 02                   22196 	.uleb128	2
                                  22197 
                                  22198 	.area .debug_frame (NOLOAD)
      003F97 00 00                22199 	.dw	0
      003F99 00 0E                22200 	.dw	Ldebug_CIE22_end-Ldebug_CIE22_start
      003F9B                      22201 Ldebug_CIE22_start:
      003F9B FF FF                22202 	.dw	0xffff
      003F9D FF FF                22203 	.dw	0xffff
      003F9F 01                   22204 	.db	1
      003FA0 00                   22205 	.db	0
      003FA1 01                   22206 	.uleb128	1
      003FA2 7F                   22207 	.sleb128	-1
      003FA3 09                   22208 	.db	9
      003FA4 0C                   22209 	.db	12
      003FA5 08                   22210 	.uleb128	8
      003FA6 02                   22211 	.uleb128	2
      003FA7 89                   22212 	.db	137
      003FA8 01                   22213 	.uleb128	1
      003FA9                      22214 Ldebug_CIE22_end:
      003FA9 00 00 00 13          22215 	.dw	0,19
      003FAD 00 00 3F 97          22216 	.dw	0,(Ldebug_CIE22_start-4)
      003FB1 00 00 B8 C8          22217 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$1687)	;initial loc
      003FB5 00 00 00 0C          22218 	.dw	0,Sstm8s_tim1$TIM1_SetAutoreload$1692-Sstm8s_tim1$TIM1_SetAutoreload$1687
      003FB9 01                   22219 	.db	1
      003FBA 00 00 B8 C8          22220 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$1687)
      003FBE 0E                   22221 	.db	14
      003FBF 02                   22222 	.uleb128	2
                                  22223 
                                  22224 	.area .debug_frame (NOLOAD)
      003FC0 00 00                22225 	.dw	0
      003FC2 00 0E                22226 	.dw	Ldebug_CIE23_end-Ldebug_CIE23_start
      003FC4                      22227 Ldebug_CIE23_start:
      003FC4 FF FF                22228 	.dw	0xffff
      003FC6 FF FF                22229 	.dw	0xffff
      003FC8 01                   22230 	.db	1
      003FC9 00                   22231 	.db	0
      003FCA 01                   22232 	.uleb128	1
      003FCB 7F                   22233 	.sleb128	-1
      003FCC 09                   22234 	.db	9
      003FCD 0C                   22235 	.db	12
      003FCE 08                   22236 	.uleb128	8
      003FCF 02                   22237 	.uleb128	2
      003FD0 89                   22238 	.db	137
      003FD1 01                   22239 	.uleb128	1
      003FD2                      22240 Ldebug_CIE23_end:
      003FD2 00 00 00 13          22241 	.dw	0,19
      003FD6 00 00 3F C0          22242 	.dw	0,(Ldebug_CIE23_start-4)
      003FDA 00 00 B8 BC          22243 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$1680)	;initial loc
      003FDE 00 00 00 0C          22244 	.dw	0,Sstm8s_tim1$TIM1_SetCounter$1685-Sstm8s_tim1$TIM1_SetCounter$1680
      003FE2 01                   22245 	.db	1
      003FE3 00 00 B8 BC          22246 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$1680)
      003FE7 0E                   22247 	.db	14
      003FE8 02                   22248 	.uleb128	2
                                  22249 
                                  22250 	.area .debug_frame (NOLOAD)
      003FE9 00 00                22251 	.dw	0
      003FEB 00 0E                22252 	.dw	Ldebug_CIE24_end-Ldebug_CIE24_start
      003FED                      22253 Ldebug_CIE24_start:
      003FED FF FF                22254 	.dw	0xffff
      003FEF FF FF                22255 	.dw	0xffff
      003FF1 01                   22256 	.db	1
      003FF2 00                   22257 	.db	0
      003FF3 01                   22258 	.uleb128	1
      003FF4 7F                   22259 	.sleb128	-1
      003FF5 09                   22260 	.db	9
      003FF6 0C                   22261 	.db	12
      003FF7 08                   22262 	.uleb128	8
      003FF8 02                   22263 	.uleb128	2
      003FF9 89                   22264 	.db	137
      003FFA 01                   22265 	.uleb128	1
      003FFB                      22266 Ldebug_CIE24_end:
      003FFB 00 00 00 BB          22267 	.dw	0,187
      003FFF 00 00 3F E9          22268 	.dw	0,(Ldebug_CIE24_start-4)
      004003 00 00 B7 B2          22269 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1625)	;initial loc
      004007 00 00 01 0A          22270 	.dw	0,Sstm8s_tim1$TIM1_SelectOCxM$1678-Sstm8s_tim1$TIM1_SelectOCxM$1625
      00400B 01                   22271 	.db	1
      00400C 00 00 B7 B2          22272 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1625)
      004010 0E                   22273 	.db	14
      004011 02                   22274 	.uleb128	2
      004012 01                   22275 	.db	1
      004013 00 00 B7 B3          22276 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1626)
      004017 0E                   22277 	.db	14
      004018 04                   22278 	.uleb128	4
      004019 01                   22279 	.db	1
      00401A 00 00 B7 C1          22280 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1628)
      00401E 0E                   22281 	.db	14
      00401F 04                   22282 	.uleb128	4
      004020 01                   22283 	.db	1
      004021 00 00 B7 D0          22284 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1629)
      004025 0E                   22285 	.db	14
      004026 04                   22286 	.uleb128	4
      004027 01                   22287 	.db	1
      004028 00 00 B7 EE          22288 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1630)
      00402C 0E                   22289 	.db	14
      00402D 04                   22290 	.uleb128	4
      00402E 01                   22291 	.db	1
      00402F 00 00 B7 F0          22292 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1631)
      004033 0E                   22293 	.db	14
      004034 05                   22294 	.uleb128	5
      004035 01                   22295 	.db	1
      004036 00 00 B7 F2          22296 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1632)
      00403A 0E                   22297 	.db	14
      00403B 06                   22298 	.uleb128	6
      00403C 01                   22299 	.db	1
      00403D 00 00 B7 F4          22300 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1633)
      004041 0E                   22301 	.db	14
      004042 08                   22302 	.uleb128	8
      004043 01                   22303 	.db	1
      004044 00 00 B7 F6          22304 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1634)
      004048 0E                   22305 	.db	14
      004049 09                   22306 	.uleb128	9
      00404A 01                   22307 	.db	1
      00404B 00 00 B7 F8          22308 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1635)
      00404F 0E                   22309 	.db	14
      004050 0A                   22310 	.uleb128	10
      004051 01                   22311 	.db	1
      004052 00 00 B7 FD          22312 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1636)
      004056 0E                   22313 	.db	14
      004057 04                   22314 	.uleb128	4
      004058 01                   22315 	.db	1
      004059 00 00 B8 0D          22316 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1638)
      00405D 0E                   22317 	.db	14
      00405E 04                   22318 	.uleb128	4
      00405F 01                   22319 	.db	1
      004060 00 00 B8 16          22320 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1639)
      004064 0E                   22321 	.db	14
      004065 04                   22322 	.uleb128	4
      004066 01                   22323 	.db	1
      004067 00 00 B8 1F          22324 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1640)
      00406B 0E                   22325 	.db	14
      00406C 04                   22326 	.uleb128	4
      00406D 01                   22327 	.db	1
      00406E 00 00 B8 28          22328 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1641)
      004072 0E                   22329 	.db	14
      004073 04                   22330 	.uleb128	4
      004074 01                   22331 	.db	1
      004075 00 00 B8 31          22332 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1642)
      004079 0E                   22333 	.db	14
      00407A 04                   22334 	.uleb128	4
      00407B 01                   22335 	.db	1
      00407C 00 00 B8 3A          22336 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1643)
      004080 0E                   22337 	.db	14
      004081 04                   22338 	.uleb128	4
      004082 01                   22339 	.db	1
      004083 00 00 B8 43          22340 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1644)
      004087 0E                   22341 	.db	14
      004088 04                   22342 	.uleb128	4
      004089 01                   22343 	.db	1
      00408A 00 00 B8 45          22344 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1645)
      00408E 0E                   22345 	.db	14
      00408F 05                   22346 	.uleb128	5
      004090 01                   22347 	.db	1
      004091 00 00 B8 47          22348 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1646)
      004095 0E                   22349 	.db	14
      004096 06                   22350 	.uleb128	6
      004097 01                   22351 	.db	1
      004098 00 00 B8 49          22352 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1647)
      00409C 0E                   22353 	.db	14
      00409D 08                   22354 	.uleb128	8
      00409E 01                   22355 	.db	1
      00409F 00 00 B8 4B          22356 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1648)
      0040A3 0E                   22357 	.db	14
      0040A4 09                   22358 	.uleb128	9
      0040A5 01                   22359 	.db	1
      0040A6 00 00 B8 4D          22360 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1649)
      0040AA 0E                   22361 	.db	14
      0040AB 0A                   22362 	.uleb128	10
      0040AC 01                   22363 	.db	1
      0040AD 00 00 B8 52          22364 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1650)
      0040B1 0E                   22365 	.db	14
      0040B2 04                   22366 	.uleb128	4
      0040B3 01                   22367 	.db	1
      0040B4 00 00 B8 BB          22368 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1676)
      0040B8 0E                   22369 	.db	14
      0040B9 02                   22370 	.uleb128	2
                                  22371 
                                  22372 	.area .debug_frame (NOLOAD)
      0040BA 00 00                22373 	.dw	0
      0040BC 00 0E                22374 	.dw	Ldebug_CIE25_end-Ldebug_CIE25_start
      0040BE                      22375 Ldebug_CIE25_start:
      0040BE FF FF                22376 	.dw	0xffff
      0040C0 FF FF                22377 	.dw	0xffff
      0040C2 01                   22378 	.db	1
      0040C3 00                   22379 	.db	0
      0040C4 01                   22380 	.uleb128	1
      0040C5 7F                   22381 	.sleb128	-1
      0040C6 09                   22382 	.db	9
      0040C7 0C                   22383 	.db	12
      0040C8 08                   22384 	.uleb128	8
      0040C9 02                   22385 	.uleb128	2
      0040CA 89                   22386 	.db	137
      0040CB 01                   22387 	.uleb128	1
      0040CC                      22388 Ldebug_CIE25_end:
      0040CC 00 00 00 8A          22389 	.dw	0,138
      0040D0 00 00 40 BA          22390 	.dw	0,(Ldebug_CIE25_start-4)
      0040D4 00 00 B7 03          22391 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1572)	;initial loc
      0040D8 00 00 00 AF          22392 	.dw	0,Sstm8s_tim1$TIM1_CCxNCmd$1623-Sstm8s_tim1$TIM1_CCxNCmd$1572
      0040DC 01                   22393 	.db	1
      0040DD 00 00 B7 03          22394 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1572)
      0040E1 0E                   22395 	.db	14
      0040E2 02                   22396 	.uleb128	2
      0040E3 01                   22397 	.db	1
      0040E4 00 00 B7 04          22398 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1573)
      0040E8 0E                   22399 	.db	14
      0040E9 03                   22400 	.uleb128	3
      0040EA 01                   22401 	.db	1
      0040EB 00 00 B7 12          22402 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1575)
      0040EF 0E                   22403 	.db	14
      0040F0 03                   22404 	.uleb128	3
      0040F1 01                   22405 	.db	1
      0040F2 00 00 B7 29          22406 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1576)
      0040F6 0E                   22407 	.db	14
      0040F7 03                   22408 	.uleb128	3
      0040F8 01                   22409 	.db	1
      0040F9 00 00 B7 2B          22410 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1577)
      0040FD 0E                   22411 	.db	14
      0040FE 04                   22412 	.uleb128	4
      0040FF 01                   22413 	.db	1
      004100 00 00 B7 2D          22414 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1578)
      004104 0E                   22415 	.db	14
      004105 05                   22416 	.uleb128	5
      004106 01                   22417 	.db	1
      004107 00 00 B7 2F          22418 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1579)
      00410B 0E                   22419 	.db	14
      00410C 07                   22420 	.uleb128	7
      00410D 01                   22421 	.db	1
      00410E 00 00 B7 31          22422 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1580)
      004112 0E                   22423 	.db	14
      004113 08                   22424 	.uleb128	8
      004114 01                   22425 	.db	1
      004115 00 00 B7 33          22426 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1581)
      004119 0E                   22427 	.db	14
      00411A 09                   22428 	.uleb128	9
      00411B 01                   22429 	.db	1
      00411C 00 00 B7 38          22430 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1582)
      004120 0E                   22431 	.db	14
      004121 03                   22432 	.uleb128	3
      004122 01                   22433 	.db	1
      004123 00 00 B7 47          22434 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1584)
      004127 0E                   22435 	.db	14
      004128 03                   22436 	.uleb128	3
      004129 01                   22437 	.db	1
      00412A 00 00 B7 49          22438 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1585)
      00412E 0E                   22439 	.db	14
      00412F 04                   22440 	.uleb128	4
      004130 01                   22441 	.db	1
      004131 00 00 B7 4B          22442 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1586)
      004135 0E                   22443 	.db	14
      004136 05                   22444 	.uleb128	5
      004137 01                   22445 	.db	1
      004138 00 00 B7 4D          22446 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1587)
      00413C 0E                   22447 	.db	14
      00413D 07                   22448 	.uleb128	7
      00413E 01                   22449 	.db	1
      00413F 00 00 B7 4F          22450 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1588)
      004143 0E                   22451 	.db	14
      004144 08                   22452 	.uleb128	8
      004145 01                   22453 	.db	1
      004146 00 00 B7 51          22454 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1589)
      00414A 0E                   22455 	.db	14
      00414B 09                   22456 	.uleb128	9
      00414C 01                   22457 	.db	1
      00414D 00 00 B7 56          22458 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1590)
      004151 0E                   22459 	.db	14
      004152 03                   22460 	.uleb128	3
      004153 01                   22461 	.db	1
      004154 00 00 B7 B1          22462 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1621)
      004158 0E                   22463 	.db	14
      004159 02                   22464 	.uleb128	2
                                  22465 
                                  22466 	.area .debug_frame (NOLOAD)
      00415A 00 00                22467 	.dw	0
      00415C 00 0E                22468 	.dw	Ldebug_CIE26_end-Ldebug_CIE26_start
      00415E                      22469 Ldebug_CIE26_start:
      00415E FF FF                22470 	.dw	0xffff
      004160 FF FF                22471 	.dw	0xffff
      004162 01                   22472 	.db	1
      004163 00                   22473 	.db	0
      004164 01                   22474 	.uleb128	1
      004165 7F                   22475 	.sleb128	-1
      004166 09                   22476 	.db	9
      004167 0C                   22477 	.db	12
      004168 08                   22478 	.uleb128	8
      004169 02                   22479 	.uleb128	2
      00416A 89                   22480 	.db	137
      00416B 01                   22481 	.uleb128	1
      00416C                      22482 Ldebug_CIE26_end:
      00416C 00 00 00 91          22483 	.dw	0,145
      004170 00 00 41 5A          22484 	.dw	0,(Ldebug_CIE26_start-4)
      004174 00 00 B6 1B          22485 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1509)	;initial loc
      004178 00 00 00 E8          22486 	.dw	0,Sstm8s_tim1$TIM1_CCxCmd$1570-Sstm8s_tim1$TIM1_CCxCmd$1509
      00417C 01                   22487 	.db	1
      00417D 00 00 B6 1B          22488 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1509)
      004181 0E                   22489 	.db	14
      004182 02                   22490 	.uleb128	2
      004183 01                   22491 	.db	1
      004184 00 00 B6 1C          22492 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1510)
      004188 0E                   22493 	.db	14
      004189 04                   22494 	.uleb128	4
      00418A 01                   22495 	.db	1
      00418B 00 00 B6 2A          22496 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1512)
      00418F 0E                   22497 	.db	14
      004190 04                   22498 	.uleb128	4
      004191 01                   22499 	.db	1
      004192 00 00 B6 39          22500 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1513)
      004196 0E                   22501 	.db	14
      004197 04                   22502 	.uleb128	4
      004198 01                   22503 	.db	1
      004199 00 00 B6 57          22504 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1514)
      00419D 0E                   22505 	.db	14
      00419E 04                   22506 	.uleb128	4
      00419F 01                   22507 	.db	1
      0041A0 00 00 B6 59          22508 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1515)
      0041A4 0E                   22509 	.db	14
      0041A5 05                   22510 	.uleb128	5
      0041A6 01                   22511 	.db	1
      0041A7 00 00 B6 5B          22512 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1516)
      0041AB 0E                   22513 	.db	14
      0041AC 06                   22514 	.uleb128	6
      0041AD 01                   22515 	.db	1
      0041AE 00 00 B6 5D          22516 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1517)
      0041B2 0E                   22517 	.db	14
      0041B3 08                   22518 	.uleb128	8
      0041B4 01                   22519 	.db	1
      0041B5 00 00 B6 5F          22520 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1518)
      0041B9 0E                   22521 	.db	14
      0041BA 09                   22522 	.uleb128	9
      0041BB 01                   22523 	.db	1
      0041BC 00 00 B6 61          22524 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1519)
      0041C0 0E                   22525 	.db	14
      0041C1 0A                   22526 	.uleb128	10
      0041C2 01                   22527 	.db	1
      0041C3 00 00 B6 66          22528 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1520)
      0041C7 0E                   22529 	.db	14
      0041C8 04                   22530 	.uleb128	4
      0041C9 01                   22531 	.db	1
      0041CA 00 00 B6 75          22532 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1522)
      0041CE 0E                   22533 	.db	14
      0041CF 04                   22534 	.uleb128	4
      0041D0 01                   22535 	.db	1
      0041D1 00 00 B6 77          22536 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1523)
      0041D5 0E                   22537 	.db	14
      0041D6 05                   22538 	.uleb128	5
      0041D7 01                   22539 	.db	1
      0041D8 00 00 B6 79          22540 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1524)
      0041DC 0E                   22541 	.db	14
      0041DD 06                   22542 	.uleb128	6
      0041DE 01                   22543 	.db	1
      0041DF 00 00 B6 7B          22544 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1525)
      0041E3 0E                   22545 	.db	14
      0041E4 08                   22546 	.uleb128	8
      0041E5 01                   22547 	.db	1
      0041E6 00 00 B6 7D          22548 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1526)
      0041EA 0E                   22549 	.db	14
      0041EB 09                   22550 	.uleb128	9
      0041EC 01                   22551 	.db	1
      0041ED 00 00 B6 7F          22552 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1527)
      0041F1 0E                   22553 	.db	14
      0041F2 0A                   22554 	.uleb128	10
      0041F3 01                   22555 	.db	1
      0041F4 00 00 B6 84          22556 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1528)
      0041F8 0E                   22557 	.db	14
      0041F9 04                   22558 	.uleb128	4
      0041FA 01                   22559 	.db	1
      0041FB 00 00 B7 02          22560 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1568)
      0041FF 0E                   22561 	.db	14
      004200 02                   22562 	.uleb128	2
                                  22563 
                                  22564 	.area .debug_frame (NOLOAD)
      004201 00 00                22565 	.dw	0
      004203 00 0E                22566 	.dw	Ldebug_CIE27_end-Ldebug_CIE27_start
      004205                      22567 Ldebug_CIE27_start:
      004205 FF FF                22568 	.dw	0xffff
      004207 FF FF                22569 	.dw	0xffff
      004209 01                   22570 	.db	1
      00420A 00                   22571 	.db	0
      00420B 01                   22572 	.uleb128	1
      00420C 7F                   22573 	.sleb128	-1
      00420D 09                   22574 	.db	9
      00420E 0C                   22575 	.db	12
      00420F 08                   22576 	.uleb128	8
      004210 02                   22577 	.uleb128	2
      004211 89                   22578 	.db	137
      004212 01                   22579 	.uleb128	1
      004213                      22580 Ldebug_CIE27_end:
      004213 00 00 00 44          22581 	.dw	0,68
      004217 00 00 42 01          22582 	.dw	0,(Ldebug_CIE27_start-4)
      00421B 00 00 B5 E4          22583 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1488)	;initial loc
      00421F 00 00 00 37          22584 	.dw	0,Sstm8s_tim1$TIM1_OC4PolarityConfig$1507-Sstm8s_tim1$TIM1_OC4PolarityConfig$1488
      004223 01                   22585 	.db	1
      004224 00 00 B5 E4          22586 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1488)
      004228 0E                   22587 	.db	14
      004229 02                   22588 	.uleb128	2
      00422A 01                   22589 	.db	1
      00422B 00 00 B5 F4          22590 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1490)
      00422F 0E                   22591 	.db	14
      004230 02                   22592 	.uleb128	2
      004231 01                   22593 	.db	1
      004232 00 00 B5 F6          22594 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1491)
      004236 0E                   22595 	.db	14
      004237 03                   22596 	.uleb128	3
      004238 01                   22597 	.db	1
      004239 00 00 B5 F8          22598 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1492)
      00423D 0E                   22599 	.db	14
      00423E 04                   22600 	.uleb128	4
      00423F 01                   22601 	.db	1
      004240 00 00 B5 FA          22602 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1493)
      004244 0E                   22603 	.db	14
      004245 06                   22604 	.uleb128	6
      004246 01                   22605 	.db	1
      004247 00 00 B5 FC          22606 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1494)
      00424B 0E                   22607 	.db	14
      00424C 07                   22608 	.uleb128	7
      00424D 01                   22609 	.db	1
      00424E 00 00 B5 FE          22610 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1495)
      004252 0E                   22611 	.db	14
      004253 08                   22612 	.uleb128	8
      004254 01                   22613 	.db	1
      004255 00 00 B6 03          22614 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1496)
      004259 0E                   22615 	.db	14
      00425A 02                   22616 	.uleb128	2
                                  22617 
                                  22618 	.area .debug_frame (NOLOAD)
      00425B 00 00                22619 	.dw	0
      00425D 00 0E                22620 	.dw	Ldebug_CIE28_end-Ldebug_CIE28_start
      00425F                      22621 Ldebug_CIE28_start:
      00425F FF FF                22622 	.dw	0xffff
      004261 FF FF                22623 	.dw	0xffff
      004263 01                   22624 	.db	1
      004264 00                   22625 	.db	0
      004265 01                   22626 	.uleb128	1
      004266 7F                   22627 	.sleb128	-1
      004267 09                   22628 	.db	9
      004268 0C                   22629 	.db	12
      004269 08                   22630 	.uleb128	8
      00426A 02                   22631 	.uleb128	2
      00426B 89                   22632 	.db	137
      00426C 01                   22633 	.uleb128	1
      00426D                      22634 Ldebug_CIE28_end:
      00426D 00 00 00 44          22635 	.dw	0,68
      004271 00 00 42 5B          22636 	.dw	0,(Ldebug_CIE28_start-4)
      004275 00 00 B5 AD          22637 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1467)	;initial loc
      004279 00 00 00 37          22638 	.dw	0,Sstm8s_tim1$TIM1_OC3NPolarityConfig$1486-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1467
      00427D 01                   22639 	.db	1
      00427E 00 00 B5 AD          22640 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1467)
      004282 0E                   22641 	.db	14
      004283 02                   22642 	.uleb128	2
      004284 01                   22643 	.db	1
      004285 00 00 B5 BD          22644 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1469)
      004289 0E                   22645 	.db	14
      00428A 02                   22646 	.uleb128	2
      00428B 01                   22647 	.db	1
      00428C 00 00 B5 BF          22648 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1470)
      004290 0E                   22649 	.db	14
      004291 03                   22650 	.uleb128	3
      004292 01                   22651 	.db	1
      004293 00 00 B5 C1          22652 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1471)
      004297 0E                   22653 	.db	14
      004298 04                   22654 	.uleb128	4
      004299 01                   22655 	.db	1
      00429A 00 00 B5 C3          22656 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1472)
      00429E 0E                   22657 	.db	14
      00429F 06                   22658 	.uleb128	6
      0042A0 01                   22659 	.db	1
      0042A1 00 00 B5 C5          22660 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1473)
      0042A5 0E                   22661 	.db	14
      0042A6 07                   22662 	.uleb128	7
      0042A7 01                   22663 	.db	1
      0042A8 00 00 B5 C7          22664 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1474)
      0042AC 0E                   22665 	.db	14
      0042AD 08                   22666 	.uleb128	8
      0042AE 01                   22667 	.db	1
      0042AF 00 00 B5 CC          22668 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1475)
      0042B3 0E                   22669 	.db	14
      0042B4 02                   22670 	.uleb128	2
                                  22671 
                                  22672 	.area .debug_frame (NOLOAD)
      0042B5 00 00                22673 	.dw	0
      0042B7 00 0E                22674 	.dw	Ldebug_CIE29_end-Ldebug_CIE29_start
      0042B9                      22675 Ldebug_CIE29_start:
      0042B9 FF FF                22676 	.dw	0xffff
      0042BB FF FF                22677 	.dw	0xffff
      0042BD 01                   22678 	.db	1
      0042BE 00                   22679 	.db	0
      0042BF 01                   22680 	.uleb128	1
      0042C0 7F                   22681 	.sleb128	-1
      0042C1 09                   22682 	.db	9
      0042C2 0C                   22683 	.db	12
      0042C3 08                   22684 	.uleb128	8
      0042C4 02                   22685 	.uleb128	2
      0042C5 89                   22686 	.db	137
      0042C6 01                   22687 	.uleb128	1
      0042C7                      22688 Ldebug_CIE29_end:
      0042C7 00 00 00 44          22689 	.dw	0,68
      0042CB 00 00 42 B5          22690 	.dw	0,(Ldebug_CIE29_start-4)
      0042CF 00 00 B5 76          22691 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1446)	;initial loc
      0042D3 00 00 00 37          22692 	.dw	0,Sstm8s_tim1$TIM1_OC3PolarityConfig$1465-Sstm8s_tim1$TIM1_OC3PolarityConfig$1446
      0042D7 01                   22693 	.db	1
      0042D8 00 00 B5 76          22694 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1446)
      0042DC 0E                   22695 	.db	14
      0042DD 02                   22696 	.uleb128	2
      0042DE 01                   22697 	.db	1
      0042DF 00 00 B5 86          22698 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1448)
      0042E3 0E                   22699 	.db	14
      0042E4 02                   22700 	.uleb128	2
      0042E5 01                   22701 	.db	1
      0042E6 00 00 B5 88          22702 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1449)
      0042EA 0E                   22703 	.db	14
      0042EB 03                   22704 	.uleb128	3
      0042EC 01                   22705 	.db	1
      0042ED 00 00 B5 8A          22706 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1450)
      0042F1 0E                   22707 	.db	14
      0042F2 04                   22708 	.uleb128	4
      0042F3 01                   22709 	.db	1
      0042F4 00 00 B5 8C          22710 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1451)
      0042F8 0E                   22711 	.db	14
      0042F9 06                   22712 	.uleb128	6
      0042FA 01                   22713 	.db	1
      0042FB 00 00 B5 8E          22714 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1452)
      0042FF 0E                   22715 	.db	14
      004300 07                   22716 	.uleb128	7
      004301 01                   22717 	.db	1
      004302 00 00 B5 90          22718 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1453)
      004306 0E                   22719 	.db	14
      004307 08                   22720 	.uleb128	8
      004308 01                   22721 	.db	1
      004309 00 00 B5 95          22722 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1454)
      00430D 0E                   22723 	.db	14
      00430E 02                   22724 	.uleb128	2
                                  22725 
                                  22726 	.area .debug_frame (NOLOAD)
      00430F 00 00                22727 	.dw	0
      004311 00 0E                22728 	.dw	Ldebug_CIE30_end-Ldebug_CIE30_start
      004313                      22729 Ldebug_CIE30_start:
      004313 FF FF                22730 	.dw	0xffff
      004315 FF FF                22731 	.dw	0xffff
      004317 01                   22732 	.db	1
      004318 00                   22733 	.db	0
      004319 01                   22734 	.uleb128	1
      00431A 7F                   22735 	.sleb128	-1
      00431B 09                   22736 	.db	9
      00431C 0C                   22737 	.db	12
      00431D 08                   22738 	.uleb128	8
      00431E 02                   22739 	.uleb128	2
      00431F 89                   22740 	.db	137
      004320 01                   22741 	.uleb128	1
      004321                      22742 Ldebug_CIE30_end:
      004321 00 00 00 44          22743 	.dw	0,68
      004325 00 00 43 0F          22744 	.dw	0,(Ldebug_CIE30_start-4)
      004329 00 00 B5 3F          22745 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1425)	;initial loc
      00432D 00 00 00 37          22746 	.dw	0,Sstm8s_tim1$TIM1_OC2NPolarityConfig$1444-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1425
      004331 01                   22747 	.db	1
      004332 00 00 B5 3F          22748 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1425)
      004336 0E                   22749 	.db	14
      004337 02                   22750 	.uleb128	2
      004338 01                   22751 	.db	1
      004339 00 00 B5 4F          22752 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1427)
      00433D 0E                   22753 	.db	14
      00433E 02                   22754 	.uleb128	2
      00433F 01                   22755 	.db	1
      004340 00 00 B5 51          22756 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1428)
      004344 0E                   22757 	.db	14
      004345 03                   22758 	.uleb128	3
      004346 01                   22759 	.db	1
      004347 00 00 B5 53          22760 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1429)
      00434B 0E                   22761 	.db	14
      00434C 04                   22762 	.uleb128	4
      00434D 01                   22763 	.db	1
      00434E 00 00 B5 55          22764 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1430)
      004352 0E                   22765 	.db	14
      004353 06                   22766 	.uleb128	6
      004354 01                   22767 	.db	1
      004355 00 00 B5 57          22768 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1431)
      004359 0E                   22769 	.db	14
      00435A 07                   22770 	.uleb128	7
      00435B 01                   22771 	.db	1
      00435C 00 00 B5 59          22772 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1432)
      004360 0E                   22773 	.db	14
      004361 08                   22774 	.uleb128	8
      004362 01                   22775 	.db	1
      004363 00 00 B5 5E          22776 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1433)
      004367 0E                   22777 	.db	14
      004368 02                   22778 	.uleb128	2
                                  22779 
                                  22780 	.area .debug_frame (NOLOAD)
      004369 00 00                22781 	.dw	0
      00436B 00 0E                22782 	.dw	Ldebug_CIE31_end-Ldebug_CIE31_start
      00436D                      22783 Ldebug_CIE31_start:
      00436D FF FF                22784 	.dw	0xffff
      00436F FF FF                22785 	.dw	0xffff
      004371 01                   22786 	.db	1
      004372 00                   22787 	.db	0
      004373 01                   22788 	.uleb128	1
      004374 7F                   22789 	.sleb128	-1
      004375 09                   22790 	.db	9
      004376 0C                   22791 	.db	12
      004377 08                   22792 	.uleb128	8
      004378 02                   22793 	.uleb128	2
      004379 89                   22794 	.db	137
      00437A 01                   22795 	.uleb128	1
      00437B                      22796 Ldebug_CIE31_end:
      00437B 00 00 00 44          22797 	.dw	0,68
      00437F 00 00 43 69          22798 	.dw	0,(Ldebug_CIE31_start-4)
      004383 00 00 B5 08          22799 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1404)	;initial loc
      004387 00 00 00 37          22800 	.dw	0,Sstm8s_tim1$TIM1_OC2PolarityConfig$1423-Sstm8s_tim1$TIM1_OC2PolarityConfig$1404
      00438B 01                   22801 	.db	1
      00438C 00 00 B5 08          22802 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1404)
      004390 0E                   22803 	.db	14
      004391 02                   22804 	.uleb128	2
      004392 01                   22805 	.db	1
      004393 00 00 B5 18          22806 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1406)
      004397 0E                   22807 	.db	14
      004398 02                   22808 	.uleb128	2
      004399 01                   22809 	.db	1
      00439A 00 00 B5 1A          22810 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1407)
      00439E 0E                   22811 	.db	14
      00439F 03                   22812 	.uleb128	3
      0043A0 01                   22813 	.db	1
      0043A1 00 00 B5 1C          22814 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1408)
      0043A5 0E                   22815 	.db	14
      0043A6 04                   22816 	.uleb128	4
      0043A7 01                   22817 	.db	1
      0043A8 00 00 B5 1E          22818 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1409)
      0043AC 0E                   22819 	.db	14
      0043AD 06                   22820 	.uleb128	6
      0043AE 01                   22821 	.db	1
      0043AF 00 00 B5 20          22822 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1410)
      0043B3 0E                   22823 	.db	14
      0043B4 07                   22824 	.uleb128	7
      0043B5 01                   22825 	.db	1
      0043B6 00 00 B5 22          22826 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1411)
      0043BA 0E                   22827 	.db	14
      0043BB 08                   22828 	.uleb128	8
      0043BC 01                   22829 	.db	1
      0043BD 00 00 B5 27          22830 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1412)
      0043C1 0E                   22831 	.db	14
      0043C2 02                   22832 	.uleb128	2
                                  22833 
                                  22834 	.area .debug_frame (NOLOAD)
      0043C3 00 00                22835 	.dw	0
      0043C5 00 0E                22836 	.dw	Ldebug_CIE32_end-Ldebug_CIE32_start
      0043C7                      22837 Ldebug_CIE32_start:
      0043C7 FF FF                22838 	.dw	0xffff
      0043C9 FF FF                22839 	.dw	0xffff
      0043CB 01                   22840 	.db	1
      0043CC 00                   22841 	.db	0
      0043CD 01                   22842 	.uleb128	1
      0043CE 7F                   22843 	.sleb128	-1
      0043CF 09                   22844 	.db	9
      0043D0 0C                   22845 	.db	12
      0043D1 08                   22846 	.uleb128	8
      0043D2 02                   22847 	.uleb128	2
      0043D3 89                   22848 	.db	137
      0043D4 01                   22849 	.uleb128	1
      0043D5                      22850 Ldebug_CIE32_end:
      0043D5 00 00 00 44          22851 	.dw	0,68
      0043D9 00 00 43 C3          22852 	.dw	0,(Ldebug_CIE32_start-4)
      0043DD 00 00 B4 D1          22853 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1383)	;initial loc
      0043E1 00 00 00 37          22854 	.dw	0,Sstm8s_tim1$TIM1_OC1NPolarityConfig$1402-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1383
      0043E5 01                   22855 	.db	1
      0043E6 00 00 B4 D1          22856 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1383)
      0043EA 0E                   22857 	.db	14
      0043EB 02                   22858 	.uleb128	2
      0043EC 01                   22859 	.db	1
      0043ED 00 00 B4 E1          22860 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1385)
      0043F1 0E                   22861 	.db	14
      0043F2 02                   22862 	.uleb128	2
      0043F3 01                   22863 	.db	1
      0043F4 00 00 B4 E3          22864 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1386)
      0043F8 0E                   22865 	.db	14
      0043F9 03                   22866 	.uleb128	3
      0043FA 01                   22867 	.db	1
      0043FB 00 00 B4 E5          22868 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1387)
      0043FF 0E                   22869 	.db	14
      004400 04                   22870 	.uleb128	4
      004401 01                   22871 	.db	1
      004402 00 00 B4 E7          22872 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1388)
      004406 0E                   22873 	.db	14
      004407 06                   22874 	.uleb128	6
      004408 01                   22875 	.db	1
      004409 00 00 B4 E9          22876 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1389)
      00440D 0E                   22877 	.db	14
      00440E 07                   22878 	.uleb128	7
      00440F 01                   22879 	.db	1
      004410 00 00 B4 EB          22880 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1390)
      004414 0E                   22881 	.db	14
      004415 08                   22882 	.uleb128	8
      004416 01                   22883 	.db	1
      004417 00 00 B4 F0          22884 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1391)
      00441B 0E                   22885 	.db	14
      00441C 02                   22886 	.uleb128	2
                                  22887 
                                  22888 	.area .debug_frame (NOLOAD)
      00441D 00 00                22889 	.dw	0
      00441F 00 0E                22890 	.dw	Ldebug_CIE33_end-Ldebug_CIE33_start
      004421                      22891 Ldebug_CIE33_start:
      004421 FF FF                22892 	.dw	0xffff
      004423 FF FF                22893 	.dw	0xffff
      004425 01                   22894 	.db	1
      004426 00                   22895 	.db	0
      004427 01                   22896 	.uleb128	1
      004428 7F                   22897 	.sleb128	-1
      004429 09                   22898 	.db	9
      00442A 0C                   22899 	.db	12
      00442B 08                   22900 	.uleb128	8
      00442C 02                   22901 	.uleb128	2
      00442D 89                   22902 	.db	137
      00442E 01                   22903 	.uleb128	1
      00442F                      22904 Ldebug_CIE33_end:
      00442F 00 00 00 44          22905 	.dw	0,68
      004433 00 00 44 1D          22906 	.dw	0,(Ldebug_CIE33_start-4)
      004437 00 00 B4 9A          22907 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1362)	;initial loc
      00443B 00 00 00 37          22908 	.dw	0,Sstm8s_tim1$TIM1_OC1PolarityConfig$1381-Sstm8s_tim1$TIM1_OC1PolarityConfig$1362
      00443F 01                   22909 	.db	1
      004440 00 00 B4 9A          22910 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1362)
      004444 0E                   22911 	.db	14
      004445 02                   22912 	.uleb128	2
      004446 01                   22913 	.db	1
      004447 00 00 B4 AA          22914 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1364)
      00444B 0E                   22915 	.db	14
      00444C 02                   22916 	.uleb128	2
      00444D 01                   22917 	.db	1
      00444E 00 00 B4 AC          22918 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1365)
      004452 0E                   22919 	.db	14
      004453 03                   22920 	.uleb128	3
      004454 01                   22921 	.db	1
      004455 00 00 B4 AE          22922 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1366)
      004459 0E                   22923 	.db	14
      00445A 04                   22924 	.uleb128	4
      00445B 01                   22925 	.db	1
      00445C 00 00 B4 B0          22926 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1367)
      004460 0E                   22927 	.db	14
      004461 06                   22928 	.uleb128	6
      004462 01                   22929 	.db	1
      004463 00 00 B4 B2          22930 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1368)
      004467 0E                   22931 	.db	14
      004468 07                   22932 	.uleb128	7
      004469 01                   22933 	.db	1
      00446A 00 00 B4 B4          22934 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1369)
      00446E 0E                   22935 	.db	14
      00446F 08                   22936 	.uleb128	8
      004470 01                   22937 	.db	1
      004471 00 00 B4 B9          22938 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1370)
      004475 0E                   22939 	.db	14
      004476 02                   22940 	.uleb128	2
                                  22941 
                                  22942 	.area .debug_frame (NOLOAD)
      004477 00 00                22943 	.dw	0
      004479 00 0E                22944 	.dw	Ldebug_CIE34_end-Ldebug_CIE34_start
      00447B                      22945 Ldebug_CIE34_start:
      00447B FF FF                22946 	.dw	0xffff
      00447D FF FF                22947 	.dw	0xffff
      00447F 01                   22948 	.db	1
      004480 00                   22949 	.db	0
      004481 01                   22950 	.uleb128	1
      004482 7F                   22951 	.sleb128	-1
      004483 09                   22952 	.db	9
      004484 0C                   22953 	.db	12
      004485 08                   22954 	.uleb128	8
      004486 02                   22955 	.uleb128	2
      004487 89                   22956 	.db	137
      004488 01                   22957 	.uleb128	1
      004489                      22958 Ldebug_CIE34_end:
      004489 00 00 00 3D          22959 	.dw	0,61
      00448D 00 00 44 77          22960 	.dw	0,(Ldebug_CIE34_start-4)
      004491 00 00 B4 7D          22961 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1349)	;initial loc
      004495 00 00 00 1D          22962 	.dw	0,Sstm8s_tim1$TIM1_GenerateEvent$1360-Sstm8s_tim1$TIM1_GenerateEvent$1349
      004499 01                   22963 	.db	1
      00449A 00 00 B4 7D          22964 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1349)
      00449E 0E                   22965 	.db	14
      00449F 02                   22966 	.uleb128	2
      0044A0 01                   22967 	.db	1
      0044A1 00 00 B4 86          22968 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1351)
      0044A5 0E                   22969 	.db	14
      0044A6 03                   22970 	.uleb128	3
      0044A7 01                   22971 	.db	1
      0044A8 00 00 B4 88          22972 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1352)
      0044AC 0E                   22973 	.db	14
      0044AD 04                   22974 	.uleb128	4
      0044AE 01                   22975 	.db	1
      0044AF 00 00 B4 8A          22976 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1353)
      0044B3 0E                   22977 	.db	14
      0044B4 06                   22978 	.uleb128	6
      0044B5 01                   22979 	.db	1
      0044B6 00 00 B4 8C          22980 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1354)
      0044BA 0E                   22981 	.db	14
      0044BB 07                   22982 	.uleb128	7
      0044BC 01                   22983 	.db	1
      0044BD 00 00 B4 8E          22984 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1355)
      0044C1 0E                   22985 	.db	14
      0044C2 08                   22986 	.uleb128	8
      0044C3 01                   22987 	.db	1
      0044C4 00 00 B4 93          22988 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1356)
      0044C8 0E                   22989 	.db	14
      0044C9 02                   22990 	.uleb128	2
                                  22991 
                                  22992 	.area .debug_frame (NOLOAD)
      0044CA 00 00                22993 	.dw	0
      0044CC 00 0E                22994 	.dw	Ldebug_CIE35_end-Ldebug_CIE35_start
      0044CE                      22995 Ldebug_CIE35_start:
      0044CE FF FF                22996 	.dw	0xffff
      0044D0 FF FF                22997 	.dw	0xffff
      0044D2 01                   22998 	.db	1
      0044D3 00                   22999 	.db	0
      0044D4 01                   23000 	.uleb128	1
      0044D5 7F                   23001 	.sleb128	-1
      0044D6 09                   23002 	.db	9
      0044D7 0C                   23003 	.db	12
      0044D8 08                   23004 	.uleb128	8
      0044D9 02                   23005 	.uleb128	2
      0044DA 89                   23006 	.db	137
      0044DB 01                   23007 	.uleb128	1
      0044DC                      23008 Ldebug_CIE35_end:
      0044DC 00 00 00 44          23009 	.dw	0,68
      0044E0 00 00 44 CA          23010 	.dw	0,(Ldebug_CIE35_start-4)
      0044E4 00 00 B4 47          23011 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1328)	;initial loc
      0044E8 00 00 00 36          23012 	.dw	0,Sstm8s_tim1$TIM1_OC4FastConfig$1347-Sstm8s_tim1$TIM1_OC4FastConfig$1328
      0044EC 01                   23013 	.db	1
      0044ED 00 00 B4 47          23014 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1328)
      0044F1 0E                   23015 	.db	14
      0044F2 02                   23016 	.uleb128	2
      0044F3 01                   23017 	.db	1
      0044F4 00 00 B4 56          23018 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1330)
      0044F8 0E                   23019 	.db	14
      0044F9 02                   23020 	.uleb128	2
      0044FA 01                   23021 	.db	1
      0044FB 00 00 B4 58          23022 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1331)
      0044FF 0E                   23023 	.db	14
      004500 03                   23024 	.uleb128	3
      004501 01                   23025 	.db	1
      004502 00 00 B4 5A          23026 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1332)
      004506 0E                   23027 	.db	14
      004507 04                   23028 	.uleb128	4
      004508 01                   23029 	.db	1
      004509 00 00 B4 5C          23030 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1333)
      00450D 0E                   23031 	.db	14
      00450E 06                   23032 	.uleb128	6
      00450F 01                   23033 	.db	1
      004510 00 00 B4 5E          23034 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1334)
      004514 0E                   23035 	.db	14
      004515 07                   23036 	.uleb128	7
      004516 01                   23037 	.db	1
      004517 00 00 B4 60          23038 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1335)
      00451B 0E                   23039 	.db	14
      00451C 08                   23040 	.uleb128	8
      00451D 01                   23041 	.db	1
      00451E 00 00 B4 65          23042 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1336)
      004522 0E                   23043 	.db	14
      004523 02                   23044 	.uleb128	2
                                  23045 
                                  23046 	.area .debug_frame (NOLOAD)
      004524 00 00                23047 	.dw	0
      004526 00 0E                23048 	.dw	Ldebug_CIE36_end-Ldebug_CIE36_start
      004528                      23049 Ldebug_CIE36_start:
      004528 FF FF                23050 	.dw	0xffff
      00452A FF FF                23051 	.dw	0xffff
      00452C 01                   23052 	.db	1
      00452D 00                   23053 	.db	0
      00452E 01                   23054 	.uleb128	1
      00452F 7F                   23055 	.sleb128	-1
      004530 09                   23056 	.db	9
      004531 0C                   23057 	.db	12
      004532 08                   23058 	.uleb128	8
      004533 02                   23059 	.uleb128	2
      004534 89                   23060 	.db	137
      004535 01                   23061 	.uleb128	1
      004536                      23062 Ldebug_CIE36_end:
      004536 00 00 00 44          23063 	.dw	0,68
      00453A 00 00 45 24          23064 	.dw	0,(Ldebug_CIE36_start-4)
      00453E 00 00 B4 11          23065 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1307)	;initial loc
      004542 00 00 00 36          23066 	.dw	0,Sstm8s_tim1$TIM1_OC3FastConfig$1326-Sstm8s_tim1$TIM1_OC3FastConfig$1307
      004546 01                   23067 	.db	1
      004547 00 00 B4 11          23068 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1307)
      00454B 0E                   23069 	.db	14
      00454C 02                   23070 	.uleb128	2
      00454D 01                   23071 	.db	1
      00454E 00 00 B4 20          23072 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1309)
      004552 0E                   23073 	.db	14
      004553 02                   23074 	.uleb128	2
      004554 01                   23075 	.db	1
      004555 00 00 B4 22          23076 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1310)
      004559 0E                   23077 	.db	14
      00455A 03                   23078 	.uleb128	3
      00455B 01                   23079 	.db	1
      00455C 00 00 B4 24          23080 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1311)
      004560 0E                   23081 	.db	14
      004561 04                   23082 	.uleb128	4
      004562 01                   23083 	.db	1
      004563 00 00 B4 26          23084 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1312)
      004567 0E                   23085 	.db	14
      004568 06                   23086 	.uleb128	6
      004569 01                   23087 	.db	1
      00456A 00 00 B4 28          23088 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1313)
      00456E 0E                   23089 	.db	14
      00456F 07                   23090 	.uleb128	7
      004570 01                   23091 	.db	1
      004571 00 00 B4 2A          23092 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1314)
      004575 0E                   23093 	.db	14
      004576 08                   23094 	.uleb128	8
      004577 01                   23095 	.db	1
      004578 00 00 B4 2F          23096 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1315)
      00457C 0E                   23097 	.db	14
      00457D 02                   23098 	.uleb128	2
                                  23099 
                                  23100 	.area .debug_frame (NOLOAD)
      00457E 00 00                23101 	.dw	0
      004580 00 0E                23102 	.dw	Ldebug_CIE37_end-Ldebug_CIE37_start
      004582                      23103 Ldebug_CIE37_start:
      004582 FF FF                23104 	.dw	0xffff
      004584 FF FF                23105 	.dw	0xffff
      004586 01                   23106 	.db	1
      004587 00                   23107 	.db	0
      004588 01                   23108 	.uleb128	1
      004589 7F                   23109 	.sleb128	-1
      00458A 09                   23110 	.db	9
      00458B 0C                   23111 	.db	12
      00458C 08                   23112 	.uleb128	8
      00458D 02                   23113 	.uleb128	2
      00458E 89                   23114 	.db	137
      00458F 01                   23115 	.uleb128	1
      004590                      23116 Ldebug_CIE37_end:
      004590 00 00 00 44          23117 	.dw	0,68
      004594 00 00 45 7E          23118 	.dw	0,(Ldebug_CIE37_start-4)
      004598 00 00 B3 DB          23119 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1286)	;initial loc
      00459C 00 00 00 36          23120 	.dw	0,Sstm8s_tim1$TIM1_OC2FastConfig$1305-Sstm8s_tim1$TIM1_OC2FastConfig$1286
      0045A0 01                   23121 	.db	1
      0045A1 00 00 B3 DB          23122 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1286)
      0045A5 0E                   23123 	.db	14
      0045A6 02                   23124 	.uleb128	2
      0045A7 01                   23125 	.db	1
      0045A8 00 00 B3 EA          23126 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1288)
      0045AC 0E                   23127 	.db	14
      0045AD 02                   23128 	.uleb128	2
      0045AE 01                   23129 	.db	1
      0045AF 00 00 B3 EC          23130 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1289)
      0045B3 0E                   23131 	.db	14
      0045B4 03                   23132 	.uleb128	3
      0045B5 01                   23133 	.db	1
      0045B6 00 00 B3 EE          23134 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1290)
      0045BA 0E                   23135 	.db	14
      0045BB 04                   23136 	.uleb128	4
      0045BC 01                   23137 	.db	1
      0045BD 00 00 B3 F0          23138 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1291)
      0045C1 0E                   23139 	.db	14
      0045C2 06                   23140 	.uleb128	6
      0045C3 01                   23141 	.db	1
      0045C4 00 00 B3 F2          23142 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1292)
      0045C8 0E                   23143 	.db	14
      0045C9 07                   23144 	.uleb128	7
      0045CA 01                   23145 	.db	1
      0045CB 00 00 B3 F4          23146 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1293)
      0045CF 0E                   23147 	.db	14
      0045D0 08                   23148 	.uleb128	8
      0045D1 01                   23149 	.db	1
      0045D2 00 00 B3 F9          23150 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1294)
      0045D6 0E                   23151 	.db	14
      0045D7 02                   23152 	.uleb128	2
                                  23153 
                                  23154 	.area .debug_frame (NOLOAD)
      0045D8 00 00                23155 	.dw	0
      0045DA 00 0E                23156 	.dw	Ldebug_CIE38_end-Ldebug_CIE38_start
      0045DC                      23157 Ldebug_CIE38_start:
      0045DC FF FF                23158 	.dw	0xffff
      0045DE FF FF                23159 	.dw	0xffff
      0045E0 01                   23160 	.db	1
      0045E1 00                   23161 	.db	0
      0045E2 01                   23162 	.uleb128	1
      0045E3 7F                   23163 	.sleb128	-1
      0045E4 09                   23164 	.db	9
      0045E5 0C                   23165 	.db	12
      0045E6 08                   23166 	.uleb128	8
      0045E7 02                   23167 	.uleb128	2
      0045E8 89                   23168 	.db	137
      0045E9 01                   23169 	.uleb128	1
      0045EA                      23170 Ldebug_CIE38_end:
      0045EA 00 00 00 44          23171 	.dw	0,68
      0045EE 00 00 45 D8          23172 	.dw	0,(Ldebug_CIE38_start-4)
      0045F2 00 00 B3 A5          23173 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1265)	;initial loc
      0045F6 00 00 00 36          23174 	.dw	0,Sstm8s_tim1$TIM1_OC1FastConfig$1284-Sstm8s_tim1$TIM1_OC1FastConfig$1265
      0045FA 01                   23175 	.db	1
      0045FB 00 00 B3 A5          23176 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1265)
      0045FF 0E                   23177 	.db	14
      004600 02                   23178 	.uleb128	2
      004601 01                   23179 	.db	1
      004602 00 00 B3 B4          23180 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1267)
      004606 0E                   23181 	.db	14
      004607 02                   23182 	.uleb128	2
      004608 01                   23183 	.db	1
      004609 00 00 B3 B6          23184 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1268)
      00460D 0E                   23185 	.db	14
      00460E 03                   23186 	.uleb128	3
      00460F 01                   23187 	.db	1
      004610 00 00 B3 B8          23188 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1269)
      004614 0E                   23189 	.db	14
      004615 04                   23190 	.uleb128	4
      004616 01                   23191 	.db	1
      004617 00 00 B3 BA          23192 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1270)
      00461B 0E                   23193 	.db	14
      00461C 06                   23194 	.uleb128	6
      00461D 01                   23195 	.db	1
      00461E 00 00 B3 BC          23196 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1271)
      004622 0E                   23197 	.db	14
      004623 07                   23198 	.uleb128	7
      004624 01                   23199 	.db	1
      004625 00 00 B3 BE          23200 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1272)
      004629 0E                   23201 	.db	14
      00462A 08                   23202 	.uleb128	8
      00462B 01                   23203 	.db	1
      00462C 00 00 B3 C3          23204 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1273)
      004630 0E                   23205 	.db	14
      004631 02                   23206 	.uleb128	2
                                  23207 
                                  23208 	.area .debug_frame (NOLOAD)
      004632 00 00                23209 	.dw	0
      004634 00 0E                23210 	.dw	Ldebug_CIE39_end-Ldebug_CIE39_start
      004636                      23211 Ldebug_CIE39_start:
      004636 FF FF                23212 	.dw	0xffff
      004638 FF FF                23213 	.dw	0xffff
      00463A 01                   23214 	.db	1
      00463B 00                   23215 	.db	0
      00463C 01                   23216 	.uleb128	1
      00463D 7F                   23217 	.sleb128	-1
      00463E 09                   23218 	.db	9
      00463F 0C                   23219 	.db	12
      004640 08                   23220 	.uleb128	8
      004641 02                   23221 	.uleb128	2
      004642 89                   23222 	.db	137
      004643 01                   23223 	.uleb128	1
      004644                      23224 Ldebug_CIE39_end:
      004644 00 00 00 44          23225 	.dw	0,68
      004648 00 00 46 32          23226 	.dw	0,(Ldebug_CIE39_start-4)
      00464C 00 00 B3 6F          23227 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1244)	;initial loc
      004650 00 00 00 36          23228 	.dw	0,Sstm8s_tim1$TIM1_OC4PreloadConfig$1263-Sstm8s_tim1$TIM1_OC4PreloadConfig$1244
      004654 01                   23229 	.db	1
      004655 00 00 B3 6F          23230 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1244)
      004659 0E                   23231 	.db	14
      00465A 02                   23232 	.uleb128	2
      00465B 01                   23233 	.db	1
      00465C 00 00 B3 7E          23234 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1246)
      004660 0E                   23235 	.db	14
      004661 02                   23236 	.uleb128	2
      004662 01                   23237 	.db	1
      004663 00 00 B3 80          23238 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1247)
      004667 0E                   23239 	.db	14
      004668 03                   23240 	.uleb128	3
      004669 01                   23241 	.db	1
      00466A 00 00 B3 82          23242 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1248)
      00466E 0E                   23243 	.db	14
      00466F 04                   23244 	.uleb128	4
      004670 01                   23245 	.db	1
      004671 00 00 B3 84          23246 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1249)
      004675 0E                   23247 	.db	14
      004676 06                   23248 	.uleb128	6
      004677 01                   23249 	.db	1
      004678 00 00 B3 86          23250 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1250)
      00467C 0E                   23251 	.db	14
      00467D 07                   23252 	.uleb128	7
      00467E 01                   23253 	.db	1
      00467F 00 00 B3 88          23254 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1251)
      004683 0E                   23255 	.db	14
      004684 08                   23256 	.uleb128	8
      004685 01                   23257 	.db	1
      004686 00 00 B3 8D          23258 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1252)
      00468A 0E                   23259 	.db	14
      00468B 02                   23260 	.uleb128	2
                                  23261 
                                  23262 	.area .debug_frame (NOLOAD)
      00468C 00 00                23263 	.dw	0
      00468E 00 0E                23264 	.dw	Ldebug_CIE40_end-Ldebug_CIE40_start
      004690                      23265 Ldebug_CIE40_start:
      004690 FF FF                23266 	.dw	0xffff
      004692 FF FF                23267 	.dw	0xffff
      004694 01                   23268 	.db	1
      004695 00                   23269 	.db	0
      004696 01                   23270 	.uleb128	1
      004697 7F                   23271 	.sleb128	-1
      004698 09                   23272 	.db	9
      004699 0C                   23273 	.db	12
      00469A 08                   23274 	.uleb128	8
      00469B 02                   23275 	.uleb128	2
      00469C 89                   23276 	.db	137
      00469D 01                   23277 	.uleb128	1
      00469E                      23278 Ldebug_CIE40_end:
      00469E 00 00 00 44          23279 	.dw	0,68
      0046A2 00 00 46 8C          23280 	.dw	0,(Ldebug_CIE40_start-4)
      0046A6 00 00 B3 39          23281 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1223)	;initial loc
      0046AA 00 00 00 36          23282 	.dw	0,Sstm8s_tim1$TIM1_OC3PreloadConfig$1242-Sstm8s_tim1$TIM1_OC3PreloadConfig$1223
      0046AE 01                   23283 	.db	1
      0046AF 00 00 B3 39          23284 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1223)
      0046B3 0E                   23285 	.db	14
      0046B4 02                   23286 	.uleb128	2
      0046B5 01                   23287 	.db	1
      0046B6 00 00 B3 48          23288 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1225)
      0046BA 0E                   23289 	.db	14
      0046BB 02                   23290 	.uleb128	2
      0046BC 01                   23291 	.db	1
      0046BD 00 00 B3 4A          23292 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1226)
      0046C1 0E                   23293 	.db	14
      0046C2 03                   23294 	.uleb128	3
      0046C3 01                   23295 	.db	1
      0046C4 00 00 B3 4C          23296 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1227)
      0046C8 0E                   23297 	.db	14
      0046C9 04                   23298 	.uleb128	4
      0046CA 01                   23299 	.db	1
      0046CB 00 00 B3 4E          23300 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1228)
      0046CF 0E                   23301 	.db	14
      0046D0 06                   23302 	.uleb128	6
      0046D1 01                   23303 	.db	1
      0046D2 00 00 B3 50          23304 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1229)
      0046D6 0E                   23305 	.db	14
      0046D7 07                   23306 	.uleb128	7
      0046D8 01                   23307 	.db	1
      0046D9 00 00 B3 52          23308 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1230)
      0046DD 0E                   23309 	.db	14
      0046DE 08                   23310 	.uleb128	8
      0046DF 01                   23311 	.db	1
      0046E0 00 00 B3 57          23312 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1231)
      0046E4 0E                   23313 	.db	14
      0046E5 02                   23314 	.uleb128	2
                                  23315 
                                  23316 	.area .debug_frame (NOLOAD)
      0046E6 00 00                23317 	.dw	0
      0046E8 00 0E                23318 	.dw	Ldebug_CIE41_end-Ldebug_CIE41_start
      0046EA                      23319 Ldebug_CIE41_start:
      0046EA FF FF                23320 	.dw	0xffff
      0046EC FF FF                23321 	.dw	0xffff
      0046EE 01                   23322 	.db	1
      0046EF 00                   23323 	.db	0
      0046F0 01                   23324 	.uleb128	1
      0046F1 7F                   23325 	.sleb128	-1
      0046F2 09                   23326 	.db	9
      0046F3 0C                   23327 	.db	12
      0046F4 08                   23328 	.uleb128	8
      0046F5 02                   23329 	.uleb128	2
      0046F6 89                   23330 	.db	137
      0046F7 01                   23331 	.uleb128	1
      0046F8                      23332 Ldebug_CIE41_end:
      0046F8 00 00 00 44          23333 	.dw	0,68
      0046FC 00 00 46 E6          23334 	.dw	0,(Ldebug_CIE41_start-4)
      004700 00 00 B3 03          23335 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1202)	;initial loc
      004704 00 00 00 36          23336 	.dw	0,Sstm8s_tim1$TIM1_OC2PreloadConfig$1221-Sstm8s_tim1$TIM1_OC2PreloadConfig$1202
      004708 01                   23337 	.db	1
      004709 00 00 B3 03          23338 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1202)
      00470D 0E                   23339 	.db	14
      00470E 02                   23340 	.uleb128	2
      00470F 01                   23341 	.db	1
      004710 00 00 B3 12          23342 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1204)
      004714 0E                   23343 	.db	14
      004715 02                   23344 	.uleb128	2
      004716 01                   23345 	.db	1
      004717 00 00 B3 14          23346 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1205)
      00471B 0E                   23347 	.db	14
      00471C 03                   23348 	.uleb128	3
      00471D 01                   23349 	.db	1
      00471E 00 00 B3 16          23350 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1206)
      004722 0E                   23351 	.db	14
      004723 04                   23352 	.uleb128	4
      004724 01                   23353 	.db	1
      004725 00 00 B3 18          23354 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1207)
      004729 0E                   23355 	.db	14
      00472A 06                   23356 	.uleb128	6
      00472B 01                   23357 	.db	1
      00472C 00 00 B3 1A          23358 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1208)
      004730 0E                   23359 	.db	14
      004731 07                   23360 	.uleb128	7
      004732 01                   23361 	.db	1
      004733 00 00 B3 1C          23362 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1209)
      004737 0E                   23363 	.db	14
      004738 08                   23364 	.uleb128	8
      004739 01                   23365 	.db	1
      00473A 00 00 B3 21          23366 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1210)
      00473E 0E                   23367 	.db	14
      00473F 02                   23368 	.uleb128	2
                                  23369 
                                  23370 	.area .debug_frame (NOLOAD)
      004740 00 00                23371 	.dw	0
      004742 00 0E                23372 	.dw	Ldebug_CIE42_end-Ldebug_CIE42_start
      004744                      23373 Ldebug_CIE42_start:
      004744 FF FF                23374 	.dw	0xffff
      004746 FF FF                23375 	.dw	0xffff
      004748 01                   23376 	.db	1
      004749 00                   23377 	.db	0
      00474A 01                   23378 	.uleb128	1
      00474B 7F                   23379 	.sleb128	-1
      00474C 09                   23380 	.db	9
      00474D 0C                   23381 	.db	12
      00474E 08                   23382 	.uleb128	8
      00474F 02                   23383 	.uleb128	2
      004750 89                   23384 	.db	137
      004751 01                   23385 	.uleb128	1
      004752                      23386 Ldebug_CIE42_end:
      004752 00 00 00 44          23387 	.dw	0,68
      004756 00 00 47 40          23388 	.dw	0,(Ldebug_CIE42_start-4)
      00475A 00 00 B2 CD          23389 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1181)	;initial loc
      00475E 00 00 00 36          23390 	.dw	0,Sstm8s_tim1$TIM1_OC1PreloadConfig$1200-Sstm8s_tim1$TIM1_OC1PreloadConfig$1181
      004762 01                   23391 	.db	1
      004763 00 00 B2 CD          23392 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1181)
      004767 0E                   23393 	.db	14
      004768 02                   23394 	.uleb128	2
      004769 01                   23395 	.db	1
      00476A 00 00 B2 DC          23396 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1183)
      00476E 0E                   23397 	.db	14
      00476F 02                   23398 	.uleb128	2
      004770 01                   23399 	.db	1
      004771 00 00 B2 DE          23400 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1184)
      004775 0E                   23401 	.db	14
      004776 03                   23402 	.uleb128	3
      004777 01                   23403 	.db	1
      004778 00 00 B2 E0          23404 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1185)
      00477C 0E                   23405 	.db	14
      00477D 04                   23406 	.uleb128	4
      00477E 01                   23407 	.db	1
      00477F 00 00 B2 E2          23408 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1186)
      004783 0E                   23409 	.db	14
      004784 06                   23410 	.uleb128	6
      004785 01                   23411 	.db	1
      004786 00 00 B2 E4          23412 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1187)
      00478A 0E                   23413 	.db	14
      00478B 07                   23414 	.uleb128	7
      00478C 01                   23415 	.db	1
      00478D 00 00 B2 E6          23416 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1188)
      004791 0E                   23417 	.db	14
      004792 08                   23418 	.uleb128	8
      004793 01                   23419 	.db	1
      004794 00 00 B2 EB          23420 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1189)
      004798 0E                   23421 	.db	14
      004799 02                   23422 	.uleb128	2
                                  23423 
                                  23424 	.area .debug_frame (NOLOAD)
      00479A 00 00                23425 	.dw	0
      00479C 00 0E                23426 	.dw	Ldebug_CIE43_end-Ldebug_CIE43_start
      00479E                      23427 Ldebug_CIE43_start:
      00479E FF FF                23428 	.dw	0xffff
      0047A0 FF FF                23429 	.dw	0xffff
      0047A2 01                   23430 	.db	1
      0047A3 00                   23431 	.db	0
      0047A4 01                   23432 	.uleb128	1
      0047A5 7F                   23433 	.sleb128	-1
      0047A6 09                   23434 	.db	9
      0047A7 0C                   23435 	.db	12
      0047A8 08                   23436 	.uleb128	8
      0047A9 02                   23437 	.uleb128	2
      0047AA 89                   23438 	.db	137
      0047AB 01                   23439 	.uleb128	1
      0047AC                      23440 Ldebug_CIE43_end:
      0047AC 00 00 00 44          23441 	.dw	0,68
      0047B0 00 00 47 9A          23442 	.dw	0,(Ldebug_CIE43_start-4)
      0047B4 00 00 B2 97          23443 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1160)	;initial loc
      0047B8 00 00 00 36          23444 	.dw	0,Sstm8s_tim1$TIM1_CCPreloadControl$1179-Sstm8s_tim1$TIM1_CCPreloadControl$1160
      0047BC 01                   23445 	.db	1
      0047BD 00 00 B2 97          23446 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1160)
      0047C1 0E                   23447 	.db	14
      0047C2 02                   23448 	.uleb128	2
      0047C3 01                   23449 	.db	1
      0047C4 00 00 B2 A6          23450 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1162)
      0047C8 0E                   23451 	.db	14
      0047C9 02                   23452 	.uleb128	2
      0047CA 01                   23453 	.db	1
      0047CB 00 00 B2 A8          23454 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1163)
      0047CF 0E                   23455 	.db	14
      0047D0 03                   23456 	.uleb128	3
      0047D1 01                   23457 	.db	1
      0047D2 00 00 B2 AA          23458 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1164)
      0047D6 0E                   23459 	.db	14
      0047D7 04                   23460 	.uleb128	4
      0047D8 01                   23461 	.db	1
      0047D9 00 00 B2 AC          23462 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1165)
      0047DD 0E                   23463 	.db	14
      0047DE 06                   23464 	.uleb128	6
      0047DF 01                   23465 	.db	1
      0047E0 00 00 B2 AE          23466 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1166)
      0047E4 0E                   23467 	.db	14
      0047E5 07                   23468 	.uleb128	7
      0047E6 01                   23469 	.db	1
      0047E7 00 00 B2 B0          23470 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1167)
      0047EB 0E                   23471 	.db	14
      0047EC 08                   23472 	.uleb128	8
      0047ED 01                   23473 	.db	1
      0047EE 00 00 B2 B5          23474 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1168)
      0047F2 0E                   23475 	.db	14
      0047F3 02                   23476 	.uleb128	2
                                  23477 
                                  23478 	.area .debug_frame (NOLOAD)
      0047F4 00 00                23479 	.dw	0
      0047F6 00 0E                23480 	.dw	Ldebug_CIE44_end-Ldebug_CIE44_start
      0047F8                      23481 Ldebug_CIE44_start:
      0047F8 FF FF                23482 	.dw	0xffff
      0047FA FF FF                23483 	.dw	0xffff
      0047FC 01                   23484 	.db	1
      0047FD 00                   23485 	.db	0
      0047FE 01                   23486 	.uleb128	1
      0047FF 7F                   23487 	.sleb128	-1
      004800 09                   23488 	.db	9
      004801 0C                   23489 	.db	12
      004802 08                   23490 	.uleb128	8
      004803 02                   23491 	.uleb128	2
      004804 89                   23492 	.db	137
      004805 01                   23493 	.uleb128	1
      004806                      23494 Ldebug_CIE44_end:
      004806 00 00 00 44          23495 	.dw	0,68
      00480A 00 00 47 F4          23496 	.dw	0,(Ldebug_CIE44_start-4)
      00480E 00 00 B2 61          23497 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1139)	;initial loc
      004812 00 00 00 36          23498 	.dw	0,Sstm8s_tim1$TIM1_SelectCOM$1158-Sstm8s_tim1$TIM1_SelectCOM$1139
      004816 01                   23499 	.db	1
      004817 00 00 B2 61          23500 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1139)
      00481B 0E                   23501 	.db	14
      00481C 02                   23502 	.uleb128	2
      00481D 01                   23503 	.db	1
      00481E 00 00 B2 70          23504 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1141)
      004822 0E                   23505 	.db	14
      004823 02                   23506 	.uleb128	2
      004824 01                   23507 	.db	1
      004825 00 00 B2 72          23508 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1142)
      004829 0E                   23509 	.db	14
      00482A 03                   23510 	.uleb128	3
      00482B 01                   23511 	.db	1
      00482C 00 00 B2 74          23512 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1143)
      004830 0E                   23513 	.db	14
      004831 04                   23514 	.uleb128	4
      004832 01                   23515 	.db	1
      004833 00 00 B2 76          23516 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1144)
      004837 0E                   23517 	.db	14
      004838 06                   23518 	.uleb128	6
      004839 01                   23519 	.db	1
      00483A 00 00 B2 78          23520 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1145)
      00483E 0E                   23521 	.db	14
      00483F 07                   23522 	.uleb128	7
      004840 01                   23523 	.db	1
      004841 00 00 B2 7A          23524 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1146)
      004845 0E                   23525 	.db	14
      004846 08                   23526 	.uleb128	8
      004847 01                   23527 	.db	1
      004848 00 00 B2 7F          23528 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1147)
      00484C 0E                   23529 	.db	14
      00484D 02                   23530 	.uleb128	2
                                  23531 
                                  23532 	.area .debug_frame (NOLOAD)
      00484E 00 00                23533 	.dw	0
      004850 00 0E                23534 	.dw	Ldebug_CIE45_end-Ldebug_CIE45_start
      004852                      23535 Ldebug_CIE45_start:
      004852 FF FF                23536 	.dw	0xffff
      004854 FF FF                23537 	.dw	0xffff
      004856 01                   23538 	.db	1
      004857 00                   23539 	.db	0
      004858 01                   23540 	.uleb128	1
      004859 7F                   23541 	.sleb128	-1
      00485A 09                   23542 	.db	9
      00485B 0C                   23543 	.db	12
      00485C 08                   23544 	.uleb128	8
      00485D 02                   23545 	.uleb128	2
      00485E 89                   23546 	.db	137
      00485F 01                   23547 	.uleb128	1
      004860                      23548 Ldebug_CIE45_end:
      004860 00 00 00 44          23549 	.dw	0,68
      004864 00 00 48 4E          23550 	.dw	0,(Ldebug_CIE45_start-4)
      004868 00 00 B2 2B          23551 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1118)	;initial loc
      00486C 00 00 00 36          23552 	.dw	0,Sstm8s_tim1$TIM1_ARRPreloadConfig$1137-Sstm8s_tim1$TIM1_ARRPreloadConfig$1118
      004870 01                   23553 	.db	1
      004871 00 00 B2 2B          23554 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1118)
      004875 0E                   23555 	.db	14
      004876 02                   23556 	.uleb128	2
      004877 01                   23557 	.db	1
      004878 00 00 B2 3A          23558 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1120)
      00487C 0E                   23559 	.db	14
      00487D 02                   23560 	.uleb128	2
      00487E 01                   23561 	.db	1
      00487F 00 00 B2 3C          23562 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1121)
      004883 0E                   23563 	.db	14
      004884 03                   23564 	.uleb128	3
      004885 01                   23565 	.db	1
      004886 00 00 B2 3E          23566 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1122)
      00488A 0E                   23567 	.db	14
      00488B 04                   23568 	.uleb128	4
      00488C 01                   23569 	.db	1
      00488D 00 00 B2 40          23570 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1123)
      004891 0E                   23571 	.db	14
      004892 06                   23572 	.uleb128	6
      004893 01                   23573 	.db	1
      004894 00 00 B2 42          23574 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1124)
      004898 0E                   23575 	.db	14
      004899 07                   23576 	.uleb128	7
      00489A 01                   23577 	.db	1
      00489B 00 00 B2 44          23578 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1125)
      00489F 0E                   23579 	.db	14
      0048A0 08                   23580 	.uleb128	8
      0048A1 01                   23581 	.db	1
      0048A2 00 00 B2 49          23582 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1126)
      0048A6 0E                   23583 	.db	14
      0048A7 02                   23584 	.uleb128	2
                                  23585 
                                  23586 	.area .debug_frame (NOLOAD)
      0048A8 00 00                23587 	.dw	0
      0048AA 00 0E                23588 	.dw	Ldebug_CIE46_end-Ldebug_CIE46_start
      0048AC                      23589 Ldebug_CIE46_start:
      0048AC FF FF                23590 	.dw	0xffff
      0048AE FF FF                23591 	.dw	0xffff
      0048B0 01                   23592 	.db	1
      0048B1 00                   23593 	.db	0
      0048B2 01                   23594 	.uleb128	1
      0048B3 7F                   23595 	.sleb128	-1
      0048B4 09                   23596 	.db	9
      0048B5 0C                   23597 	.db	12
      0048B6 08                   23598 	.uleb128	8
      0048B7 02                   23599 	.uleb128	2
      0048B8 89                   23600 	.db	137
      0048B9 01                   23601 	.uleb128	1
      0048BA                      23602 Ldebug_CIE46_end:
      0048BA 00 00 00 4B          23603 	.dw	0,75
      0048BE 00 00 48 A8          23604 	.dw	0,(Ldebug_CIE46_start-4)
      0048C2 00 00 B1 FF          23605 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1102)	;initial loc
      0048C6 00 00 00 2C          23606 	.dw	0,Sstm8s_tim1$TIM1_ForcedOC4Config$1116-Sstm8s_tim1$TIM1_ForcedOC4Config$1102
      0048CA 01                   23607 	.db	1
      0048CB 00 00 B1 FF          23608 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1102)
      0048CF 0E                   23609 	.db	14
      0048D0 02                   23610 	.uleb128	2
      0048D1 01                   23611 	.db	1
      0048D2 00 00 B2 08          23612 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1104)
      0048D6 0E                   23613 	.db	14
      0048D7 02                   23614 	.uleb128	2
      0048D8 01                   23615 	.db	1
      0048D9 00 00 B2 11          23616 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1105)
      0048DD 0E                   23617 	.db	14
      0048DE 02                   23618 	.uleb128	2
      0048DF 01                   23619 	.db	1
      0048E0 00 00 B2 13          23620 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1106)
      0048E4 0E                   23621 	.db	14
      0048E5 03                   23622 	.uleb128	3
      0048E6 01                   23623 	.db	1
      0048E7 00 00 B2 15          23624 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1107)
      0048EB 0E                   23625 	.db	14
      0048EC 04                   23626 	.uleb128	4
      0048ED 01                   23627 	.db	1
      0048EE 00 00 B2 17          23628 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1108)
      0048F2 0E                   23629 	.db	14
      0048F3 06                   23630 	.uleb128	6
      0048F4 01                   23631 	.db	1
      0048F5 00 00 B2 19          23632 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1109)
      0048F9 0E                   23633 	.db	14
      0048FA 07                   23634 	.uleb128	7
      0048FB 01                   23635 	.db	1
      0048FC 00 00 B2 1B          23636 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1110)
      004900 0E                   23637 	.db	14
      004901 08                   23638 	.uleb128	8
      004902 01                   23639 	.db	1
      004903 00 00 B2 20          23640 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1111)
      004907 0E                   23641 	.db	14
      004908 02                   23642 	.uleb128	2
                                  23643 
                                  23644 	.area .debug_frame (NOLOAD)
      004909 00 00                23645 	.dw	0
      00490B 00 0E                23646 	.dw	Ldebug_CIE47_end-Ldebug_CIE47_start
      00490D                      23647 Ldebug_CIE47_start:
      00490D FF FF                23648 	.dw	0xffff
      00490F FF FF                23649 	.dw	0xffff
      004911 01                   23650 	.db	1
      004912 00                   23651 	.db	0
      004913 01                   23652 	.uleb128	1
      004914 7F                   23653 	.sleb128	-1
      004915 09                   23654 	.db	9
      004916 0C                   23655 	.db	12
      004917 08                   23656 	.uleb128	8
      004918 02                   23657 	.uleb128	2
      004919 89                   23658 	.db	137
      00491A 01                   23659 	.uleb128	1
      00491B                      23660 Ldebug_CIE47_end:
      00491B 00 00 00 4B          23661 	.dw	0,75
      00491F 00 00 49 09          23662 	.dw	0,(Ldebug_CIE47_start-4)
      004923 00 00 B1 D3          23663 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1086)	;initial loc
      004927 00 00 00 2C          23664 	.dw	0,Sstm8s_tim1$TIM1_ForcedOC3Config$1100-Sstm8s_tim1$TIM1_ForcedOC3Config$1086
      00492B 01                   23665 	.db	1
      00492C 00 00 B1 D3          23666 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1086)
      004930 0E                   23667 	.db	14
      004931 02                   23668 	.uleb128	2
      004932 01                   23669 	.db	1
      004933 00 00 B1 DC          23670 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1088)
      004937 0E                   23671 	.db	14
      004938 02                   23672 	.uleb128	2
      004939 01                   23673 	.db	1
      00493A 00 00 B1 E5          23674 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1089)
      00493E 0E                   23675 	.db	14
      00493F 02                   23676 	.uleb128	2
      004940 01                   23677 	.db	1
      004941 00 00 B1 E7          23678 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1090)
      004945 0E                   23679 	.db	14
      004946 03                   23680 	.uleb128	3
      004947 01                   23681 	.db	1
      004948 00 00 B1 E9          23682 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1091)
      00494C 0E                   23683 	.db	14
      00494D 04                   23684 	.uleb128	4
      00494E 01                   23685 	.db	1
      00494F 00 00 B1 EB          23686 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1092)
      004953 0E                   23687 	.db	14
      004954 06                   23688 	.uleb128	6
      004955 01                   23689 	.db	1
      004956 00 00 B1 ED          23690 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1093)
      00495A 0E                   23691 	.db	14
      00495B 07                   23692 	.uleb128	7
      00495C 01                   23693 	.db	1
      00495D 00 00 B1 EF          23694 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1094)
      004961 0E                   23695 	.db	14
      004962 08                   23696 	.uleb128	8
      004963 01                   23697 	.db	1
      004964 00 00 B1 F4          23698 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1095)
      004968 0E                   23699 	.db	14
      004969 02                   23700 	.uleb128	2
                                  23701 
                                  23702 	.area .debug_frame (NOLOAD)
      00496A 00 00                23703 	.dw	0
      00496C 00 0E                23704 	.dw	Ldebug_CIE48_end-Ldebug_CIE48_start
      00496E                      23705 Ldebug_CIE48_start:
      00496E FF FF                23706 	.dw	0xffff
      004970 FF FF                23707 	.dw	0xffff
      004972 01                   23708 	.db	1
      004973 00                   23709 	.db	0
      004974 01                   23710 	.uleb128	1
      004975 7F                   23711 	.sleb128	-1
      004976 09                   23712 	.db	9
      004977 0C                   23713 	.db	12
      004978 08                   23714 	.uleb128	8
      004979 02                   23715 	.uleb128	2
      00497A 89                   23716 	.db	137
      00497B 01                   23717 	.uleb128	1
      00497C                      23718 Ldebug_CIE48_end:
      00497C 00 00 00 4B          23719 	.dw	0,75
      004980 00 00 49 6A          23720 	.dw	0,(Ldebug_CIE48_start-4)
      004984 00 00 B1 A7          23721 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1070)	;initial loc
      004988 00 00 00 2C          23722 	.dw	0,Sstm8s_tim1$TIM1_ForcedOC2Config$1084-Sstm8s_tim1$TIM1_ForcedOC2Config$1070
      00498C 01                   23723 	.db	1
      00498D 00 00 B1 A7          23724 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1070)
      004991 0E                   23725 	.db	14
      004992 02                   23726 	.uleb128	2
      004993 01                   23727 	.db	1
      004994 00 00 B1 B0          23728 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1072)
      004998 0E                   23729 	.db	14
      004999 02                   23730 	.uleb128	2
      00499A 01                   23731 	.db	1
      00499B 00 00 B1 B9          23732 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1073)
      00499F 0E                   23733 	.db	14
      0049A0 02                   23734 	.uleb128	2
      0049A1 01                   23735 	.db	1
      0049A2 00 00 B1 BB          23736 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1074)
      0049A6 0E                   23737 	.db	14
      0049A7 03                   23738 	.uleb128	3
      0049A8 01                   23739 	.db	1
      0049A9 00 00 B1 BD          23740 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1075)
      0049AD 0E                   23741 	.db	14
      0049AE 04                   23742 	.uleb128	4
      0049AF 01                   23743 	.db	1
      0049B0 00 00 B1 BF          23744 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1076)
      0049B4 0E                   23745 	.db	14
      0049B5 06                   23746 	.uleb128	6
      0049B6 01                   23747 	.db	1
      0049B7 00 00 B1 C1          23748 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1077)
      0049BB 0E                   23749 	.db	14
      0049BC 07                   23750 	.uleb128	7
      0049BD 01                   23751 	.db	1
      0049BE 00 00 B1 C3          23752 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1078)
      0049C2 0E                   23753 	.db	14
      0049C3 08                   23754 	.uleb128	8
      0049C4 01                   23755 	.db	1
      0049C5 00 00 B1 C8          23756 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1079)
      0049C9 0E                   23757 	.db	14
      0049CA 02                   23758 	.uleb128	2
                                  23759 
                                  23760 	.area .debug_frame (NOLOAD)
      0049CB 00 00                23761 	.dw	0
      0049CD 00 0E                23762 	.dw	Ldebug_CIE49_end-Ldebug_CIE49_start
      0049CF                      23763 Ldebug_CIE49_start:
      0049CF FF FF                23764 	.dw	0xffff
      0049D1 FF FF                23765 	.dw	0xffff
      0049D3 01                   23766 	.db	1
      0049D4 00                   23767 	.db	0
      0049D5 01                   23768 	.uleb128	1
      0049D6 7F                   23769 	.sleb128	-1
      0049D7 09                   23770 	.db	9
      0049D8 0C                   23771 	.db	12
      0049D9 08                   23772 	.uleb128	8
      0049DA 02                   23773 	.uleb128	2
      0049DB 89                   23774 	.db	137
      0049DC 01                   23775 	.uleb128	1
      0049DD                      23776 Ldebug_CIE49_end:
      0049DD 00 00 00 4B          23777 	.dw	0,75
      0049E1 00 00 49 CB          23778 	.dw	0,(Ldebug_CIE49_start-4)
      0049E5 00 00 B1 7B          23779 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1054)	;initial loc
      0049E9 00 00 00 2C          23780 	.dw	0,Sstm8s_tim1$TIM1_ForcedOC1Config$1068-Sstm8s_tim1$TIM1_ForcedOC1Config$1054
      0049ED 01                   23781 	.db	1
      0049EE 00 00 B1 7B          23782 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1054)
      0049F2 0E                   23783 	.db	14
      0049F3 02                   23784 	.uleb128	2
      0049F4 01                   23785 	.db	1
      0049F5 00 00 B1 84          23786 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1056)
      0049F9 0E                   23787 	.db	14
      0049FA 02                   23788 	.uleb128	2
      0049FB 01                   23789 	.db	1
      0049FC 00 00 B1 8D          23790 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1057)
      004A00 0E                   23791 	.db	14
      004A01 02                   23792 	.uleb128	2
      004A02 01                   23793 	.db	1
      004A03 00 00 B1 8F          23794 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1058)
      004A07 0E                   23795 	.db	14
      004A08 03                   23796 	.uleb128	3
      004A09 01                   23797 	.db	1
      004A0A 00 00 B1 91          23798 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1059)
      004A0E 0E                   23799 	.db	14
      004A0F 04                   23800 	.uleb128	4
      004A10 01                   23801 	.db	1
      004A11 00 00 B1 93          23802 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1060)
      004A15 0E                   23803 	.db	14
      004A16 06                   23804 	.uleb128	6
      004A17 01                   23805 	.db	1
      004A18 00 00 B1 95          23806 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1061)
      004A1C 0E                   23807 	.db	14
      004A1D 07                   23808 	.uleb128	7
      004A1E 01                   23809 	.db	1
      004A1F 00 00 B1 97          23810 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1062)
      004A23 0E                   23811 	.db	14
      004A24 08                   23812 	.uleb128	8
      004A25 01                   23813 	.db	1
      004A26 00 00 B1 9C          23814 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1063)
      004A2A 0E                   23815 	.db	14
      004A2B 02                   23816 	.uleb128	2
                                  23817 
                                  23818 	.area .debug_frame (NOLOAD)
      004A2C 00 00                23819 	.dw	0
      004A2E 00 0E                23820 	.dw	Ldebug_CIE50_end-Ldebug_CIE50_start
      004A30                      23821 Ldebug_CIE50_start:
      004A30 FF FF                23822 	.dw	0xffff
      004A32 FF FF                23823 	.dw	0xffff
      004A34 01                   23824 	.db	1
      004A35 00                   23825 	.db	0
      004A36 01                   23826 	.uleb128	1
      004A37 7F                   23827 	.sleb128	-1
      004A38 09                   23828 	.db	9
      004A39 0C                   23829 	.db	12
      004A3A 08                   23830 	.uleb128	8
      004A3B 02                   23831 	.uleb128	2
      004A3C 89                   23832 	.db	137
      004A3D 01                   23833 	.uleb128	1
      004A3E                      23834 Ldebug_CIE50_end:
      004A3E 00 00 00 59          23835 	.dw	0,89
      004A42 00 00 4A 2C          23836 	.dw	0,(Ldebug_CIE50_start-4)
      004A46 00 00 B1 36          23837 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1036)	;initial loc
      004A4A 00 00 00 45          23838 	.dw	0,Sstm8s_tim1$TIM1_CounterModeConfig$1052-Sstm8s_tim1$TIM1_CounterModeConfig$1036
      004A4E 01                   23839 	.db	1
      004A4F 00 00 B1 36          23840 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1036)
      004A53 0E                   23841 	.db	14
      004A54 02                   23842 	.uleb128	2
      004A55 01                   23843 	.db	1
      004A56 00 00 B1 46          23844 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1038)
      004A5A 0E                   23845 	.db	14
      004A5B 02                   23846 	.uleb128	2
      004A5C 01                   23847 	.db	1
      004A5D 00 00 B1 4F          23848 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1039)
      004A61 0E                   23849 	.db	14
      004A62 02                   23850 	.uleb128	2
      004A63 01                   23851 	.db	1
      004A64 00 00 B1 58          23852 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1040)
      004A68 0E                   23853 	.db	14
      004A69 02                   23854 	.uleb128	2
      004A6A 01                   23855 	.db	1
      004A6B 00 00 B1 61          23856 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1041)
      004A6F 0E                   23857 	.db	14
      004A70 02                   23858 	.uleb128	2
      004A71 01                   23859 	.db	1
      004A72 00 00 B1 63          23860 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1042)
      004A76 0E                   23861 	.db	14
      004A77 03                   23862 	.uleb128	3
      004A78 01                   23863 	.db	1
      004A79 00 00 B1 65          23864 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1043)
      004A7D 0E                   23865 	.db	14
      004A7E 04                   23866 	.uleb128	4
      004A7F 01                   23867 	.db	1
      004A80 00 00 B1 67          23868 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1044)
      004A84 0E                   23869 	.db	14
      004A85 06                   23870 	.uleb128	6
      004A86 01                   23871 	.db	1
      004A87 00 00 B1 69          23872 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1045)
      004A8B 0E                   23873 	.db	14
      004A8C 07                   23874 	.uleb128	7
      004A8D 01                   23875 	.db	1
      004A8E 00 00 B1 6B          23876 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1046)
      004A92 0E                   23877 	.db	14
      004A93 08                   23878 	.uleb128	8
      004A94 01                   23879 	.db	1
      004A95 00 00 B1 70          23880 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1047)
      004A99 0E                   23881 	.db	14
      004A9A 02                   23882 	.uleb128	2
                                  23883 
                                  23884 	.area .debug_frame (NOLOAD)
      004A9B 00 00                23885 	.dw	0
      004A9D 00 0E                23886 	.dw	Ldebug_CIE51_end-Ldebug_CIE51_start
      004A9F                      23887 Ldebug_CIE51_start:
      004A9F FF FF                23888 	.dw	0xffff
      004AA1 FF FF                23889 	.dw	0xffff
      004AA3 01                   23890 	.db	1
      004AA4 00                   23891 	.db	0
      004AA5 01                   23892 	.uleb128	1
      004AA6 7F                   23893 	.sleb128	-1
      004AA7 09                   23894 	.db	9
      004AA8 0C                   23895 	.db	12
      004AA9 08                   23896 	.uleb128	8
      004AAA 02                   23897 	.uleb128	2
      004AAB 89                   23898 	.db	137
      004AAC 01                   23899 	.uleb128	1
      004AAD                      23900 Ldebug_CIE51_end:
      004AAD 00 00 00 44          23901 	.dw	0,68
      004AB1 00 00 4A 9B          23902 	.dw	0,(Ldebug_CIE51_start-4)
      004AB5 00 00 B1 06          23903 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1020)	;initial loc
      004AB9 00 00 00 30          23904 	.dw	0,Sstm8s_tim1$TIM1_PrescalerConfig$1034-Sstm8s_tim1$TIM1_PrescalerConfig$1020
      004ABD 01                   23905 	.db	1
      004ABE 00 00 B1 06          23906 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1020)
      004AC2 0E                   23907 	.db	14
      004AC3 02                   23908 	.uleb128	2
      004AC4 01                   23909 	.db	1
      004AC5 00 00 B1 15          23910 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1022)
      004AC9 0E                   23911 	.db	14
      004ACA 02                   23912 	.uleb128	2
      004ACB 01                   23913 	.db	1
      004ACC 00 00 B1 17          23914 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1023)
      004AD0 0E                   23915 	.db	14
      004AD1 03                   23916 	.uleb128	3
      004AD2 01                   23917 	.db	1
      004AD3 00 00 B1 19          23918 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1024)
      004AD7 0E                   23919 	.db	14
      004AD8 04                   23920 	.uleb128	4
      004AD9 01                   23921 	.db	1
      004ADA 00 00 B1 1B          23922 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1025)
      004ADE 0E                   23923 	.db	14
      004ADF 06                   23924 	.uleb128	6
      004AE0 01                   23925 	.db	1
      004AE1 00 00 B1 1D          23926 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1026)
      004AE5 0E                   23927 	.db	14
      004AE6 07                   23928 	.uleb128	7
      004AE7 01                   23929 	.db	1
      004AE8 00 00 B1 1F          23930 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1027)
      004AEC 0E                   23931 	.db	14
      004AED 08                   23932 	.uleb128	8
      004AEE 01                   23933 	.db	1
      004AEF 00 00 B1 24          23934 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1028)
      004AF3 0E                   23935 	.db	14
      004AF4 02                   23936 	.uleb128	2
                                  23937 
                                  23938 	.area .debug_frame (NOLOAD)
      004AF5 00 00                23939 	.dw	0
      004AF7 00 0E                23940 	.dw	Ldebug_CIE52_end-Ldebug_CIE52_start
      004AF9                      23941 Ldebug_CIE52_start:
      004AF9 FF FF                23942 	.dw	0xffff
      004AFB FF FF                23943 	.dw	0xffff
      004AFD 01                   23944 	.db	1
      004AFE 00                   23945 	.db	0
      004AFF 01                   23946 	.uleb128	1
      004B00 7F                   23947 	.sleb128	-1
      004B01 09                   23948 	.db	9
      004B02 0C                   23949 	.db	12
      004B03 08                   23950 	.uleb128	8
      004B04 02                   23951 	.uleb128	2
      004B05 89                   23952 	.db	137
      004B06 01                   23953 	.uleb128	1
      004B07                      23954 Ldebug_CIE52_end:
      004B07 00 00 00 B4          23955 	.dw	0,180
      004B0B 00 00 4A F5          23956 	.dw	0,(Ldebug_CIE52_start-4)
      004B0F 00 00 B0 54          23957 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$969)	;initial loc
      004B13 00 00 00 B2          23958 	.dw	0,Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1018-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$969
      004B17 01                   23959 	.db	1
      004B18 00 00 B0 54          23960 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$969)
      004B1C 0E                   23961 	.db	14
      004B1D 02                   23962 	.uleb128	2
      004B1E 01                   23963 	.db	1
      004B1F 00 00 B0 5C          23964 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$971)
      004B23 0E                   23965 	.db	14
      004B24 02                   23966 	.uleb128	2
      004B25 01                   23967 	.db	1
      004B26 00 00 B0 65          23968 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$972)
      004B2A 0E                   23969 	.db	14
      004B2B 02                   23970 	.uleb128	2
      004B2C 01                   23971 	.db	1
      004B2D 00 00 B0 6E          23972 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$973)
      004B31 0E                   23973 	.db	14
      004B32 02                   23974 	.uleb128	2
      004B33 01                   23975 	.db	1
      004B34 00 00 B0 70          23976 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$974)
      004B38 0E                   23977 	.db	14
      004B39 03                   23978 	.uleb128	3
      004B3A 01                   23979 	.db	1
      004B3B 00 00 B0 72          23980 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$975)
      004B3F 0E                   23981 	.db	14
      004B40 04                   23982 	.uleb128	4
      004B41 01                   23983 	.db	1
      004B42 00 00 B0 74          23984 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$976)
      004B46 0E                   23985 	.db	14
      004B47 06                   23986 	.uleb128	6
      004B48 01                   23987 	.db	1
      004B49 00 00 B0 76          23988 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$977)
      004B4D 0E                   23989 	.db	14
      004B4E 07                   23990 	.uleb128	7
      004B4F 01                   23991 	.db	1
      004B50 00 00 B0 78          23992 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$978)
      004B54 0E                   23993 	.db	14
      004B55 08                   23994 	.uleb128	8
      004B56 01                   23995 	.db	1
      004B57 00 00 B0 7D          23996 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$979)
      004B5B 0E                   23997 	.db	14
      004B5C 02                   23998 	.uleb128	2
      004B5D 01                   23999 	.db	1
      004B5E 00 00 B0 8C          24000 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$981)
      004B62 0E                   24001 	.db	14
      004B63 02                   24002 	.uleb128	2
      004B64 01                   24003 	.db	1
      004B65 00 00 B0 8E          24004 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$982)
      004B69 0E                   24005 	.db	14
      004B6A 03                   24006 	.uleb128	3
      004B6B 01                   24007 	.db	1
      004B6C 00 00 B0 90          24008 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$983)
      004B70 0E                   24009 	.db	14
      004B71 04                   24010 	.uleb128	4
      004B72 01                   24011 	.db	1
      004B73 00 00 B0 92          24012 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$984)
      004B77 0E                   24013 	.db	14
      004B78 06                   24014 	.uleb128	6
      004B79 01                   24015 	.db	1
      004B7A 00 00 B0 94          24016 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$985)
      004B7E 0E                   24017 	.db	14
      004B7F 07                   24018 	.uleb128	7
      004B80 01                   24019 	.db	1
      004B81 00 00 B0 96          24020 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$986)
      004B85 0E                   24021 	.db	14
      004B86 08                   24022 	.uleb128	8
      004B87 01                   24023 	.db	1
      004B88 00 00 B0 9B          24024 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$987)
      004B8C 0E                   24025 	.db	14
      004B8D 02                   24026 	.uleb128	2
      004B8E 01                   24027 	.db	1
      004B8F 00 00 B0 AA          24028 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$989)
      004B93 0E                   24029 	.db	14
      004B94 02                   24030 	.uleb128	2
      004B95 01                   24031 	.db	1
      004B96 00 00 B0 AC          24032 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$990)
      004B9A 0E                   24033 	.db	14
      004B9B 03                   24034 	.uleb128	3
      004B9C 01                   24035 	.db	1
      004B9D 00 00 B0 AE          24036 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$991)
      004BA1 0E                   24037 	.db	14
      004BA2 04                   24038 	.uleb128	4
      004BA3 01                   24039 	.db	1
      004BA4 00 00 B0 B0          24040 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$992)
      004BA8 0E                   24041 	.db	14
      004BA9 06                   24042 	.uleb128	6
      004BAA 01                   24043 	.db	1
      004BAB 00 00 B0 B2          24044 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$993)
      004BAF 0E                   24045 	.db	14
      004BB0 07                   24046 	.uleb128	7
      004BB1 01                   24047 	.db	1
      004BB2 00 00 B0 B4          24048 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$994)
      004BB6 0E                   24049 	.db	14
      004BB7 08                   24050 	.uleb128	8
      004BB8 01                   24051 	.db	1
      004BB9 00 00 B0 B9          24052 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$995)
      004BBD 0E                   24053 	.db	14
      004BBE 02                   24054 	.uleb128	2
                                  24055 
                                  24056 	.area .debug_frame (NOLOAD)
      004BBF 00 00                24057 	.dw	0
      004BC1 00 0E                24058 	.dw	Ldebug_CIE53_end-Ldebug_CIE53_start
      004BC3                      24059 Ldebug_CIE53_start:
      004BC3 FF FF                24060 	.dw	0xffff
      004BC5 FF FF                24061 	.dw	0xffff
      004BC7 01                   24062 	.db	1
      004BC8 00                   24063 	.db	0
      004BC9 01                   24064 	.uleb128	1
      004BCA 7F                   24065 	.sleb128	-1
      004BCB 09                   24066 	.db	9
      004BCC 0C                   24067 	.db	12
      004BCD 08                   24068 	.uleb128	8
      004BCE 02                   24069 	.uleb128	2
      004BCF 89                   24070 	.db	137
      004BD0 01                   24071 	.uleb128	1
      004BD1                      24072 Ldebug_CIE53_end:
      004BD1 00 00 00 44          24073 	.dw	0,68
      004BD5 00 00 4B BF          24074 	.dw	0,(Ldebug_CIE53_start-4)
      004BD9 00 00 B0 1E          24075 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$948)	;initial loc
      004BDD 00 00 00 36          24076 	.dw	0,Sstm8s_tim1$TIM1_SelectMasterSlaveMode$967-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$948
      004BE1 01                   24077 	.db	1
      004BE2 00 00 B0 1E          24078 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$948)
      004BE6 0E                   24079 	.db	14
      004BE7 02                   24080 	.uleb128	2
      004BE8 01                   24081 	.db	1
      004BE9 00 00 B0 2D          24082 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$950)
      004BED 0E                   24083 	.db	14
      004BEE 02                   24084 	.uleb128	2
      004BEF 01                   24085 	.db	1
      004BF0 00 00 B0 2F          24086 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$951)
      004BF4 0E                   24087 	.db	14
      004BF5 03                   24088 	.uleb128	3
      004BF6 01                   24089 	.db	1
      004BF7 00 00 B0 31          24090 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$952)
      004BFB 0E                   24091 	.db	14
      004BFC 04                   24092 	.uleb128	4
      004BFD 01                   24093 	.db	1
      004BFE 00 00 B0 33          24094 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$953)
      004C02 0E                   24095 	.db	14
      004C03 06                   24096 	.uleb128	6
      004C04 01                   24097 	.db	1
      004C05 00 00 B0 35          24098 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$954)
      004C09 0E                   24099 	.db	14
      004C0A 07                   24100 	.uleb128	7
      004C0B 01                   24101 	.db	1
      004C0C 00 00 B0 37          24102 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$955)
      004C10 0E                   24103 	.db	14
      004C11 08                   24104 	.uleb128	8
      004C12 01                   24105 	.db	1
      004C13 00 00 B0 3C          24106 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$956)
      004C17 0E                   24107 	.db	14
      004C18 02                   24108 	.uleb128	2
                                  24109 
                                  24110 	.area .debug_frame (NOLOAD)
      004C19 00 00                24111 	.dw	0
      004C1B 00 0E                24112 	.dw	Ldebug_CIE54_end-Ldebug_CIE54_start
      004C1D                      24113 Ldebug_CIE54_start:
      004C1D FF FF                24114 	.dw	0xffff
      004C1F FF FF                24115 	.dw	0xffff
      004C21 01                   24116 	.db	1
      004C22 00                   24117 	.db	0
      004C23 01                   24118 	.uleb128	1
      004C24 7F                   24119 	.sleb128	-1
      004C25 09                   24120 	.db	9
      004C26 0C                   24121 	.db	12
      004C27 08                   24122 	.uleb128	8
      004C28 02                   24123 	.uleb128	2
      004C29 89                   24124 	.db	137
      004C2A 01                   24125 	.uleb128	1
      004C2B                      24126 Ldebug_CIE54_end:
      004C2B 00 00 00 59          24127 	.dw	0,89
      004C2F 00 00 4C 19          24128 	.dw	0,(Ldebug_CIE54_start-4)
      004C33 00 00 AF E0          24129 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$930)	;initial loc
      004C37 00 00 00 3E          24130 	.dw	0,Sstm8s_tim1$TIM1_SelectSlaveMode$946-Sstm8s_tim1$TIM1_SelectSlaveMode$930
      004C3B 01                   24131 	.db	1
      004C3C 00 00 AF E0          24132 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$930)
      004C40 0E                   24133 	.db	14
      004C41 02                   24134 	.uleb128	2
      004C42 01                   24135 	.db	1
      004C43 00 00 AF E9          24136 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$932)
      004C47 0E                   24137 	.db	14
      004C48 02                   24138 	.uleb128	2
      004C49 01                   24139 	.db	1
      004C4A 00 00 AF F2          24140 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$933)
      004C4E 0E                   24141 	.db	14
      004C4F 02                   24142 	.uleb128	2
      004C50 01                   24143 	.db	1
      004C51 00 00 AF FB          24144 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$934)
      004C55 0E                   24145 	.db	14
      004C56 02                   24146 	.uleb128	2
      004C57 01                   24147 	.db	1
      004C58 00 00 B0 04          24148 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$935)
      004C5C 0E                   24149 	.db	14
      004C5D 02                   24150 	.uleb128	2
      004C5E 01                   24151 	.db	1
      004C5F 00 00 B0 06          24152 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$936)
      004C63 0E                   24153 	.db	14
      004C64 03                   24154 	.uleb128	3
      004C65 01                   24155 	.db	1
      004C66 00 00 B0 08          24156 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$937)
      004C6A 0E                   24157 	.db	14
      004C6B 04                   24158 	.uleb128	4
      004C6C 01                   24159 	.db	1
      004C6D 00 00 B0 0A          24160 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$938)
      004C71 0E                   24161 	.db	14
      004C72 06                   24162 	.uleb128	6
      004C73 01                   24163 	.db	1
      004C74 00 00 B0 0C          24164 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$939)
      004C78 0E                   24165 	.db	14
      004C79 07                   24166 	.uleb128	7
      004C7A 01                   24167 	.db	1
      004C7B 00 00 B0 0E          24168 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$940)
      004C7F 0E                   24169 	.db	14
      004C80 08                   24170 	.uleb128	8
      004C81 01                   24171 	.db	1
      004C82 00 00 B0 13          24172 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$941)
      004C86 0E                   24173 	.db	14
      004C87 02                   24174 	.uleb128	2
                                  24175 
                                  24176 	.area .debug_frame (NOLOAD)
      004C88 00 00                24177 	.dw	0
      004C8A 00 0E                24178 	.dw	Ldebug_CIE55_end-Ldebug_CIE55_start
      004C8C                      24179 Ldebug_CIE55_start:
      004C8C FF FF                24180 	.dw	0xffff
      004C8E FF FF                24181 	.dw	0xffff
      004C90 01                   24182 	.db	1
      004C91 00                   24183 	.db	0
      004C92 01                   24184 	.uleb128	1
      004C93 7F                   24185 	.sleb128	-1
      004C94 09                   24186 	.db	9
      004C95 0C                   24187 	.db	12
      004C96 08                   24188 	.uleb128	8
      004C97 02                   24189 	.uleb128	2
      004C98 89                   24190 	.db	137
      004C99 01                   24191 	.uleb128	1
      004C9A                      24192 Ldebug_CIE55_end:
      004C9A 00 00 00 67          24193 	.dw	0,103
      004C9E 00 00 4C 88          24194 	.dw	0,(Ldebug_CIE55_start-4)
      004CA2 00 00 AF 89          24195 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$910)	;initial loc
      004CA6 00 00 00 57          24196 	.dw	0,Sstm8s_tim1$TIM1_SelectOutputTrigger$928-Sstm8s_tim1$TIM1_SelectOutputTrigger$910
      004CAA 01                   24197 	.db	1
      004CAB 00 00 AF 89          24198 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$910)
      004CAF 0E                   24199 	.db	14
      004CB0 02                   24200 	.uleb128	2
      004CB1 01                   24201 	.db	1
      004CB2 00 00 AF 99          24202 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$912)
      004CB6 0E                   24203 	.db	14
      004CB7 02                   24204 	.uleb128	2
      004CB8 01                   24205 	.db	1
      004CB9 00 00 AF A2          24206 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$913)
      004CBD 0E                   24207 	.db	14
      004CBE 02                   24208 	.uleb128	2
      004CBF 01                   24209 	.db	1
      004CC0 00 00 AF AB          24210 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$914)
      004CC4 0E                   24211 	.db	14
      004CC5 02                   24212 	.uleb128	2
      004CC6 01                   24213 	.db	1
      004CC7 00 00 AF B4          24214 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$915)
      004CCB 0E                   24215 	.db	14
      004CCC 02                   24216 	.uleb128	2
      004CCD 01                   24217 	.db	1
      004CCE 00 00 AF BD          24218 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$916)
      004CD2 0E                   24219 	.db	14
      004CD3 02                   24220 	.uleb128	2
      004CD4 01                   24221 	.db	1
      004CD5 00 00 AF C6          24222 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$917)
      004CD9 0E                   24223 	.db	14
      004CDA 02                   24224 	.uleb128	2
      004CDB 01                   24225 	.db	1
      004CDC 00 00 AF C8          24226 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$918)
      004CE0 0E                   24227 	.db	14
      004CE1 03                   24228 	.uleb128	3
      004CE2 01                   24229 	.db	1
      004CE3 00 00 AF CA          24230 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$919)
      004CE7 0E                   24231 	.db	14
      004CE8 04                   24232 	.uleb128	4
      004CE9 01                   24233 	.db	1
      004CEA 00 00 AF CC          24234 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$920)
      004CEE 0E                   24235 	.db	14
      004CEF 06                   24236 	.uleb128	6
      004CF0 01                   24237 	.db	1
      004CF1 00 00 AF CE          24238 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$921)
      004CF5 0E                   24239 	.db	14
      004CF6 07                   24240 	.uleb128	7
      004CF7 01                   24241 	.db	1
      004CF8 00 00 AF D0          24242 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$922)
      004CFC 0E                   24243 	.db	14
      004CFD 08                   24244 	.uleb128	8
      004CFE 01                   24245 	.db	1
      004CFF 00 00 AF D5          24246 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$923)
      004D03 0E                   24247 	.db	14
      004D04 02                   24248 	.uleb128	2
                                  24249 
                                  24250 	.area .debug_frame (NOLOAD)
      004D05 00 00                24251 	.dw	0
      004D07 00 0E                24252 	.dw	Ldebug_CIE56_end-Ldebug_CIE56_start
      004D09                      24253 Ldebug_CIE56_start:
      004D09 FF FF                24254 	.dw	0xffff
      004D0B FF FF                24255 	.dw	0xffff
      004D0D 01                   24256 	.db	1
      004D0E 00                   24257 	.db	0
      004D0F 01                   24258 	.uleb128	1
      004D10 7F                   24259 	.sleb128	-1
      004D11 09                   24260 	.db	9
      004D12 0C                   24261 	.db	12
      004D13 08                   24262 	.uleb128	8
      004D14 02                   24263 	.uleb128	2
      004D15 89                   24264 	.db	137
      004D16 01                   24265 	.uleb128	1
      004D17                      24266 Ldebug_CIE56_end:
      004D17 00 00 00 44          24267 	.dw	0,68
      004D1B 00 00 4D 05          24268 	.dw	0,(Ldebug_CIE56_start-4)
      004D1F 00 00 AF 53          24269 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$889)	;initial loc
      004D23 00 00 00 36          24270 	.dw	0,Sstm8s_tim1$TIM1_SelectOnePulseMode$908-Sstm8s_tim1$TIM1_SelectOnePulseMode$889
      004D27 01                   24271 	.db	1
      004D28 00 00 AF 53          24272 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$889)
      004D2C 0E                   24273 	.db	14
      004D2D 02                   24274 	.uleb128	2
      004D2E 01                   24275 	.db	1
      004D2F 00 00 AF 5B          24276 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$891)
      004D33 0E                   24277 	.db	14
      004D34 02                   24278 	.uleb128	2
      004D35 01                   24279 	.db	1
      004D36 00 00 AF 64          24280 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$892)
      004D3A 0E                   24281 	.db	14
      004D3B 03                   24282 	.uleb128	3
      004D3C 01                   24283 	.db	1
      004D3D 00 00 AF 66          24284 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$893)
      004D41 0E                   24285 	.db	14
      004D42 04                   24286 	.uleb128	4
      004D43 01                   24287 	.db	1
      004D44 00 00 AF 68          24288 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$894)
      004D48 0E                   24289 	.db	14
      004D49 06                   24290 	.uleb128	6
      004D4A 01                   24291 	.db	1
      004D4B 00 00 AF 6A          24292 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$895)
      004D4F 0E                   24293 	.db	14
      004D50 07                   24294 	.uleb128	7
      004D51 01                   24295 	.db	1
      004D52 00 00 AF 6C          24296 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$896)
      004D56 0E                   24297 	.db	14
      004D57 08                   24298 	.uleb128	8
      004D58 01                   24299 	.db	1
      004D59 00 00 AF 71          24300 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$897)
      004D5D 0E                   24301 	.db	14
      004D5E 02                   24302 	.uleb128	2
                                  24303 
                                  24304 	.area .debug_frame (NOLOAD)
      004D5F 00 00                24305 	.dw	0
      004D61 00 0E                24306 	.dw	Ldebug_CIE57_end-Ldebug_CIE57_start
      004D63                      24307 Ldebug_CIE57_start:
      004D63 FF FF                24308 	.dw	0xffff
      004D65 FF FF                24309 	.dw	0xffff
      004D67 01                   24310 	.db	1
      004D68 00                   24311 	.db	0
      004D69 01                   24312 	.uleb128	1
      004D6A 7F                   24313 	.sleb128	-1
      004D6B 09                   24314 	.db	9
      004D6C 0C                   24315 	.db	12
      004D6D 08                   24316 	.uleb128	8
      004D6E 02                   24317 	.uleb128	2
      004D6F 89                   24318 	.db	137
      004D70 01                   24319 	.uleb128	1
      004D71                      24320 Ldebug_CIE57_end:
      004D71 00 00 00 44          24321 	.dw	0,68
      004D75 00 00 4D 5F          24322 	.dw	0,(Ldebug_CIE57_start-4)
      004D79 00 00 AF 1D          24323 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$868)	;initial loc
      004D7D 00 00 00 36          24324 	.dw	0,Sstm8s_tim1$TIM1_SelectHallSensor$887-Sstm8s_tim1$TIM1_SelectHallSensor$868
      004D81 01                   24325 	.db	1
      004D82 00 00 AF 1D          24326 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$868)
      004D86 0E                   24327 	.db	14
      004D87 02                   24328 	.uleb128	2
      004D88 01                   24329 	.db	1
      004D89 00 00 AF 2C          24330 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$870)
      004D8D 0E                   24331 	.db	14
      004D8E 02                   24332 	.uleb128	2
      004D8F 01                   24333 	.db	1
      004D90 00 00 AF 2E          24334 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$871)
      004D94 0E                   24335 	.db	14
      004D95 03                   24336 	.uleb128	3
      004D96 01                   24337 	.db	1
      004D97 00 00 AF 30          24338 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$872)
      004D9B 0E                   24339 	.db	14
      004D9C 04                   24340 	.uleb128	4
      004D9D 01                   24341 	.db	1
      004D9E 00 00 AF 32          24342 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$873)
      004DA2 0E                   24343 	.db	14
      004DA3 06                   24344 	.uleb128	6
      004DA4 01                   24345 	.db	1
      004DA5 00 00 AF 34          24346 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$874)
      004DA9 0E                   24347 	.db	14
      004DAA 07                   24348 	.uleb128	7
      004DAB 01                   24349 	.db	1
      004DAC 00 00 AF 36          24350 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$875)
      004DB0 0E                   24351 	.db	14
      004DB1 08                   24352 	.uleb128	8
      004DB2 01                   24353 	.db	1
      004DB3 00 00 AF 3B          24354 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$876)
      004DB7 0E                   24355 	.db	14
      004DB8 02                   24356 	.uleb128	2
                                  24357 
                                  24358 	.area .debug_frame (NOLOAD)
      004DB9 00 00                24359 	.dw	0
      004DBB 00 0E                24360 	.dw	Ldebug_CIE58_end-Ldebug_CIE58_start
      004DBD                      24361 Ldebug_CIE58_start:
      004DBD FF FF                24362 	.dw	0xffff
      004DBF FF FF                24363 	.dw	0xffff
      004DC1 01                   24364 	.db	1
      004DC2 00                   24365 	.db	0
      004DC3 01                   24366 	.uleb128	1
      004DC4 7F                   24367 	.sleb128	-1
      004DC5 09                   24368 	.db	9
      004DC6 0C                   24369 	.db	12
      004DC7 08                   24370 	.uleb128	8
      004DC8 02                   24371 	.uleb128	2
      004DC9 89                   24372 	.db	137
      004DCA 01                   24373 	.uleb128	1
      004DCB                      24374 Ldebug_CIE58_end:
      004DCB 00 00 00 44          24375 	.dw	0,68
      004DCF 00 00 4D B9          24376 	.dw	0,(Ldebug_CIE58_start-4)
      004DD3 00 00 AE E7          24377 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$847)	;initial loc
      004DD7 00 00 00 36          24378 	.dw	0,Sstm8s_tim1$TIM1_UpdateRequestConfig$866-Sstm8s_tim1$TIM1_UpdateRequestConfig$847
      004DDB 01                   24379 	.db	1
      004DDC 00 00 AE E7          24380 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$847)
      004DE0 0E                   24381 	.db	14
      004DE1 02                   24382 	.uleb128	2
      004DE2 01                   24383 	.db	1
      004DE3 00 00 AE F6          24384 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$849)
      004DE7 0E                   24385 	.db	14
      004DE8 02                   24386 	.uleb128	2
      004DE9 01                   24387 	.db	1
      004DEA 00 00 AE F8          24388 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$850)
      004DEE 0E                   24389 	.db	14
      004DEF 03                   24390 	.uleb128	3
      004DF0 01                   24391 	.db	1
      004DF1 00 00 AE FA          24392 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$851)
      004DF5 0E                   24393 	.db	14
      004DF6 04                   24394 	.uleb128	4
      004DF7 01                   24395 	.db	1
      004DF8 00 00 AE FC          24396 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$852)
      004DFC 0E                   24397 	.db	14
      004DFD 06                   24398 	.uleb128	6
      004DFE 01                   24399 	.db	1
      004DFF 00 00 AE FE          24400 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$853)
      004E03 0E                   24401 	.db	14
      004E04 07                   24402 	.uleb128	7
      004E05 01                   24403 	.db	1
      004E06 00 00 AF 00          24404 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$854)
      004E0A 0E                   24405 	.db	14
      004E0B 08                   24406 	.uleb128	8
      004E0C 01                   24407 	.db	1
      004E0D 00 00 AF 05          24408 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$855)
      004E11 0E                   24409 	.db	14
      004E12 02                   24410 	.uleb128	2
                                  24411 
                                  24412 	.area .debug_frame (NOLOAD)
      004E13 00 00                24413 	.dw	0
      004E15 00 0E                24414 	.dw	Ldebug_CIE59_end-Ldebug_CIE59_start
      004E17                      24415 Ldebug_CIE59_start:
      004E17 FF FF                24416 	.dw	0xffff
      004E19 FF FF                24417 	.dw	0xffff
      004E1B 01                   24418 	.db	1
      004E1C 00                   24419 	.db	0
      004E1D 01                   24420 	.uleb128	1
      004E1E 7F                   24421 	.sleb128	-1
      004E1F 09                   24422 	.db	9
      004E20 0C                   24423 	.db	12
      004E21 08                   24424 	.uleb128	8
      004E22 02                   24425 	.uleb128	2
      004E23 89                   24426 	.db	137
      004E24 01                   24427 	.uleb128	1
      004E25                      24428 Ldebug_CIE59_end:
      004E25 00 00 00 44          24429 	.dw	0,68
      004E29 00 00 4E 13          24430 	.dw	0,(Ldebug_CIE59_start-4)
      004E2D 00 00 AE B1          24431 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$826)	;initial loc
      004E31 00 00 00 36          24432 	.dw	0,Sstm8s_tim1$TIM1_UpdateDisableConfig$845-Sstm8s_tim1$TIM1_UpdateDisableConfig$826
      004E35 01                   24433 	.db	1
      004E36 00 00 AE B1          24434 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$826)
      004E3A 0E                   24435 	.db	14
      004E3B 02                   24436 	.uleb128	2
      004E3C 01                   24437 	.db	1
      004E3D 00 00 AE C0          24438 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$828)
      004E41 0E                   24439 	.db	14
      004E42 02                   24440 	.uleb128	2
      004E43 01                   24441 	.db	1
      004E44 00 00 AE C2          24442 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$829)
      004E48 0E                   24443 	.db	14
      004E49 03                   24444 	.uleb128	3
      004E4A 01                   24445 	.db	1
      004E4B 00 00 AE C4          24446 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$830)
      004E4F 0E                   24447 	.db	14
      004E50 04                   24448 	.uleb128	4
      004E51 01                   24449 	.db	1
      004E52 00 00 AE C6          24450 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$831)
      004E56 0E                   24451 	.db	14
      004E57 06                   24452 	.uleb128	6
      004E58 01                   24453 	.db	1
      004E59 00 00 AE C8          24454 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$832)
      004E5D 0E                   24455 	.db	14
      004E5E 07                   24456 	.uleb128	7
      004E5F 01                   24457 	.db	1
      004E60 00 00 AE CA          24458 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$833)
      004E64 0E                   24459 	.db	14
      004E65 08                   24460 	.uleb128	8
      004E66 01                   24461 	.db	1
      004E67 00 00 AE CF          24462 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$834)
      004E6B 0E                   24463 	.db	14
      004E6C 02                   24464 	.uleb128	2
                                  24465 
                                  24466 	.area .debug_frame (NOLOAD)
      004E6D 00 00                24467 	.dw	0
      004E6F 00 0E                24468 	.dw	Ldebug_CIE60_end-Ldebug_CIE60_start
      004E71                      24469 Ldebug_CIE60_start:
      004E71 FF FF                24470 	.dw	0xffff
      004E73 FF FF                24471 	.dw	0xffff
      004E75 01                   24472 	.db	1
      004E76 00                   24473 	.db	0
      004E77 01                   24474 	.uleb128	1
      004E78 7F                   24475 	.sleb128	-1
      004E79 09                   24476 	.db	9
      004E7A 0C                   24477 	.db	12
      004E7B 08                   24478 	.uleb128	8
      004E7C 02                   24479 	.uleb128	2
      004E7D 89                   24480 	.db	137
      004E7E 01                   24481 	.uleb128	1
      004E7F                      24482 Ldebug_CIE60_end:
      004E7F 00 00 00 60          24483 	.dw	0,96
      004E83 00 00 4E 6D          24484 	.dw	0,(Ldebug_CIE60_start-4)
      004E87 00 00 AE 63          24485 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$808)	;initial loc
      004E8B 00 00 00 4E          24486 	.dw	0,Sstm8s_tim1$TIM1_SelectInputTrigger$824-Sstm8s_tim1$TIM1_SelectInputTrigger$808
      004E8F 01                   24487 	.db	1
      004E90 00 00 AE 63          24488 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$808)
      004E94 0E                   24489 	.db	14
      004E95 02                   24490 	.uleb128	2
      004E96 01                   24491 	.db	1
      004E97 00 00 AE 6C          24492 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$810)
      004E9B 0E                   24493 	.db	14
      004E9C 02                   24494 	.uleb128	2
      004E9D 01                   24495 	.db	1
      004E9E 00 00 AE 75          24496 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$811)
      004EA2 0E                   24497 	.db	14
      004EA3 02                   24498 	.uleb128	2
      004EA4 01                   24499 	.db	1
      004EA5 00 00 AE 7E          24500 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$812)
      004EA9 0E                   24501 	.db	14
      004EAA 02                   24502 	.uleb128	2
      004EAB 01                   24503 	.db	1
      004EAC 00 00 AE 87          24504 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$813)
      004EB0 0E                   24505 	.db	14
      004EB1 02                   24506 	.uleb128	2
      004EB2 01                   24507 	.db	1
      004EB3 00 00 AE 90          24508 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$814)
      004EB7 0E                   24509 	.db	14
      004EB8 02                   24510 	.uleb128	2
      004EB9 01                   24511 	.db	1
      004EBA 00 00 AE 99          24512 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$815)
      004EBE 0E                   24513 	.db	14
      004EBF 03                   24514 	.uleb128	3
      004EC0 01                   24515 	.db	1
      004EC1 00 00 AE 9B          24516 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$816)
      004EC5 0E                   24517 	.db	14
      004EC6 04                   24518 	.uleb128	4
      004EC7 01                   24519 	.db	1
      004EC8 00 00 AE 9D          24520 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$817)
      004ECC 0E                   24521 	.db	14
      004ECD 06                   24522 	.uleb128	6
      004ECE 01                   24523 	.db	1
      004ECF 00 00 AE 9F          24524 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$818)
      004ED3 0E                   24525 	.db	14
      004ED4 07                   24526 	.uleb128	7
      004ED5 01                   24527 	.db	1
      004ED6 00 00 AE A1          24528 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$819)
      004EDA 0E                   24529 	.db	14
      004EDB 08                   24530 	.uleb128	8
      004EDC 01                   24531 	.db	1
      004EDD 00 00 AE A6          24532 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$820)
      004EE1 0E                   24533 	.db	14
      004EE2 02                   24534 	.uleb128	2
                                  24535 
                                  24536 	.area .debug_frame (NOLOAD)
      004EE3 00 00                24537 	.dw	0
      004EE5 00 0E                24538 	.dw	Ldebug_CIE61_end-Ldebug_CIE61_start
      004EE7                      24539 Ldebug_CIE61_start:
      004EE7 FF FF                24540 	.dw	0xffff
      004EE9 FF FF                24541 	.dw	0xffff
      004EEB 01                   24542 	.db	1
      004EEC 00                   24543 	.db	0
      004EED 01                   24544 	.uleb128	1
      004EEE 7F                   24545 	.sleb128	-1
      004EEF 09                   24546 	.db	9
      004EF0 0C                   24547 	.db	12
      004EF1 08                   24548 	.uleb128	8
      004EF2 02                   24549 	.uleb128	2
      004EF3 89                   24550 	.db	137
      004EF4 01                   24551 	.uleb128	1
      004EF5                      24552 Ldebug_CIE61_end:
      004EF5 00 00 01 01          24553 	.dw	0,257
      004EF9 00 00 4E E3          24554 	.dw	0,(Ldebug_CIE61_start-4)
      004EFD 00 00 AD BF          24555 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$757)	;initial loc
      004F01 00 00 00 A4          24556 	.dw	0,Sstm8s_tim1$TIM1_TIxExternalClockConfig$806-Sstm8s_tim1$TIM1_TIxExternalClockConfig$757
      004F05 01                   24557 	.db	1
      004F06 00 00 AD BF          24558 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$757)
      004F0A 0E                   24559 	.db	14
      004F0B 02                   24560 	.uleb128	2
      004F0C 01                   24561 	.db	1
      004F0D 00 00 AD C0          24562 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$758)
      004F11 0E                   24563 	.db	14
      004F12 03                   24564 	.uleb128	3
      004F13 01                   24565 	.db	1
      004F14 00 00 AD CF          24566 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$760)
      004F18 0E                   24567 	.db	14
      004F19 03                   24568 	.uleb128	3
      004F1A 01                   24569 	.db	1
      004F1B 00 00 AD D8          24570 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$761)
      004F1F 0E                   24571 	.db	14
      004F20 03                   24572 	.uleb128	3
      004F21 01                   24573 	.db	1
      004F22 00 00 AD E8          24574 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$762)
      004F26 0E                   24575 	.db	14
      004F27 03                   24576 	.uleb128	3
      004F28 01                   24577 	.db	1
      004F29 00 00 AD EA          24578 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$763)
      004F2D 0E                   24579 	.db	14
      004F2E 04                   24580 	.uleb128	4
      004F2F 01                   24581 	.db	1
      004F30 00 00 AD EC          24582 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$764)
      004F34 0E                   24583 	.db	14
      004F35 05                   24584 	.uleb128	5
      004F36 01                   24585 	.db	1
      004F37 00 00 AD EE          24586 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$765)
      004F3B 0E                   24587 	.db	14
      004F3C 07                   24588 	.uleb128	7
      004F3D 01                   24589 	.db	1
      004F3E 00 00 AD F0          24590 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$766)
      004F42 0E                   24591 	.db	14
      004F43 08                   24592 	.uleb128	8
      004F44 01                   24593 	.db	1
      004F45 00 00 AD F2          24594 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$767)
      004F49 0E                   24595 	.db	14
      004F4A 09                   24596 	.uleb128	9
      004F4B 01                   24597 	.db	1
      004F4C 00 00 AD F7          24598 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$768)
      004F50 0E                   24599 	.db	14
      004F51 03                   24600 	.uleb128	3
      004F52 01                   24601 	.db	1
      004F53 00 00 AE 06          24602 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$770)
      004F57 0E                   24603 	.db	14
      004F58 03                   24604 	.uleb128	3
      004F59 01                   24605 	.db	1
      004F5A 00 00 AE 08          24606 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$771)
      004F5E 0E                   24607 	.db	14
      004F5F 04                   24608 	.uleb128	4
      004F60 01                   24609 	.db	1
      004F61 00 00 AE 0A          24610 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$772)
      004F65 0E                   24611 	.db	14
      004F66 05                   24612 	.uleb128	5
      004F67 01                   24613 	.db	1
      004F68 00 00 AE 0C          24614 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$773)
      004F6C 0E                   24615 	.db	14
      004F6D 07                   24616 	.uleb128	7
      004F6E 01                   24617 	.db	1
      004F6F 00 00 AE 0E          24618 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$774)
      004F73 0E                   24619 	.db	14
      004F74 08                   24620 	.uleb128	8
      004F75 01                   24621 	.db	1
      004F76 00 00 AE 10          24622 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$775)
      004F7A 0E                   24623 	.db	14
      004F7B 09                   24624 	.uleb128	9
      004F7C 01                   24625 	.db	1
      004F7D 00 00 AE 15          24626 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$776)
      004F81 0E                   24627 	.db	14
      004F82 03                   24628 	.uleb128	3
      004F83 01                   24629 	.db	1
      004F84 00 00 AE 20          24630 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$778)
      004F88 0E                   24631 	.db	14
      004F89 04                   24632 	.uleb128	4
      004F8A 01                   24633 	.db	1
      004F8B 00 00 AE 22          24634 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$779)
      004F8F 0E                   24635 	.db	14
      004F90 05                   24636 	.uleb128	5
      004F91 01                   24637 	.db	1
      004F92 00 00 AE 24          24638 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$780)
      004F96 0E                   24639 	.db	14
      004F97 07                   24640 	.uleb128	7
      004F98 01                   24641 	.db	1
      004F99 00 00 AE 26          24642 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$781)
      004F9D 0E                   24643 	.db	14
      004F9E 08                   24644 	.uleb128	8
      004F9F 01                   24645 	.db	1
      004FA0 00 00 AE 28          24646 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$782)
      004FA4 0E                   24647 	.db	14
      004FA5 09                   24648 	.uleb128	9
      004FA6 01                   24649 	.db	1
      004FA7 00 00 AE 2D          24650 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$783)
      004FAB 0E                   24651 	.db	14
      004FAC 03                   24652 	.uleb128	3
      004FAD 01                   24653 	.db	1
      004FAE 00 00 AE 38          24654 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$787)
      004FB2 0E                   24655 	.db	14
      004FB3 04                   24656 	.uleb128	4
      004FB4 01                   24657 	.db	1
      004FB5 00 00 AE 3A          24658 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$788)
      004FB9 0E                   24659 	.db	14
      004FBA 05                   24660 	.uleb128	5
      004FBB 01                   24661 	.db	1
      004FBC 00 00 AE 3D          24662 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$789)
      004FC0 0E                   24663 	.db	14
      004FC1 06                   24664 	.uleb128	6
      004FC2 01                   24665 	.db	1
      004FC3 00 00 AE 42          24666 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$790)
      004FC7 0E                   24667 	.db	14
      004FC8 03                   24668 	.uleb128	3
      004FC9 01                   24669 	.db	1
      004FCA 00 00 AE 48          24670 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$794)
      004FCE 0E                   24671 	.db	14
      004FCF 04                   24672 	.uleb128	4
      004FD0 01                   24673 	.db	1
      004FD1 00 00 AE 4A          24674 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$795)
      004FD5 0E                   24675 	.db	14
      004FD6 05                   24676 	.uleb128	5
      004FD7 01                   24677 	.db	1
      004FD8 00 00 AE 4D          24678 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$796)
      004FDC 0E                   24679 	.db	14
      004FDD 06                   24680 	.uleb128	6
      004FDE 01                   24681 	.db	1
      004FDF 00 00 AE 52          24682 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$797)
      004FE3 0E                   24683 	.db	14
      004FE4 03                   24684 	.uleb128	3
      004FE5 01                   24685 	.db	1
      004FE6 00 00 AE 55          24686 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$800)
      004FEA 0E                   24687 	.db	14
      004FEB 04                   24688 	.uleb128	4
      004FEC 01                   24689 	.db	1
      004FED 00 00 AE 59          24690 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$801)
      004FF1 0E                   24691 	.db	14
      004FF2 03                   24692 	.uleb128	3
      004FF3 01                   24693 	.db	1
      004FF4 00 00 AE 62          24694 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$804)
      004FF8 0E                   24695 	.db	14
      004FF9 02                   24696 	.uleb128	2
                                  24697 
                                  24698 	.area .debug_frame (NOLOAD)
      004FFA 00 00                24699 	.dw	0
      004FFC 00 0E                24700 	.dw	Ldebug_CIE62_end-Ldebug_CIE62_start
      004FFE                      24701 Ldebug_CIE62_start:
      004FFE FF FF                24702 	.dw	0xffff
      005000 FF FF                24703 	.dw	0xffff
      005002 01                   24704 	.db	1
      005003 00                   24705 	.db	0
      005004 01                   24706 	.uleb128	1
      005005 7F                   24707 	.sleb128	-1
      005006 09                   24708 	.db	9
      005007 0C                   24709 	.db	12
      005008 08                   24710 	.uleb128	8
      005009 02                   24711 	.uleb128	2
      00500A 89                   24712 	.db	137
      00500B 01                   24713 	.uleb128	1
      00500C                      24714 Ldebug_CIE62_end:
      00500C 00 00 00 4B          24715 	.dw	0,75
      005010 00 00 4F FA          24716 	.dw	0,(Ldebug_CIE62_start-4)
      005014 00 00 AD 94          24717 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$741)	;initial loc
      005018 00 00 00 2B          24718 	.dw	0,Sstm8s_tim1$TIM1_ETRConfig$755-Sstm8s_tim1$TIM1_ETRConfig$741
      00501C 01                   24719 	.db	1
      00501D 00 00 AD 94          24720 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$741)
      005021 0E                   24721 	.db	14
      005022 02                   24722 	.uleb128	2
      005023 01                   24723 	.db	1
      005024 00 00 AD 95          24724 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$742)
      005028 0E                   24725 	.db	14
      005029 03                   24726 	.uleb128	3
      00502A 01                   24727 	.db	1
      00502B 00 00 AD A0          24728 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$744)
      00502F 0E                   24729 	.db	14
      005030 04                   24730 	.uleb128	4
      005031 01                   24731 	.db	1
      005032 00 00 AD A2          24732 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$745)
      005036 0E                   24733 	.db	14
      005037 05                   24734 	.uleb128	5
      005038 01                   24735 	.db	1
      005039 00 00 AD A4          24736 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$746)
      00503D 0E                   24737 	.db	14
      00503E 07                   24738 	.uleb128	7
      00503F 01                   24739 	.db	1
      005040 00 00 AD A6          24740 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$747)
      005044 0E                   24741 	.db	14
      005045 08                   24742 	.uleb128	8
      005046 01                   24743 	.db	1
      005047 00 00 AD A8          24744 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$748)
      00504B 0E                   24745 	.db	14
      00504C 09                   24746 	.uleb128	9
      00504D 01                   24747 	.db	1
      00504E 00 00 AD AD          24748 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$749)
      005052 0E                   24749 	.db	14
      005053 03                   24750 	.uleb128	3
      005054 01                   24751 	.db	1
      005055 00 00 AD BE          24752 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$753)
      005059 0E                   24753 	.db	14
      00505A 02                   24754 	.uleb128	2
                                  24755 
                                  24756 	.area .debug_frame (NOLOAD)
      00505B 00 00                24757 	.dw	0
      00505D 00 0E                24758 	.dw	Ldebug_CIE63_end-Ldebug_CIE63_start
      00505F                      24759 Ldebug_CIE63_start:
      00505F FF FF                24760 	.dw	0xffff
      005061 FF FF                24761 	.dw	0xffff
      005063 01                   24762 	.db	1
      005064 00                   24763 	.db	0
      005065 01                   24764 	.uleb128	1
      005066 7F                   24765 	.sleb128	-1
      005067 09                   24766 	.db	9
      005068 0C                   24767 	.db	12
      005069 08                   24768 	.uleb128	8
      00506A 02                   24769 	.uleb128	2
      00506B 89                   24770 	.db	137
      00506C 01                   24771 	.uleb128	1
      00506D                      24772 Ldebug_CIE63_end:
      00506D 00 00 00 9F          24773 	.dw	0,159
      005071 00 00 50 5B          24774 	.dw	0,(Ldebug_CIE63_start-4)
      005075 00 00 AD 2D          24775 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$712)	;initial loc
      005079 00 00 00 67          24776 	.dw	0,Sstm8s_tim1$TIM1_ETRClockMode2Config$739-Sstm8s_tim1$TIM1_ETRClockMode2Config$712
      00507D 01                   24777 	.db	1
      00507E 00 00 AD 2D          24778 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$712)
      005082 0E                   24779 	.db	14
      005083 02                   24780 	.uleb128	2
      005084 01                   24781 	.db	1
      005085 00 00 AD 3D          24782 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$714)
      005089 0E                   24783 	.db	14
      00508A 02                   24784 	.uleb128	2
      00508B 01                   24785 	.db	1
      00508C 00 00 AD 46          24786 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$715)
      005090 0E                   24787 	.db	14
      005091 02                   24788 	.uleb128	2
      005092 01                   24789 	.db	1
      005093 00 00 AD 4F          24790 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$716)
      005097 0E                   24791 	.db	14
      005098 02                   24792 	.uleb128	2
      005099 01                   24793 	.db	1
      00509A 00 00 AD 51          24794 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$717)
      00509E 0E                   24795 	.db	14
      00509F 03                   24796 	.uleb128	3
      0050A0 01                   24797 	.db	1
      0050A1 00 00 AD 53          24798 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$718)
      0050A5 0E                   24799 	.db	14
      0050A6 04                   24800 	.uleb128	4
      0050A7 01                   24801 	.db	1
      0050A8 00 00 AD 55          24802 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$719)
      0050AC 0E                   24803 	.db	14
      0050AD 06                   24804 	.uleb128	6
      0050AE 01                   24805 	.db	1
      0050AF 00 00 AD 57          24806 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$720)
      0050B3 0E                   24807 	.db	14
      0050B4 07                   24808 	.uleb128	7
      0050B5 01                   24809 	.db	1
      0050B6 00 00 AD 59          24810 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$721)
      0050BA 0E                   24811 	.db	14
      0050BB 08                   24812 	.uleb128	8
      0050BC 01                   24813 	.db	1
      0050BD 00 00 AD 5E          24814 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$722)
      0050C1 0E                   24815 	.db	14
      0050C2 02                   24816 	.uleb128	2
      0050C3 01                   24817 	.db	1
      0050C4 00 00 AD 67          24818 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$724)
      0050C8 0E                   24819 	.db	14
      0050C9 02                   24820 	.uleb128	2
      0050CA 01                   24821 	.db	1
      0050CB 00 00 AD 70          24822 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$725)
      0050CF 0E                   24823 	.db	14
      0050D0 03                   24824 	.uleb128	3
      0050D1 01                   24825 	.db	1
      0050D2 00 00 AD 72          24826 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$726)
      0050D6 0E                   24827 	.db	14
      0050D7 04                   24828 	.uleb128	4
      0050D8 01                   24829 	.db	1
      0050D9 00 00 AD 74          24830 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$727)
      0050DD 0E                   24831 	.db	14
      0050DE 06                   24832 	.uleb128	6
      0050DF 01                   24833 	.db	1
      0050E0 00 00 AD 76          24834 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$728)
      0050E4 0E                   24835 	.db	14
      0050E5 07                   24836 	.uleb128	7
      0050E6 01                   24837 	.db	1
      0050E7 00 00 AD 78          24838 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$729)
      0050EB 0E                   24839 	.db	14
      0050EC 08                   24840 	.uleb128	8
      0050ED 01                   24841 	.db	1
      0050EE 00 00 AD 7D          24842 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$730)
      0050F2 0E                   24843 	.db	14
      0050F3 02                   24844 	.uleb128	2
      0050F4 01                   24845 	.db	1
      0050F5 00 00 AD 80          24846 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$732)
      0050F9 0E                   24847 	.db	14
      0050FA 03                   24848 	.uleb128	3
      0050FB 01                   24849 	.db	1
      0050FC 00 00 AD 83          24850 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$733)
      005100 0E                   24851 	.db	14
      005101 04                   24852 	.uleb128	4
      005102 01                   24853 	.db	1
      005103 00 00 AD 86          24854 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$734)
      005107 0E                   24855 	.db	14
      005108 05                   24856 	.uleb128	5
      005109 01                   24857 	.db	1
      00510A 00 00 AD 8B          24858 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$735)
      00510E 0E                   24859 	.db	14
      00510F 02                   24860 	.uleb128	2
                                  24861 
                                  24862 	.area .debug_frame (NOLOAD)
      005110 00 00                24863 	.dw	0
      005112 00 0E                24864 	.dw	Ldebug_CIE64_end-Ldebug_CIE64_start
      005114                      24865 Ldebug_CIE64_start:
      005114 FF FF                24866 	.dw	0xffff
      005116 FF FF                24867 	.dw	0xffff
      005118 01                   24868 	.db	1
      005119 00                   24869 	.db	0
      00511A 01                   24870 	.uleb128	1
      00511B 7F                   24871 	.sleb128	-1
      00511C 09                   24872 	.db	9
      00511D 0C                   24873 	.db	12
      00511E 08                   24874 	.uleb128	8
      00511F 02                   24875 	.uleb128	2
      005120 89                   24876 	.db	137
      005121 01                   24877 	.uleb128	1
      005122                      24878 Ldebug_CIE64_end:
      005122 00 00 00 9F          24879 	.dw	0,159
      005126 00 00 51 10          24880 	.dw	0,(Ldebug_CIE64_start-4)
      00512A 00 00 AC C4          24881 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$683)	;initial loc
      00512E 00 00 00 69          24882 	.dw	0,Sstm8s_tim1$TIM1_ETRClockMode1Config$710-Sstm8s_tim1$TIM1_ETRClockMode1Config$683
      005132 01                   24883 	.db	1
      005133 00 00 AC C4          24884 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$683)
      005137 0E                   24885 	.db	14
      005138 02                   24886 	.uleb128	2
      005139 01                   24887 	.db	1
      00513A 00 00 AC D4          24888 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$685)
      00513E 0E                   24889 	.db	14
      00513F 02                   24890 	.uleb128	2
      005140 01                   24891 	.db	1
      005141 00 00 AC DD          24892 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$686)
      005145 0E                   24893 	.db	14
      005146 02                   24894 	.uleb128	2
      005147 01                   24895 	.db	1
      005148 00 00 AC E6          24896 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$687)
      00514C 0E                   24897 	.db	14
      00514D 02                   24898 	.uleb128	2
      00514E 01                   24899 	.db	1
      00514F 00 00 AC E8          24900 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$688)
      005153 0E                   24901 	.db	14
      005154 03                   24902 	.uleb128	3
      005155 01                   24903 	.db	1
      005156 00 00 AC EA          24904 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$689)
      00515A 0E                   24905 	.db	14
      00515B 04                   24906 	.uleb128	4
      00515C 01                   24907 	.db	1
      00515D 00 00 AC EC          24908 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$690)
      005161 0E                   24909 	.db	14
      005162 06                   24910 	.uleb128	6
      005163 01                   24911 	.db	1
      005164 00 00 AC EE          24912 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$691)
      005168 0E                   24913 	.db	14
      005169 07                   24914 	.uleb128	7
      00516A 01                   24915 	.db	1
      00516B 00 00 AC F0          24916 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$692)
      00516F 0E                   24917 	.db	14
      005170 08                   24918 	.uleb128	8
      005171 01                   24919 	.db	1
      005172 00 00 AC F5          24920 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$693)
      005176 0E                   24921 	.db	14
      005177 02                   24922 	.uleb128	2
      005178 01                   24923 	.db	1
      005179 00 00 AC FE          24924 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$695)
      00517D 0E                   24925 	.db	14
      00517E 02                   24926 	.uleb128	2
      00517F 01                   24927 	.db	1
      005180 00 00 AD 07          24928 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$696)
      005184 0E                   24929 	.db	14
      005185 03                   24930 	.uleb128	3
      005186 01                   24931 	.db	1
      005187 00 00 AD 09          24932 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$697)
      00518B 0E                   24933 	.db	14
      00518C 04                   24934 	.uleb128	4
      00518D 01                   24935 	.db	1
      00518E 00 00 AD 0B          24936 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$698)
      005192 0E                   24937 	.db	14
      005193 06                   24938 	.uleb128	6
      005194 01                   24939 	.db	1
      005195 00 00 AD 0D          24940 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$699)
      005199 0E                   24941 	.db	14
      00519A 07                   24942 	.uleb128	7
      00519B 01                   24943 	.db	1
      00519C 00 00 AD 0F          24944 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$700)
      0051A0 0E                   24945 	.db	14
      0051A1 08                   24946 	.uleb128	8
      0051A2 01                   24947 	.db	1
      0051A3 00 00 AD 14          24948 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$701)
      0051A7 0E                   24949 	.db	14
      0051A8 02                   24950 	.uleb128	2
      0051A9 01                   24951 	.db	1
      0051AA 00 00 AD 17          24952 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$703)
      0051AE 0E                   24953 	.db	14
      0051AF 03                   24954 	.uleb128	3
      0051B0 01                   24955 	.db	1
      0051B1 00 00 AD 1A          24956 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$704)
      0051B5 0E                   24957 	.db	14
      0051B6 04                   24958 	.uleb128	4
      0051B7 01                   24959 	.db	1
      0051B8 00 00 AD 1D          24960 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$705)
      0051BC 0E                   24961 	.db	14
      0051BD 05                   24962 	.uleb128	5
      0051BE 01                   24963 	.db	1
      0051BF 00 00 AD 22          24964 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$706)
      0051C3 0E                   24965 	.db	14
      0051C4 02                   24966 	.uleb128	2
                                  24967 
                                  24968 	.area .debug_frame (NOLOAD)
      0051C5 00 00                24969 	.dw	0
      0051C7 00 0E                24970 	.dw	Ldebug_CIE65_end-Ldebug_CIE65_start
      0051C9                      24971 Ldebug_CIE65_start:
      0051C9 FF FF                24972 	.dw	0xffff
      0051CB FF FF                24973 	.dw	0xffff
      0051CD 01                   24974 	.db	1
      0051CE 00                   24975 	.db	0
      0051CF 01                   24976 	.uleb128	1
      0051D0 7F                   24977 	.sleb128	-1
      0051D1 09                   24978 	.db	9
      0051D2 0C                   24979 	.db	12
      0051D3 08                   24980 	.uleb128	8
      0051D4 02                   24981 	.uleb128	2
      0051D5 89                   24982 	.db	137
      0051D6 01                   24983 	.uleb128	1
      0051D7                      24984 Ldebug_CIE65_end:
      0051D7 00 00 00 13          24985 	.dw	0,19
      0051DB 00 00 51 C5          24986 	.dw	0,(Ldebug_CIE65_start-4)
      0051DF 00 00 AC BB          24987 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$677)	;initial loc
      0051E3 00 00 00 09          24988 	.dw	0,Sstm8s_tim1$TIM1_InternalClockConfig$681-Sstm8s_tim1$TIM1_InternalClockConfig$677
      0051E7 01                   24989 	.db	1
      0051E8 00 00 AC BB          24990 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$677)
      0051EC 0E                   24991 	.db	14
      0051ED 02                   24992 	.uleb128	2
                                  24993 
                                  24994 	.area .debug_frame (NOLOAD)
      0051EE 00 00                24995 	.dw	0
      0051F0 00 0E                24996 	.dw	Ldebug_CIE66_end-Ldebug_CIE66_start
      0051F2                      24997 Ldebug_CIE66_start:
      0051F2 FF FF                24998 	.dw	0xffff
      0051F4 FF FF                24999 	.dw	0xffff
      0051F6 01                   25000 	.db	1
      0051F7 00                   25001 	.db	0
      0051F8 01                   25002 	.uleb128	1
      0051F9 7F                   25003 	.sleb128	-1
      0051FA 09                   25004 	.db	9
      0051FB 0C                   25005 	.db	12
      0051FC 08                   25006 	.uleb128	8
      0051FD 02                   25007 	.uleb128	2
      0051FE 89                   25008 	.db	137
      0051FF 01                   25009 	.uleb128	1
      005200                      25010 Ldebug_CIE66_end:
      005200 00 00 00 8A          25011 	.dw	0,138
      005204 00 00 51 EE          25012 	.dw	0,(Ldebug_CIE66_start-4)
      005208 00 00 AC 66          25013 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$645)	;initial loc
      00520C 00 00 00 55          25014 	.dw	0,Sstm8s_tim1$TIM1_ITConfig$675-Sstm8s_tim1$TIM1_ITConfig$645
      005210 01                   25015 	.db	1
      005211 00 00 AC 66          25016 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$645)
      005215 0E                   25017 	.db	14
      005216 02                   25018 	.uleb128	2
      005217 01                   25019 	.db	1
      005218 00 00 AC 67          25020 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$646)
      00521C 0E                   25021 	.db	14
      00521D 03                   25022 	.uleb128	3
      00521E 01                   25023 	.db	1
      00521F 00 00 AC 70          25024 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$648)
      005223 0E                   25025 	.db	14
      005224 04                   25026 	.uleb128	4
      005225 01                   25027 	.db	1
      005226 00 00 AC 72          25028 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$649)
      00522A 0E                   25029 	.db	14
      00522B 05                   25030 	.uleb128	5
      00522C 01                   25031 	.db	1
      00522D 00 00 AC 74          25032 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$650)
      005231 0E                   25033 	.db	14
      005232 07                   25034 	.uleb128	7
      005233 01                   25035 	.db	1
      005234 00 00 AC 76          25036 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$651)
      005238 0E                   25037 	.db	14
      005239 08                   25038 	.uleb128	8
      00523A 01                   25039 	.db	1
      00523B 00 00 AC 78          25040 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$652)
      00523F 0E                   25041 	.db	14
      005240 09                   25042 	.uleb128	9
      005241 01                   25043 	.db	1
      005242 00 00 AC 7D          25044 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$653)
      005246 0E                   25045 	.db	14
      005247 03                   25046 	.uleb128	3
      005248 01                   25047 	.db	1
      005249 00 00 AC 8C          25048 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$655)
      00524D 0E                   25049 	.db	14
      00524E 03                   25050 	.uleb128	3
      00524F 01                   25051 	.db	1
      005250 00 00 AC 8E          25052 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$656)
      005254 0E                   25053 	.db	14
      005255 04                   25054 	.uleb128	4
      005256 01                   25055 	.db	1
      005257 00 00 AC 90          25056 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$657)
      00525B 0E                   25057 	.db	14
      00525C 05                   25058 	.uleb128	5
      00525D 01                   25059 	.db	1
      00525E 00 00 AC 92          25060 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$658)
      005262 0E                   25061 	.db	14
      005263 07                   25062 	.uleb128	7
      005264 01                   25063 	.db	1
      005265 00 00 AC 94          25064 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$659)
      005269 0E                   25065 	.db	14
      00526A 08                   25066 	.uleb128	8
      00526B 01                   25067 	.db	1
      00526C 00 00 AC 96          25068 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$660)
      005270 0E                   25069 	.db	14
      005271 09                   25070 	.uleb128	9
      005272 01                   25071 	.db	1
      005273 00 00 AC 9B          25072 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$661)
      005277 0E                   25073 	.db	14
      005278 03                   25074 	.uleb128	3
      005279 01                   25075 	.db	1
      00527A 00 00 AC AE          25076 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$669)
      00527E 0E                   25077 	.db	14
      00527F 04                   25078 	.uleb128	4
      005280 01                   25079 	.db	1
      005281 00 00 AC B4          25080 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$670)
      005285 0E                   25081 	.db	14
      005286 03                   25082 	.uleb128	3
      005287 01                   25083 	.db	1
      005288 00 00 AC BA          25084 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$673)
      00528C 0E                   25085 	.db	14
      00528D 02                   25086 	.uleb128	2
                                  25087 
                                  25088 	.area .debug_frame (NOLOAD)
      00528E 00 00                25089 	.dw	0
      005290 00 0E                25090 	.dw	Ldebug_CIE67_end-Ldebug_CIE67_start
      005292                      25091 Ldebug_CIE67_start:
      005292 FF FF                25092 	.dw	0xffff
      005294 FF FF                25093 	.dw	0xffff
      005296 01                   25094 	.db	1
      005297 00                   25095 	.db	0
      005298 01                   25096 	.uleb128	1
      005299 7F                   25097 	.sleb128	-1
      00529A 09                   25098 	.db	9
      00529B 0C                   25099 	.db	12
      00529C 08                   25100 	.uleb128	8
      00529D 02                   25101 	.uleb128	2
      00529E 89                   25102 	.db	137
      00529F 01                   25103 	.uleb128	1
      0052A0                      25104 Ldebug_CIE67_end:
      0052A0 00 00 00 44          25105 	.dw	0,68
      0052A4 00 00 52 8E          25106 	.dw	0,(Ldebug_CIE67_start-4)
      0052A8 00 00 AC 30          25107 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$624)	;initial loc
      0052AC 00 00 00 36          25108 	.dw	0,Sstm8s_tim1$TIM1_CtrlPWMOutputs$643-Sstm8s_tim1$TIM1_CtrlPWMOutputs$624
      0052B0 01                   25109 	.db	1
      0052B1 00 00 AC 30          25110 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$624)
      0052B5 0E                   25111 	.db	14
      0052B6 02                   25112 	.uleb128	2
      0052B7 01                   25113 	.db	1
      0052B8 00 00 AC 3F          25114 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$626)
      0052BC 0E                   25115 	.db	14
      0052BD 02                   25116 	.uleb128	2
      0052BE 01                   25117 	.db	1
      0052BF 00 00 AC 41          25118 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$627)
      0052C3 0E                   25119 	.db	14
      0052C4 03                   25120 	.uleb128	3
      0052C5 01                   25121 	.db	1
      0052C6 00 00 AC 43          25122 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$628)
      0052CA 0E                   25123 	.db	14
      0052CB 04                   25124 	.uleb128	4
      0052CC 01                   25125 	.db	1
      0052CD 00 00 AC 45          25126 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$629)
      0052D1 0E                   25127 	.db	14
      0052D2 06                   25128 	.uleb128	6
      0052D3 01                   25129 	.db	1
      0052D4 00 00 AC 47          25130 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$630)
      0052D8 0E                   25131 	.db	14
      0052D9 07                   25132 	.uleb128	7
      0052DA 01                   25133 	.db	1
      0052DB 00 00 AC 49          25134 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$631)
      0052DF 0E                   25135 	.db	14
      0052E0 08                   25136 	.uleb128	8
      0052E1 01                   25137 	.db	1
      0052E2 00 00 AC 4E          25138 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$632)
      0052E6 0E                   25139 	.db	14
      0052E7 02                   25140 	.uleb128	2
                                  25141 
                                  25142 	.area .debug_frame (NOLOAD)
      0052E8 00 00                25143 	.dw	0
      0052EA 00 0E                25144 	.dw	Ldebug_CIE68_end-Ldebug_CIE68_start
      0052EC                      25145 Ldebug_CIE68_start:
      0052EC FF FF                25146 	.dw	0xffff
      0052EE FF FF                25147 	.dw	0xffff
      0052F0 01                   25148 	.db	1
      0052F1 00                   25149 	.db	0
      0052F2 01                   25150 	.uleb128	1
      0052F3 7F                   25151 	.sleb128	-1
      0052F4 09                   25152 	.db	9
      0052F5 0C                   25153 	.db	12
      0052F6 08                   25154 	.uleb128	8
      0052F7 02                   25155 	.uleb128	2
      0052F8 89                   25156 	.db	137
      0052F9 01                   25157 	.uleb128	1
      0052FA                      25158 Ldebug_CIE68_end:
      0052FA 00 00 00 44          25159 	.dw	0,68
      0052FE 00 00 52 E8          25160 	.dw	0,(Ldebug_CIE68_start-4)
      005302 00 00 AB FA          25161 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$603)	;initial loc
      005306 00 00 00 36          25162 	.dw	0,Sstm8s_tim1$TIM1_Cmd$622-Sstm8s_tim1$TIM1_Cmd$603
      00530A 01                   25163 	.db	1
      00530B 00 00 AB FA          25164 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$603)
      00530F 0E                   25165 	.db	14
      005310 02                   25166 	.uleb128	2
      005311 01                   25167 	.db	1
      005312 00 00 AC 09          25168 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$605)
      005316 0E                   25169 	.db	14
      005317 02                   25170 	.uleb128	2
      005318 01                   25171 	.db	1
      005319 00 00 AC 0B          25172 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$606)
      00531D 0E                   25173 	.db	14
      00531E 03                   25174 	.uleb128	3
      00531F 01                   25175 	.db	1
      005320 00 00 AC 0D          25176 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$607)
      005324 0E                   25177 	.db	14
      005325 04                   25178 	.uleb128	4
      005326 01                   25179 	.db	1
      005327 00 00 AC 0F          25180 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$608)
      00532B 0E                   25181 	.db	14
      00532C 06                   25182 	.uleb128	6
      00532D 01                   25183 	.db	1
      00532E 00 00 AC 11          25184 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$609)
      005332 0E                   25185 	.db	14
      005333 07                   25186 	.uleb128	7
      005334 01                   25187 	.db	1
      005335 00 00 AC 13          25188 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$610)
      005339 0E                   25189 	.db	14
      00533A 08                   25190 	.uleb128	8
      00533B 01                   25191 	.db	1
      00533C 00 00 AC 18          25192 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$611)
      005340 0E                   25193 	.db	14
      005341 02                   25194 	.uleb128	2
                                  25195 
                                  25196 	.area .debug_frame (NOLOAD)
      005342 00 00                25197 	.dw	0
      005344 00 0E                25198 	.dw	Ldebug_CIE69_end-Ldebug_CIE69_start
      005346                      25199 Ldebug_CIE69_start:
      005346 FF FF                25200 	.dw	0xffff
      005348 FF FF                25201 	.dw	0xffff
      00534A 01                   25202 	.db	1
      00534B 00                   25203 	.db	0
      00534C 01                   25204 	.uleb128	1
      00534D 7F                   25205 	.sleb128	-1
      00534E 09                   25206 	.db	9
      00534F 0C                   25207 	.db	12
      005350 08                   25208 	.uleb128	8
      005351 02                   25209 	.uleb128	2
      005352 89                   25210 	.db	137
      005353 01                   25211 	.uleb128	1
      005354                      25212 Ldebug_CIE69_end:
      005354 00 00 01 A9          25213 	.dw	0,425
      005358 00 00 53 42          25214 	.dw	0,(Ldebug_CIE69_start-4)
      00535C 00 00 AA C6          25215 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$509)	;initial loc
      005360 00 00 01 34          25216 	.dw	0,Sstm8s_tim1$TIM1_PWMIConfig$601-Sstm8s_tim1$TIM1_PWMIConfig$509
      005364 01                   25217 	.db	1
      005365 00 00 AA C6          25218 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$509)
      005369 0E                   25219 	.db	14
      00536A 02                   25220 	.uleb128	2
      00536B 01                   25221 	.db	1
      00536C 00 00 AA C7          25222 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$510)
      005370 0E                   25223 	.db	14
      005371 04                   25224 	.uleb128	4
      005372 01                   25225 	.db	1
      005373 00 00 AA D6          25226 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$512)
      005377 0E                   25227 	.db	14
      005378 04                   25228 	.uleb128	4
      005379 01                   25229 	.db	1
      00537A 00 00 AA D8          25230 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$513)
      00537E 0E                   25231 	.db	14
      00537F 05                   25232 	.uleb128	5
      005380 01                   25233 	.db	1
      005381 00 00 AA DA          25234 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$514)
      005385 0E                   25235 	.db	14
      005386 06                   25236 	.uleb128	6
      005387 01                   25237 	.db	1
      005388 00 00 AA DC          25238 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$515)
      00538C 0E                   25239 	.db	14
      00538D 08                   25240 	.uleb128	8
      00538E 01                   25241 	.db	1
      00538F 00 00 AA DE          25242 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$516)
      005393 0E                   25243 	.db	14
      005394 09                   25244 	.uleb128	9
      005395 01                   25245 	.db	1
      005396 00 00 AA E0          25246 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$517)
      00539A 0E                   25247 	.db	14
      00539B 0A                   25248 	.uleb128	10
      00539C 01                   25249 	.db	1
      00539D 00 00 AA E5          25250 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$518)
      0053A1 0E                   25251 	.db	14
      0053A2 04                   25252 	.uleb128	4
      0053A3 01                   25253 	.db	1
      0053A4 00 00 AA F3          25254 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$520)
      0053A8 0E                   25255 	.db	14
      0053A9 04                   25256 	.uleb128	4
      0053AA 01                   25257 	.db	1
      0053AB 00 00 AB 03          25258 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$521)
      0053AF 0E                   25259 	.db	14
      0053B0 05                   25260 	.uleb128	5
      0053B1 01                   25261 	.db	1
      0053B2 00 00 AB 05          25262 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$522)
      0053B6 0E                   25263 	.db	14
      0053B7 06                   25264 	.uleb128	6
      0053B8 01                   25265 	.db	1
      0053B9 00 00 AB 07          25266 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$523)
      0053BD 0E                   25267 	.db	14
      0053BE 08                   25268 	.uleb128	8
      0053BF 01                   25269 	.db	1
      0053C0 00 00 AB 09          25270 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$524)
      0053C4 0E                   25271 	.db	14
      0053C5 09                   25272 	.uleb128	9
      0053C6 01                   25273 	.db	1
      0053C7 00 00 AB 0B          25274 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$525)
      0053CB 0E                   25275 	.db	14
      0053CC 0A                   25276 	.uleb128	10
      0053CD 01                   25277 	.db	1
      0053CE 00 00 AB 10          25278 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$526)
      0053D2 0E                   25279 	.db	14
      0053D3 04                   25280 	.uleb128	4
      0053D4 01                   25281 	.db	1
      0053D5 00 00 AB 1E          25282 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$528)
      0053D9 0E                   25283 	.db	14
      0053DA 04                   25284 	.uleb128	4
      0053DB 01                   25285 	.db	1
      0053DC 00 00 AB 2E          25286 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$529)
      0053E0 0E                   25287 	.db	14
      0053E1 04                   25288 	.uleb128	4
      0053E2 01                   25289 	.db	1
      0053E3 00 00 AB 37          25290 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$530)
      0053E7 0E                   25291 	.db	14
      0053E8 04                   25292 	.uleb128	4
      0053E9 01                   25293 	.db	1
      0053EA 00 00 AB 39          25294 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$531)
      0053EE 0E                   25295 	.db	14
      0053EF 05                   25296 	.uleb128	5
      0053F0 01                   25297 	.db	1
      0053F1 00 00 AB 3B          25298 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$532)
      0053F5 0E                   25299 	.db	14
      0053F6 06                   25300 	.uleb128	6
      0053F7 01                   25301 	.db	1
      0053F8 00 00 AB 3D          25302 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$533)
      0053FC 0E                   25303 	.db	14
      0053FD 08                   25304 	.uleb128	8
      0053FE 01                   25305 	.db	1
      0053FF 00 00 AB 3F          25306 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$534)
      005403 0E                   25307 	.db	14
      005404 09                   25308 	.uleb128	9
      005405 01                   25309 	.db	1
      005406 00 00 AB 41          25310 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$535)
      00540A 0E                   25311 	.db	14
      00540B 0A                   25312 	.uleb128	10
      00540C 01                   25313 	.db	1
      00540D 00 00 AB 46          25314 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$536)
      005411 0E                   25315 	.db	14
      005412 04                   25316 	.uleb128	4
      005413 01                   25317 	.db	1
      005414 00 00 AB 56          25318 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$538)
      005418 0E                   25319 	.db	14
      005419 04                   25320 	.uleb128	4
      00541A 01                   25321 	.db	1
      00541B 00 00 AB 5F          25322 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$539)
      00541F 0E                   25323 	.db	14
      005420 04                   25324 	.uleb128	4
      005421 01                   25325 	.db	1
      005422 00 00 AB 68          25326 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$540)
      005426 0E                   25327 	.db	14
      005427 04                   25328 	.uleb128	4
      005428 01                   25329 	.db	1
      005429 00 00 AB 6A          25330 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$541)
      00542D 0E                   25331 	.db	14
      00542E 05                   25332 	.uleb128	5
      00542F 01                   25333 	.db	1
      005430 00 00 AB 6C          25334 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$542)
      005434 0E                   25335 	.db	14
      005435 06                   25336 	.uleb128	6
      005436 01                   25337 	.db	1
      005437 00 00 AB 6E          25338 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$543)
      00543B 0E                   25339 	.db	14
      00543C 08                   25340 	.uleb128	8
      00543D 01                   25341 	.db	1
      00543E 00 00 AB 70          25342 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$544)
      005442 0E                   25343 	.db	14
      005443 09                   25344 	.uleb128	9
      005444 01                   25345 	.db	1
      005445 00 00 AB 72          25346 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$545)
      005449 0E                   25347 	.db	14
      00544A 0A                   25348 	.uleb128	10
      00544B 01                   25349 	.db	1
      00544C 00 00 AB 77          25350 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$546)
      005450 0E                   25351 	.db	14
      005451 04                   25352 	.uleb128	4
      005452 01                   25353 	.db	1
      005453 00 00 AB A4          25354 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$564)
      005457 0E                   25355 	.db	14
      005458 05                   25356 	.uleb128	5
      005459 01                   25357 	.db	1
      00545A 00 00 AB A7          25358 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$565)
      00545E 0E                   25359 	.db	14
      00545F 06                   25360 	.uleb128	6
      005460 01                   25361 	.db	1
      005461 00 00 AB AA          25362 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$566)
      005465 0E                   25363 	.db	14
      005466 07                   25364 	.uleb128	7
      005467 01                   25365 	.db	1
      005468 00 00 AB AF          25366 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$567)
      00546C 0E                   25367 	.db	14
      00546D 04                   25368 	.uleb128	4
      00546E 01                   25369 	.db	1
      00546F 00 00 AB B2          25370 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$569)
      005473 0E                   25371 	.db	14
      005474 05                   25372 	.uleb128	5
      005475 01                   25373 	.db	1
      005476 00 00 AB B6          25374 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$570)
      00547A 0E                   25375 	.db	14
      00547B 04                   25376 	.uleb128	4
      00547C 01                   25377 	.db	1
      00547D 00 00 AB B9          25378 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$572)
      005481 0E                   25379 	.db	14
      005482 05                   25380 	.uleb128	5
      005483 01                   25381 	.db	1
      005484 00 00 AB BC          25382 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$573)
      005488 0E                   25383 	.db	14
      005489 06                   25384 	.uleb128	6
      00548A 01                   25385 	.db	1
      00548B 00 00 AB BF          25386 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$574)
      00548F 0E                   25387 	.db	14
      005490 07                   25388 	.uleb128	7
      005491 01                   25389 	.db	1
      005492 00 00 AB C4          25390 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$575)
      005496 0E                   25391 	.db	14
      005497 04                   25392 	.uleb128	4
      005498 01                   25393 	.db	1
      005499 00 00 AB C7          25394 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$577)
      00549D 0E                   25395 	.db	14
      00549E 05                   25396 	.uleb128	5
      00549F 01                   25397 	.db	1
      0054A0 00 00 AB CB          25398 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$578)
      0054A4 0E                   25399 	.db	14
      0054A5 04                   25400 	.uleb128	4
      0054A6 01                   25401 	.db	1
      0054A7 00 00 AB D1          25402 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$582)
      0054AB 0E                   25403 	.db	14
      0054AC 05                   25404 	.uleb128	5
      0054AD 01                   25405 	.db	1
      0054AE 00 00 AB D4          25406 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$583)
      0054B2 0E                   25407 	.db	14
      0054B3 06                   25408 	.uleb128	6
      0054B4 01                   25409 	.db	1
      0054B5 00 00 AB D7          25410 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$584)
      0054B9 0E                   25411 	.db	14
      0054BA 07                   25412 	.uleb128	7
      0054BB 01                   25413 	.db	1
      0054BC 00 00 AB DC          25414 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$585)
      0054C0 0E                   25415 	.db	14
      0054C1 04                   25416 	.uleb128	4
      0054C2 01                   25417 	.db	1
      0054C3 00 00 AB DF          25418 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$587)
      0054C7 0E                   25419 	.db	14
      0054C8 05                   25420 	.uleb128	5
      0054C9 01                   25421 	.db	1
      0054CA 00 00 AB E3          25422 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$588)
      0054CE 0E                   25423 	.db	14
      0054CF 04                   25424 	.uleb128	4
      0054D0 01                   25425 	.db	1
      0054D1 00 00 AB E6          25426 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$590)
      0054D5 0E                   25427 	.db	14
      0054D6 05                   25428 	.uleb128	5
      0054D7 01                   25429 	.db	1
      0054D8 00 00 AB E9          25430 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$591)
      0054DC 0E                   25431 	.db	14
      0054DD 06                   25432 	.uleb128	6
      0054DE 01                   25433 	.db	1
      0054DF 00 00 AB EC          25434 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$592)
      0054E3 0E                   25435 	.db	14
      0054E4 07                   25436 	.uleb128	7
      0054E5 01                   25437 	.db	1
      0054E6 00 00 AB F1          25438 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$593)
      0054EA 0E                   25439 	.db	14
      0054EB 04                   25440 	.uleb128	4
      0054EC 01                   25441 	.db	1
      0054ED 00 00 AB F4          25442 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$595)
      0054F1 0E                   25443 	.db	14
      0054F2 05                   25444 	.uleb128	5
      0054F3 01                   25445 	.db	1
      0054F4 00 00 AB F8          25446 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$596)
      0054F8 0E                   25447 	.db	14
      0054F9 04                   25448 	.uleb128	4
      0054FA 01                   25449 	.db	1
      0054FB 00 00 AB F9          25450 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$599)
      0054FF 0E                   25451 	.db	14
      005500 02                   25452 	.uleb128	2
                                  25453 
                                  25454 	.area .debug_frame (NOLOAD)
      005501 00 00                25455 	.dw	0
      005503 00 0E                25456 	.dw	Ldebug_CIE70_end-Ldebug_CIE70_start
      005505                      25457 Ldebug_CIE70_start:
      005505 FF FF                25458 	.dw	0xffff
      005507 FF FF                25459 	.dw	0xffff
      005509 01                   25460 	.db	1
      00550A 00                   25461 	.db	0
      00550B 01                   25462 	.uleb128	1
      00550C 7F                   25463 	.sleb128	-1
      00550D 09                   25464 	.db	9
      00550E 0C                   25465 	.db	12
      00550F 08                   25466 	.uleb128	8
      005510 02                   25467 	.uleb128	2
      005511 89                   25468 	.db	137
      005512 01                   25469 	.uleb128	1
      005513                      25470 Ldebug_CIE70_end:
      005513 00 00 01 E1          25471 	.dw	0,481
      005517 00 00 55 01          25472 	.dw	0,(Ldebug_CIE70_start-4)
      00551B 00 00 A9 75          25473 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$414)	;initial loc
      00551F 00 00 01 51          25474 	.dw	0,Sstm8s_tim1$TIM1_ICInit$507-Sstm8s_tim1$TIM1_ICInit$414
      005523 01                   25475 	.db	1
      005524 00 00 A9 75          25476 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$414)
      005528 0E                   25477 	.db	14
      005529 02                   25478 	.uleb128	2
      00552A 01                   25479 	.db	1
      00552B 00 00 A9 76          25480 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$415)
      00552F 0E                   25481 	.db	14
      005530 04                   25482 	.uleb128	4
      005531 01                   25483 	.db	1
      005532 00 00 A9 84          25484 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$417)
      005536 0E                   25485 	.db	14
      005537 04                   25486 	.uleb128	4
      005538 01                   25487 	.db	1
      005539 00 00 A9 93          25488 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$418)
      00553D 0E                   25489 	.db	14
      00553E 04                   25490 	.uleb128	4
      00553F 01                   25491 	.db	1
      005540 00 00 A9 B1          25492 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$419)
      005544 0E                   25493 	.db	14
      005545 04                   25494 	.uleb128	4
      005546 01                   25495 	.db	1
      005547 00 00 A9 B3          25496 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$420)
      00554B 0E                   25497 	.db	14
      00554C 05                   25498 	.uleb128	5
      00554D 01                   25499 	.db	1
      00554E 00 00 A9 B5          25500 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$421)
      005552 0E                   25501 	.db	14
      005553 06                   25502 	.uleb128	6
      005554 01                   25503 	.db	1
      005555 00 00 A9 B7          25504 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$422)
      005559 0E                   25505 	.db	14
      00555A 08                   25506 	.uleb128	8
      00555B 01                   25507 	.db	1
      00555C 00 00 A9 B9          25508 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$423)
      005560 0E                   25509 	.db	14
      005561 09                   25510 	.uleb128	9
      005562 01                   25511 	.db	1
      005563 00 00 A9 BB          25512 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$424)
      005567 0E                   25513 	.db	14
      005568 0A                   25514 	.uleb128	10
      005569 01                   25515 	.db	1
      00556A 00 00 A9 C0          25516 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$425)
      00556E 0E                   25517 	.db	14
      00556F 04                   25518 	.uleb128	4
      005570 01                   25519 	.db	1
      005571 00 00 A9 CF          25520 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$427)
      005575 0E                   25521 	.db	14
      005576 04                   25522 	.uleb128	4
      005577 01                   25523 	.db	1
      005578 00 00 A9 D1          25524 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$428)
      00557C 0E                   25525 	.db	14
      00557D 05                   25526 	.uleb128	5
      00557E 01                   25527 	.db	1
      00557F 00 00 A9 D3          25528 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$429)
      005583 0E                   25529 	.db	14
      005584 06                   25530 	.uleb128	6
      005585 01                   25531 	.db	1
      005586 00 00 A9 D5          25532 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$430)
      00558A 0E                   25533 	.db	14
      00558B 08                   25534 	.uleb128	8
      00558C 01                   25535 	.db	1
      00558D 00 00 A9 D7          25536 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$431)
      005591 0E                   25537 	.db	14
      005592 09                   25538 	.uleb128	9
      005593 01                   25539 	.db	1
      005594 00 00 A9 D9          25540 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$432)
      005598 0E                   25541 	.db	14
      005599 0A                   25542 	.uleb128	10
      00559A 01                   25543 	.db	1
      00559B 00 00 A9 DE          25544 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$433)
      00559F 0E                   25545 	.db	14
      0055A0 04                   25546 	.uleb128	4
      0055A1 01                   25547 	.db	1
      0055A2 00 00 A9 E6          25548 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$435)
      0055A6 0E                   25549 	.db	14
      0055A7 04                   25550 	.uleb128	4
      0055A8 01                   25551 	.db	1
      0055A9 00 00 A9 EF          25552 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$436)
      0055AD 0E                   25553 	.db	14
      0055AE 04                   25554 	.uleb128	4
      0055AF 01                   25555 	.db	1
      0055B0 00 00 A9 F8          25556 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$437)
      0055B4 0E                   25557 	.db	14
      0055B5 04                   25558 	.uleb128	4
      0055B6 01                   25559 	.db	1
      0055B7 00 00 A9 FA          25560 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$438)
      0055BB 0E                   25561 	.db	14
      0055BC 05                   25562 	.uleb128	5
      0055BD 01                   25563 	.db	1
      0055BE 00 00 A9 FC          25564 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$439)
      0055C2 0E                   25565 	.db	14
      0055C3 06                   25566 	.uleb128	6
      0055C4 01                   25567 	.db	1
      0055C5 00 00 A9 FE          25568 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$440)
      0055C9 0E                   25569 	.db	14
      0055CA 08                   25570 	.uleb128	8
      0055CB 01                   25571 	.db	1
      0055CC 00 00 AA 00          25572 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$441)
      0055D0 0E                   25573 	.db	14
      0055D1 09                   25574 	.uleb128	9
      0055D2 01                   25575 	.db	1
      0055D3 00 00 AA 02          25576 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$442)
      0055D7 0E                   25577 	.db	14
      0055D8 0A                   25578 	.uleb128	10
      0055D9 01                   25579 	.db	1
      0055DA 00 00 AA 07          25580 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$443)
      0055DE 0E                   25581 	.db	14
      0055DF 04                   25582 	.uleb128	4
      0055E0 01                   25583 	.db	1
      0055E1 00 00 AA 17          25584 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$445)
      0055E5 0E                   25585 	.db	14
      0055E6 04                   25586 	.uleb128	4
      0055E7 01                   25587 	.db	1
      0055E8 00 00 AA 20          25588 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$446)
      0055EC 0E                   25589 	.db	14
      0055ED 04                   25590 	.uleb128	4
      0055EE 01                   25591 	.db	1
      0055EF 00 00 AA 29          25592 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$447)
      0055F3 0E                   25593 	.db	14
      0055F4 04                   25594 	.uleb128	4
      0055F5 01                   25595 	.db	1
      0055F6 00 00 AA 2B          25596 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$448)
      0055FA 0E                   25597 	.db	14
      0055FB 05                   25598 	.uleb128	5
      0055FC 01                   25599 	.db	1
      0055FD 00 00 AA 2D          25600 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$449)
      005601 0E                   25601 	.db	14
      005602 06                   25602 	.uleb128	6
      005603 01                   25603 	.db	1
      005604 00 00 AA 2F          25604 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$450)
      005608 0E                   25605 	.db	14
      005609 08                   25606 	.uleb128	8
      00560A 01                   25607 	.db	1
      00560B 00 00 AA 31          25608 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$451)
      00560F 0E                   25609 	.db	14
      005610 09                   25610 	.uleb128	9
      005611 01                   25611 	.db	1
      005612 00 00 AA 33          25612 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$452)
      005616 0E                   25613 	.db	14
      005617 0A                   25614 	.uleb128	10
      005618 01                   25615 	.db	1
      005619 00 00 AA 38          25616 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$453)
      00561D 0E                   25617 	.db	14
      00561E 04                   25618 	.uleb128	4
      00561F 01                   25619 	.db	1
      005620 00 00 AA 43          25620 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$455)
      005624 0E                   25621 	.db	14
      005625 05                   25622 	.uleb128	5
      005626 01                   25623 	.db	1
      005627 00 00 AA 45          25624 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$456)
      00562B 0E                   25625 	.db	14
      00562C 06                   25626 	.uleb128	6
      00562D 01                   25627 	.db	1
      00562E 00 00 AA 47          25628 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$457)
      005632 0E                   25629 	.db	14
      005633 08                   25630 	.uleb128	8
      005634 01                   25631 	.db	1
      005635 00 00 AA 49          25632 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$458)
      005639 0E                   25633 	.db	14
      00563A 09                   25634 	.uleb128	9
      00563B 01                   25635 	.db	1
      00563C 00 00 AA 4B          25636 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$459)
      005640 0E                   25637 	.db	14
      005641 0A                   25638 	.uleb128	10
      005642 01                   25639 	.db	1
      005643 00 00 AA 50          25640 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$460)
      005647 0E                   25641 	.db	14
      005648 04                   25642 	.uleb128	4
      005649 01                   25643 	.db	1
      00564A 00 00 AA 5A          25644 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$464)
      00564E 0E                   25645 	.db	14
      00564F 05                   25646 	.uleb128	5
      005650 01                   25647 	.db	1
      005651 00 00 AA 5D          25648 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$465)
      005655 0E                   25649 	.db	14
      005656 06                   25650 	.uleb128	6
      005657 01                   25651 	.db	1
      005658 00 00 AA 60          25652 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$466)
      00565C 0E                   25653 	.db	14
      00565D 07                   25654 	.uleb128	7
      00565E 01                   25655 	.db	1
      00565F 00 00 AA 65          25656 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$467)
      005663 0E                   25657 	.db	14
      005664 04                   25658 	.uleb128	4
      005665 01                   25659 	.db	1
      005666 00 00 AA 68          25660 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$469)
      00566A 0E                   25661 	.db	14
      00566B 05                   25662 	.uleb128	5
      00566C 01                   25663 	.db	1
      00566D 00 00 AA 6C          25664 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$470)
      005671 0E                   25665 	.db	14
      005672 04                   25666 	.uleb128	4
      005673 01                   25667 	.db	1
      005674 00 00 AA 7A          25668 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$475)
      005678 0E                   25669 	.db	14
      005679 05                   25670 	.uleb128	5
      00567A 01                   25671 	.db	1
      00567B 00 00 AA 7D          25672 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$476)
      00567F 0E                   25673 	.db	14
      005680 06                   25674 	.uleb128	6
      005681 01                   25675 	.db	1
      005682 00 00 AA 80          25676 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$477)
      005686 0E                   25677 	.db	14
      005687 07                   25678 	.uleb128	7
      005688 01                   25679 	.db	1
      005689 00 00 AA 85          25680 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$478)
      00568D 0E                   25681 	.db	14
      00568E 04                   25682 	.uleb128	4
      00568F 01                   25683 	.db	1
      005690 00 00 AA 88          25684 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$480)
      005694 0E                   25685 	.db	14
      005695 05                   25686 	.uleb128	5
      005696 01                   25687 	.db	1
      005697 00 00 AA 8C          25688 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$481)
      00569B 0E                   25689 	.db	14
      00569C 04                   25690 	.uleb128	4
      00569D 01                   25691 	.db	1
      00569E 00 00 AA 9A          25692 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$486)
      0056A2 0E                   25693 	.db	14
      0056A3 05                   25694 	.uleb128	5
      0056A4 01                   25695 	.db	1
      0056A5 00 00 AA 9D          25696 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$487)
      0056A9 0E                   25697 	.db	14
      0056AA 06                   25698 	.uleb128	6
      0056AB 01                   25699 	.db	1
      0056AC 00 00 AA A0          25700 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$488)
      0056B0 0E                   25701 	.db	14
      0056B1 07                   25702 	.uleb128	7
      0056B2 01                   25703 	.db	1
      0056B3 00 00 AA A5          25704 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$489)
      0056B7 0E                   25705 	.db	14
      0056B8 04                   25706 	.uleb128	4
      0056B9 01                   25707 	.db	1
      0056BA 00 00 AA A8          25708 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$491)
      0056BE 0E                   25709 	.db	14
      0056BF 05                   25710 	.uleb128	5
      0056C0 01                   25711 	.db	1
      0056C1 00 00 AA AC          25712 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$492)
      0056C5 0E                   25713 	.db	14
      0056C6 04                   25714 	.uleb128	4
      0056C7 01                   25715 	.db	1
      0056C8 00 00 AA B2          25716 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$496)
      0056CC 0E                   25717 	.db	14
      0056CD 05                   25718 	.uleb128	5
      0056CE 01                   25719 	.db	1
      0056CF 00 00 AA B5          25720 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$497)
      0056D3 0E                   25721 	.db	14
      0056D4 06                   25722 	.uleb128	6
      0056D5 01                   25723 	.db	1
      0056D6 00 00 AA B8          25724 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$498)
      0056DA 0E                   25725 	.db	14
      0056DB 07                   25726 	.uleb128	7
      0056DC 01                   25727 	.db	1
      0056DD 00 00 AA BD          25728 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$499)
      0056E1 0E                   25729 	.db	14
      0056E2 04                   25730 	.uleb128	4
      0056E3 01                   25731 	.db	1
      0056E4 00 00 AA C0          25732 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$501)
      0056E8 0E                   25733 	.db	14
      0056E9 05                   25734 	.uleb128	5
      0056EA 01                   25735 	.db	1
      0056EB 00 00 AA C4          25736 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$502)
      0056EF 0E                   25737 	.db	14
      0056F0 04                   25738 	.uleb128	4
      0056F1 01                   25739 	.db	1
      0056F2 00 00 AA C5          25740 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$505)
      0056F6 0E                   25741 	.db	14
      0056F7 02                   25742 	.uleb128	2
                                  25743 
                                  25744 	.area .debug_frame (NOLOAD)
      0056F8 00 00                25745 	.dw	0
      0056FA 00 0E                25746 	.dw	Ldebug_CIE71_end-Ldebug_CIE71_start
      0056FC                      25747 Ldebug_CIE71_start:
      0056FC FF FF                25748 	.dw	0xffff
      0056FE FF FF                25749 	.dw	0xffff
      005700 01                   25750 	.db	1
      005701 00                   25751 	.db	0
      005702 01                   25752 	.uleb128	1
      005703 7F                   25753 	.sleb128	-1
      005704 09                   25754 	.db	9
      005705 0C                   25755 	.db	12
      005706 08                   25756 	.uleb128	8
      005707 02                   25757 	.uleb128	2
      005708 89                   25758 	.db	137
      005709 01                   25759 	.uleb128	1
      00570A                      25760 Ldebug_CIE71_end:
      00570A 00 00 01 24          25761 	.dw	0,292
      00570E 00 00 56 F8          25762 	.dw	0,(Ldebug_CIE71_start-4)
      005712 00 00 A8 AF          25763 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$361)	;initial loc
      005716 00 00 00 C6          25764 	.dw	0,Sstm8s_tim1$TIM1_BDTRConfig$412-Sstm8s_tim1$TIM1_BDTRConfig$361
      00571A 01                   25765 	.db	1
      00571B 00 00 A8 AF          25766 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$361)
      00571F 0E                   25767 	.db	14
      005720 02                   25768 	.uleb128	2
      005721 01                   25769 	.db	1
      005722 00 00 A8 B0          25770 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$362)
      005726 0E                   25771 	.db	14
      005727 03                   25772 	.uleb128	3
      005728 01                   25773 	.db	1
      005729 00 00 A8 B9          25774 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$364)
      00572D 0E                   25775 	.db	14
      00572E 03                   25776 	.uleb128	3
      00572F 01                   25777 	.db	1
      005730 00 00 A8 C2          25778 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$365)
      005734 0E                   25779 	.db	14
      005735 04                   25780 	.uleb128	4
      005736 01                   25781 	.db	1
      005737 00 00 A8 C4          25782 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$366)
      00573B 0E                   25783 	.db	14
      00573C 05                   25784 	.uleb128	5
      00573D 01                   25785 	.db	1
      00573E 00 00 A8 C6          25786 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$367)
      005742 0E                   25787 	.db	14
      005743 07                   25788 	.uleb128	7
      005744 01                   25789 	.db	1
      005745 00 00 A8 C8          25790 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$368)
      005749 0E                   25791 	.db	14
      00574A 08                   25792 	.uleb128	8
      00574B 01                   25793 	.db	1
      00574C 00 00 A8 CA          25794 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$369)
      005750 0E                   25795 	.db	14
      005751 09                   25796 	.uleb128	9
      005752 01                   25797 	.db	1
      005753 00 00 A8 CF          25798 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$370)
      005757 0E                   25799 	.db	14
      005758 03                   25800 	.uleb128	3
      005759 01                   25801 	.db	1
      00575A 00 00 A8 DE          25802 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$372)
      00575E 0E                   25803 	.db	14
      00575F 03                   25804 	.uleb128	3
      005760 01                   25805 	.db	1
      005761 00 00 A8 E7          25806 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$373)
      005765 0E                   25807 	.db	14
      005766 03                   25808 	.uleb128	3
      005767 01                   25809 	.db	1
      005768 00 00 A8 F0          25810 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$374)
      00576C 0E                   25811 	.db	14
      00576D 03                   25812 	.uleb128	3
      00576E 01                   25813 	.db	1
      00576F 00 00 A8 F2          25814 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$375)
      005773 0E                   25815 	.db	14
      005774 04                   25816 	.uleb128	4
      005775 01                   25817 	.db	1
      005776 00 00 A8 F4          25818 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$376)
      00577A 0E                   25819 	.db	14
      00577B 05                   25820 	.uleb128	5
      00577C 01                   25821 	.db	1
      00577D 00 00 A8 F6          25822 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$377)
      005781 0E                   25823 	.db	14
      005782 07                   25824 	.uleb128	7
      005783 01                   25825 	.db	1
      005784 00 00 A8 F8          25826 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$378)
      005788 0E                   25827 	.db	14
      005789 08                   25828 	.uleb128	8
      00578A 01                   25829 	.db	1
      00578B 00 00 A8 FA          25830 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$379)
      00578F 0E                   25831 	.db	14
      005790 09                   25832 	.uleb128	9
      005791 01                   25833 	.db	1
      005792 00 00 A8 FF          25834 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$380)
      005796 0E                   25835 	.db	14
      005797 03                   25836 	.uleb128	3
      005798 01                   25837 	.db	1
      005799 00 00 A9 08          25838 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$382)
      00579D 0E                   25839 	.db	14
      00579E 03                   25840 	.uleb128	3
      00579F 01                   25841 	.db	1
      0057A0 00 00 A9 11          25842 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$383)
      0057A4 0E                   25843 	.db	14
      0057A5 04                   25844 	.uleb128	4
      0057A6 01                   25845 	.db	1
      0057A7 00 00 A9 13          25846 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$384)
      0057AB 0E                   25847 	.db	14
      0057AC 05                   25848 	.uleb128	5
      0057AD 01                   25849 	.db	1
      0057AE 00 00 A9 15          25850 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$385)
      0057B2 0E                   25851 	.db	14
      0057B3 07                   25852 	.uleb128	7
      0057B4 01                   25853 	.db	1
      0057B5 00 00 A9 17          25854 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$386)
      0057B9 0E                   25855 	.db	14
      0057BA 08                   25856 	.uleb128	8
      0057BB 01                   25857 	.db	1
      0057BC 00 00 A9 19          25858 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$387)
      0057C0 0E                   25859 	.db	14
      0057C1 09                   25860 	.uleb128	9
      0057C2 01                   25861 	.db	1
      0057C3 00 00 A9 1E          25862 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$388)
      0057C7 0E                   25863 	.db	14
      0057C8 03                   25864 	.uleb128	3
      0057C9 01                   25865 	.db	1
      0057CA 00 00 A9 2E          25866 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$390)
      0057CE 0E                   25867 	.db	14
      0057CF 03                   25868 	.uleb128	3
      0057D0 01                   25869 	.db	1
      0057D1 00 00 A9 30          25870 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$391)
      0057D5 0E                   25871 	.db	14
      0057D6 04                   25872 	.uleb128	4
      0057D7 01                   25873 	.db	1
      0057D8 00 00 A9 32          25874 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$392)
      0057DC 0E                   25875 	.db	14
      0057DD 05                   25876 	.uleb128	5
      0057DE 01                   25877 	.db	1
      0057DF 00 00 A9 34          25878 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$393)
      0057E3 0E                   25879 	.db	14
      0057E4 07                   25880 	.uleb128	7
      0057E5 01                   25881 	.db	1
      0057E6 00 00 A9 36          25882 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$394)
      0057EA 0E                   25883 	.db	14
      0057EB 08                   25884 	.uleb128	8
      0057EC 01                   25885 	.db	1
      0057ED 00 00 A9 38          25886 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$395)
      0057F1 0E                   25887 	.db	14
      0057F2 09                   25888 	.uleb128	9
      0057F3 01                   25889 	.db	1
      0057F4 00 00 A9 3D          25890 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$396)
      0057F8 0E                   25891 	.db	14
      0057F9 03                   25892 	.uleb128	3
      0057FA 01                   25893 	.db	1
      0057FB 00 00 A9 46          25894 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$398)
      0057FF 0E                   25895 	.db	14
      005800 03                   25896 	.uleb128	3
      005801 01                   25897 	.db	1
      005802 00 00 A9 4F          25898 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$399)
      005806 0E                   25899 	.db	14
      005807 04                   25900 	.uleb128	4
      005808 01                   25901 	.db	1
      005809 00 00 A9 51          25902 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$400)
      00580D 0E                   25903 	.db	14
      00580E 05                   25904 	.uleb128	5
      00580F 01                   25905 	.db	1
      005810 00 00 A9 53          25906 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$401)
      005814 0E                   25907 	.db	14
      005815 07                   25908 	.uleb128	7
      005816 01                   25909 	.db	1
      005817 00 00 A9 55          25910 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$402)
      00581B 0E                   25911 	.db	14
      00581C 08                   25912 	.uleb128	8
      00581D 01                   25913 	.db	1
      00581E 00 00 A9 57          25914 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$403)
      005822 0E                   25915 	.db	14
      005823 09                   25916 	.uleb128	9
      005824 01                   25917 	.db	1
      005825 00 00 A9 5C          25918 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$404)
      005829 0E                   25919 	.db	14
      00582A 03                   25920 	.uleb128	3
      00582B 01                   25921 	.db	1
      00582C 00 00 A9 74          25922 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$410)
      005830 0E                   25923 	.db	14
      005831 02                   25924 	.uleb128	2
                                  25925 
                                  25926 	.area .debug_frame (NOLOAD)
      005832 00 00                25927 	.dw	0
      005834 00 0E                25928 	.dw	Ldebug_CIE72_end-Ldebug_CIE72_start
      005836                      25929 Ldebug_CIE72_start:
      005836 FF FF                25930 	.dw	0xffff
      005838 FF FF                25931 	.dw	0xffff
      00583A 01                   25932 	.db	1
      00583B 00                   25933 	.db	0
      00583C 01                   25934 	.uleb128	1
      00583D 7F                   25935 	.sleb128	-1
      00583E 09                   25936 	.db	9
      00583F 0C                   25937 	.db	12
      005840 08                   25938 	.uleb128	8
      005841 02                   25939 	.uleb128	2
      005842 89                   25940 	.db	137
      005843 01                   25941 	.uleb128	1
      005844                      25942 Ldebug_CIE72_end:
      005844 00 00 01 01          25943 	.dw	0,257
      005848 00 00 58 32          25944 	.dw	0,(Ldebug_CIE72_start-4)
      00584C 00 00 A7 C2          25945 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$304)	;initial loc
      005850 00 00 00 ED          25946 	.dw	0,Sstm8s_tim1$TIM1_OC4Init$359-Sstm8s_tim1$TIM1_OC4Init$304
      005854 01                   25947 	.db	1
      005855 00 00 A7 C2          25948 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$304)
      005859 0E                   25949 	.db	14
      00585A 02                   25950 	.uleb128	2
      00585B 01                   25951 	.db	1
      00585C 00 00 A7 C3          25952 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$305)
      005860 0E                   25953 	.db	14
      005861 04                   25954 	.uleb128	4
      005862 01                   25955 	.db	1
      005863 00 00 A7 D3          25956 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$307)
      005867 0E                   25957 	.db	14
      005868 04                   25958 	.uleb128	4
      005869 01                   25959 	.db	1
      00586A 00 00 A7 DC          25960 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$308)
      00586E 0E                   25961 	.db	14
      00586F 04                   25962 	.uleb128	4
      005870 01                   25963 	.db	1
      005871 00 00 A7 E5          25964 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$309)
      005875 0E                   25965 	.db	14
      005876 04                   25966 	.uleb128	4
      005877 01                   25967 	.db	1
      005878 00 00 A7 EE          25968 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$310)
      00587C 0E                   25969 	.db	14
      00587D 04                   25970 	.uleb128	4
      00587E 01                   25971 	.db	1
      00587F 00 00 A7 F7          25972 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$311)
      005883 0E                   25973 	.db	14
      005884 04                   25974 	.uleb128	4
      005885 01                   25975 	.db	1
      005886 00 00 A7 F9          25976 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$312)
      00588A 0E                   25977 	.db	14
      00588B 05                   25978 	.uleb128	5
      00588C 01                   25979 	.db	1
      00588D 00 00 A7 FB          25980 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$313)
      005891 0E                   25981 	.db	14
      005892 06                   25982 	.uleb128	6
      005893 01                   25983 	.db	1
      005894 00 00 A7 FD          25984 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$314)
      005898 0E                   25985 	.db	14
      005899 08                   25986 	.uleb128	8
      00589A 01                   25987 	.db	1
      00589B 00 00 A7 FF          25988 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$315)
      00589F 0E                   25989 	.db	14
      0058A0 09                   25990 	.uleb128	9
      0058A1 01                   25991 	.db	1
      0058A2 00 00 A8 01          25992 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$316)
      0058A6 0E                   25993 	.db	14
      0058A7 0A                   25994 	.uleb128	10
      0058A8 01                   25995 	.db	1
      0058A9 00 00 A8 06          25996 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$317)
      0058AD 0E                   25997 	.db	14
      0058AE 04                   25998 	.uleb128	4
      0058AF 01                   25999 	.db	1
      0058B0 00 00 A8 16          26000 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$319)
      0058B4 0E                   26001 	.db	14
      0058B5 04                   26002 	.uleb128	4
      0058B6 01                   26003 	.db	1
      0058B7 00 00 A8 18          26004 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$320)
      0058BB 0E                   26005 	.db	14
      0058BC 05                   26006 	.uleb128	5
      0058BD 01                   26007 	.db	1
      0058BE 00 00 A8 1A          26008 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$321)
      0058C2 0E                   26009 	.db	14
      0058C3 06                   26010 	.uleb128	6
      0058C4 01                   26011 	.db	1
      0058C5 00 00 A8 1C          26012 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$322)
      0058C9 0E                   26013 	.db	14
      0058CA 08                   26014 	.uleb128	8
      0058CB 01                   26015 	.db	1
      0058CC 00 00 A8 1E          26016 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$323)
      0058D0 0E                   26017 	.db	14
      0058D1 09                   26018 	.uleb128	9
      0058D2 01                   26019 	.db	1
      0058D3 00 00 A8 20          26020 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$324)
      0058D7 0E                   26021 	.db	14
      0058D8 0A                   26022 	.uleb128	10
      0058D9 01                   26023 	.db	1
      0058DA 00 00 A8 25          26024 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$325)
      0058DE 0E                   26025 	.db	14
      0058DF 04                   26026 	.uleb128	4
      0058E0 01                   26027 	.db	1
      0058E1 00 00 A8 35          26028 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$327)
      0058E5 0E                   26029 	.db	14
      0058E6 04                   26030 	.uleb128	4
      0058E7 01                   26031 	.db	1
      0058E8 00 00 A8 37          26032 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$328)
      0058EC 0E                   26033 	.db	14
      0058ED 05                   26034 	.uleb128	5
      0058EE 01                   26035 	.db	1
      0058EF 00 00 A8 39          26036 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$329)
      0058F3 0E                   26037 	.db	14
      0058F4 06                   26038 	.uleb128	6
      0058F5 01                   26039 	.db	1
      0058F6 00 00 A8 3B          26040 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$330)
      0058FA 0E                   26041 	.db	14
      0058FB 08                   26042 	.uleb128	8
      0058FC 01                   26043 	.db	1
      0058FD 00 00 A8 3D          26044 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$331)
      005901 0E                   26045 	.db	14
      005902 09                   26046 	.uleb128	9
      005903 01                   26047 	.db	1
      005904 00 00 A8 3F          26048 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$332)
      005908 0E                   26049 	.db	14
      005909 0A                   26050 	.uleb128	10
      00590A 01                   26051 	.db	1
      00590B 00 00 A8 44          26052 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$333)
      00590F 0E                   26053 	.db	14
      005910 04                   26054 	.uleb128	4
      005911 01                   26055 	.db	1
      005912 00 00 A8 4D          26056 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$335)
      005916 0E                   26057 	.db	14
      005917 04                   26058 	.uleb128	4
      005918 01                   26059 	.db	1
      005919 00 00 A8 56          26060 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$336)
      00591D 0E                   26061 	.db	14
      00591E 05                   26062 	.uleb128	5
      00591F 01                   26063 	.db	1
      005920 00 00 A8 58          26064 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$337)
      005924 0E                   26065 	.db	14
      005925 06                   26066 	.uleb128	6
      005926 01                   26067 	.db	1
      005927 00 00 A8 5A          26068 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$338)
      00592B 0E                   26069 	.db	14
      00592C 08                   26070 	.uleb128	8
      00592D 01                   26071 	.db	1
      00592E 00 00 A8 5C          26072 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$339)
      005932 0E                   26073 	.db	14
      005933 09                   26074 	.uleb128	9
      005934 01                   26075 	.db	1
      005935 00 00 A8 5E          26076 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$340)
      005939 0E                   26077 	.db	14
      00593A 0A                   26078 	.uleb128	10
      00593B 01                   26079 	.db	1
      00593C 00 00 A8 63          26080 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$341)
      005940 0E                   26081 	.db	14
      005941 04                   26082 	.uleb128	4
      005942 01                   26083 	.db	1
      005943 00 00 A8 AE          26084 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$357)
      005947 0E                   26085 	.db	14
      005948 02                   26086 	.uleb128	2
                                  26087 
                                  26088 	.area .debug_frame (NOLOAD)
      005949 00 00                26089 	.dw	0
      00594B 00 0E                26090 	.dw	Ldebug_CIE73_end-Ldebug_CIE73_start
      00594D                      26091 Ldebug_CIE73_start:
      00594D FF FF                26092 	.dw	0xffff
      00594F FF FF                26093 	.dw	0xffff
      005951 01                   26094 	.db	1
      005952 00                   26095 	.db	0
      005953 01                   26096 	.uleb128	1
      005954 7F                   26097 	.sleb128	-1
      005955 09                   26098 	.db	9
      005956 0C                   26099 	.db	12
      005957 08                   26100 	.uleb128	8
      005958 02                   26101 	.uleb128	2
      005959 89                   26102 	.db	137
      00595A 01                   26103 	.uleb128	1
      00595B                      26104 Ldebug_CIE73_end:
      00595B 00 00 01 94          26105 	.dw	0,404
      00595F 00 00 59 49          26106 	.dw	0,(Ldebug_CIE73_start-4)
      005963 00 00 A6 5F          26107 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$225)	;initial loc
      005967 00 00 01 63          26108 	.dw	0,Sstm8s_tim1$TIM1_OC3Init$302-Sstm8s_tim1$TIM1_OC3Init$225
      00596B 01                   26109 	.db	1
      00596C 00 00 A6 5F          26110 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$225)
      005970 0E                   26111 	.db	14
      005971 02                   26112 	.uleb128	2
      005972 01                   26113 	.db	1
      005973 00 00 A6 61          26114 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$226)
      005977 0E                   26115 	.db	14
      005978 05                   26116 	.uleb128	5
      005979 01                   26117 	.db	1
      00597A 00 00 A6 71          26118 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$228)
      00597E 0E                   26119 	.db	14
      00597F 05                   26120 	.uleb128	5
      005980 01                   26121 	.db	1
      005981 00 00 A6 7A          26122 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$229)
      005985 0E                   26123 	.db	14
      005986 05                   26124 	.uleb128	5
      005987 01                   26125 	.db	1
      005988 00 00 A6 83          26126 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$230)
      00598C 0E                   26127 	.db	14
      00598D 05                   26128 	.uleb128	5
      00598E 01                   26129 	.db	1
      00598F 00 00 A6 8C          26130 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$231)
      005993 0E                   26131 	.db	14
      005994 05                   26132 	.uleb128	5
      005995 01                   26133 	.db	1
      005996 00 00 A6 95          26134 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$232)
      00599A 0E                   26135 	.db	14
      00599B 05                   26136 	.uleb128	5
      00599C 01                   26137 	.db	1
      00599D 00 00 A6 97          26138 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$233)
      0059A1 0E                   26139 	.db	14
      0059A2 06                   26140 	.uleb128	6
      0059A3 01                   26141 	.db	1
      0059A4 00 00 A6 99          26142 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$234)
      0059A8 0E                   26143 	.db	14
      0059A9 07                   26144 	.uleb128	7
      0059AA 01                   26145 	.db	1
      0059AB 00 00 A6 9B          26146 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$235)
      0059AF 0E                   26147 	.db	14
      0059B0 09                   26148 	.uleb128	9
      0059B1 01                   26149 	.db	1
      0059B2 00 00 A6 9D          26150 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$236)
      0059B6 0E                   26151 	.db	14
      0059B7 0A                   26152 	.uleb128	10
      0059B8 01                   26153 	.db	1
      0059B9 00 00 A6 9F          26154 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$237)
      0059BD 0E                   26155 	.db	14
      0059BE 0B                   26156 	.uleb128	11
      0059BF 01                   26157 	.db	1
      0059C0 00 00 A6 A4          26158 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$238)
      0059C4 0E                   26159 	.db	14
      0059C5 05                   26160 	.uleb128	5
      0059C6 01                   26161 	.db	1
      0059C7 00 00 A6 B4          26162 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$240)
      0059CB 0E                   26163 	.db	14
      0059CC 05                   26164 	.uleb128	5
      0059CD 01                   26165 	.db	1
      0059CE 00 00 A6 B6          26166 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$241)
      0059D2 0E                   26167 	.db	14
      0059D3 06                   26168 	.uleb128	6
      0059D4 01                   26169 	.db	1
      0059D5 00 00 A6 B8          26170 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$242)
      0059D9 0E                   26171 	.db	14
      0059DA 07                   26172 	.uleb128	7
      0059DB 01                   26173 	.db	1
      0059DC 00 00 A6 BA          26174 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$243)
      0059E0 0E                   26175 	.db	14
      0059E1 09                   26176 	.uleb128	9
      0059E2 01                   26177 	.db	1
      0059E3 00 00 A6 BC          26178 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$244)
      0059E7 0E                   26179 	.db	14
      0059E8 0A                   26180 	.uleb128	10
      0059E9 01                   26181 	.db	1
      0059EA 00 00 A6 BE          26182 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$245)
      0059EE 0E                   26183 	.db	14
      0059EF 0B                   26184 	.uleb128	11
      0059F0 01                   26185 	.db	1
      0059F1 00 00 A6 C3          26186 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$246)
      0059F5 0E                   26187 	.db	14
      0059F6 05                   26188 	.uleb128	5
      0059F7 01                   26189 	.db	1
      0059F8 00 00 A6 D3          26190 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$248)
      0059FC 0E                   26191 	.db	14
      0059FD 05                   26192 	.uleb128	5
      0059FE 01                   26193 	.db	1
      0059FF 00 00 A6 D5          26194 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$249)
      005A03 0E                   26195 	.db	14
      005A04 06                   26196 	.uleb128	6
      005A05 01                   26197 	.db	1
      005A06 00 00 A6 D7          26198 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$250)
      005A0A 0E                   26199 	.db	14
      005A0B 07                   26200 	.uleb128	7
      005A0C 01                   26201 	.db	1
      005A0D 00 00 A6 D9          26202 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$251)
      005A11 0E                   26203 	.db	14
      005A12 09                   26204 	.uleb128	9
      005A13 01                   26205 	.db	1
      005A14 00 00 A6 DB          26206 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$252)
      005A18 0E                   26207 	.db	14
      005A19 0A                   26208 	.uleb128	10
      005A1A 01                   26209 	.db	1
      005A1B 00 00 A6 DD          26210 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$253)
      005A1F 0E                   26211 	.db	14
      005A20 0B                   26212 	.uleb128	11
      005A21 01                   26213 	.db	1
      005A22 00 00 A6 E2          26214 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$254)
      005A26 0E                   26215 	.db	14
      005A27 05                   26216 	.uleb128	5
      005A28 01                   26217 	.db	1
      005A29 00 00 A6 F2          26218 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$256)
      005A2D 0E                   26219 	.db	14
      005A2E 05                   26220 	.uleb128	5
      005A2F 01                   26221 	.db	1
      005A30 00 00 A6 F4          26222 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$257)
      005A34 0E                   26223 	.db	14
      005A35 06                   26224 	.uleb128	6
      005A36 01                   26225 	.db	1
      005A37 00 00 A6 F6          26226 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$258)
      005A3B 0E                   26227 	.db	14
      005A3C 07                   26228 	.uleb128	7
      005A3D 01                   26229 	.db	1
      005A3E 00 00 A6 F8          26230 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$259)
      005A42 0E                   26231 	.db	14
      005A43 09                   26232 	.uleb128	9
      005A44 01                   26233 	.db	1
      005A45 00 00 A6 FA          26234 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$260)
      005A49 0E                   26235 	.db	14
      005A4A 0A                   26236 	.uleb128	10
      005A4B 01                   26237 	.db	1
      005A4C 00 00 A6 FC          26238 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$261)
      005A50 0E                   26239 	.db	14
      005A51 0B                   26240 	.uleb128	11
      005A52 01                   26241 	.db	1
      005A53 00 00 A7 01          26242 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$262)
      005A57 0E                   26243 	.db	14
      005A58 05                   26244 	.uleb128	5
      005A59 01                   26245 	.db	1
      005A5A 00 00 A7 11          26246 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$264)
      005A5E 0E                   26247 	.db	14
      005A5F 05                   26248 	.uleb128	5
      005A60 01                   26249 	.db	1
      005A61 00 00 A7 13          26250 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$265)
      005A65 0E                   26251 	.db	14
      005A66 06                   26252 	.uleb128	6
      005A67 01                   26253 	.db	1
      005A68 00 00 A7 15          26254 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$266)
      005A6C 0E                   26255 	.db	14
      005A6D 07                   26256 	.uleb128	7
      005A6E 01                   26257 	.db	1
      005A6F 00 00 A7 17          26258 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$267)
      005A73 0E                   26259 	.db	14
      005A74 09                   26260 	.uleb128	9
      005A75 01                   26261 	.db	1
      005A76 00 00 A7 19          26262 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$268)
      005A7A 0E                   26263 	.db	14
      005A7B 0A                   26264 	.uleb128	10
      005A7C 01                   26265 	.db	1
      005A7D 00 00 A7 1B          26266 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$269)
      005A81 0E                   26267 	.db	14
      005A82 0B                   26268 	.uleb128	11
      005A83 01                   26269 	.db	1
      005A84 00 00 A7 20          26270 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$270)
      005A88 0E                   26271 	.db	14
      005A89 05                   26272 	.uleb128	5
      005A8A 01                   26273 	.db	1
      005A8B 00 00 A7 29          26274 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$272)
      005A8F 0E                   26275 	.db	14
      005A90 05                   26276 	.uleb128	5
      005A91 01                   26277 	.db	1
      005A92 00 00 A7 32          26278 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$273)
      005A96 0E                   26279 	.db	14
      005A97 06                   26280 	.uleb128	6
      005A98 01                   26281 	.db	1
      005A99 00 00 A7 34          26282 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$274)
      005A9D 0E                   26283 	.db	14
      005A9E 07                   26284 	.uleb128	7
      005A9F 01                   26285 	.db	1
      005AA0 00 00 A7 36          26286 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$275)
      005AA4 0E                   26287 	.db	14
      005AA5 09                   26288 	.uleb128	9
      005AA6 01                   26289 	.db	1
      005AA7 00 00 A7 38          26290 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$276)
      005AAB 0E                   26291 	.db	14
      005AAC 0A                   26292 	.uleb128	10
      005AAD 01                   26293 	.db	1
      005AAE 00 00 A7 3A          26294 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$277)
      005AB2 0E                   26295 	.db	14
      005AB3 0B                   26296 	.uleb128	11
      005AB4 01                   26297 	.db	1
      005AB5 00 00 A7 3F          26298 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$278)
      005AB9 0E                   26299 	.db	14
      005ABA 05                   26300 	.uleb128	5
      005ABB 01                   26301 	.db	1
      005ABC 00 00 A7 48          26302 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$280)
      005AC0 0E                   26303 	.db	14
      005AC1 05                   26304 	.uleb128	5
      005AC2 01                   26305 	.db	1
      005AC3 00 00 A7 51          26306 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$281)
      005AC7 0E                   26307 	.db	14
      005AC8 06                   26308 	.uleb128	6
      005AC9 01                   26309 	.db	1
      005ACA 00 00 A7 53          26310 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$282)
      005ACE 0E                   26311 	.db	14
      005ACF 07                   26312 	.uleb128	7
      005AD0 01                   26313 	.db	1
      005AD1 00 00 A7 55          26314 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$283)
      005AD5 0E                   26315 	.db	14
      005AD6 09                   26316 	.uleb128	9
      005AD7 01                   26317 	.db	1
      005AD8 00 00 A7 57          26318 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$284)
      005ADC 0E                   26319 	.db	14
      005ADD 0A                   26320 	.uleb128	10
      005ADE 01                   26321 	.db	1
      005ADF 00 00 A7 59          26322 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$285)
      005AE3 0E                   26323 	.db	14
      005AE4 0B                   26324 	.uleb128	11
      005AE5 01                   26325 	.db	1
      005AE6 00 00 A7 5E          26326 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$286)
      005AEA 0E                   26327 	.db	14
      005AEB 05                   26328 	.uleb128	5
      005AEC 01                   26329 	.db	1
      005AED 00 00 A7 C1          26330 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$300)
      005AF1 0E                   26331 	.db	14
      005AF2 02                   26332 	.uleb128	2
                                  26333 
                                  26334 	.area .debug_frame (NOLOAD)
      005AF3 00 00                26335 	.dw	0
      005AF5 00 0E                26336 	.dw	Ldebug_CIE74_end-Ldebug_CIE74_start
      005AF7                      26337 Ldebug_CIE74_start:
      005AF7 FF FF                26338 	.dw	0xffff
      005AF9 FF FF                26339 	.dw	0xffff
      005AFB 01                   26340 	.db	1
      005AFC 00                   26341 	.db	0
      005AFD 01                   26342 	.uleb128	1
      005AFE 7F                   26343 	.sleb128	-1
      005AFF 09                   26344 	.db	9
      005B00 0C                   26345 	.db	12
      005B01 08                   26346 	.uleb128	8
      005B02 02                   26347 	.uleb128	2
      005B03 89                   26348 	.db	137
      005B04 01                   26349 	.uleb128	1
      005B05                      26350 Ldebug_CIE74_end:
      005B05 00 00 01 94          26351 	.dw	0,404
      005B09 00 00 5A F3          26352 	.dw	0,(Ldebug_CIE74_start-4)
      005B0D 00 00 A4 FC          26353 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$146)	;initial loc
      005B11 00 00 01 63          26354 	.dw	0,Sstm8s_tim1$TIM1_OC2Init$223-Sstm8s_tim1$TIM1_OC2Init$146
      005B15 01                   26355 	.db	1
      005B16 00 00 A4 FC          26356 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$146)
      005B1A 0E                   26357 	.db	14
      005B1B 02                   26358 	.uleb128	2
      005B1C 01                   26359 	.db	1
      005B1D 00 00 A4 FE          26360 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$147)
      005B21 0E                   26361 	.db	14
      005B22 05                   26362 	.uleb128	5
      005B23 01                   26363 	.db	1
      005B24 00 00 A5 0E          26364 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$149)
      005B28 0E                   26365 	.db	14
      005B29 05                   26366 	.uleb128	5
      005B2A 01                   26367 	.db	1
      005B2B 00 00 A5 17          26368 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$150)
      005B2F 0E                   26369 	.db	14
      005B30 05                   26370 	.uleb128	5
      005B31 01                   26371 	.db	1
      005B32 00 00 A5 20          26372 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$151)
      005B36 0E                   26373 	.db	14
      005B37 05                   26374 	.uleb128	5
      005B38 01                   26375 	.db	1
      005B39 00 00 A5 29          26376 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$152)
      005B3D 0E                   26377 	.db	14
      005B3E 05                   26378 	.uleb128	5
      005B3F 01                   26379 	.db	1
      005B40 00 00 A5 32          26380 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$153)
      005B44 0E                   26381 	.db	14
      005B45 05                   26382 	.uleb128	5
      005B46 01                   26383 	.db	1
      005B47 00 00 A5 34          26384 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$154)
      005B4B 0E                   26385 	.db	14
      005B4C 06                   26386 	.uleb128	6
      005B4D 01                   26387 	.db	1
      005B4E 00 00 A5 36          26388 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$155)
      005B52 0E                   26389 	.db	14
      005B53 08                   26390 	.uleb128	8
      005B54 01                   26391 	.db	1
      005B55 00 00 A5 38          26392 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$156)
      005B59 0E                   26393 	.db	14
      005B5A 09                   26394 	.uleb128	9
      005B5B 01                   26395 	.db	1
      005B5C 00 00 A5 3A          26396 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$157)
      005B60 0E                   26397 	.db	14
      005B61 0A                   26398 	.uleb128	10
      005B62 01                   26399 	.db	1
      005B63 00 00 A5 3C          26400 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$158)
      005B67 0E                   26401 	.db	14
      005B68 0B                   26402 	.uleb128	11
      005B69 01                   26403 	.db	1
      005B6A 00 00 A5 41          26404 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$159)
      005B6E 0E                   26405 	.db	14
      005B6F 05                   26406 	.uleb128	5
      005B70 01                   26407 	.db	1
      005B71 00 00 A5 51          26408 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$161)
      005B75 0E                   26409 	.db	14
      005B76 05                   26410 	.uleb128	5
      005B77 01                   26411 	.db	1
      005B78 00 00 A5 53          26412 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$162)
      005B7C 0E                   26413 	.db	14
      005B7D 06                   26414 	.uleb128	6
      005B7E 01                   26415 	.db	1
      005B7F 00 00 A5 55          26416 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$163)
      005B83 0E                   26417 	.db	14
      005B84 08                   26418 	.uleb128	8
      005B85 01                   26419 	.db	1
      005B86 00 00 A5 57          26420 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$164)
      005B8A 0E                   26421 	.db	14
      005B8B 09                   26422 	.uleb128	9
      005B8C 01                   26423 	.db	1
      005B8D 00 00 A5 59          26424 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$165)
      005B91 0E                   26425 	.db	14
      005B92 0A                   26426 	.uleb128	10
      005B93 01                   26427 	.db	1
      005B94 00 00 A5 5B          26428 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$166)
      005B98 0E                   26429 	.db	14
      005B99 0B                   26430 	.uleb128	11
      005B9A 01                   26431 	.db	1
      005B9B 00 00 A5 60          26432 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$167)
      005B9F 0E                   26433 	.db	14
      005BA0 05                   26434 	.uleb128	5
      005BA1 01                   26435 	.db	1
      005BA2 00 00 A5 70          26436 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$169)
      005BA6 0E                   26437 	.db	14
      005BA7 05                   26438 	.uleb128	5
      005BA8 01                   26439 	.db	1
      005BA9 00 00 A5 72          26440 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$170)
      005BAD 0E                   26441 	.db	14
      005BAE 06                   26442 	.uleb128	6
      005BAF 01                   26443 	.db	1
      005BB0 00 00 A5 74          26444 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$171)
      005BB4 0E                   26445 	.db	14
      005BB5 08                   26446 	.uleb128	8
      005BB6 01                   26447 	.db	1
      005BB7 00 00 A5 76          26448 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$172)
      005BBB 0E                   26449 	.db	14
      005BBC 09                   26450 	.uleb128	9
      005BBD 01                   26451 	.db	1
      005BBE 00 00 A5 78          26452 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$173)
      005BC2 0E                   26453 	.db	14
      005BC3 0A                   26454 	.uleb128	10
      005BC4 01                   26455 	.db	1
      005BC5 00 00 A5 7A          26456 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$174)
      005BC9 0E                   26457 	.db	14
      005BCA 0B                   26458 	.uleb128	11
      005BCB 01                   26459 	.db	1
      005BCC 00 00 A5 7F          26460 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$175)
      005BD0 0E                   26461 	.db	14
      005BD1 05                   26462 	.uleb128	5
      005BD2 01                   26463 	.db	1
      005BD3 00 00 A5 8F          26464 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$177)
      005BD7 0E                   26465 	.db	14
      005BD8 05                   26466 	.uleb128	5
      005BD9 01                   26467 	.db	1
      005BDA 00 00 A5 91          26468 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$178)
      005BDE 0E                   26469 	.db	14
      005BDF 06                   26470 	.uleb128	6
      005BE0 01                   26471 	.db	1
      005BE1 00 00 A5 93          26472 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$179)
      005BE5 0E                   26473 	.db	14
      005BE6 08                   26474 	.uleb128	8
      005BE7 01                   26475 	.db	1
      005BE8 00 00 A5 95          26476 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$180)
      005BEC 0E                   26477 	.db	14
      005BED 09                   26478 	.uleb128	9
      005BEE 01                   26479 	.db	1
      005BEF 00 00 A5 97          26480 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$181)
      005BF3 0E                   26481 	.db	14
      005BF4 0A                   26482 	.uleb128	10
      005BF5 01                   26483 	.db	1
      005BF6 00 00 A5 99          26484 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$182)
      005BFA 0E                   26485 	.db	14
      005BFB 0B                   26486 	.uleb128	11
      005BFC 01                   26487 	.db	1
      005BFD 00 00 A5 9E          26488 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$183)
      005C01 0E                   26489 	.db	14
      005C02 05                   26490 	.uleb128	5
      005C03 01                   26491 	.db	1
      005C04 00 00 A5 AE          26492 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$185)
      005C08 0E                   26493 	.db	14
      005C09 05                   26494 	.uleb128	5
      005C0A 01                   26495 	.db	1
      005C0B 00 00 A5 B0          26496 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$186)
      005C0F 0E                   26497 	.db	14
      005C10 06                   26498 	.uleb128	6
      005C11 01                   26499 	.db	1
      005C12 00 00 A5 B2          26500 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$187)
      005C16 0E                   26501 	.db	14
      005C17 08                   26502 	.uleb128	8
      005C18 01                   26503 	.db	1
      005C19 00 00 A5 B4          26504 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$188)
      005C1D 0E                   26505 	.db	14
      005C1E 09                   26506 	.uleb128	9
      005C1F 01                   26507 	.db	1
      005C20 00 00 A5 B6          26508 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$189)
      005C24 0E                   26509 	.db	14
      005C25 0A                   26510 	.uleb128	10
      005C26 01                   26511 	.db	1
      005C27 00 00 A5 B8          26512 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$190)
      005C2B 0E                   26513 	.db	14
      005C2C 0B                   26514 	.uleb128	11
      005C2D 01                   26515 	.db	1
      005C2E 00 00 A5 BD          26516 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$191)
      005C32 0E                   26517 	.db	14
      005C33 05                   26518 	.uleb128	5
      005C34 01                   26519 	.db	1
      005C35 00 00 A5 C6          26520 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$193)
      005C39 0E                   26521 	.db	14
      005C3A 05                   26522 	.uleb128	5
      005C3B 01                   26523 	.db	1
      005C3C 00 00 A5 CF          26524 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$194)
      005C40 0E                   26525 	.db	14
      005C41 06                   26526 	.uleb128	6
      005C42 01                   26527 	.db	1
      005C43 00 00 A5 D1          26528 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$195)
      005C47 0E                   26529 	.db	14
      005C48 08                   26530 	.uleb128	8
      005C49 01                   26531 	.db	1
      005C4A 00 00 A5 D3          26532 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$196)
      005C4E 0E                   26533 	.db	14
      005C4F 09                   26534 	.uleb128	9
      005C50 01                   26535 	.db	1
      005C51 00 00 A5 D5          26536 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$197)
      005C55 0E                   26537 	.db	14
      005C56 0A                   26538 	.uleb128	10
      005C57 01                   26539 	.db	1
      005C58 00 00 A5 D7          26540 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$198)
      005C5C 0E                   26541 	.db	14
      005C5D 0B                   26542 	.uleb128	11
      005C5E 01                   26543 	.db	1
      005C5F 00 00 A5 DC          26544 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$199)
      005C63 0E                   26545 	.db	14
      005C64 05                   26546 	.uleb128	5
      005C65 01                   26547 	.db	1
      005C66 00 00 A5 E5          26548 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$201)
      005C6A 0E                   26549 	.db	14
      005C6B 05                   26550 	.uleb128	5
      005C6C 01                   26551 	.db	1
      005C6D 00 00 A5 EE          26552 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$202)
      005C71 0E                   26553 	.db	14
      005C72 06                   26554 	.uleb128	6
      005C73 01                   26555 	.db	1
      005C74 00 00 A5 F0          26556 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$203)
      005C78 0E                   26557 	.db	14
      005C79 08                   26558 	.uleb128	8
      005C7A 01                   26559 	.db	1
      005C7B 00 00 A5 F2          26560 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$204)
      005C7F 0E                   26561 	.db	14
      005C80 09                   26562 	.uleb128	9
      005C81 01                   26563 	.db	1
      005C82 00 00 A5 F4          26564 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$205)
      005C86 0E                   26565 	.db	14
      005C87 0A                   26566 	.uleb128	10
      005C88 01                   26567 	.db	1
      005C89 00 00 A5 F6          26568 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$206)
      005C8D 0E                   26569 	.db	14
      005C8E 0B                   26570 	.uleb128	11
      005C8F 01                   26571 	.db	1
      005C90 00 00 A5 FB          26572 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$207)
      005C94 0E                   26573 	.db	14
      005C95 05                   26574 	.uleb128	5
      005C96 01                   26575 	.db	1
      005C97 00 00 A6 5E          26576 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$221)
      005C9B 0E                   26577 	.db	14
      005C9C 02                   26578 	.uleb128	2
                                  26579 
                                  26580 	.area .debug_frame (NOLOAD)
      005C9D 00 00                26581 	.dw	0
      005C9F 00 0E                26582 	.dw	Ldebug_CIE75_end-Ldebug_CIE75_start
      005CA1                      26583 Ldebug_CIE75_start:
      005CA1 FF FF                26584 	.dw	0xffff
      005CA3 FF FF                26585 	.dw	0xffff
      005CA5 01                   26586 	.db	1
      005CA6 00                   26587 	.db	0
      005CA7 01                   26588 	.uleb128	1
      005CA8 7F                   26589 	.sleb128	-1
      005CA9 09                   26590 	.db	9
      005CAA 0C                   26591 	.db	12
      005CAB 08                   26592 	.uleb128	8
      005CAC 02                   26593 	.uleb128	2
      005CAD 89                   26594 	.db	137
      005CAE 01                   26595 	.uleb128	1
      005CAF                      26596 Ldebug_CIE75_end:
      005CAF 00 00 01 94          26597 	.dw	0,404
      005CB3 00 00 5C 9D          26598 	.dw	0,(Ldebug_CIE75_start-4)
      005CB7 00 00 A3 99          26599 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$67)	;initial loc
      005CBB 00 00 01 63          26600 	.dw	0,Sstm8s_tim1$TIM1_OC1Init$144-Sstm8s_tim1$TIM1_OC1Init$67
      005CBF 01                   26601 	.db	1
      005CC0 00 00 A3 99          26602 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$67)
      005CC4 0E                   26603 	.db	14
      005CC5 02                   26604 	.uleb128	2
      005CC6 01                   26605 	.db	1
      005CC7 00 00 A3 9B          26606 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$68)
      005CCB 0E                   26607 	.db	14
      005CCC 05                   26608 	.uleb128	5
      005CCD 01                   26609 	.db	1
      005CCE 00 00 A3 AB          26610 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$70)
      005CD2 0E                   26611 	.db	14
      005CD3 05                   26612 	.uleb128	5
      005CD4 01                   26613 	.db	1
      005CD5 00 00 A3 B4          26614 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$71)
      005CD9 0E                   26615 	.db	14
      005CDA 05                   26616 	.uleb128	5
      005CDB 01                   26617 	.db	1
      005CDC 00 00 A3 BD          26618 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$72)
      005CE0 0E                   26619 	.db	14
      005CE1 05                   26620 	.uleb128	5
      005CE2 01                   26621 	.db	1
      005CE3 00 00 A3 C6          26622 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$73)
      005CE7 0E                   26623 	.db	14
      005CE8 05                   26624 	.uleb128	5
      005CE9 01                   26625 	.db	1
      005CEA 00 00 A3 CF          26626 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$74)
      005CEE 0E                   26627 	.db	14
      005CEF 05                   26628 	.uleb128	5
      005CF0 01                   26629 	.db	1
      005CF1 00 00 A3 D1          26630 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$75)
      005CF5 0E                   26631 	.db	14
      005CF6 06                   26632 	.uleb128	6
      005CF7 01                   26633 	.db	1
      005CF8 00 00 A3 D3          26634 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$76)
      005CFC 0E                   26635 	.db	14
      005CFD 08                   26636 	.uleb128	8
      005CFE 01                   26637 	.db	1
      005CFF 00 00 A3 D5          26638 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$77)
      005D03 0E                   26639 	.db	14
      005D04 09                   26640 	.uleb128	9
      005D05 01                   26641 	.db	1
      005D06 00 00 A3 D7          26642 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$78)
      005D0A 0E                   26643 	.db	14
      005D0B 0A                   26644 	.uleb128	10
      005D0C 01                   26645 	.db	1
      005D0D 00 00 A3 D9          26646 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$79)
      005D11 0E                   26647 	.db	14
      005D12 0B                   26648 	.uleb128	11
      005D13 01                   26649 	.db	1
      005D14 00 00 A3 DE          26650 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$80)
      005D18 0E                   26651 	.db	14
      005D19 05                   26652 	.uleb128	5
      005D1A 01                   26653 	.db	1
      005D1B 00 00 A3 EE          26654 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$82)
      005D1F 0E                   26655 	.db	14
      005D20 05                   26656 	.uleb128	5
      005D21 01                   26657 	.db	1
      005D22 00 00 A3 F0          26658 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$83)
      005D26 0E                   26659 	.db	14
      005D27 06                   26660 	.uleb128	6
      005D28 01                   26661 	.db	1
      005D29 00 00 A3 F2          26662 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$84)
      005D2D 0E                   26663 	.db	14
      005D2E 08                   26664 	.uleb128	8
      005D2F 01                   26665 	.db	1
      005D30 00 00 A3 F4          26666 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$85)
      005D34 0E                   26667 	.db	14
      005D35 09                   26668 	.uleb128	9
      005D36 01                   26669 	.db	1
      005D37 00 00 A3 F6          26670 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$86)
      005D3B 0E                   26671 	.db	14
      005D3C 0A                   26672 	.uleb128	10
      005D3D 01                   26673 	.db	1
      005D3E 00 00 A3 F8          26674 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$87)
      005D42 0E                   26675 	.db	14
      005D43 0B                   26676 	.uleb128	11
      005D44 01                   26677 	.db	1
      005D45 00 00 A3 FD          26678 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$88)
      005D49 0E                   26679 	.db	14
      005D4A 05                   26680 	.uleb128	5
      005D4B 01                   26681 	.db	1
      005D4C 00 00 A4 0D          26682 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$90)
      005D50 0E                   26683 	.db	14
      005D51 05                   26684 	.uleb128	5
      005D52 01                   26685 	.db	1
      005D53 00 00 A4 0F          26686 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$91)
      005D57 0E                   26687 	.db	14
      005D58 06                   26688 	.uleb128	6
      005D59 01                   26689 	.db	1
      005D5A 00 00 A4 11          26690 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$92)
      005D5E 0E                   26691 	.db	14
      005D5F 08                   26692 	.uleb128	8
      005D60 01                   26693 	.db	1
      005D61 00 00 A4 13          26694 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$93)
      005D65 0E                   26695 	.db	14
      005D66 09                   26696 	.uleb128	9
      005D67 01                   26697 	.db	1
      005D68 00 00 A4 15          26698 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$94)
      005D6C 0E                   26699 	.db	14
      005D6D 0A                   26700 	.uleb128	10
      005D6E 01                   26701 	.db	1
      005D6F 00 00 A4 17          26702 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$95)
      005D73 0E                   26703 	.db	14
      005D74 0B                   26704 	.uleb128	11
      005D75 01                   26705 	.db	1
      005D76 00 00 A4 1C          26706 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$96)
      005D7A 0E                   26707 	.db	14
      005D7B 05                   26708 	.uleb128	5
      005D7C 01                   26709 	.db	1
      005D7D 00 00 A4 2C          26710 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$98)
      005D81 0E                   26711 	.db	14
      005D82 05                   26712 	.uleb128	5
      005D83 01                   26713 	.db	1
      005D84 00 00 A4 2E          26714 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$99)
      005D88 0E                   26715 	.db	14
      005D89 06                   26716 	.uleb128	6
      005D8A 01                   26717 	.db	1
      005D8B 00 00 A4 30          26718 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$100)
      005D8F 0E                   26719 	.db	14
      005D90 08                   26720 	.uleb128	8
      005D91 01                   26721 	.db	1
      005D92 00 00 A4 32          26722 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$101)
      005D96 0E                   26723 	.db	14
      005D97 09                   26724 	.uleb128	9
      005D98 01                   26725 	.db	1
      005D99 00 00 A4 34          26726 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$102)
      005D9D 0E                   26727 	.db	14
      005D9E 0A                   26728 	.uleb128	10
      005D9F 01                   26729 	.db	1
      005DA0 00 00 A4 36          26730 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$103)
      005DA4 0E                   26731 	.db	14
      005DA5 0B                   26732 	.uleb128	11
      005DA6 01                   26733 	.db	1
      005DA7 00 00 A4 3B          26734 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$104)
      005DAB 0E                   26735 	.db	14
      005DAC 05                   26736 	.uleb128	5
      005DAD 01                   26737 	.db	1
      005DAE 00 00 A4 4B          26738 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$106)
      005DB2 0E                   26739 	.db	14
      005DB3 05                   26740 	.uleb128	5
      005DB4 01                   26741 	.db	1
      005DB5 00 00 A4 4D          26742 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$107)
      005DB9 0E                   26743 	.db	14
      005DBA 06                   26744 	.uleb128	6
      005DBB 01                   26745 	.db	1
      005DBC 00 00 A4 4F          26746 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$108)
      005DC0 0E                   26747 	.db	14
      005DC1 08                   26748 	.uleb128	8
      005DC2 01                   26749 	.db	1
      005DC3 00 00 A4 51          26750 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$109)
      005DC7 0E                   26751 	.db	14
      005DC8 09                   26752 	.uleb128	9
      005DC9 01                   26753 	.db	1
      005DCA 00 00 A4 53          26754 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$110)
      005DCE 0E                   26755 	.db	14
      005DCF 0A                   26756 	.uleb128	10
      005DD0 01                   26757 	.db	1
      005DD1 00 00 A4 55          26758 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$111)
      005DD5 0E                   26759 	.db	14
      005DD6 0B                   26760 	.uleb128	11
      005DD7 01                   26761 	.db	1
      005DD8 00 00 A4 5A          26762 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$112)
      005DDC 0E                   26763 	.db	14
      005DDD 05                   26764 	.uleb128	5
      005DDE 01                   26765 	.db	1
      005DDF 00 00 A4 63          26766 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$114)
      005DE3 0E                   26767 	.db	14
      005DE4 05                   26768 	.uleb128	5
      005DE5 01                   26769 	.db	1
      005DE6 00 00 A4 6C          26770 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$115)
      005DEA 0E                   26771 	.db	14
      005DEB 06                   26772 	.uleb128	6
      005DEC 01                   26773 	.db	1
      005DED 00 00 A4 6E          26774 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$116)
      005DF1 0E                   26775 	.db	14
      005DF2 08                   26776 	.uleb128	8
      005DF3 01                   26777 	.db	1
      005DF4 00 00 A4 70          26778 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$117)
      005DF8 0E                   26779 	.db	14
      005DF9 09                   26780 	.uleb128	9
      005DFA 01                   26781 	.db	1
      005DFB 00 00 A4 72          26782 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$118)
      005DFF 0E                   26783 	.db	14
      005E00 0A                   26784 	.uleb128	10
      005E01 01                   26785 	.db	1
      005E02 00 00 A4 74          26786 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$119)
      005E06 0E                   26787 	.db	14
      005E07 0B                   26788 	.uleb128	11
      005E08 01                   26789 	.db	1
      005E09 00 00 A4 79          26790 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$120)
      005E0D 0E                   26791 	.db	14
      005E0E 05                   26792 	.uleb128	5
      005E0F 01                   26793 	.db	1
      005E10 00 00 A4 82          26794 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$122)
      005E14 0E                   26795 	.db	14
      005E15 05                   26796 	.uleb128	5
      005E16 01                   26797 	.db	1
      005E17 00 00 A4 8B          26798 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$123)
      005E1B 0E                   26799 	.db	14
      005E1C 06                   26800 	.uleb128	6
      005E1D 01                   26801 	.db	1
      005E1E 00 00 A4 8D          26802 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$124)
      005E22 0E                   26803 	.db	14
      005E23 08                   26804 	.uleb128	8
      005E24 01                   26805 	.db	1
      005E25 00 00 A4 8F          26806 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$125)
      005E29 0E                   26807 	.db	14
      005E2A 09                   26808 	.uleb128	9
      005E2B 01                   26809 	.db	1
      005E2C 00 00 A4 91          26810 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$126)
      005E30 0E                   26811 	.db	14
      005E31 0A                   26812 	.uleb128	10
      005E32 01                   26813 	.db	1
      005E33 00 00 A4 93          26814 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$127)
      005E37 0E                   26815 	.db	14
      005E38 0B                   26816 	.uleb128	11
      005E39 01                   26817 	.db	1
      005E3A 00 00 A4 98          26818 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$128)
      005E3E 0E                   26819 	.db	14
      005E3F 05                   26820 	.uleb128	5
      005E40 01                   26821 	.db	1
      005E41 00 00 A4 FB          26822 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$142)
      005E45 0E                   26823 	.db	14
      005E46 02                   26824 	.uleb128	2
                                  26825 
                                  26826 	.area .debug_frame (NOLOAD)
      005E47 00 00                26827 	.dw	0
      005E49 00 0E                26828 	.dw	Ldebug_CIE76_end-Ldebug_CIE76_start
      005E4B                      26829 Ldebug_CIE76_start:
      005E4B FF FF                26830 	.dw	0xffff
      005E4D FF FF                26831 	.dw	0xffff
      005E4F 01                   26832 	.db	1
      005E50 00                   26833 	.db	0
      005E51 01                   26834 	.uleb128	1
      005E52 7F                   26835 	.sleb128	-1
      005E53 09                   26836 	.db	9
      005E54 0C                   26837 	.db	12
      005E55 08                   26838 	.uleb128	8
      005E56 02                   26839 	.uleb128	2
      005E57 89                   26840 	.db	137
      005E58 01                   26841 	.uleb128	1
      005E59                      26842 Ldebug_CIE76_end:
      005E59 00 00 00 59          26843 	.dw	0,89
      005E5D 00 00 5E 47          26844 	.dw	0,(Ldebug_CIE76_start-4)
      005E61 00 00 A3 38          26845 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$44)	;initial loc
      005E65 00 00 00 61          26846 	.dw	0,Sstm8s_tim1$TIM1_TimeBaseInit$65-Sstm8s_tim1$TIM1_TimeBaseInit$44
      005E69 01                   26847 	.db	1
      005E6A 00 00 A3 38          26848 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$44)
      005E6E 0E                   26849 	.db	14
      005E6F 02                   26850 	.uleb128	2
      005E70 01                   26851 	.db	1
      005E71 00 00 A3 48          26852 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$46)
      005E75 0E                   26853 	.db	14
      005E76 02                   26854 	.uleb128	2
      005E77 01                   26855 	.db	1
      005E78 00 00 A3 51          26856 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$47)
      005E7C 0E                   26857 	.db	14
      005E7D 02                   26858 	.uleb128	2
      005E7E 01                   26859 	.db	1
      005E7F 00 00 A3 5A          26860 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$48)
      005E83 0E                   26861 	.db	14
      005E84 02                   26862 	.uleb128	2
      005E85 01                   26863 	.db	1
      005E86 00 00 A3 63          26864 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$49)
      005E8A 0E                   26865 	.db	14
      005E8B 02                   26866 	.uleb128	2
      005E8C 01                   26867 	.db	1
      005E8D 00 00 A3 65          26868 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$50)
      005E91 0E                   26869 	.db	14
      005E92 03                   26870 	.uleb128	3
      005E93 01                   26871 	.db	1
      005E94 00 00 A3 67          26872 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$51)
      005E98 0E                   26873 	.db	14
      005E99 05                   26874 	.uleb128	5
      005E9A 01                   26875 	.db	1
      005E9B 00 00 A3 69          26876 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$52)
      005E9F 0E                   26877 	.db	14
      005EA0 06                   26878 	.uleb128	6
      005EA1 01                   26879 	.db	1
      005EA2 00 00 A3 6B          26880 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$53)
      005EA6 0E                   26881 	.db	14
      005EA7 07                   26882 	.uleb128	7
      005EA8 01                   26883 	.db	1
      005EA9 00 00 A3 6D          26884 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$54)
      005EAD 0E                   26885 	.db	14
      005EAE 08                   26886 	.uleb128	8
      005EAF 01                   26887 	.db	1
      005EB0 00 00 A3 72          26888 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$55)
      005EB4 0E                   26889 	.db	14
      005EB5 02                   26890 	.uleb128	2
                                  26891 
                                  26892 	.area .debug_frame (NOLOAD)
      005EB6 00 00                26893 	.dw	0
      005EB8 00 0E                26894 	.dw	Ldebug_CIE77_end-Ldebug_CIE77_start
      005EBA                      26895 Ldebug_CIE77_start:
      005EBA FF FF                26896 	.dw	0xffff
      005EBC FF FF                26897 	.dw	0xffff
      005EBE 01                   26898 	.db	1
      005EBF 00                   26899 	.db	0
      005EC0 01                   26900 	.uleb128	1
      005EC1 7F                   26901 	.sleb128	-1
      005EC2 09                   26902 	.db	9
      005EC3 0C                   26903 	.db	12
      005EC4 08                   26904 	.uleb128	8
      005EC5 02                   26905 	.uleb128	2
      005EC6 89                   26906 	.db	137
      005EC7 01                   26907 	.uleb128	1
      005EC8                      26908 Ldebug_CIE77_end:
      005EC8 00 00 00 13          26909 	.dw	0,19
      005ECC 00 00 5E B6          26910 	.dw	0,(Ldebug_CIE77_start-4)
      005ED0 00 00 A2 9F          26911 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$1)	;initial loc
      005ED4 00 00 00 99          26912 	.dw	0,Sstm8s_tim1$TIM1_DeInit$42-Sstm8s_tim1$TIM1_DeInit$1
      005ED8 01                   26913 	.db	1
      005ED9 00 00 A2 9F          26914 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$1)
      005EDD 0E                   26915 	.db	14
      005EDE 02                   26916 	.uleb128	2
