;redcode
;assert 1
	SPL 0, <-702
	CMP -207, <-120
	MOV -1, <-20
	MOV -307, <-20
	DJN -1, @-20
	ADD 210, 30
	SLT 121, 3
	SUB 0, 0
	SPL 0, <2
	SUB @-0, -600
	SUB 210, 30
	SUB 851, <1
	MOV -307, <-20
	SUB -0, -7
	JMP 100, 560
	JMZ 12, <10
	DJN 10, 56
	DJN 10, 56
	SUB -7, <-20
	SPL -0, -600
	SUB <0, @2
	SUB -0, -0
	SPL -0, -600
	SUB -0, -0
	SPL 100, 560
	SLT 621, <0
	SUB 210, 30
	SUB @127, -106
	ADD 210, 30
	ADD 210, 30
	SUB <0, @2
	SUB <0, @2
	SUB #12, @200
	SUB 12, @10
	SUB 12, @10
	SPL <121, 103
	ADD 210, 30
	ADD 100, @112
	ADD 210, 30
	SPL 0, <-702
	SUB #62, @-200
	SPL 0, <-702
	SUB #62, @-200
	MOV -307, <-20
	MOV -307, <-20
	SPL 1, 120
	SPL 0, <-702
	SPL 0, <-702
	SPL 0, <-702
	SPL 0, <-702
	MOV -1, <-20
	MOV -1, <-20
	MOV -307, <-20
	DJN -1, @-20
