<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 7029, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 2133, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 1465, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   959, user inline pragmas are applied</column>
            <column name="">(4) simplification,   955, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 2945, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 1681, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 1873, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 1831, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 1900, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 1759, loop and instruction simplification</column>
            <column name="">(2) parallelization, 1759, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 1759, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 1759, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 1812, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 1899, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_3mm" col1="__merlinkernel_kernel_3mm.c:118" col2="7029" col3="955" col4="1900" col5="1759" col6="1899">
                    <row id="3" col0="memcpy_wide_bus_read_float_4d_6_20_10_64" col1="mars_wide_bus_4d.h:2010" col2="942" col3="" col4="" col5="" col6="">
                        <row id="9" col0="merlin_get_range_64" col1="memcpy_64.h:32" col2="468" col2_disp=" 468 (6 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="5" col0="merlin_memcpy_0" col1="__merlinkernel_kernel_3mm.c:42" col2="47" col3="16" col4="88" col5="89" col6="93"/>
                    <row id="2" col0="merlin_memcpy_1" col1="__merlinkernel_kernel_3mm.c:61" col2="29" col3="13" col4="14" col5="14" col6="28"/>
                    <row id="11" col0="merlin_memcpy_2" col1="__merlinkernel_kernel_3mm.c:80" col2="29" col3="13" col4="14" col5="14" col6="32"/>
                    <row id="7" col0="memcpy_wide_bus_read_float_4d_5_22_10_64" col1="mars_wide_bus_4d.h:2010" col2="942" col3="" col4="" col5="" col6="">
                        <row id="9" col0="merlin_get_range_64" col1="memcpy_64.h:32" col2="468" col2_disp=" 468 (6 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="4" col0="memcpy_wide_bus_read_float_4d_10_35_6_64" col1="mars_wide_bus_4d.h:2010" col2="1884" col2_disp="1,884 (2 calls)" col3="" col4="" col5="" col6="">
                        <row id="9" col0="merlin_get_range_64" col1="memcpy_64.h:32" col2="936" col2_disp=" 936 (12 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="6" col0="memcpy_wide_bus_read_float_2d_6_64" col1="mars_wide_bus_2d.h:1326" col2="1124" col2_disp="1,124 (2 calls)" col3="" col4="" col5="" col6="">
                        <row id="9" col0="merlin_get_range_64" col1="memcpy_64.h:32" col2="624" col2_disp=" 624 (8 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="8" col0="memcpy_wide_bus_write_float_2d_6_64" col1="mars_wide_bus_2d.h:1422" col2="1532" col2_disp="1,532 (2 calls)" col3="" col4="" col5="" col6="">
                        <row id="1" col0="merlin_set_range_64" col1="memcpy_64.h:72" col2="924" col2_disp=" 924 (12 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="10" col0="merlin_memcpy_3" col1="__merlinkernel_kernel_3mm.c:99" col2="47" col3="16" col4="88" col5="89" col6="93"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

