$date
	Sun Oct 23 06:51:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#810576
b10001 !
1"
#810578
b10001 &
b10001 %
1$
#810579
0"
#810582
b110100 &
b110100 %
#810586
b11010 &
b11010 %
#810590
b1101 &
b1101 %
#810594
b101000 &
b101000 %
#810598
b10100 &
b10100 %
#810602
b1010 &
b1010 %
#810606
b101 &
b101 %
#810610
b10000 &
b10000 %
#810614
b1000 &
b1000 %
#810618
b100 &
b100 %
#810622
b10 &
b10 %
#810626
b1 &
b1 %
1#
#810630
b0 &
0#
b0 %
0$
#1745914
b111 &
b111 %
1$
b111 !
1"
#1745915
0"
#1745918
b10110 &
b10110 %
#1745922
b1011 &
b1011 %
#1745926
b100010 &
b100010 %
#1745930
b10001 &
b10001 %
#1745934
b110100 &
b110100 %
#1745938
b11010 &
b11010 %
#1745942
b1101 &
b1101 %
#1745946
b101000 &
b101000 %
#1745950
b10100 &
b10100 %
#1745954
b1010 &
b1010 %
#1745958
b101 &
b101 %
#1745962
b10000 &
b10000 %
#1745966
b1000 &
b1000 %
#1745970
b100 &
b100 %
#1745974
b10 &
b10 %
#1745978
b1 &
b1 %
1#
#1745982
b0 &
0#
b0 %
0$
#2742898
b10 &
b10 %
1$
b10 !
1"
#2742899
0"
#2742902
b1 &
1#
b1 %
#2742906
b0 &
b0 %
0#
0$
#4500012
