#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Jun 21 00:26:47 2016
# Process ID: 23842
# Current directory: /home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/project.runs/synth_1
# Command line: vivado -log doHistStretch.vds -mode batch -messageDb vivado.pb -notrace -source doHistStretch.tcl
# Log file: /home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/project.runs/synth_1/doHistStretch.vds
# Journal file: /home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source doHistStretch.tcl -notrace
Command: synth_design -top doHistStretch -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24055 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1066.059 ; gain = 159.078 ; free physical = 135 ; free virtual = 10373
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'doHistStretch' [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch.vhd:94]
INFO: [Synth 8-3491] module 'doHistStretch_CTRL_BUS_s_axi' declared at '/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch_CTRL_BUS_s_axi.vhd:12' bound to instance 'doHistStretch_CTRL_BUS_s_axi_U' of component 'doHistStretch_CTRL_BUS_s_axi' [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch.vhd:455]
INFO: [Synth 8-638] synthesizing module 'doHistStretch_CTRL_BUS_s_axi' [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch_CTRL_BUS_s_axi.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'doHistStretch_CTRL_BUS_s_axi' (1#1) [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch_CTRL_BUS_s_axi.vhd:78]
INFO: [Synth 8-3491] module 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp' declared at '/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch_fmul_32ns_32ns_32_4_max_dsp.vhd:11' bound to instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1' of component 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp' [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch.vhd:488]
INFO: [Synth 8-638] synthesizing module 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp' [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch_fmul_32ns_32ns_32_4_max_dsp.vhd:29]
INFO: [Synth 8-3491] module 'doHistStretch_ap_fmul_2_max_dsp_32' declared at '/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/project.srcs/sources_1/ip/doHistStretch_ap_fmul_2_max_dsp_32/synth/doHistStretch_ap_fmul_2_max_dsp_32.vhd:59' bound to instance 'doHistStretch_ap_fmul_2_max_dsp_32_u' of component 'doHistStretch_ap_fmul_2_max_dsp_32' [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch_fmul_32ns_32ns_32_4_max_dsp.vhd:56]
INFO: [Synth 8-638] synthesizing module 'doHistStretch_ap_fmul_2_max_dsp_32' [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/project.srcs/sources_1/ip/doHistStretch_ap_fmul_2_max_dsp_32/synth/doHistStretch_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/project.srcs/sources_1/ip/doHistStretch_ap_fdiv_14_no_dsp_32/floating_point_v7_1_2/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/project.srcs/sources_1/ip/doHistStretch_ap_fmul_2_max_dsp_32/synth/doHistStretch_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'doHistStretch_ap_fmul_2_max_dsp_32' (17#1) [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/project.srcs/sources_1/ip/doHistStretch_ap_fmul_2_max_dsp_32/synth/doHistStretch_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp' (18#1) [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch_fmul_32ns_32ns_32_4_max_dsp.vhd:29]
INFO: [Synth 8-3491] module 'doHistStretch_fdiv_32ns_32ns_32_16' declared at '/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch_fdiv_32ns_32ns_32_16.vhd:11' bound to instance 'doHistStretch_fdiv_32ns_32ns_32_16_U2' of component 'doHistStretch_fdiv_32ns_32ns_32_16' [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch.vhd:503]
INFO: [Synth 8-638] synthesizing module 'doHistStretch_fdiv_32ns_32ns_32_16' [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch_fdiv_32ns_32ns_32_16.vhd:29]
INFO: [Synth 8-3491] module 'doHistStretch_ap_fdiv_14_no_dsp_32' declared at '/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/project.srcs/sources_1/ip/doHistStretch_ap_fdiv_14_no_dsp_32/synth/doHistStretch_ap_fdiv_14_no_dsp_32.vhd:59' bound to instance 'doHistStretch_ap_fdiv_14_no_dsp_32_u' of component 'doHistStretch_ap_fdiv_14_no_dsp_32' [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch_fdiv_32ns_32ns_32_16.vhd:56]
INFO: [Synth 8-638] synthesizing module 'doHistStretch_ap_fdiv_14_no_dsp_32' [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/project.srcs/sources_1/ip/doHistStretch_ap_fdiv_14_no_dsp_32/synth/doHistStretch_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/project.srcs/sources_1/ip/doHistStretch_ap_fdiv_14_no_dsp_32/floating_point_v7_1_2/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/project.srcs/sources_1/ip/doHistStretch_ap_fdiv_14_no_dsp_32/synth/doHistStretch_ap_fdiv_14_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'doHistStretch_ap_fdiv_14_no_dsp_32' (25#1) [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/project.srcs/sources_1/ip/doHistStretch_ap_fdiv_14_no_dsp_32/synth/doHistStretch_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'doHistStretch_fdiv_32ns_32ns_32_16' (26#1) [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch_fdiv_32ns_32ns_32_16.vhd:29]
INFO: [Synth 8-3491] module 'doHistStretch_sitofp_32s_32_6' declared at '/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch_sitofp_32s_32_6.vhd:11' bound to instance 'doHistStretch_sitofp_32s_32_6_U3' of component 'doHistStretch_sitofp_32s_32_6' [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch.vhd:518]
INFO: [Synth 8-638] synthesizing module 'doHistStretch_sitofp_32s_32_6' [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch_sitofp_32s_32_6.vhd:27]
INFO: [Synth 8-3491] module 'doHistStretch_ap_sitofp_4_no_dsp_32' declared at '/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/project.srcs/sources_1/ip/doHistStretch_ap_sitofp_4_no_dsp_32/synth/doHistStretch_ap_sitofp_4_no_dsp_32.vhd:59' bound to instance 'doHistStretch_ap_sitofp_4_no_dsp_32_u' of component 'doHistStretch_ap_sitofp_4_no_dsp_32' [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch_sitofp_32s_32_6.vhd:49]
INFO: [Synth 8-638] synthesizing module 'doHistStretch_ap_sitofp_4_no_dsp_32' [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/project.srcs/sources_1/ip/doHistStretch_ap_sitofp_4_no_dsp_32/synth/doHistStretch_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/project.srcs/sources_1/ip/doHistStretch_ap_fdiv_14_no_dsp_32/floating_point_v7_1_2/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/project.srcs/sources_1/ip/doHistStretch_ap_sitofp_4_no_dsp_32/synth/doHistStretch_ap_sitofp_4_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'doHistStretch_ap_sitofp_4_no_dsp_32' (34#1) [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/project.srcs/sources_1/ip/doHistStretch_ap_sitofp_4_no_dsp_32/synth/doHistStretch_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'doHistStretch_sitofp_32s_32_6' (35#1) [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch_sitofp_32s_32_6.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'doHistStretch' (36#1) [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch.vhd:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized521 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized521 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized521 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized519 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized519 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized519 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized517 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized517 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized517 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized517 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized517 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized515 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized515 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized515 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized515 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized515 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized513 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized513 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized513 has unconnected port SINIT
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DATA[6]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[7]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[6]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[5]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized459 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized459 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized459 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized459 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized459 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized457 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized457 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized457 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized457 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized457 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized461 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized461 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized461 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized19 has unconnected port B[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized577 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized577 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized577 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized571 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized571 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized571 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized575 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized575 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized575 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized575 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized575 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized573 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized573 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized573 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized569 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized569 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized569 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized569 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized569 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized23 has unconnected port B[11]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized567 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized567 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized567 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized567 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized567 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized557 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized557 has unconnected port CE
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1181.504 ; gain = 274.523 ; free physical = 126 ; free virtual = 10222
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1181.504 ; gain = 274.523 ; free physical = 127 ; free virtual = 10223
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1516 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch.xdc]
Finished Parsing XDC File [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/doHistStretch.xdc]
Parsing XDC File [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/darkin/Workspace/Vivado_HLS/image_contrast_adj/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  FDE => FDRE: 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1425.699 ; gain = 2.000 ; free physical = 137 ; free virtual = 10061
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1425.703 ; gain = 518.723 ; free physical = 138 ; free virtual = 10074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1425.703 ; gain = 518.723 ; free physical = 138 ; free virtual = 10074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for doHistStretch_fdiv_32ns_32ns_32_16_U2/doHistStretch_ap_fdiv_14_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/doHistStretch_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for doHistStretch_sitofp_32s_32_6_U3/doHistStretch_ap_sitofp_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1425.703 ; gain = 518.723 ; free physical = 138 ; free virtual = 10074
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVALID_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_197_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1425.703 ; gain = 518.723 ; free physical = 133 ; free virtual = 10084
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1425.703 ; gain = 518.723 ; free physical = 132 ; free virtual = 10084
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_197_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design doHistStretch has port s_axi_CTRL_BUS_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design doHistStretch has port s_axi_CTRL_BUS_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design doHistStretch has port s_axi_CTRL_BUS_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design doHistStretch has port s_axi_CTRL_BUS_BRESP[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1425.703 ; gain = 518.723 ; free physical = 132 ; free virtual = 10084
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1425.703 ; gain = 518.723 ; free physical = 132 ; free virtual = 10084

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[8]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[9]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[10]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[11]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[12]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[13]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[14]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[15]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[16]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[17]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[18]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[19]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[20]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[21]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[22]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[23]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[24]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[25]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[26]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[27]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[28]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[29]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[30]' (FDE) to 'doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[0]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[1]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[2]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[3]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[4]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[5]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[6]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[7]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[8]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[9]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[10]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[11]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[12]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[13]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[14]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[15]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[16]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[17]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[18]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[19]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[20]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[21]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[22]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[23]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[24]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[25]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[26]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[27]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[28]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[29]' (FDE) to 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[31] )
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[8]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[9]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[10]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[11]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[12]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[13]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[14]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[15]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[16]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[17]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[18]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[19]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[20]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[21]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[22]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[23]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[24]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[25]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[26]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[27]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[28]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[29]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[30]' (FDE) to 'doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[31] )
INFO: [Synth 8-3886] merging instance 'doHistStretch_CTRL_BUS_s_axi_U/rstate_reg[1]' (FDS) to 'doHistStretch_CTRL_BUS_s_axi_U/rstate_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\doHistStretch_CTRL_BUS_s_axi_U/wstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/wstate_reg[2]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rstate_reg[1]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[31]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[30]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[29]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[28]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[27]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[26]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[25]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[24]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[23]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[22]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[21]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[20]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[19]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[18]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[17]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[16]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[15]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[14]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[13]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[12]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[11]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[10]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[9]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_CTRL_BUS_s_axi_U/rdata_data_reg[8]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[31]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[30]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[29]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[28]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[27]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[26]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[25]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[24]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[23]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[22]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[21]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[20]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[19]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[18]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[17]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[16]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[15]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[14]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[13]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[12]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[11]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[10]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[9]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[8]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[7]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[6]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[5]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[4]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[3]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[2]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[1]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1/din1_buf1_reg[0]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[30]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[29]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[28]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[27]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[26]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[25]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[24]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[23]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[22]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[21]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[20]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[19]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[18]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[17]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[16]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[15]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[14]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[13]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[12]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[11]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[10]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[9]) is unused and will be removed from module doHistStretch.
WARNING: [Synth 8-3332] Sequential element (doHistStretch_sitofp_32s_32_6_U3/din0_buf1_reg[8]) is unused and will be removed from module doHistStretch.
INFO: [Synth 8-3886] merging instance 'doHistStretch_fdiv_32ns_32ns_32_16_U2/doHistStretch_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'doHistStretch_fdiv_32ns_32ns_32_16_U2/doHistStretch_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][3]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][2]) is unused and will be removed from module floating_point_v7_1_2_viv__parameterized1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'doHistStretch_sitofp_32s_32_6_U3/doHistStretch_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]' (FDRE) to 'doHistStretch_sitofp_32s_32_6_U3/doHistStretch_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]'
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1441.723 ; gain = 534.742 ; free physical = 132 ; free virtual = 10064
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1441.723 ; gain = 534.742 ; free physical = 132 ; free virtual = 10064

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1480.715 ; gain = 573.734 ; free physical = 145 ; free virtual = 10014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1494.730 ; gain = 587.750 ; free physical = 135 ; free virtual = 10003
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1508.902 ; gain = 601.922 ; free physical = 136 ; free virtual = 9985
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1508.902 ; gain = 601.922 ; free physical = 136 ; free virtual = 9985

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1508.902 ; gain = 601.922 ; free physical = 136 ; free virtual = 9985
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1508.902 ; gain = 601.922 ; free physical = 135 ; free virtual = 9985
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1508.902 ; gain = 601.922 ; free physical = 135 ; free virtual = 9985
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1508.902 ; gain = 601.922 ; free physical = 135 ; free virtual = 9985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1508.902 ; gain = 601.922 ; free physical = 135 ; free virtual = 9985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1508.902 ; gain = 601.922 ; free physical = 135 ; free virtual = 9985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1508.902 ; gain = 601.922 ; free physical = 135 ; free virtual = 9985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    14|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |LUT1      |    29|
|6     |LUT2      |   206|
|7     |LUT3      |   650|
|8     |LUT4      |    74|
|9     |LUT5      |   129|
|10    |LUT6      |   134|
|11    |MUXCY     |   751|
|12    |MUXF7     |     8|
|13    |SRL16E    |    41|
|14    |SRLC32E   |    17|
|15    |XORCY     |   745|
|16    |FDE       |    16|
|17    |FDRE      |  1287|
|18    |FDSE      |     2|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1508.902 ; gain = 601.922 ; free physical = 135 ; free virtual = 9985
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 301 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1508.902 ; gain = 269.641 ; free physical = 135 ; free virtual = 9985
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1508.910 ; gain = 601.930 ; free physical = 135 ; free virtual = 9985
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1529 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 231 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 215 instances
  FDE => FDRE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
187 Infos, 185 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1508.910 ; gain = 526.430 ; free physical = 132 ; free virtual = 9987
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1540.922 ; gain = 0.000 ; free physical = 135 ; free virtual = 9984
INFO: [Common 17-206] Exiting Vivado at Tue Jun 21 00:28:07 2016...
