// Seed: 26045058
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  assign id_5 = id_4;
  wire id_6;
  wire id_7;
  assign id_5 = id_3;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  logic id_2;
  wire  id_3;
endmodule
module module_2 (
    input  wand  id_0,
    output wire  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  uwire id_4
);
  wire id_6;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
