# Reading pref.tcl
# do Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/OLD\ ACA/FPGA/Project/Test_project/fpga_processor {D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:03 on May 25,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/OLD ACA/FPGA/Project/Test_project/fpga_processor" D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v 
# -- Compiling module memory_ip
# 
# Top level modules:
# 	memory_ip
# End time: 14:44:03 on May 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/tb/memory_ip_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:16 on May 25,2021
# vlog -reportprogress 300 -work work D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/tb/memory_ip_tb.v 
# -- Compiling module memory_ip_tb
# 
# Top level modules:
# 	memory_ip_tb
# End time: 14:44:16 on May 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:02 on May 25,2021
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf 
# -- Loading package STANDARD
# ** Error: C:/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf(20): near "OPTIONS": syntax error
# End time: 14:47:02 on May 25,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work {D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram_2gh1.tdf}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:48:25 on May 25,2021
# vcom -reportprogress 300 -work work D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram_2gh1.tdf 
# -- Loading package STANDARD
# ** Error: D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram_2gh1.tdf(21): near "FUNCTION": syntax error
# End time: 14:48:25 on May 25,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.memory_ip_tb
# vsim work.memory_ip_tb 
# Start time: 14:48:33 on May 25,2021
# Loading work.memory_ip_tb
# Loading work.memory_ip
# ** Error: (vsim-3033) Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_ip_tb/memory_ip_inst File: D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v Line: 66
#         Searched libraries:
#             D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/simulation/modelsim/rtl_work
# Error loading design
# End time: 14:48:34 on May 25,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
