{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 26 10:48:29 2016 " "Info: Processing started: Tue Jul 26 10:48:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off full -c full " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off full -c full" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "full EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"full\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:U3\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"PLL:U3\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:U3\|altpll:altpll_component\|_clk0 4 1 0 0 " "Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:U3\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 1096 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 1097 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 1098 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[5\]\|combout " "Warning: Node \"U2\|Data\[0\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[5\]\|combout " "Warning: Node \"U2\|Data\[2\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[5\]\|combout " "Warning: Node \"U2\|Data\[1\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[1\]\|combout " "Warning: Node \"U2\|Data\[0\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[1\]\|combout " "Warning: Node \"U2\|Data\[2\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[1\]\|combout " "Warning: Node \"U2\|Data\[1\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[0\]\|combout " "Warning: Node \"U2\|Data\[6\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[0\]\|combout " "Warning: Node \"U2\|Data\[5\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[0\]\|combout " "Warning: Node \"U2\|Data\[3\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[0\]\|combout " "Warning: Node \"U2\|Data\[1\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[5\]\|combout " "Warning: Node \"U2\|Data\[7\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[5\]\|combout " "Warning: Node \"U2\|Data\[5\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[5\]\|combout " "Warning: Node \"U2\|Data\[13\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[5\]\|combout " "Warning: Node \"U2\|Data\[3\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[5\]\|combout " "Warning: Node \"U2\|Data\[4\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[7\]\|combout " "Warning: Node \"U2\|Data\[0\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[7\]\|combout " "Warning: Node \"U2\|Data\[3\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[7\]\|combout " "Warning: Node \"U2\|Data\[1\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[4\]\|combout " "Warning: Node \"U2\|Data\[3\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[4\]\|combout " "Warning: Node \"U2\|Data\[1\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[4\]\|combout " "Warning: Node \"U2\|Data\[6\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[4\]\|combout " "Warning: Node \"U2\|Data\[5\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[4\]\|combout " "Warning: Node \"U2\|Data\[0\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[4\]\|combout " "Warning: Node \"U2\|Data\[13\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[4\]\|combout " "Warning: Node \"U2\|Data\[15\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[4\]\|combout " "Warning: Node \"U2\|Data\[14\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[1\]\|combout " "Warning: Node \"U2\|Data\[7\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[1\]\|combout " "Warning: Node \"U2\|Data\[5\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[1\]\|combout " "Warning: Node \"U2\|Data\[13\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[1\]\|combout " "Warning: Node \"U2\|Data\[3\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[1\]\|combout " "Warning: Node \"U2\|Data\[4\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[3\]\|combout " "Warning: Node \"U2\|Data\[0\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[3\]\|combout " "Warning: Node \"U2\|Data\[2\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[3\]\|combout " "Warning: Node \"U2\|Data\[1\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[2\]\|combout " "Warning: Node \"U2\|Data\[6\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[2\]\|combout " "Warning: Node \"U2\|Data\[5\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[2\]\|combout " "Warning: Node \"U2\|Data\[3\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[2\]\|combout " "Warning: Node \"U2\|Data\[1\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[0\]\|combout " "Warning: Node \"U2\|Data\[7\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[0\]\|combout " "Warning: Node \"U2\|Data\[8\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[0\]\|combout " "Warning: Node \"U2\|Data\[15\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[0\]\|combout " "Warning: Node \"U2\|Data\[2\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[0\]\|combout " "Warning: Node \"U2\|Data\[4\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[5\]\|combout " "Warning: Node \"U2\|Data\[6\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[5\]\|combout " "Warning: Node \"U2\|Data\[8\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[5\]\|combout " "Warning: Node \"U2\|Data\[10\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[5\]\|combout " "Warning: Node \"U2\|Data\[9\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[5\]\|combout " "Warning: Node \"U2\|Data\[14\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[5\]\|combout " "Warning: Node \"U2\|Data\[15\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[7\]\|combout " "Warning: Node \"U2\|Data\[7\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[7\]\|combout " "Warning: Node \"U2\|Data\[5\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[7\]\|combout " "Warning: Node \"U2\|Data\[13\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[7\]\|combout " "Warning: Node \"U2\|Data\[2\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[7\]\|combout " "Warning: Node \"U2\|Data\[4\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[6\]\|combout " "Warning: Node \"U2\|Data\[3\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[6\]\|combout " "Warning: Node \"U2\|Data\[1\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[6\]\|combout " "Warning: Node \"U2\|Data\[6\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[6\]\|combout " "Warning: Node \"U2\|Data\[5\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[6\]\|combout " "Warning: Node \"U2\|Data\[0\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[6\]\|combout " "Warning: Node \"U2\|Data\[13\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[6\]\|combout " "Warning: Node \"U2\|Data\[15\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[6\]\|combout " "Warning: Node \"U2\|Data\[14\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[4\]\|combout " "Warning: Node \"U2\|Data\[2\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[4\]\|combout " "Warning: Node \"U2\|Data\[4\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[4\]\|combout " "Warning: Node \"U2\|Data\[7\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[4\]\|combout " "Warning: Node \"U2\|Data\[8\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[4\]\|combout " "Warning: Node \"U2\|Data\[11\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[4\]\|combout " "Warning: Node \"U2\|Data\[9\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[1\]\|combout " "Warning: Node \"U2\|Data\[6\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[1\]\|combout " "Warning: Node \"U2\|Data\[8\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[1\]\|combout " "Warning: Node \"U2\|Data\[10\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[1\]\|combout " "Warning: Node \"U2\|Data\[9\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[1\]\|combout " "Warning: Node \"U2\|Data\[14\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[1\]\|combout " "Warning: Node \"U2\|Data\[15\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[3\]\|combout " "Warning: Node \"U2\|Data\[7\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[3\]\|combout " "Warning: Node \"U2\|Data\[5\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[3\]\|combout " "Warning: Node \"U2\|Data\[13\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[3\]\|combout " "Warning: Node \"U2\|Data\[3\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[3\]\|combout " "Warning: Node \"U2\|Data\[4\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[2\]\|combout " "Warning: Node \"U2\|Data\[7\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[2\]\|combout " "Warning: Node \"U2\|Data\[8\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[2\]\|combout " "Warning: Node \"U2\|Data\[15\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[2\]\|combout " "Warning: Node \"U2\|Data\[2\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[2\]\|combout " "Warning: Node \"U2\|Data\[4\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[0\]\|combout " "Warning: Node \"U2\|Data\[11\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[0\]\|combout " "Warning: Node \"U2\|Data\[9\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[0\]\|combout " "Warning: Node \"U2\|Data\[0\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[0\]\|combout " "Warning: Node \"U2\|Data\[14\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[0\]\|combout " "Warning: Node \"U2\|Data\[13\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[5\]\|combout " "Warning: Node \"U2\|Data\[11\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[5\]\|combout " "Warning: Node \"U2\|Data\[12\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[7\]\|combout " "Warning: Node \"U2\|Data\[6\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[7\]\|combout " "Warning: Node \"U2\|Data\[8\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[7\]\|combout " "Warning: Node \"U2\|Data\[11\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[7\]\|combout " "Warning: Node \"U2\|Data\[9\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[7\]\|combout " "Warning: Node \"U2\|Data\[14\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[7\]\|combout " "Warning: Node \"U2\|Data\[15\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[6\]\|combout " "Warning: Node \"U2\|Data\[2\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[6\]\|combout " "Warning: Node \"U2\|Data\[4\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[6\]\|combout " "Warning: Node \"U2\|Data\[7\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[6\]\|combout " "Warning: Node \"U2\|Data\[8\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[6\]\|combout " "Warning: Node \"U2\|Data\[11\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[6\]\|combout " "Warning: Node \"U2\|Data\[9\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[4\]\|combout " "Warning: Node \"U2\|Data\[10\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[4\]\|combout " "Warning: Node \"U2\|Data\[12\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[1\]\|combout " "Warning: Node \"U2\|Data\[11\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[1\]\|combout " "Warning: Node \"U2\|Data\[12\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[3\]\|combout " "Warning: Node \"U2\|Data\[6\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[3\]\|combout " "Warning: Node \"U2\|Data\[8\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[3\]\|combout " "Warning: Node \"U2\|Data\[10\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[3\]\|combout " "Warning: Node \"U2\|Data\[9\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[3\]\|combout " "Warning: Node \"U2\|Data\[14\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[3\]\|combout " "Warning: Node \"U2\|Data\[15\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[2\]\|combout " "Warning: Node \"U2\|Data\[11\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[2\]\|combout " "Warning: Node \"U2\|Data\[9\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[2\]\|combout " "Warning: Node \"U2\|Data\[0\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[2\]\|combout " "Warning: Node \"U2\|Data\[14\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[2\]\|combout " "Warning: Node \"U2\|Data\[13\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[0\]\|combout " "Warning: Node \"U2\|Data\[10\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[0\]\|combout " "Warning: Node \"U2\|Data\[12\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[7\]\|combout " "Warning: Node \"U2\|Data\[10\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[7\]\|combout " "Warning: Node \"U2\|Data\[12\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[6\]\|combout " "Warning: Node \"U2\|Data\[10\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[6\]\|combout " "Warning: Node \"U2\|Data\[12\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[3\]\|combout " "Warning: Node \"U2\|Data\[11\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[3\]\|combout " "Warning: Node \"U2\|Data\[12\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[2\]\|combout " "Warning: Node \"U2\|Data\[10\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[2\]\|combout " "Warning: Node \"U2\|Data\[12\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "full.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'full.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { CLK } } } { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "top.v" "" { Text "G:/CPLD_FPGA/fullview/top.v" 5 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 12 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:U3\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node PLL:U3\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:U3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 31 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mesureFreq:U1\|done_sig  " "Info: Automatically promoted node mesureFreq:U1\|done_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uartsent:U2\|rEN " "Info: Destination node uartsent:U2\|rEN" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 31 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uartsent:U2|rEN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 233 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uartsent:U2\|data\[7\]~7 " "Info: Destination node uartsent:U2\|data\[7\]~7" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 59 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uartsent:U2|data[7]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 725 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 9 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|done_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 546 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mesureFreq:U1\|startCnt  " "Info: Automatically promoted node mesureFreq:U1\|startCnt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mesureFreq:U1\|H2L_F1 " "Info: Destination node mesureFreq:U1\|H2L_F1" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 91 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|H2L_F1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 550 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mesureFreq:U1\|fbaseCntTemp\[5\] " "Info: Destination node mesureFreq:U1\|fbaseCntTemp\[5\]" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 26 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|fbaseCntTemp[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 515 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mesureFreq:U1\|fxCntTemp\[29\] " "Info: Destination node mesureFreq:U1\|fxCntTemp\[29\]" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 33 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|fxCntTemp[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 508 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mesureFreq:U1\|fxCntTemp\[21\] " "Info: Destination node mesureFreq:U1\|fxCntTemp\[21\]" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 33 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|fxCntTemp[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 500 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mesureFreq:U1\|fxCntTemp\[13\] " "Info: Destination node mesureFreq:U1\|fxCntTemp\[13\]" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 33 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|fxCntTemp[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 492 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mesureFreq:U1\|fbaseCntTemp\[21\] " "Info: Destination node mesureFreq:U1\|fbaseCntTemp\[21\]" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 26 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|fbaseCntTemp[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 531 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mesureFreq:U1\|fbaseCntTemp\[29\] " "Info: Destination node mesureFreq:U1\|fbaseCntTemp\[29\]" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 26 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|fbaseCntTemp[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 539 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mesureFreq:U1\|fxCntTemp\[5\] " "Info: Destination node mesureFreq:U1\|fxCntTemp\[5\]" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 33 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|fxCntTemp[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 484 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mesureFreq:U1\|fbaseCntTemp\[13\] " "Info: Destination node mesureFreq:U1\|fbaseCntTemp\[13\]" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 26 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|fbaseCntTemp[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 523 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mesureFreq:U1\|fxCntTemp\[22\] " "Info: Destination node mesureFreq:U1\|fxCntTemp\[22\]" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 33 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|fxCntTemp[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 501 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 19 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|startCnt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 545 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RSTn (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node RSTn (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { RSTn } } } { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RSTn" } } } } { "top.v" "" { Text "G:/CPLD_FPGA/fullview/top.v" 6 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RSTn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 13 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[0\] " "Warning: Node \"LED_OUT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[1\] " "Warning: Node \"LED_OUT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[2\] " "Warning: Node \"LED_OUT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[3\] " "Warning: Node \"LED_OUT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[4\] " "Warning: Node \"LED_OUT\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[5\] " "Warning: Node \"LED_OUT\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[6\] " "Warning: Node \"LED_OUT\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[7\] " "Warning: Node \"LED_OUT\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[8\] " "Warning: Node \"LED_OUT\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[9\] " "Warning: Node \"LED_OUT\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT_10 " "Warning: Node \"LED_OUT_10\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT_10" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X13_Y14 " "Info: Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "3 " "Warning: Found 3 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED 0 " "Info: Pin \"LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1 0 " "Info: Pin \"LED1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TX_Pin_Out 0 " "Info: Pin \"TX_Pin_Out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/CPLD_FPGA/fullview/output_files/full.fit.smsg " "Info: Generated suppressed messages file G:/CPLD_FPGA/fullview/output_files/full.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 144 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Info: Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 26 10:48:32 2016 " "Info: Processing ended: Tue Jul 26 10:48:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
