--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: clk_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: clk_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.380ns (max period limit - period)
  Period: 31.250ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: clk_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: clk_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk_gen/clkout0" derived from  NET 
"clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;  divided by 3.13 to 10 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 172408 paths analyzed, 11142 endpoints analyzed, 5 failing endpoints
 5 timing errors detected. (5 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.314ns.
--------------------------------------------------------------------------------

Paths for end point st_machine/crlf_obs/cr_flag (SLICE_X17Y25.A5), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/cr_flag (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.020ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.287 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/cr_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO6   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X18Y26.B2      net (fanout=11)       1.384   rc/fifo_rc_data<6>
    SLICE_X18Y26.B       Tilo                  0.235   rc_Mram_ACOUT2111
                                                       rc_Mram_ACOUT5112
    SLICE_X18Y25.B5      net (fanout=1)        0.417   rc_Mram_ACOUT5111
    SLICE_X18Y25.B       Tilo                  0.235   st_machine/acv_recieve_0<2>
                                                       rc_Mram_ACOUT5113
    SLICE_X17Y25.B3      net (fanout=7)        0.787   rc_ac<1>
    SLICE_X17Y25.B       Tilo                  0.259   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o<5>1
    SLICE_X17Y25.A5      net (fanout=1)        0.230   st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o
    SLICE_X17Y25.CLK     Tas                   0.373   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/cr_flag_rstpot
                                                       st_machine/crlf_obs/cr_flag
    -------------------------------------------------  ---------------------------
    Total                                      6.020ns (3.202ns logic, 2.818ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/cr_flag (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.969ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.287 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/cr_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO0   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X18Y27.A1      net (fanout=10)       1.128   rc/fifo_rc_data<0>
    SLICE_X18Y27.A       Tilo                  0.235   st_machine/STR_18<5>
                                                       rc_Mram_ACOUT17111
    SLICE_X19Y25.D3      net (fanout=1)        0.606   rc_Mram_ACOUT1711
    SLICE_X19Y25.D       Tilo                  0.259   st_machine/acv_recieve_3<3>
                                                       rc_Mram_ACOUT17113
    SLICE_X17Y25.B2      net (fanout=9)        0.779   rc_ac<5>
    SLICE_X17Y25.B       Tilo                  0.259   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o<5>1
    SLICE_X17Y25.A5      net (fanout=1)        0.230   st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o
    SLICE_X17Y25.CLK     Tas                   0.373   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/cr_flag_rstpot
                                                       st_machine/crlf_obs/cr_flag
    -------------------------------------------------  ---------------------------
    Total                                      5.969ns (3.226ns logic, 2.743ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/cr_flag (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.768ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.287 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/cr_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO1   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X18Y27.A3      net (fanout=10)       0.927   rc/fifo_rc_data<1>
    SLICE_X18Y27.A       Tilo                  0.235   st_machine/STR_18<5>
                                                       rc_Mram_ACOUT17111
    SLICE_X19Y25.D3      net (fanout=1)        0.606   rc_Mram_ACOUT1711
    SLICE_X19Y25.D       Tilo                  0.259   st_machine/acv_recieve_3<3>
                                                       rc_Mram_ACOUT17113
    SLICE_X17Y25.B2      net (fanout=9)        0.779   rc_ac<5>
    SLICE_X17Y25.B       Tilo                  0.259   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o<5>1
    SLICE_X17Y25.A5      net (fanout=1)        0.230   st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o
    SLICE_X17Y25.CLK     Tas                   0.373   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/cr_flag_rstpot
                                                       st_machine/crlf_obs/cr_flag
    -------------------------------------------------  ---------------------------
    Total                                      5.768ns (3.226ns logic, 2.542ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point st_machine/crlf_obs/CRLF (SLICE_X19Y24.A5), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.701ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO6   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X18Y26.B2      net (fanout=11)       1.384   rc/fifo_rc_data<6>
    SLICE_X18Y26.B       Tilo                  0.235   rc_Mram_ACOUT2111
                                                       rc_Mram_ACOUT5112
    SLICE_X18Y25.B5      net (fanout=1)        0.417   rc_Mram_ACOUT5111
    SLICE_X18Y25.B       Tilo                  0.235   st_machine/acv_recieve_0<2>
                                                       rc_Mram_ACOUT5113
    SLICE_X19Y24.B6      net (fanout=7)        0.468   rc_ac<1>
    SLICE_X19Y24.B       Tilo                  0.259   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1_SW0
    SLICE_X19Y24.A5      net (fanout=1)        0.230   N160
    SLICE_X19Y24.CLK     Tas                   0.373   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.701ns (3.202ns logic, 2.499ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.570ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO1   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X18Y26.D3      net (fanout=10)       0.995   rc/fifo_rc_data<1>
    SLICE_X18Y26.D       Tilo                  0.235   rc_Mram_ACOUT2111
                                                       rc_Mram_ACOUT2112
    SLICE_X19Y25.B3      net (fanout=1)        0.554   rc_Mram_ACOUT2111
    SLICE_X19Y25.B       Tilo                  0.259   st_machine/acv_recieve_3<3>
                                                       rc_Mram_ACOUT2113
    SLICE_X19Y24.B4      net (fanout=7)        0.565   rc_ac<0>
    SLICE_X19Y24.B       Tilo                  0.259   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1_SW0
    SLICE_X19Y24.A5      net (fanout=1)        0.230   N160
    SLICE_X19Y24.CLK     Tas                   0.373   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.570ns (3.226ns logic, 2.344ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.511ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO2   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X18Y26.D1      net (fanout=10)       0.936   rc/fifo_rc_data<2>
    SLICE_X18Y26.D       Tilo                  0.235   rc_Mram_ACOUT2111
                                                       rc_Mram_ACOUT2112
    SLICE_X19Y25.B3      net (fanout=1)        0.554   rc_Mram_ACOUT2111
    SLICE_X19Y25.B       Tilo                  0.259   st_machine/acv_recieve_3<3>
                                                       rc_Mram_ACOUT2113
    SLICE_X19Y24.B4      net (fanout=7)        0.565   rc_ac<0>
    SLICE_X19Y24.B       Tilo                  0.259   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1_SW0
    SLICE_X19Y24.A5      net (fanout=1)        0.230   N160
    SLICE_X19Y24.CLK     Tas                   0.373   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.511ns (3.226ns logic, 2.285ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point st_machine/crlf_obs/CRLF (SLICE_X19Y24.A6), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.320ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO0   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X18Y27.A1      net (fanout=10)       1.128   rc/fifo_rc_data<0>
    SLICE_X18Y27.A       Tilo                  0.235   st_machine/STR_18<5>
                                                       rc_Mram_ACOUT17111
    SLICE_X19Y25.D3      net (fanout=1)        0.606   rc_Mram_ACOUT1711
    SLICE_X19Y25.D       Tilo                  0.259   st_machine/acv_recieve_3<3>
                                                       rc_Mram_ACOUT17113
    SLICE_X19Y24.A6      net (fanout=9)        0.619   rc_ac<5>
    SLICE_X19Y24.CLK     Tas                   0.373   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.320ns (2.967ns logic, 2.353ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.119ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO1   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X18Y27.A3      net (fanout=10)       0.927   rc/fifo_rc_data<1>
    SLICE_X18Y27.A       Tilo                  0.235   st_machine/STR_18<5>
                                                       rc_Mram_ACOUT17111
    SLICE_X19Y25.D3      net (fanout=1)        0.606   rc_Mram_ACOUT1711
    SLICE_X19Y25.D       Tilo                  0.259   st_machine/acv_recieve_3<3>
                                                       rc_Mram_ACOUT17113
    SLICE_X19Y24.A6      net (fanout=9)        0.619   rc_ac<5>
    SLICE_X19Y24.CLK     Tas                   0.373   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.119ns (2.967ns logic, 2.152ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.079ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO2   Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X18Y27.A2      net (fanout=10)       0.887   rc/fifo_rc_data<2>
    SLICE_X18Y27.A       Tilo                  0.235   st_machine/STR_18<5>
                                                       rc_Mram_ACOUT17111
    SLICE_X19Y25.D3      net (fanout=1)        0.606   rc_Mram_ACOUT1711
    SLICE_X19Y25.D       Tilo                  0.259   st_machine/acv_recieve_3<3>
                                                       rc_Mram_ACOUT17113
    SLICE_X19Y24.A6      net (fanout=9)        0.619   rc_ac<5>
    SLICE_X19Y24.CLK     Tas                   0.373   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot1
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.079ns (2.967ns logic, 2.112ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clk_gen/clkout0" derived from
 NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS  

--------------------------------------------------------------------------------

Paths for end point st_machine/EXE_ADDR_12 (SLICE_X7Y8.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               st_machine/addr_12 (FF)
  Destination:          st_machine/EXE_ADDR_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: st_machine/addr_12 to st_machine/EXE_ADDR_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y8.AQ        Tcko                  0.200   st_machine/addr<15>
                                                       st_machine/addr_12
    SLICE_X7Y8.AX        net (fanout=2)        0.141   st_machine/addr<12>
    SLICE_X7Y8.CLK       Tckdi       (-Th)    -0.059   st_machine/EXE_ADDR<15>
                                                       st_machine/EXE_ADDR_12
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point st_machine/EXE_ADDR_4 (SLICE_X3Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               st_machine/addr_4 (FF)
  Destination:          st_machine/EXE_ADDR_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: st_machine/addr_4 to st_machine/EXE_ADDR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y9.CMUX      Tshcko                0.238   st_machine/addr<9>
                                                       st_machine/addr_4
    SLICE_X3Y9.AX        net (fanout=2)        0.105   st_machine/addr<4>
    SLICE_X3Y9.CLK       Tckdi       (-Th)    -0.059   st_machine/EXE_ADDR<7>
                                                       st_machine/EXE_ADDR_4
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.297ns logic, 0.105ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------

Paths for end point st_machine/EXE_ADDR_5 (SLICE_X3Y9.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               st_machine/addr_5 (FF)
  Destination:          st_machine/EXE_ADDR_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: st_machine/addr_5 to st_machine/EXE_ADDR_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y9.DMUX      Tshcko                0.238   st_machine/addr<9>
                                                       st_machine/addr_5
    SLICE_X3Y9.BX        net (fanout=2)        0.105   st_machine/addr<5>
    SLICE_X3Y9.CLK       Tckdi       (-Th)    -0.059   st_machine/EXE_ADDR<7>
                                                       st_machine/EXE_ADDR_5
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.297ns logic, 0.105ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk_gen/clkout0" derived from
 NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS  

--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y26.CLKAWRCLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y13.CLKBRDCLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clkout0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk100_nb" derived from  NET 
"clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;  divided by 1.56 to 20 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 477 paths analyzed, 263 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.702ns.
--------------------------------------------------------------------------------

Paths for end point measure/DDS2/state_p_FSM_FFd53 (SLICE_X7Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_exe/RST_OP (FF)
  Destination:          measure/DDS2/state_p_FSM_FFd53 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.107ns (Levels of Logic = 0)
  Clock Path Skew:      -1.492ns (0.621 - 2.113)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100_nb falling at 10.000ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cmd_exe/RST_OP to measure/DDS2/state_p_FSM_FFd53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.AQ      Tcko                  0.430   cmd_exe/RST_OP
                                                       cmd_exe/RST_OP
    SLICE_X7Y54.SR       net (fanout=329)      3.407   cmd_exe/RST_OP
    SLICE_X7Y54.CLK      Trck                  0.270   measure/DDS2/state_p_FSM_FFd53
                                                       measure/DDS2/state_p_FSM_FFd53
    -------------------------------------------------  ---------------------------
    Total                                      4.107ns (0.700ns logic, 3.407ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point measure/DDS2/state_p_FSM_FFd49 (SLICE_X7Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_exe/RST_OP (FF)
  Destination:          measure/DDS2/state_p_FSM_FFd49 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.104ns (Levels of Logic = 0)
  Clock Path Skew:      -1.492ns (0.621 - 2.113)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100_nb falling at 10.000ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cmd_exe/RST_OP to measure/DDS2/state_p_FSM_FFd49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.AQ      Tcko                  0.430   cmd_exe/RST_OP
                                                       cmd_exe/RST_OP
    SLICE_X7Y54.SR       net (fanout=329)      3.407   cmd_exe/RST_OP
    SLICE_X7Y54.CLK      Trck                  0.267   measure/DDS2/state_p_FSM_FFd53
                                                       measure/DDS2/state_p_FSM_FFd49
    -------------------------------------------------  ---------------------------
    Total                                      4.104ns (0.697ns logic, 3.407ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point measure/DDS2/state_p_FSM_FFd46 (SLICE_X13Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd_exe/RST_OP (FF)
  Destination:          measure/DDS2/state_p_FSM_FFd46 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.039ns (Levels of Logic = 0)
  Clock Path Skew:      -1.529ns (0.584 - 2.113)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100_nb falling at 10.000ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cmd_exe/RST_OP to measure/DDS2/state_p_FSM_FFd46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.AQ      Tcko                  0.430   cmd_exe/RST_OP
                                                       cmd_exe/RST_OP
    SLICE_X13Y54.SR      net (fanout=329)      3.284   cmd_exe/RST_OP
    SLICE_X13Y54.CLK     Trck                  0.325   measure/DDS2/state_p_FSM_FFd46
                                                       measure/DDS2/state_p_FSM_FFd46
    -------------------------------------------------  ---------------------------
    Total                                      4.039ns (0.755ns logic, 3.284ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clk100_nb" derived from
 NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 1.56 to 20 nS  

--------------------------------------------------------------------------------

Paths for end point measure/DDS2/p_dds_pend (SLICE_X6Y53.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/DDS2/p_dds_pend (FF)
  Destination:          measure/DDS2/p_dds_pend (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_nb falling at 30.000ns
  Destination Clock:    clk100_nb falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/DDS2/p_dds_pend to measure/DDS2/p_dds_pend
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.AQ       Tcko                  0.200   measure/DDS2/p_dds_pend
                                                       measure/DDS2/p_dds_pend
    SLICE_X6Y53.A6       net (fanout=4)        0.031   measure/DDS2/p_dds_pend
    SLICE_X6Y53.CLK      Tah         (-Th)    -0.190   measure/DDS2/p_dds_pend
                                                       measure/DDS2/p_dds_pend_rstpot
                                                       measure/DDS2/p_dds_pend
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point measure/DDS1/p_dds_pend (SLICE_X6Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/DDS1/p_dds_pend (FF)
  Destination:          measure/DDS1/p_dds_pend (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_nb falling at 30.000ns
  Destination Clock:    clk100_nb falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/DDS1/p_dds_pend to measure/DDS1/p_dds_pend
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AQ       Tcko                  0.200   measure/DDS1/p_dds_pend
                                                       measure/DDS1/p_dds_pend
    SLICE_X6Y51.A6       net (fanout=4)        0.043   measure/DDS1/p_dds_pend
    SLICE_X6Y51.CLK      Tah         (-Th)    -0.190   measure/DDS1/p_dds_pend
                                                       measure/DDS1/p_dds_pend_rstpot
                                                       measure/DDS1/p_dds_pend
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.390ns logic, 0.043ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point measure/DDS2/state_p_FSM_FFd11 (SLICE_X12Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/DDS2/state_p_FSM_FFd12 (FF)
  Destination:          measure/DDS2/state_p_FSM_FFd11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_nb falling at 30.000ns
  Destination Clock:    clk100_nb falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/DDS2/state_p_FSM_FFd12 to measure/DDS2/state_p_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.CQ      Tcko                  0.234   measure/DDS2/state_p_FSM_FFd11
                                                       measure/DDS2/state_p_FSM_FFd12
    SLICE_X12Y54.DX      net (fanout=3)        0.164   measure/DDS2/state_p_FSM_FFd12
    SLICE_X12Y54.CLK     Tckdi       (-Th)    -0.041   measure/DDS2/state_p_FSM_FFd11
                                                       measure/DDS2/state_p_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.275ns logic, 0.164ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk100_nb" derived from
 NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 1.56 to 20 nS  

--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: measure/DDS1/p_data_set/CLK
  Logical resource: measure/DDS1/p_data_set/CK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk100_nb
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: measure/DDS2/p_fqud_set/CLK
  Logical resource: measure/DDS1/p_fqud_set/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk100_nb
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: measure/DDS2/p_fqud_set/CLK
  Logical resource: measure/DDS2/p_fqud_set/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk100_nb
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_gen/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_gen/clkin1                 |     31.250ns|     10.000ns|     38.481ns|            0|            5|            0|       172885|
| clk_gen/clkout0               |     10.000ns|     12.314ns|          N/A|            5|            0|       172408|            0|
| clk100_nb                     |     20.000ns|     11.702ns|          N/A|            0|            0|          477|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.391|    4.998|    6.157|    6.336|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 5  Score: 2954  (Setup/Max: 2954, Hold: 0)

Constraints cover 172885 paths, 0 nets, and 12720 connections

Design statistics:
   Minimum period:  12.314ns{1}   (Maximum frequency:  81.208MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed MON 21 DEC 14:58:38 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4630 MB



