

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Thu Nov  2 20:34:12 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  309971031|  309993879|  3.100 sec|  3.100 sec|  309971031|  309993879|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                  |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |             Instance             |        Module        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_conv1_Pipeline_PAD_fu_1187    |conv1_Pipeline_PAD    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_conv1_Pipeline_2_fu_1213      |conv1_Pipeline_2      |      259|      259|   2.590 us|   2.590 us|  259|  259|       no|
        |grp_conv1_Pipeline_PAD7_fu_1240   |conv1_Pipeline_PAD7   |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_conv1_Pipeline_4_fu_1266      |conv1_Pipeline_4      |      259|      259|   2.590 us|   2.590 us|  259|  259|       no|
        |grp_conv1_Pipeline_KR0_fu_1293    |conv1_Pipeline_KR0    |       49|       49|   0.490 us|   0.490 us|   49|   49|       no|
        |grp_conv1_Pipeline_RELU_fu_1368   |conv1_Pipeline_RELU   |      517|      517|   5.170 us|   5.170 us|  517|  517|       no|
        |grp_conv1_Pipeline_7_fu_1379      |conv1_Pipeline_7      |      258|      258|   2.580 us|   2.580 us|  258|  258|       no|
        |grp_conv1_Pipeline_RELU8_fu_1392  |conv1_Pipeline_RELU8  |      517|      517|   5.170 us|   5.170 us|  517|  517|       no|
        |grp_conv1_Pipeline_9_fu_1403      |conv1_Pipeline_9      |      258|      258|   2.580 us|   2.580 us|  258|  258|       no|
        |grp_conv1_Pipeline_BW_fu_1416     |conv1_Pipeline_BW     |      257|      257|   2.570 us|   2.570 us|  257|  257|       no|
        |grp_conv1_Pipeline_BW9_fu_1426    |conv1_Pipeline_BW9    |      257|      257|   2.570 us|   2.570 us|  257|  257|       no|
        +----------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+-----------+-----------+---------------------+-----------+-----------+-------+----------+
        |                   |    Latency (cycles)   |      Iteration      |  Initiation Interval  |  Trip |          |
        |     Loop Name     |    min    |    max    |       Latency       |  achieved |   target  | Count | Pipelined|
        +-------------------+-----------+-----------+---------------------+-----------+-----------+-------+----------+
        |- TILE_ROW         |  309971030|  309993878|  18233590 ~ 18234934|          -|          -|     17|        no|
        | + BH              |       6163|       6163|                  559|          -|          -|     11|        no|
        | + TILE_OUT        |   18227424|   18228768|    2278428 ~ 2278596|          -|          -|      8|        no|
        |  ++ LOAD_WEIGHTS  |       2936|       3016|            367 ~ 377|          -|          -|      8|        no|
        |   +++ K           |        365|        374|                   73|          -|          -|      5|        no|
        |    ++++ K.1       |         27|         27|                    3|          -|          -|      9|        no|
        |    ++++ K.2       |         27|         27|                    3|          -|          -|      9|        no|
        |  ++ OUT_ROW_COL   |    2142007|    2142007|                   70|          -|          -|  30600|        no|
        |  ++ EXPORT        |     100312|     100384|        12539 ~ 12548|          -|          -|      8|        no|
        |   +++ BH          |      12536|      12544|                 1567|          -|          -|      8|        no|
        |  ++ CLEAR         |      33168|      33184|          4146 ~ 4148|          -|          -|      8|        no|
        |   +++ BH          |       4144|       4145|                  518|          -|          -|      8|        no|
        +-------------------+-----------+-----------+---------------------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    5|       -|      -|    -|
|Expression       |        -|    -|       0|   1985|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   52|    9108|  10669|    -|
|Memory           |       78|    -|    1152|    324|    0|
|Multiplexer      |        -|    -|       -|   3933|    -|
|Register         |        -|    -|    1822|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       78|   57|   12082|  16911|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       18|   15|       8|     23|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------+---------+----+------+------+-----+
    |             Instance             |          Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------+-------------------------+---------+----+------+------+-----+
    |grp_conv1_Pipeline_2_fu_1213      |conv1_Pipeline_2         |        0|   1|   123|   186|    0|
    |grp_conv1_Pipeline_4_fu_1266      |conv1_Pipeline_4         |        0|   1|   123|   186|    0|
    |grp_conv1_Pipeline_7_fu_1379      |conv1_Pipeline_7         |        0|   0|    46|   109|    0|
    |grp_conv1_Pipeline_9_fu_1403      |conv1_Pipeline_9         |        0|   0|    46|   109|    0|
    |grp_conv1_Pipeline_BW_fu_1416     |conv1_Pipeline_BW        |        0|   0|    10|    78|    0|
    |grp_conv1_Pipeline_BW9_fu_1426    |conv1_Pipeline_BW9       |        0|   0|    10|    78|    0|
    |grp_conv1_Pipeline_KR0_fu_1293    |conv1_Pipeline_KR0       |        0|  39|  7828|  7906|    0|
    |grp_conv1_Pipeline_PAD_fu_1187    |conv1_Pipeline_PAD       |        0|   1|    11|   399|    0|
    |grp_conv1_Pipeline_PAD7_fu_1240   |conv1_Pipeline_PAD7      |        0|   1|    11|   399|    0|
    |grp_conv1_Pipeline_RELU_fu_1368   |conv1_Pipeline_RELU      |        0|   0|   240|   290|    0|
    |grp_conv1_Pipeline_RELU8_fu_1392  |conv1_Pipeline_RELU8     |        0|   0|   240|   290|    0|
    |mul_3ns_8ns_10_1_1_U265           |mul_3ns_8ns_10_1_1       |        0|   0|     0|    40|    0|
    |mul_4ns_6ns_9_1_1_U271            |mul_4ns_6ns_9_1_1        |        0|   0|     0|    23|    0|
    |mul_4ns_6ns_9_1_1_U272            |mul_4ns_6ns_9_1_1        |        0|   0|     0|    23|    0|
    |mul_4ns_6ns_9_1_1_U274            |mul_4ns_6ns_9_1_1        |        0|   0|     0|    23|    0|
    |mul_4ns_6ns_9_1_1_U276            |mul_4ns_6ns_9_1_1        |        0|   0|     0|    23|    0|
    |mul_4ns_8ns_10_1_1_U268           |mul_4ns_8ns_10_1_1       |        0|   0|     0|    40|    0|
    |mul_5ns_66ns_69_1_1_U264          |mul_5ns_66ns_69_1_1      |        0|   4|     0|    51|    0|
    |mul_5ns_66ns_70_1_1_U266          |mul_5ns_66ns_70_1_1      |        0|   4|     0|    51|    0|
    |mul_6ns_10ns_15_1_1_U269          |mul_6ns_10ns_15_1_1      |        0|   0|     0|    62|    0|
    |mul_6ns_19ns_24_1_1_U281          |mul_6ns_19ns_24_1_1      |        0|   1|     0|     6|    0|
    |mul_8ns_10ns_17_1_1_U278          |mul_8ns_10ns_17_1_1      |        0|   0|     0|    62|    0|
    |mul_8ns_10ns_17_1_1_U279          |mul_8ns_10ns_17_1_1      |        0|   0|     0|    62|    0|
    |mux_2_1_32_1_1_U280               |mux_2_1_32_1_1           |        0|   0|     0|     9|    0|
    |urem_4ns_3ns_2_8_seq_1_U270       |urem_4ns_3ns_2_8_seq_1   |        0|   0|    58|    23|    0|
    |urem_4ns_3ns_2_8_seq_1_U273       |urem_4ns_3ns_2_8_seq_1   |        0|   0|    58|    23|    0|
    |urem_4ns_3ns_2_8_seq_1_U277       |urem_4ns_3ns_2_8_seq_1   |        0|   0|    58|    23|    0|
    |urem_5ns_3ns_2_9_seq_1_U263       |urem_5ns_3ns_2_9_seq_1   |        0|   0|    70|    27|    0|
    |urem_5ns_3ns_2_9_seq_1_U267       |urem_5ns_3ns_2_9_seq_1   |        0|   0|    70|    27|    0|
    |urem_8ns_3ns_2_12_seq_1_U275      |urem_8ns_3ns_2_12_seq_1  |        0|   0|   106|    41|    0|
    +----------------------------------+-------------------------+---------+----+------+------+-----+
    |Total                             |                         |        0|  52|  9108| 10669|    0|
    +----------------------------------+-------------------------+---------+----+------+------+-----+

    * DSP: 
    +------------------------------------+-------------------------------+----------------+
    |              Instance              |             Module            |   Expression   |
    +------------------------------------+-------------------------------+----------------+
    |am_addmul_8ns_2ns_10ns_19_4_1_U282  |am_addmul_8ns_2ns_10ns_19_4_1  |  (i0 + i1) * i2|
    |am_addmul_8ns_3ns_10ns_19_4_1_U283  |am_addmul_8ns_3ns_10ns_19_4_1  |  (i0 + i1) * i2|
    |am_addmul_8ns_3ns_10ns_19_4_1_U284  |am_addmul_8ns_3ns_10ns_19_4_1  |  (i0 + i1) * i2|
    |am_addmul_8ns_3ns_10ns_19_4_1_U285  |am_addmul_8ns_3ns_10ns_19_4_1  |  (i0 + i1) * i2|
    |am_addmul_8ns_4ns_10ns_19_4_1_U286  |am_addmul_8ns_4ns_10ns_19_4_1  |  (i0 + i1) * i2|
    +------------------------------------+-------------------------------+----------------+

    * Memory: 
    +------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |                              Memory                              |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U        |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W      |       30|   0|   0|    0|  15300|   32|     1|       489600|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U          |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W      |       30|   0|   0|    0|  15300|   32|     1|       489600|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM  |        0|  64|  18|    0|     36|   32|     1|         1152|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM  |        0|  64|  18|    0|     36|   32|     1|         1152|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM  |        0|  64|  18|    0|     36|   32|     1|         1152|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM  |        0|  64|  18|    0|     36|   32|     1|         1152|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM  |        0|  64|  18|    0|     36|   32|     1|         1152|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM  |        0|  64|  18|    0|     36|   32|     1|         1152|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM  |        0|  64|  18|    0|     36|   32|     1|         1152|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM  |        0|  64|  18|    0|     36|   32|     1|         1152|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM  |        0|  64|  18|    0|     36|   32|     1|         1152|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM  |        0|  64|  18|    0|     36|   32|     1|         1152|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM  |        0|  64|  18|    0|     36|   32|     1|         1152|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM  |        0|  64|  18|    0|     36|   32|     1|         1152|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM  |        0|  64|  18|    0|     36|   32|     1|         1152|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM  |        0|  64|  18|    0|     36|   32|     1|         1152|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM  |        0|  64|  18|    0|     36|   32|     1|         1152|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM  |        0|  64|  18|    0|     36|   32|     1|         1152|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM  |        0|  64|  18|    0|     36|   32|     1|         1152|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_RAM_2P_LkbM  |        0|  64|  18|    0|     36|   32|     1|         1152|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_RAM_AUTObkb  |        2|   0|   0|    0|    704|   32|     1|        22528|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_RAM_AUTObkb  |        2|   0|   0|    0|    704|   32|     1|        22528|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_RAM_AUTObkb  |        2|   0|   0|    0|    704|   32|     1|        22528|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_RAM_AUTObkb  |        2|   0|   0|    0|    704|   32|     1|        22528|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_RAM_AUTObkb  |        2|   0|   0|    0|    704|   32|     1|        22528|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_RAM_AUTObkb  |        2|   0|   0|    0|    704|   32|     1|        22528|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_RAM_AUTObkb  |        2|   0|   0|    0|    704|   32|     1|        22528|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_RAM_AUTObkb  |        2|   0|   0|    0|    704|   32|     1|        22528|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_RAM_AUTObkb  |        2|   0|   0|    0|    704|   32|     1|        22528|
    +------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                                                             |                                                                                  |       78|1152| 324|    0|  37584|  928|    29|      1202688|
    +------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln102_fu_1835_p2              |         +|   0|  0|  12|           5|           2|
    |add_ln106_1_fu_1468_p2            |         +|   0|  0|  17|          10|          10|
    |add_ln106_2_fu_1689_p2            |         +|   0|  0|  17|          10|          10|
    |add_ln106_fu_1454_p2              |         +|   0|  0|  16|           9|           4|
    |add_ln108_5_fu_1794_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln108_fu_1573_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln109_1_fu_1809_p2            |         +|   0|  0|  71|          64|          10|
    |add_ln109_fu_1588_p2              |         +|   0|  0|  71|          64|          10|
    |add_ln129_1_fu_1933_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln129_fu_1939_p2              |         +|   0|  0|  13|           6|           6|
    |add_ln131_1_fu_2029_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln131_2_fu_2148_p2            |         +|   0|  0|  16|           9|           6|
    |add_ln131_3_fu_2157_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln131_4_fu_2332_p2            |         +|   0|  0|  12|           4|           2|
    |add_ln131_fu_1994_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln148_1_fu_2833_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln148_fu_2847_p2              |         +|   0|  0|  13|           6|           6|
    |add_ln149_fu_3123_p2              |         +|   0|  0|  12|           5|           2|
    |add_ln155_1_fu_2960_p2            |         +|   0|  0|  16|           9|           9|
    |add_ln155_2_fu_2999_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln155_3_fu_3024_p2            |         +|   0|  0|  16|           9|           9|
    |add_ln155_4_fu_3063_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln155_5_fu_2924_p2            |         +|   0|  0|  15|           8|           8|
    |add_ln155_6_fu_3081_p2            |         +|   0|  0|  15|           8|           8|
    |add_ln155_fu_2881_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln32_fu_1909_p2               |         +|   0|  0|  15|           8|           4|
    |add_ln36_fu_3191_p2               |         +|   0|  0|  14|           7|           4|
    |add_ln41_2_fu_2440_p2             |         +|   0|  0|  22|          15|           1|
    |add_ln41_fu_2446_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln44_1_fu_2814_p2             |         +|   0|  0|  19|          12|           1|
    |add_ln44_fu_2531_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln55_2_fu_1740_p2             |         +|   0|  0|  17|          10|           8|
    |add_ln55_fu_1519_p2               |         +|   0|  0|  17|          10|           8|
    |add_ln85_fu_3145_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln86_fu_3282_p2               |         +|   0|  0|  12|           5|           2|
    |add_ln90_4_fu_3249_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln90_fu_3207_p2               |         +|   0|  0|  15|           8|           8|
    |empty_123_fu_2084_p2              |         +|   0|  0|  13|           6|           6|
    |empty_127_fu_2111_p2              |         +|   0|  0|  12|           4|           1|
    |empty_128_fu_2137_p2              |         +|   0|  0|  13|           6|           6|
    |empty_132_fu_2186_p2              |         +|   0|  0|  13|           6|           6|
    |empty_136_fu_2301_p2              |         +|   0|  0|  12|           4|           1|
    |empty_137_fu_2327_p2              |         +|   0|  0|  13|           6|           6|
    |empty_143_fu_2624_p2              |         +|   0|  0|  15|           8|           8|
    |empty_146_fu_2655_p2              |         +|   0|  0|  16|          14|          14|
    |empty_148_fu_2747_p2              |         +|   0|  0|  14|           7|           1|
    |empty_151_fu_2773_p2              |         +|   0|  0|  14|           7|           2|
    |indvars_iv_next110_fu_2686_p2     |         +|   0|  0|  15|           8|           1|
    |next_mul2529_fu_2117_p2           |         +|   0|  0|  15|           8|           5|
    |next_mul2534_fu_2307_p2           |         +|   0|  0|  15|           8|           5|
    |next_urem2531_fu_2275_p2          |         +|   0|  0|  12|           4|           1|
    |next_urem2536_fu_2384_p2          |         +|   0|  0|  12|           4|           1|
    |empty_122_fu_1974_p2              |         -|   0|  0|  12|           5|           5|
    |empty_125_fu_2095_p2              |         -|   0|  0|  13|           6|           6|
    |empty_134_fu_2197_p2              |         -|   0|  0|  13|           6|           6|
    |empty_142_fu_2611_p2              |         -|   0|  0|  14|           7|           7|
    |empty_145_fu_2646_p2              |         -|   0|  0|  16|          14|          14|
    |sub_ln108_2_fu_1784_p2            |         -|   0|  0|  28|          21|          21|
    |sub_ln108_fu_1563_p2              |         -|   0|  0|  28|          21|          21|
    |sub_ln155_1_fu_3053_p2            |         -|   0|  0|  27|          20|          20|
    |sub_ln155_2_fu_2900_p2            |         -|   0|  0|  14|           7|           7|
    |sub_ln155_3_fu_2945_p2            |         -|   0|  0|  21|          14|          14|
    |sub_ln155_4_fu_3102_p2            |         -|   0|  0|  21|          14|          14|
    |sub_ln155_fu_2989_p2              |         -|   0|  0|  27|          20|          20|
    |sub_ln63_fu_2725_p2               |         -|   0|  0|  12|           5|           5|
    |sub_ln90_1_fu_3228_p2             |         -|   0|  0|  21|          14|          14|
    |sub_ln90_2_fu_3270_p2             |         -|   0|  0|  21|          14|          14|
    |sub_ln90_fu_3181_p2               |         -|   0|  0|  14|           7|           7|
    |and_ln41_fu_2492_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state88                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state99_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |empty_131_fu_2281_p2              |      icmp|   0|  0|  12|           4|           2|
    |empty_140_fu_2390_p2              |      icmp|   0|  0|  12|           4|           2|
    |exitcond9314_fu_2105_p2           |      icmp|   0|  0|  12|           4|           4|
    |exitcond9415_fu_2295_p2           |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln102_fu_1683_p2             |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln129_fu_1927_p2             |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln131_1_fu_2203_p2           |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln131_fu_1999_p2             |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln148_fu_2827_p2             |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln149_1_fu_3109_p2           |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln149_fu_2914_p2             |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln32_fu_1444_p2              |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln41_fu_2434_p2              |      icmp|   0|  0|  22|          15|          13|
    |icmp_ln44_fu_2452_p2              |      icmp|   0|  0|  19|          12|          10|
    |icmp_ln45_fu_2486_p2              |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln56_1_fu_1702_p2            |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln56_fu_1481_p2              |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln85_fu_3139_p2              |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln86_1_fu_3276_p2            |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln86_fu_3197_p2              |      icmp|   0|  0|  12|           5|           4|
    |bh_2_fu_1673_p2                   |        or|   0|  0|   5|           5|           1|
    |or_ln131_fu_2142_p2               |        or|   0|  0|   4|           4|           1|
    |or_ln155_fu_3014_p2               |        or|   0|  0|   4|           4|           1|
    |or_ln44_fu_2498_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln55_1_fu_1746_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln55_fu_1525_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln86_fu_3239_p2                |        or|   0|  0|   4|           4|           1|
    |grp_fu_2512_p0                    |    select|   0|  0|   8|           1|           1|
    |hclamp_1_fu_1752_p3               |    select|   0|  0|  10|           1|          10|
    |hclamp_fu_1531_p3                 |    select|   0|  0|  10|           1|          10|
    |idx_urem2532_fu_2287_p3           |    select|   0|  0|   4|           1|           4|
    |idx_urem2537_fu_2396_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln41_10_fu_2458_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln41_11_fu_2525_p3         |    select|   0|  0|   3|           1|           1|
    |select_ln41_12_fu_2577_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln41_fu_2518_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln44_1_fu_2537_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln44_2_fu_2564_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln44_3_fu_2587_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln44_4_fu_2820_p3          |    select|   0|  0|  11|           1|           1|
    |xor_ln41_fu_2480_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1985|        1295|        1075|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                   Name                                  | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                                |  508|        102|    1|        102|
    |bh_3_reg_1152                                                            |    9|          2|    5|         10|
    |bh_reg_969                                                               |    9|          2|    5|         10|
    |bout_1_reg_1141                                                          |    9|          2|    4|          8|
    |bout_reg_993                                                             |    9|          2|    4|          8|
    |c_reg_1130                                                               |    9|          2|    8|         16|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0        |   49|          9|   14|        126|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1        |   14|          3|   14|         42|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0             |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1             |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0              |   31|          6|   32|        192|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0             |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0          |   49|          9|   14|        126|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1          |   14|          3|   14|         42|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0               |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1               |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0                |   31|          6|   32|        192|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0               |   31|          6|    1|          6|
    |grp_fu_3951_ce                                                           |   20|          4|    1|          4|
    |grp_fu_3951_p0                                                           |   20|          4|   32|        128|
    |grp_fu_3951_p1                                                           |   20|          4|   32|        128|
    |grp_fu_3955_ce                                                           |    9|          2|    1|          2|
    |grp_fu_3959_ce                                                           |    9|          2|    1|          2|
    |grp_fu_3963_ce                                                           |    9|          2|    1|          2|
    |grp_fu_3967_ce                                                           |   14|          3|    1|          3|
    |grp_fu_3967_opcode                                                       |   14|          3|    5|         15|
    |grp_fu_3967_p0                                                           |   14|          3|   32|         96|
    |grp_fu_3967_p1                                                           |   14|          3|   32|         96|
    |h_2_fu_362                                                               |    9|          2|    8|         16|
    |h_reg_1175                                                               |    9|          2|    5|         10|
    |i1_blk_n_AR                                                              |    9|          2|    1|          2|
    |i1_blk_n_R                                                               |    9|          2|    1|          2|
    |i2_blk_n_AW                                                              |    9|          2|    1|          2|
    |i2_blk_n_B                                                               |    9|          2|    1|          2|
    |indvar_flatten22_reg_1096                                                |    9|          2|   15|         30|
    |indvar_flatten_reg_1118                                                  |    9|          2|   12|         24|
    |k_reg_1004                                                               |    9|          2|    4|          8|
    |loop_index_0_i_reg_1016                                                  |    9|          2|    4|          8|
    |loop_index_1_i_reg_1050                                                  |    9|          2|    4|          8|
    |m_axi_i1_ARADDR                                                          |   49|          9|   64|        576|
    |m_axi_i1_ARBURST                                                         |   14|          3|    2|          6|
    |m_axi_i1_ARCACHE                                                         |   14|          3|    4|         12|
    |m_axi_i1_ARID                                                            |   14|          3|    1|          3|
    |m_axi_i1_ARLEN                                                           |   26|          5|   32|        160|
    |m_axi_i1_ARLOCK                                                          |   14|          3|    2|          6|
    |m_axi_i1_ARPROT                                                          |   14|          3|    3|          9|
    |m_axi_i1_ARQOS                                                           |   14|          3|    4|         12|
    |m_axi_i1_ARREGION                                                        |   14|          3|    4|         12|
    |m_axi_i1_ARSIZE                                                          |   14|          3|    3|          9|
    |m_axi_i1_ARUSER                                                          |   14|          3|    1|          3|
    |m_axi_i1_ARVALID                                                         |   20|          4|    1|          4|
    |m_axi_i1_RREADY                                                          |   20|          4|    1|          4|
    |m_axi_i2_AWADDR                                                          |   26|          5|   64|        320|
    |m_axi_i2_AWBURST                                                         |   14|          3|    2|          6|
    |m_axi_i2_AWCACHE                                                         |   14|          3|    4|         12|
    |m_axi_i2_AWID                                                            |   14|          3|    1|          3|
    |m_axi_i2_AWLEN                                                           |   20|          4|   32|        128|
    |m_axi_i2_AWLOCK                                                          |   14|          3|    2|          6|
    |m_axi_i2_AWPROT                                                          |   14|          3|    3|          9|
    |m_axi_i2_AWQOS                                                           |   14|          3|    4|         12|
    |m_axi_i2_AWREGION                                                        |   14|          3|    4|         12|
    |m_axi_i2_AWSIZE                                                          |   14|          3|    3|          9|
    |m_axi_i2_AWUSER                                                          |   14|          3|    1|          3|
    |m_axi_i2_AWVALID                                                         |   20|          4|    1|          4|
    |m_axi_i2_BREADY                                                          |   20|          4|    1|          4|
    |m_axi_i2_WDATA                                                           |   14|          3|   32|         96|
    |m_axi_i2_WID                                                             |   14|          3|    1|          3|
    |m_axi_i2_WLAST                                                           |   14|          3|    1|          3|
    |m_axi_i2_WSTRB                                                           |   14|          3|    4|         12|
    |m_axi_i2_WUSER                                                           |   14|          3|    1|          3|
    |m_axi_i2_WVALID                                                          |   14|          3|    1|          3|
    |m_axi_w1_ARADDR                                                          |   14|          3|   64|        192|
    |o_2_reg_1164                                                             |    9|          2|    4|          8|
    |o_reg_1107                                                               |    9|          2|    4|          8|
    |out_reg_981                                                              |    9|          2|    7|         14|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_address1  |   20|          4|    6|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_d1        |   14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_address1  |   20|          4|    6|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_d1        |   14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_address1  |   20|          4|    6|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_d1        |   14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_address1  |   20|          4|    6|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_d1        |   14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_address1  |   20|          4|    6|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_d1        |   14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_address1  |   20|          4|    6|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_d1        |   14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_address1  |   20|          4|    6|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_d1        |   14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_address1  |   20|          4|    6|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_d1        |   14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_address1  |   20|          4|    6|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_d1        |   14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_address1  |   20|          4|    6|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_d1        |   14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_address1  |   20|          4|    6|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_d1        |   14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_address1  |   20|          4|    6|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_d1        |   14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_address1  |   20|          4|    6|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_d1        |   14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_address1  |   20|          4|    6|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_d1        |   14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_address1  |   20|          4|    6|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_d1        |   14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_address1  |   20|          4|    6|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_d1        |   14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_address1  |   20|          4|    6|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_d1        |   14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_address1  |   20|          4|    6|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_d1        |   14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_address0  |   31|          6|   10|         60|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_ce0       |   31|          6|    1|          6|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_d0        |   26|          5|   32|        160|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_we0       |   26|          5|    1|          5|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_address0  |   31|          6|   10|         60|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_ce0       |   31|          6|    1|          6|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_d0        |   26|          5|   32|        160|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_we0       |   26|          5|    1|          5|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_address0  |   31|          6|   10|         60|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_ce0       |   31|          6|    1|          6|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_d0        |   26|          5|   32|        160|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_we0       |   26|          5|    1|          5|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_address0  |   31|          6|   10|         60|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_ce0       |   31|          6|    1|          6|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_d0        |   26|          5|   32|        160|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_we0       |   26|          5|    1|          5|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_address0  |   31|          6|   10|         60|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_ce0       |   31|          6|    1|          6|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_d0        |   26|          5|   32|        160|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_we0       |   26|          5|    1|          5|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_address0  |   31|          6|   10|         60|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_ce0       |   31|          6|    1|          6|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_d0        |   26|          5|   32|        160|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_we0       |   26|          5|    1|          5|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_address0  |   31|          6|   10|         60|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_ce0       |   31|          6|    1|          6|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_d0        |   26|          5|   32|        160|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_we0       |   26|          5|    1|          5|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_address0  |   31|          6|   10|         60|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_ce0       |   31|          6|    1|          6|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_d0        |   26|          5|   32|        160|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_we0       |   26|          5|    1|          5|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_address0  |   31|          6|   10|         60|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_ce0       |   31|          6|    1|          6|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_ce1       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_d0        |   26|          5|   32|        160|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_we0       |   26|          5|    1|          5|
    |phi_mul2528_reg_1027                                                     |    9|          2|    8|         16|
    |phi_mul2533_reg_1061                                                     |    9|          2|    8|         16|
    |phi_urem2530_reg_1038                                                    |    9|          2|    4|          8|
    |phi_urem2535_reg_1072                                                    |    9|          2|    4|          8|
    |r_reg_1084                                                               |    9|          2|    4|          8|
    |w1_blk_n_AR                                                              |    9|          2|    1|          2|
    |w1_blk_n_R                                                               |    9|          2|    1|          2|
    +-------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                    | 3933|        800| 1865|       7589|
    +-------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+-----+----+-----+-----------+
    |                                Name                                |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln102_reg_3451                                                  |    5|   0|    5|          0|
    |add_ln129_1_reg_3515                                                |    4|   0|    4|          0|
    |add_ln131_5_reg_3536                                                |    7|   0|    9|          2|
    |add_ln131_reg_3526                                                  |   64|   0|   64|          0|
    |add_ln148_1_reg_3805                                                |    4|   0|    4|          0|
    |add_ln149_reg_3894                                                  |    5|   0|    5|          0|
    |add_ln155_4_reg_3869                                                |   64|   0|   64|          0|
    |add_ln155_reg_3829                                                  |   64|   0|   64|          0|
    |add_ln41_2_reg_3650                                                 |   15|   0|   15|          0|
    |add_ln85_reg_3907                                                   |    4|   0|    4|          0|
    |add_ln86_reg_3946                                                   |    5|   0|    5|          0|
    |and_ln41_reg_3682                                                   |    1|   0|    1|          0|
    |ap_CS_fsm                                                           |  101|   0|  101|          0|
    |bh_2_reg_3430                                                       |    4|   0|    5|          1|
    |bh_3_reg_1152                                                       |    5|   0|    5|          0|
    |bh_reg_969                                                          |    5|   0|    5|          0|
    |bout_1_reg_1141                                                     |    4|   0|    4|          0|
    |bout_reg_993                                                        |    4|   0|    4|          0|
    |c_reg_1130                                                          |    8|   0|    8|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22_reg_3720  |   14|   0|   14|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23_reg_3725  |   14|   0|   14|          0|
    |empty_125_reg_3547                                                  |    6|   0|    6|          0|
    |empty_127_reg_3559                                                  |    4|   0|    4|          0|
    |empty_128_reg_3569                                                  |    6|   0|    6|          0|
    |empty_134_reg_3574                                                  |    6|   0|    6|          0|
    |empty_136_reg_3604                                                  |    4|   0|    4|          0|
    |empty_137_reg_3614                                                  |    6|   0|    6|          0|
    |empty_148_reg_3762                                                  |    7|   0|    7|          0|
    |empty_151_reg_3777                                                  |    7|   0|    7|          0|
    |empty_154_reg_3841                                                  |   32|   0|   32|          0|
    |grp_conv1_Pipeline_2_fu_1213_ap_start_reg                           |    1|   0|    1|          0|
    |grp_conv1_Pipeline_4_fu_1266_ap_start_reg                           |    1|   0|    1|          0|
    |grp_conv1_Pipeline_7_fu_1379_ap_start_reg                           |    1|   0|    1|          0|
    |grp_conv1_Pipeline_9_fu_1403_ap_start_reg                           |    1|   0|    1|          0|
    |grp_conv1_Pipeline_BW9_fu_1426_ap_start_reg                         |    1|   0|    1|          0|
    |grp_conv1_Pipeline_BW_fu_1416_ap_start_reg                          |    1|   0|    1|          0|
    |grp_conv1_Pipeline_KR0_fu_1293_ap_start_reg                         |    1|   0|    1|          0|
    |grp_conv1_Pipeline_PAD7_fu_1240_ap_start_reg                        |    1|   0|    1|          0|
    |grp_conv1_Pipeline_PAD_fu_1187_ap_start_reg                         |    1|   0|    1|          0|
    |grp_conv1_Pipeline_RELU8_fu_1392_ap_start_reg                       |    1|   0|    1|          0|
    |grp_conv1_Pipeline_RELU_fu_1368_ap_start_reg                        |    1|   0|    1|          0|
    |h_2_fu_362                                                          |    8|   0|    8|          0|
    |h_reg_1175                                                          |    5|   0|    5|          0|
    |i1_addr_1_read_reg_3409                                             |   32|   0|   32|          0|
    |i1_addr_1_reg_3386                                                  |   64|   0|   64|          0|
    |i1_addr_2_read_reg_3467                                             |   32|   0|   32|          0|
    |i1_addr_2_reg_3456                                                  |   64|   0|   64|          0|
    |i1_addr_3_read_reg_3478                                             |   32|   0|   32|          0|
    |i1_addr_3_reg_3445                                                  |   64|   0|   64|          0|
    |i1_addr_read_reg_3398                                               |   32|   0|   32|          0|
    |i1_addr_reg_3392                                                    |   64|   0|   64|          0|
    |icmp_ln131_reg_3532                                                 |    1|   0|    1|          0|
    |icmp_ln149_reg_3847                                                 |    1|   0|    1|          0|
    |icmp_ln44_reg_3655                                                  |    1|   0|    1|          0|
    |icmp_ln86_reg_3929                                                  |    1|   0|    1|          0|
    |indvar_flatten22_reg_1096                                           |   15|   0|   15|          0|
    |indvar_flatten_reg_1118                                             |   12|   0|   12|          0|
    |indvars_iv119_udiv_cast_reg_3637                                    |    3|   0|    3|          0|
    |indvars_iv_next110_reg_3737                                         |    8|   0|    8|          0|
    |k_reg_1004                                                          |    4|   0|    4|          0|
    |left_1_reg_3489                                                     |   32|   0|   32|          0|
    |left_reg_3420                                                       |   32|   0|   32|          0|
    |loop_index_0_i_reg_1016                                             |    4|   0|    4|          0|
    |loop_index_1_i_reg_1050                                             |    4|   0|    4|          0|
    |lshr_ln1_reg_3818                                                   |    2|   0|    2|          0|
    |mul_ln114_1_reg_3472                                                |   10|   0|   10|          0|
    |mul_ln114_reg_3403                                                  |   10|   0|   10|          0|
    |next_mul2529_reg_3564                                               |    8|   0|    8|          0|
    |next_mul2534_reg_3609                                               |    8|   0|    8|          0|
    |o_2_reg_1164                                                        |    4|   0|    4|          0|
    |o_reg_1107                                                          |    4|   0|    4|          0|
    |or_ln155_reg_3863                                                   |    3|   0|    4|          1|
    |out_reg_981                                                         |    7|   0|    7|          0|
    |phi_mul2528_reg_1027                                                |    8|   0|    8|          0|
    |phi_mul2533_reg_1061                                                |    8|   0|    8|          0|
    |phi_urem2530_reg_1038                                               |    4|   0|    4|          0|
    |phi_urem2535_reg_1072                                               |    4|   0|    4|          0|
    |r_reg_1084                                                          |    4|   0|    4|          0|
    |right_1_reg_3494                                                    |   32|   0|   32|          0|
    |right_reg_3425                                                      |   32|   0|   32|          0|
    |select_ln41_10_reg_3663                                             |    4|   0|    4|          0|
    |select_ln44_1_reg_3703                                              |    4|   0|    4|          0|
    |select_ln44_2_reg_3710                                              |    3|   0|    3|          0|
    |select_ln44_3_reg_3715                                              |    2|   0|    2|          0|
    |select_ln44_reg_3689                                                |    8|   0|    8|          0|
    |sext_ln102_reg_3374                                                 |   10|   0|   10|          0|
    |sext_ln129_reg_3520                                                 |    6|   0|    6|          0|
    |sext_ln148_reg_3835                                                 |    8|   0|    8|          0|
    |sext_ln85_reg_3918                                                  |    8|   0|    8|          0|
    |sub_ln155_3_reg_3851                                                |   14|   0|   14|          0|
    |sub_ln155_4_reg_3879                                                |   14|   0|   14|          0|
    |sub_ln63_reg_3747                                                   |    5|   0|    5|          0|
    |sub_ln90_1_reg_3933                                                 |   14|   0|   14|          0|
    |sub_ln90_2_reg_3938                                                 |   14|   0|   14|          0|
    |tmp_188_cast_reg_3742                                               |    7|   0|    7|          0|
    |tmp_189_cast_reg_3757                                               |    7|   0|    7|          0|
    |tmp_190_cast_reg_3767                                               |    7|   0|    7|          0|
    |tmp_191_cast_reg_3772                                               |    7|   0|    7|          0|
    |tmp_192_cast_reg_3782                                               |    7|   0|    7|          0|
    |tmp_reg_3792                                                        |   32|   0|   32|          0|
    |trunc_ln102_1_reg_3483                                              |    2|   0|    2|          0|
    |trunc_ln102_reg_3414                                                |    2|   0|    2|          0|
    |trunc_ln108_1_reg_3439                                              |   62|   0|   62|          0|
    |trunc_ln129_reg_3508                                                |    1|   0|    1|          0|
    |trunc_ln131_reg_3552                                                |    2|   0|    2|          0|
    |trunc_ln144_reg_3502                                                |    6|   0|    6|          0|
    |trunc_ln148_reg_3810                                                |    1|   0|    1|          0|
    |trunc_ln162_1_reg_3888                                              |   62|   0|   62|          0|
    |trunc_ln41_reg_3668                                                 |    1|   0|    1|          0|
    |trunc_ln45_2_reg_3752                                               |    2|   0|    2|          0|
    |trunc_ln45_reg_3642                                                 |    2|   0|    2|          0|
    |trunc_ln4_reg_3857                                                  |   62|   0|   62|          0|
    |trunc_ln85_reg_3912                                                 |    1|   0|    1|          0|
    |trunc_ln_reg_3380                                                   |   62|   0|   62|          0|
    |udiv_ln102_1_cast_reg_3462                                          |    4|   0|    4|          0|
    |udiv_ln3_cast_reg_3730                                              |    7|   0|    7|          0|
    |udiv_ln4_cast_reg_3787                                              |    7|   0|    7|          0|
    |w1_addr_1_read_reg_3624                                             |   32|   0|   32|          0|
    |w1_addr_1_reg_3582                                                  |   64|   0|   64|          0|
    |w1_addr_read_reg_3588                                               |   32|   0|   32|          0|
    |w1_addr_reg_3541                                                    |   64|   0|   64|          0|
    |zext_ln145_reg_3368                                                 |    8|   0|    9|          1|
    |zext_ln41_mid2_v_reg_3674                                           |    2|   0|    2|          0|
    +--------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                               | 1822|   0| 1827|          5|
    +--------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_412_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_412_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_412_p_opcode    |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_412_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_412_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_416_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_416_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_416_p_opcode    |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_416_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_416_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_420_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_420_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_420_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_420_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_424_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_424_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_424_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_424_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_428_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_428_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_428_p_opcode    |  out|    5|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_428_p_dout0     |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_428_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|m_axi_i1_AWVALID       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWREADY       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWADDR        |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_AWID          |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWLEN         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_AWSIZE        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWBURST       |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWLOCK        |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWCACHE       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWPROT        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWQOS         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWREGION      |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWUSER        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WVALID        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WREADY        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WDATA         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_WSTRB         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_WLAST         |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WID           |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WUSER         |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARVALID       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARREADY       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARADDR        |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_ARID          |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARLEN         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_ARSIZE        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARBURST       |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARLOCK        |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARCACHE       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARPROT        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARQOS         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARREGION      |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARUSER        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RVALID        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RREADY        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RDATA         |   in|   32|       m_axi|             i1|       pointer|
|m_axi_i1_RLAST         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RID           |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RFIFONUM      |   in|   13|       m_axi|             i1|       pointer|
|m_axi_i1_RUSER         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RRESP         |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BVALID        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BREADY        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BRESP         |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BID           |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BUSER         |   in|    1|       m_axi|             i1|       pointer|
|input_ftmap            |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_w1_AWVALID       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWREADY       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWADDR        |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_AWID          |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWLEN         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_AWSIZE        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWBURST       |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWLOCK        |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWCACHE       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWPROT        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWQOS         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWREGION      |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWUSER        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WVALID        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WREADY        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WDATA         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_WSTRB         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_WLAST         |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WID           |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WUSER         |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARVALID       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARREADY       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARADDR        |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_ARID          |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARLEN         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_ARSIZE        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARBURST       |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARLOCK        |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARCACHE       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARPROT        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARQOS         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARREGION      |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARUSER        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RVALID        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RREADY        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RDATA         |   in|   32|       m_axi|             w1|       pointer|
|m_axi_w1_RLAST         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RID           |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RFIFONUM      |   in|   13|       m_axi|             w1|       pointer|
|m_axi_w1_RUSER         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RRESP         |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BVALID        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BREADY        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BRESP         |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BID           |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BUSER         |   in|    1|       m_axi|             w1|       pointer|
|conv1_weights          |   in|   64|     ap_none|  conv1_weights|        scalar|
|conv1_biases_address0  |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0       |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0        |   in|   32|   ap_memory|   conv1_biases|         array|
|m_axi_i2_AWVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_AWID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_AWSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WVALID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WREADY        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WDATA         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_WSTRB         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_WLAST         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WID           |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WUSER         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_ARID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_ARSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RDATA         |   in|   32|       m_axi|             i2|       pointer|
|m_axi_i2_RLAST         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RFIFONUM      |   in|   13|       m_axi|             i2|       pointer|
|m_axi_i2_RUSER         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BUSER         |   in|    1|       m_axi|             i2|       pointer|
|output_ftmap           |   in|   64|     ap_none|   output_ftmap|        scalar|
+-----------------------+-----+-----+------------+---------------+--------------+

