var structph_cfg___e_e__ph_r_f_l_p___t___tx__val =
[
    [ "u32_T_TX_GTM_00_TRANSCEIVE_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a638488ec3ff92e37c65656ee64e4d2a9", null ],
    [ "u32_T_TX_GTM_01_ANA_PBF_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a31d514761e0b12d145e0b2380b6aea68", null ],
    [ "u32_T_TX_GTM_02_ANA_TX_AMPLITUDE_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a8863e3a55b4c8a005c56843625d8a179", null ],
    [ "u32_T_TX_GTM_03_ANA_TX_CLK_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a71af4988136e54d250aa0aa330836bfa", null ],
    [ "u32_T_TX_GTM_04_TX_UNDERSHOOT_CONFIG_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ac1283b03cea51c43f0ff0858930de56c", null ],
    [ "u32_T_TX_GTM_05_TX_OVERSHOOT_CONFIG_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a72562bf19aadb5faad1a876bbb7c5117", null ],
    [ "u32_T_TX_GTM_06_ANA_TX_SHAPE_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#aa446c12e7457f1c37b88ea59f6f346e5", null ],
    [ "u32_T_TX_GTM_07_TX_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#af8a0e246a8caee7790566bd3c66ff675", null ],
    [ "u32_T_TX_GTM_08_ANA_CLK_MAN_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a482b3c0d704778a8fe984252338ef0f5", null ],
    [ "u32_T_TX_A_106_P_00_TRANSCEIVE_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a51268213549814c736812556e406d8f5", null ],
    [ "u32_T_TX_A_106_P_01_TX_UNDERSHOOT_CONFIG_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ac27b79933ebf335435f85e848f36b8a1", null ],
    [ "u32_T_TX_A_106_P_02_TX_OVERSHOOT_CONFIG_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a2b845f3dc37d2ac4e0db02b53198bf37", null ],
    [ "u32_T_TX_A_212_00_TRANSCEIVE_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ae5b36538550567367d8e35974c86f35f", null ],
    [ "u32_T_TX_A_212_01_TX_UNDERSHOOT_CONFIG_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a10300e6449cbd4e537c00216b6a99c8e", null ],
    [ "u32_T_TX_A_212_02_TX_OVERSHOOT_CONFIG_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a3c333d8f8defe8ae0f400a7731816802", null ],
    [ "u32_T_TX_A_424_00_TRANSCEIVE_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a5697b283505271532c7c4e0754df16e4", null ],
    [ "u32_T_TX_A_424_01_TX_UNDERSHOOT_CONFIG_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a8171255007cc21f0fd802f7cb9771bb4", null ],
    [ "u32_T_TX_A_424_02_TX_OVERSHOOT_CONFIG_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a2fa0a169090dbd902070f0e103795b62", null ],
    [ "u32_T_TX_A_848_00_TRANSCEIVE_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ab2828509b1e6de111f0515ecfb2cd2a0", null ],
    [ "u32_T_TX_A_848_01_TX_UNDERSHOOT_CONFIG_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#aa494d5f95d445b5a06723a66c46bcb21", null ],
    [ "u32_T_TX_A_848_02_TX_OVERSHOOT_CONFIG_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a49d2a75b9bd172878c143e313e9f746b", null ],
    [ "u32_T_TX_F_P_00_TRANSCEIVE_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#af4d7ba69dbff86bfe14277b9cd9c503c", null ],
    [ "u32_T_TX_F_P_01_ANA_TX_AMPLITUDE_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#af341b193315cf189bda00c9cf1635517", null ],
    [ "u32_T_TX_F_P_02_TX_UNDERSHOOT_CONFIG_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ad7f1bd58b13e5d17d81c8b36ce50468b", null ],
    [ "u32_T_TX_F_P_03_TX_OVERSHOOT_CONFIG_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ac40561b705cb1ca133b3ce89d3e0ee72", null ],
    [ "u32_T_TX_F_P_04_ANA_CLK_MAN_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#acf8b1cd4d61f073ccb9fac2edbce527b", null ],
    [ "u32_T_TX_ACT_00_ANA_PBF_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a95bdc62e81e93ce8fe144b9184d8c5d2", null ],
    [ "u32_T_TX_ACT_01_TX_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ae73f8c3df10fbadd42fda14928e5b53c", null ],
    [ "u32_T_TX_ACT_02_ANA_CLK_MAN_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a4c631a0dbdc54052580d5931bacda41c", null ],
    [ "u32_T_TX_A_106_ACT_00_TRANSCEIVE_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a0a39e8f4ce392315d21da5bde95c926c", null ],
    [ "u32_T_TX_A_106_ACT_01_ANA_TX_AMPLITUDE_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ad650b65c8df515fc0322c64c049b4c22", null ],
    [ "u32_T_TX_A_106_ACT_02_ANA_TX_CLK_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a914824b27d913df92ef6e0e730800053", null ],
    [ "u32_T_TX_A_106_ACT_03_TX_UNDERSHOOT_CONFIG_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#af25969871c1131638f8e58219d3d557a", null ],
    [ "u32_T_TX_A_106_ACT_04_TX_OVERSHOOT_CONFIG_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ae2e1d83d483606e36f0597268401e391", null ],
    [ "u32_T_TX_A_106_ACT_05_ANA_TX_SHAPE_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ab8450df9f1346710c85972979e5d16a8", null ],
    [ "u32_T_TX_A_106_ACT_06_TX_DATA_MOD_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a0ce3e13c31256358e460c1c3fc5323c7", null ],
    [ "u32_T_TX_A_106_ACT_07_TX_SYMBOL23_MOD_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#aba4efd006a83b8af434bfd87249d0d78", null ],
    [ "u32_T_TX_A_106_ACT_08_TX_SYMBOL01_MOD_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#af9871b4a646ad1c65b80df6622a7894f", null ],
    [ "u32_T_TX_F_212_ACT_00_TRANSCEIVE_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a7df4354fac8e8f322254cb0ea0d939f9", null ],
    [ "u32_T_TX_F_212_ACT_01_ANA_TX_AMPLITUDE_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#af087509287f832aa2e690bdf402339a0", null ],
    [ "u32_T_TX_F_212_ACT_02_ANA_TX_CLK_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#af5cee0301fd44f27f0901b9db74f5d54", null ],
    [ "u32_T_TX_F_212_ACT_03_TX_UNDERSHOOT_CONFIG_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a8629bf1cdb87a9cff7c3a17a5cc3e158", null ],
    [ "u32_T_TX_F_212_ACT_04_TX_OVERSHOOT_CONFIG_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a909a1399c476cc7a59fab5457de4894f", null ],
    [ "u32_T_TX_F_212_ACT_05_ANA_TX_SHAPE_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a39945577efe7430f667b62f7bb6cdd35", null ],
    [ "u32_T_TX_F_212_ACT_06_TX_DATA_MOD_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a1098537ec126724795cb3682ad3d7b77", null ],
    [ "u32_T_TX_F_212_ACT_07_TX_SYMBOL01_MOD_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a0a3e5dfb259f25265a7b28a4c7e48bf9", null ],
    [ "u32_T_TX_F_424_ACT_00_TRANSCEIVE_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a27b188e4eb7c1ae7a47b0c66a6b416dd", null ],
    [ "u32_T_TX_F_424_ACT_01_ANA_TX_AMPLITUDE_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ac5b2c13bad916283738ebf15e8773def", null ],
    [ "u32_T_TX_F_424_ACT_02_ANA_TX_CLK_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ab556564e9faff8ee08c7d2b6bf8f3e92", null ],
    [ "u32_T_TX_F_424_ACT_03_TX_UNDERSHOOT_CONFIG_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a883bc12ce36501e5142e9b36c8822e3a", null ],
    [ "u32_T_TX_F_424_ACT_04_TX_OVERSHOOT_CONFIG_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a4ceecf1a26ec1381397ca760d963d71d", null ],
    [ "u32_T_TX_F_424_ACT_05_ANA_TX_SHAPE_CONTROL_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ae871c5d60a6619cf75815d4ddfe3fb02", null ],
    [ "u32_T_TX_F_424_ACT_06_TX_DATA_MOD_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a17d1ba472b3df31d803009fde2465089", null ],
    [ "u32_T_TX_F_424_ACT_07_TX_SYMBOL01_MOD_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#ae15e203440a3e543505de0fe77c33e72", null ],
    [ "u32_T_TX_B_00_ANA_TX_AMPLITUDE_REG", "d7/d64/structph_cfg___e_e__ph_r_f_l_p___t___tx__val.html#a7c9fcc9f748a2a702f6491792da52ffb", null ]
];