# verilog_fifo
Fifo design in Verilog
Only one test case written
will update more 
