{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1671004104914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1671004104930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 11:18:24 2022 " "Processing started: Wed Dec 14 11:18:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1671004104930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1671004104930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DLD_LAB4_Quartus -c DLD_LAB4_Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off DLD_LAB4_Quartus -c DLD_LAB4_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1671004104930 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1671004105679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld4_new/exp_accelerator_codes/register18.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld4_new/exp_accelerator_codes/register18.v" { { "Info" "ISGN_ENTITY_NAME" "1 register18 " "Found entity 1: register18" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/register18.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/register18.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671004105866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671004105866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld4_new/exp_accelerator_codes/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld4_new/exp_accelerator_codes/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/register.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671004105944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671004105944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld4_new/exp_accelerator_codes/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld4_new/exp_accelerator_codes/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/mux2to1.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/mux2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671004106022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671004106022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld4_new/exp_accelerator_codes/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld4_new/exp_accelerator_codes/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/multiplier.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671004106084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671004106084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld4_new/exp_accelerator_codes/lutexp.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld4_new/exp_accelerator_codes/lutexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671004106162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671004106162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld4_new/exp_accelerator_codes/exponential.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld4_new/exp_accelerator_codes/exponential.v" { { "Info" "ISGN_ENTITY_NAME" "1 exponential " "Found entity 1: exponential" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/exponential.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/exponential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671004106256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671004106256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld4_new/exp_accelerator_codes/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld4_new/exp_accelerator_codes/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/Datapath.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671004106318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671004106318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld4_new/exp_accelerator_codes/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld4_new/exp_accelerator_codes/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/Counter.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671004106396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671004106396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld4_new/exp_accelerator_codes/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld4_new/exp_accelerator_codes/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/Controller.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671004106459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671004106459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld4_new/exp_accelerator_codes/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld4_new/exp_accelerator_codes/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/adder.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671004106521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671004106521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld4_new/wrappercontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld4_new/wrappercontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 WrapperController " "Found entity 1: WrapperController" {  } { { "../DLD4_NEW/WrapperController.v" "" { Text "D:/DLD4_NEW/WrapperController.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671004106630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671004106630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld4_new/wrapper_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld4_new/wrapper_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_counter " "Found entity 1: wrapper_counter" {  } { { "../DLD4_NEW/wrapper_counter.v" "" { Text "D:/DLD4_NEW/wrapper_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671004106724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671004106724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld4_new/exponential_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld4_new/exponential_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 exponential_TB " "Found entity 1: exponential_TB" {  } { { "../DLD4_NEW/exponential_TB.v" "" { Text "D:/DLD4_NEW/exponential_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671004106849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671004106849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "D:/DLD_LAB4_Quartus/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671004106942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671004106942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dld_lab4_quartus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dld_lab4_quartus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DLD_LAB4_Quartus " "Found entity 1: DLD_LAB4_Quartus" {  } { { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671004107020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671004107020 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DLD_LAB4_Quartus " "Elaborating entity \"DLD_LAB4_Quartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1671004107129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WrapperController WrapperController:inst10 " "Elaborating entity \"WrapperController\" for hierarchy \"WrapperController:inst10\"" {  } { { "DLD_LAB4_Quartus.bdf" "inst10" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 184 720 904 328 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671004107332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exponential exponential:inst2 " "Elaborating entity \"exponential\" for hierarchy \"exponential:inst2\"" {  } { { "DLD_LAB4_Quartus.bdf" "inst2" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 312 168 352 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671004107535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller exponential:inst2\|controller:control " "Elaborating entity \"controller\" for hierarchy \"exponential:inst2\|controller:control\"" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/exponential.v" "control" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/exponential.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671004107707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath exponential:inst2\|datapath:dP " "Elaborating entity \"datapath\" for hierarchy \"exponential:inst2\|datapath:dP\"" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/exponential.v" "dP" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/exponential.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671004107863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register exponential:inst2\|datapath:dP\|register:regx " "Elaborating entity \"register\" for hierarchy \"exponential:inst2\|datapath:dP\|register:regx\"" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/Datapath.v" "regx" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/Datapath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671004108019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter exponential:inst2\|datapath:dP\|counter:count " "Elaborating entity \"counter\" for hierarchy \"exponential:inst2\|datapath:dP\|counter:count\"" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/Datapath.v" "count" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/Datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671004108159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT exponential:inst2\|datapath:dP\|LUT:lut " "Elaborating entity \"LUT\" for hierarchy \"exponential:inst2\|datapath:dP\|LUT:lut\"" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/Datapath.v" "lut" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/Datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671004108315 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LUTExp.v(4) " "Verilog HDL Case Statement warning at LUTExp.v(4): incomplete case statement has no default case item" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1671004108315 "|DLD_LAB4_Quartus|exponential:inst2|datapath:dP|LUT:lut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datat LUTExp.v(3) " "Verilog HDL Always Construct warning at LUTExp.v(3): inferring latch(es) for variable \"datat\", which holds its previous value in one or more paths through the always construct" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1671004108315 "|DLD_LAB4_Quartus|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[0\] LUTExp.v(3) " "Inferred latch for \"datat\[0\]\" at LUTExp.v(3)" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671004108315 "|DLD_LAB4_Quartus|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[1\] LUTExp.v(3) " "Inferred latch for \"datat\[1\]\" at LUTExp.v(3)" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671004108315 "|DLD_LAB4_Quartus|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[2\] LUTExp.v(3) " "Inferred latch for \"datat\[2\]\" at LUTExp.v(3)" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671004108315 "|DLD_LAB4_Quartus|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[3\] LUTExp.v(3) " "Inferred latch for \"datat\[3\]\" at LUTExp.v(3)" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671004108315 "|DLD_LAB4_Quartus|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[4\] LUTExp.v(3) " "Inferred latch for \"datat\[4\]\" at LUTExp.v(3)" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671004108315 "|DLD_LAB4_Quartus|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[5\] LUTExp.v(3) " "Inferred latch for \"datat\[5\]\" at LUTExp.v(3)" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671004108315 "|DLD_LAB4_Quartus|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[6\] LUTExp.v(3) " "Inferred latch for \"datat\[6\]\" at LUTExp.v(3)" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671004108331 "|DLD_LAB4_Quartus|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[7\] LUTExp.v(3) " "Inferred latch for \"datat\[7\]\" at LUTExp.v(3)" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671004108346 "|DLD_LAB4_Quartus|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[8\] LUTExp.v(3) " "Inferred latch for \"datat\[8\]\" at LUTExp.v(3)" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671004108346 "|DLD_LAB4_Quartus|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[9\] LUTExp.v(3) " "Inferred latch for \"datat\[9\]\" at LUTExp.v(3)" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671004108346 "|DLD_LAB4_Quartus|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[10\] LUTExp.v(3) " "Inferred latch for \"datat\[10\]\" at LUTExp.v(3)" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671004108346 "|DLD_LAB4_Quartus|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[11\] LUTExp.v(3) " "Inferred latch for \"datat\[11\]\" at LUTExp.v(3)" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671004108346 "|DLD_LAB4_Quartus|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[12\] LUTExp.v(3) " "Inferred latch for \"datat\[12\]\" at LUTExp.v(3)" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671004108346 "|DLD_LAB4_Quartus|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[13\] LUTExp.v(3) " "Inferred latch for \"datat\[13\]\" at LUTExp.v(3)" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671004108346 "|DLD_LAB4_Quartus|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[14\] LUTExp.v(3) " "Inferred latch for \"datat\[14\]\" at LUTExp.v(3)" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671004108346 "|DLD_LAB4_Quartus|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[15\] LUTExp.v(3) " "Inferred latch for \"datat\[15\]\" at LUTExp.v(3)" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671004108346 "|DLD_LAB4_Quartus|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 exponential:inst2\|datapath:dP\|mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"exponential:inst2\|datapath:dP\|mux2to1:mux\"" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/Datapath.v" "mux" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/Datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671004108487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier exponential:inst2\|datapath:dP\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"exponential:inst2\|datapath:dP\|multiplier:mult\"" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/Datapath.v" "mult" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/Datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671004108643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder exponential:inst2\|datapath:dP\|adder:add " "Elaborating entity \"adder\" for hierarchy \"exponential:inst2\|datapath:dP\|adder:add\"" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/Datapath.v" "add" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/Datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671004108814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register18 exponential:inst2\|datapath:dP\|register18:rres " "Elaborating entity \"register18\" for hierarchy \"exponential:inst2\|datapath:dP\|register18:rres\"" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/Datapath.v" "rres" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/Datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671004108908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst\"" {  } { { "DLD_LAB4_Quartus.bdf" "inst" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 40 440 656 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671004109048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:inst\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "D:/DLD_LAB4_Quartus/ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671004109610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:inst\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "D:/DLD_LAB4_Quartus/ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1671004109735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004109766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004109766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../DLD4_NEW/ROM.mif " "Parameter \"init_file\" = \"../DLD4_NEW/ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004109766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004109766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004109766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004109766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004109766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004109766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004109766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004109766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004109766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004109766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004109766 ""}  } { { "ROM.v" "" { Text "D:/DLD_LAB4_Quartus/ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1671004109766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jg81 " "Found entity 1: altsyncram_jg81" {  } { { "db/altsyncram_jg81.tdf" "" { Text "D:/DLD_LAB4_Quartus/db/altsyncram_jg81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671004110015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671004110015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jg81 ROM:inst\|altsyncram:altsyncram_component\|altsyncram_jg81:auto_generated " "Elaborating entity \"altsyncram_jg81\" for hierarchy \"ROM:inst\|altsyncram:altsyncram_component\|altsyncram_jg81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671004110031 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "251 256 0 1 1 " "251 out of 256 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "5 255 " "Addresses ranging from 5 to 255 are not initialized" {  } { { "D:/DLD4_NEW/ROM.mif" "" { Text "D:/DLD4_NEW/ROM.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1 1671004110093 ""}  } { { "D:/DLD4_NEW/ROM.mif" "" { Text "D:/DLD4_NEW/ROM.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1 1671004110093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper_counter wrapper_counter:inst4 " "Elaborating entity \"wrapper_counter\" for hierarchy \"wrapper_counter:inst4\"" {  } { { "DLD_LAB4_Quartus.bdf" "inst4" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 64 48 200 176 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671004110546 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "exponential:inst2\|datapath:dP\|multiplier:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"exponential:inst2\|datapath:dP\|multiplier:mult\|Mult0\"" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/multiplier.v" "Mult0" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/multiplier.v" 4 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1671004112168 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1671004112168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "exponential:inst2\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"exponential:inst2\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0\"" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/multiplier.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/multiplier.v" 4 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1671004112667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exponential:inst2\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"exponential:inst2\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004112667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004112667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004112667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004112667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004112667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004112667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004112667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004112667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671004112667 ""}  } { { "../DLD4_NEW/Exp_Accelerator_codes/multiplier.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/multiplier.v" 4 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1671004112667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "D:/DLD_LAB4_Quartus/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671004112948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671004112948 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:inst2\|datapath:dP\|LUT:lut\|datat\[12\] exponential:inst2\|datapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"exponential:inst2\|datapath:dP\|LUT:lut\|datat\[12\]\" merged with LATCH primitive \"exponential:inst2\|datapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1671004114103 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:inst2\|datapath:dP\|LUT:lut\|datat\[8\] exponential:inst2\|datapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"exponential:inst2\|datapath:dP\|LUT:lut\|datat\[8\]\" merged with LATCH primitive \"exponential:inst2\|datapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1671004114103 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:inst2\|datapath:dP\|LUT:lut\|datat\[6\] exponential:inst2\|datapath:dP\|LUT:lut\|datat\[2\] " "Duplicate LATCH primitive \"exponential:inst2\|datapath:dP\|LUT:lut\|datat\[6\]\" merged with LATCH primitive \"exponential:inst2\|datapath:dP\|LUT:lut\|datat\[2\]\"" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1671004114103 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:inst2\|datapath:dP\|LUT:lut\|datat\[11\] exponential:inst2\|datapath:dP\|LUT:lut\|datat\[3\] " "Duplicate LATCH primitive \"exponential:inst2\|datapath:dP\|LUT:lut\|datat\[11\]\" merged with LATCH primitive \"exponential:inst2\|datapath:dP\|LUT:lut\|datat\[3\]\"" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1671004114103 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:inst2\|datapath:dP\|LUT:lut\|datat\[9\] exponential:inst2\|datapath:dP\|LUT:lut\|datat\[5\] " "Duplicate LATCH primitive \"exponential:inst2\|datapath:dP\|LUT:lut\|datat\[9\]\" merged with LATCH primitive \"exponential:inst2\|datapath:dP\|LUT:lut\|datat\[5\]\"" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1671004114103 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1671004114103 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1671004114415 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1671004116380 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1671004116380 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1671004117441 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1671004117441 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1671004117441 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1671004117441 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1671004117441 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1671004117441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1671004117972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 11:18:37 2022 " "Processing ended: Wed Dec 14 11:18:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1671004117972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1671004117972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1671004117972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1671004117972 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1671004119485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1671004119500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 11:18:39 2022 " "Processing started: Wed Dec 14 11:18:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1671004119500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1671004119500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DLD_LAB4_Quartus -c DLD_LAB4_Quartus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DLD_LAB4_Quartus -c DLD_LAB4_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1671004119500 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1671004119937 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DLD_LAB4_Quartus EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"DLD_LAB4_Quartus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1671004120015 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1671004120062 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1671004120062 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1671004120327 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1671004120343 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1671004120717 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1671004120717 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1671004120717 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1671004120717 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 598 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1671004120717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 599 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1671004120717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 600 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1671004120717 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1671004120717 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1671004120733 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "done_output " "Pin done_output not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { done_output } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 40 784 960 56 "done_output" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { done_output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frac_part\[15\] " "Pin frac_part\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { frac_part[15] } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 368 392 568 384 "frac_part" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frac_part[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 22 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frac_part\[14\] " "Pin frac_part\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { frac_part[14] } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 368 392 568 384 "frac_part" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frac_part[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 23 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frac_part\[13\] " "Pin frac_part\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { frac_part[13] } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 368 392 568 384 "frac_part" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frac_part[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 24 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frac_part\[12\] " "Pin frac_part\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { frac_part[12] } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 368 392 568 384 "frac_part" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frac_part[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 25 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frac_part\[11\] " "Pin frac_part\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { frac_part[11] } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 368 392 568 384 "frac_part" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frac_part[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frac_part\[10\] " "Pin frac_part\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { frac_part[10] } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 368 392 568 384 "frac_part" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frac_part[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frac_part\[9\] " "Pin frac_part\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { frac_part[9] } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 368 392 568 384 "frac_part" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frac_part[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frac_part\[8\] " "Pin frac_part\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { frac_part[8] } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 368 392 568 384 "frac_part" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frac_part[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 29 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frac_part\[7\] " "Pin frac_part\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { frac_part[7] } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 368 392 568 384 "frac_part" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frac_part[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 30 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frac_part\[6\] " "Pin frac_part\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { frac_part[6] } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 368 392 568 384 "frac_part" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frac_part[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 31 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frac_part\[5\] " "Pin frac_part\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { frac_part[5] } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 368 392 568 384 "frac_part" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frac_part[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 32 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frac_part\[4\] " "Pin frac_part\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { frac_part[4] } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 368 392 568 384 "frac_part" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frac_part[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 33 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frac_part\[3\] " "Pin frac_part\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { frac_part[3] } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 368 392 568 384 "frac_part" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frac_part[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 34 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frac_part\[2\] " "Pin frac_part\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { frac_part[2] } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 368 392 568 384 "frac_part" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frac_part[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 35 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frac_part\[1\] " "Pin frac_part\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { frac_part[1] } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 368 392 568 384 "frac_part" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frac_part[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frac_part\[0\] " "Pin frac_part\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { frac_part[0] } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 368 392 568 384 "frac_part" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frac_part[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_part\[1\] " "Pin int_part\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { int_part[1] } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 352 456 632 368 "int_part" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_part[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int_part\[0\] " "Pin int_part\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { int_part[0] } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 352 456 632 368 "int_part" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { int_part[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Pin start not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { start } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 264 -192 -24 280 "start" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 41 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 176 -192 -24 192 "clk" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { rst } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 216 -192 -24 232 "rst" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1671004120842 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1671004120842 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1671004120998 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DLD_LAB4_Quartus.sdc " "Synopsys Design Constraints File file not found: 'DLD_LAB4_Quartus.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1671004121014 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1671004121014 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1671004121029 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1671004121060 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 176 -192 -24 192 "clk" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1671004121060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "exponential:inst2\|datapath:dP\|counter:count\|out\[3\]  " "Automatically promoted node exponential:inst2\|datapath:dP\|counter:count\|out\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1671004121060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "exponential:inst2\|controller:control\|Selector0~0 " "Destination node exponential:inst2\|controller:control\|Selector0~0" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/Controller.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/Controller.v" 9 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exponential:inst2|controller:control|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 376 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1671004121060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "exponential:inst2\|controller:control\|Selector2~0 " "Destination node exponential:inst2\|controller:control\|Selector2~0" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/Controller.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/Controller.v" 9 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exponential:inst2|controller:control|Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 379 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1671004121060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "exponential:inst2\|datapath:dP\|counter:count\|Add0~0 " "Destination node exponential:inst2\|datapath:dP\|counter:count\|Add0~0" {  } { { "../DLD4_NEW/Exp_Accelerator_codes/Counter.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/Counter.v" 12 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exponential:inst2|datapath:dP|counter:count|Add0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 382 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1671004121060 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1671004121060 ""}  } { { "../DLD4_NEW/Exp_Accelerator_codes/Counter.v" "" { Text "D:/DLD4_NEW/Exp_Accelerator_codes/Counter.v" 7 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exponential:inst2|datapath:dP|counter:count|out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 150 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1671004121060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node rst (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1671004121060 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { rst } } } { "DLD_LAB4_Quartus.bdf" "" { Schematic "D:/DLD_LAB4_Quartus/DLD_LAB4_Quartus.bdf" { { 216 -192 -24 232 "rst" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1671004121060 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1671004121170 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1671004121170 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1671004121170 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1671004121170 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1671004121170 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1671004121170 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1671004121201 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1671004121263 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1671004121263 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1671004121263 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 3.3V 1 19 0 " "Number of I/O pins in group: 20 (unused VREF, 3.3V VCCIO, 1 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1671004121279 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1671004121279 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1671004121279 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1671004121279 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1671004121279 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1671004121279 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1671004121279 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1671004121279 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1671004121279 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1671004121279 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1671004121279 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1671004121279 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1671004121279 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1671004121310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1671004122870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1671004123135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1671004123135 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1671004124118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1671004124118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1671004124539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X25_Y0 X37_Y13 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } { { "loc" "" { Generic "D:/DLD_LAB4_Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} 25 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1671004125475 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1671004125475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1671004126255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1671004126271 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1671004126271 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1671004126318 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "done_output 0 " "Pin \"done_output\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1671004126318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frac_part\[15\] 0 " "Pin \"frac_part\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1671004126318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frac_part\[14\] 0 " "Pin \"frac_part\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1671004126318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frac_part\[13\] 0 " "Pin \"frac_part\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1671004126318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frac_part\[12\] 0 " "Pin \"frac_part\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1671004126318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frac_part\[11\] 0 " "Pin \"frac_part\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1671004126318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frac_part\[10\] 0 " "Pin \"frac_part\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1671004126318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frac_part\[9\] 0 " "Pin \"frac_part\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1671004126318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frac_part\[8\] 0 " "Pin \"frac_part\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1671004126318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frac_part\[7\] 0 " "Pin \"frac_part\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1671004126318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frac_part\[6\] 0 " "Pin \"frac_part\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1671004126318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frac_part\[5\] 0 " "Pin \"frac_part\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1671004126318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frac_part\[4\] 0 " "Pin \"frac_part\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1671004126318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frac_part\[3\] 0 " "Pin \"frac_part\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1671004126318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frac_part\[2\] 0 " "Pin \"frac_part\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1671004126318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frac_part\[1\] 0 " "Pin \"frac_part\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1671004126318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frac_part\[0\] 0 " "Pin \"frac_part\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1671004126318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "int_part\[1\] 0 " "Pin \"int_part\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1671004126318 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "int_part\[0\] 0 " "Pin \"int_part\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1671004126318 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1671004126318 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1671004126505 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1671004126536 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1671004126692 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1671004127004 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1671004127004 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1671004127098 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DLD_LAB4_Quartus/output_files/DLD_LAB4_Quartus.fit.smsg " "Generated suppressed messages file D:/DLD_LAB4_Quartus/output_files/DLD_LAB4_Quartus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1671004127534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1671004130467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 11:18:50 2022 " "Processing ended: Wed Dec 14 11:18:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1671004130467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1671004130467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1671004130467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1671004130467 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1671004132058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1671004132074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 11:18:51 2022 " "Processing started: Wed Dec 14 11:18:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1671004132074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1671004132074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DLD_LAB4_Quartus -c DLD_LAB4_Quartus " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DLD_LAB4_Quartus -c DLD_LAB4_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1671004132074 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1671004133618 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1671004133759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1671004145864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 11:19:05 2022 " "Processing ended: Wed Dec 14 11:19:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1671004145864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1671004145864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1671004145864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1671004145864 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1671004146925 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1671004147861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1671004147892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 11:19:07 2022 " "Processing started: Wed Dec 14 11:19:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1671004147892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1671004147892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DLD_LAB4_Quartus -c DLD_LAB4_Quartus " "Command: quartus_sta DLD_LAB4_Quartus -c DLD_LAB4_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1671004147892 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1671004147970 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1671004148579 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1671004148672 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1671004148672 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1671004148906 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DLD_LAB4_Quartus.sdc " "Synopsys Design Constraints File file not found: 'DLD_LAB4_Quartus.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1671004149234 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1671004149234 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1671004149250 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name exponential:inst2\|datapath:dP\|counter:count\|out\[3\] exponential:inst2\|datapath:dP\|counter:count\|out\[3\] " "create_clock -period 1.000 -name exponential:inst2\|datapath:dP\|counter:count\|out\[3\] exponential:inst2\|datapath:dP\|counter:count\|out\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1671004149250 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1671004149250 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1671004149281 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1671004149406 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1671004149468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.344 " "Worst-case setup slack is -8.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004149562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004149562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.344      -366.774 clk  " "   -8.344      -366.774 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004149562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.002       -20.346 exponential:inst2\|datapath:dP\|counter:count\|out\[3\]  " "   -2.002       -20.346 exponential:inst2\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004149562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1671004149562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.673 " "Worst-case hold slack is -2.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004149640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004149640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.673        -5.439 clk  " "   -2.673        -5.439 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004149640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.185         0.000 exponential:inst2\|datapath:dP\|counter:count\|out\[3\]  " "    1.185         0.000 exponential:inst2\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004149640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1671004149640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.435 " "Worst-case recovery slack is -0.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004149718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004149718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.435        -3.480 clk  " "   -0.435        -3.480 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004149718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1671004149718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.187 " "Worst-case removal slack is 1.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004149780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004149780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.187         0.000 clk  " "    1.187         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004149780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1671004149780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.814 " "Worst-case minimum pulse width slack is -1.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004149858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004149858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.814      -180.129 clk  " "   -1.814      -180.129 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004149858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 exponential:inst2\|datapath:dP\|counter:count\|out\[3\]  " "    0.500         0.000 exponential:inst2\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004149858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1671004149858 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1671004150722 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1671004150737 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1671004150800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.270 " "Worst-case setup slack is -2.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004150871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004150871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.270       -71.239 clk  " "   -2.270       -71.239 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004150871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.303        -2.751 exponential:inst2\|datapath:dP\|counter:count\|out\[3\]  " "   -0.303        -2.751 exponential:inst2\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004150871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1671004150871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.704 " "Worst-case hold slack is -1.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004150939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004150939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.704        -4.269 clk  " "   -1.704        -4.269 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004150939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.670         0.000 exponential:inst2\|datapath:dP\|counter:count\|out\[3\]  " "    0.670         0.000 exponential:inst2\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004150939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1671004150939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.290 " "Worst-case recovery slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004151006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004151006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290         0.000 clk  " "    0.290         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004151006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1671004151006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004151083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004151083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590         0.000 clk  " "    0.590         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004151083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1671004151083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.519 " "Worst-case minimum pulse width slack is -1.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004151149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004151149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.519      -147.756 clk  " "   -1.519      -147.756 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004151149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 exponential:inst2\|datapath:dP\|counter:count\|out\[3\]  " "    0.500         0.000 exponential:inst2\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1671004151149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1671004151149 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1671004151893 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1671004152201 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1671004152202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1671004153876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 11:19:13 2022 " "Processing ended: Wed Dec 14 11:19:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1671004153876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1671004153876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1671004153876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1671004153876 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1671004156245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1671004156260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 11:19:15 2022 " "Processing started: Wed Dec 14 11:19:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1671004156260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1671004156260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DLD_LAB4_Quartus -c DLD_LAB4_Quartus " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DLD_LAB4_Quartus -c DLD_LAB4_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1671004156260 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "DLD_LAB4_Quartus.vo\", \"DLD_LAB4_Quartus_fast.vo DLD_LAB4_Quartus_v.sdo DLD_LAB4_Quartus_v_fast.sdo D:/DLD_LAB4_Quartus/simulation/modelsim/ simulation " "Generated files \"DLD_LAB4_Quartus.vo\", \"DLD_LAB4_Quartus_fast.vo\", \"DLD_LAB4_Quartus_v.sdo\" and \"DLD_LAB4_Quartus_v_fast.sdo\" in directory \"D:/DLD_LAB4_Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1671004159755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "385 " "Peak virtual memory: 385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1671004160285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 11:19:20 2022 " "Processing ended: Wed Dec 14 11:19:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1671004160285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1671004160285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1671004160285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1671004160285 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1671004161159 ""}
