{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1597246897928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1597246897928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 12 12:41:37 2020 " "Processing started: Wed Aug 12 12:41:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1597246897928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1597246897928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1597246897929 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1597246898380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-maquina " "Found design unit 1: vga-maquina" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597246899021 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597246899021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597246899021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1597246899065 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vga_blank vga.vhd(17) " "VHDL Signal Declaration warning at vga.vhd(17): used implicit default value for signal \"vga_blank\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1597246899068 "|vga"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vga_vs vga.vhd(18) " "VHDL Signal Declaration warning at vga.vhd(18): used implicit default value for signal \"vga_vs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1597246899068 "|vga"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vga_hs vga.vhd(19) " "VHDL Signal Declaration warning at vga.vhd(19): used implicit default value for signal \"vga_hs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1597246899068 "|vga"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rojo_out vga.vhd(20) " "VHDL Signal Declaration warning at vga.vhd(20): used implicit default value for signal \"rojo_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1597246899068 "|vga"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "verde_out vga.vhd(20) " "VHDL Signal Declaration warning at vga.vhd(20): used implicit default value for signal \"verde_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1597246899069 "|vga"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "azul_out vga.vhd(20) " "VHDL Signal Declaration warning at vga.vhd(20): used implicit default value for signal \"azul_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1597246899069 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset vga.vhd(44) " "VHDL Process Statement warning at vga.vhd(44): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1597246899069 "|vga"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank GND " "Pin \"vga_blank\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|vga_blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_vs GND " "Pin \"vga_vs\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|vga_vs"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_hs GND " "Pin \"vga_hs\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|vga_hs"} { "Warning" "WMLS_MLS_STUCK_PIN" "rojo_out\[0\] GND " "Pin \"rojo_out\[0\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|rojo_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rojo_out\[1\] GND " "Pin \"rojo_out\[1\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|rojo_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rojo_out\[2\] GND " "Pin \"rojo_out\[2\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|rojo_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rojo_out\[3\] GND " "Pin \"rojo_out\[3\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|rojo_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rojo_out\[4\] GND " "Pin \"rojo_out\[4\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|rojo_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rojo_out\[5\] GND " "Pin \"rojo_out\[5\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|rojo_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rojo_out\[6\] GND " "Pin \"rojo_out\[6\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|rojo_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rojo_out\[7\] GND " "Pin \"rojo_out\[7\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|rojo_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rojo_out\[8\] GND " "Pin \"rojo_out\[8\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|rojo_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rojo_out\[9\] GND " "Pin \"rojo_out\[9\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|rojo_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "verde_out\[0\] GND " "Pin \"verde_out\[0\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|verde_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "verde_out\[1\] GND " "Pin \"verde_out\[1\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|verde_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "verde_out\[2\] GND " "Pin \"verde_out\[2\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|verde_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "verde_out\[3\] GND " "Pin \"verde_out\[3\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|verde_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "verde_out\[4\] GND " "Pin \"verde_out\[4\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|verde_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "verde_out\[5\] GND " "Pin \"verde_out\[5\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|verde_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "verde_out\[6\] GND " "Pin \"verde_out\[6\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|verde_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "verde_out\[7\] GND " "Pin \"verde_out\[7\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|verde_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "verde_out\[8\] GND " "Pin \"verde_out\[8\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|verde_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "verde_out\[9\] GND " "Pin \"verde_out\[9\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|verde_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "azul_out\[0\] GND " "Pin \"azul_out\[0\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|azul_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "azul_out\[1\] GND " "Pin \"azul_out\[1\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|azul_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "azul_out\[2\] GND " "Pin \"azul_out\[2\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|azul_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "azul_out\[3\] GND " "Pin \"azul_out\[3\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|azul_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "azul_out\[4\] GND " "Pin \"azul_out\[4\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|azul_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "azul_out\[5\] GND " "Pin \"azul_out\[5\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|azul_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "azul_out\[6\] GND " "Pin \"azul_out\[6\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|azul_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "azul_out\[7\] GND " "Pin \"azul_out\[7\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|azul_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "azul_out\[8\] GND " "Pin \"azul_out\[8\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|azul_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "azul_out\[9\] GND " "Pin \"azul_out\[9\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597246899769 "|vga|azul_out[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1597246899769 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1597246899913 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1597246900457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597246900457 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rojo_in\[0\] " "No output dependent on input pin \"rojo_in\[0\]\"" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597246900568 "|vga|rojo_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rojo_in\[1\] " "No output dependent on input pin \"rojo_in\[1\]\"" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597246900568 "|vga|rojo_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rojo_in\[2\] " "No output dependent on input pin \"rojo_in\[2\]\"" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597246900568 "|vga|rojo_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rojo_in\[3\] " "No output dependent on input pin \"rojo_in\[3\]\"" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597246900568 "|vga|rojo_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rojo_in\[4\] " "No output dependent on input pin \"rojo_in\[4\]\"" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597246900568 "|vga|rojo_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rojo_in\[5\] " "No output dependent on input pin \"rojo_in\[5\]\"" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597246900568 "|vga|rojo_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "verde_in\[0\] " "No output dependent on input pin \"verde_in\[0\]\"" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597246900568 "|vga|verde_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "verde_in\[1\] " "No output dependent on input pin \"verde_in\[1\]\"" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597246900568 "|vga|verde_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "verde_in\[2\] " "No output dependent on input pin \"verde_in\[2\]\"" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597246900568 "|vga|verde_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "verde_in\[3\] " "No output dependent on input pin \"verde_in\[3\]\"" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597246900568 "|vga|verde_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "verde_in\[4\] " "No output dependent on input pin \"verde_in\[4\]\"" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597246900568 "|vga|verde_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "verde_in\[5\] " "No output dependent on input pin \"verde_in\[5\]\"" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597246900568 "|vga|verde_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "azul_in\[0\] " "No output dependent on input pin \"azul_in\[0\]\"" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597246900568 "|vga|azul_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "azul_in\[1\] " "No output dependent on input pin \"azul_in\[1\]\"" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597246900568 "|vga|azul_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "azul_in\[2\] " "No output dependent on input pin \"azul_in\[2\]\"" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597246900568 "|vga|azul_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "azul_in\[3\] " "No output dependent on input pin \"azul_in\[3\]\"" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597246900568 "|vga|azul_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "azul_in\[4\] " "No output dependent on input pin \"azul_in\[4\]\"" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597246900568 "|vga|azul_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "azul_in\[5\] " "No output dependent on input pin \"azul_in\[5\]\"" {  } { { "vga.vhd" "" { Text "C:/Users/Luciana/Documents/GitHub/Final-VLSI/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597246900568 "|vga|azul_in[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1597246900568 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1597246900569 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1597246900569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1597246900569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1597246900569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1597246900637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 12 12:41:40 2020 " "Processing ended: Wed Aug 12 12:41:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1597246900637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1597246900637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1597246900637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1597246900637 ""}
