// Seed: 1485825515
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2 && 1;
  assign module_1.id_3 = 0;
  assign id_2 = (1'h0);
  tri1 id_5 = id_4;
  always @(posedge id_2 + id_5 or posedge 1) while (1) #1;
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    output tri0 id_2,
    input wand id_3,
    output wor id_4,
    input tri1 id_5,
    output wand id_6,
    output tri0 id_7,
    input wor id_8,
    output wor id_9,
    output tri0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    input supply0 id_13,
    input uwire id_14,
    output supply1 id_15,
    input supply0 id_16,
    input supply1 id_17,
    input supply1 id_18,
    input supply1 id_19,
    output tri id_20,
    output tri0 id_21,
    input tri0 id_22,
    input wand id_23,
    input wire id_24
    , id_41,
    input supply1 id_25,
    input wand id_26,
    input uwire id_27,
    input tri1 id_28,
    input tri1 id_29,
    input tri0 id_30,
    output supply1 id_31,
    output wor id_32,
    output tri id_33,
    input tri id_34,
    input wire id_35,
    output supply0 id_36,
    input uwire id_37,
    output tri id_38,
    output wor id_39
);
  assign id_31 = 1;
  wire id_42;
  module_0 modCall_1 (
      id_41,
      id_42,
      id_42,
      id_41
  );
endmodule
