Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Oct 15 21:33:22 2025
| Host         : DESKTOP-FB1N93O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpu_timing_summary_routed.rpt -pb fpu_timing_summary_routed.pb -rpx fpu_timing_summary_routed.rpx -warn_on_violation
| Design       : fpu
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     272         
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (274)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (647)
5. checking no_input_delay (66)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (274)
--------------------------
 There are 272 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fpu_control_unit/data_path_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fpu_control_unit/data_path_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (647)
--------------------------------------------------
 There are 647 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  680          inf        0.000                      0                  680           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           680 Endpoints
Min Delay           680 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpu_control_unit/data_path_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            normalize/exp_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.997ns  (logic 2.129ns (21.296%)  route 7.868ns (78.704%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE                         0.000     0.000 r  fpu_control_unit/data_path_reg[0]/C
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  fpu_control_unit/data_path_reg[0]/Q
                         net (fo=73, routed)          2.593     3.049    fpu_control_unit/Q[0]
    SLICE_X38Y37         LUT4 (Prop_lut4_I0_O)        0.124     3.173 r  fpu_control_unit/mant_shifted[2]_i_2/O
                         net (fo=13, routed)          1.367     4.540    fpu_control_unit/mant_shifted[2]_i_2_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.664 f  fpu_control_unit/exp_out0_carry_i_34/O
                         net (fo=1, routed)           0.412     5.077    fpu_control_unit/exp_out0_carry_i_34_n_0
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     5.201 f  fpu_control_unit/exp_out0_carry_i_24/O
                         net (fo=1, routed)           0.795     5.996    fpu_control_unit/exp_out0_carry_i_24_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.120 r  fpu_control_unit/exp_out0_carry_i_4/O
                         net (fo=25, routed)          1.596     7.715    fpu_control_unit/data_path_reg[0]_4
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.839 r  fpu_control_unit/exp_out0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.839    normalize/exp_out_reg[3]_0[0]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.371 r  normalize/exp_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.371    normalize/exp_out0_carry_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.593 r  normalize/exp_out0_carry__0/O[0]
                         net (fo=1, routed)           1.105     9.698    fpu_control_unit/data0[4]
    SLICE_X43Y48         LUT5 (Prop_lut5_I0_O)        0.299     9.997 r  fpu_control_unit/exp_out[4]_i_1/O
                         net (fo=1, routed)           0.000     9.997    normalize/exp_out_reg[4]_0
    SLICE_X43Y48         FDRE                                         r  normalize/exp_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpu_control_unit/data_path_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            normalize/exp_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.942ns  (logic 2.227ns (22.400%)  route 7.715ns (77.600%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE                         0.000     0.000 r  fpu_control_unit/data_path_reg[0]/C
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  fpu_control_unit/data_path_reg[0]/Q
                         net (fo=73, routed)          2.593     3.049    fpu_control_unit/Q[0]
    SLICE_X38Y37         LUT4 (Prop_lut4_I0_O)        0.124     3.173 r  fpu_control_unit/mant_shifted[2]_i_2/O
                         net (fo=13, routed)          1.367     4.540    fpu_control_unit/mant_shifted[2]_i_2_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.664 f  fpu_control_unit/exp_out0_carry_i_34/O
                         net (fo=1, routed)           0.412     5.077    fpu_control_unit/exp_out0_carry_i_34_n_0
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     5.201 f  fpu_control_unit/exp_out0_carry_i_24/O
                         net (fo=1, routed)           0.795     5.996    fpu_control_unit/exp_out0_carry_i_24_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.120 r  fpu_control_unit/exp_out0_carry_i_4/O
                         net (fo=25, routed)          1.596     7.715    fpu_control_unit/data_path_reg[0]_4
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.839 r  fpu_control_unit/exp_out0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.839    normalize/exp_out_reg[3]_0[0]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.371 r  normalize/exp_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.371    normalize/exp_out0_carry_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.684 r  normalize/exp_out0_carry__0/O[3]
                         net (fo=1, routed)           0.951     9.636    fpu_control_unit/data0[7]
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.306     9.942 r  fpu_control_unit/exp_out[7]_i_1__0/O
                         net (fo=1, routed)           0.000     9.942    normalize/exp_out_reg[7]_2
    SLICE_X41Y49         FDRE                                         r  normalize/exp_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpu_control_unit/data_path_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            normalize/exp_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.810ns  (logic 2.245ns (22.884%)  route 7.565ns (77.116%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE                         0.000     0.000 r  fpu_control_unit/data_path_reg[0]/C
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  fpu_control_unit/data_path_reg[0]/Q
                         net (fo=73, routed)          2.593     3.049    fpu_control_unit/Q[0]
    SLICE_X38Y37         LUT4 (Prop_lut4_I0_O)        0.124     3.173 r  fpu_control_unit/mant_shifted[2]_i_2/O
                         net (fo=13, routed)          1.367     4.540    fpu_control_unit/mant_shifted[2]_i_2_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.664 f  fpu_control_unit/exp_out0_carry_i_34/O
                         net (fo=1, routed)           0.412     5.077    fpu_control_unit/exp_out0_carry_i_34_n_0
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     5.201 f  fpu_control_unit/exp_out0_carry_i_24/O
                         net (fo=1, routed)           0.795     5.996    fpu_control_unit/exp_out0_carry_i_24_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.120 r  fpu_control_unit/exp_out0_carry_i_4/O
                         net (fo=25, routed)          1.596     7.715    fpu_control_unit/data_path_reg[0]_4
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.839 r  fpu_control_unit/exp_out0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.839    normalize/exp_out_reg[3]_0[0]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.371 r  normalize/exp_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.371    normalize/exp_out0_carry_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.705 r  normalize/exp_out0_carry__0/O[1]
                         net (fo=1, routed)           0.802     9.507    fpu_control_unit/data0[5]
    SLICE_X40Y48         LUT5 (Prop_lut5_I0_O)        0.303     9.810 r  fpu_control_unit/exp_out[5]_i_1/O
                         net (fo=1, routed)           0.000     9.810    normalize/exp_out_reg[5]_0
    SLICE_X40Y48         FDRE                                         r  normalize/exp_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpu_control_unit/data_path_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            normalize/mant_shifted_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.413ns  (logic 1.076ns (11.431%)  route 8.337ns (88.569%))
  Logic Levels:           6  (FDRE=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE                         0.000     0.000 r  fpu_control_unit/data_path_reg[1]/C
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fpu_control_unit/data_path_reg[1]/Q
                         net (fo=74, routed)          2.773     3.229    mult/result_reg[31][1]
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.124     3.353 r  mult/exp_out0_carry_i_28/O
                         net (fo=4, routed)           1.747     5.100    fpu_control_unit/exp_out0_carry_i_2_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.224 f  fpu_control_unit/exp_out0_carry_i_16/O
                         net (fo=1, routed)           0.638     5.862    fpu_control_unit/exp_out0_carry_i_16_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.986 r  fpu_control_unit/exp_out0_carry_i_2/O
                         net (fo=29, routed)          2.120     8.106    fpu_control_unit/data_path_reg[0]_5
    SLICE_X43Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.230 r  fpu_control_unit/mant_shifted[17]_i_2/O
                         net (fo=4, routed)           1.059     9.289    fpu_control_unit/mant_shifted[17]_i_2_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.413 r  fpu_control_unit/mant_shifted[16]_i_1/O
                         net (fo=1, routed)           0.000     9.413    normalize/D[16]
    SLICE_X43Y45         FDRE                                         r  normalize/mant_shifted_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpu_control_unit/data_path_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            normalize/mant_shifted_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.411ns  (logic 1.076ns (11.433%)  route 8.335ns (88.567%))
  Logic Levels:           6  (FDRE=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE                         0.000     0.000 r  fpu_control_unit/data_path_reg[1]/C
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fpu_control_unit/data_path_reg[1]/Q
                         net (fo=74, routed)          2.773     3.229    mult/result_reg[31][1]
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.124     3.353 r  mult/exp_out0_carry_i_28/O
                         net (fo=4, routed)           1.747     5.100    fpu_control_unit/exp_out0_carry_i_2_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.224 f  fpu_control_unit/exp_out0_carry_i_16/O
                         net (fo=1, routed)           0.638     5.862    fpu_control_unit/exp_out0_carry_i_16_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.986 r  fpu_control_unit/exp_out0_carry_i_2/O
                         net (fo=29, routed)          2.120     8.106    fpu_control_unit/data_path_reg[0]_5
    SLICE_X43Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.230 r  fpu_control_unit/mant_shifted[17]_i_2/O
                         net (fo=4, routed)           1.057     9.287    fpu_control_unit/mant_shifted[17]_i_2_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.411 r  fpu_control_unit/mant_shifted[17]_i_1/O
                         net (fo=1, routed)           0.000     9.411    normalize/D[17]
    SLICE_X43Y45         FDRE                                         r  normalize/mant_shifted_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpu_control_unit/data_path_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            normalize/exp_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.368ns  (logic 1.803ns (19.246%)  route 7.565ns (80.754%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE                         0.000     0.000 r  fpu_control_unit/data_path_reg[0]/C
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  fpu_control_unit/data_path_reg[0]/Q
                         net (fo=73, routed)          2.593     3.049    fpu_control_unit/Q[0]
    SLICE_X38Y37         LUT4 (Prop_lut4_I0_O)        0.124     3.173 r  fpu_control_unit/mant_shifted[2]_i_2/O
                         net (fo=13, routed)          1.367     4.540    fpu_control_unit/mant_shifted[2]_i_2_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.664 f  fpu_control_unit/exp_out0_carry_i_34/O
                         net (fo=1, routed)           0.412     5.077    fpu_control_unit/exp_out0_carry_i_34_n_0
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     5.201 f  fpu_control_unit/exp_out0_carry_i_24/O
                         net (fo=1, routed)           0.795     5.996    fpu_control_unit/exp_out0_carry_i_24_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.120 r  fpu_control_unit/exp_out0_carry_i_4/O
                         net (fo=25, routed)          1.596     7.715    fpu_control_unit/data_path_reg[0]_4
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.839 r  fpu_control_unit/exp_out0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.839    normalize/exp_out_reg[3]_0[0]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.263 r  normalize/exp_out0_carry/O[1]
                         net (fo=1, routed)           0.802     9.065    fpu_control_unit/data0[1]
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.303     9.368 r  fpu_control_unit/exp_out[1]_i_1/O
                         net (fo=1, routed)           0.000     9.368    normalize/exp_out_reg[1]_0
    SLICE_X40Y47         FDRE                                         r  normalize/exp_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpu_control_unit/data_path_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            normalize/exp_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.351ns  (logic 1.988ns (21.259%)  route 7.363ns (78.741%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE                         0.000     0.000 r  fpu_control_unit/data_path_reg[0]/C
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  fpu_control_unit/data_path_reg[0]/Q
                         net (fo=73, routed)          2.593     3.049    fpu_control_unit/Q[0]
    SLICE_X38Y37         LUT4 (Prop_lut4_I0_O)        0.124     3.173 r  fpu_control_unit/mant_shifted[2]_i_2/O
                         net (fo=13, routed)          1.367     4.540    fpu_control_unit/mant_shifted[2]_i_2_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.664 f  fpu_control_unit/exp_out0_carry_i_34/O
                         net (fo=1, routed)           0.412     5.077    fpu_control_unit/exp_out0_carry_i_34_n_0
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     5.201 f  fpu_control_unit/exp_out0_carry_i_24/O
                         net (fo=1, routed)           0.795     5.996    fpu_control_unit/exp_out0_carry_i_24_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.120 r  fpu_control_unit/exp_out0_carry_i_4/O
                         net (fo=25, routed)          1.596     7.715    fpu_control_unit/data_path_reg[0]_4
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.839 r  fpu_control_unit/exp_out0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.839    normalize/exp_out_reg[3]_0[0]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.445 r  normalize/exp_out0_carry/O[3]
                         net (fo=1, routed)           0.600     9.045    fpu_control_unit/data0[3]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.306     9.351 r  fpu_control_unit/exp_out[3]_i_1/O
                         net (fo=1, routed)           0.000     9.351    normalize/exp_out_reg[3]_1
    SLICE_X42Y48         FDRE                                         r  normalize/exp_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpu_control_unit/data_path_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            normalize/exp_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.319ns  (logic 2.149ns (23.060%)  route 7.170ns (76.940%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE                         0.000     0.000 r  fpu_control_unit/data_path_reg[0]/C
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  fpu_control_unit/data_path_reg[0]/Q
                         net (fo=73, routed)          2.593     3.049    fpu_control_unit/Q[0]
    SLICE_X38Y37         LUT4 (Prop_lut4_I0_O)        0.124     3.173 r  fpu_control_unit/mant_shifted[2]_i_2/O
                         net (fo=13, routed)          1.367     4.540    fpu_control_unit/mant_shifted[2]_i_2_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.664 f  fpu_control_unit/exp_out0_carry_i_34/O
                         net (fo=1, routed)           0.412     5.077    fpu_control_unit/exp_out0_carry_i_34_n_0
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     5.201 f  fpu_control_unit/exp_out0_carry_i_24/O
                         net (fo=1, routed)           0.795     5.996    fpu_control_unit/exp_out0_carry_i_24_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.120 r  fpu_control_unit/exp_out0_carry_i_4/O
                         net (fo=25, routed)          1.596     7.715    fpu_control_unit/data_path_reg[0]_4
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.839 r  fpu_control_unit/exp_out0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.839    normalize/exp_out_reg[3]_0[0]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.371 r  normalize/exp_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.371    normalize/exp_out0_carry_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.610 r  normalize/exp_out0_carry__0/O[2]
                         net (fo=1, routed)           0.407     9.017    fpu_control_unit/data0[6]
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.302     9.319 r  fpu_control_unit/exp_out[6]_i_1/O
                         net (fo=1, routed)           0.000     9.319    normalize/exp_out_reg[6]_0
    SLICE_X41Y49         FDRE                                         r  normalize/exp_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpu_control_unit/data_path_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            normalize/mant_shifted_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.216ns  (logic 1.076ns (11.675%)  route 8.140ns (88.325%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE                         0.000     0.000 r  fpu_control_unit/data_path_reg[1]/C
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fpu_control_unit/data_path_reg[1]/Q
                         net (fo=74, routed)          2.773     3.229    mult/result_reg[31][1]
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.124     3.353 r  mult/exp_out0_carry_i_28/O
                         net (fo=4, routed)           1.747     5.100    fpu_control_unit/exp_out0_carry_i_2_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I5_O)        0.124     5.224 f  fpu_control_unit/exp_out0_carry_i_16/O
                         net (fo=1, routed)           0.638     5.862    fpu_control_unit/exp_out0_carry_i_16_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.986 r  fpu_control_unit/exp_out0_carry_i_2/O
                         net (fo=29, routed)          2.276     8.262    fpu_control_unit/data_path_reg[0]_5
    SLICE_X40Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.386 r  fpu_control_unit/mant_shifted[22]_i_4/O
                         net (fo=1, routed)           0.706     9.092    fpu_control_unit/mant_shifted[22]_i_4_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.216 r  fpu_control_unit/mant_shifted[22]_i_2/O
                         net (fo=1, routed)           0.000     9.216    normalize/D[22]
    SLICE_X41Y43         FDRE                                         r  normalize/mant_shifted_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fpu_control_unit/data_path_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            normalize/exp_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.191ns  (logic 1.622ns (17.647%)  route 7.569ns (82.353%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE                         0.000     0.000 r  fpu_control_unit/data_path_reg[0]/C
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  fpu_control_unit/data_path_reg[0]/Q
                         net (fo=73, routed)          2.593     3.049    fpu_control_unit/Q[0]
    SLICE_X38Y37         LUT4 (Prop_lut4_I0_O)        0.124     3.173 r  fpu_control_unit/mant_shifted[2]_i_2/O
                         net (fo=13, routed)          1.367     4.540    fpu_control_unit/mant_shifted[2]_i_2_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.664 f  fpu_control_unit/exp_out0_carry_i_34/O
                         net (fo=1, routed)           0.412     5.077    fpu_control_unit/exp_out0_carry_i_34_n_0
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     5.201 f  fpu_control_unit/exp_out0_carry_i_24/O
                         net (fo=1, routed)           0.795     5.996    fpu_control_unit/exp_out0_carry_i_24_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.120 r  fpu_control_unit/exp_out0_carry_i_4/O
                         net (fo=25, routed)          1.596     7.715    fpu_control_unit/data_path_reg[0]_4
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.839 r  fpu_control_unit/exp_out0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.839    normalize/exp_out_reg[3]_0[0]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.086 r  normalize/exp_out0_carry/O[0]
                         net (fo=1, routed)           0.806     8.892    fpu_control_unit/data0[0]
    SLICE_X42Y47         LUT4 (Prop_lut4_I2_O)        0.299     9.191 r  fpu_control_unit/exp_out[0]_i_1/O
                         net (fo=1, routed)           0.000     9.191    normalize/exp_out_reg[0]_0
    SLICE_X42Y47         FDRE                                         r  normalize/exp_out_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 normalize/mant_shifted_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            normalize/mant_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  normalize/mant_shifted_reg[9]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  normalize/mant_shifted_reg[9]/Q
                         net (fo=1, routed)           0.054     0.195    fpu_control_unit/mant_out_reg[22]_0[9]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.045     0.240 r  fpu_control_unit/mant_out[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.240    normalize/mant_out_reg[9]_0
    SLICE_X42Y39         FDRE                                         r  normalize/mant_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 normalize/mant_shifted_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            normalize/mant_out_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  normalize/mant_shifted_reg[10]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  normalize/mant_shifted_reg[10]/Q
                         net (fo=1, routed)           0.056     0.197    fpu_control_unit/mant_out_reg[22]_0[10]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.045     0.242 r  fpu_control_unit/mant_out[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.242    normalize/mant_out_reg[10]_0
    SLICE_X42Y39         FDRE                                         r  normalize/mant_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 normalize/mant_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pack/result_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE                         0.000     0.000 r  normalize/mant_out_reg[1]/C
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  normalize/mant_out_reg[1]/Q
                         net (fo=1, routed)           0.114     0.255    pack/D[1]
    SLICE_X41Y36         FDRE                                         r  pack/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult/mant_out_reg__23/C
                            (rising edge-triggered cell FDRE)
  Destination:            align_exp/mant_b_aligned_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE                         0.000     0.000 r  mult/mant_out_reg__23/C
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mult/mant_out_reg__23/Q
                         net (fo=2, routed)           0.071     0.212    mult/mant_out_reg__23_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.045     0.257 r  mult/mant_b_aligned[0]_i_1/O
                         net (fo=1, routed)           0.000     0.257    align_exp/mant_b_aligned_reg[0]_0
    SLICE_X36Y38         FDRE                                         r  align_exp/mant_b_aligned_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 align_exp/exp_a_aligned_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_sub/exp_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.185%)  route 0.120ns (44.815%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE                         0.000     0.000 r  align_exp/exp_a_aligned_reg[5]/C
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  align_exp/exp_a_aligned_reg[5]/Q
                         net (fo=1, routed)           0.120     0.268    add_sub/exp_a_aligned[5]
    SLICE_X40Y46         FDRE                                         r  add_sub/exp_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 normalize/mant_shifted_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            normalize/mant_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  normalize/mant_shifted_reg[12]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  normalize/mant_shifted_reg[12]/Q
                         net (fo=1, routed)           0.087     0.228    fpu_control_unit/mant_out_reg[22]_0[12]
    SLICE_X42Y41         LUT4 (Prop_lut4_I2_O)        0.045     0.273 r  fpu_control_unit/mant_out[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.273    normalize/mant_out_reg[12]_0
    SLICE_X42Y41         FDRE                                         r  normalize/mant_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 normalize/mant_shifted_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            normalize/mant_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  normalize/mant_shifted_reg[11]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  normalize/mant_shifted_reg[11]/Q
                         net (fo=1, routed)           0.091     0.232    fpu_control_unit/mant_out_reg[22]_0[11]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.045     0.277 r  fpu_control_unit/mant_out[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.277    normalize/mant_out_reg[11]_0
    SLICE_X42Y39         FDRE                                         r  normalize/mant_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 normalize/mant_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pack/result_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  normalize/mant_out_reg[3]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  normalize/mant_out_reg[3]/Q
                         net (fo=1, routed)           0.116     0.280    pack/D[3]
    SLICE_X43Y37         FDRE                                         r  pack/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 normalize/mant_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pack/result_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  normalize/mant_out_reg[4]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  normalize/mant_out_reg[4]/Q
                         net (fo=1, routed)           0.116     0.280    pack/D[4]
    SLICE_X43Y37         FDRE                                         r  pack/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 normalize/mant_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pack/result_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  normalize/mant_out_reg[6]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  normalize/mant_out_reg[6]/Q
                         net (fo=1, routed)           0.116     0.280    pack/D[6]
    SLICE_X43Y37         FDRE                                         r  pack/result_reg[6]/D
  -------------------------------------------------------------------    -------------------





