Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Feb 21 00:50:03 2025
| Host         : DESKTOP-OLJFD8P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file contador_7seg_timing_summary_routed.rpt -pb contador_7seg_timing_summary_routed.pb -rpx contador_7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : contador_7seg
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (62)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (62)
-------------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   69          inf        0.000                      0                   69           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 contador_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 3.868ns (64.948%)  route 2.087ns (35.052%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  contador_reg[2]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.361     0.361 r  contador_reg[2]/Q
                         net (fo=9, routed)           0.635     0.996    contador_reg[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I2_O)        0.203     1.199 r  display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.453     2.651    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.304     5.955 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.955    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.728ns  (logic 3.858ns (67.343%)  route 1.871ns (32.657%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  contador_reg[2]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.361     0.361 r  contador_reg[2]/Q
                         net (fo=9, routed)           0.636     0.997    contador_reg[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.203     1.200 r  display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.235     2.435    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.294     5.728 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.728    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.719ns  (logic 3.693ns (64.576%)  route 2.026ns (35.424%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  contador_reg[2]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.361     0.361 r  contador_reg[2]/Q
                         net (fo=9, routed)           0.636     0.997    contador_reg[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.199     1.196 r  display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.390     2.586    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.133     5.719 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.719    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.717ns  (logic 3.762ns (65.802%)  route 1.955ns (34.198%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  contador_reg[0]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.393     0.393 r  contador_reg[0]/Q
                         net (fo=11, routed)          0.655     1.048    contador_reg[0]
    SLICE_X65Y19         LUT4 (Prop_lut4_I2_O)        0.099     1.147 r  display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.300     2.447    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.270     5.717 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.717    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.607ns  (logic 3.702ns (66.030%)  route 1.905ns (33.970%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  contador_reg[2]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.361     0.361 r  contador_reg[2]/Q
                         net (fo=9, routed)           0.623     0.984    contador_reg[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I2_O)        0.199     1.183 r  display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.282     2.465    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.142     5.607 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.607    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.598ns  (logic 3.648ns (65.170%)  route 1.950ns (34.830%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  contador_reg[0]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.393     0.393 r  contador_reg[0]/Q
                         net (fo=11, routed)          0.655     1.048    contador_reg[0]
    SLICE_X65Y19         LUT4 (Prop_lut4_I2_O)        0.097     1.145 r  display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.295     2.440    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.158     5.598 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.598    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.578ns  (logic 3.718ns (66.652%)  route 1.860ns (33.348%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  contador_reg[2]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.361     0.361 r  contador_reg[2]/Q
                         net (fo=9, routed)           0.635     0.996    contador_reg[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.199     1.195 r  display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.225     2.420    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.158     5.578 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.578    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            contador_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.979ns  (logic 1.289ns (32.406%)  route 2.689ns (67.594%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  reset_IBUF_inst/O
                         net (fo=31, routed)          2.689     3.979    reset_IBUF
    SLICE_X64Y19         FDCE                                         f  contador_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            contador_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.979ns  (logic 1.289ns (32.406%)  route 2.689ns (67.594%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  reset_IBUF_inst/O
                         net (fo=31, routed)          2.689     3.979    reset_IBUF
    SLICE_X64Y19         FDCE                                         f  contador_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            contador_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.979ns  (logic 1.289ns (32.406%)  route 2.689ns (67.594%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  reset_IBUF_inst/O
                         net (fo=31, routed)          2.689     3.979    reset_IBUF
    SLICE_X64Y19         FDCE                                         f  contador_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slow_clk_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            slow_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE                         0.000     0.000 r  slow_clk_reg/C
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  slow_clk_reg/Q
                         net (fo=5, routed)           0.166     0.307    slow_clk_reg_n_0
    SLICE_X63Y19         LUT3 (Prop_lut3_I2_O)        0.045     0.352 r  slow_clk_i_1/O
                         net (fo=1, routed)           0.000     0.352    slow_clk_i_1_n_0
    SLICE_X63Y19         FDCE                                         r  slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divider_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_divider_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.183ns (49.422%)  route 0.187ns (50.578%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDCE                         0.000     0.000 r  clk_divider_reg[0]/C
    SLICE_X63Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_divider_reg[0]/Q
                         net (fo=28, routed)          0.187     0.328    clk_divider_reg_n_0_[0]
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.042     0.370 r  clk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    clk_divider[1]
    SLICE_X63Y13         FDCE                                         r  clk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divider_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_divider_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.828%)  route 0.187ns (50.172%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDCE                         0.000     0.000 r  clk_divider_reg[0]/C
    SLICE_X63Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_divider_reg[0]/Q
                         net (fo=28, routed)          0.187     0.328    clk_divider_reg_n_0_[0]
    SLICE_X63Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.373 r  clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000     0.373    clk_divider[0]
    SLICE_X63Y13         FDCE                                         r  clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.207ns (50.607%)  route 0.202ns (49.393%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  contador_reg[1]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_reg[1]/Q
                         net (fo=10, routed)          0.202     0.366    contador_reg[1]
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.043     0.409 r  contador[2]_i_1/O
                         net (fo=1, routed)           0.000     0.409    contador[2]_i_1_n_0
    SLICE_X64Y19         FDCE                                         r  contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.209ns (50.847%)  route 0.202ns (49.153%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  contador_reg[1]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_reg[1]/Q
                         net (fo=10, routed)          0.202     0.366    contador_reg[1]
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.045     0.411 r  contador[1]_i_1/O
                         net (fo=1, routed)           0.000     0.411    contador[1]_i_1_n_0
    SLICE_X64Y19         FDCE                                         r  contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divider_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_divider_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.183ns (42.396%)  route 0.249ns (57.604%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDCE                         0.000     0.000 r  clk_divider_reg[0]/C
    SLICE_X63Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_divider_reg[0]/Q
                         net (fo=28, routed)          0.249     0.390    clk_divider_reg_n_0_[0]
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.042     0.432 r  clk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000     0.432    clk_divider[5]
    SLICE_X63Y14         FDCE                                         r  clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divider_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_divider_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.186ns (42.793%)  route 0.249ns (57.207%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDCE                         0.000     0.000 r  clk_divider_reg[0]/C
    SLICE_X63Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_divider_reg[0]/Q
                         net (fo=28, routed)          0.249     0.390    clk_divider_reg_n_0_[0]
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.045     0.435 r  clk_divider[4]_i_1/O
                         net (fo=1, routed)           0.000     0.435    clk_divider[4]
    SLICE_X63Y14         FDCE                                         r  clk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.190ns (40.970%)  route 0.274ns (59.030%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE                         0.000     0.000 r  contador_reg[3]/C
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_reg[3]/Q
                         net (fo=8, routed)           0.161     0.302    contador_reg[3]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.049     0.351 r  contador[3]_i_1/O
                         net (fo=1, routed)           0.113     0.464    contador[3]_i_1_n_0
    SLICE_X65Y19         FDCE                                         r  contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.209ns (44.574%)  route 0.260ns (55.426%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  contador_reg[0]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  contador_reg[0]/Q
                         net (fo=11, routed)          0.260     0.424    contador_reg[0]
    SLICE_X64Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.469 r  contador[0]_i_1/O
                         net (fo=1, routed)           0.000     0.469    contador[0]_i_1_n_0
    SLICE_X64Y19         FDCE                                         r  contador_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divider_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_divider_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.184ns (37.096%)  route 0.312ns (62.904%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDCE                         0.000     0.000 r  clk_divider_reg[0]/C
    SLICE_X63Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_divider_reg[0]/Q
                         net (fo=28, routed)          0.312     0.453    clk_divider_reg_n_0_[0]
    SLICE_X63Y15         LUT3 (Prop_lut3_I0_O)        0.043     0.496 r  clk_divider[9]_i_1/O
                         net (fo=1, routed)           0.000     0.496    clk_divider[9]
    SLICE_X63Y15         FDCE                                         r  clk_divider_reg[9]/D
  -------------------------------------------------------------------    -------------------





