============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.10-p004_1
  Generated on:           Feb 15 2026  09:22:55 pm
  Module:                 top_addersubtractor
  Library domain:         slow
    Domain index:         0
    Technology libraries: sg13g2_stdcell_slow_1p08V_125C $Revision: 0.1.3 $
                          sg13g2_io_slow_1p08V_3p0V_125C $Revision: 0.0.1 $
                          physical_cells 
  Library domain:         fast
    Domain index:         1
    Technology libraries: sg13g2_stdcell_fast_1p32V_m40C $Revision: 0.1.3 $
                          sg13g2_io_fast_1p32V_3p6V_m40C $Revision: 0.0.1 $
                          physical_cells 
  Library domain:         typ
    Domain index:         2
    Technology libraries: sg13g2_stdcell_typ_1p20V_25C $Revision: 0.1.3 $
                          sg13g2_io_typ_1p2V_3p3V_25C $Revision: 0.0.1 $
                          physical_cells 
  Operating conditions:   sg13g2_stdcell_slow_1p08V_125C 
  Operating conditions:   sg13g2_stdcell_fast_1p32V_m40C 
  Operating conditions:   sg13g2_stdcell_typ_1p20V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

path   1:

                Pin                           Type            Fanout Load Slew Delay Arrival   Location    
                                             (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                              0 R             
core_logic
  AddSubR_reg/CLK                                                            0    +0       0 R             
  AddSubR_reg/Q                        sg13g2_dfrbpq_1(slow)       4 19.7  137  +316     316 R             
  g206/A                                                                          +0     316               
  g206/X                               sg13g2_buf_1(slow)          8 44.7  293  +327     643 R             
  g179__7410/B                                                                    +0     643               
  g179__7410/X                         sg13g2_xor2_1(slow)         2  8.5  160  +285     928 R             
  nbit_adder/Y[1] 
    addinc_add_12_31_g1108__6417/A                                                +0     928               
    addinc_add_12_31_g1108__6417/Y     sg13g2_nor2_1(slow)         2  8.5   84  +127    1055 F             
    addinc_add_12_31_g1071__7482/A1                                               +0    1055               
    addinc_add_12_31_g1071__7482/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +227    1283 R             
    addinc_add_12_31_g1069__1881/A1                                               +0    1283               
    addinc_add_12_31_g1069__1881/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    1495 F             
    addinc_add_12_31_g1067__7098/A2                                               +0    1495               
    addinc_add_12_31_g1067__7098/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +246    1741 R             
    addinc_add_12_31_g1065__5122/A1                                               +0    1741               
    addinc_add_12_31_g1065__5122/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    1954 F             
    addinc_add_12_31_g1063__2802/A2                                               +0    1954               
    addinc_add_12_31_g1063__2802/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +246    2200 R             
    addinc_add_12_31_g1061__3680/A1                                               +0    2200               
    addinc_add_12_31_g1061__3680/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    2412 F             
    addinc_add_12_31_g1059__5526/A2                                               +0    2412               
    addinc_add_12_31_g1059__5526/Y     sg13g2_o21ai_1(slow)        2  9.8  212  +239    2651 R             
    addinc_add_12_31_g1058__8428/B_N                                              +0    2651               
    addinc_add_12_31_g1058__8428/Y     sg13g2_nor2b_1(slow)        2  7.8  135  +253    2905 R             
    addinc_add_12_31_g1055__5107/B1                                               +0    2905               
    addinc_add_12_31_g1055__5107/Y     sg13g2_a221oi_1(slow)       2 10.6  177  +192    3097 F             
    addinc_add_12_31_g1052__6417/A2                                               +0    3097               
    addinc_add_12_31_g1052__6417/Y     sg13g2_o21ai_1(slow)        2 10.4  222  +253    3350 R             
    addinc_add_12_31_g1050__1666/A1                                               +0    3350               
    addinc_add_12_31_g1050__1666/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +214    3564 F             
    addinc_add_12_31_g1048__2883/A2                                               +0    3564               
    addinc_add_12_31_g1048__2883/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +246    3810 R             
    addinc_add_12_31_g1046__9315/A1                                               +0    3810               
    addinc_add_12_31_g1046__9315/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    4022 F             
    addinc_add_12_31_g1044__4733/A2                                               +0    4022               
    addinc_add_12_31_g1044__4733/Y     sg13g2_o21ai_1(slow)        2 10.2  217  +244    4266 R             
    addinc_add_12_31_g1042__5115/A1                                               +0    4266               
    addinc_add_12_31_g1042__5115/X     sg13g2_a21o_1(slow)         1  4.3   56  +230    4496 R             
  nbit_adder/carryout 
  g104__2398/B                                                                    +0    4496               
  g104__2398/X                         sg13g2_and4_1(slow)         1  3.2   64  +234    4730 R             
  Overflow_reg/D                       sg13g2_dfrbpq_1(slow)                      +0    4730               
  Overflow_reg/CLK                     setup                                 0  +213    4944 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                                         10000 R             
                                       uncertainty                              -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4756ps 
Start-point  : core_logic/AddSubR_reg/CLK
End-point    : core_logic/Overflow_reg/D

path   2:

                Pin                           Type            Fanout Load Slew Delay Arrival   Location    
                                             (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                              0 R             
core_logic
  AddSubR_reg/CLK                                                            0    +0       0 R             
  AddSubR_reg/Q                        sg13g2_dfrbpq_1(slow)       4 19.7  137  +316     316 R             
  g206/A                                                                          +0     316               
  g206/X                               sg13g2_buf_1(slow)          8 44.7  293  +327     643 R             
  g179__7410/B                                                                    +0     643               
  g179__7410/X                         sg13g2_xor2_1(slow)         2  8.5  160  +285     928 R             
  nbit_adder/Y[1] 
    addinc_add_12_31_g1108__6417/A                                                +0     928               
    addinc_add_12_31_g1108__6417/Y     sg13g2_nor2_1(slow)         2  8.5   84  +127    1055 F             
    addinc_add_12_31_g1071__7482/A1                                               +0    1055               
    addinc_add_12_31_g1071__7482/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +227    1283 R             
    addinc_add_12_31_g1069__1881/A1                                               +0    1283               
    addinc_add_12_31_g1069__1881/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    1495 F             
    addinc_add_12_31_g1067__7098/A2                                               +0    1495               
    addinc_add_12_31_g1067__7098/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +246    1741 R             
    addinc_add_12_31_g1065__5122/A1                                               +0    1741               
    addinc_add_12_31_g1065__5122/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    1954 F             
    addinc_add_12_31_g1063__2802/A2                                               +0    1954               
    addinc_add_12_31_g1063__2802/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +246    2200 R             
    addinc_add_12_31_g1061__3680/A1                                               +0    2200               
    addinc_add_12_31_g1061__3680/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    2412 F             
    addinc_add_12_31_g1059__5526/A2                                               +0    2412               
    addinc_add_12_31_g1059__5526/Y     sg13g2_o21ai_1(slow)        2  9.8  212  +239    2651 R             
    addinc_add_12_31_g1058__8428/B_N                                              +0    2651               
    addinc_add_12_31_g1058__8428/Y     sg13g2_nor2b_1(slow)        2  7.8  135  +253    2905 R             
    addinc_add_12_31_g1055__5107/B1                                               +0    2905               
    addinc_add_12_31_g1055__5107/Y     sg13g2_a221oi_1(slow)       2 10.6  177  +192    3097 F             
    addinc_add_12_31_g1052__6417/A2                                               +0    3097               
    addinc_add_12_31_g1052__6417/Y     sg13g2_o21ai_1(slow)        2 10.4  222  +253    3350 R             
    addinc_add_12_31_g1050__1666/A1                                               +0    3350               
    addinc_add_12_31_g1050__1666/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +214    3564 F             
    addinc_add_12_31_g1048__2883/A2                                               +0    3564               
    addinc_add_12_31_g1048__2883/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +246    3810 R             
    addinc_add_12_31_g1046__9315/A1                                               +0    3810               
    addinc_add_12_31_g1046__9315/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    4022 F             
    addinc_add_12_31_g1044__4733/A2                                               +0    4022               
    addinc_add_12_31_g1044__4733/Y     sg13g2_o21ai_1(slow)        2 10.2  217  +244    4266 R             
    addinc_add_12_31_g1043__7482/B                                                +0    4266               
    addinc_add_12_31_g1043__7482/Y     sg13g2_xnor2_1(slow)        2  6.3  153  +210    4476 R             
  nbit_adder/S[15] 
  Zreg_reg[15]/D                       sg13g2_dfrbpq_1(slow)                      +0    4476               
  Zreg_reg[15]/CLK                     setup                                 0  +250    4726 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                                         10000 R             
                                       uncertainty                              -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4974ps 
Start-point  : core_logic/AddSubR_reg/CLK
End-point    : core_logic/Zreg_reg[15]/D

path   3:

              Pin                               Type             Fanout  Load Slew Delay Arrival   Location    
                                               (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                                  0 R             
core_logic
  Zreg_reg[0]/CLK                                                                0    +0       0 R             
  Zreg_reg[0]/Q                        sg13g2_dfrbpq_1(slow)          2  44.4  289  +425     425 R             
core_logic/Z[0] 
gen_output_pads[0].pad_Z_inst/c2p                                                     +0     425               
gen_output_pads[0].pad_Z_inst/pad (P)  sg13g2_IOPadOut4mA(slow)       1 100.0  467 +2167    2592 R             
p_Z[0]                                 interconnect                            467    +0    2592 R             
                                       out port                                       +0    2592 R             
(top.sdc_line_16_43_1)                 ext delay                                   +2000    4592 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                                             10000 R             
                                       uncertainty                                  -300    9700 R             
---------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5108ps 
Start-point  : core_logic/Zreg_reg[0]/CLK
End-point    : p_Z[0]

(P) : Instance is preserved

path   4:

              Pin                               Type             Fanout  Load Slew Delay Arrival   Location    
                                               (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                                  0 R             
core_logic
  Zreg_reg[1]/CLK                                                                0    +0       0 R             
  Zreg_reg[1]/Q                        sg13g2_dfrbpq_1(slow)          2  44.4  289  +425     425 R             
core_logic/Z[1] 
gen_output_pads[1].pad_Z_inst/c2p                                                     +0     425               
gen_output_pads[1].pad_Z_inst/pad (P)  sg13g2_IOPadOut4mA(slow)       1 100.0  467 +2167    2592 R             
p_Z[1]                                 interconnect                            467    +0    2592 R             
                                       out port                                       +0    2592 R             
(top.sdc_line_16_42_1)                 ext delay                                   +2000    4592 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                                             10000 R             
                                       uncertainty                                  -300    9700 R             
---------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5108ps 
Start-point  : core_logic/Zreg_reg[1]/CLK
End-point    : p_Z[1]

(P) : Instance is preserved

path   5:

              Pin                               Type             Fanout  Load Slew Delay Arrival   Location    
                                               (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                                  0 R             
core_logic
  Zreg_reg[2]/CLK                                                                0    +0       0 R             
  Zreg_reg[2]/Q                        sg13g2_dfrbpq_1(slow)          2  44.4  289  +425     425 R             
core_logic/Z[2] 
gen_output_pads[2].pad_Z_inst/c2p                                                     +0     425               
gen_output_pads[2].pad_Z_inst/pad (P)  sg13g2_IOPadOut4mA(slow)       1 100.0  467 +2167    2592 R             
p_Z[2]                                 interconnect                            467    +0    2592 R             
                                       out port                                       +0    2592 R             
(top.sdc_line_16_41_1)                 ext delay                                   +2000    4592 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                                             10000 R             
                                       uncertainty                                  -300    9700 R             
---------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5108ps 
Start-point  : core_logic/Zreg_reg[2]/CLK
End-point    : p_Z[2]

(P) : Instance is preserved

path   6:

              Pin                               Type             Fanout  Load Slew Delay Arrival   Location    
                                               (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                                  0 R             
core_logic
  Zreg_reg[3]/CLK                                                                0    +0       0 R             
  Zreg_reg[3]/Q                        sg13g2_dfrbpq_1(slow)          2  44.4  289  +425     425 R             
core_logic/Z[3] 
gen_output_pads[3].pad_Z_inst/c2p                                                     +0     425               
gen_output_pads[3].pad_Z_inst/pad (P)  sg13g2_IOPadOut4mA(slow)       1 100.0  467 +2167    2592 R             
p_Z[3]                                 interconnect                            467    +0    2592 R             
                                       out port                                       +0    2592 R             
(top.sdc_line_16_40_1)                 ext delay                                   +2000    4592 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                                             10000 R             
                                       uncertainty                                  -300    9700 R             
---------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5108ps 
Start-point  : core_logic/Zreg_reg[3]/CLK
End-point    : p_Z[3]

(P) : Instance is preserved

path   7:

              Pin                               Type             Fanout  Load Slew Delay Arrival   Location    
                                               (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                                  0 R             
core_logic
  Zreg_reg[4]/CLK                                                                0    +0       0 R             
  Zreg_reg[4]/Q                        sg13g2_dfrbpq_1(slow)          2  44.4  289  +425     425 R             
core_logic/Z[4] 
gen_output_pads[4].pad_Z_inst/c2p                                                     +0     425               
gen_output_pads[4].pad_Z_inst/pad (P)  sg13g2_IOPadOut4mA(slow)       1 100.0  467 +2167    2592 R             
p_Z[4]                                 interconnect                            467    +0    2592 R             
                                       out port                                       +0    2592 R             
(top.sdc_line_16_39_1)                 ext delay                                   +2000    4592 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                                             10000 R             
                                       uncertainty                                  -300    9700 R             
---------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5108ps 
Start-point  : core_logic/Zreg_reg[4]/CLK
End-point    : p_Z[4]

(P) : Instance is preserved

path   8:

              Pin                               Type             Fanout  Load Slew Delay Arrival   Location    
                                               (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                                  0 R             
core_logic
  Zreg_reg[5]/CLK                                                                0    +0       0 R             
  Zreg_reg[5]/Q                        sg13g2_dfrbpq_1(slow)          2  44.4  289  +425     425 R             
core_logic/Z[5] 
gen_output_pads[5].pad_Z_inst/c2p                                                     +0     425               
gen_output_pads[5].pad_Z_inst/pad (P)  sg13g2_IOPadOut4mA(slow)       1 100.0  467 +2167    2592 R             
p_Z[5]                                 interconnect                            467    +0    2592 R             
                                       out port                                       +0    2592 R             
(top.sdc_line_16_38_1)                 ext delay                                   +2000    4592 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                                             10000 R             
                                       uncertainty                                  -300    9700 R             
---------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5108ps 
Start-point  : core_logic/Zreg_reg[5]/CLK
End-point    : p_Z[5]

(P) : Instance is preserved

path   9:

              Pin                               Type             Fanout  Load Slew Delay Arrival   Location    
                                               (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                                  0 R             
core_logic
  Zreg_reg[6]/CLK                                                                0    +0       0 R             
  Zreg_reg[6]/Q                        sg13g2_dfrbpq_1(slow)          2  44.4  289  +425     425 R             
core_logic/Z[6] 
gen_output_pads[6].pad_Z_inst/c2p                                                     +0     425               
gen_output_pads[6].pad_Z_inst/pad (P)  sg13g2_IOPadOut4mA(slow)       1 100.0  467 +2167    2592 R             
p_Z[6]                                 interconnect                            467    +0    2592 R             
                                       out port                                       +0    2592 R             
(top.sdc_line_16_37_1)                 ext delay                                   +2000    4592 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                                             10000 R             
                                       uncertainty                                  -300    9700 R             
---------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5108ps 
Start-point  : core_logic/Zreg_reg[6]/CLK
End-point    : p_Z[6]

(P) : Instance is preserved

path  10:

              Pin                               Type             Fanout  Load Slew Delay Arrival   Location    
                                               (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                                  0 R             
core_logic
  Zreg_reg[7]/CLK                                                                0    +0       0 R             
  Zreg_reg[7]/Q                        sg13g2_dfrbpq_1(slow)          2  44.4  289  +425     425 R             
core_logic/Z[7] 
gen_output_pads[7].pad_Z_inst/c2p                                                     +0     425               
gen_output_pads[7].pad_Z_inst/pad (P)  sg13g2_IOPadOut4mA(slow)       1 100.0  467 +2167    2592 R             
p_Z[7]                                 interconnect                            467    +0    2592 R             
                                       out port                                       +0    2592 R             
(top.sdc_line_16_36_1)                 ext delay                                   +2000    4592 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                                             10000 R             
                                       uncertainty                                  -300    9700 R             
---------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5108ps 
Start-point  : core_logic/Zreg_reg[7]/CLK
End-point    : p_Z[7]

(P) : Instance is preserved

path  11:

              Pin                               Type             Fanout  Load Slew Delay Arrival   Location    
                                               (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                                  0 R             
core_logic
  Zreg_reg[8]/CLK                                                                0    +0       0 R             
  Zreg_reg[8]/Q                        sg13g2_dfrbpq_1(slow)          2  44.4  289  +425     425 R             
core_logic/Z[8] 
gen_output_pads[8].pad_Z_inst/c2p                                                     +0     425               
gen_output_pads[8].pad_Z_inst/pad (P)  sg13g2_IOPadOut4mA(slow)       1 100.0  467 +2167    2592 R             
p_Z[8]                                 interconnect                            467    +0    2592 R             
                                       out port                                       +0    2592 R             
(top.sdc_line_16_35_1)                 ext delay                                   +2000    4592 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                                             10000 R             
                                       uncertainty                                  -300    9700 R             
---------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5108ps 
Start-point  : core_logic/Zreg_reg[8]/CLK
End-point    : p_Z[8]

(P) : Instance is preserved

path  12:

              Pin                               Type             Fanout  Load Slew Delay Arrival   Location    
                                               (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                                  0 R             
core_logic
  Zreg_reg[9]/CLK                                                                0    +0       0 R             
  Zreg_reg[9]/Q                        sg13g2_dfrbpq_1(slow)          2  44.4  289  +425     425 R             
core_logic/Z[9] 
gen_output_pads[9].pad_Z_inst/c2p                                                     +0     425               
gen_output_pads[9].pad_Z_inst/pad (P)  sg13g2_IOPadOut4mA(slow)       1 100.0  467 +2167    2592 R             
p_Z[9]                                 interconnect                            467    +0    2592 R             
                                       out port                                       +0    2592 R             
(top.sdc_line_16_34_1)                 ext delay                                   +2000    4592 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                                             10000 R             
                                       uncertainty                                  -300    9700 R             
---------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5108ps 
Start-point  : core_logic/Zreg_reg[9]/CLK
End-point    : p_Z[9]

(P) : Instance is preserved

path  13:

               Pin                               Type             Fanout  Load Slew Delay Arrival   Location    
                                                (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------------------------
(clock clk)                             launch                                                  0 R             
core_logic
  Zreg_reg[10]/CLK                                                                0    +0       0 R             
  Zreg_reg[10]/Q                        sg13g2_dfrbpq_1(slow)          2  44.4  289  +425     425 R             
core_logic/Z[10] 
gen_output_pads[10].pad_Z_inst/c2p                                                     +0     425               
gen_output_pads[10].pad_Z_inst/pad (P)  sg13g2_IOPadOut4mA(slow)       1 100.0  467 +2167    2592 R             
p_Z[10]                                 interconnect                            467    +0    2592 R             
                                        out port                                       +0    2592 R             
(top.sdc_line_16_33_1)                  ext delay                                   +2000    4592 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                             capture                                             10000 R             
                                        uncertainty                                  -300    9700 R             
----------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5108ps 
Start-point  : core_logic/Zreg_reg[10]/CLK
End-point    : p_Z[10]

(P) : Instance is preserved

path  14:

               Pin                               Type             Fanout  Load Slew Delay Arrival   Location    
                                                (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------------------------
(clock clk)                             launch                                                  0 R             
core_logic
  Zreg_reg[11]/CLK                                                                0    +0       0 R             
  Zreg_reg[11]/Q                        sg13g2_dfrbpq_1(slow)          2  44.4  289  +425     425 R             
core_logic/Z[11] 
gen_output_pads[11].pad_Z_inst/c2p                                                     +0     425               
gen_output_pads[11].pad_Z_inst/pad (P)  sg13g2_IOPadOut4mA(slow)       1 100.0  467 +2167    2592 R             
p_Z[11]                                 interconnect                            467    +0    2592 R             
                                        out port                                       +0    2592 R             
(top.sdc_line_16_32_1)                  ext delay                                   +2000    4592 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                             capture                                             10000 R             
                                        uncertainty                                  -300    9700 R             
----------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5108ps 
Start-point  : core_logic/Zreg_reg[11]/CLK
End-point    : p_Z[11]

(P) : Instance is preserved

path  15:

               Pin                               Type             Fanout  Load Slew Delay Arrival   Location    
                                                (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------------------------
(clock clk)                             launch                                                  0 R             
core_logic
  Zreg_reg[12]/CLK                                                                0    +0       0 R             
  Zreg_reg[12]/Q                        sg13g2_dfrbpq_1(slow)          2  44.4  289  +425     425 R             
core_logic/Z[12] 
gen_output_pads[12].pad_Z_inst/c2p                                                     +0     425               
gen_output_pads[12].pad_Z_inst/pad (P)  sg13g2_IOPadOut4mA(slow)       1 100.0  467 +2167    2592 R             
p_Z[12]                                 interconnect                            467    +0    2592 R             
                                        out port                                       +0    2592 R             
(top.sdc_line_16_31_1)                  ext delay                                   +2000    4592 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                             capture                                             10000 R             
                                        uncertainty                                  -300    9700 R             
----------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5108ps 
Start-point  : core_logic/Zreg_reg[12]/CLK
End-point    : p_Z[12]

(P) : Instance is preserved

path  16:

               Pin                               Type             Fanout  Load Slew Delay Arrival   Location    
                                                (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------------------------
(clock clk)                             launch                                                  0 R             
core_logic
  Zreg_reg[13]/CLK                                                                0    +0       0 R             
  Zreg_reg[13]/Q                        sg13g2_dfrbpq_1(slow)          2  44.4  289  +425     425 R             
core_logic/Z[13] 
gen_output_pads[13].pad_Z_inst/c2p                                                     +0     425               
gen_output_pads[13].pad_Z_inst/pad (P)  sg13g2_IOPadOut4mA(slow)       1 100.0  467 +2167    2592 R             
p_Z[13]                                 interconnect                            467    +0    2592 R             
                                        out port                                       +0    2592 R             
(top.sdc_line_16_30_1)                  ext delay                                   +2000    4592 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                             capture                                             10000 R             
                                        uncertainty                                  -300    9700 R             
----------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5108ps 
Start-point  : core_logic/Zreg_reg[13]/CLK
End-point    : p_Z[13]

(P) : Instance is preserved

path  17:

               Pin                               Type             Fanout  Load Slew Delay Arrival   Location    
                                                (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------------------------
(clock clk)                             launch                                                  0 R             
core_logic
  Zreg_reg[14]/CLK                                                                0    +0       0 R             
  Zreg_reg[14]/Q                        sg13g2_dfrbpq_1(slow)          2  44.4  289  +425     425 R             
core_logic/Z[14] 
gen_output_pads[14].pad_Z_inst/c2p                                                     +0     425               
gen_output_pads[14].pad_Z_inst/pad (P)  sg13g2_IOPadOut4mA(slow)       1 100.0  467 +2167    2592 R             
p_Z[14]                                 interconnect                            467    +0    2592 R             
                                        out port                                       +0    2592 R             
(top.sdc_line_16_29_1)                  ext delay                                   +2000    4592 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                             capture                                             10000 R             
                                        uncertainty                                  -300    9700 R             
----------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5108ps 
Start-point  : core_logic/Zreg_reg[14]/CLK
End-point    : p_Z[14]

(P) : Instance is preserved

path  18:

               Pin                               Type             Fanout  Load Slew Delay Arrival   Location    
                                                (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------------------------
(clock clk)                             launch                                                  0 R             
core_logic
  Zreg_reg[15]/CLK                                                                0    +0       0 R             
  Zreg_reg[15]/Q                        sg13g2_dfrbpq_1(slow)          2  44.4  289  +425     425 R             
core_logic/Z[15] 
gen_output_pads[15].pad_Z_inst/c2p                                                     +0     425               
gen_output_pads[15].pad_Z_inst/pad (P)  sg13g2_IOPadOut4mA(slow)       1 100.0  467 +2167    2592 R             
p_Z[15]                                 interconnect                            467    +0    2592 R             
                                        out port                                       +0    2592 R             
(top.sdc_line_16)                       ext delay                                   +2000    4592 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                             capture                                             10000 R             
                                        uncertainty                                  -300    9700 R             
----------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5108ps 
Start-point  : core_logic/Zreg_reg[15]/CLK
End-point    : p_Z[15]

(P) : Instance is preserved

path  19:

       Pin                       Type             Fanout  Load Slew Delay Arrival   Location    
                                (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)             launch                                                  0 R             
core_logic
  Overflow_reg/CLK                                                0    +0       0 R             
  Overflow_reg/Q        sg13g2_dfrbpq_1(slow)          1  40.8  267  +409     409 R             
core_logic/Overflow 
pad_ovfl/c2p                                                           +0     410               
pad_ovfl/pad       (P)  sg13g2_IOPadOut4mA(slow)       1 100.0  467 +2152    2562 R             
p_Overflow              interconnect                            467    +0    2562 R             
                        out port                                       +0    2562 R             
(top.sdc_line_17)       ext delay                                   +2000    4562 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                             10000 R             
                        uncertainty                                  -300    9700 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5138ps 
Start-point  : core_logic/Overflow_reg/CLK
End-point    : p_Overflow

(P) : Instance is preserved

path  20:

                Pin                           Type            Fanout Load Slew Delay Arrival   Location    
                                             (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                              0 R             
core_logic
  AddSubR_reg/CLK                                                            0    +0       0 R             
  AddSubR_reg/Q                        sg13g2_dfrbpq_1(slow)       4 19.7  137  +316     316 R             
  g206/A                                                                          +0     316               
  g206/X                               sg13g2_buf_1(slow)          8 44.7  293  +327     643 R             
  g179__7410/B                                                                    +0     643               
  g179__7410/X                         sg13g2_xor2_1(slow)         2  8.5  160  +285     928 R             
  nbit_adder/Y[1] 
    addinc_add_12_31_g1108__6417/A                                                +0     928               
    addinc_add_12_31_g1108__6417/Y     sg13g2_nor2_1(slow)         2  8.5   84  +127    1055 F             
    addinc_add_12_31_g1071__7482/A1                                               +0    1055               
    addinc_add_12_31_g1071__7482/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +227    1283 R             
    addinc_add_12_31_g1069__1881/A1                                               +0    1283               
    addinc_add_12_31_g1069__1881/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    1495 F             
    addinc_add_12_31_g1067__7098/A2                                               +0    1495               
    addinc_add_12_31_g1067__7098/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +246    1741 R             
    addinc_add_12_31_g1065__5122/A1                                               +0    1741               
    addinc_add_12_31_g1065__5122/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    1954 F             
    addinc_add_12_31_g1063__2802/A2                                               +0    1954               
    addinc_add_12_31_g1063__2802/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +246    2200 R             
    addinc_add_12_31_g1061__3680/A1                                               +0    2200               
    addinc_add_12_31_g1061__3680/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    2412 F             
    addinc_add_12_31_g1059__5526/A2                                               +0    2412               
    addinc_add_12_31_g1059__5526/Y     sg13g2_o21ai_1(slow)        2  9.8  212  +239    2651 R             
    addinc_add_12_31_g1058__8428/B_N                                              +0    2651               
    addinc_add_12_31_g1058__8428/Y     sg13g2_nor2b_1(slow)        2  7.8  135  +253    2905 R             
    addinc_add_12_31_g1055__5107/B1                                               +0    2905               
    addinc_add_12_31_g1055__5107/Y     sg13g2_a221oi_1(slow)       2 10.6  177  +192    3097 F             
    addinc_add_12_31_g1052__6417/A2                                               +0    3097               
    addinc_add_12_31_g1052__6417/Y     sg13g2_o21ai_1(slow)        2 10.4  222  +253    3350 R             
    addinc_add_12_31_g1050__1666/A1                                               +0    3350               
    addinc_add_12_31_g1050__1666/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +214    3564 F             
    addinc_add_12_31_g1048__2883/A2                                               +0    3564               
    addinc_add_12_31_g1048__2883/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +246    3810 R             
    addinc_add_12_31_g1046__9315/A1                                               +0    3810               
    addinc_add_12_31_g1046__9315/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    4022 F             
    addinc_add_12_31_g1045__6161/B                                                +0    4022               
    addinc_add_12_31_g1045__6161/Y     sg13g2_xnor2_1(slow)        1  3.3   72  +186    4208 F             
  nbit_adder/S[14] 
  Zreg_reg[14]/D                       sg13g2_dfrbpq_1(slow)                      +0    4208               
  Zreg_reg[14]/CLK                     setup                                 0  +209    4418 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                                         10000 R             
                                       uncertainty                              -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5282ps 
Start-point  : core_logic/AddSubR_reg/CLK
End-point    : core_logic/Zreg_reg[14]/D

path  21:

                Pin                           Type            Fanout Load Slew Delay Arrival   Location    
                                             (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                              0 R             
core_logic
  AddSubR_reg/CLK                                                            0    +0       0 R             
  AddSubR_reg/Q                        sg13g2_dfrbpq_1(slow)       4 19.7  137  +316     316 R             
  g206/A                                                                          +0     316               
  g206/X                               sg13g2_buf_1(slow)          8 44.7  293  +327     643 R             
  g179__7410/B                                                                    +0     643               
  g179__7410/X                         sg13g2_xor2_1(slow)         2  8.5  160  +285     928 R             
  nbit_adder/Y[1] 
    addinc_add_12_31_g1108__6417/A                                                +0     928               
    addinc_add_12_31_g1108__6417/Y     sg13g2_nor2_1(slow)         2  8.5   84  +127    1055 F             
    addinc_add_12_31_g1071__7482/A1                                               +0    1055               
    addinc_add_12_31_g1071__7482/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +227    1283 R             
    addinc_add_12_31_g1069__1881/A1                                               +0    1283               
    addinc_add_12_31_g1069__1881/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    1495 F             
    addinc_add_12_31_g1067__7098/A2                                               +0    1495               
    addinc_add_12_31_g1067__7098/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +246    1741 R             
    addinc_add_12_31_g1065__5122/A1                                               +0    1741               
    addinc_add_12_31_g1065__5122/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    1954 F             
    addinc_add_12_31_g1063__2802/A2                                               +0    1954               
    addinc_add_12_31_g1063__2802/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +246    2200 R             
    addinc_add_12_31_g1061__3680/A1                                               +0    2200               
    addinc_add_12_31_g1061__3680/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    2412 F             
    addinc_add_12_31_g1059__5526/A2                                               +0    2412               
    addinc_add_12_31_g1059__5526/Y     sg13g2_o21ai_1(slow)        2  9.8  212  +239    2651 R             
    addinc_add_12_31_g1058__8428/B_N                                              +0    2651               
    addinc_add_12_31_g1058__8428/Y     sg13g2_nor2b_1(slow)        2  7.8  135  +253    2905 R             
    addinc_add_12_31_g1055__5107/B1                                               +0    2905               
    addinc_add_12_31_g1055__5107/Y     sg13g2_a221oi_1(slow)       2 10.6  177  +192    3097 F             
    addinc_add_12_31_g1052__6417/A2                                               +0    3097               
    addinc_add_12_31_g1052__6417/Y     sg13g2_o21ai_1(slow)        2 10.4  222  +253    3350 R             
    addinc_add_12_31_g1050__1666/A1                                               +0    3350               
    addinc_add_12_31_g1050__1666/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +214    3564 F             
    addinc_add_12_31_g1048__2883/A2                                               +0    3564               
    addinc_add_12_31_g1048__2883/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +246    3810 R             
    addinc_add_12_31_g1047__9945/B                                                +0    3810               
    addinc_add_12_31_g1047__9945/Y     sg13g2_xnor2_1(slow)        1  3.2  118  +196    4005 R             
  nbit_adder/S[13] 
  Zreg_reg[13]/D                       sg13g2_dfrbpq_1(slow)                      +0    4005               
  Zreg_reg[13]/CLK                     setup                                 0  +236    4241 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                                         10000 R             
                                       uncertainty                              -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5459ps 
Start-point  : core_logic/AddSubR_reg/CLK
End-point    : core_logic/Zreg_reg[13]/D

path  22:

                Pin                           Type            Fanout Load Slew Delay Arrival   Location    
                                             (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                              0 R             
core_logic
  AddSubR_reg/CLK                                                            0    +0       0 R             
  AddSubR_reg/Q                        sg13g2_dfrbpq_1(slow)       4 19.7  137  +316     316 R             
  g206/A                                                                          +0     316               
  g206/X                               sg13g2_buf_1(slow)          8 44.7  293  +327     643 R             
  g179__7410/B                                                                    +0     643               
  g179__7410/X                         sg13g2_xor2_1(slow)         2  8.5  160  +285     928 R             
  nbit_adder/Y[1] 
    addinc_add_12_31_g1108__6417/A                                                +0     928               
    addinc_add_12_31_g1108__6417/Y     sg13g2_nor2_1(slow)         2  8.5   84  +127    1055 F             
    addinc_add_12_31_g1071__7482/A1                                               +0    1055               
    addinc_add_12_31_g1071__7482/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +227    1283 R             
    addinc_add_12_31_g1069__1881/A1                                               +0    1283               
    addinc_add_12_31_g1069__1881/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    1495 F             
    addinc_add_12_31_g1067__7098/A2                                               +0    1495               
    addinc_add_12_31_g1067__7098/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +246    1741 R             
    addinc_add_12_31_g1065__5122/A1                                               +0    1741               
    addinc_add_12_31_g1065__5122/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    1954 F             
    addinc_add_12_31_g1063__2802/A2                                               +0    1954               
    addinc_add_12_31_g1063__2802/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +246    2200 R             
    addinc_add_12_31_g1061__3680/A1                                               +0    2200               
    addinc_add_12_31_g1061__3680/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    2412 F             
    addinc_add_12_31_g1059__5526/A2                                               +0    2412               
    addinc_add_12_31_g1059__5526/Y     sg13g2_o21ai_1(slow)        2  9.8  212  +239    2651 R             
    addinc_add_12_31_g1058__8428/B_N                                              +0    2651               
    addinc_add_12_31_g1058__8428/Y     sg13g2_nor2b_1(slow)        2  7.8  135  +253    2905 R             
    addinc_add_12_31_g1055__5107/B1                                               +0    2905               
    addinc_add_12_31_g1055__5107/Y     sg13g2_a221oi_1(slow)       2 10.6  177  +192    3097 F             
    addinc_add_12_31_g1052__6417/A2                                               +0    3097               
    addinc_add_12_31_g1052__6417/Y     sg13g2_o21ai_1(slow)        2 10.4  222  +253    3350 R             
    addinc_add_12_31_g1050__1666/A1                                               +0    3350               
    addinc_add_12_31_g1050__1666/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +214    3564 F             
    addinc_add_12_31_g1049__2346/B                                                +0    3564               
    addinc_add_12_31_g1049__2346/Y     sg13g2_xnor2_1(slow)        1  3.3   72  +186    3750 F             
  nbit_adder/S[12] 
  Zreg_reg[12]/D                       sg13g2_dfrbpq_1(slow)                      +0    3750               
  Zreg_reg[12]/CLK                     setup                                 0  +209    3959 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                                         10000 R             
                                       uncertainty                              -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5741ps 
Start-point  : core_logic/AddSubR_reg/CLK
End-point    : core_logic/Zreg_reg[12]/D

path  23:

                Pin                           Type            Fanout Load Slew Delay Arrival   Location    
                                             (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                              0 R             
core_logic
  AddSubR_reg/CLK                                                            0    +0       0 R             
  AddSubR_reg/Q                        sg13g2_dfrbpq_1(slow)       4 19.7  137  +316     316 R             
  g206/A                                                                          +0     316               
  g206/X                               sg13g2_buf_1(slow)          8 44.7  293  +327     643 R             
  g179__7410/B                                                                    +0     643               
  g179__7410/X                         sg13g2_xor2_1(slow)         2  8.5  160  +285     928 R             
  nbit_adder/Y[1] 
    addinc_add_12_31_g1108__6417/A                                                +0     928               
    addinc_add_12_31_g1108__6417/Y     sg13g2_nor2_1(slow)         2  8.5   84  +127    1055 F             
    addinc_add_12_31_g1071__7482/A1                                               +0    1055               
    addinc_add_12_31_g1071__7482/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +227    1283 R             
    addinc_add_12_31_g1069__1881/A1                                               +0    1283               
    addinc_add_12_31_g1069__1881/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    1495 F             
    addinc_add_12_31_g1067__7098/A2                                               +0    1495               
    addinc_add_12_31_g1067__7098/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +246    1741 R             
    addinc_add_12_31_g1065__5122/A1                                               +0    1741               
    addinc_add_12_31_g1065__5122/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    1954 F             
    addinc_add_12_31_g1063__2802/A2                                               +0    1954               
    addinc_add_12_31_g1063__2802/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +246    2200 R             
    addinc_add_12_31_g1061__3680/A1                                               +0    2200               
    addinc_add_12_31_g1061__3680/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    2412 F             
    addinc_add_12_31_g1059__5526/A2                                               +0    2412               
    addinc_add_12_31_g1059__5526/Y     sg13g2_o21ai_1(slow)        2  9.8  212  +239    2651 R             
    addinc_add_12_31_g1058__8428/B_N                                              +0    2651               
    addinc_add_12_31_g1058__8428/Y     sg13g2_nor2b_1(slow)        2  7.8  135  +253    2905 R             
    addinc_add_12_31_g1055__5107/B1                                               +0    2905               
    addinc_add_12_31_g1055__5107/Y     sg13g2_a221oi_1(slow)       2 10.6  177  +192    3097 F             
    addinc_add_12_31_g1052__6417/A2                                               +0    3097               
    addinc_add_12_31_g1052__6417/Y     sg13g2_o21ai_1(slow)        2 10.4  222  +253    3350 R             
    addinc_add_12_31_g1051__7410/B                                                +0    3350               
    addinc_add_12_31_g1051__7410/Y     sg13g2_xnor2_1(slow)        1  3.2  118  +196    3546 R             
  nbit_adder/S[11] 
  Zreg_reg[11]/D                       sg13g2_dfrbpq_1(slow)                      +0    3546               
  Zreg_reg[11]/CLK                     setup                                 0  +236    3782 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                                         10000 R             
                                       uncertainty                              -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5918ps 
Start-point  : core_logic/AddSubR_reg/CLK
End-point    : core_logic/Zreg_reg[11]/D

path  24:

                Pin                           Type            Fanout Load Slew Delay Arrival   Location    
                                             (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                              0 R             
core_logic
  AddSubR_reg/CLK                                                            0    +0       0 R             
  AddSubR_reg/Q                        sg13g2_dfrbpq_1(slow)       4 19.7  137  +316     316 R             
  g206/A                                                                          +0     316               
  g206/X                               sg13g2_buf_1(slow)          8 44.7  293  +327     643 R             
  g179__7410/B                                                                    +0     643               
  g179__7410/X                         sg13g2_xor2_1(slow)         2  8.5  160  +285     928 R             
  nbit_adder/Y[1] 
    addinc_add_12_31_g1108__6417/A                                                +0     928               
    addinc_add_12_31_g1108__6417/Y     sg13g2_nor2_1(slow)         2  8.5   84  +127    1055 F             
    addinc_add_12_31_g1071__7482/A1                                               +0    1055               
    addinc_add_12_31_g1071__7482/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +227    1283 R             
    addinc_add_12_31_g1069__1881/A1                                               +0    1283               
    addinc_add_12_31_g1069__1881/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    1495 F             
    addinc_add_12_31_g1067__7098/A2                                               +0    1495               
    addinc_add_12_31_g1067__7098/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +246    1741 R             
    addinc_add_12_31_g1065__5122/A1                                               +0    1741               
    addinc_add_12_31_g1065__5122/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    1954 F             
    addinc_add_12_31_g1063__2802/A2                                               +0    1954               
    addinc_add_12_31_g1063__2802/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +246    2200 R             
    addinc_add_12_31_g1061__3680/A1                                               +0    2200               
    addinc_add_12_31_g1061__3680/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    2412 F             
    addinc_add_12_31_g1059__5526/A2                                               +0    2412               
    addinc_add_12_31_g1059__5526/Y     sg13g2_o21ai_1(slow)        2  9.8  212  +239    2651 R             
    addinc_add_12_31_g1058__8428/B_N                                              +0    2651               
    addinc_add_12_31_g1058__8428/Y     sg13g2_nor2b_1(slow)        2  7.8  135  +253    2905 R             
    addinc_add_12_31_g1055__5107/B1                                               +0    2905               
    addinc_add_12_31_g1055__5107/Y     sg13g2_a221oi_1(slow)       2 10.6  177  +192    3097 F             
    addinc_add_12_31_g1053__5477/B                                                +0    3097               
    addinc_add_12_31_g1053__5477/Y     sg13g2_xnor2_1(slow)        1  3.3   83  +193    3290 F             
  nbit_adder/S[10] 
  Zreg_reg[10]/D                       sg13g2_dfrbpq_1(slow)                      +0    3290               
  Zreg_reg[10]/CLK                     setup                                 0  +214    3504 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                                         10000 R             
                                       uncertainty                              -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6196ps 
Start-point  : core_logic/AddSubR_reg/CLK
End-point    : core_logic/Zreg_reg[10]/D

path  25:

                Pin                           Type            Fanout Load Slew Delay Arrival   Location    
                                             (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                              0 R             
core_logic
  AddSubR_reg/CLK                                                            0    +0       0 R             
  AddSubR_reg/Q                        sg13g2_dfrbpq_1(slow)       4 19.7  137  +316     316 R             
  g206/A                                                                          +0     316               
  g206/X                               sg13g2_buf_1(slow)          8 44.7  293  +327     643 R             
  g179__7410/B                                                                    +0     643               
  g179__7410/X                         sg13g2_xor2_1(slow)         2  8.5  160  +285     928 R             
  nbit_adder/Y[1] 
    addinc_add_12_31_g1108__6417/A                                                +0     928               
    addinc_add_12_31_g1108__6417/Y     sg13g2_nor2_1(slow)         2  8.5   84  +127    1055 F             
    addinc_add_12_31_g1071__7482/A1                                               +0    1055               
    addinc_add_12_31_g1071__7482/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +227    1283 R             
    addinc_add_12_31_g1069__1881/A1                                               +0    1283               
    addinc_add_12_31_g1069__1881/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    1495 F             
    addinc_add_12_31_g1067__7098/A2                                               +0    1495               
    addinc_add_12_31_g1067__7098/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +246    1741 R             
    addinc_add_12_31_g1065__5122/A1                                               +0    1741               
    addinc_add_12_31_g1065__5122/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    1954 F             
    addinc_add_12_31_g1063__2802/A2                                               +0    1954               
    addinc_add_12_31_g1063__2802/Y     sg13g2_o21ai_1(slow)        2 10.4  220  +246    2200 R             
    addinc_add_12_31_g1061__3680/A1                                               +0    2200               
    addinc_add_12_31_g1061__3680/Y     sg13g2_a21oi_1(slow)        2 10.6  159  +213    2412 F             
    addinc_add_12_31_g1059__5526/A2                                               +0    2412               
    addinc_add_12_31_g1059__5526/Y     sg13g2_o21ai_1(slow)        2  9.8  212  +239    2651 R             
    addinc_add_12_31_g1058__8428/B_N                                              +0    2651               
    addinc_add_12_31_g1058__8428/Y     sg13g2_nor2b_1(slow)        2  7.8  135  +253    2905 R             
    addinc_add_12_31_g1056__6260/B                                                +0    2905               
    addinc_add_12_31_g1056__6260/X     sg13g2_or2_1(slow)          1  6.7   61  +161    3066 R             
    addinc_add_12_31_g1054__2398/B                                                +0    3066               
    addinc_add_12_31_g1054__2398/Y     sg13g2_xnor2_1(slow)        1  3.2   92  +136    3202 R             
  nbit_adder/S[9] 
  Zreg_reg[9]/D                        sg13g2_dfrbpq_1(slow)                      +0    3202               
  Zreg_reg[9]/CLK                      setup                                 0  +225    3427 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                                         10000 R             
                                       uncertainty                              -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6273ps 
Start-point  : core_logic/AddSubR_reg/CLK
End-point    : core_logic/Zreg_reg[9]/D

path  26:

               Pin                           Type            Fanout Load Slew Delay Arrival   Location    
                                            (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------------------
(clock clk)                           launch                                              0 R             
core_logic
  AddSubR_reg/CLK                                                           0    +0       0 R             
  AddSubR_reg/Q                       sg13g2_dfrbpq_1(slow)       4 19.7  137  +316     316 R             
  g206/A                                                                         +0     316               
  g206/X                              sg13g2_buf_1(slow)          8 44.7  293  +327     643 R             
  g179__7410/B                                                                   +0     643               
  g179__7410/X                        sg13g2_xor2_1(slow)         2  8.5  160  +285     928 R             
  nbit_adder/Y[1] 
    addinc_add_12_31_g1108__6417/A                                               +0     928               
    addinc_add_12_31_g1108__6417/Y    sg13g2_nor2_1(slow)         2  8.5   84  +127    1055 F             
    addinc_add_12_31_g1071__7482/A1                                              +0    1055               
    addinc_add_12_31_g1071__7482/Y    sg13g2_o21ai_1(slow)        2 10.4  220  +227    1283 R             
    addinc_add_12_31_g1069__1881/A1                                              +0    1283               
    addinc_add_12_31_g1069__1881/Y    sg13g2_a21oi_1(slow)        2 10.6  159  +213    1495 F             
    addinc_add_12_31_g1067__7098/A2                                              +0    1495               
    addinc_add_12_31_g1067__7098/Y    sg13g2_o21ai_1(slow)        2 10.4  220  +246    1741 R             
    addinc_add_12_31_g1065__5122/A1                                              +0    1741               
    addinc_add_12_31_g1065__5122/Y    sg13g2_a21oi_1(slow)        2 10.6  159  +213    1954 F             
    addinc_add_12_31_g1063__2802/A2                                              +0    1954               
    addinc_add_12_31_g1063__2802/Y    sg13g2_o21ai_1(slow)        2 10.4  220  +246    2200 R             
    addinc_add_12_31_g1061__3680/A1                                              +0    2200               
    addinc_add_12_31_g1061__3680/Y    sg13g2_a21oi_1(slow)        2 10.6  159  +213    2412 F             
    addinc_add_12_31_g1059__5526/A2                                              +0    2412               
    addinc_add_12_31_g1059__5526/Y    sg13g2_o21ai_1(slow)        2  9.8  212  +239    2651 R             
    addinc_add_12_31_g1057__4319/B                                               +0    2651               
    addinc_add_12_31_g1057__4319/Y    sg13g2_xnor2_1(slow)        1  3.2  116  +193    2844 R             
  nbit_adder/S[8] 
  Zreg_reg[8]/D                       sg13g2_dfrbpq_1(slow)                      +0    2844               
  Zreg_reg[8]/CLK                     setup                                 0  +235    3079 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                           capture                                         10000 R             
                                      uncertainty                              -300    9700 R             
----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6621ps 
Start-point  : core_logic/AddSubR_reg/CLK
End-point    : core_logic/Zreg_reg[8]/D

path  27:

              Pin                            Type            Fanout  Load Slew Delay Arrival   Location    
                                            (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                           launch                                               0 R             
(top.sdc_line_13_8_1)                 ext delay                                +2000    2000 F             
p_A[7]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[7].pad_A_inst/pad                                                  +0    2000               
gen_input_pads[7].pad_A_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/A[7] 
  Areg_reg[7]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Areg_reg[7]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                           capture                                          10000 R             
                                      uncertainty                               -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_A[7]
End-point    : core_logic/Areg_reg[7]/D

(P) : Instance is preserved

path  28:

              Pin                             Type            Fanout  Load Slew Delay Arrival   Location    
                                             (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                               0 R             
(top.sdc_line_13)                      ext delay                                +2000    2000 F             
p_A[15]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[15].pad_A_inst/pad                                                  +0    2000               
gen_input_pads[15].pad_A_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/A[15] 
  Areg_reg[15]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Areg_reg[15]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                            capture                                          10000 R             
                                       uncertainty                               -300    9700 R             
------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_A[15]
End-point    : core_logic/Areg_reg[15]/D

(P) : Instance is preserved

path  29:

              Pin                            Type            Fanout  Load Slew Delay Arrival   Location    
                                            (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                           launch                                               0 R             
(top.sdc_line_13_13_1)                ext delay                                +2000    2000 F             
p_A[2]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[2].pad_A_inst/pad                                                  +0    2000               
gen_input_pads[2].pad_A_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/A[2] 
  Areg_reg[2]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Areg_reg[2]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                           capture                                          10000 R             
                                      uncertainty                               -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_A[2]
End-point    : core_logic/Areg_reg[2]/D

(P) : Instance is preserved

path  30:

              Pin                             Type            Fanout  Load Slew Delay Arrival   Location    
                                             (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                               0 R             
(top.sdc_line_13_3_1)                  ext delay                                +2000    2000 F             
p_A[12]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[12].pad_A_inst/pad                                                  +0    2000               
gen_input_pads[12].pad_A_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/A[12] 
  Areg_reg[12]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Areg_reg[12]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                            capture                                          10000 R             
                                       uncertainty                               -300    9700 R             
------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_A[12]
End-point    : core_logic/Areg_reg[12]/D

(P) : Instance is preserved

path  31:

              Pin                             Type            Fanout  Load Slew Delay Arrival   Location    
                                             (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                               0 R             
(top.sdc_line_13_4_1)                  ext delay                                +2000    2000 F             
p_A[11]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[11].pad_A_inst/pad                                                  +0    2000               
gen_input_pads[11].pad_A_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/A[11] 
  Areg_reg[11]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Areg_reg[11]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                            capture                                          10000 R             
                                       uncertainty                               -300    9700 R             
------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_A[11]
End-point    : core_logic/Areg_reg[11]/D

(P) : Instance is preserved

path  32:

      Pin                     Type            Fanout  Load Slew Delay Arrival   Location    
                             (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------------
(clock clk)            launch                                               0 R             
(top.sdc_line_12)      ext delay                                +2000    2000 F             
p_AddSub               in port                     1 232.8    0    +0    2000 F             
pad_addsub/pad                                                     +0    2000               
pad_addsub/p2c    (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/AddSub 
  AddSubR_reg/D        sg13g2_dfrbpq_1(slow)                       +0    2614               
  AddSubR_reg/CLK      setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)            capture                                          10000 R             
                       uncertainty                               -300    9700 R             
--------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_AddSub
End-point    : core_logic/AddSubR_reg/D

(P) : Instance is preserved

path  33:

              Pin                            Type            Fanout  Load Slew Delay Arrival   Location    
                                            (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                           launch                                               0 R             
(top.sdc_line_13_6_1)                 ext delay                                +2000    2000 F             
p_A[9]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[9].pad_A_inst/pad                                                  +0    2000               
gen_input_pads[9].pad_A_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/A[9] 
  Areg_reg[9]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Areg_reg[9]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                           capture                                          10000 R             
                                      uncertainty                               -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_A[9]
End-point    : core_logic/Areg_reg[9]/D

(P) : Instance is preserved

path  34:

              Pin                            Type            Fanout  Load Slew Delay Arrival   Location    
                                            (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                           launch                                               0 R             
(top.sdc_line_13_7_1)                 ext delay                                +2000    2000 F             
p_A[8]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[8].pad_A_inst/pad                                                  +0    2000               
gen_input_pads[8].pad_A_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/A[8] 
  Areg_reg[8]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Areg_reg[8]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                           capture                                          10000 R             
                                      uncertainty                               -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_A[8]
End-point    : core_logic/Areg_reg[8]/D

(P) : Instance is preserved

path  35:

              Pin                             Type            Fanout  Load Slew Delay Arrival   Location    
                                             (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                               0 R             
(top.sdc_line_13_5_1)                  ext delay                                +2000    2000 F             
p_A[10]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[10].pad_A_inst/pad                                                  +0    2000               
gen_input_pads[10].pad_A_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/A[10] 
  Areg_reg[10]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Areg_reg[10]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                            capture                                          10000 R             
                                       uncertainty                               -300    9700 R             
------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_A[10]
End-point    : core_logic/Areg_reg[10]/D

(P) : Instance is preserved

path  36:

              Pin                            Type            Fanout  Load Slew Delay Arrival   Location    
                                            (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                           launch                                               0 R             
(top.sdc_line_13_15_1)                ext delay                                +2000    2000 F             
p_A[0]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[0].pad_A_inst/pad                                                  +0    2000               
gen_input_pads[0].pad_A_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/A[0] 
  Areg_reg[0]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Areg_reg[0]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                           capture                                          10000 R             
                                      uncertainty                               -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_A[0]
End-point    : core_logic/Areg_reg[0]/D

(P) : Instance is preserved

path  37:

              Pin                            Type            Fanout  Load Slew Delay Arrival   Location    
                                            (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                           launch                                               0 R             
(top.sdc_line_13_10_1)                ext delay                                +2000    2000 F             
p_A[5]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[5].pad_A_inst/pad                                                  +0    2000               
gen_input_pads[5].pad_A_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/A[5] 
  Areg_reg[5]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Areg_reg[5]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                           capture                                          10000 R             
                                      uncertainty                               -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_A[5]
End-point    : core_logic/Areg_reg[5]/D

(P) : Instance is preserved

path  38:

              Pin                            Type            Fanout  Load Slew Delay Arrival   Location    
                                            (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                           launch                                               0 R             
(top.sdc_line_13_11_1)                ext delay                                +2000    2000 F             
p_A[4]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[4].pad_A_inst/pad                                                  +0    2000               
gen_input_pads[4].pad_A_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/A[4] 
  Areg_reg[4]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Areg_reg[4]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                           capture                                          10000 R             
                                      uncertainty                               -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_A[4]
End-point    : core_logic/Areg_reg[4]/D

(P) : Instance is preserved

path  39:

              Pin                             Type            Fanout  Load Slew Delay Arrival   Location    
                                             (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                               0 R             
(top.sdc_line_13_2_1)                  ext delay                                +2000    2000 F             
p_A[13]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[13].pad_A_inst/pad                                                  +0    2000               
gen_input_pads[13].pad_A_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/A[13] 
  Areg_reg[13]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Areg_reg[13]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                            capture                                          10000 R             
                                       uncertainty                               -300    9700 R             
------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_A[13]
End-point    : core_logic/Areg_reg[13]/D

(P) : Instance is preserved

path  40:

              Pin                            Type            Fanout  Load Slew Delay Arrival   Location    
                                            (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                           launch                                               0 R             
(top.sdc_line_13_12_1)                ext delay                                +2000    2000 F             
p_A[3]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[3].pad_A_inst/pad                                                  +0    2000               
gen_input_pads[3].pad_A_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/A[3] 
  Areg_reg[3]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Areg_reg[3]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                           capture                                          10000 R             
                                      uncertainty                               -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_A[3]
End-point    : core_logic/Areg_reg[3]/D

(P) : Instance is preserved

path  41:

              Pin                            Type            Fanout  Load Slew Delay Arrival   Location    
                                            (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                           launch                                               0 R             
(top.sdc_line_13_14_1)                ext delay                                +2000    2000 F             
p_A[1]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[1].pad_A_inst/pad                                                  +0    2000               
gen_input_pads[1].pad_A_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/A[1] 
  Areg_reg[1]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Areg_reg[1]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                           capture                                          10000 R             
                                      uncertainty                               -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_A[1]
End-point    : core_logic/Areg_reg[1]/D

(P) : Instance is preserved

path  42:

      Pin                     Type            Fanout  Load Slew Delay Arrival   Location    
                             (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------------
(clock clk)            launch                                               0 R             
(top.sdc_line_11)      ext delay                                +2000    2000 F             
p_Sel                  in port                     1 232.8    0    +0    2000 F             
pad_sel/pad                                                        +0    2000               
pad_sel/p2c       (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/Sel 
  SelR_reg/D           sg13g2_dfrbpq_1(slow)                       +0    2614               
  SelR_reg/CLK         setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)            capture                                          10000 R             
                       uncertainty                               -300    9700 R             
--------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_Sel
End-point    : core_logic/SelR_reg/D

(P) : Instance is preserved

path  43:

              Pin                             Type            Fanout  Load Slew Delay Arrival   Location    
                                             (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                               0 R             
(top.sdc_line_13_1_1)                  ext delay                                +2000    2000 F             
p_A[14]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[14].pad_A_inst/pad                                                  +0    2000               
gen_input_pads[14].pad_A_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/A[14] 
  Areg_reg[14]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Areg_reg[14]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                            capture                                          10000 R             
                                       uncertainty                               -300    9700 R             
------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_A[14]
End-point    : core_logic/Areg_reg[14]/D

(P) : Instance is preserved

path  44:

              Pin                            Type            Fanout  Load Slew Delay Arrival   Location    
                                            (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                           launch                                               0 R             
(top.sdc_line_13_9_1)                 ext delay                                +2000    2000 F             
p_A[6]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[6].pad_A_inst/pad                                                  +0    2000               
gen_input_pads[6].pad_A_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/A[6] 
  Areg_reg[6]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Areg_reg[6]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                           capture                                          10000 R             
                                      uncertainty                               -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_A[6]
End-point    : core_logic/Areg_reg[6]/D

(P) : Instance is preserved

path  45:

              Pin                            Type            Fanout  Load Slew Delay Arrival   Location    
                                            (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                           launch                                               0 R             
(top.sdc_line_14_27_1)                ext delay                                +2000    2000 F             
p_B[2]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[2].pad_B_inst/pad                                                  +0    2000               
gen_input_pads[2].pad_B_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/B[2] 
  Breg_reg[2]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Breg_reg[2]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                           capture                                          10000 R             
                                      uncertainty                               -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_B[2]
End-point    : core_logic/Breg_reg[2]/D

(P) : Instance is preserved

path  46:

              Pin                            Type            Fanout  Load Slew Delay Arrival   Location    
                                            (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                           launch                                               0 R             
(top.sdc_line_14_26_1)                ext delay                                +2000    2000 F             
p_B[3]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[3].pad_B_inst/pad                                                  +0    2000               
gen_input_pads[3].pad_B_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/B[3] 
  Breg_reg[3]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Breg_reg[3]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                           capture                                          10000 R             
                                      uncertainty                               -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_B[3]
End-point    : core_logic/Breg_reg[3]/D

(P) : Instance is preserved

path  47:

              Pin                             Type            Fanout  Load Slew Delay Arrival   Location    
                                             (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                               0 R             
(top.sdc_line_14_19_1)                 ext delay                                +2000    2000 F             
p_B[10]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[10].pad_B_inst/pad                                                  +0    2000               
gen_input_pads[10].pad_B_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/B[10] 
  Breg_reg[10]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Breg_reg[10]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                            capture                                          10000 R             
                                       uncertainty                               -300    9700 R             
------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_B[10]
End-point    : core_logic/Breg_reg[10]/D

(P) : Instance is preserved

path  48:

              Pin                            Type            Fanout  Load Slew Delay Arrival   Location    
                                            (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                           launch                                               0 R             
(top.sdc_line_14_28_1)                ext delay                                +2000    2000 F             
p_B[1]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[1].pad_B_inst/pad                                                  +0    2000               
gen_input_pads[1].pad_B_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/B[1] 
  Breg_reg[1]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Breg_reg[1]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                           capture                                          10000 R             
                                      uncertainty                               -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_B[1]
End-point    : core_logic/Breg_reg[1]/D

(P) : Instance is preserved

path  49:

              Pin                             Type            Fanout  Load Slew Delay Arrival   Location    
                                             (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------------
(clock clk)                            launch                                               0 R             
(top.sdc_line_14_16_1)                 ext delay                                +2000    2000 F             
p_B[13]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[13].pad_B_inst/pad                                                  +0    2000               
gen_input_pads[13].pad_B_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/B[13] 
  Breg_reg[13]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Breg_reg[13]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                            capture                                          10000 R             
                                       uncertainty                               -300    9700 R             
------------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_B[13]
End-point    : core_logic/Breg_reg[13]/D

(P) : Instance is preserved

path  50:

              Pin                            Type            Fanout  Load Slew Delay Arrival   Location    
                                            (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------------
(clock clk)                           launch                                               0 R             
(top.sdc_line_14_24_1)                ext delay                                +2000    2000 F             
p_B[5]                                in port                     1 232.8    0    +0    2000 F             
gen_input_pads[5].pad_B_inst/pad                                                  +0    2000               
gen_input_pads[5].pad_B_inst/p2c (P)  sg13g2_IOPadIn(slow)        1   3.3  173  +614    2614 F             
core_logic/B[5] 
  Breg_reg[5]/D                       sg13g2_dfrbpq_1(slow)                       +0    2614               
  Breg_reg[5]/CLK                     setup                                  0  +235    2849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                           capture                                          10000 R             
                                      uncertainty                               -300    9700 R             
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6851ps 
Start-point  : p_B[5]
End-point    : core_logic/Breg_reg[5]/D

(P) : Instance is preserved

