
stm32f103_oled_spi_hal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b40  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000604  08005c50  08005c50  00015c50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006254  08006254  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08006254  08006254  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006254  08006254  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006254  08006254  00016254  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006258  08006258  00016258  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800625c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000498  200001dc  08006438  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000674  08006438  00020674  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000aeb4  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bdb  00000000  00000000  0002b0b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000828  00000000  00000000  0002cc98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000788  00000000  00000000  0002d4c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000184cf  00000000  00000000  0002dc48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a1a7  00000000  00000000  00046117  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008480e  00000000  00000000  000502be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d4acc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000324c  00000000  00000000  000d4b20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08005c38 	.word	0x08005c38

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08005c38 	.word	0x08005c38

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <I2C_Master_Send>:
static uint8_t GB_SSD1306_Buffer[GB_SSD1306_WIDTH * GB_SSD1306_HEIGHT / 8]; // buffer of 1024 bytes

I2C_HandleTypeDef hi2c2;

void I2C_Master_Send (uint8_t address, uint8_t *dt, uint16_t cnt)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b084      	sub	sp, #16
 8000ca8:	af02      	add	r7, sp, #8
 8000caa:	4603      	mov	r3, r0
 8000cac:	6039      	str	r1, [r7, #0]
 8000cae:	71fb      	strb	r3, [r7, #7]
 8000cb0:	4613      	mov	r3, r2
 8000cb2:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Master_Transmit(&hi2c2, address, dt, cnt, 1000);
 8000cb4:	79fb      	ldrb	r3, [r7, #7]
 8000cb6:	b299      	uxth	r1, r3
 8000cb8:	88bb      	ldrh	r3, [r7, #4]
 8000cba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000cbe:	9200      	str	r2, [sp, #0]
 8000cc0:	683a      	ldr	r2, [r7, #0]
 8000cc2:	4803      	ldr	r0, [pc, #12]	; (8000cd0 <I2C_Master_Send+0x2c>)
 8000cc4:	f001 f9e0 	bl	8002088 <HAL_I2C_Master_Transmit>

}
 8000cc8:	bf00      	nop
 8000cca:	3708      	adds	r7, #8
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	2000060c 	.word	0x2000060c

08000cd4 <ssd1306_init>:

/* Private variable */
static GB_SSD1306_t GB_SSD1306;

void ssd1306_init()
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0

	ssd1306_sendcommand(GB_SSD1306_DISPLAY_OFF); //0xAE
 8000cd8:	20ae      	movs	r0, #174	; 0xae
 8000cda:	f000 f855 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_DISPLAY_CLOCK_DIV); //0xD5
 8000cde:	20d5      	movs	r0, #213	; 0xd5
 8000ce0:	f000 f852 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(0x80);// A[7:4] = 1000, A[3:0] = 0000(clock divide ratio = 1)
 8000ce4:	2080      	movs	r0, #128	; 0x80
 8000ce6:	f000 f84f 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_MULTIPLEX_RATIO); //0xA8
 8000cea:	20a8      	movs	r0, #168	; 0xa8
 8000cec:	f000 f84c 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(0x3F);
 8000cf0:	203f      	movs	r0, #63	; 0x3f
 8000cf2:	f000 f849 	bl	8000d88 <ssd1306_sendcommand>

	ssd1306_sendcommand(GB_SSD1306_DISPLAY_OFFSET); //0xD3
 8000cf6:	20d3      	movs	r0, #211	; 0xd3
 8000cf8:	f000 f846 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(0x00); //Display start line starts from COM0 only, that is from ROW0
 8000cfc:	2000      	movs	r0, #0
 8000cfe:	f000 f843 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(0x40 | 0x00); //Display Start line: starting address of display RAM, by selecting a value from 0 to 63.
 8000d02:	2040      	movs	r0, #64	; 0x40
 8000d04:	f000 f840 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_CHARGEUP);//0x8D We use internal charge pump
 8000d08:	208d      	movs	r0, #141	; 0x8d
 8000d0a:	f000 f83d 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(0x14);
 8000d0e:	2014      	movs	r0, #20
 8000d10:	f000 f83a 	bl	8000d88 <ssd1306_sendcommand>

	ssd1306_sendcommand(GB_SSD1306_SET_MEMORY_ADDRESSING_COMMAND); //0x20
 8000d14:	2020      	movs	r0, #32
 8000d16:	f000 f837 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_HORIZONTAL_ADDRESSING); //0x00
 8000d1a:	2000      	movs	r0, #0
 8000d1c:	f000 f834 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_SEGMENT_REMAPPING_COM127_SEG0); //0xA0
 8000d20:	20a1      	movs	r0, #161	; 0xa1
 8000d22:	f000 f831 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_COM_SCAN_DIRECTION_REMAPPED_MODE); //0xC8
 8000d26:	20c8      	movs	r0, #200	; 0xc8
 8000d28:	f000 f82e 	bl	8000d88 <ssd1306_sendcommand>


	ssd1306_sendcommand(GB_SSD1306_COM_HARDWARE_CONFIG_COMMAND); //0xDA
 8000d2c:	20da      	movs	r0, #218	; 0xda
 8000d2e:	f000 f82b 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_COM_HARDWARE_CONFIG_ALTERNATE_DISABLE_REMAP);//0x02
 8000d32:	2012      	movs	r0, #18
 8000d34:	f000 f828 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_CONTRAST); //0x81
 8000d38:	2081      	movs	r0, #129	; 0x81
 8000d3a:	f000 f825 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(0xCF);
 8000d3e:	20cf      	movs	r0, #207	; 0xcf
 8000d40:	f000 f822 	bl	8000d88 <ssd1306_sendcommand>

	ssd1306_sendcommand(GB_SSD1306_PRECHARGE);//0xD9
 8000d44:	20d9      	movs	r0, #217	; 0xd9
 8000d46:	f000 f81f 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(0xF1);
 8000d4a:	20f1      	movs	r0, #241	; 0xf1
 8000d4c:	f000 f81c 	bl	8000d88 <ssd1306_sendcommand>

	ssd1306_sendcommand(GB_SSD1306_VCOMH_SELECT_COMMAND);
 8000d50:	20db      	movs	r0, #219	; 0xdb
 8000d52:	f000 f819 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(0x40); // to be checked
 8000d56:	2040      	movs	r0, #64	; 0x40
 8000d58:	f000 f816 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_DISPLAY_RESUME);//0xA4
 8000d5c:	20a4      	movs	r0, #164	; 0xa4
 8000d5e:	f000 f813 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_NORMAL_DISPLAY); //0xA6
 8000d62:	20a6      	movs	r0, #166	; 0xa6
 8000d64:	f000 f810 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_DISPLAY_ON);
 8000d68:	20af      	movs	r0, #175	; 0xaf
 8000d6a:	f000 f80d 	bl	8000d88 <ssd1306_sendcommand>
//	gb_i2c_master_stop_generation(); // STOP Condition is generated
//	delay_ms(100);


	///Set default values /
		GB_SSD1306.CurrentX = 0;
 8000d6e:	4b05      	ldr	r3, [pc, #20]	; (8000d84 <ssd1306_init+0xb0>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	801a      	strh	r2, [r3, #0]
		GB_SSD1306.CurrentY = 0;
 8000d74:	4b03      	ldr	r3, [pc, #12]	; (8000d84 <ssd1306_init+0xb0>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	805a      	strh	r2, [r3, #2]

	// Initialized OK
	GB_SSD1306.Initialized = 1;
 8000d7a:	4b02      	ldr	r3, [pc, #8]	; (8000d84 <ssd1306_init+0xb0>)
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	715a      	strb	r2, [r3, #5]

}
 8000d80:	bf00      	nop
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	200005f8 	.word	0x200005f8

08000d88 <ssd1306_sendcommand>:

void ssd1306_sendcommand(uint8_t command)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b086      	sub	sp, #24
 8000d8c:	af02      	add	r7, sp, #8
 8000d8e:	4603      	mov	r3, r0
 8000d90:	71fb      	strb	r3, [r7, #7]
	  uint8_t tx[2];
	  tx[0] = GB_SSD1306_CONTROL_BYTE_FOR_COMMAND;
 8000d92:	2300      	movs	r3, #0
 8000d94:	733b      	strb	r3, [r7, #12]
	  tx[1] = command;
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c2, SSD1306_WA , tx, 2, HAL_MAX_DELAY);
 8000d9a:	f107 020c 	add.w	r2, r7, #12
 8000d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000da2:	9300      	str	r3, [sp, #0]
 8000da4:	2302      	movs	r3, #2
 8000da6:	2178      	movs	r1, #120	; 0x78
 8000da8:	4803      	ldr	r0, [pc, #12]	; (8000db8 <ssd1306_sendcommand+0x30>)
 8000daa:	f001 f96d 	bl	8002088 <HAL_I2C_Master_Transmit>
//	gb_i2c_address_send_w(SSD1306_WA); // INA219 I2C address is sent with Write bit
//	gb_i2c_master_send_byte(GB_SSD1306_CONTROL_BYTE_FOR_COMMAND); //0x00
//	gb_i2c_master_send_byte(command);
//	gb_i2c_master_stop_generation(); // STOP Condition is generated

}
 8000dae:	bf00      	nop
 8000db0:	3710      	adds	r7, #16
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	2000060c 	.word	0x2000060c

08000dbc <ssd1306_update_data>:
//	gb_i2c_master_send_byte(data);
//	gb_i2c_master_stop_generation(); // STOP Condition is generated
//
}
void ssd1306_update_data()
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
	ssd1306_sendcommand(GB_SSD1306_SET_COLUMN_ADDRESS_HV_ADDRESSING_MODE_COMMAND);
 8000dc2:	2021      	movs	r0, #33	; 0x21
 8000dc4:	f7ff ffe0 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_COLUMN_START_ADDRESS_HV_ADDRESSING_MODE);
 8000dc8:	2000      	movs	r0, #0
 8000dca:	f7ff ffdd 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_COLUMN_END_ADDRESS_HV_ADDRESSING_MODE);
 8000dce:	207f      	movs	r0, #127	; 0x7f
 8000dd0:	f7ff ffda 	bl	8000d88 <ssd1306_sendcommand>

	ssd1306_sendcommand(GB_SSD1306_PAGE_ADDRESS_HV_ADDRESSING_MODE_COMMAND);
 8000dd4:	2022      	movs	r0, #34	; 0x22
 8000dd6:	f7ff ffd7 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_PAGE_START_ADDRESS_HV_ADDRESSING_MODE);
 8000dda:	2000      	movs	r0, #0
 8000ddc:	f7ff ffd4 	bl	8000d88 <ssd1306_sendcommand>
	ssd1306_sendcommand(GB_SSD1306_PAGE_END_ADDRESS_HV_ADDRESSING_MODE);
 8000de0:	207d      	movs	r0, #125	; 0x7d
 8000de2:	f7ff ffd1 	bl	8000d88 <ssd1306_sendcommand>

	  for (uint8_t packet = 0; packet < GB_SSD1306_HEIGHT; packet++) {
 8000de6:	2300      	movs	r3, #0
 8000de8:	71fb      	strb	r3, [r7, #7]
 8000dea:	e01a      	b.n	8000e22 <ssd1306_update_data+0x66>

		  uint8_t tx[2];
		  	tx[0] = GB_SSD1306_CONTROL_BYTE_FOR_DATA;
 8000dec:	2340      	movs	r3, #64	; 0x40
 8000dee:	713b      	strb	r3, [r7, #4]
		  	//tx[2] = data;

		 // gb_i2c_start_condition_w(); // Start Condition For Writing
		  //gb_i2c_address_send_w(SSD1306_WA); // INA219 I2C address is sent with Write bit
		  //gb_i2c_master_send_byte(GB_SSD1306_CONTROL_BYTE_FOR_DATA);
      for (uint8_t packet_byte = 0; packet_byte < 16; ++packet_byte) {
 8000df0:	2300      	movs	r3, #0
 8000df2:	71bb      	strb	r3, [r7, #6]
 8000df4:	e00f      	b.n	8000e16 <ssd1306_update_data+0x5a>
    	  tx[1] = GB_SSD1306_Buffer[packet*16+packet_byte];
 8000df6:	79fb      	ldrb	r3, [r7, #7]
 8000df8:	011a      	lsls	r2, r3, #4
 8000dfa:	79bb      	ldrb	r3, [r7, #6]
 8000dfc:	4413      	add	r3, r2
 8000dfe:	4a0d      	ldr	r2, [pc, #52]	; (8000e34 <ssd1306_update_data+0x78>)
 8000e00:	5cd3      	ldrb	r3, [r2, r3]
 8000e02:	717b      	strb	r3, [r7, #5]
		//	I2C_Master_Send(SSD1306_WA , &GB_SSD1306_Buffer[packet*16+packet_byte], 1);
   	  I2C_Master_Send(SSD1306_WA , tx, 2);
 8000e04:	1d3b      	adds	r3, r7, #4
 8000e06:	2202      	movs	r2, #2
 8000e08:	4619      	mov	r1, r3
 8000e0a:	2078      	movs	r0, #120	; 0x78
 8000e0c:	f7ff ff4a 	bl	8000ca4 <I2C_Master_Send>
      for (uint8_t packet_byte = 0; packet_byte < 16; ++packet_byte) {
 8000e10:	79bb      	ldrb	r3, [r7, #6]
 8000e12:	3301      	adds	r3, #1
 8000e14:	71bb      	strb	r3, [r7, #6]
 8000e16:	79bb      	ldrb	r3, [r7, #6]
 8000e18:	2b0f      	cmp	r3, #15
 8000e1a:	d9ec      	bls.n	8000df6 <ssd1306_update_data+0x3a>
	  for (uint8_t packet = 0; packet < GB_SSD1306_HEIGHT; packet++) {
 8000e1c:	79fb      	ldrb	r3, [r7, #7]
 8000e1e:	3301      	adds	r3, #1
 8000e20:	71fb      	strb	r3, [r7, #7]
 8000e22:	79fb      	ldrb	r3, [r7, #7]
 8000e24:	2b3f      	cmp	r3, #63	; 0x3f
 8000e26:	d9e1      	bls.n	8000dec <ssd1306_update_data+0x30>
	        //	HAL_I2C_Master_Transmit(&hi2c2, SSD1306_WA , GB_SSD1306_Buffer, sizeof(GB_SSD1306_Buffer), HAL_MAX_DELAY);
	        	//gb_i2c_master_send_byte(GB_SSD1306_Buffer[packet*16+packet_byte]);
	       }
	  }
	     //   gb_i2c_master_stop_generation(); // STOP Condition is generated
}
 8000e28:	bf00      	nop
 8000e2a:	bf00      	nop
 8000e2c:	3708      	adds	r7, #8
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	200001f8 	.word	0x200001f8

08000e38 <ssd1306_GotoXY>:
/*
 * x is column[0-127]
 * y is row[0-63]
 */
void ssd1306_GotoXY( uint16_t x,uint16_t y)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	4603      	mov	r3, r0
 8000e40:	460a      	mov	r2, r1
 8000e42:	80fb      	strh	r3, [r7, #6]
 8000e44:	4613      	mov	r3, r2
 8000e46:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
		GB_SSD1306.CurrentX = x;
 8000e48:	4a05      	ldr	r2, [pc, #20]	; (8000e60 <ssd1306_GotoXY+0x28>)
 8000e4a:	88fb      	ldrh	r3, [r7, #6]
 8000e4c:	8013      	strh	r3, [r2, #0]
		GB_SSD1306.CurrentY = y;
 8000e4e:	4a04      	ldr	r2, [pc, #16]	; (8000e60 <ssd1306_GotoXY+0x28>)
 8000e50:	88bb      	ldrh	r3, [r7, #4]
 8000e52:	8053      	strh	r3, [r2, #2]
}
 8000e54:	bf00      	nop
 8000e56:	370c      	adds	r7, #12
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bc80      	pop	{r7}
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	200005f8 	.word	0x200005f8

08000e64 <ssd1306_clear>:
}
/*
 *  Fills entire LCD with desired color
 */
void ssd1306_clear(GB_SSD1306_COLOR_t color)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	71fb      	strb	r3, [r7, #7]
	memset(GB_SSD1306_Buffer, (color == GB_SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(GB_SSD1306_Buffer));
 8000e6e:	79fb      	ldrb	r3, [r7, #7]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d101      	bne.n	8000e78 <ssd1306_clear+0x14>
 8000e74:	2300      	movs	r3, #0
 8000e76:	e000      	b.n	8000e7a <ssd1306_clear+0x16>
 8000e78:	23ff      	movs	r3, #255	; 0xff
 8000e7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e7e:	4619      	mov	r1, r3
 8000e80:	4803      	ldr	r0, [pc, #12]	; (8000e90 <ssd1306_clear+0x2c>)
 8000e82:	f002 f847 	bl	8002f14 <memset>
}
 8000e86:	bf00      	nop
 8000e88:	3708      	adds	r7, #8
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	200001f8 	.word	0x200001f8

08000e94 <ssd1306_draw_pixel>:
/*
 * x is column[0-127] : x is equivalent to CurrentX
 * y is row[0-63] : y is equivalent to CurrentY
 */
void ssd1306_draw_pixel(uint16_t x, uint16_t y, GB_SSD1306_COLOR_t color)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	80fb      	strh	r3, [r7, #6]
 8000e9e:	460b      	mov	r3, r1
 8000ea0:	80bb      	strh	r3, [r7, #4]
 8000ea2:	4613      	mov	r3, r2
 8000ea4:	70fb      	strb	r3, [r7, #3]
	if (
 8000ea6:	88fb      	ldrh	r3, [r7, #6]
 8000ea8:	2b7f      	cmp	r3, #127	; 0x7f
 8000eaa:	d83d      	bhi.n	8000f28 <ssd1306_draw_pixel+0x94>
			x >= GB_SSD1306_WIDTH ||
 8000eac:	88bb      	ldrh	r3, [r7, #4]
 8000eae:	2b3f      	cmp	r3, #63	; 0x3f
 8000eb0:	d83a      	bhi.n	8000f28 <ssd1306_draw_pixel+0x94>
			/* Error */
			return;
		}

		/* Set color */
		if (color == GB_SSD1306_COLOR_WHITE) {
 8000eb2:	78fb      	ldrb	r3, [r7, #3]
 8000eb4:	2b01      	cmp	r3, #1
 8000eb6:	d11a      	bne.n	8000eee <ssd1306_draw_pixel+0x5a>
			GB_SSD1306_Buffer[x + (y / 8) * GB_SSD1306_WIDTH] |= 1 << (y % 8);
 8000eb8:	88fa      	ldrh	r2, [r7, #6]
 8000eba:	88bb      	ldrh	r3, [r7, #4]
 8000ebc:	08db      	lsrs	r3, r3, #3
 8000ebe:	b298      	uxth	r0, r3
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	01db      	lsls	r3, r3, #7
 8000ec4:	4413      	add	r3, r2
 8000ec6:	4a1b      	ldr	r2, [pc, #108]	; (8000f34 <ssd1306_draw_pixel+0xa0>)
 8000ec8:	5cd3      	ldrb	r3, [r2, r3]
 8000eca:	b25a      	sxtb	r2, r3
 8000ecc:	88bb      	ldrh	r3, [r7, #4]
 8000ece:	f003 0307 	and.w	r3, r3, #7
 8000ed2:	2101      	movs	r1, #1
 8000ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ed8:	b25b      	sxtb	r3, r3
 8000eda:	4313      	orrs	r3, r2
 8000edc:	b259      	sxtb	r1, r3
 8000ede:	88fa      	ldrh	r2, [r7, #6]
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	01db      	lsls	r3, r3, #7
 8000ee4:	4413      	add	r3, r2
 8000ee6:	b2c9      	uxtb	r1, r1
 8000ee8:	4a12      	ldr	r2, [pc, #72]	; (8000f34 <ssd1306_draw_pixel+0xa0>)
 8000eea:	54d1      	strb	r1, [r2, r3]
 8000eec:	e01d      	b.n	8000f2a <ssd1306_draw_pixel+0x96>
		} else {
			GB_SSD1306_Buffer[x + (y / 8) * GB_SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000eee:	88fa      	ldrh	r2, [r7, #6]
 8000ef0:	88bb      	ldrh	r3, [r7, #4]
 8000ef2:	08db      	lsrs	r3, r3, #3
 8000ef4:	b298      	uxth	r0, r3
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	01db      	lsls	r3, r3, #7
 8000efa:	4413      	add	r3, r2
 8000efc:	4a0d      	ldr	r2, [pc, #52]	; (8000f34 <ssd1306_draw_pixel+0xa0>)
 8000efe:	5cd3      	ldrb	r3, [r2, r3]
 8000f00:	b25a      	sxtb	r2, r3
 8000f02:	88bb      	ldrh	r3, [r7, #4]
 8000f04:	f003 0307 	and.w	r3, r3, #7
 8000f08:	2101      	movs	r1, #1
 8000f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f0e:	b25b      	sxtb	r3, r3
 8000f10:	43db      	mvns	r3, r3
 8000f12:	b25b      	sxtb	r3, r3
 8000f14:	4013      	ands	r3, r2
 8000f16:	b259      	sxtb	r1, r3
 8000f18:	88fa      	ldrh	r2, [r7, #6]
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	01db      	lsls	r3, r3, #7
 8000f1e:	4413      	add	r3, r2
 8000f20:	b2c9      	uxtb	r1, r1
 8000f22:	4a04      	ldr	r2, [pc, #16]	; (8000f34 <ssd1306_draw_pixel+0xa0>)
 8000f24:	54d1      	strb	r1, [r2, r3]
 8000f26:	e000      	b.n	8000f2a <ssd1306_draw_pixel+0x96>
			return;
 8000f28:	bf00      	nop
		}
}
 8000f2a:	370c      	adds	r7, #12
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bc80      	pop	{r7}
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop
 8000f34:	200001f8 	.word	0x200001f8

08000f38 <ssd1306_print_char>:
 * 5 is no of columns: font width // x is width : CurrentX :0-127
 * 8 is no of rows: font height   //y is height : CurrentY : 0-63
 *
 */
char ssd1306_print_char(char ch, GB_SSD1306_COLOR_t color)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b085      	sub	sp, #20
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	460a      	mov	r2, r1
 8000f42:	71fb      	strb	r3, [r7, #7]
 8000f44:	4613      	mov	r3, r2
 8000f46:	71bb      	strb	r3, [r7, #6]

	uint32_t Font_byte_value;

	for (uint32_t i = 0; i < 5 ; i++) // Font Width
 8000f48:	2300      	movs	r3, #0
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	e034      	b.n	8000fb8 <ssd1306_print_char+0x80>
	{
			Font_byte_value = SSD1306_font5x8[(ch - 32)][i]; //mapping the vales of bits for rinting the character ch
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	f1a3 0220 	sub.w	r2, r3, #32
 8000f54:	491d      	ldr	r1, [pc, #116]	; (8000fcc <ssd1306_print_char+0x94>)
 8000f56:	4613      	mov	r3, r2
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	4413      	add	r3, r2
 8000f5c:	18ca      	adds	r2, r1, r3
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	4413      	add	r3, r2
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	60bb      	str	r3, [r7, #8]

			if (color == GB_SSD1306_COLOR_WHITE)
 8000f66:	79bb      	ldrb	r3, [r7, #6]
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d10d      	bne.n	8000f88 <ssd1306_print_char+0x50>
			{
				GB_SSD1306_Buffer[GB_SSD1306.CurrentX + (GB_SSD1306.CurrentY / 8) * GB_SSD1306_WIDTH] = Font_byte_value;
 8000f6c:	4b18      	ldr	r3, [pc, #96]	; (8000fd0 <ssd1306_print_char+0x98>)
 8000f6e:	881b      	ldrh	r3, [r3, #0]
 8000f70:	461a      	mov	r2, r3
 8000f72:	4b17      	ldr	r3, [pc, #92]	; (8000fd0 <ssd1306_print_char+0x98>)
 8000f74:	885b      	ldrh	r3, [r3, #2]
 8000f76:	08db      	lsrs	r3, r3, #3
 8000f78:	b29b      	uxth	r3, r3
 8000f7a:	01db      	lsls	r3, r3, #7
 8000f7c:	4413      	add	r3, r2
 8000f7e:	68ba      	ldr	r2, [r7, #8]
 8000f80:	b2d1      	uxtb	r1, r2
 8000f82:	4a14      	ldr	r2, [pc, #80]	; (8000fd4 <ssd1306_print_char+0x9c>)
 8000f84:	54d1      	strb	r1, [r2, r3]
 8000f86:	e00e      	b.n	8000fa6 <ssd1306_print_char+0x6e>
			}else
			{
				GB_SSD1306_Buffer[GB_SSD1306.CurrentX + (GB_SSD1306.CurrentY / 8) * GB_SSD1306_WIDTH] = ~Font_byte_value;
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	b2da      	uxtb	r2, r3
 8000f8c:	4b10      	ldr	r3, [pc, #64]	; (8000fd0 <ssd1306_print_char+0x98>)
 8000f8e:	881b      	ldrh	r3, [r3, #0]
 8000f90:	4619      	mov	r1, r3
 8000f92:	4b0f      	ldr	r3, [pc, #60]	; (8000fd0 <ssd1306_print_char+0x98>)
 8000f94:	885b      	ldrh	r3, [r3, #2]
 8000f96:	08db      	lsrs	r3, r3, #3
 8000f98:	b29b      	uxth	r3, r3
 8000f9a:	01db      	lsls	r3, r3, #7
 8000f9c:	440b      	add	r3, r1
 8000f9e:	43d2      	mvns	r2, r2
 8000fa0:	b2d1      	uxtb	r1, r2
 8000fa2:	4a0c      	ldr	r2, [pc, #48]	; (8000fd4 <ssd1306_print_char+0x9c>)
 8000fa4:	54d1      	strb	r1, [r2, r3]
			}

		  GB_SSD1306.CurrentX ++;
 8000fa6:	4b0a      	ldr	r3, [pc, #40]	; (8000fd0 <ssd1306_print_char+0x98>)
 8000fa8:	881b      	ldrh	r3, [r3, #0]
 8000faa:	3301      	adds	r3, #1
 8000fac:	b29a      	uxth	r2, r3
 8000fae:	4b08      	ldr	r3, [pc, #32]	; (8000fd0 <ssd1306_print_char+0x98>)
 8000fb0:	801a      	strh	r2, [r3, #0]
	for (uint32_t i = 0; i < 5 ; i++) // Font Width
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	60fb      	str	r3, [r7, #12]
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	2b04      	cmp	r3, #4
 8000fbc:	d9c7      	bls.n	8000f4e <ssd1306_print_char+0x16>
		}

	/* Return character written */
		return ch;
 8000fbe:	79fb      	ldrb	r3, [r7, #7]

}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	3714      	adds	r7, #20
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bc80      	pop	{r7}
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	08005c7c 	.word	0x08005c7c
 8000fd0:	200005f8 	.word	0x200005f8
 8000fd4:	200001f8 	.word	0x200001f8

08000fd8 <ssd1306_print_string>:

char ssd1306_print_string(char* str, GB_SSD1306_COLOR_t color)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	460b      	mov	r3, r1
 8000fe2:	70fb      	strb	r3, [r7, #3]
	while (*str)
 8000fe4:	e008      	b.n	8000ff8 <ssd1306_print_string+0x20>
	{
		ssd1306_print_char(*str++, (GB_SSD1306_COLOR_t) color);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	1c5a      	adds	r2, r3, #1
 8000fea:	607a      	str	r2, [r7, #4]
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	78fa      	ldrb	r2, [r7, #3]
 8000ff0:	4611      	mov	r1, r2
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff ffa0 	bl	8000f38 <ssd1306_print_char>
	while (*str)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d1f2      	bne.n	8000fe6 <ssd1306_print_string+0xe>
	}
	/* Everything OK, zero should be returned */
		return *str;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	781b      	ldrb	r3, [r3, #0]
}
 8001004:	4618      	mov	r0, r3
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <ssd1306_float>:
		ssd1306_print_char(gb_buf[gb_ptr], (GB_SSD1306_COLOR_t) color);
	}
}

void ssd1306_float(float gb_value, GB_SSD1306_COLOR_t color)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b086      	sub	sp, #24
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	460b      	mov	r3, r1
 8001016:	70fb      	strb	r3, [r7, #3]
	char gb_float_buff[10];
	sprintf(gb_float_buff,"%.2f",gb_value);
 8001018:	6878      	ldr	r0, [r7, #4]
 800101a:	f7ff fa05 	bl	8000428 <__aeabi_f2d>
 800101e:	4602      	mov	r2, r0
 8001020:	460b      	mov	r3, r1
 8001022:	f107 000c 	add.w	r0, r7, #12
 8001026:	4907      	ldr	r1, [pc, #28]	; (8001044 <ssd1306_float+0x38>)
 8001028:	f002 fbdc 	bl	80037e4 <siprintf>
	ssd1306_print_string(gb_float_buff,(GB_SSD1306_COLOR_t) color );
 800102c:	78fa      	ldrb	r2, [r7, #3]
 800102e:	f107 030c 	add.w	r3, r7, #12
 8001032:	4611      	mov	r1, r2
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff ffcf 	bl	8000fd8 <ssd1306_print_string>

}
 800103a:	bf00      	nop
 800103c:	3718      	adds	r7, #24
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	08005c50 	.word	0x08005c50

08001048 <ssd1306_DrawLineV>:
 * 0<=line_end_point<=63(SSD1306_HEIGHT) //yaxis
 * 0<=column<=127 // x axis intersection point
 * 0<=line_width<=127 units
 */
void ssd1306_DrawLineV(uint8_t line_starting_point, uint8_t line_end_point, uint8_t column,uint8_t line_width)
{
 8001048:	b590      	push	{r4, r7, lr}
 800104a:	b087      	sub	sp, #28
 800104c:	af00      	add	r7, sp, #0
 800104e:	4604      	mov	r4, r0
 8001050:	4608      	mov	r0, r1
 8001052:	4611      	mov	r1, r2
 8001054:	461a      	mov	r2, r3
 8001056:	4623      	mov	r3, r4
 8001058:	71fb      	strb	r3, [r7, #7]
 800105a:	4603      	mov	r3, r0
 800105c:	71bb      	strb	r3, [r7, #6]
 800105e:	460b      	mov	r3, r1
 8001060:	717b      	strb	r3, [r7, #5]
 8001062:	4613      	mov	r3, r2
 8001064:	713b      	strb	r3, [r7, #4]
    if(line_starting_point>line_end_point)
 8001066:	79fa      	ldrb	r2, [r7, #7]
 8001068:	79bb      	ldrb	r3, [r7, #6]
 800106a:	429a      	cmp	r2, r3
 800106c:	d905      	bls.n	800107a <ssd1306_DrawLineV+0x32>
    {
    	uint8_t temp = line_starting_point;
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	73fb      	strb	r3, [r7, #15]
    	line_starting_point = line_end_point;
 8001072:	79bb      	ldrb	r3, [r7, #6]
 8001074:	71fb      	strb	r3, [r7, #7]
    	line_end_point = temp;
 8001076:	7bfb      	ldrb	r3, [r7, #15]
 8001078:	71bb      	strb	r3, [r7, #6]
    }
    	//uint8_t start = column-(line_width-1)/2;
    	uint8_t start = column;
 800107a:	797b      	ldrb	r3, [r7, #5]
 800107c:	73bb      	strb	r3, [r7, #14]
    	for(int i =0;i<line_width;i++) //changing the column with line thickness(x-axis)
 800107e:	2300      	movs	r3, #0
 8001080:	617b      	str	r3, [r7, #20]
 8001082:	e018      	b.n	80010b6 <ssd1306_DrawLineV+0x6e>
    	for(int j=line_starting_point;j<line_end_point;j++) // changing the row for printing line(y-axis)
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	613b      	str	r3, [r7, #16]
 8001088:	e00e      	b.n	80010a8 <ssd1306_DrawLineV+0x60>
		 ssd1306_draw_pixel(start +i,j,GB_SSD1306_COLOR_WHITE);
 800108a:	7bbb      	ldrb	r3, [r7, #14]
 800108c:	b29a      	uxth	r2, r3
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	b29b      	uxth	r3, r3
 8001092:	4413      	add	r3, r2
 8001094:	b29b      	uxth	r3, r3
 8001096:	693a      	ldr	r2, [r7, #16]
 8001098:	b291      	uxth	r1, r2
 800109a:	2201      	movs	r2, #1
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff fef9 	bl	8000e94 <ssd1306_draw_pixel>
    	for(int j=line_starting_point;j<line_end_point;j++) // changing the row for printing line(y-axis)
 80010a2:	693b      	ldr	r3, [r7, #16]
 80010a4:	3301      	adds	r3, #1
 80010a6:	613b      	str	r3, [r7, #16]
 80010a8:	79bb      	ldrb	r3, [r7, #6]
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	429a      	cmp	r2, r3
 80010ae:	dbec      	blt.n	800108a <ssd1306_DrawLineV+0x42>
    	for(int i =0;i<line_width;i++) //changing the column with line thickness(x-axis)
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	3301      	adds	r3, #1
 80010b4:	617b      	str	r3, [r7, #20]
 80010b6:	793b      	ldrb	r3, [r7, #4]
 80010b8:	697a      	ldr	r2, [r7, #20]
 80010ba:	429a      	cmp	r2, r3
 80010bc:	dbe2      	blt.n	8001084 <ssd1306_DrawLineV+0x3c>
}
 80010be:	bf00      	nop
 80010c0:	bf00      	nop
 80010c2:	371c      	adds	r7, #28
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd90      	pop	{r4, r7, pc}

080010c8 <ssd1306_DrawLineH>:
 * 0<=line_end_point<=127(SSD1306_WIDTH) //xaxis
 * 0<=row<=63 // y axis intersection point
 * 0<=line_width<=63 units
 */
void ssd1306_DrawLineH(uint8_t line_starting_point, uint8_t line_end_point, uint8_t row, uint8_t line_width)
{
 80010c8:	b590      	push	{r4, r7, lr}
 80010ca:	b087      	sub	sp, #28
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4604      	mov	r4, r0
 80010d0:	4608      	mov	r0, r1
 80010d2:	4611      	mov	r1, r2
 80010d4:	461a      	mov	r2, r3
 80010d6:	4623      	mov	r3, r4
 80010d8:	71fb      	strb	r3, [r7, #7]
 80010da:	4603      	mov	r3, r0
 80010dc:	71bb      	strb	r3, [r7, #6]
 80010de:	460b      	mov	r3, r1
 80010e0:	717b      	strb	r3, [r7, #5]
 80010e2:	4613      	mov	r3, r2
 80010e4:	713b      	strb	r3, [r7, #4]
    if(line_starting_point>line_end_point)
 80010e6:	79fa      	ldrb	r2, [r7, #7]
 80010e8:	79bb      	ldrb	r3, [r7, #6]
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d905      	bls.n	80010fa <ssd1306_DrawLineH+0x32>
    {
    	uint8_t temp = line_starting_point;
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	73fb      	strb	r3, [r7, #15]
    	line_starting_point = line_end_point;
 80010f2:	79bb      	ldrb	r3, [r7, #6]
 80010f4:	71fb      	strb	r3, [r7, #7]
    	line_end_point = temp;
 80010f6:	7bfb      	ldrb	r3, [r7, #15]
 80010f8:	71bb      	strb	r3, [r7, #6]
    }
    uint8_t start = row;
 80010fa:	797b      	ldrb	r3, [r7, #5]
 80010fc:	73bb      	strb	r3, [r7, #14]
    for(int i = 0; i<line_width;i++) //changing the row with line thickness(y-axis)
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]
 8001102:	e018      	b.n	8001136 <ssd1306_DrawLineH+0x6e>
    	for(int j=line_starting_point;j<line_end_point;j++) //changing the column for printing line(x-axis)
 8001104:	79fb      	ldrb	r3, [r7, #7]
 8001106:	613b      	str	r3, [r7, #16]
 8001108:	e00e      	b.n	8001128 <ssd1306_DrawLineH+0x60>
    		ssd1306_draw_pixel(j, start+i,GB_SSD1306_COLOR_WHITE);
 800110a:	693b      	ldr	r3, [r7, #16]
 800110c:	b298      	uxth	r0, r3
 800110e:	7bbb      	ldrb	r3, [r7, #14]
 8001110:	b29a      	uxth	r2, r3
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	b29b      	uxth	r3, r3
 8001116:	4413      	add	r3, r2
 8001118:	b29b      	uxth	r3, r3
 800111a:	2201      	movs	r2, #1
 800111c:	4619      	mov	r1, r3
 800111e:	f7ff feb9 	bl	8000e94 <ssd1306_draw_pixel>
    	for(int j=line_starting_point;j<line_end_point;j++) //changing the column for printing line(x-axis)
 8001122:	693b      	ldr	r3, [r7, #16]
 8001124:	3301      	adds	r3, #1
 8001126:	613b      	str	r3, [r7, #16]
 8001128:	79bb      	ldrb	r3, [r7, #6]
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	429a      	cmp	r2, r3
 800112e:	dbec      	blt.n	800110a <ssd1306_DrawLineH+0x42>
    for(int i = 0; i<line_width;i++) //changing the row with line thickness(y-axis)
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	3301      	adds	r3, #1
 8001134:	617b      	str	r3, [r7, #20]
 8001136:	793b      	ldrb	r3, [r7, #4]
 8001138:	697a      	ldr	r2, [r7, #20]
 800113a:	429a      	cmp	r2, r3
 800113c:	dbe2      	blt.n	8001104 <ssd1306_DrawLineH+0x3c>

}
 800113e:	bf00      	nop
 8001140:	bf00      	nop
 8001142:	371c      	adds	r7, #28
 8001144:	46bd      	mov	sp, r7
 8001146:	bd90      	pop	{r4, r7, pc}

08001148 <ssd1306_drawRectangle>:

void ssd1306_drawRectangle(uint8_t edge_x_point, uint8_t edge_y_point, uint8_t width, uint8_t height)
{
 8001148:	b590      	push	{r4, r7, lr}
 800114a:	b083      	sub	sp, #12
 800114c:	af00      	add	r7, sp, #0
 800114e:	4604      	mov	r4, r0
 8001150:	4608      	mov	r0, r1
 8001152:	4611      	mov	r1, r2
 8001154:	461a      	mov	r2, r3
 8001156:	4623      	mov	r3, r4
 8001158:	71fb      	strb	r3, [r7, #7]
 800115a:	4603      	mov	r3, r0
 800115c:	71bb      	strb	r3, [r7, #6]
 800115e:	460b      	mov	r3, r1
 8001160:	717b      	strb	r3, [r7, #5]
 8001162:	4613      	mov	r3, r2
 8001164:	713b      	strb	r3, [r7, #4]
	if( edge_x_point >= GB_SSD1306_WIDTH || edge_y_point>= GB_SSD1306_HEIGHT)
 8001166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116a:	2b00      	cmp	r3, #0
 800116c:	db31      	blt.n	80011d2 <ssd1306_drawRectangle+0x8a>
 800116e:	79bb      	ldrb	r3, [r7, #6]
 8001170:	2b3f      	cmp	r3, #63	; 0x3f
 8001172:	d82e      	bhi.n	80011d2 <ssd1306_drawRectangle+0x8a>
	{
		return;
	}
	ssd1306_DrawLineH((edge_x_point), (edge_x_point + width), edge_y_point, 1);
 8001174:	79fa      	ldrb	r2, [r7, #7]
 8001176:	797b      	ldrb	r3, [r7, #5]
 8001178:	4413      	add	r3, r2
 800117a:	b2d9      	uxtb	r1, r3
 800117c:	79ba      	ldrb	r2, [r7, #6]
 800117e:	79f8      	ldrb	r0, [r7, #7]
 8001180:	2301      	movs	r3, #1
 8001182:	f7ff ffa1 	bl	80010c8 <ssd1306_DrawLineH>
	ssd1306_DrawLineH((edge_x_point), (edge_x_point + width+1), edge_y_point+height,1);
 8001186:	79fa      	ldrb	r2, [r7, #7]
 8001188:	797b      	ldrb	r3, [r7, #5]
 800118a:	4413      	add	r3, r2
 800118c:	b2db      	uxtb	r3, r3
 800118e:	3301      	adds	r3, #1
 8001190:	b2d9      	uxtb	r1, r3
 8001192:	79ba      	ldrb	r2, [r7, #6]
 8001194:	793b      	ldrb	r3, [r7, #4]
 8001196:	4413      	add	r3, r2
 8001198:	b2da      	uxtb	r2, r3
 800119a:	79f8      	ldrb	r0, [r7, #7]
 800119c:	2301      	movs	r3, #1
 800119e:	f7ff ff93 	bl	80010c8 <ssd1306_DrawLineH>
	ssd1306_DrawLineV((edge_y_point), (edge_y_point + height), edge_x_point,1);
 80011a2:	79ba      	ldrb	r2, [r7, #6]
 80011a4:	793b      	ldrb	r3, [r7, #4]
 80011a6:	4413      	add	r3, r2
 80011a8:	b2d9      	uxtb	r1, r3
 80011aa:	79fa      	ldrb	r2, [r7, #7]
 80011ac:	79b8      	ldrb	r0, [r7, #6]
 80011ae:	2301      	movs	r3, #1
 80011b0:	f7ff ff4a 	bl	8001048 <ssd1306_DrawLineV>
	ssd1306_DrawLineV((edge_y_point), (edge_y_point + height+1), edge_x_point + width,1);
 80011b4:	79ba      	ldrb	r2, [r7, #6]
 80011b6:	793b      	ldrb	r3, [r7, #4]
 80011b8:	4413      	add	r3, r2
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	3301      	adds	r3, #1
 80011be:	b2d9      	uxtb	r1, r3
 80011c0:	79fa      	ldrb	r2, [r7, #7]
 80011c2:	797b      	ldrb	r3, [r7, #5]
 80011c4:	4413      	add	r3, r2
 80011c6:	b2da      	uxtb	r2, r3
 80011c8:	79b8      	ldrb	r0, [r7, #6]
 80011ca:	2301      	movs	r3, #1
 80011cc:	f7ff ff3c 	bl	8001048 <ssd1306_DrawLineV>
 80011d0:	e000      	b.n	80011d4 <ssd1306_drawRectangle+0x8c>
		return;
 80011d2:	bf00      	nop

}
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd90      	pop	{r4, r7, pc}

080011da <ssd1306_drawRectangleFill>:

void ssd1306_drawRectangleFill(uint8_t edge_x_point, uint8_t edge_y_point, uint8_t width, uint8_t height)
{
 80011da:	b590      	push	{r4, r7, lr}
 80011dc:	b085      	sub	sp, #20
 80011de:	af00      	add	r7, sp, #0
 80011e0:	4604      	mov	r4, r0
 80011e2:	4608      	mov	r0, r1
 80011e4:	4611      	mov	r1, r2
 80011e6:	461a      	mov	r2, r3
 80011e8:	4623      	mov	r3, r4
 80011ea:	71fb      	strb	r3, [r7, #7]
 80011ec:	4603      	mov	r3, r0
 80011ee:	71bb      	strb	r3, [r7, #6]
 80011f0:	460b      	mov	r3, r1
 80011f2:	717b      	strb	r3, [r7, #5]
 80011f4:	4613      	mov	r3, r2
 80011f6:	713b      	strb	r3, [r7, #4]
	if( edge_x_point >= GB_SSD1306_WIDTH || edge_y_point>= GB_SSD1306_HEIGHT)
 80011f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	db1a      	blt.n	8001236 <ssd1306_drawRectangleFill+0x5c>
 8001200:	79bb      	ldrb	r3, [r7, #6]
 8001202:	2b3f      	cmp	r3, #63	; 0x3f
 8001204:	d817      	bhi.n	8001236 <ssd1306_drawRectangleFill+0x5c>
	{
		return;
	}

	for(int i=0;i<height;i++)
 8001206:	2300      	movs	r3, #0
 8001208:	60fb      	str	r3, [r7, #12]
 800120a:	e00f      	b.n	800122c <ssd1306_drawRectangleFill+0x52>
		   ssd1306_DrawLineH((edge_x_point), (edge_x_point + width), edge_y_point + i, 1);
 800120c:	79fa      	ldrb	r2, [r7, #7]
 800120e:	797b      	ldrb	r3, [r7, #5]
 8001210:	4413      	add	r3, r2
 8001212:	b2d9      	uxtb	r1, r3
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	b2da      	uxtb	r2, r3
 8001218:	79bb      	ldrb	r3, [r7, #6]
 800121a:	4413      	add	r3, r2
 800121c:	b2da      	uxtb	r2, r3
 800121e:	79f8      	ldrb	r0, [r7, #7]
 8001220:	2301      	movs	r3, #1
 8001222:	f7ff ff51 	bl	80010c8 <ssd1306_DrawLineH>
	for(int i=0;i<height;i++)
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	3301      	adds	r3, #1
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	793b      	ldrb	r3, [r7, #4]
 800122e:	68fa      	ldr	r2, [r7, #12]
 8001230:	429a      	cmp	r2, r3
 8001232:	dbeb      	blt.n	800120c <ssd1306_drawRectangleFill+0x32>
 8001234:	e000      	b.n	8001238 <ssd1306_drawRectangleFill+0x5e>
		return;
 8001236:	bf00      	nop


}
 8001238:	3714      	adds	r7, #20
 800123a:	46bd      	mov	sp, r7
 800123c:	bd90      	pop	{r4, r7, pc}
	...

08001240 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001246:	f000 faed 	bl	8001824 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800124a:	f000 f891 	bl	8001370 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800124e:	f000 f903 	bl	8001458 <MX_GPIO_Init>
 // MX_I2C1_Init();
  MX_I2C2_Init();
 8001252:	f000 f8d3 	bl	80013fc <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_init();
 8001256:	f7ff fd3d 	bl	8000cd4 <ssd1306_init>
  ssd1306_clear(GB_SSD1306_COLOR_BLACK);
 800125a:	2000      	movs	r0, #0
 800125c:	f7ff fe02 	bl	8000e64 <ssd1306_clear>
  ssd1306_update_data();
 8001260:	f7ff fdac 	bl	8000dbc <ssd1306_update_data>

	//Animation 1
	ssd1306_draw_pixel(14,10,GB_SSD1306_COLOR_WHITE);
 8001264:	2201      	movs	r2, #1
 8001266:	210a      	movs	r1, #10
 8001268:	200e      	movs	r0, #14
 800126a:	f7ff fe13 	bl	8000e94 <ssd1306_draw_pixel>
	ssd1306_update_data();
 800126e:	f7ff fda5 	bl	8000dbc <ssd1306_update_data>
	  HAL_Delay(100);
 8001272:	2064      	movs	r0, #100	; 0x64
 8001274:	f000 fb38 	bl	80018e8 <HAL_Delay>
	ssd1306_draw_pixel(14,15,GB_SSD1306_COLOR_WHITE);
 8001278:	2201      	movs	r2, #1
 800127a:	210f      	movs	r1, #15
 800127c:	200e      	movs	r0, #14
 800127e:	f7ff fe09 	bl	8000e94 <ssd1306_draw_pixel>
	ssd1306_update_data();
 8001282:	f7ff fd9b 	bl	8000dbc <ssd1306_update_data>
	  HAL_Delay(100);
 8001286:	2064      	movs	r0, #100	; 0x64
 8001288:	f000 fb2e 	bl	80018e8 <HAL_Delay>
	ssd1306_draw_pixel(14,20,GB_SSD1306_COLOR_WHITE);
 800128c:	2201      	movs	r2, #1
 800128e:	2114      	movs	r1, #20
 8001290:	200e      	movs	r0, #14
 8001292:	f7ff fdff 	bl	8000e94 <ssd1306_draw_pixel>
	ssd1306_update_data();
 8001296:	f7ff fd91 	bl	8000dbc <ssd1306_update_data>
  HAL_Delay(100);
 800129a:	2064      	movs	r0, #100	; 0x64
 800129c:	f000 fb24 	bl	80018e8 <HAL_Delay>

  ssd1306_DrawLineV(0,63,0,1);
 80012a0:	2301      	movs	r3, #1
 80012a2:	2200      	movs	r2, #0
 80012a4:	213f      	movs	r1, #63	; 0x3f
 80012a6:	2000      	movs	r0, #0
 80012a8:	f7ff fece 	bl	8001048 <ssd1306_DrawLineV>
  	ssd1306_update_data();
 80012ac:	f7ff fd86 	bl	8000dbc <ssd1306_update_data>
    HAL_Delay(100);
 80012b0:	2064      	movs	r0, #100	; 0x64
 80012b2:	f000 fb19 	bl	80018e8 <HAL_Delay>
  	ssd1306_DrawLineH(0,127,0,1);
 80012b6:	2301      	movs	r3, #1
 80012b8:	2200      	movs	r2, #0
 80012ba:	217f      	movs	r1, #127	; 0x7f
 80012bc:	2000      	movs	r0, #0
 80012be:	f7ff ff03 	bl	80010c8 <ssd1306_DrawLineH>
  	ssd1306_update_data();
 80012c2:	f7ff fd7b 	bl	8000dbc <ssd1306_update_data>
    HAL_Delay(100);
 80012c6:	2064      	movs	r0, #100	; 0x64
 80012c8:	f000 fb0e 	bl	80018e8 <HAL_Delay>
  	ssd1306_DrawLineH(0,127,63,1);
 80012cc:	2301      	movs	r3, #1
 80012ce:	223f      	movs	r2, #63	; 0x3f
 80012d0:	217f      	movs	r1, #127	; 0x7f
 80012d2:	2000      	movs	r0, #0
 80012d4:	f7ff fef8 	bl	80010c8 <ssd1306_DrawLineH>
  	ssd1306_update_data();
 80012d8:	f7ff fd70 	bl	8000dbc <ssd1306_update_data>
    HAL_Delay(100);
 80012dc:	2064      	movs	r0, #100	; 0x64
 80012de:	f000 fb03 	bl	80018e8 <HAL_Delay>
  	ssd1306_DrawLineV(0,63,127,1);
 80012e2:	2301      	movs	r3, #1
 80012e4:	227f      	movs	r2, #127	; 0x7f
 80012e6:	213f      	movs	r1, #63	; 0x3f
 80012e8:	2000      	movs	r0, #0
 80012ea:	f7ff fead 	bl	8001048 <ssd1306_DrawLineV>
  	ssd1306_update_data();
 80012ee:	f7ff fd65 	bl	8000dbc <ssd1306_update_data>
    HAL_Delay(100);
 80012f2:	2064      	movs	r0, #100	; 0x64
 80012f4:	f000 faf8 	bl	80018e8 <HAL_Delay>

  	ssd1306_drawRectangle(26,14,40,18);
 80012f8:	2312      	movs	r3, #18
 80012fa:	2228      	movs	r2, #40	; 0x28
 80012fc:	210e      	movs	r1, #14
 80012fe:	201a      	movs	r0, #26
 8001300:	f7ff ff22 	bl	8001148 <ssd1306_drawRectangle>
  	ssd1306_update_data();
 8001304:	f7ff fd5a 	bl	8000dbc <ssd1306_update_data>
    HAL_Delay(100);
 8001308:	2064      	movs	r0, #100	; 0x64
 800130a:	f000 faed 	bl	80018e8 <HAL_Delay>
  	ssd1306_drawRectangleFill(26,14,29,15);
 800130e:	230f      	movs	r3, #15
 8001310:	221d      	movs	r2, #29
 8001312:	210e      	movs	r1, #14
 8001314:	201a      	movs	r0, #26
 8001316:	f7ff ff60 	bl	80011da <ssd1306_drawRectangleFill>
  	ssd1306_update_data();
 800131a:	f7ff fd4f 	bl	8000dbc <ssd1306_update_data>
    HAL_Delay(100);
 800131e:	2064      	movs	r0, #100	; 0x64
 8001320:	f000 fae2 	bl	80018e8 <HAL_Delay>

  	ssd1306_clear(GB_SSD1306_COLOR_BLACK);
 8001324:	2000      	movs	r0, #0
 8001326:	f7ff fd9d 	bl	8000e64 <ssd1306_clear>
  	ssd1306_update_data();
 800132a:	f7ff fd47 	bl	8000dbc <ssd1306_update_data>

  	float x = 00.00;
 800132e:	f04f 0300 	mov.w	r3, #0
 8001332:	607b      	str	r3, [r7, #4]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  ssd1306_GotoXY(3, 0);
 8001334:	2100      	movs	r1, #0
 8001336:	2003      	movs	r0, #3
 8001338:	f7ff fd7e 	bl	8000e38 <ssd1306_GotoXY>
	  ssd1306_print_string("Variable value :", GB_SSD1306_COLOR_WHITE);
 800133c:	2101      	movs	r1, #1
 800133e:	480b      	ldr	r0, [pc, #44]	; (800136c <main+0x12c>)
 8001340:	f7ff fe4a 	bl	8000fd8 <ssd1306_print_string>
	  ssd1306_update_data();
 8001344:	f7ff fd3a 	bl	8000dbc <ssd1306_update_data>

	  ssd1306_GotoXY(83, 0);
 8001348:	2100      	movs	r1, #0
 800134a:	2053      	movs	r0, #83	; 0x53
 800134c:	f7ff fd74 	bl	8000e38 <ssd1306_GotoXY>
	  ssd1306_float(x,GB_SSD1306_COLOR_WHITE);
 8001350:	2101      	movs	r1, #1
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f7ff fe5a 	bl	800100c <ssd1306_float>
	  x++;
 8001358:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f7ff fb99 	bl	8000a94 <__addsf3>
 8001362:	4603      	mov	r3, r0
 8001364:	607b      	str	r3, [r7, #4]
	  ssd1306_update_data();
 8001366:	f7ff fd29 	bl	8000dbc <ssd1306_update_data>
	  ssd1306_GotoXY(3, 0);
 800136a:	e7e3      	b.n	8001334 <main+0xf4>
 800136c:	08005c58 	.word	0x08005c58

08001370 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b090      	sub	sp, #64	; 0x40
 8001374:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001376:	f107 0318 	add.w	r3, r7, #24
 800137a:	2228      	movs	r2, #40	; 0x28
 800137c:	2100      	movs	r1, #0
 800137e:	4618      	mov	r0, r3
 8001380:	f001 fdc8 	bl	8002f14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001384:	1d3b      	adds	r3, r7, #4
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
 800138a:	605a      	str	r2, [r3, #4]
 800138c:	609a      	str	r2, [r3, #8]
 800138e:	60da      	str	r2, [r3, #12]
 8001390:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001392:	2301      	movs	r3, #1
 8001394:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001396:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800139a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 800139c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013a0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013a2:	2301      	movs	r3, #1
 80013a4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013a6:	2302      	movs	r3, #2
 80013a8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013ae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL5;
 80013b0:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 80013b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013b6:	f107 0318 	add.w	r3, r7, #24
 80013ba:	4618      	mov	r0, r3
 80013bc:	f001 f96a 	bl	8002694 <HAL_RCC_OscConfig>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80013c6:	f000 f875 	bl	80014b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013ca:	230f      	movs	r3, #15
 80013cc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013ce:	2302      	movs	r3, #2
 80013d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013d2:	2300      	movs	r3, #0
 80013d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013d6:	2300      	movs	r3, #0
 80013d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013da:	2300      	movs	r3, #0
 80013dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013de:	1d3b      	adds	r3, r7, #4
 80013e0:	2101      	movs	r1, #1
 80013e2:	4618      	mov	r0, r3
 80013e4:	f001 fbd6 	bl	8002b94 <HAL_RCC_ClockConfig>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80013ee:	f000 f861 	bl	80014b4 <Error_Handler>
  }
}
 80013f2:	bf00      	nop
 80013f4:	3740      	adds	r7, #64	; 0x40
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
	...

080013fc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001400:	4b12      	ldr	r3, [pc, #72]	; (800144c <MX_I2C2_Init+0x50>)
 8001402:	4a13      	ldr	r2, [pc, #76]	; (8001450 <MX_I2C2_Init+0x54>)
 8001404:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001406:	4b11      	ldr	r3, [pc, #68]	; (800144c <MX_I2C2_Init+0x50>)
 8001408:	4a12      	ldr	r2, [pc, #72]	; (8001454 <MX_I2C2_Init+0x58>)
 800140a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800140c:	4b0f      	ldr	r3, [pc, #60]	; (800144c <MX_I2C2_Init+0x50>)
 800140e:	2200      	movs	r2, #0
 8001410:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001412:	4b0e      	ldr	r3, [pc, #56]	; (800144c <MX_I2C2_Init+0x50>)
 8001414:	2200      	movs	r2, #0
 8001416:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001418:	4b0c      	ldr	r3, [pc, #48]	; (800144c <MX_I2C2_Init+0x50>)
 800141a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800141e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001420:	4b0a      	ldr	r3, [pc, #40]	; (800144c <MX_I2C2_Init+0x50>)
 8001422:	2200      	movs	r2, #0
 8001424:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001426:	4b09      	ldr	r3, [pc, #36]	; (800144c <MX_I2C2_Init+0x50>)
 8001428:	2200      	movs	r2, #0
 800142a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800142c:	4b07      	ldr	r3, [pc, #28]	; (800144c <MX_I2C2_Init+0x50>)
 800142e:	2200      	movs	r2, #0
 8001430:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001432:	4b06      	ldr	r3, [pc, #24]	; (800144c <MX_I2C2_Init+0x50>)
 8001434:	2200      	movs	r2, #0
 8001436:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001438:	4804      	ldr	r0, [pc, #16]	; (800144c <MX_I2C2_Init+0x50>)
 800143a:	f000 fce1 	bl	8001e00 <HAL_I2C_Init>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001444:	f000 f836 	bl	80014b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001448:	bf00      	nop
 800144a:	bd80      	pop	{r7, pc}
 800144c:	2000060c 	.word	0x2000060c
 8001450:	40005800 	.word	0x40005800
 8001454:	000186a0 	.word	0x000186a0

08001458 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001458:	b480      	push	{r7}
 800145a:	b085      	sub	sp, #20
 800145c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800145e:	4b14      	ldr	r3, [pc, #80]	; (80014b0 <MX_GPIO_Init+0x58>)
 8001460:	699b      	ldr	r3, [r3, #24]
 8001462:	4a13      	ldr	r2, [pc, #76]	; (80014b0 <MX_GPIO_Init+0x58>)
 8001464:	f043 0320 	orr.w	r3, r3, #32
 8001468:	6193      	str	r3, [r2, #24]
 800146a:	4b11      	ldr	r3, [pc, #68]	; (80014b0 <MX_GPIO_Init+0x58>)
 800146c:	699b      	ldr	r3, [r3, #24]
 800146e:	f003 0320 	and.w	r3, r3, #32
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001476:	4b0e      	ldr	r3, [pc, #56]	; (80014b0 <MX_GPIO_Init+0x58>)
 8001478:	699b      	ldr	r3, [r3, #24]
 800147a:	4a0d      	ldr	r2, [pc, #52]	; (80014b0 <MX_GPIO_Init+0x58>)
 800147c:	f043 0308 	orr.w	r3, r3, #8
 8001480:	6193      	str	r3, [r2, #24]
 8001482:	4b0b      	ldr	r3, [pc, #44]	; (80014b0 <MX_GPIO_Init+0x58>)
 8001484:	699b      	ldr	r3, [r3, #24]
 8001486:	f003 0308 	and.w	r3, r3, #8
 800148a:	60bb      	str	r3, [r7, #8]
 800148c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800148e:	4b08      	ldr	r3, [pc, #32]	; (80014b0 <MX_GPIO_Init+0x58>)
 8001490:	699b      	ldr	r3, [r3, #24]
 8001492:	4a07      	ldr	r2, [pc, #28]	; (80014b0 <MX_GPIO_Init+0x58>)
 8001494:	f043 0304 	orr.w	r3, r3, #4
 8001498:	6193      	str	r3, [r2, #24]
 800149a:	4b05      	ldr	r3, [pc, #20]	; (80014b0 <MX_GPIO_Init+0x58>)
 800149c:	699b      	ldr	r3, [r3, #24]
 800149e:	f003 0304 	and.w	r3, r3, #4
 80014a2:	607b      	str	r3, [r7, #4]
 80014a4:	687b      	ldr	r3, [r7, #4]

}
 80014a6:	bf00      	nop
 80014a8:	3714      	adds	r7, #20
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bc80      	pop	{r7}
 80014ae:	4770      	bx	lr
 80014b0:	40021000 	.word	0x40021000

080014b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014b8:	b672      	cpsid	i
}
 80014ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014bc:	e7fe      	b.n	80014bc <Error_Handler+0x8>
	...

080014c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b085      	sub	sp, #20
 80014c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80014c6:	4b15      	ldr	r3, [pc, #84]	; (800151c <HAL_MspInit+0x5c>)
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	4a14      	ldr	r2, [pc, #80]	; (800151c <HAL_MspInit+0x5c>)
 80014cc:	f043 0301 	orr.w	r3, r3, #1
 80014d0:	6193      	str	r3, [r2, #24]
 80014d2:	4b12      	ldr	r3, [pc, #72]	; (800151c <HAL_MspInit+0x5c>)
 80014d4:	699b      	ldr	r3, [r3, #24]
 80014d6:	f003 0301 	and.w	r3, r3, #1
 80014da:	60bb      	str	r3, [r7, #8]
 80014dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014de:	4b0f      	ldr	r3, [pc, #60]	; (800151c <HAL_MspInit+0x5c>)
 80014e0:	69db      	ldr	r3, [r3, #28]
 80014e2:	4a0e      	ldr	r2, [pc, #56]	; (800151c <HAL_MspInit+0x5c>)
 80014e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014e8:	61d3      	str	r3, [r2, #28]
 80014ea:	4b0c      	ldr	r3, [pc, #48]	; (800151c <HAL_MspInit+0x5c>)
 80014ec:	69db      	ldr	r3, [r3, #28]
 80014ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014f2:	607b      	str	r3, [r7, #4]
 80014f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80014f6:	4b0a      	ldr	r3, [pc, #40]	; (8001520 <HAL_MspInit+0x60>)
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	4a04      	ldr	r2, [pc, #16]	; (8001520 <HAL_MspInit+0x60>)
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001512:	bf00      	nop
 8001514:	3714      	adds	r7, #20
 8001516:	46bd      	mov	sp, r7
 8001518:	bc80      	pop	{r7}
 800151a:	4770      	bx	lr
 800151c:	40021000 	.word	0x40021000
 8001520:	40010000 	.word	0x40010000

08001524 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b08a      	sub	sp, #40	; 0x28
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800152c:	f107 0318 	add.w	r3, r7, #24
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a2b      	ldr	r2, [pc, #172]	; (80015ec <HAL_I2C_MspInit+0xc8>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d124      	bne.n	800158e <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001544:	4b2a      	ldr	r3, [pc, #168]	; (80015f0 <HAL_I2C_MspInit+0xcc>)
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	4a29      	ldr	r2, [pc, #164]	; (80015f0 <HAL_I2C_MspInit+0xcc>)
 800154a:	f043 0308 	orr.w	r3, r3, #8
 800154e:	6193      	str	r3, [r2, #24]
 8001550:	4b27      	ldr	r3, [pc, #156]	; (80015f0 <HAL_I2C_MspInit+0xcc>)
 8001552:	699b      	ldr	r3, [r3, #24]
 8001554:	f003 0308 	and.w	r3, r3, #8
 8001558:	617b      	str	r3, [r7, #20]
 800155a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800155c:	23c0      	movs	r3, #192	; 0xc0
 800155e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001560:	2312      	movs	r3, #18
 8001562:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001564:	2303      	movs	r3, #3
 8001566:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001568:	f107 0318 	add.w	r3, r7, #24
 800156c:	4619      	mov	r1, r3
 800156e:	4821      	ldr	r0, [pc, #132]	; (80015f4 <HAL_I2C_MspInit+0xd0>)
 8001570:	f000 fac2 	bl	8001af8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001574:	4b1e      	ldr	r3, [pc, #120]	; (80015f0 <HAL_I2C_MspInit+0xcc>)
 8001576:	69db      	ldr	r3, [r3, #28]
 8001578:	4a1d      	ldr	r2, [pc, #116]	; (80015f0 <HAL_I2C_MspInit+0xcc>)
 800157a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800157e:	61d3      	str	r3, [r2, #28]
 8001580:	4b1b      	ldr	r3, [pc, #108]	; (80015f0 <HAL_I2C_MspInit+0xcc>)
 8001582:	69db      	ldr	r3, [r3, #28]
 8001584:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001588:	613b      	str	r3, [r7, #16]
 800158a:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800158c:	e029      	b.n	80015e2 <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4a19      	ldr	r2, [pc, #100]	; (80015f8 <HAL_I2C_MspInit+0xd4>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d124      	bne.n	80015e2 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001598:	4b15      	ldr	r3, [pc, #84]	; (80015f0 <HAL_I2C_MspInit+0xcc>)
 800159a:	699b      	ldr	r3, [r3, #24]
 800159c:	4a14      	ldr	r2, [pc, #80]	; (80015f0 <HAL_I2C_MspInit+0xcc>)
 800159e:	f043 0308 	orr.w	r3, r3, #8
 80015a2:	6193      	str	r3, [r2, #24]
 80015a4:	4b12      	ldr	r3, [pc, #72]	; (80015f0 <HAL_I2C_MspInit+0xcc>)
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	f003 0308 	and.w	r3, r3, #8
 80015ac:	60fb      	str	r3, [r7, #12]
 80015ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80015b0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80015b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015b6:	2312      	movs	r3, #18
 80015b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015ba:	2303      	movs	r3, #3
 80015bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015be:	f107 0318 	add.w	r3, r7, #24
 80015c2:	4619      	mov	r1, r3
 80015c4:	480b      	ldr	r0, [pc, #44]	; (80015f4 <HAL_I2C_MspInit+0xd0>)
 80015c6:	f000 fa97 	bl	8001af8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80015ca:	4b09      	ldr	r3, [pc, #36]	; (80015f0 <HAL_I2C_MspInit+0xcc>)
 80015cc:	69db      	ldr	r3, [r3, #28]
 80015ce:	4a08      	ldr	r2, [pc, #32]	; (80015f0 <HAL_I2C_MspInit+0xcc>)
 80015d0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80015d4:	61d3      	str	r3, [r2, #28]
 80015d6:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <HAL_I2C_MspInit+0xcc>)
 80015d8:	69db      	ldr	r3, [r3, #28]
 80015da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015de:	60bb      	str	r3, [r7, #8]
 80015e0:	68bb      	ldr	r3, [r7, #8]
}
 80015e2:	bf00      	nop
 80015e4:	3728      	adds	r7, #40	; 0x28
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40005400 	.word	0x40005400
 80015f0:	40021000 	.word	0x40021000
 80015f4:	40010c00 	.word	0x40010c00
 80015f8:	40005800 	.word	0x40005800

080015fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001600:	e7fe      	b.n	8001600 <NMI_Handler+0x4>

08001602 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001602:	b480      	push	{r7}
 8001604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001606:	e7fe      	b.n	8001606 <HardFault_Handler+0x4>

08001608 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800160c:	e7fe      	b.n	800160c <MemManage_Handler+0x4>

0800160e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800160e:	b480      	push	{r7}
 8001610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001612:	e7fe      	b.n	8001612 <BusFault_Handler+0x4>

08001614 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001618:	e7fe      	b.n	8001618 <UsageFault_Handler+0x4>

0800161a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800161a:	b480      	push	{r7}
 800161c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800161e:	bf00      	nop
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr

08001626 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001626:	b480      	push	{r7}
 8001628:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800162a:	bf00      	nop
 800162c:	46bd      	mov	sp, r7
 800162e:	bc80      	pop	{r7}
 8001630:	4770      	bx	lr

08001632 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001632:	b480      	push	{r7}
 8001634:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001636:	bf00      	nop
 8001638:	46bd      	mov	sp, r7
 800163a:	bc80      	pop	{r7}
 800163c:	4770      	bx	lr

0800163e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800163e:	b580      	push	{r7, lr}
 8001640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001642:	f000 f935 	bl	80018b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}

0800164a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800164a:	b480      	push	{r7}
 800164c:	af00      	add	r7, sp, #0
	return 1;
 800164e:	2301      	movs	r3, #1
}
 8001650:	4618      	mov	r0, r3
 8001652:	46bd      	mov	sp, r7
 8001654:	bc80      	pop	{r7}
 8001656:	4770      	bx	lr

08001658 <_kill>:

int _kill(int pid, int sig)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001662:	f001 fc1f 	bl	8002ea4 <__errno>
 8001666:	4603      	mov	r3, r0
 8001668:	2216      	movs	r2, #22
 800166a:	601a      	str	r2, [r3, #0]
	return -1;
 800166c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001670:	4618      	mov	r0, r3
 8001672:	3708      	adds	r7, #8
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}

08001678 <_exit>:

void _exit (int status)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001680:	f04f 31ff 	mov.w	r1, #4294967295
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	f7ff ffe7 	bl	8001658 <_kill>
	while (1) {}		/* Make sure we hang here */
 800168a:	e7fe      	b.n	800168a <_exit+0x12>

0800168c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001698:	2300      	movs	r3, #0
 800169a:	617b      	str	r3, [r7, #20]
 800169c:	e00a      	b.n	80016b4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800169e:	f3af 8000 	nop.w
 80016a2:	4601      	mov	r1, r0
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	1c5a      	adds	r2, r3, #1
 80016a8:	60ba      	str	r2, [r7, #8]
 80016aa:	b2ca      	uxtb	r2, r1
 80016ac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	3301      	adds	r3, #1
 80016b2:	617b      	str	r3, [r7, #20]
 80016b4:	697a      	ldr	r2, [r7, #20]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	dbf0      	blt.n	800169e <_read+0x12>
	}

return len;
 80016bc:	687b      	ldr	r3, [r7, #4]
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3718      	adds	r7, #24
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}

080016c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016c6:	b580      	push	{r7, lr}
 80016c8:	b086      	sub	sp, #24
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	60f8      	str	r0, [r7, #12]
 80016ce:	60b9      	str	r1, [r7, #8]
 80016d0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016d2:	2300      	movs	r3, #0
 80016d4:	617b      	str	r3, [r7, #20]
 80016d6:	e009      	b.n	80016ec <_write+0x26>
	{
		__io_putchar(*ptr++);
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	1c5a      	adds	r2, r3, #1
 80016dc:	60ba      	str	r2, [r7, #8]
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	3301      	adds	r3, #1
 80016ea:	617b      	str	r3, [r7, #20]
 80016ec:	697a      	ldr	r2, [r7, #20]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	dbf1      	blt.n	80016d8 <_write+0x12>
	}
	return len;
 80016f4:	687b      	ldr	r3, [r7, #4]
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3718      	adds	r7, #24
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <_close>:

int _close(int file)
{
 80016fe:	b480      	push	{r7}
 8001700:	b083      	sub	sp, #12
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
	return -1;
 8001706:	f04f 33ff 	mov.w	r3, #4294967295
}
 800170a:	4618      	mov	r0, r3
 800170c:	370c      	adds	r7, #12
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr

08001714 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001724:	605a      	str	r2, [r3, #4]
	return 0;
 8001726:	2300      	movs	r3, #0
}
 8001728:	4618      	mov	r0, r3
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	bc80      	pop	{r7}
 8001730:	4770      	bx	lr

08001732 <_isatty>:

int _isatty(int file)
{
 8001732:	b480      	push	{r7}
 8001734:	b083      	sub	sp, #12
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
	return 1;
 800173a:	2301      	movs	r3, #1
}
 800173c:	4618      	mov	r0, r3
 800173e:	370c      	adds	r7, #12
 8001740:	46bd      	mov	sp, r7
 8001742:	bc80      	pop	{r7}
 8001744:	4770      	bx	lr

08001746 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001746:	b480      	push	{r7}
 8001748:	b085      	sub	sp, #20
 800174a:	af00      	add	r7, sp, #0
 800174c:	60f8      	str	r0, [r7, #12]
 800174e:	60b9      	str	r1, [r7, #8]
 8001750:	607a      	str	r2, [r7, #4]
	return 0;
 8001752:	2300      	movs	r3, #0
}
 8001754:	4618      	mov	r0, r3
 8001756:	3714      	adds	r7, #20
 8001758:	46bd      	mov	sp, r7
 800175a:	bc80      	pop	{r7}
 800175c:	4770      	bx	lr
	...

08001760 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001768:	4a14      	ldr	r2, [pc, #80]	; (80017bc <_sbrk+0x5c>)
 800176a:	4b15      	ldr	r3, [pc, #84]	; (80017c0 <_sbrk+0x60>)
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001774:	4b13      	ldr	r3, [pc, #76]	; (80017c4 <_sbrk+0x64>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d102      	bne.n	8001782 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800177c:	4b11      	ldr	r3, [pc, #68]	; (80017c4 <_sbrk+0x64>)
 800177e:	4a12      	ldr	r2, [pc, #72]	; (80017c8 <_sbrk+0x68>)
 8001780:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001782:	4b10      	ldr	r3, [pc, #64]	; (80017c4 <_sbrk+0x64>)
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4413      	add	r3, r2
 800178a:	693a      	ldr	r2, [r7, #16]
 800178c:	429a      	cmp	r2, r3
 800178e:	d207      	bcs.n	80017a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001790:	f001 fb88 	bl	8002ea4 <__errno>
 8001794:	4603      	mov	r3, r0
 8001796:	220c      	movs	r2, #12
 8001798:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800179a:	f04f 33ff 	mov.w	r3, #4294967295
 800179e:	e009      	b.n	80017b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017a0:	4b08      	ldr	r3, [pc, #32]	; (80017c4 <_sbrk+0x64>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017a6:	4b07      	ldr	r3, [pc, #28]	; (80017c4 <_sbrk+0x64>)
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4413      	add	r3, r2
 80017ae:	4a05      	ldr	r2, [pc, #20]	; (80017c4 <_sbrk+0x64>)
 80017b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017b2:	68fb      	ldr	r3, [r7, #12]
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3718      	adds	r7, #24
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	20005000 	.word	0x20005000
 80017c0:	00000400 	.word	0x00000400
 80017c4:	20000600 	.word	0x20000600
 80017c8:	20000678 	.word	0x20000678

080017cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017d0:	bf00      	nop
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bc80      	pop	{r7}
 80017d6:	4770      	bx	lr

080017d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017d8:	480c      	ldr	r0, [pc, #48]	; (800180c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017da:	490d      	ldr	r1, [pc, #52]	; (8001810 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017dc:	4a0d      	ldr	r2, [pc, #52]	; (8001814 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017e0:	e002      	b.n	80017e8 <LoopCopyDataInit>

080017e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017e6:	3304      	adds	r3, #4

080017e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017ec:	d3f9      	bcc.n	80017e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ee:	4a0a      	ldr	r2, [pc, #40]	; (8001818 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017f0:	4c0a      	ldr	r4, [pc, #40]	; (800181c <LoopFillZerobss+0x22>)
  movs r3, #0
 80017f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017f4:	e001      	b.n	80017fa <LoopFillZerobss>

080017f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017f8:	3204      	adds	r2, #4

080017fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017fc:	d3fb      	bcc.n	80017f6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017fe:	f7ff ffe5 	bl	80017cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001802:	f001 fb55 	bl	8002eb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001806:	f7ff fd1b 	bl	8001240 <main>
  bx lr
 800180a:	4770      	bx	lr
  ldr r0, =_sdata
 800180c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001810:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001814:	0800625c 	.word	0x0800625c
  ldr r2, =_sbss
 8001818:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800181c:	20000674 	.word	0x20000674

08001820 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001820:	e7fe      	b.n	8001820 <ADC1_2_IRQHandler>
	...

08001824 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001828:	4b08      	ldr	r3, [pc, #32]	; (800184c <HAL_Init+0x28>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a07      	ldr	r2, [pc, #28]	; (800184c <HAL_Init+0x28>)
 800182e:	f043 0310 	orr.w	r3, r3, #16
 8001832:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001834:	2003      	movs	r0, #3
 8001836:	f000 f92b 	bl	8001a90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800183a:	2000      	movs	r0, #0
 800183c:	f000 f808 	bl	8001850 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001840:	f7ff fe3e 	bl	80014c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001844:	2300      	movs	r3, #0
}
 8001846:	4618      	mov	r0, r3
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	40022000 	.word	0x40022000

08001850 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001858:	4b12      	ldr	r3, [pc, #72]	; (80018a4 <HAL_InitTick+0x54>)
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	4b12      	ldr	r3, [pc, #72]	; (80018a8 <HAL_InitTick+0x58>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	4619      	mov	r1, r3
 8001862:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001866:	fbb3 f3f1 	udiv	r3, r3, r1
 800186a:	fbb2 f3f3 	udiv	r3, r2, r3
 800186e:	4618      	mov	r0, r3
 8001870:	f000 f935 	bl	8001ade <HAL_SYSTICK_Config>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e00e      	b.n	800189c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2b0f      	cmp	r3, #15
 8001882:	d80a      	bhi.n	800189a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001884:	2200      	movs	r2, #0
 8001886:	6879      	ldr	r1, [r7, #4]
 8001888:	f04f 30ff 	mov.w	r0, #4294967295
 800188c:	f000 f90b 	bl	8001aa6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001890:	4a06      	ldr	r2, [pc, #24]	; (80018ac <HAL_InitTick+0x5c>)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001896:	2300      	movs	r3, #0
 8001898:	e000      	b.n	800189c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
}
 800189c:	4618      	mov	r0, r3
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	20000000 	.word	0x20000000
 80018a8:	20000008 	.word	0x20000008
 80018ac:	20000004 	.word	0x20000004

080018b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018b4:	4b05      	ldr	r3, [pc, #20]	; (80018cc <HAL_IncTick+0x1c>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	461a      	mov	r2, r3
 80018ba:	4b05      	ldr	r3, [pc, #20]	; (80018d0 <HAL_IncTick+0x20>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4413      	add	r3, r2
 80018c0:	4a03      	ldr	r2, [pc, #12]	; (80018d0 <HAL_IncTick+0x20>)
 80018c2:	6013      	str	r3, [r2, #0]
}
 80018c4:	bf00      	nop
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bc80      	pop	{r7}
 80018ca:	4770      	bx	lr
 80018cc:	20000008 	.word	0x20000008
 80018d0:	20000660 	.word	0x20000660

080018d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  return uwTick;
 80018d8:	4b02      	ldr	r3, [pc, #8]	; (80018e4 <HAL_GetTick+0x10>)
 80018da:	681b      	ldr	r3, [r3, #0]
}
 80018dc:	4618      	mov	r0, r3
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr
 80018e4:	20000660 	.word	0x20000660

080018e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018f0:	f7ff fff0 	bl	80018d4 <HAL_GetTick>
 80018f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001900:	d005      	beq.n	800190e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001902:	4b0a      	ldr	r3, [pc, #40]	; (800192c <HAL_Delay+0x44>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	461a      	mov	r2, r3
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	4413      	add	r3, r2
 800190c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800190e:	bf00      	nop
 8001910:	f7ff ffe0 	bl	80018d4 <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	68fa      	ldr	r2, [r7, #12]
 800191c:	429a      	cmp	r2, r3
 800191e:	d8f7      	bhi.n	8001910 <HAL_Delay+0x28>
  {
  }
}
 8001920:	bf00      	nop
 8001922:	bf00      	nop
 8001924:	3710      	adds	r7, #16
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	20000008 	.word	0x20000008

08001930 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001930:	b480      	push	{r7}
 8001932:	b085      	sub	sp, #20
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	f003 0307 	and.w	r3, r3, #7
 800193e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001940:	4b0c      	ldr	r3, [pc, #48]	; (8001974 <__NVIC_SetPriorityGrouping+0x44>)
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001946:	68ba      	ldr	r2, [r7, #8]
 8001948:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800194c:	4013      	ands	r3, r2
 800194e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001958:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800195c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001960:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001962:	4a04      	ldr	r2, [pc, #16]	; (8001974 <__NVIC_SetPriorityGrouping+0x44>)
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	60d3      	str	r3, [r2, #12]
}
 8001968:	bf00      	nop
 800196a:	3714      	adds	r7, #20
 800196c:	46bd      	mov	sp, r7
 800196e:	bc80      	pop	{r7}
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	e000ed00 	.word	0xe000ed00

08001978 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800197c:	4b04      	ldr	r3, [pc, #16]	; (8001990 <__NVIC_GetPriorityGrouping+0x18>)
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	0a1b      	lsrs	r3, r3, #8
 8001982:	f003 0307 	and.w	r3, r3, #7
}
 8001986:	4618      	mov	r0, r3
 8001988:	46bd      	mov	sp, r7
 800198a:	bc80      	pop	{r7}
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	e000ed00 	.word	0xe000ed00

08001994 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	6039      	str	r1, [r7, #0]
 800199e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	db0a      	blt.n	80019be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	b2da      	uxtb	r2, r3
 80019ac:	490c      	ldr	r1, [pc, #48]	; (80019e0 <__NVIC_SetPriority+0x4c>)
 80019ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b2:	0112      	lsls	r2, r2, #4
 80019b4:	b2d2      	uxtb	r2, r2
 80019b6:	440b      	add	r3, r1
 80019b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019bc:	e00a      	b.n	80019d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	b2da      	uxtb	r2, r3
 80019c2:	4908      	ldr	r1, [pc, #32]	; (80019e4 <__NVIC_SetPriority+0x50>)
 80019c4:	79fb      	ldrb	r3, [r7, #7]
 80019c6:	f003 030f 	and.w	r3, r3, #15
 80019ca:	3b04      	subs	r3, #4
 80019cc:	0112      	lsls	r2, r2, #4
 80019ce:	b2d2      	uxtb	r2, r2
 80019d0:	440b      	add	r3, r1
 80019d2:	761a      	strb	r2, [r3, #24]
}
 80019d4:	bf00      	nop
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	bc80      	pop	{r7}
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	e000e100 	.word	0xe000e100
 80019e4:	e000ed00 	.word	0xe000ed00

080019e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b089      	sub	sp, #36	; 0x24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	f003 0307 	and.w	r3, r3, #7
 80019fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	f1c3 0307 	rsb	r3, r3, #7
 8001a02:	2b04      	cmp	r3, #4
 8001a04:	bf28      	it	cs
 8001a06:	2304      	movcs	r3, #4
 8001a08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	3304      	adds	r3, #4
 8001a0e:	2b06      	cmp	r3, #6
 8001a10:	d902      	bls.n	8001a18 <NVIC_EncodePriority+0x30>
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	3b03      	subs	r3, #3
 8001a16:	e000      	b.n	8001a1a <NVIC_EncodePriority+0x32>
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	fa02 f303 	lsl.w	r3, r2, r3
 8001a26:	43da      	mvns	r2, r3
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	401a      	ands	r2, r3
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a30:	f04f 31ff 	mov.w	r1, #4294967295
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	fa01 f303 	lsl.w	r3, r1, r3
 8001a3a:	43d9      	mvns	r1, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a40:	4313      	orrs	r3, r2
         );
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3724      	adds	r7, #36	; 0x24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bc80      	pop	{r7}
 8001a4a:	4770      	bx	lr

08001a4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3b01      	subs	r3, #1
 8001a58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a5c:	d301      	bcc.n	8001a62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e00f      	b.n	8001a82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a62:	4a0a      	ldr	r2, [pc, #40]	; (8001a8c <SysTick_Config+0x40>)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3b01      	subs	r3, #1
 8001a68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a6a:	210f      	movs	r1, #15
 8001a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a70:	f7ff ff90 	bl	8001994 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a74:	4b05      	ldr	r3, [pc, #20]	; (8001a8c <SysTick_Config+0x40>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a7a:	4b04      	ldr	r3, [pc, #16]	; (8001a8c <SysTick_Config+0x40>)
 8001a7c:	2207      	movs	r2, #7
 8001a7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	e000e010 	.word	0xe000e010

08001a90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f7ff ff49 	bl	8001930 <__NVIC_SetPriorityGrouping>
}
 8001a9e:	bf00      	nop
 8001aa0:	3708      	adds	r7, #8
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}

08001aa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b086      	sub	sp, #24
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	4603      	mov	r3, r0
 8001aae:	60b9      	str	r1, [r7, #8]
 8001ab0:	607a      	str	r2, [r7, #4]
 8001ab2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ab8:	f7ff ff5e 	bl	8001978 <__NVIC_GetPriorityGrouping>
 8001abc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	68b9      	ldr	r1, [r7, #8]
 8001ac2:	6978      	ldr	r0, [r7, #20]
 8001ac4:	f7ff ff90 	bl	80019e8 <NVIC_EncodePriority>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ace:	4611      	mov	r1, r2
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff ff5f 	bl	8001994 <__NVIC_SetPriority>
}
 8001ad6:	bf00      	nop
 8001ad8:	3718      	adds	r7, #24
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b082      	sub	sp, #8
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f7ff ffb0 	bl	8001a4c <SysTick_Config>
 8001aec:	4603      	mov	r3, r0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
	...

08001af8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b08b      	sub	sp, #44	; 0x2c
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b02:	2300      	movs	r3, #0
 8001b04:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b06:	2300      	movs	r3, #0
 8001b08:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b0a:	e169      	b.n	8001de0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b10:	fa02 f303 	lsl.w	r3, r2, r3
 8001b14:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	69fa      	ldr	r2, [r7, #28]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	f040 8158 	bne.w	8001dda <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	4a9a      	ldr	r2, [pc, #616]	; (8001d98 <HAL_GPIO_Init+0x2a0>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d05e      	beq.n	8001bf2 <HAL_GPIO_Init+0xfa>
 8001b34:	4a98      	ldr	r2, [pc, #608]	; (8001d98 <HAL_GPIO_Init+0x2a0>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d875      	bhi.n	8001c26 <HAL_GPIO_Init+0x12e>
 8001b3a:	4a98      	ldr	r2, [pc, #608]	; (8001d9c <HAL_GPIO_Init+0x2a4>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d058      	beq.n	8001bf2 <HAL_GPIO_Init+0xfa>
 8001b40:	4a96      	ldr	r2, [pc, #600]	; (8001d9c <HAL_GPIO_Init+0x2a4>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d86f      	bhi.n	8001c26 <HAL_GPIO_Init+0x12e>
 8001b46:	4a96      	ldr	r2, [pc, #600]	; (8001da0 <HAL_GPIO_Init+0x2a8>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d052      	beq.n	8001bf2 <HAL_GPIO_Init+0xfa>
 8001b4c:	4a94      	ldr	r2, [pc, #592]	; (8001da0 <HAL_GPIO_Init+0x2a8>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d869      	bhi.n	8001c26 <HAL_GPIO_Init+0x12e>
 8001b52:	4a94      	ldr	r2, [pc, #592]	; (8001da4 <HAL_GPIO_Init+0x2ac>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d04c      	beq.n	8001bf2 <HAL_GPIO_Init+0xfa>
 8001b58:	4a92      	ldr	r2, [pc, #584]	; (8001da4 <HAL_GPIO_Init+0x2ac>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d863      	bhi.n	8001c26 <HAL_GPIO_Init+0x12e>
 8001b5e:	4a92      	ldr	r2, [pc, #584]	; (8001da8 <HAL_GPIO_Init+0x2b0>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d046      	beq.n	8001bf2 <HAL_GPIO_Init+0xfa>
 8001b64:	4a90      	ldr	r2, [pc, #576]	; (8001da8 <HAL_GPIO_Init+0x2b0>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d85d      	bhi.n	8001c26 <HAL_GPIO_Init+0x12e>
 8001b6a:	2b12      	cmp	r3, #18
 8001b6c:	d82a      	bhi.n	8001bc4 <HAL_GPIO_Init+0xcc>
 8001b6e:	2b12      	cmp	r3, #18
 8001b70:	d859      	bhi.n	8001c26 <HAL_GPIO_Init+0x12e>
 8001b72:	a201      	add	r2, pc, #4	; (adr r2, 8001b78 <HAL_GPIO_Init+0x80>)
 8001b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b78:	08001bf3 	.word	0x08001bf3
 8001b7c:	08001bcd 	.word	0x08001bcd
 8001b80:	08001bdf 	.word	0x08001bdf
 8001b84:	08001c21 	.word	0x08001c21
 8001b88:	08001c27 	.word	0x08001c27
 8001b8c:	08001c27 	.word	0x08001c27
 8001b90:	08001c27 	.word	0x08001c27
 8001b94:	08001c27 	.word	0x08001c27
 8001b98:	08001c27 	.word	0x08001c27
 8001b9c:	08001c27 	.word	0x08001c27
 8001ba0:	08001c27 	.word	0x08001c27
 8001ba4:	08001c27 	.word	0x08001c27
 8001ba8:	08001c27 	.word	0x08001c27
 8001bac:	08001c27 	.word	0x08001c27
 8001bb0:	08001c27 	.word	0x08001c27
 8001bb4:	08001c27 	.word	0x08001c27
 8001bb8:	08001c27 	.word	0x08001c27
 8001bbc:	08001bd5 	.word	0x08001bd5
 8001bc0:	08001be9 	.word	0x08001be9
 8001bc4:	4a79      	ldr	r2, [pc, #484]	; (8001dac <HAL_GPIO_Init+0x2b4>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d013      	beq.n	8001bf2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001bca:	e02c      	b.n	8001c26 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	68db      	ldr	r3, [r3, #12]
 8001bd0:	623b      	str	r3, [r7, #32]
          break;
 8001bd2:	e029      	b.n	8001c28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	3304      	adds	r3, #4
 8001bda:	623b      	str	r3, [r7, #32]
          break;
 8001bdc:	e024      	b.n	8001c28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	68db      	ldr	r3, [r3, #12]
 8001be2:	3308      	adds	r3, #8
 8001be4:	623b      	str	r3, [r7, #32]
          break;
 8001be6:	e01f      	b.n	8001c28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	68db      	ldr	r3, [r3, #12]
 8001bec:	330c      	adds	r3, #12
 8001bee:	623b      	str	r3, [r7, #32]
          break;
 8001bf0:	e01a      	b.n	8001c28 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d102      	bne.n	8001c00 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001bfa:	2304      	movs	r3, #4
 8001bfc:	623b      	str	r3, [r7, #32]
          break;
 8001bfe:	e013      	b.n	8001c28 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d105      	bne.n	8001c14 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c08:	2308      	movs	r3, #8
 8001c0a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	69fa      	ldr	r2, [r7, #28]
 8001c10:	611a      	str	r2, [r3, #16]
          break;
 8001c12:	e009      	b.n	8001c28 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c14:	2308      	movs	r3, #8
 8001c16:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	69fa      	ldr	r2, [r7, #28]
 8001c1c:	615a      	str	r2, [r3, #20]
          break;
 8001c1e:	e003      	b.n	8001c28 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c20:	2300      	movs	r3, #0
 8001c22:	623b      	str	r3, [r7, #32]
          break;
 8001c24:	e000      	b.n	8001c28 <HAL_GPIO_Init+0x130>
          break;
 8001c26:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c28:	69bb      	ldr	r3, [r7, #24]
 8001c2a:	2bff      	cmp	r3, #255	; 0xff
 8001c2c:	d801      	bhi.n	8001c32 <HAL_GPIO_Init+0x13a>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	e001      	b.n	8001c36 <HAL_GPIO_Init+0x13e>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	3304      	adds	r3, #4
 8001c36:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c38:	69bb      	ldr	r3, [r7, #24]
 8001c3a:	2bff      	cmp	r3, #255	; 0xff
 8001c3c:	d802      	bhi.n	8001c44 <HAL_GPIO_Init+0x14c>
 8001c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c40:	009b      	lsls	r3, r3, #2
 8001c42:	e002      	b.n	8001c4a <HAL_GPIO_Init+0x152>
 8001c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c46:	3b08      	subs	r3, #8
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	210f      	movs	r1, #15
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	fa01 f303 	lsl.w	r3, r1, r3
 8001c58:	43db      	mvns	r3, r3
 8001c5a:	401a      	ands	r2, r3
 8001c5c:	6a39      	ldr	r1, [r7, #32]
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	fa01 f303 	lsl.w	r3, r1, r3
 8001c64:	431a      	orrs	r2, r3
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	f000 80b1 	beq.w	8001dda <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c78:	4b4d      	ldr	r3, [pc, #308]	; (8001db0 <HAL_GPIO_Init+0x2b8>)
 8001c7a:	699b      	ldr	r3, [r3, #24]
 8001c7c:	4a4c      	ldr	r2, [pc, #304]	; (8001db0 <HAL_GPIO_Init+0x2b8>)
 8001c7e:	f043 0301 	orr.w	r3, r3, #1
 8001c82:	6193      	str	r3, [r2, #24]
 8001c84:	4b4a      	ldr	r3, [pc, #296]	; (8001db0 <HAL_GPIO_Init+0x2b8>)
 8001c86:	699b      	ldr	r3, [r3, #24]
 8001c88:	f003 0301 	and.w	r3, r3, #1
 8001c8c:	60bb      	str	r3, [r7, #8]
 8001c8e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c90:	4a48      	ldr	r2, [pc, #288]	; (8001db4 <HAL_GPIO_Init+0x2bc>)
 8001c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c94:	089b      	lsrs	r3, r3, #2
 8001c96:	3302      	adds	r3, #2
 8001c98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c9c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca0:	f003 0303 	and.w	r3, r3, #3
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	220f      	movs	r2, #15
 8001ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cac:	43db      	mvns	r3, r3
 8001cae:	68fa      	ldr	r2, [r7, #12]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4a40      	ldr	r2, [pc, #256]	; (8001db8 <HAL_GPIO_Init+0x2c0>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d013      	beq.n	8001ce4 <HAL_GPIO_Init+0x1ec>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	4a3f      	ldr	r2, [pc, #252]	; (8001dbc <HAL_GPIO_Init+0x2c4>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d00d      	beq.n	8001ce0 <HAL_GPIO_Init+0x1e8>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	4a3e      	ldr	r2, [pc, #248]	; (8001dc0 <HAL_GPIO_Init+0x2c8>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d007      	beq.n	8001cdc <HAL_GPIO_Init+0x1e4>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	4a3d      	ldr	r2, [pc, #244]	; (8001dc4 <HAL_GPIO_Init+0x2cc>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d101      	bne.n	8001cd8 <HAL_GPIO_Init+0x1e0>
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	e006      	b.n	8001ce6 <HAL_GPIO_Init+0x1ee>
 8001cd8:	2304      	movs	r3, #4
 8001cda:	e004      	b.n	8001ce6 <HAL_GPIO_Init+0x1ee>
 8001cdc:	2302      	movs	r3, #2
 8001cde:	e002      	b.n	8001ce6 <HAL_GPIO_Init+0x1ee>
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	e000      	b.n	8001ce6 <HAL_GPIO_Init+0x1ee>
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ce8:	f002 0203 	and.w	r2, r2, #3
 8001cec:	0092      	lsls	r2, r2, #2
 8001cee:	4093      	lsls	r3, r2
 8001cf0:	68fa      	ldr	r2, [r7, #12]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001cf6:	492f      	ldr	r1, [pc, #188]	; (8001db4 <HAL_GPIO_Init+0x2bc>)
 8001cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cfa:	089b      	lsrs	r3, r3, #2
 8001cfc:	3302      	adds	r3, #2
 8001cfe:	68fa      	ldr	r2, [r7, #12]
 8001d00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d006      	beq.n	8001d1e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d10:	4b2d      	ldr	r3, [pc, #180]	; (8001dc8 <HAL_GPIO_Init+0x2d0>)
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	492c      	ldr	r1, [pc, #176]	; (8001dc8 <HAL_GPIO_Init+0x2d0>)
 8001d16:	69bb      	ldr	r3, [r7, #24]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	600b      	str	r3, [r1, #0]
 8001d1c:	e006      	b.n	8001d2c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d1e:	4b2a      	ldr	r3, [pc, #168]	; (8001dc8 <HAL_GPIO_Init+0x2d0>)
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	69bb      	ldr	r3, [r7, #24]
 8001d24:	43db      	mvns	r3, r3
 8001d26:	4928      	ldr	r1, [pc, #160]	; (8001dc8 <HAL_GPIO_Init+0x2d0>)
 8001d28:	4013      	ands	r3, r2
 8001d2a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d006      	beq.n	8001d46 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d38:	4b23      	ldr	r3, [pc, #140]	; (8001dc8 <HAL_GPIO_Init+0x2d0>)
 8001d3a:	685a      	ldr	r2, [r3, #4]
 8001d3c:	4922      	ldr	r1, [pc, #136]	; (8001dc8 <HAL_GPIO_Init+0x2d0>)
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	604b      	str	r3, [r1, #4]
 8001d44:	e006      	b.n	8001d54 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d46:	4b20      	ldr	r3, [pc, #128]	; (8001dc8 <HAL_GPIO_Init+0x2d0>)
 8001d48:	685a      	ldr	r2, [r3, #4]
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	43db      	mvns	r3, r3
 8001d4e:	491e      	ldr	r1, [pc, #120]	; (8001dc8 <HAL_GPIO_Init+0x2d0>)
 8001d50:	4013      	ands	r3, r2
 8001d52:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d006      	beq.n	8001d6e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d60:	4b19      	ldr	r3, [pc, #100]	; (8001dc8 <HAL_GPIO_Init+0x2d0>)
 8001d62:	689a      	ldr	r2, [r3, #8]
 8001d64:	4918      	ldr	r1, [pc, #96]	; (8001dc8 <HAL_GPIO_Init+0x2d0>)
 8001d66:	69bb      	ldr	r3, [r7, #24]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	608b      	str	r3, [r1, #8]
 8001d6c:	e006      	b.n	8001d7c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d6e:	4b16      	ldr	r3, [pc, #88]	; (8001dc8 <HAL_GPIO_Init+0x2d0>)
 8001d70:	689a      	ldr	r2, [r3, #8]
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	43db      	mvns	r3, r3
 8001d76:	4914      	ldr	r1, [pc, #80]	; (8001dc8 <HAL_GPIO_Init+0x2d0>)
 8001d78:	4013      	ands	r3, r2
 8001d7a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d021      	beq.n	8001dcc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d88:	4b0f      	ldr	r3, [pc, #60]	; (8001dc8 <HAL_GPIO_Init+0x2d0>)
 8001d8a:	68da      	ldr	r2, [r3, #12]
 8001d8c:	490e      	ldr	r1, [pc, #56]	; (8001dc8 <HAL_GPIO_Init+0x2d0>)
 8001d8e:	69bb      	ldr	r3, [r7, #24]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	60cb      	str	r3, [r1, #12]
 8001d94:	e021      	b.n	8001dda <HAL_GPIO_Init+0x2e2>
 8001d96:	bf00      	nop
 8001d98:	10320000 	.word	0x10320000
 8001d9c:	10310000 	.word	0x10310000
 8001da0:	10220000 	.word	0x10220000
 8001da4:	10210000 	.word	0x10210000
 8001da8:	10120000 	.word	0x10120000
 8001dac:	10110000 	.word	0x10110000
 8001db0:	40021000 	.word	0x40021000
 8001db4:	40010000 	.word	0x40010000
 8001db8:	40010800 	.word	0x40010800
 8001dbc:	40010c00 	.word	0x40010c00
 8001dc0:	40011000 	.word	0x40011000
 8001dc4:	40011400 	.word	0x40011400
 8001dc8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001dcc:	4b0b      	ldr	r3, [pc, #44]	; (8001dfc <HAL_GPIO_Init+0x304>)
 8001dce:	68da      	ldr	r2, [r3, #12]
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	43db      	mvns	r3, r3
 8001dd4:	4909      	ldr	r1, [pc, #36]	; (8001dfc <HAL_GPIO_Init+0x304>)
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ddc:	3301      	adds	r3, #1
 8001dde:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de6:	fa22 f303 	lsr.w	r3, r2, r3
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	f47f ae8e 	bne.w	8001b0c <HAL_GPIO_Init+0x14>
  }
}
 8001df0:	bf00      	nop
 8001df2:	bf00      	nop
 8001df4:	372c      	adds	r7, #44	; 0x2c
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bc80      	pop	{r7}
 8001dfa:	4770      	bx	lr
 8001dfc:	40010400 	.word	0x40010400

08001e00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e12b      	b.n	800206a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d106      	bne.n	8001e2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f7ff fb7c 	bl	8001524 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2224      	movs	r2, #36	; 0x24
 8001e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f022 0201 	bic.w	r2, r2, #1
 8001e42:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e52:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e62:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001e64:	f000 ffec 	bl	8002e40 <HAL_RCC_GetPCLK1Freq>
 8001e68:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	4a81      	ldr	r2, [pc, #516]	; (8002074 <HAL_I2C_Init+0x274>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d807      	bhi.n	8001e84 <HAL_I2C_Init+0x84>
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	4a80      	ldr	r2, [pc, #512]	; (8002078 <HAL_I2C_Init+0x278>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	bf94      	ite	ls
 8001e7c:	2301      	movls	r3, #1
 8001e7e:	2300      	movhi	r3, #0
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	e006      	b.n	8001e92 <HAL_I2C_Init+0x92>
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	4a7d      	ldr	r2, [pc, #500]	; (800207c <HAL_I2C_Init+0x27c>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	bf94      	ite	ls
 8001e8c:	2301      	movls	r3, #1
 8001e8e:	2300      	movhi	r3, #0
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e0e7      	b.n	800206a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	4a78      	ldr	r2, [pc, #480]	; (8002080 <HAL_I2C_Init+0x280>)
 8001e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001ea2:	0c9b      	lsrs	r3, r3, #18
 8001ea4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	68ba      	ldr	r2, [r7, #8]
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	6a1b      	ldr	r3, [r3, #32]
 8001ec0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	4a6a      	ldr	r2, [pc, #424]	; (8002074 <HAL_I2C_Init+0x274>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d802      	bhi.n	8001ed4 <HAL_I2C_Init+0xd4>
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	e009      	b.n	8001ee8 <HAL_I2C_Init+0xe8>
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001eda:	fb02 f303 	mul.w	r3, r2, r3
 8001ede:	4a69      	ldr	r2, [pc, #420]	; (8002084 <HAL_I2C_Init+0x284>)
 8001ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ee4:	099b      	lsrs	r3, r3, #6
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	687a      	ldr	r2, [r7, #4]
 8001eea:	6812      	ldr	r2, [r2, #0]
 8001eec:	430b      	orrs	r3, r1
 8001eee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	69db      	ldr	r3, [r3, #28]
 8001ef6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001efa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	495c      	ldr	r1, [pc, #368]	; (8002074 <HAL_I2C_Init+0x274>)
 8001f04:	428b      	cmp	r3, r1
 8001f06:	d819      	bhi.n	8001f3c <HAL_I2C_Init+0x13c>
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	1e59      	subs	r1, r3, #1
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f16:	1c59      	adds	r1, r3, #1
 8001f18:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001f1c:	400b      	ands	r3, r1
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d00a      	beq.n	8001f38 <HAL_I2C_Init+0x138>
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	1e59      	subs	r1, r3, #1
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	005b      	lsls	r3, r3, #1
 8001f2c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f30:	3301      	adds	r3, #1
 8001f32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f36:	e051      	b.n	8001fdc <HAL_I2C_Init+0x1dc>
 8001f38:	2304      	movs	r3, #4
 8001f3a:	e04f      	b.n	8001fdc <HAL_I2C_Init+0x1dc>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d111      	bne.n	8001f68 <HAL_I2C_Init+0x168>
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	1e58      	subs	r0, r3, #1
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6859      	ldr	r1, [r3, #4]
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	440b      	add	r3, r1
 8001f52:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f56:	3301      	adds	r3, #1
 8001f58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	bf0c      	ite	eq
 8001f60:	2301      	moveq	r3, #1
 8001f62:	2300      	movne	r3, #0
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	e012      	b.n	8001f8e <HAL_I2C_Init+0x18e>
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	1e58      	subs	r0, r3, #1
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6859      	ldr	r1, [r3, #4]
 8001f70:	460b      	mov	r3, r1
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	440b      	add	r3, r1
 8001f76:	0099      	lsls	r1, r3, #2
 8001f78:	440b      	add	r3, r1
 8001f7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f7e:	3301      	adds	r3, #1
 8001f80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	bf0c      	ite	eq
 8001f88:	2301      	moveq	r3, #1
 8001f8a:	2300      	movne	r3, #0
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <HAL_I2C_Init+0x196>
 8001f92:	2301      	movs	r3, #1
 8001f94:	e022      	b.n	8001fdc <HAL_I2C_Init+0x1dc>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d10e      	bne.n	8001fbc <HAL_I2C_Init+0x1bc>
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	1e58      	subs	r0, r3, #1
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6859      	ldr	r1, [r3, #4]
 8001fa6:	460b      	mov	r3, r1
 8001fa8:	005b      	lsls	r3, r3, #1
 8001faa:	440b      	add	r3, r1
 8001fac:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fb6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fba:	e00f      	b.n	8001fdc <HAL_I2C_Init+0x1dc>
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	1e58      	subs	r0, r3, #1
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6859      	ldr	r1, [r3, #4]
 8001fc4:	460b      	mov	r3, r1
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	440b      	add	r3, r1
 8001fca:	0099      	lsls	r1, r3, #2
 8001fcc:	440b      	add	r3, r1
 8001fce:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fd8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001fdc:	6879      	ldr	r1, [r7, #4]
 8001fde:	6809      	ldr	r1, [r1, #0]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	69da      	ldr	r2, [r3, #28]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6a1b      	ldr	r3, [r3, #32]
 8001ff6:	431a      	orrs	r2, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	430a      	orrs	r2, r1
 8001ffe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800200a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800200e:	687a      	ldr	r2, [r7, #4]
 8002010:	6911      	ldr	r1, [r2, #16]
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	68d2      	ldr	r2, [r2, #12]
 8002016:	4311      	orrs	r1, r2
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	6812      	ldr	r2, [r2, #0]
 800201c:	430b      	orrs	r3, r1
 800201e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	695a      	ldr	r2, [r3, #20]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	699b      	ldr	r3, [r3, #24]
 8002032:	431a      	orrs	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	430a      	orrs	r2, r1
 800203a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f042 0201 	orr.w	r2, r2, #1
 800204a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2200      	movs	r2, #0
 8002050:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2220      	movs	r2, #32
 8002056:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2200      	movs	r2, #0
 8002064:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	3710      	adds	r7, #16
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	000186a0 	.word	0x000186a0
 8002078:	001e847f 	.word	0x001e847f
 800207c:	003d08ff 	.word	0x003d08ff
 8002080:	431bde83 	.word	0x431bde83
 8002084:	10624dd3 	.word	0x10624dd3

08002088 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b088      	sub	sp, #32
 800208c:	af02      	add	r7, sp, #8
 800208e:	60f8      	str	r0, [r7, #12]
 8002090:	607a      	str	r2, [r7, #4]
 8002092:	461a      	mov	r2, r3
 8002094:	460b      	mov	r3, r1
 8002096:	817b      	strh	r3, [r7, #10]
 8002098:	4613      	mov	r3, r2
 800209a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800209c:	f7ff fc1a 	bl	80018d4 <HAL_GetTick>
 80020a0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	2b20      	cmp	r3, #32
 80020ac:	f040 80e0 	bne.w	8002270 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	9300      	str	r3, [sp, #0]
 80020b4:	2319      	movs	r3, #25
 80020b6:	2201      	movs	r2, #1
 80020b8:	4970      	ldr	r1, [pc, #448]	; (800227c <HAL_I2C_Master_Transmit+0x1f4>)
 80020ba:	68f8      	ldr	r0, [r7, #12]
 80020bc:	f000 f964 	bl	8002388 <I2C_WaitOnFlagUntilTimeout>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80020c6:	2302      	movs	r3, #2
 80020c8:	e0d3      	b.n	8002272 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d101      	bne.n	80020d8 <HAL_I2C_Master_Transmit+0x50>
 80020d4:	2302      	movs	r3, #2
 80020d6:	e0cc      	b.n	8002272 <HAL_I2C_Master_Transmit+0x1ea>
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2201      	movs	r2, #1
 80020dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d007      	beq.n	80020fe <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f042 0201 	orr.w	r2, r2, #1
 80020fc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800210c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2221      	movs	r2, #33	; 0x21
 8002112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	2210      	movs	r2, #16
 800211a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2200      	movs	r2, #0
 8002122:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	893a      	ldrh	r2, [r7, #8]
 800212e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002134:	b29a      	uxth	r2, r3
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	4a50      	ldr	r2, [pc, #320]	; (8002280 <HAL_I2C_Master_Transmit+0x1f8>)
 800213e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002140:	8979      	ldrh	r1, [r7, #10]
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	6a3a      	ldr	r2, [r7, #32]
 8002146:	68f8      	ldr	r0, [r7, #12]
 8002148:	f000 f89c 	bl	8002284 <I2C_MasterRequestWrite>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e08d      	b.n	8002272 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002156:	2300      	movs	r3, #0
 8002158:	613b      	str	r3, [r7, #16]
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	695b      	ldr	r3, [r3, #20]
 8002160:	613b      	str	r3, [r7, #16]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	699b      	ldr	r3, [r3, #24]
 8002168:	613b      	str	r3, [r7, #16]
 800216a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800216c:	e066      	b.n	800223c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800216e:	697a      	ldr	r2, [r7, #20]
 8002170:	6a39      	ldr	r1, [r7, #32]
 8002172:	68f8      	ldr	r0, [r7, #12]
 8002174:	f000 f9de 	bl	8002534 <I2C_WaitOnTXEFlagUntilTimeout>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d00d      	beq.n	800219a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002182:	2b04      	cmp	r3, #4
 8002184:	d107      	bne.n	8002196 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002194:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e06b      	b.n	8002272 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800219e:	781a      	ldrb	r2, [r3, #0]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021aa:	1c5a      	adds	r2, r3, #1
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	3b01      	subs	r3, #1
 80021b8:	b29a      	uxth	r2, r3
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021c2:	3b01      	subs	r3, #1
 80021c4:	b29a      	uxth	r2, r3
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	695b      	ldr	r3, [r3, #20]
 80021d0:	f003 0304 	and.w	r3, r3, #4
 80021d4:	2b04      	cmp	r3, #4
 80021d6:	d11b      	bne.n	8002210 <HAL_I2C_Master_Transmit+0x188>
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d017      	beq.n	8002210 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e4:	781a      	ldrb	r2, [r3, #0]
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f0:	1c5a      	adds	r2, r3, #1
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021fa:	b29b      	uxth	r3, r3
 80021fc:	3b01      	subs	r3, #1
 80021fe:	b29a      	uxth	r2, r3
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002208:	3b01      	subs	r3, #1
 800220a:	b29a      	uxth	r2, r3
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002210:	697a      	ldr	r2, [r7, #20]
 8002212:	6a39      	ldr	r1, [r7, #32]
 8002214:	68f8      	ldr	r0, [r7, #12]
 8002216:	f000 f9ce 	bl	80025b6 <I2C_WaitOnBTFFlagUntilTimeout>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d00d      	beq.n	800223c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002224:	2b04      	cmp	r3, #4
 8002226:	d107      	bne.n	8002238 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002236:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e01a      	b.n	8002272 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002240:	2b00      	cmp	r3, #0
 8002242:	d194      	bne.n	800216e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002252:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2220      	movs	r2, #32
 8002258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2200      	movs	r2, #0
 8002260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2200      	movs	r2, #0
 8002268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800226c:	2300      	movs	r3, #0
 800226e:	e000      	b.n	8002272 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002270:	2302      	movs	r3, #2
  }
}
 8002272:	4618      	mov	r0, r3
 8002274:	3718      	adds	r7, #24
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	00100002 	.word	0x00100002
 8002280:	ffff0000 	.word	0xffff0000

08002284 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b088      	sub	sp, #32
 8002288:	af02      	add	r7, sp, #8
 800228a:	60f8      	str	r0, [r7, #12]
 800228c:	607a      	str	r2, [r7, #4]
 800228e:	603b      	str	r3, [r7, #0]
 8002290:	460b      	mov	r3, r1
 8002292:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002298:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	2b08      	cmp	r3, #8
 800229e:	d006      	beq.n	80022ae <I2C_MasterRequestWrite+0x2a>
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d003      	beq.n	80022ae <I2C_MasterRequestWrite+0x2a>
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80022ac:	d108      	bne.n	80022c0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80022bc:	601a      	str	r2, [r3, #0]
 80022be:	e00b      	b.n	80022d8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c4:	2b12      	cmp	r3, #18
 80022c6:	d107      	bne.n	80022d8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80022d6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	9300      	str	r3, [sp, #0]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2200      	movs	r2, #0
 80022e0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80022e4:	68f8      	ldr	r0, [r7, #12]
 80022e6:	f000 f84f 	bl	8002388 <I2C_WaitOnFlagUntilTimeout>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d00d      	beq.n	800230c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022fe:	d103      	bne.n	8002308 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002306:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002308:	2303      	movs	r3, #3
 800230a:	e035      	b.n	8002378 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	691b      	ldr	r3, [r3, #16]
 8002310:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002314:	d108      	bne.n	8002328 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002316:	897b      	ldrh	r3, [r7, #10]
 8002318:	b2db      	uxtb	r3, r3
 800231a:	461a      	mov	r2, r3
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002324:	611a      	str	r2, [r3, #16]
 8002326:	e01b      	b.n	8002360 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002328:	897b      	ldrh	r3, [r7, #10]
 800232a:	11db      	asrs	r3, r3, #7
 800232c:	b2db      	uxtb	r3, r3
 800232e:	f003 0306 	and.w	r3, r3, #6
 8002332:	b2db      	uxtb	r3, r3
 8002334:	f063 030f 	orn	r3, r3, #15
 8002338:	b2da      	uxtb	r2, r3
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	490e      	ldr	r1, [pc, #56]	; (8002380 <I2C_MasterRequestWrite+0xfc>)
 8002346:	68f8      	ldr	r0, [r7, #12]
 8002348:	f000 f875 	bl	8002436 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e010      	b.n	8002378 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002356:	897b      	ldrh	r3, [r7, #10]
 8002358:	b2da      	uxtb	r2, r3
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	4907      	ldr	r1, [pc, #28]	; (8002384 <I2C_MasterRequestWrite+0x100>)
 8002366:	68f8      	ldr	r0, [r7, #12]
 8002368:	f000 f865 	bl	8002436 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e000      	b.n	8002378 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002376:	2300      	movs	r3, #0
}
 8002378:	4618      	mov	r0, r3
 800237a:	3718      	adds	r7, #24
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	00010008 	.word	0x00010008
 8002384:	00010002 	.word	0x00010002

08002388 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	60b9      	str	r1, [r7, #8]
 8002392:	603b      	str	r3, [r7, #0]
 8002394:	4613      	mov	r3, r2
 8002396:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002398:	e025      	b.n	80023e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a0:	d021      	beq.n	80023e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023a2:	f7ff fa97 	bl	80018d4 <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	69bb      	ldr	r3, [r7, #24]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	683a      	ldr	r2, [r7, #0]
 80023ae:	429a      	cmp	r2, r3
 80023b0:	d302      	bcc.n	80023b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d116      	bne.n	80023e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	2200      	movs	r2, #0
 80023bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	2220      	movs	r2, #32
 80023c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2200      	movs	r2, #0
 80023ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d2:	f043 0220 	orr.w	r2, r3, #32
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2200      	movs	r2, #0
 80023de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e023      	b.n	800242e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	0c1b      	lsrs	r3, r3, #16
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d10d      	bne.n	800240c <I2C_WaitOnFlagUntilTimeout+0x84>
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	43da      	mvns	r2, r3
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	4013      	ands	r3, r2
 80023fc:	b29b      	uxth	r3, r3
 80023fe:	2b00      	cmp	r3, #0
 8002400:	bf0c      	ite	eq
 8002402:	2301      	moveq	r3, #1
 8002404:	2300      	movne	r3, #0
 8002406:	b2db      	uxtb	r3, r3
 8002408:	461a      	mov	r2, r3
 800240a:	e00c      	b.n	8002426 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	699b      	ldr	r3, [r3, #24]
 8002412:	43da      	mvns	r2, r3
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	4013      	ands	r3, r2
 8002418:	b29b      	uxth	r3, r3
 800241a:	2b00      	cmp	r3, #0
 800241c:	bf0c      	ite	eq
 800241e:	2301      	moveq	r3, #1
 8002420:	2300      	movne	r3, #0
 8002422:	b2db      	uxtb	r3, r3
 8002424:	461a      	mov	r2, r3
 8002426:	79fb      	ldrb	r3, [r7, #7]
 8002428:	429a      	cmp	r2, r3
 800242a:	d0b6      	beq.n	800239a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	3710      	adds	r7, #16
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}

08002436 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002436:	b580      	push	{r7, lr}
 8002438:	b084      	sub	sp, #16
 800243a:	af00      	add	r7, sp, #0
 800243c:	60f8      	str	r0, [r7, #12]
 800243e:	60b9      	str	r1, [r7, #8]
 8002440:	607a      	str	r2, [r7, #4]
 8002442:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002444:	e051      	b.n	80024ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	695b      	ldr	r3, [r3, #20]
 800244c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002450:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002454:	d123      	bne.n	800249e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002464:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800246e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	2200      	movs	r2, #0
 8002474:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2220      	movs	r2, #32
 800247a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2200      	movs	r2, #0
 8002482:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248a:	f043 0204 	orr.w	r2, r3, #4
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2200      	movs	r2, #0
 8002496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e046      	b.n	800252c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024a4:	d021      	beq.n	80024ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024a6:	f7ff fa15 	bl	80018d4 <HAL_GetTick>
 80024aa:	4602      	mov	r2, r0
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d302      	bcc.n	80024bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d116      	bne.n	80024ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2200      	movs	r2, #0
 80024c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	2220      	movs	r2, #32
 80024c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2200      	movs	r2, #0
 80024ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d6:	f043 0220 	orr.w	r2, r3, #32
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2200      	movs	r2, #0
 80024e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e020      	b.n	800252c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	0c1b      	lsrs	r3, r3, #16
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d10c      	bne.n	800250e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	695b      	ldr	r3, [r3, #20]
 80024fa:	43da      	mvns	r2, r3
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	4013      	ands	r3, r2
 8002500:	b29b      	uxth	r3, r3
 8002502:	2b00      	cmp	r3, #0
 8002504:	bf14      	ite	ne
 8002506:	2301      	movne	r3, #1
 8002508:	2300      	moveq	r3, #0
 800250a:	b2db      	uxtb	r3, r3
 800250c:	e00b      	b.n	8002526 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	699b      	ldr	r3, [r3, #24]
 8002514:	43da      	mvns	r2, r3
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	4013      	ands	r3, r2
 800251a:	b29b      	uxth	r3, r3
 800251c:	2b00      	cmp	r3, #0
 800251e:	bf14      	ite	ne
 8002520:	2301      	movne	r3, #1
 8002522:	2300      	moveq	r3, #0
 8002524:	b2db      	uxtb	r3, r3
 8002526:	2b00      	cmp	r3, #0
 8002528:	d18d      	bne.n	8002446 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800252a:	2300      	movs	r3, #0
}
 800252c:	4618      	mov	r0, r3
 800252e:	3710      	adds	r7, #16
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}

08002534 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	60f8      	str	r0, [r7, #12]
 800253c:	60b9      	str	r1, [r7, #8]
 800253e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002540:	e02d      	b.n	800259e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002542:	68f8      	ldr	r0, [r7, #12]
 8002544:	f000 f878 	bl	8002638 <I2C_IsAcknowledgeFailed>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e02d      	b.n	80025ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002558:	d021      	beq.n	800259e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800255a:	f7ff f9bb 	bl	80018d4 <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	68ba      	ldr	r2, [r7, #8]
 8002566:	429a      	cmp	r2, r3
 8002568:	d302      	bcc.n	8002570 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d116      	bne.n	800259e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2200      	movs	r2, #0
 8002574:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2220      	movs	r2, #32
 800257a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2200      	movs	r2, #0
 8002582:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258a:	f043 0220 	orr.w	r2, r3, #32
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2200      	movs	r2, #0
 8002596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e007      	b.n	80025ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	695b      	ldr	r3, [r3, #20]
 80025a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025a8:	2b80      	cmp	r3, #128	; 0x80
 80025aa:	d1ca      	bne.n	8002542 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3710      	adds	r7, #16
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}

080025b6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80025b6:	b580      	push	{r7, lr}
 80025b8:	b084      	sub	sp, #16
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	60f8      	str	r0, [r7, #12]
 80025be:	60b9      	str	r1, [r7, #8]
 80025c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80025c2:	e02d      	b.n	8002620 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80025c4:	68f8      	ldr	r0, [r7, #12]
 80025c6:	f000 f837 	bl	8002638 <I2C_IsAcknowledgeFailed>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d001      	beq.n	80025d4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e02d      	b.n	8002630 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025da:	d021      	beq.n	8002620 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025dc:	f7ff f97a 	bl	80018d4 <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	68ba      	ldr	r2, [r7, #8]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d302      	bcc.n	80025f2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d116      	bne.n	8002620 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2200      	movs	r2, #0
 80025f6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2220      	movs	r2, #32
 80025fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2200      	movs	r2, #0
 8002604:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260c:	f043 0220 	orr.w	r2, r3, #32
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2200      	movs	r2, #0
 8002618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	e007      	b.n	8002630 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	695b      	ldr	r3, [r3, #20]
 8002626:	f003 0304 	and.w	r3, r3, #4
 800262a:	2b04      	cmp	r3, #4
 800262c:	d1ca      	bne.n	80025c4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800262e:	2300      	movs	r3, #0
}
 8002630:	4618      	mov	r0, r3
 8002632:	3710      	adds	r7, #16
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}

08002638 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	695b      	ldr	r3, [r3, #20]
 8002646:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800264a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800264e:	d11b      	bne.n	8002688 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002658:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2200      	movs	r2, #0
 800265e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2220      	movs	r2, #32
 8002664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002674:	f043 0204 	orr.w	r2, r3, #4
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e000      	b.n	800268a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002688:	2300      	movs	r3, #0
}
 800268a:	4618      	mov	r0, r3
 800268c:	370c      	adds	r7, #12
 800268e:	46bd      	mov	sp, r7
 8002690:	bc80      	pop	{r7}
 8002692:	4770      	bx	lr

08002694 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b086      	sub	sp, #24
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d101      	bne.n	80026a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e26c      	b.n	8002b80 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0301 	and.w	r3, r3, #1
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	f000 8087 	beq.w	80027c2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80026b4:	4b92      	ldr	r3, [pc, #584]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f003 030c 	and.w	r3, r3, #12
 80026bc:	2b04      	cmp	r3, #4
 80026be:	d00c      	beq.n	80026da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80026c0:	4b8f      	ldr	r3, [pc, #572]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f003 030c 	and.w	r3, r3, #12
 80026c8:	2b08      	cmp	r3, #8
 80026ca:	d112      	bne.n	80026f2 <HAL_RCC_OscConfig+0x5e>
 80026cc:	4b8c      	ldr	r3, [pc, #560]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026d8:	d10b      	bne.n	80026f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026da:	4b89      	ldr	r3, [pc, #548]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d06c      	beq.n	80027c0 <HAL_RCC_OscConfig+0x12c>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d168      	bne.n	80027c0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e246      	b.n	8002b80 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026fa:	d106      	bne.n	800270a <HAL_RCC_OscConfig+0x76>
 80026fc:	4b80      	ldr	r3, [pc, #512]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a7f      	ldr	r2, [pc, #508]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 8002702:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002706:	6013      	str	r3, [r2, #0]
 8002708:	e02e      	b.n	8002768 <HAL_RCC_OscConfig+0xd4>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d10c      	bne.n	800272c <HAL_RCC_OscConfig+0x98>
 8002712:	4b7b      	ldr	r3, [pc, #492]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a7a      	ldr	r2, [pc, #488]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 8002718:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800271c:	6013      	str	r3, [r2, #0]
 800271e:	4b78      	ldr	r3, [pc, #480]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a77      	ldr	r2, [pc, #476]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 8002724:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002728:	6013      	str	r3, [r2, #0]
 800272a:	e01d      	b.n	8002768 <HAL_RCC_OscConfig+0xd4>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002734:	d10c      	bne.n	8002750 <HAL_RCC_OscConfig+0xbc>
 8002736:	4b72      	ldr	r3, [pc, #456]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a71      	ldr	r2, [pc, #452]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 800273c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002740:	6013      	str	r3, [r2, #0]
 8002742:	4b6f      	ldr	r3, [pc, #444]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a6e      	ldr	r2, [pc, #440]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 8002748:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800274c:	6013      	str	r3, [r2, #0]
 800274e:	e00b      	b.n	8002768 <HAL_RCC_OscConfig+0xd4>
 8002750:	4b6b      	ldr	r3, [pc, #428]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a6a      	ldr	r2, [pc, #424]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 8002756:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800275a:	6013      	str	r3, [r2, #0]
 800275c:	4b68      	ldr	r3, [pc, #416]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a67      	ldr	r2, [pc, #412]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 8002762:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002766:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d013      	beq.n	8002798 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002770:	f7ff f8b0 	bl	80018d4 <HAL_GetTick>
 8002774:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002776:	e008      	b.n	800278a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002778:	f7ff f8ac 	bl	80018d4 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	2b64      	cmp	r3, #100	; 0x64
 8002784:	d901      	bls.n	800278a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e1fa      	b.n	8002b80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800278a:	4b5d      	ldr	r3, [pc, #372]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d0f0      	beq.n	8002778 <HAL_RCC_OscConfig+0xe4>
 8002796:	e014      	b.n	80027c2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002798:	f7ff f89c 	bl	80018d4 <HAL_GetTick>
 800279c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800279e:	e008      	b.n	80027b2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027a0:	f7ff f898 	bl	80018d4 <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	2b64      	cmp	r3, #100	; 0x64
 80027ac:	d901      	bls.n	80027b2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e1e6      	b.n	8002b80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027b2:	4b53      	ldr	r3, [pc, #332]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d1f0      	bne.n	80027a0 <HAL_RCC_OscConfig+0x10c>
 80027be:	e000      	b.n	80027c2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d063      	beq.n	8002896 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80027ce:	4b4c      	ldr	r3, [pc, #304]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	f003 030c 	and.w	r3, r3, #12
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d00b      	beq.n	80027f2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80027da:	4b49      	ldr	r3, [pc, #292]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f003 030c 	and.w	r3, r3, #12
 80027e2:	2b08      	cmp	r3, #8
 80027e4:	d11c      	bne.n	8002820 <HAL_RCC_OscConfig+0x18c>
 80027e6:	4b46      	ldr	r3, [pc, #280]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d116      	bne.n	8002820 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027f2:	4b43      	ldr	r3, [pc, #268]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 0302 	and.w	r3, r3, #2
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d005      	beq.n	800280a <HAL_RCC_OscConfig+0x176>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	691b      	ldr	r3, [r3, #16]
 8002802:	2b01      	cmp	r3, #1
 8002804:	d001      	beq.n	800280a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e1ba      	b.n	8002b80 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800280a:	4b3d      	ldr	r3, [pc, #244]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	00db      	lsls	r3, r3, #3
 8002818:	4939      	ldr	r1, [pc, #228]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 800281a:	4313      	orrs	r3, r2
 800281c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800281e:	e03a      	b.n	8002896 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	691b      	ldr	r3, [r3, #16]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d020      	beq.n	800286a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002828:	4b36      	ldr	r3, [pc, #216]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 800282a:	2201      	movs	r2, #1
 800282c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800282e:	f7ff f851 	bl	80018d4 <HAL_GetTick>
 8002832:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002834:	e008      	b.n	8002848 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002836:	f7ff f84d 	bl	80018d4 <HAL_GetTick>
 800283a:	4602      	mov	r2, r0
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	2b02      	cmp	r3, #2
 8002842:	d901      	bls.n	8002848 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e19b      	b.n	8002b80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002848:	4b2d      	ldr	r3, [pc, #180]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0302 	and.w	r3, r3, #2
 8002850:	2b00      	cmp	r3, #0
 8002852:	d0f0      	beq.n	8002836 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002854:	4b2a      	ldr	r3, [pc, #168]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	695b      	ldr	r3, [r3, #20]
 8002860:	00db      	lsls	r3, r3, #3
 8002862:	4927      	ldr	r1, [pc, #156]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 8002864:	4313      	orrs	r3, r2
 8002866:	600b      	str	r3, [r1, #0]
 8002868:	e015      	b.n	8002896 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800286a:	4b26      	ldr	r3, [pc, #152]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 800286c:	2200      	movs	r2, #0
 800286e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002870:	f7ff f830 	bl	80018d4 <HAL_GetTick>
 8002874:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002876:	e008      	b.n	800288a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002878:	f7ff f82c 	bl	80018d4 <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	2b02      	cmp	r3, #2
 8002884:	d901      	bls.n	800288a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	e17a      	b.n	8002b80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800288a:	4b1d      	ldr	r3, [pc, #116]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0302 	and.w	r3, r3, #2
 8002892:	2b00      	cmp	r3, #0
 8002894:	d1f0      	bne.n	8002878 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0308 	and.w	r3, r3, #8
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d03a      	beq.n	8002918 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	699b      	ldr	r3, [r3, #24]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d019      	beq.n	80028de <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028aa:	4b17      	ldr	r3, [pc, #92]	; (8002908 <HAL_RCC_OscConfig+0x274>)
 80028ac:	2201      	movs	r2, #1
 80028ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028b0:	f7ff f810 	bl	80018d4 <HAL_GetTick>
 80028b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028b6:	e008      	b.n	80028ca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028b8:	f7ff f80c 	bl	80018d4 <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d901      	bls.n	80028ca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e15a      	b.n	8002b80 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028ca:	4b0d      	ldr	r3, [pc, #52]	; (8002900 <HAL_RCC_OscConfig+0x26c>)
 80028cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ce:	f003 0302 	and.w	r3, r3, #2
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d0f0      	beq.n	80028b8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80028d6:	2001      	movs	r0, #1
 80028d8:	f000 fac6 	bl	8002e68 <RCC_Delay>
 80028dc:	e01c      	b.n	8002918 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028de:	4b0a      	ldr	r3, [pc, #40]	; (8002908 <HAL_RCC_OscConfig+0x274>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028e4:	f7fe fff6 	bl	80018d4 <HAL_GetTick>
 80028e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028ea:	e00f      	b.n	800290c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028ec:	f7fe fff2 	bl	80018d4 <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d908      	bls.n	800290c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80028fa:	2303      	movs	r3, #3
 80028fc:	e140      	b.n	8002b80 <HAL_RCC_OscConfig+0x4ec>
 80028fe:	bf00      	nop
 8002900:	40021000 	.word	0x40021000
 8002904:	42420000 	.word	0x42420000
 8002908:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800290c:	4b9e      	ldr	r3, [pc, #632]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 800290e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002910:	f003 0302 	and.w	r3, r3, #2
 8002914:	2b00      	cmp	r3, #0
 8002916:	d1e9      	bne.n	80028ec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 0304 	and.w	r3, r3, #4
 8002920:	2b00      	cmp	r3, #0
 8002922:	f000 80a6 	beq.w	8002a72 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002926:	2300      	movs	r3, #0
 8002928:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800292a:	4b97      	ldr	r3, [pc, #604]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 800292c:	69db      	ldr	r3, [r3, #28]
 800292e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d10d      	bne.n	8002952 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002936:	4b94      	ldr	r3, [pc, #592]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 8002938:	69db      	ldr	r3, [r3, #28]
 800293a:	4a93      	ldr	r2, [pc, #588]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 800293c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002940:	61d3      	str	r3, [r2, #28]
 8002942:	4b91      	ldr	r3, [pc, #580]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 8002944:	69db      	ldr	r3, [r3, #28]
 8002946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800294a:	60bb      	str	r3, [r7, #8]
 800294c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800294e:	2301      	movs	r3, #1
 8002950:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002952:	4b8e      	ldr	r3, [pc, #568]	; (8002b8c <HAL_RCC_OscConfig+0x4f8>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800295a:	2b00      	cmp	r3, #0
 800295c:	d118      	bne.n	8002990 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800295e:	4b8b      	ldr	r3, [pc, #556]	; (8002b8c <HAL_RCC_OscConfig+0x4f8>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a8a      	ldr	r2, [pc, #552]	; (8002b8c <HAL_RCC_OscConfig+0x4f8>)
 8002964:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002968:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800296a:	f7fe ffb3 	bl	80018d4 <HAL_GetTick>
 800296e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002970:	e008      	b.n	8002984 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002972:	f7fe ffaf 	bl	80018d4 <HAL_GetTick>
 8002976:	4602      	mov	r2, r0
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	2b64      	cmp	r3, #100	; 0x64
 800297e:	d901      	bls.n	8002984 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002980:	2303      	movs	r3, #3
 8002982:	e0fd      	b.n	8002b80 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002984:	4b81      	ldr	r3, [pc, #516]	; (8002b8c <HAL_RCC_OscConfig+0x4f8>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800298c:	2b00      	cmp	r3, #0
 800298e:	d0f0      	beq.n	8002972 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	2b01      	cmp	r3, #1
 8002996:	d106      	bne.n	80029a6 <HAL_RCC_OscConfig+0x312>
 8002998:	4b7b      	ldr	r3, [pc, #492]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 800299a:	6a1b      	ldr	r3, [r3, #32]
 800299c:	4a7a      	ldr	r2, [pc, #488]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 800299e:	f043 0301 	orr.w	r3, r3, #1
 80029a2:	6213      	str	r3, [r2, #32]
 80029a4:	e02d      	b.n	8002a02 <HAL_RCC_OscConfig+0x36e>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d10c      	bne.n	80029c8 <HAL_RCC_OscConfig+0x334>
 80029ae:	4b76      	ldr	r3, [pc, #472]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 80029b0:	6a1b      	ldr	r3, [r3, #32]
 80029b2:	4a75      	ldr	r2, [pc, #468]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 80029b4:	f023 0301 	bic.w	r3, r3, #1
 80029b8:	6213      	str	r3, [r2, #32]
 80029ba:	4b73      	ldr	r3, [pc, #460]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 80029bc:	6a1b      	ldr	r3, [r3, #32]
 80029be:	4a72      	ldr	r2, [pc, #456]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 80029c0:	f023 0304 	bic.w	r3, r3, #4
 80029c4:	6213      	str	r3, [r2, #32]
 80029c6:	e01c      	b.n	8002a02 <HAL_RCC_OscConfig+0x36e>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	2b05      	cmp	r3, #5
 80029ce:	d10c      	bne.n	80029ea <HAL_RCC_OscConfig+0x356>
 80029d0:	4b6d      	ldr	r3, [pc, #436]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 80029d2:	6a1b      	ldr	r3, [r3, #32]
 80029d4:	4a6c      	ldr	r2, [pc, #432]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 80029d6:	f043 0304 	orr.w	r3, r3, #4
 80029da:	6213      	str	r3, [r2, #32]
 80029dc:	4b6a      	ldr	r3, [pc, #424]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 80029de:	6a1b      	ldr	r3, [r3, #32]
 80029e0:	4a69      	ldr	r2, [pc, #420]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 80029e2:	f043 0301 	orr.w	r3, r3, #1
 80029e6:	6213      	str	r3, [r2, #32]
 80029e8:	e00b      	b.n	8002a02 <HAL_RCC_OscConfig+0x36e>
 80029ea:	4b67      	ldr	r3, [pc, #412]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 80029ec:	6a1b      	ldr	r3, [r3, #32]
 80029ee:	4a66      	ldr	r2, [pc, #408]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 80029f0:	f023 0301 	bic.w	r3, r3, #1
 80029f4:	6213      	str	r3, [r2, #32]
 80029f6:	4b64      	ldr	r3, [pc, #400]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 80029f8:	6a1b      	ldr	r3, [r3, #32]
 80029fa:	4a63      	ldr	r2, [pc, #396]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 80029fc:	f023 0304 	bic.w	r3, r3, #4
 8002a00:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d015      	beq.n	8002a36 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a0a:	f7fe ff63 	bl	80018d4 <HAL_GetTick>
 8002a0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a10:	e00a      	b.n	8002a28 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a12:	f7fe ff5f 	bl	80018d4 <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d901      	bls.n	8002a28 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	e0ab      	b.n	8002b80 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a28:	4b57      	ldr	r3, [pc, #348]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 8002a2a:	6a1b      	ldr	r3, [r3, #32]
 8002a2c:	f003 0302 	and.w	r3, r3, #2
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d0ee      	beq.n	8002a12 <HAL_RCC_OscConfig+0x37e>
 8002a34:	e014      	b.n	8002a60 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a36:	f7fe ff4d 	bl	80018d4 <HAL_GetTick>
 8002a3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a3c:	e00a      	b.n	8002a54 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a3e:	f7fe ff49 	bl	80018d4 <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d901      	bls.n	8002a54 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002a50:	2303      	movs	r3, #3
 8002a52:	e095      	b.n	8002b80 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a54:	4b4c      	ldr	r3, [pc, #304]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 8002a56:	6a1b      	ldr	r3, [r3, #32]
 8002a58:	f003 0302 	and.w	r3, r3, #2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d1ee      	bne.n	8002a3e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a60:	7dfb      	ldrb	r3, [r7, #23]
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d105      	bne.n	8002a72 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a66:	4b48      	ldr	r3, [pc, #288]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 8002a68:	69db      	ldr	r3, [r3, #28]
 8002a6a:	4a47      	ldr	r2, [pc, #284]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 8002a6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a70:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	69db      	ldr	r3, [r3, #28]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	f000 8081 	beq.w	8002b7e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a7c:	4b42      	ldr	r3, [pc, #264]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f003 030c 	and.w	r3, r3, #12
 8002a84:	2b08      	cmp	r3, #8
 8002a86:	d061      	beq.n	8002b4c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	69db      	ldr	r3, [r3, #28]
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d146      	bne.n	8002b1e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a90:	4b3f      	ldr	r3, [pc, #252]	; (8002b90 <HAL_RCC_OscConfig+0x4fc>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a96:	f7fe ff1d 	bl	80018d4 <HAL_GetTick>
 8002a9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a9c:	e008      	b.n	8002ab0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a9e:	f7fe ff19 	bl	80018d4 <HAL_GetTick>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	d901      	bls.n	8002ab0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002aac:	2303      	movs	r3, #3
 8002aae:	e067      	b.n	8002b80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ab0:	4b35      	ldr	r3, [pc, #212]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d1f0      	bne.n	8002a9e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6a1b      	ldr	r3, [r3, #32]
 8002ac0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ac4:	d108      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002ac6:	4b30      	ldr	r3, [pc, #192]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	492d      	ldr	r1, [pc, #180]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ad8:	4b2b      	ldr	r3, [pc, #172]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a19      	ldr	r1, [r3, #32]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae8:	430b      	orrs	r3, r1
 8002aea:	4927      	ldr	r1, [pc, #156]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 8002aec:	4313      	orrs	r3, r2
 8002aee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002af0:	4b27      	ldr	r3, [pc, #156]	; (8002b90 <HAL_RCC_OscConfig+0x4fc>)
 8002af2:	2201      	movs	r2, #1
 8002af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af6:	f7fe feed 	bl	80018d4 <HAL_GetTick>
 8002afa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002afc:	e008      	b.n	8002b10 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002afe:	f7fe fee9 	bl	80018d4 <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	d901      	bls.n	8002b10 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	e037      	b.n	8002b80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b10:	4b1d      	ldr	r3, [pc, #116]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d0f0      	beq.n	8002afe <HAL_RCC_OscConfig+0x46a>
 8002b1c:	e02f      	b.n	8002b7e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b1e:	4b1c      	ldr	r3, [pc, #112]	; (8002b90 <HAL_RCC_OscConfig+0x4fc>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b24:	f7fe fed6 	bl	80018d4 <HAL_GetTick>
 8002b28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b2a:	e008      	b.n	8002b3e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b2c:	f7fe fed2 	bl	80018d4 <HAL_GetTick>
 8002b30:	4602      	mov	r2, r0
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	1ad3      	subs	r3, r2, r3
 8002b36:	2b02      	cmp	r3, #2
 8002b38:	d901      	bls.n	8002b3e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	e020      	b.n	8002b80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b3e:	4b12      	ldr	r3, [pc, #72]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d1f0      	bne.n	8002b2c <HAL_RCC_OscConfig+0x498>
 8002b4a:	e018      	b.n	8002b7e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	69db      	ldr	r3, [r3, #28]
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d101      	bne.n	8002b58 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e013      	b.n	8002b80 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b58:	4b0b      	ldr	r3, [pc, #44]	; (8002b88 <HAL_RCC_OscConfig+0x4f4>)
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a1b      	ldr	r3, [r3, #32]
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d106      	bne.n	8002b7a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d001      	beq.n	8002b7e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e000      	b.n	8002b80 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002b7e:	2300      	movs	r3, #0
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3718      	adds	r7, #24
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	40021000 	.word	0x40021000
 8002b8c:	40007000 	.word	0x40007000
 8002b90:	42420060 	.word	0x42420060

08002b94 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d101      	bne.n	8002ba8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e0d0      	b.n	8002d4a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ba8:	4b6a      	ldr	r3, [pc, #424]	; (8002d54 <HAL_RCC_ClockConfig+0x1c0>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0307 	and.w	r3, r3, #7
 8002bb0:	683a      	ldr	r2, [r7, #0]
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d910      	bls.n	8002bd8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bb6:	4b67      	ldr	r3, [pc, #412]	; (8002d54 <HAL_RCC_ClockConfig+0x1c0>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f023 0207 	bic.w	r2, r3, #7
 8002bbe:	4965      	ldr	r1, [pc, #404]	; (8002d54 <HAL_RCC_ClockConfig+0x1c0>)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bc6:	4b63      	ldr	r3, [pc, #396]	; (8002d54 <HAL_RCC_ClockConfig+0x1c0>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0307 	and.w	r3, r3, #7
 8002bce:	683a      	ldr	r2, [r7, #0]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d001      	beq.n	8002bd8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e0b8      	b.n	8002d4a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0302 	and.w	r3, r3, #2
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d020      	beq.n	8002c26 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0304 	and.w	r3, r3, #4
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d005      	beq.n	8002bfc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bf0:	4b59      	ldr	r3, [pc, #356]	; (8002d58 <HAL_RCC_ClockConfig+0x1c4>)
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	4a58      	ldr	r2, [pc, #352]	; (8002d58 <HAL_RCC_ClockConfig+0x1c4>)
 8002bf6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002bfa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 0308 	and.w	r3, r3, #8
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d005      	beq.n	8002c14 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c08:	4b53      	ldr	r3, [pc, #332]	; (8002d58 <HAL_RCC_ClockConfig+0x1c4>)
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	4a52      	ldr	r2, [pc, #328]	; (8002d58 <HAL_RCC_ClockConfig+0x1c4>)
 8002c0e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002c12:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c14:	4b50      	ldr	r3, [pc, #320]	; (8002d58 <HAL_RCC_ClockConfig+0x1c4>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	494d      	ldr	r1, [pc, #308]	; (8002d58 <HAL_RCC_ClockConfig+0x1c4>)
 8002c22:	4313      	orrs	r3, r2
 8002c24:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0301 	and.w	r3, r3, #1
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d040      	beq.n	8002cb4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d107      	bne.n	8002c4a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c3a:	4b47      	ldr	r3, [pc, #284]	; (8002d58 <HAL_RCC_ClockConfig+0x1c4>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d115      	bne.n	8002c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e07f      	b.n	8002d4a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d107      	bne.n	8002c62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c52:	4b41      	ldr	r3, [pc, #260]	; (8002d58 <HAL_RCC_ClockConfig+0x1c4>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d109      	bne.n	8002c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e073      	b.n	8002d4a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c62:	4b3d      	ldr	r3, [pc, #244]	; (8002d58 <HAL_RCC_ClockConfig+0x1c4>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0302 	and.w	r3, r3, #2
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d101      	bne.n	8002c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e06b      	b.n	8002d4a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c72:	4b39      	ldr	r3, [pc, #228]	; (8002d58 <HAL_RCC_ClockConfig+0x1c4>)
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f023 0203 	bic.w	r2, r3, #3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	4936      	ldr	r1, [pc, #216]	; (8002d58 <HAL_RCC_ClockConfig+0x1c4>)
 8002c80:	4313      	orrs	r3, r2
 8002c82:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c84:	f7fe fe26 	bl	80018d4 <HAL_GetTick>
 8002c88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c8a:	e00a      	b.n	8002ca2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c8c:	f7fe fe22 	bl	80018d4 <HAL_GetTick>
 8002c90:	4602      	mov	r2, r0
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d901      	bls.n	8002ca2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e053      	b.n	8002d4a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ca2:	4b2d      	ldr	r3, [pc, #180]	; (8002d58 <HAL_RCC_ClockConfig+0x1c4>)
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	f003 020c 	and.w	r2, r3, #12
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d1eb      	bne.n	8002c8c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cb4:	4b27      	ldr	r3, [pc, #156]	; (8002d54 <HAL_RCC_ClockConfig+0x1c0>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0307 	and.w	r3, r3, #7
 8002cbc:	683a      	ldr	r2, [r7, #0]
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d210      	bcs.n	8002ce4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cc2:	4b24      	ldr	r3, [pc, #144]	; (8002d54 <HAL_RCC_ClockConfig+0x1c0>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f023 0207 	bic.w	r2, r3, #7
 8002cca:	4922      	ldr	r1, [pc, #136]	; (8002d54 <HAL_RCC_ClockConfig+0x1c0>)
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cd2:	4b20      	ldr	r3, [pc, #128]	; (8002d54 <HAL_RCC_ClockConfig+0x1c0>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0307 	and.w	r3, r3, #7
 8002cda:	683a      	ldr	r2, [r7, #0]
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d001      	beq.n	8002ce4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	e032      	b.n	8002d4a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0304 	and.w	r3, r3, #4
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d008      	beq.n	8002d02 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cf0:	4b19      	ldr	r3, [pc, #100]	; (8002d58 <HAL_RCC_ClockConfig+0x1c4>)
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	4916      	ldr	r1, [pc, #88]	; (8002d58 <HAL_RCC_ClockConfig+0x1c4>)
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0308 	and.w	r3, r3, #8
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d009      	beq.n	8002d22 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d0e:	4b12      	ldr	r3, [pc, #72]	; (8002d58 <HAL_RCC_ClockConfig+0x1c4>)
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	691b      	ldr	r3, [r3, #16]
 8002d1a:	00db      	lsls	r3, r3, #3
 8002d1c:	490e      	ldr	r1, [pc, #56]	; (8002d58 <HAL_RCC_ClockConfig+0x1c4>)
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d22:	f000 f821 	bl	8002d68 <HAL_RCC_GetSysClockFreq>
 8002d26:	4602      	mov	r2, r0
 8002d28:	4b0b      	ldr	r3, [pc, #44]	; (8002d58 <HAL_RCC_ClockConfig+0x1c4>)
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	091b      	lsrs	r3, r3, #4
 8002d2e:	f003 030f 	and.w	r3, r3, #15
 8002d32:	490a      	ldr	r1, [pc, #40]	; (8002d5c <HAL_RCC_ClockConfig+0x1c8>)
 8002d34:	5ccb      	ldrb	r3, [r1, r3]
 8002d36:	fa22 f303 	lsr.w	r3, r2, r3
 8002d3a:	4a09      	ldr	r2, [pc, #36]	; (8002d60 <HAL_RCC_ClockConfig+0x1cc>)
 8002d3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d3e:	4b09      	ldr	r3, [pc, #36]	; (8002d64 <HAL_RCC_ClockConfig+0x1d0>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7fe fd84 	bl	8001850 <HAL_InitTick>

  return HAL_OK;
 8002d48:	2300      	movs	r3, #0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3710      	adds	r7, #16
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	40022000 	.word	0x40022000
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	08005e58 	.word	0x08005e58
 8002d60:	20000000 	.word	0x20000000
 8002d64:	20000004 	.word	0x20000004

08002d68 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d68:	b490      	push	{r4, r7}
 8002d6a:	b08a      	sub	sp, #40	; 0x28
 8002d6c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002d6e:	4b2a      	ldr	r3, [pc, #168]	; (8002e18 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002d70:	1d3c      	adds	r4, r7, #4
 8002d72:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d74:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002d78:	f240 2301 	movw	r3, #513	; 0x201
 8002d7c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	61fb      	str	r3, [r7, #28]
 8002d82:	2300      	movs	r3, #0
 8002d84:	61bb      	str	r3, [r7, #24]
 8002d86:	2300      	movs	r3, #0
 8002d88:	627b      	str	r3, [r7, #36]	; 0x24
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d92:	4b22      	ldr	r3, [pc, #136]	; (8002e1c <HAL_RCC_GetSysClockFreq+0xb4>)
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	f003 030c 	and.w	r3, r3, #12
 8002d9e:	2b04      	cmp	r3, #4
 8002da0:	d002      	beq.n	8002da8 <HAL_RCC_GetSysClockFreq+0x40>
 8002da2:	2b08      	cmp	r3, #8
 8002da4:	d003      	beq.n	8002dae <HAL_RCC_GetSysClockFreq+0x46>
 8002da6:	e02d      	b.n	8002e04 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002da8:	4b1d      	ldr	r3, [pc, #116]	; (8002e20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002daa:	623b      	str	r3, [r7, #32]
      break;
 8002dac:	e02d      	b.n	8002e0a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	0c9b      	lsrs	r3, r3, #18
 8002db2:	f003 030f 	and.w	r3, r3, #15
 8002db6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002dba:	4413      	add	r3, r2
 8002dbc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002dc0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d013      	beq.n	8002df4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002dcc:	4b13      	ldr	r3, [pc, #76]	; (8002e1c <HAL_RCC_GetSysClockFreq+0xb4>)
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	0c5b      	lsrs	r3, r3, #17
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002dda:	4413      	add	r3, r2
 8002ddc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002de0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	4a0e      	ldr	r2, [pc, #56]	; (8002e20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002de6:	fb02 f203 	mul.w	r2, r2, r3
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8002df0:	627b      	str	r3, [r7, #36]	; 0x24
 8002df2:	e004      	b.n	8002dfe <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	4a0b      	ldr	r2, [pc, #44]	; (8002e24 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002df8:	fb02 f303 	mul.w	r3, r2, r3
 8002dfc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e00:	623b      	str	r3, [r7, #32]
      break;
 8002e02:	e002      	b.n	8002e0a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002e04:	4b08      	ldr	r3, [pc, #32]	; (8002e28 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002e06:	623b      	str	r3, [r7, #32]
      break;
 8002e08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e0a:	6a3b      	ldr	r3, [r7, #32]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3728      	adds	r7, #40	; 0x28
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bc90      	pop	{r4, r7}
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	08005c6c 	.word	0x08005c6c
 8002e1c:	40021000 	.word	0x40021000
 8002e20:	00b71b00 	.word	0x00b71b00
 8002e24:	003d0900 	.word	0x003d0900
 8002e28:	007a1200 	.word	0x007a1200

08002e2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e30:	4b02      	ldr	r3, [pc, #8]	; (8002e3c <HAL_RCC_GetHCLKFreq+0x10>)
 8002e32:	681b      	ldr	r3, [r3, #0]
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bc80      	pop	{r7}
 8002e3a:	4770      	bx	lr
 8002e3c:	20000000 	.word	0x20000000

08002e40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e44:	f7ff fff2 	bl	8002e2c <HAL_RCC_GetHCLKFreq>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	4b05      	ldr	r3, [pc, #20]	; (8002e60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	0a1b      	lsrs	r3, r3, #8
 8002e50:	f003 0307 	and.w	r3, r3, #7
 8002e54:	4903      	ldr	r1, [pc, #12]	; (8002e64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e56:	5ccb      	ldrb	r3, [r1, r3]
 8002e58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	40021000 	.word	0x40021000
 8002e64:	08005e68 	.word	0x08005e68

08002e68 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b085      	sub	sp, #20
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002e70:	4b0a      	ldr	r3, [pc, #40]	; (8002e9c <RCC_Delay+0x34>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a0a      	ldr	r2, [pc, #40]	; (8002ea0 <RCC_Delay+0x38>)
 8002e76:	fba2 2303 	umull	r2, r3, r2, r3
 8002e7a:	0a5b      	lsrs	r3, r3, #9
 8002e7c:	687a      	ldr	r2, [r7, #4]
 8002e7e:	fb02 f303 	mul.w	r3, r2, r3
 8002e82:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002e84:	bf00      	nop
  }
  while (Delay --);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	1e5a      	subs	r2, r3, #1
 8002e8a:	60fa      	str	r2, [r7, #12]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d1f9      	bne.n	8002e84 <RCC_Delay+0x1c>
}
 8002e90:	bf00      	nop
 8002e92:	bf00      	nop
 8002e94:	3714      	adds	r7, #20
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bc80      	pop	{r7}
 8002e9a:	4770      	bx	lr
 8002e9c:	20000000 	.word	0x20000000
 8002ea0:	10624dd3 	.word	0x10624dd3

08002ea4 <__errno>:
 8002ea4:	4b01      	ldr	r3, [pc, #4]	; (8002eac <__errno+0x8>)
 8002ea6:	6818      	ldr	r0, [r3, #0]
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	2000000c 	.word	0x2000000c

08002eb0 <__libc_init_array>:
 8002eb0:	b570      	push	{r4, r5, r6, lr}
 8002eb2:	2600      	movs	r6, #0
 8002eb4:	4d0c      	ldr	r5, [pc, #48]	; (8002ee8 <__libc_init_array+0x38>)
 8002eb6:	4c0d      	ldr	r4, [pc, #52]	; (8002eec <__libc_init_array+0x3c>)
 8002eb8:	1b64      	subs	r4, r4, r5
 8002eba:	10a4      	asrs	r4, r4, #2
 8002ebc:	42a6      	cmp	r6, r4
 8002ebe:	d109      	bne.n	8002ed4 <__libc_init_array+0x24>
 8002ec0:	f002 feba 	bl	8005c38 <_init>
 8002ec4:	2600      	movs	r6, #0
 8002ec6:	4d0a      	ldr	r5, [pc, #40]	; (8002ef0 <__libc_init_array+0x40>)
 8002ec8:	4c0a      	ldr	r4, [pc, #40]	; (8002ef4 <__libc_init_array+0x44>)
 8002eca:	1b64      	subs	r4, r4, r5
 8002ecc:	10a4      	asrs	r4, r4, #2
 8002ece:	42a6      	cmp	r6, r4
 8002ed0:	d105      	bne.n	8002ede <__libc_init_array+0x2e>
 8002ed2:	bd70      	pop	{r4, r5, r6, pc}
 8002ed4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ed8:	4798      	blx	r3
 8002eda:	3601      	adds	r6, #1
 8002edc:	e7ee      	b.n	8002ebc <__libc_init_array+0xc>
 8002ede:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ee2:	4798      	blx	r3
 8002ee4:	3601      	adds	r6, #1
 8002ee6:	e7f2      	b.n	8002ece <__libc_init_array+0x1e>
 8002ee8:	08006254 	.word	0x08006254
 8002eec:	08006254 	.word	0x08006254
 8002ef0:	08006254 	.word	0x08006254
 8002ef4:	08006258 	.word	0x08006258

08002ef8 <memcpy>:
 8002ef8:	440a      	add	r2, r1
 8002efa:	4291      	cmp	r1, r2
 8002efc:	f100 33ff 	add.w	r3, r0, #4294967295
 8002f00:	d100      	bne.n	8002f04 <memcpy+0xc>
 8002f02:	4770      	bx	lr
 8002f04:	b510      	push	{r4, lr}
 8002f06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f0a:	4291      	cmp	r1, r2
 8002f0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002f10:	d1f9      	bne.n	8002f06 <memcpy+0xe>
 8002f12:	bd10      	pop	{r4, pc}

08002f14 <memset>:
 8002f14:	4603      	mov	r3, r0
 8002f16:	4402      	add	r2, r0
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d100      	bne.n	8002f1e <memset+0xa>
 8002f1c:	4770      	bx	lr
 8002f1e:	f803 1b01 	strb.w	r1, [r3], #1
 8002f22:	e7f9      	b.n	8002f18 <memset+0x4>

08002f24 <__cvt>:
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f2a:	461f      	mov	r7, r3
 8002f2c:	bfbb      	ittet	lt
 8002f2e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8002f32:	461f      	movlt	r7, r3
 8002f34:	2300      	movge	r3, #0
 8002f36:	232d      	movlt	r3, #45	; 0x2d
 8002f38:	b088      	sub	sp, #32
 8002f3a:	4614      	mov	r4, r2
 8002f3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002f3e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8002f40:	7013      	strb	r3, [r2, #0]
 8002f42:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002f44:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8002f48:	f023 0820 	bic.w	r8, r3, #32
 8002f4c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002f50:	d005      	beq.n	8002f5e <__cvt+0x3a>
 8002f52:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002f56:	d100      	bne.n	8002f5a <__cvt+0x36>
 8002f58:	3501      	adds	r5, #1
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	e000      	b.n	8002f60 <__cvt+0x3c>
 8002f5e:	2303      	movs	r3, #3
 8002f60:	aa07      	add	r2, sp, #28
 8002f62:	9204      	str	r2, [sp, #16]
 8002f64:	aa06      	add	r2, sp, #24
 8002f66:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002f6a:	e9cd 3500 	strd	r3, r5, [sp]
 8002f6e:	4622      	mov	r2, r4
 8002f70:	463b      	mov	r3, r7
 8002f72:	f000 fce5 	bl	8003940 <_dtoa_r>
 8002f76:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002f7a:	4606      	mov	r6, r0
 8002f7c:	d102      	bne.n	8002f84 <__cvt+0x60>
 8002f7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002f80:	07db      	lsls	r3, r3, #31
 8002f82:	d522      	bpl.n	8002fca <__cvt+0xa6>
 8002f84:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002f88:	eb06 0905 	add.w	r9, r6, r5
 8002f8c:	d110      	bne.n	8002fb0 <__cvt+0x8c>
 8002f8e:	7833      	ldrb	r3, [r6, #0]
 8002f90:	2b30      	cmp	r3, #48	; 0x30
 8002f92:	d10a      	bne.n	8002faa <__cvt+0x86>
 8002f94:	2200      	movs	r2, #0
 8002f96:	2300      	movs	r3, #0
 8002f98:	4620      	mov	r0, r4
 8002f9a:	4639      	mov	r1, r7
 8002f9c:	f7fd fd04 	bl	80009a8 <__aeabi_dcmpeq>
 8002fa0:	b918      	cbnz	r0, 8002faa <__cvt+0x86>
 8002fa2:	f1c5 0501 	rsb	r5, r5, #1
 8002fa6:	f8ca 5000 	str.w	r5, [sl]
 8002faa:	f8da 3000 	ldr.w	r3, [sl]
 8002fae:	4499      	add	r9, r3
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	4620      	mov	r0, r4
 8002fb6:	4639      	mov	r1, r7
 8002fb8:	f7fd fcf6 	bl	80009a8 <__aeabi_dcmpeq>
 8002fbc:	b108      	cbz	r0, 8002fc2 <__cvt+0x9e>
 8002fbe:	f8cd 901c 	str.w	r9, [sp, #28]
 8002fc2:	2230      	movs	r2, #48	; 0x30
 8002fc4:	9b07      	ldr	r3, [sp, #28]
 8002fc6:	454b      	cmp	r3, r9
 8002fc8:	d307      	bcc.n	8002fda <__cvt+0xb6>
 8002fca:	4630      	mov	r0, r6
 8002fcc:	9b07      	ldr	r3, [sp, #28]
 8002fce:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8002fd0:	1b9b      	subs	r3, r3, r6
 8002fd2:	6013      	str	r3, [r2, #0]
 8002fd4:	b008      	add	sp, #32
 8002fd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fda:	1c59      	adds	r1, r3, #1
 8002fdc:	9107      	str	r1, [sp, #28]
 8002fde:	701a      	strb	r2, [r3, #0]
 8002fe0:	e7f0      	b.n	8002fc4 <__cvt+0xa0>

08002fe2 <__exponent>:
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002fe6:	2900      	cmp	r1, #0
 8002fe8:	f803 2b02 	strb.w	r2, [r3], #2
 8002fec:	bfb6      	itet	lt
 8002fee:	222d      	movlt	r2, #45	; 0x2d
 8002ff0:	222b      	movge	r2, #43	; 0x2b
 8002ff2:	4249      	neglt	r1, r1
 8002ff4:	2909      	cmp	r1, #9
 8002ff6:	7042      	strb	r2, [r0, #1]
 8002ff8:	dd2b      	ble.n	8003052 <__exponent+0x70>
 8002ffa:	f10d 0407 	add.w	r4, sp, #7
 8002ffe:	46a4      	mov	ip, r4
 8003000:	270a      	movs	r7, #10
 8003002:	fb91 f6f7 	sdiv	r6, r1, r7
 8003006:	460a      	mov	r2, r1
 8003008:	46a6      	mov	lr, r4
 800300a:	fb07 1516 	mls	r5, r7, r6, r1
 800300e:	2a63      	cmp	r2, #99	; 0x63
 8003010:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003014:	4631      	mov	r1, r6
 8003016:	f104 34ff 	add.w	r4, r4, #4294967295
 800301a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800301e:	dcf0      	bgt.n	8003002 <__exponent+0x20>
 8003020:	3130      	adds	r1, #48	; 0x30
 8003022:	f1ae 0502 	sub.w	r5, lr, #2
 8003026:	f804 1c01 	strb.w	r1, [r4, #-1]
 800302a:	4629      	mov	r1, r5
 800302c:	1c44      	adds	r4, r0, #1
 800302e:	4561      	cmp	r1, ip
 8003030:	d30a      	bcc.n	8003048 <__exponent+0x66>
 8003032:	f10d 0209 	add.w	r2, sp, #9
 8003036:	eba2 020e 	sub.w	r2, r2, lr
 800303a:	4565      	cmp	r5, ip
 800303c:	bf88      	it	hi
 800303e:	2200      	movhi	r2, #0
 8003040:	4413      	add	r3, r2
 8003042:	1a18      	subs	r0, r3, r0
 8003044:	b003      	add	sp, #12
 8003046:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003048:	f811 2b01 	ldrb.w	r2, [r1], #1
 800304c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003050:	e7ed      	b.n	800302e <__exponent+0x4c>
 8003052:	2330      	movs	r3, #48	; 0x30
 8003054:	3130      	adds	r1, #48	; 0x30
 8003056:	7083      	strb	r3, [r0, #2]
 8003058:	70c1      	strb	r1, [r0, #3]
 800305a:	1d03      	adds	r3, r0, #4
 800305c:	e7f1      	b.n	8003042 <__exponent+0x60>
	...

08003060 <_printf_float>:
 8003060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003064:	b091      	sub	sp, #68	; 0x44
 8003066:	460c      	mov	r4, r1
 8003068:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800306c:	4616      	mov	r6, r2
 800306e:	461f      	mov	r7, r3
 8003070:	4605      	mov	r5, r0
 8003072:	f001 fa53 	bl	800451c <_localeconv_r>
 8003076:	6803      	ldr	r3, [r0, #0]
 8003078:	4618      	mov	r0, r3
 800307a:	9309      	str	r3, [sp, #36]	; 0x24
 800307c:	f7fd f868 	bl	8000150 <strlen>
 8003080:	2300      	movs	r3, #0
 8003082:	930e      	str	r3, [sp, #56]	; 0x38
 8003084:	f8d8 3000 	ldr.w	r3, [r8]
 8003088:	900a      	str	r0, [sp, #40]	; 0x28
 800308a:	3307      	adds	r3, #7
 800308c:	f023 0307 	bic.w	r3, r3, #7
 8003090:	f103 0208 	add.w	r2, r3, #8
 8003094:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003098:	f8d4 b000 	ldr.w	fp, [r4]
 800309c:	f8c8 2000 	str.w	r2, [r8]
 80030a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80030a8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80030ac:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80030b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80030b2:	f04f 32ff 	mov.w	r2, #4294967295
 80030b6:	4640      	mov	r0, r8
 80030b8:	4b9c      	ldr	r3, [pc, #624]	; (800332c <_printf_float+0x2cc>)
 80030ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80030bc:	f7fd fca6 	bl	8000a0c <__aeabi_dcmpun>
 80030c0:	bb70      	cbnz	r0, 8003120 <_printf_float+0xc0>
 80030c2:	f04f 32ff 	mov.w	r2, #4294967295
 80030c6:	4640      	mov	r0, r8
 80030c8:	4b98      	ldr	r3, [pc, #608]	; (800332c <_printf_float+0x2cc>)
 80030ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80030cc:	f7fd fc80 	bl	80009d0 <__aeabi_dcmple>
 80030d0:	bb30      	cbnz	r0, 8003120 <_printf_float+0xc0>
 80030d2:	2200      	movs	r2, #0
 80030d4:	2300      	movs	r3, #0
 80030d6:	4640      	mov	r0, r8
 80030d8:	4651      	mov	r1, sl
 80030da:	f7fd fc6f 	bl	80009bc <__aeabi_dcmplt>
 80030de:	b110      	cbz	r0, 80030e6 <_printf_float+0x86>
 80030e0:	232d      	movs	r3, #45	; 0x2d
 80030e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80030e6:	4b92      	ldr	r3, [pc, #584]	; (8003330 <_printf_float+0x2d0>)
 80030e8:	4892      	ldr	r0, [pc, #584]	; (8003334 <_printf_float+0x2d4>)
 80030ea:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80030ee:	bf94      	ite	ls
 80030f0:	4698      	movls	r8, r3
 80030f2:	4680      	movhi	r8, r0
 80030f4:	2303      	movs	r3, #3
 80030f6:	f04f 0a00 	mov.w	sl, #0
 80030fa:	6123      	str	r3, [r4, #16]
 80030fc:	f02b 0304 	bic.w	r3, fp, #4
 8003100:	6023      	str	r3, [r4, #0]
 8003102:	4633      	mov	r3, r6
 8003104:	4621      	mov	r1, r4
 8003106:	4628      	mov	r0, r5
 8003108:	9700      	str	r7, [sp, #0]
 800310a:	aa0f      	add	r2, sp, #60	; 0x3c
 800310c:	f000 f9d4 	bl	80034b8 <_printf_common>
 8003110:	3001      	adds	r0, #1
 8003112:	f040 8090 	bne.w	8003236 <_printf_float+0x1d6>
 8003116:	f04f 30ff 	mov.w	r0, #4294967295
 800311a:	b011      	add	sp, #68	; 0x44
 800311c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003120:	4642      	mov	r2, r8
 8003122:	4653      	mov	r3, sl
 8003124:	4640      	mov	r0, r8
 8003126:	4651      	mov	r1, sl
 8003128:	f7fd fc70 	bl	8000a0c <__aeabi_dcmpun>
 800312c:	b148      	cbz	r0, 8003142 <_printf_float+0xe2>
 800312e:	f1ba 0f00 	cmp.w	sl, #0
 8003132:	bfb8      	it	lt
 8003134:	232d      	movlt	r3, #45	; 0x2d
 8003136:	4880      	ldr	r0, [pc, #512]	; (8003338 <_printf_float+0x2d8>)
 8003138:	bfb8      	it	lt
 800313a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800313e:	4b7f      	ldr	r3, [pc, #508]	; (800333c <_printf_float+0x2dc>)
 8003140:	e7d3      	b.n	80030ea <_printf_float+0x8a>
 8003142:	6863      	ldr	r3, [r4, #4]
 8003144:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003148:	1c5a      	adds	r2, r3, #1
 800314a:	d142      	bne.n	80031d2 <_printf_float+0x172>
 800314c:	2306      	movs	r3, #6
 800314e:	6063      	str	r3, [r4, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	9206      	str	r2, [sp, #24]
 8003154:	aa0e      	add	r2, sp, #56	; 0x38
 8003156:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800315a:	aa0d      	add	r2, sp, #52	; 0x34
 800315c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8003160:	9203      	str	r2, [sp, #12]
 8003162:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8003166:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800316a:	6023      	str	r3, [r4, #0]
 800316c:	6863      	ldr	r3, [r4, #4]
 800316e:	4642      	mov	r2, r8
 8003170:	9300      	str	r3, [sp, #0]
 8003172:	4628      	mov	r0, r5
 8003174:	4653      	mov	r3, sl
 8003176:	910b      	str	r1, [sp, #44]	; 0x2c
 8003178:	f7ff fed4 	bl	8002f24 <__cvt>
 800317c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800317e:	4680      	mov	r8, r0
 8003180:	2947      	cmp	r1, #71	; 0x47
 8003182:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003184:	d108      	bne.n	8003198 <_printf_float+0x138>
 8003186:	1cc8      	adds	r0, r1, #3
 8003188:	db02      	blt.n	8003190 <_printf_float+0x130>
 800318a:	6863      	ldr	r3, [r4, #4]
 800318c:	4299      	cmp	r1, r3
 800318e:	dd40      	ble.n	8003212 <_printf_float+0x1b2>
 8003190:	f1a9 0902 	sub.w	r9, r9, #2
 8003194:	fa5f f989 	uxtb.w	r9, r9
 8003198:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800319c:	d81f      	bhi.n	80031de <_printf_float+0x17e>
 800319e:	464a      	mov	r2, r9
 80031a0:	3901      	subs	r1, #1
 80031a2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80031a6:	910d      	str	r1, [sp, #52]	; 0x34
 80031a8:	f7ff ff1b 	bl	8002fe2 <__exponent>
 80031ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80031ae:	4682      	mov	sl, r0
 80031b0:	1813      	adds	r3, r2, r0
 80031b2:	2a01      	cmp	r2, #1
 80031b4:	6123      	str	r3, [r4, #16]
 80031b6:	dc02      	bgt.n	80031be <_printf_float+0x15e>
 80031b8:	6822      	ldr	r2, [r4, #0]
 80031ba:	07d2      	lsls	r2, r2, #31
 80031bc:	d501      	bpl.n	80031c2 <_printf_float+0x162>
 80031be:	3301      	adds	r3, #1
 80031c0:	6123      	str	r3, [r4, #16]
 80031c2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d09b      	beq.n	8003102 <_printf_float+0xa2>
 80031ca:	232d      	movs	r3, #45	; 0x2d
 80031cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80031d0:	e797      	b.n	8003102 <_printf_float+0xa2>
 80031d2:	2947      	cmp	r1, #71	; 0x47
 80031d4:	d1bc      	bne.n	8003150 <_printf_float+0xf0>
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d1ba      	bne.n	8003150 <_printf_float+0xf0>
 80031da:	2301      	movs	r3, #1
 80031dc:	e7b7      	b.n	800314e <_printf_float+0xee>
 80031de:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80031e2:	d118      	bne.n	8003216 <_printf_float+0x1b6>
 80031e4:	2900      	cmp	r1, #0
 80031e6:	6863      	ldr	r3, [r4, #4]
 80031e8:	dd0b      	ble.n	8003202 <_printf_float+0x1a2>
 80031ea:	6121      	str	r1, [r4, #16]
 80031ec:	b913      	cbnz	r3, 80031f4 <_printf_float+0x194>
 80031ee:	6822      	ldr	r2, [r4, #0]
 80031f0:	07d0      	lsls	r0, r2, #31
 80031f2:	d502      	bpl.n	80031fa <_printf_float+0x19a>
 80031f4:	3301      	adds	r3, #1
 80031f6:	440b      	add	r3, r1
 80031f8:	6123      	str	r3, [r4, #16]
 80031fa:	f04f 0a00 	mov.w	sl, #0
 80031fe:	65a1      	str	r1, [r4, #88]	; 0x58
 8003200:	e7df      	b.n	80031c2 <_printf_float+0x162>
 8003202:	b913      	cbnz	r3, 800320a <_printf_float+0x1aa>
 8003204:	6822      	ldr	r2, [r4, #0]
 8003206:	07d2      	lsls	r2, r2, #31
 8003208:	d501      	bpl.n	800320e <_printf_float+0x1ae>
 800320a:	3302      	adds	r3, #2
 800320c:	e7f4      	b.n	80031f8 <_printf_float+0x198>
 800320e:	2301      	movs	r3, #1
 8003210:	e7f2      	b.n	80031f8 <_printf_float+0x198>
 8003212:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003216:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003218:	4299      	cmp	r1, r3
 800321a:	db05      	blt.n	8003228 <_printf_float+0x1c8>
 800321c:	6823      	ldr	r3, [r4, #0]
 800321e:	6121      	str	r1, [r4, #16]
 8003220:	07d8      	lsls	r0, r3, #31
 8003222:	d5ea      	bpl.n	80031fa <_printf_float+0x19a>
 8003224:	1c4b      	adds	r3, r1, #1
 8003226:	e7e7      	b.n	80031f8 <_printf_float+0x198>
 8003228:	2900      	cmp	r1, #0
 800322a:	bfcc      	ite	gt
 800322c:	2201      	movgt	r2, #1
 800322e:	f1c1 0202 	rsble	r2, r1, #2
 8003232:	4413      	add	r3, r2
 8003234:	e7e0      	b.n	80031f8 <_printf_float+0x198>
 8003236:	6823      	ldr	r3, [r4, #0]
 8003238:	055a      	lsls	r2, r3, #21
 800323a:	d407      	bmi.n	800324c <_printf_float+0x1ec>
 800323c:	6923      	ldr	r3, [r4, #16]
 800323e:	4642      	mov	r2, r8
 8003240:	4631      	mov	r1, r6
 8003242:	4628      	mov	r0, r5
 8003244:	47b8      	blx	r7
 8003246:	3001      	adds	r0, #1
 8003248:	d12b      	bne.n	80032a2 <_printf_float+0x242>
 800324a:	e764      	b.n	8003116 <_printf_float+0xb6>
 800324c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003250:	f240 80dd 	bls.w	800340e <_printf_float+0x3ae>
 8003254:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003258:	2200      	movs	r2, #0
 800325a:	2300      	movs	r3, #0
 800325c:	f7fd fba4 	bl	80009a8 <__aeabi_dcmpeq>
 8003260:	2800      	cmp	r0, #0
 8003262:	d033      	beq.n	80032cc <_printf_float+0x26c>
 8003264:	2301      	movs	r3, #1
 8003266:	4631      	mov	r1, r6
 8003268:	4628      	mov	r0, r5
 800326a:	4a35      	ldr	r2, [pc, #212]	; (8003340 <_printf_float+0x2e0>)
 800326c:	47b8      	blx	r7
 800326e:	3001      	adds	r0, #1
 8003270:	f43f af51 	beq.w	8003116 <_printf_float+0xb6>
 8003274:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003278:	429a      	cmp	r2, r3
 800327a:	db02      	blt.n	8003282 <_printf_float+0x222>
 800327c:	6823      	ldr	r3, [r4, #0]
 800327e:	07d8      	lsls	r0, r3, #31
 8003280:	d50f      	bpl.n	80032a2 <_printf_float+0x242>
 8003282:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003286:	4631      	mov	r1, r6
 8003288:	4628      	mov	r0, r5
 800328a:	47b8      	blx	r7
 800328c:	3001      	adds	r0, #1
 800328e:	f43f af42 	beq.w	8003116 <_printf_float+0xb6>
 8003292:	f04f 0800 	mov.w	r8, #0
 8003296:	f104 091a 	add.w	r9, r4, #26
 800329a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800329c:	3b01      	subs	r3, #1
 800329e:	4543      	cmp	r3, r8
 80032a0:	dc09      	bgt.n	80032b6 <_printf_float+0x256>
 80032a2:	6823      	ldr	r3, [r4, #0]
 80032a4:	079b      	lsls	r3, r3, #30
 80032a6:	f100 8102 	bmi.w	80034ae <_printf_float+0x44e>
 80032aa:	68e0      	ldr	r0, [r4, #12]
 80032ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80032ae:	4298      	cmp	r0, r3
 80032b0:	bfb8      	it	lt
 80032b2:	4618      	movlt	r0, r3
 80032b4:	e731      	b.n	800311a <_printf_float+0xba>
 80032b6:	2301      	movs	r3, #1
 80032b8:	464a      	mov	r2, r9
 80032ba:	4631      	mov	r1, r6
 80032bc:	4628      	mov	r0, r5
 80032be:	47b8      	blx	r7
 80032c0:	3001      	adds	r0, #1
 80032c2:	f43f af28 	beq.w	8003116 <_printf_float+0xb6>
 80032c6:	f108 0801 	add.w	r8, r8, #1
 80032ca:	e7e6      	b.n	800329a <_printf_float+0x23a>
 80032cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	dc38      	bgt.n	8003344 <_printf_float+0x2e4>
 80032d2:	2301      	movs	r3, #1
 80032d4:	4631      	mov	r1, r6
 80032d6:	4628      	mov	r0, r5
 80032d8:	4a19      	ldr	r2, [pc, #100]	; (8003340 <_printf_float+0x2e0>)
 80032da:	47b8      	blx	r7
 80032dc:	3001      	adds	r0, #1
 80032de:	f43f af1a 	beq.w	8003116 <_printf_float+0xb6>
 80032e2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80032e6:	4313      	orrs	r3, r2
 80032e8:	d102      	bne.n	80032f0 <_printf_float+0x290>
 80032ea:	6823      	ldr	r3, [r4, #0]
 80032ec:	07d9      	lsls	r1, r3, #31
 80032ee:	d5d8      	bpl.n	80032a2 <_printf_float+0x242>
 80032f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80032f4:	4631      	mov	r1, r6
 80032f6:	4628      	mov	r0, r5
 80032f8:	47b8      	blx	r7
 80032fa:	3001      	adds	r0, #1
 80032fc:	f43f af0b 	beq.w	8003116 <_printf_float+0xb6>
 8003300:	f04f 0900 	mov.w	r9, #0
 8003304:	f104 0a1a 	add.w	sl, r4, #26
 8003308:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800330a:	425b      	negs	r3, r3
 800330c:	454b      	cmp	r3, r9
 800330e:	dc01      	bgt.n	8003314 <_printf_float+0x2b4>
 8003310:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003312:	e794      	b.n	800323e <_printf_float+0x1de>
 8003314:	2301      	movs	r3, #1
 8003316:	4652      	mov	r2, sl
 8003318:	4631      	mov	r1, r6
 800331a:	4628      	mov	r0, r5
 800331c:	47b8      	blx	r7
 800331e:	3001      	adds	r0, #1
 8003320:	f43f aef9 	beq.w	8003116 <_printf_float+0xb6>
 8003324:	f109 0901 	add.w	r9, r9, #1
 8003328:	e7ee      	b.n	8003308 <_printf_float+0x2a8>
 800332a:	bf00      	nop
 800332c:	7fefffff 	.word	0x7fefffff
 8003330:	08005e74 	.word	0x08005e74
 8003334:	08005e78 	.word	0x08005e78
 8003338:	08005e80 	.word	0x08005e80
 800333c:	08005e7c 	.word	0x08005e7c
 8003340:	08005e84 	.word	0x08005e84
 8003344:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003346:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003348:	429a      	cmp	r2, r3
 800334a:	bfa8      	it	ge
 800334c:	461a      	movge	r2, r3
 800334e:	2a00      	cmp	r2, #0
 8003350:	4691      	mov	r9, r2
 8003352:	dc37      	bgt.n	80033c4 <_printf_float+0x364>
 8003354:	f04f 0b00 	mov.w	fp, #0
 8003358:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800335c:	f104 021a 	add.w	r2, r4, #26
 8003360:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003364:	ebaa 0309 	sub.w	r3, sl, r9
 8003368:	455b      	cmp	r3, fp
 800336a:	dc33      	bgt.n	80033d4 <_printf_float+0x374>
 800336c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003370:	429a      	cmp	r2, r3
 8003372:	db3b      	blt.n	80033ec <_printf_float+0x38c>
 8003374:	6823      	ldr	r3, [r4, #0]
 8003376:	07da      	lsls	r2, r3, #31
 8003378:	d438      	bmi.n	80033ec <_printf_float+0x38c>
 800337a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800337c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800337e:	eba2 030a 	sub.w	r3, r2, sl
 8003382:	eba2 0901 	sub.w	r9, r2, r1
 8003386:	4599      	cmp	r9, r3
 8003388:	bfa8      	it	ge
 800338a:	4699      	movge	r9, r3
 800338c:	f1b9 0f00 	cmp.w	r9, #0
 8003390:	dc34      	bgt.n	80033fc <_printf_float+0x39c>
 8003392:	f04f 0800 	mov.w	r8, #0
 8003396:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800339a:	f104 0a1a 	add.w	sl, r4, #26
 800339e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80033a2:	1a9b      	subs	r3, r3, r2
 80033a4:	eba3 0309 	sub.w	r3, r3, r9
 80033a8:	4543      	cmp	r3, r8
 80033aa:	f77f af7a 	ble.w	80032a2 <_printf_float+0x242>
 80033ae:	2301      	movs	r3, #1
 80033b0:	4652      	mov	r2, sl
 80033b2:	4631      	mov	r1, r6
 80033b4:	4628      	mov	r0, r5
 80033b6:	47b8      	blx	r7
 80033b8:	3001      	adds	r0, #1
 80033ba:	f43f aeac 	beq.w	8003116 <_printf_float+0xb6>
 80033be:	f108 0801 	add.w	r8, r8, #1
 80033c2:	e7ec      	b.n	800339e <_printf_float+0x33e>
 80033c4:	4613      	mov	r3, r2
 80033c6:	4631      	mov	r1, r6
 80033c8:	4642      	mov	r2, r8
 80033ca:	4628      	mov	r0, r5
 80033cc:	47b8      	blx	r7
 80033ce:	3001      	adds	r0, #1
 80033d0:	d1c0      	bne.n	8003354 <_printf_float+0x2f4>
 80033d2:	e6a0      	b.n	8003116 <_printf_float+0xb6>
 80033d4:	2301      	movs	r3, #1
 80033d6:	4631      	mov	r1, r6
 80033d8:	4628      	mov	r0, r5
 80033da:	920b      	str	r2, [sp, #44]	; 0x2c
 80033dc:	47b8      	blx	r7
 80033de:	3001      	adds	r0, #1
 80033e0:	f43f ae99 	beq.w	8003116 <_printf_float+0xb6>
 80033e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80033e6:	f10b 0b01 	add.w	fp, fp, #1
 80033ea:	e7b9      	b.n	8003360 <_printf_float+0x300>
 80033ec:	4631      	mov	r1, r6
 80033ee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80033f2:	4628      	mov	r0, r5
 80033f4:	47b8      	blx	r7
 80033f6:	3001      	adds	r0, #1
 80033f8:	d1bf      	bne.n	800337a <_printf_float+0x31a>
 80033fa:	e68c      	b.n	8003116 <_printf_float+0xb6>
 80033fc:	464b      	mov	r3, r9
 80033fe:	4631      	mov	r1, r6
 8003400:	4628      	mov	r0, r5
 8003402:	eb08 020a 	add.w	r2, r8, sl
 8003406:	47b8      	blx	r7
 8003408:	3001      	adds	r0, #1
 800340a:	d1c2      	bne.n	8003392 <_printf_float+0x332>
 800340c:	e683      	b.n	8003116 <_printf_float+0xb6>
 800340e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003410:	2a01      	cmp	r2, #1
 8003412:	dc01      	bgt.n	8003418 <_printf_float+0x3b8>
 8003414:	07db      	lsls	r3, r3, #31
 8003416:	d537      	bpl.n	8003488 <_printf_float+0x428>
 8003418:	2301      	movs	r3, #1
 800341a:	4642      	mov	r2, r8
 800341c:	4631      	mov	r1, r6
 800341e:	4628      	mov	r0, r5
 8003420:	47b8      	blx	r7
 8003422:	3001      	adds	r0, #1
 8003424:	f43f ae77 	beq.w	8003116 <_printf_float+0xb6>
 8003428:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800342c:	4631      	mov	r1, r6
 800342e:	4628      	mov	r0, r5
 8003430:	47b8      	blx	r7
 8003432:	3001      	adds	r0, #1
 8003434:	f43f ae6f 	beq.w	8003116 <_printf_float+0xb6>
 8003438:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800343c:	2200      	movs	r2, #0
 800343e:	2300      	movs	r3, #0
 8003440:	f7fd fab2 	bl	80009a8 <__aeabi_dcmpeq>
 8003444:	b9d8      	cbnz	r0, 800347e <_printf_float+0x41e>
 8003446:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003448:	f108 0201 	add.w	r2, r8, #1
 800344c:	3b01      	subs	r3, #1
 800344e:	4631      	mov	r1, r6
 8003450:	4628      	mov	r0, r5
 8003452:	47b8      	blx	r7
 8003454:	3001      	adds	r0, #1
 8003456:	d10e      	bne.n	8003476 <_printf_float+0x416>
 8003458:	e65d      	b.n	8003116 <_printf_float+0xb6>
 800345a:	2301      	movs	r3, #1
 800345c:	464a      	mov	r2, r9
 800345e:	4631      	mov	r1, r6
 8003460:	4628      	mov	r0, r5
 8003462:	47b8      	blx	r7
 8003464:	3001      	adds	r0, #1
 8003466:	f43f ae56 	beq.w	8003116 <_printf_float+0xb6>
 800346a:	f108 0801 	add.w	r8, r8, #1
 800346e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003470:	3b01      	subs	r3, #1
 8003472:	4543      	cmp	r3, r8
 8003474:	dcf1      	bgt.n	800345a <_printf_float+0x3fa>
 8003476:	4653      	mov	r3, sl
 8003478:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800347c:	e6e0      	b.n	8003240 <_printf_float+0x1e0>
 800347e:	f04f 0800 	mov.w	r8, #0
 8003482:	f104 091a 	add.w	r9, r4, #26
 8003486:	e7f2      	b.n	800346e <_printf_float+0x40e>
 8003488:	2301      	movs	r3, #1
 800348a:	4642      	mov	r2, r8
 800348c:	e7df      	b.n	800344e <_printf_float+0x3ee>
 800348e:	2301      	movs	r3, #1
 8003490:	464a      	mov	r2, r9
 8003492:	4631      	mov	r1, r6
 8003494:	4628      	mov	r0, r5
 8003496:	47b8      	blx	r7
 8003498:	3001      	adds	r0, #1
 800349a:	f43f ae3c 	beq.w	8003116 <_printf_float+0xb6>
 800349e:	f108 0801 	add.w	r8, r8, #1
 80034a2:	68e3      	ldr	r3, [r4, #12]
 80034a4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80034a6:	1a5b      	subs	r3, r3, r1
 80034a8:	4543      	cmp	r3, r8
 80034aa:	dcf0      	bgt.n	800348e <_printf_float+0x42e>
 80034ac:	e6fd      	b.n	80032aa <_printf_float+0x24a>
 80034ae:	f04f 0800 	mov.w	r8, #0
 80034b2:	f104 0919 	add.w	r9, r4, #25
 80034b6:	e7f4      	b.n	80034a2 <_printf_float+0x442>

080034b8 <_printf_common>:
 80034b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034bc:	4616      	mov	r6, r2
 80034be:	4699      	mov	r9, r3
 80034c0:	688a      	ldr	r2, [r1, #8]
 80034c2:	690b      	ldr	r3, [r1, #16]
 80034c4:	4607      	mov	r7, r0
 80034c6:	4293      	cmp	r3, r2
 80034c8:	bfb8      	it	lt
 80034ca:	4613      	movlt	r3, r2
 80034cc:	6033      	str	r3, [r6, #0]
 80034ce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80034d2:	460c      	mov	r4, r1
 80034d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80034d8:	b10a      	cbz	r2, 80034de <_printf_common+0x26>
 80034da:	3301      	adds	r3, #1
 80034dc:	6033      	str	r3, [r6, #0]
 80034de:	6823      	ldr	r3, [r4, #0]
 80034e0:	0699      	lsls	r1, r3, #26
 80034e2:	bf42      	ittt	mi
 80034e4:	6833      	ldrmi	r3, [r6, #0]
 80034e6:	3302      	addmi	r3, #2
 80034e8:	6033      	strmi	r3, [r6, #0]
 80034ea:	6825      	ldr	r5, [r4, #0]
 80034ec:	f015 0506 	ands.w	r5, r5, #6
 80034f0:	d106      	bne.n	8003500 <_printf_common+0x48>
 80034f2:	f104 0a19 	add.w	sl, r4, #25
 80034f6:	68e3      	ldr	r3, [r4, #12]
 80034f8:	6832      	ldr	r2, [r6, #0]
 80034fa:	1a9b      	subs	r3, r3, r2
 80034fc:	42ab      	cmp	r3, r5
 80034fe:	dc28      	bgt.n	8003552 <_printf_common+0x9a>
 8003500:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003504:	1e13      	subs	r3, r2, #0
 8003506:	6822      	ldr	r2, [r4, #0]
 8003508:	bf18      	it	ne
 800350a:	2301      	movne	r3, #1
 800350c:	0692      	lsls	r2, r2, #26
 800350e:	d42d      	bmi.n	800356c <_printf_common+0xb4>
 8003510:	4649      	mov	r1, r9
 8003512:	4638      	mov	r0, r7
 8003514:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003518:	47c0      	blx	r8
 800351a:	3001      	adds	r0, #1
 800351c:	d020      	beq.n	8003560 <_printf_common+0xa8>
 800351e:	6823      	ldr	r3, [r4, #0]
 8003520:	68e5      	ldr	r5, [r4, #12]
 8003522:	f003 0306 	and.w	r3, r3, #6
 8003526:	2b04      	cmp	r3, #4
 8003528:	bf18      	it	ne
 800352a:	2500      	movne	r5, #0
 800352c:	6832      	ldr	r2, [r6, #0]
 800352e:	f04f 0600 	mov.w	r6, #0
 8003532:	68a3      	ldr	r3, [r4, #8]
 8003534:	bf08      	it	eq
 8003536:	1aad      	subeq	r5, r5, r2
 8003538:	6922      	ldr	r2, [r4, #16]
 800353a:	bf08      	it	eq
 800353c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003540:	4293      	cmp	r3, r2
 8003542:	bfc4      	itt	gt
 8003544:	1a9b      	subgt	r3, r3, r2
 8003546:	18ed      	addgt	r5, r5, r3
 8003548:	341a      	adds	r4, #26
 800354a:	42b5      	cmp	r5, r6
 800354c:	d11a      	bne.n	8003584 <_printf_common+0xcc>
 800354e:	2000      	movs	r0, #0
 8003550:	e008      	b.n	8003564 <_printf_common+0xac>
 8003552:	2301      	movs	r3, #1
 8003554:	4652      	mov	r2, sl
 8003556:	4649      	mov	r1, r9
 8003558:	4638      	mov	r0, r7
 800355a:	47c0      	blx	r8
 800355c:	3001      	adds	r0, #1
 800355e:	d103      	bne.n	8003568 <_printf_common+0xb0>
 8003560:	f04f 30ff 	mov.w	r0, #4294967295
 8003564:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003568:	3501      	adds	r5, #1
 800356a:	e7c4      	b.n	80034f6 <_printf_common+0x3e>
 800356c:	2030      	movs	r0, #48	; 0x30
 800356e:	18e1      	adds	r1, r4, r3
 8003570:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003574:	1c5a      	adds	r2, r3, #1
 8003576:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800357a:	4422      	add	r2, r4
 800357c:	3302      	adds	r3, #2
 800357e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003582:	e7c5      	b.n	8003510 <_printf_common+0x58>
 8003584:	2301      	movs	r3, #1
 8003586:	4622      	mov	r2, r4
 8003588:	4649      	mov	r1, r9
 800358a:	4638      	mov	r0, r7
 800358c:	47c0      	blx	r8
 800358e:	3001      	adds	r0, #1
 8003590:	d0e6      	beq.n	8003560 <_printf_common+0xa8>
 8003592:	3601      	adds	r6, #1
 8003594:	e7d9      	b.n	800354a <_printf_common+0x92>
	...

08003598 <_printf_i>:
 8003598:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800359c:	460c      	mov	r4, r1
 800359e:	7e27      	ldrb	r7, [r4, #24]
 80035a0:	4691      	mov	r9, r2
 80035a2:	2f78      	cmp	r7, #120	; 0x78
 80035a4:	4680      	mov	r8, r0
 80035a6:	469a      	mov	sl, r3
 80035a8:	990c      	ldr	r1, [sp, #48]	; 0x30
 80035aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80035ae:	d807      	bhi.n	80035c0 <_printf_i+0x28>
 80035b0:	2f62      	cmp	r7, #98	; 0x62
 80035b2:	d80a      	bhi.n	80035ca <_printf_i+0x32>
 80035b4:	2f00      	cmp	r7, #0
 80035b6:	f000 80d9 	beq.w	800376c <_printf_i+0x1d4>
 80035ba:	2f58      	cmp	r7, #88	; 0x58
 80035bc:	f000 80a4 	beq.w	8003708 <_printf_i+0x170>
 80035c0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80035c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80035c8:	e03a      	b.n	8003640 <_printf_i+0xa8>
 80035ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80035ce:	2b15      	cmp	r3, #21
 80035d0:	d8f6      	bhi.n	80035c0 <_printf_i+0x28>
 80035d2:	a001      	add	r0, pc, #4	; (adr r0, 80035d8 <_printf_i+0x40>)
 80035d4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80035d8:	08003631 	.word	0x08003631
 80035dc:	08003645 	.word	0x08003645
 80035e0:	080035c1 	.word	0x080035c1
 80035e4:	080035c1 	.word	0x080035c1
 80035e8:	080035c1 	.word	0x080035c1
 80035ec:	080035c1 	.word	0x080035c1
 80035f0:	08003645 	.word	0x08003645
 80035f4:	080035c1 	.word	0x080035c1
 80035f8:	080035c1 	.word	0x080035c1
 80035fc:	080035c1 	.word	0x080035c1
 8003600:	080035c1 	.word	0x080035c1
 8003604:	08003753 	.word	0x08003753
 8003608:	08003675 	.word	0x08003675
 800360c:	08003735 	.word	0x08003735
 8003610:	080035c1 	.word	0x080035c1
 8003614:	080035c1 	.word	0x080035c1
 8003618:	08003775 	.word	0x08003775
 800361c:	080035c1 	.word	0x080035c1
 8003620:	08003675 	.word	0x08003675
 8003624:	080035c1 	.word	0x080035c1
 8003628:	080035c1 	.word	0x080035c1
 800362c:	0800373d 	.word	0x0800373d
 8003630:	680b      	ldr	r3, [r1, #0]
 8003632:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003636:	1d1a      	adds	r2, r3, #4
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	600a      	str	r2, [r1, #0]
 800363c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003640:	2301      	movs	r3, #1
 8003642:	e0a4      	b.n	800378e <_printf_i+0x1f6>
 8003644:	6825      	ldr	r5, [r4, #0]
 8003646:	6808      	ldr	r0, [r1, #0]
 8003648:	062e      	lsls	r6, r5, #24
 800364a:	f100 0304 	add.w	r3, r0, #4
 800364e:	d50a      	bpl.n	8003666 <_printf_i+0xce>
 8003650:	6805      	ldr	r5, [r0, #0]
 8003652:	600b      	str	r3, [r1, #0]
 8003654:	2d00      	cmp	r5, #0
 8003656:	da03      	bge.n	8003660 <_printf_i+0xc8>
 8003658:	232d      	movs	r3, #45	; 0x2d
 800365a:	426d      	negs	r5, r5
 800365c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003660:	230a      	movs	r3, #10
 8003662:	485e      	ldr	r0, [pc, #376]	; (80037dc <_printf_i+0x244>)
 8003664:	e019      	b.n	800369a <_printf_i+0x102>
 8003666:	f015 0f40 	tst.w	r5, #64	; 0x40
 800366a:	6805      	ldr	r5, [r0, #0]
 800366c:	600b      	str	r3, [r1, #0]
 800366e:	bf18      	it	ne
 8003670:	b22d      	sxthne	r5, r5
 8003672:	e7ef      	b.n	8003654 <_printf_i+0xbc>
 8003674:	680b      	ldr	r3, [r1, #0]
 8003676:	6825      	ldr	r5, [r4, #0]
 8003678:	1d18      	adds	r0, r3, #4
 800367a:	6008      	str	r0, [r1, #0]
 800367c:	0628      	lsls	r0, r5, #24
 800367e:	d501      	bpl.n	8003684 <_printf_i+0xec>
 8003680:	681d      	ldr	r5, [r3, #0]
 8003682:	e002      	b.n	800368a <_printf_i+0xf2>
 8003684:	0669      	lsls	r1, r5, #25
 8003686:	d5fb      	bpl.n	8003680 <_printf_i+0xe8>
 8003688:	881d      	ldrh	r5, [r3, #0]
 800368a:	2f6f      	cmp	r7, #111	; 0x6f
 800368c:	bf0c      	ite	eq
 800368e:	2308      	moveq	r3, #8
 8003690:	230a      	movne	r3, #10
 8003692:	4852      	ldr	r0, [pc, #328]	; (80037dc <_printf_i+0x244>)
 8003694:	2100      	movs	r1, #0
 8003696:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800369a:	6866      	ldr	r6, [r4, #4]
 800369c:	2e00      	cmp	r6, #0
 800369e:	bfa8      	it	ge
 80036a0:	6821      	ldrge	r1, [r4, #0]
 80036a2:	60a6      	str	r6, [r4, #8]
 80036a4:	bfa4      	itt	ge
 80036a6:	f021 0104 	bicge.w	r1, r1, #4
 80036aa:	6021      	strge	r1, [r4, #0]
 80036ac:	b90d      	cbnz	r5, 80036b2 <_printf_i+0x11a>
 80036ae:	2e00      	cmp	r6, #0
 80036b0:	d04d      	beq.n	800374e <_printf_i+0x1b6>
 80036b2:	4616      	mov	r6, r2
 80036b4:	fbb5 f1f3 	udiv	r1, r5, r3
 80036b8:	fb03 5711 	mls	r7, r3, r1, r5
 80036bc:	5dc7      	ldrb	r7, [r0, r7]
 80036be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80036c2:	462f      	mov	r7, r5
 80036c4:	42bb      	cmp	r3, r7
 80036c6:	460d      	mov	r5, r1
 80036c8:	d9f4      	bls.n	80036b4 <_printf_i+0x11c>
 80036ca:	2b08      	cmp	r3, #8
 80036cc:	d10b      	bne.n	80036e6 <_printf_i+0x14e>
 80036ce:	6823      	ldr	r3, [r4, #0]
 80036d0:	07df      	lsls	r7, r3, #31
 80036d2:	d508      	bpl.n	80036e6 <_printf_i+0x14e>
 80036d4:	6923      	ldr	r3, [r4, #16]
 80036d6:	6861      	ldr	r1, [r4, #4]
 80036d8:	4299      	cmp	r1, r3
 80036da:	bfde      	ittt	le
 80036dc:	2330      	movle	r3, #48	; 0x30
 80036de:	f806 3c01 	strble.w	r3, [r6, #-1]
 80036e2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80036e6:	1b92      	subs	r2, r2, r6
 80036e8:	6122      	str	r2, [r4, #16]
 80036ea:	464b      	mov	r3, r9
 80036ec:	4621      	mov	r1, r4
 80036ee:	4640      	mov	r0, r8
 80036f0:	f8cd a000 	str.w	sl, [sp]
 80036f4:	aa03      	add	r2, sp, #12
 80036f6:	f7ff fedf 	bl	80034b8 <_printf_common>
 80036fa:	3001      	adds	r0, #1
 80036fc:	d14c      	bne.n	8003798 <_printf_i+0x200>
 80036fe:	f04f 30ff 	mov.w	r0, #4294967295
 8003702:	b004      	add	sp, #16
 8003704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003708:	4834      	ldr	r0, [pc, #208]	; (80037dc <_printf_i+0x244>)
 800370a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800370e:	680e      	ldr	r6, [r1, #0]
 8003710:	6823      	ldr	r3, [r4, #0]
 8003712:	f856 5b04 	ldr.w	r5, [r6], #4
 8003716:	061f      	lsls	r7, r3, #24
 8003718:	600e      	str	r6, [r1, #0]
 800371a:	d514      	bpl.n	8003746 <_printf_i+0x1ae>
 800371c:	07d9      	lsls	r1, r3, #31
 800371e:	bf44      	itt	mi
 8003720:	f043 0320 	orrmi.w	r3, r3, #32
 8003724:	6023      	strmi	r3, [r4, #0]
 8003726:	b91d      	cbnz	r5, 8003730 <_printf_i+0x198>
 8003728:	6823      	ldr	r3, [r4, #0]
 800372a:	f023 0320 	bic.w	r3, r3, #32
 800372e:	6023      	str	r3, [r4, #0]
 8003730:	2310      	movs	r3, #16
 8003732:	e7af      	b.n	8003694 <_printf_i+0xfc>
 8003734:	6823      	ldr	r3, [r4, #0]
 8003736:	f043 0320 	orr.w	r3, r3, #32
 800373a:	6023      	str	r3, [r4, #0]
 800373c:	2378      	movs	r3, #120	; 0x78
 800373e:	4828      	ldr	r0, [pc, #160]	; (80037e0 <_printf_i+0x248>)
 8003740:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003744:	e7e3      	b.n	800370e <_printf_i+0x176>
 8003746:	065e      	lsls	r6, r3, #25
 8003748:	bf48      	it	mi
 800374a:	b2ad      	uxthmi	r5, r5
 800374c:	e7e6      	b.n	800371c <_printf_i+0x184>
 800374e:	4616      	mov	r6, r2
 8003750:	e7bb      	b.n	80036ca <_printf_i+0x132>
 8003752:	680b      	ldr	r3, [r1, #0]
 8003754:	6826      	ldr	r6, [r4, #0]
 8003756:	1d1d      	adds	r5, r3, #4
 8003758:	6960      	ldr	r0, [r4, #20]
 800375a:	600d      	str	r5, [r1, #0]
 800375c:	0635      	lsls	r5, r6, #24
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	d501      	bpl.n	8003766 <_printf_i+0x1ce>
 8003762:	6018      	str	r0, [r3, #0]
 8003764:	e002      	b.n	800376c <_printf_i+0x1d4>
 8003766:	0671      	lsls	r1, r6, #25
 8003768:	d5fb      	bpl.n	8003762 <_printf_i+0x1ca>
 800376a:	8018      	strh	r0, [r3, #0]
 800376c:	2300      	movs	r3, #0
 800376e:	4616      	mov	r6, r2
 8003770:	6123      	str	r3, [r4, #16]
 8003772:	e7ba      	b.n	80036ea <_printf_i+0x152>
 8003774:	680b      	ldr	r3, [r1, #0]
 8003776:	1d1a      	adds	r2, r3, #4
 8003778:	600a      	str	r2, [r1, #0]
 800377a:	681e      	ldr	r6, [r3, #0]
 800377c:	2100      	movs	r1, #0
 800377e:	4630      	mov	r0, r6
 8003780:	6862      	ldr	r2, [r4, #4]
 8003782:	f000 fed7 	bl	8004534 <memchr>
 8003786:	b108      	cbz	r0, 800378c <_printf_i+0x1f4>
 8003788:	1b80      	subs	r0, r0, r6
 800378a:	6060      	str	r0, [r4, #4]
 800378c:	6863      	ldr	r3, [r4, #4]
 800378e:	6123      	str	r3, [r4, #16]
 8003790:	2300      	movs	r3, #0
 8003792:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003796:	e7a8      	b.n	80036ea <_printf_i+0x152>
 8003798:	4632      	mov	r2, r6
 800379a:	4649      	mov	r1, r9
 800379c:	4640      	mov	r0, r8
 800379e:	6923      	ldr	r3, [r4, #16]
 80037a0:	47d0      	blx	sl
 80037a2:	3001      	adds	r0, #1
 80037a4:	d0ab      	beq.n	80036fe <_printf_i+0x166>
 80037a6:	6823      	ldr	r3, [r4, #0]
 80037a8:	079b      	lsls	r3, r3, #30
 80037aa:	d413      	bmi.n	80037d4 <_printf_i+0x23c>
 80037ac:	68e0      	ldr	r0, [r4, #12]
 80037ae:	9b03      	ldr	r3, [sp, #12]
 80037b0:	4298      	cmp	r0, r3
 80037b2:	bfb8      	it	lt
 80037b4:	4618      	movlt	r0, r3
 80037b6:	e7a4      	b.n	8003702 <_printf_i+0x16a>
 80037b8:	2301      	movs	r3, #1
 80037ba:	4632      	mov	r2, r6
 80037bc:	4649      	mov	r1, r9
 80037be:	4640      	mov	r0, r8
 80037c0:	47d0      	blx	sl
 80037c2:	3001      	adds	r0, #1
 80037c4:	d09b      	beq.n	80036fe <_printf_i+0x166>
 80037c6:	3501      	adds	r5, #1
 80037c8:	68e3      	ldr	r3, [r4, #12]
 80037ca:	9903      	ldr	r1, [sp, #12]
 80037cc:	1a5b      	subs	r3, r3, r1
 80037ce:	42ab      	cmp	r3, r5
 80037d0:	dcf2      	bgt.n	80037b8 <_printf_i+0x220>
 80037d2:	e7eb      	b.n	80037ac <_printf_i+0x214>
 80037d4:	2500      	movs	r5, #0
 80037d6:	f104 0619 	add.w	r6, r4, #25
 80037da:	e7f5      	b.n	80037c8 <_printf_i+0x230>
 80037dc:	08005e86 	.word	0x08005e86
 80037e0:	08005e97 	.word	0x08005e97

080037e4 <siprintf>:
 80037e4:	b40e      	push	{r1, r2, r3}
 80037e6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80037ea:	b500      	push	{lr}
 80037ec:	b09c      	sub	sp, #112	; 0x70
 80037ee:	ab1d      	add	r3, sp, #116	; 0x74
 80037f0:	9002      	str	r0, [sp, #8]
 80037f2:	9006      	str	r0, [sp, #24]
 80037f4:	9107      	str	r1, [sp, #28]
 80037f6:	9104      	str	r1, [sp, #16]
 80037f8:	4808      	ldr	r0, [pc, #32]	; (800381c <siprintf+0x38>)
 80037fa:	4909      	ldr	r1, [pc, #36]	; (8003820 <siprintf+0x3c>)
 80037fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8003800:	9105      	str	r1, [sp, #20]
 8003802:	6800      	ldr	r0, [r0, #0]
 8003804:	a902      	add	r1, sp, #8
 8003806:	9301      	str	r3, [sp, #4]
 8003808:	f001 fb34 	bl	8004e74 <_svfiprintf_r>
 800380c:	2200      	movs	r2, #0
 800380e:	9b02      	ldr	r3, [sp, #8]
 8003810:	701a      	strb	r2, [r3, #0]
 8003812:	b01c      	add	sp, #112	; 0x70
 8003814:	f85d eb04 	ldr.w	lr, [sp], #4
 8003818:	b003      	add	sp, #12
 800381a:	4770      	bx	lr
 800381c:	2000000c 	.word	0x2000000c
 8003820:	ffff0208 	.word	0xffff0208

08003824 <quorem>:
 8003824:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003828:	6903      	ldr	r3, [r0, #16]
 800382a:	690c      	ldr	r4, [r1, #16]
 800382c:	4607      	mov	r7, r0
 800382e:	42a3      	cmp	r3, r4
 8003830:	f2c0 8083 	blt.w	800393a <quorem+0x116>
 8003834:	3c01      	subs	r4, #1
 8003836:	f100 0514 	add.w	r5, r0, #20
 800383a:	f101 0814 	add.w	r8, r1, #20
 800383e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003842:	9301      	str	r3, [sp, #4]
 8003844:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003848:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800384c:	3301      	adds	r3, #1
 800384e:	429a      	cmp	r2, r3
 8003850:	fbb2 f6f3 	udiv	r6, r2, r3
 8003854:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003858:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800385c:	d332      	bcc.n	80038c4 <quorem+0xa0>
 800385e:	f04f 0e00 	mov.w	lr, #0
 8003862:	4640      	mov	r0, r8
 8003864:	46ac      	mov	ip, r5
 8003866:	46f2      	mov	sl, lr
 8003868:	f850 2b04 	ldr.w	r2, [r0], #4
 800386c:	b293      	uxth	r3, r2
 800386e:	fb06 e303 	mla	r3, r6, r3, lr
 8003872:	0c12      	lsrs	r2, r2, #16
 8003874:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003878:	fb06 e202 	mla	r2, r6, r2, lr
 800387c:	b29b      	uxth	r3, r3
 800387e:	ebaa 0303 	sub.w	r3, sl, r3
 8003882:	f8dc a000 	ldr.w	sl, [ip]
 8003886:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800388a:	fa1f fa8a 	uxth.w	sl, sl
 800388e:	4453      	add	r3, sl
 8003890:	fa1f fa82 	uxth.w	sl, r2
 8003894:	f8dc 2000 	ldr.w	r2, [ip]
 8003898:	4581      	cmp	r9, r0
 800389a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800389e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80038a8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80038ac:	f84c 3b04 	str.w	r3, [ip], #4
 80038b0:	d2da      	bcs.n	8003868 <quorem+0x44>
 80038b2:	f855 300b 	ldr.w	r3, [r5, fp]
 80038b6:	b92b      	cbnz	r3, 80038c4 <quorem+0xa0>
 80038b8:	9b01      	ldr	r3, [sp, #4]
 80038ba:	3b04      	subs	r3, #4
 80038bc:	429d      	cmp	r5, r3
 80038be:	461a      	mov	r2, r3
 80038c0:	d32f      	bcc.n	8003922 <quorem+0xfe>
 80038c2:	613c      	str	r4, [r7, #16]
 80038c4:	4638      	mov	r0, r7
 80038c6:	f001 f8bd 	bl	8004a44 <__mcmp>
 80038ca:	2800      	cmp	r0, #0
 80038cc:	db25      	blt.n	800391a <quorem+0xf6>
 80038ce:	4628      	mov	r0, r5
 80038d0:	f04f 0c00 	mov.w	ip, #0
 80038d4:	3601      	adds	r6, #1
 80038d6:	f858 1b04 	ldr.w	r1, [r8], #4
 80038da:	f8d0 e000 	ldr.w	lr, [r0]
 80038de:	b28b      	uxth	r3, r1
 80038e0:	ebac 0303 	sub.w	r3, ip, r3
 80038e4:	fa1f f28e 	uxth.w	r2, lr
 80038e8:	4413      	add	r3, r2
 80038ea:	0c0a      	lsrs	r2, r1, #16
 80038ec:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80038f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80038fa:	45c1      	cmp	r9, r8
 80038fc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003900:	f840 3b04 	str.w	r3, [r0], #4
 8003904:	d2e7      	bcs.n	80038d6 <quorem+0xb2>
 8003906:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800390a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800390e:	b922      	cbnz	r2, 800391a <quorem+0xf6>
 8003910:	3b04      	subs	r3, #4
 8003912:	429d      	cmp	r5, r3
 8003914:	461a      	mov	r2, r3
 8003916:	d30a      	bcc.n	800392e <quorem+0x10a>
 8003918:	613c      	str	r4, [r7, #16]
 800391a:	4630      	mov	r0, r6
 800391c:	b003      	add	sp, #12
 800391e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003922:	6812      	ldr	r2, [r2, #0]
 8003924:	3b04      	subs	r3, #4
 8003926:	2a00      	cmp	r2, #0
 8003928:	d1cb      	bne.n	80038c2 <quorem+0x9e>
 800392a:	3c01      	subs	r4, #1
 800392c:	e7c6      	b.n	80038bc <quorem+0x98>
 800392e:	6812      	ldr	r2, [r2, #0]
 8003930:	3b04      	subs	r3, #4
 8003932:	2a00      	cmp	r2, #0
 8003934:	d1f0      	bne.n	8003918 <quorem+0xf4>
 8003936:	3c01      	subs	r4, #1
 8003938:	e7eb      	b.n	8003912 <quorem+0xee>
 800393a:	2000      	movs	r0, #0
 800393c:	e7ee      	b.n	800391c <quorem+0xf8>
	...

08003940 <_dtoa_r>:
 8003940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003944:	4616      	mov	r6, r2
 8003946:	461f      	mov	r7, r3
 8003948:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800394a:	b099      	sub	sp, #100	; 0x64
 800394c:	4605      	mov	r5, r0
 800394e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003952:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8003956:	b974      	cbnz	r4, 8003976 <_dtoa_r+0x36>
 8003958:	2010      	movs	r0, #16
 800395a:	f000 fde3 	bl	8004524 <malloc>
 800395e:	4602      	mov	r2, r0
 8003960:	6268      	str	r0, [r5, #36]	; 0x24
 8003962:	b920      	cbnz	r0, 800396e <_dtoa_r+0x2e>
 8003964:	21ea      	movs	r1, #234	; 0xea
 8003966:	4bae      	ldr	r3, [pc, #696]	; (8003c20 <_dtoa_r+0x2e0>)
 8003968:	48ae      	ldr	r0, [pc, #696]	; (8003c24 <_dtoa_r+0x2e4>)
 800396a:	f001 fb93 	bl	8005094 <__assert_func>
 800396e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003972:	6004      	str	r4, [r0, #0]
 8003974:	60c4      	str	r4, [r0, #12]
 8003976:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003978:	6819      	ldr	r1, [r3, #0]
 800397a:	b151      	cbz	r1, 8003992 <_dtoa_r+0x52>
 800397c:	685a      	ldr	r2, [r3, #4]
 800397e:	2301      	movs	r3, #1
 8003980:	4093      	lsls	r3, r2
 8003982:	604a      	str	r2, [r1, #4]
 8003984:	608b      	str	r3, [r1, #8]
 8003986:	4628      	mov	r0, r5
 8003988:	f000 fe22 	bl	80045d0 <_Bfree>
 800398c:	2200      	movs	r2, #0
 800398e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003990:	601a      	str	r2, [r3, #0]
 8003992:	1e3b      	subs	r3, r7, #0
 8003994:	bfaf      	iteee	ge
 8003996:	2300      	movge	r3, #0
 8003998:	2201      	movlt	r2, #1
 800399a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800399e:	9305      	strlt	r3, [sp, #20]
 80039a0:	bfa8      	it	ge
 80039a2:	f8c8 3000 	strge.w	r3, [r8]
 80039a6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80039aa:	4b9f      	ldr	r3, [pc, #636]	; (8003c28 <_dtoa_r+0x2e8>)
 80039ac:	bfb8      	it	lt
 80039ae:	f8c8 2000 	strlt.w	r2, [r8]
 80039b2:	ea33 0309 	bics.w	r3, r3, r9
 80039b6:	d119      	bne.n	80039ec <_dtoa_r+0xac>
 80039b8:	f242 730f 	movw	r3, #9999	; 0x270f
 80039bc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80039be:	6013      	str	r3, [r2, #0]
 80039c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80039c4:	4333      	orrs	r3, r6
 80039c6:	f000 8580 	beq.w	80044ca <_dtoa_r+0xb8a>
 80039ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80039cc:	b953      	cbnz	r3, 80039e4 <_dtoa_r+0xa4>
 80039ce:	4b97      	ldr	r3, [pc, #604]	; (8003c2c <_dtoa_r+0x2ec>)
 80039d0:	e022      	b.n	8003a18 <_dtoa_r+0xd8>
 80039d2:	4b97      	ldr	r3, [pc, #604]	; (8003c30 <_dtoa_r+0x2f0>)
 80039d4:	9308      	str	r3, [sp, #32]
 80039d6:	3308      	adds	r3, #8
 80039d8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80039da:	6013      	str	r3, [r2, #0]
 80039dc:	9808      	ldr	r0, [sp, #32]
 80039de:	b019      	add	sp, #100	; 0x64
 80039e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039e4:	4b91      	ldr	r3, [pc, #580]	; (8003c2c <_dtoa_r+0x2ec>)
 80039e6:	9308      	str	r3, [sp, #32]
 80039e8:	3303      	adds	r3, #3
 80039ea:	e7f5      	b.n	80039d8 <_dtoa_r+0x98>
 80039ec:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80039f0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80039f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80039f8:	2200      	movs	r2, #0
 80039fa:	2300      	movs	r3, #0
 80039fc:	f7fc ffd4 	bl	80009a8 <__aeabi_dcmpeq>
 8003a00:	4680      	mov	r8, r0
 8003a02:	b158      	cbz	r0, 8003a1c <_dtoa_r+0xdc>
 8003a04:	2301      	movs	r3, #1
 8003a06:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8003a08:	6013      	str	r3, [r2, #0]
 8003a0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	f000 8559 	beq.w	80044c4 <_dtoa_r+0xb84>
 8003a12:	4888      	ldr	r0, [pc, #544]	; (8003c34 <_dtoa_r+0x2f4>)
 8003a14:	6018      	str	r0, [r3, #0]
 8003a16:	1e43      	subs	r3, r0, #1
 8003a18:	9308      	str	r3, [sp, #32]
 8003a1a:	e7df      	b.n	80039dc <_dtoa_r+0x9c>
 8003a1c:	ab16      	add	r3, sp, #88	; 0x58
 8003a1e:	9301      	str	r3, [sp, #4]
 8003a20:	ab17      	add	r3, sp, #92	; 0x5c
 8003a22:	9300      	str	r3, [sp, #0]
 8003a24:	4628      	mov	r0, r5
 8003a26:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8003a2a:	f001 f8b7 	bl	8004b9c <__d2b>
 8003a2e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8003a32:	4682      	mov	sl, r0
 8003a34:	2c00      	cmp	r4, #0
 8003a36:	d07e      	beq.n	8003b36 <_dtoa_r+0x1f6>
 8003a38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003a3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003a3e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8003a42:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a46:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8003a4a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8003a4e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8003a52:	2200      	movs	r2, #0
 8003a54:	4b78      	ldr	r3, [pc, #480]	; (8003c38 <_dtoa_r+0x2f8>)
 8003a56:	f7fc fb87 	bl	8000168 <__aeabi_dsub>
 8003a5a:	a36b      	add	r3, pc, #428	; (adr r3, 8003c08 <_dtoa_r+0x2c8>)
 8003a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a60:	f7fc fd3a 	bl	80004d8 <__aeabi_dmul>
 8003a64:	a36a      	add	r3, pc, #424	; (adr r3, 8003c10 <_dtoa_r+0x2d0>)
 8003a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a6a:	f7fc fb7f 	bl	800016c <__adddf3>
 8003a6e:	4606      	mov	r6, r0
 8003a70:	4620      	mov	r0, r4
 8003a72:	460f      	mov	r7, r1
 8003a74:	f7fc fcc6 	bl	8000404 <__aeabi_i2d>
 8003a78:	a367      	add	r3, pc, #412	; (adr r3, 8003c18 <_dtoa_r+0x2d8>)
 8003a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a7e:	f7fc fd2b 	bl	80004d8 <__aeabi_dmul>
 8003a82:	4602      	mov	r2, r0
 8003a84:	460b      	mov	r3, r1
 8003a86:	4630      	mov	r0, r6
 8003a88:	4639      	mov	r1, r7
 8003a8a:	f7fc fb6f 	bl	800016c <__adddf3>
 8003a8e:	4606      	mov	r6, r0
 8003a90:	460f      	mov	r7, r1
 8003a92:	f7fc ffd1 	bl	8000a38 <__aeabi_d2iz>
 8003a96:	2200      	movs	r2, #0
 8003a98:	4681      	mov	r9, r0
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	4630      	mov	r0, r6
 8003a9e:	4639      	mov	r1, r7
 8003aa0:	f7fc ff8c 	bl	80009bc <__aeabi_dcmplt>
 8003aa4:	b148      	cbz	r0, 8003aba <_dtoa_r+0x17a>
 8003aa6:	4648      	mov	r0, r9
 8003aa8:	f7fc fcac 	bl	8000404 <__aeabi_i2d>
 8003aac:	4632      	mov	r2, r6
 8003aae:	463b      	mov	r3, r7
 8003ab0:	f7fc ff7a 	bl	80009a8 <__aeabi_dcmpeq>
 8003ab4:	b908      	cbnz	r0, 8003aba <_dtoa_r+0x17a>
 8003ab6:	f109 39ff 	add.w	r9, r9, #4294967295
 8003aba:	f1b9 0f16 	cmp.w	r9, #22
 8003abe:	d857      	bhi.n	8003b70 <_dtoa_r+0x230>
 8003ac0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003ac4:	4b5d      	ldr	r3, [pc, #372]	; (8003c3c <_dtoa_r+0x2fc>)
 8003ac6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8003aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ace:	f7fc ff75 	bl	80009bc <__aeabi_dcmplt>
 8003ad2:	2800      	cmp	r0, #0
 8003ad4:	d04e      	beq.n	8003b74 <_dtoa_r+0x234>
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	f109 39ff 	add.w	r9, r9, #4294967295
 8003adc:	930f      	str	r3, [sp, #60]	; 0x3c
 8003ade:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003ae0:	1b1c      	subs	r4, r3, r4
 8003ae2:	1e63      	subs	r3, r4, #1
 8003ae4:	9309      	str	r3, [sp, #36]	; 0x24
 8003ae6:	bf49      	itett	mi
 8003ae8:	f1c4 0301 	rsbmi	r3, r4, #1
 8003aec:	2300      	movpl	r3, #0
 8003aee:	9306      	strmi	r3, [sp, #24]
 8003af0:	2300      	movmi	r3, #0
 8003af2:	bf54      	ite	pl
 8003af4:	9306      	strpl	r3, [sp, #24]
 8003af6:	9309      	strmi	r3, [sp, #36]	; 0x24
 8003af8:	f1b9 0f00 	cmp.w	r9, #0
 8003afc:	db3c      	blt.n	8003b78 <_dtoa_r+0x238>
 8003afe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b00:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8003b04:	444b      	add	r3, r9
 8003b06:	9309      	str	r3, [sp, #36]	; 0x24
 8003b08:	2300      	movs	r3, #0
 8003b0a:	930a      	str	r3, [sp, #40]	; 0x28
 8003b0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003b0e:	2b09      	cmp	r3, #9
 8003b10:	d86c      	bhi.n	8003bec <_dtoa_r+0x2ac>
 8003b12:	2b05      	cmp	r3, #5
 8003b14:	bfc4      	itt	gt
 8003b16:	3b04      	subgt	r3, #4
 8003b18:	9322      	strgt	r3, [sp, #136]	; 0x88
 8003b1a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003b1c:	bfc8      	it	gt
 8003b1e:	2400      	movgt	r4, #0
 8003b20:	f1a3 0302 	sub.w	r3, r3, #2
 8003b24:	bfd8      	it	le
 8003b26:	2401      	movle	r4, #1
 8003b28:	2b03      	cmp	r3, #3
 8003b2a:	f200 808b 	bhi.w	8003c44 <_dtoa_r+0x304>
 8003b2e:	e8df f003 	tbb	[pc, r3]
 8003b32:	4f2d      	.short	0x4f2d
 8003b34:	5b4d      	.short	0x5b4d
 8003b36:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8003b3a:	441c      	add	r4, r3
 8003b3c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8003b40:	2b20      	cmp	r3, #32
 8003b42:	bfc3      	ittte	gt
 8003b44:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8003b48:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8003b4c:	fa09 f303 	lslgt.w	r3, r9, r3
 8003b50:	f1c3 0320 	rsble	r3, r3, #32
 8003b54:	bfc6      	itte	gt
 8003b56:	fa26 f000 	lsrgt.w	r0, r6, r0
 8003b5a:	4318      	orrgt	r0, r3
 8003b5c:	fa06 f003 	lslle.w	r0, r6, r3
 8003b60:	f7fc fc40 	bl	80003e4 <__aeabi_ui2d>
 8003b64:	2301      	movs	r3, #1
 8003b66:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8003b6a:	3c01      	subs	r4, #1
 8003b6c:	9313      	str	r3, [sp, #76]	; 0x4c
 8003b6e:	e770      	b.n	8003a52 <_dtoa_r+0x112>
 8003b70:	2301      	movs	r3, #1
 8003b72:	e7b3      	b.n	8003adc <_dtoa_r+0x19c>
 8003b74:	900f      	str	r0, [sp, #60]	; 0x3c
 8003b76:	e7b2      	b.n	8003ade <_dtoa_r+0x19e>
 8003b78:	9b06      	ldr	r3, [sp, #24]
 8003b7a:	eba3 0309 	sub.w	r3, r3, r9
 8003b7e:	9306      	str	r3, [sp, #24]
 8003b80:	f1c9 0300 	rsb	r3, r9, #0
 8003b84:	930a      	str	r3, [sp, #40]	; 0x28
 8003b86:	2300      	movs	r3, #0
 8003b88:	930e      	str	r3, [sp, #56]	; 0x38
 8003b8a:	e7bf      	b.n	8003b0c <_dtoa_r+0x1cc>
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003b90:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	dc59      	bgt.n	8003c4a <_dtoa_r+0x30a>
 8003b96:	f04f 0b01 	mov.w	fp, #1
 8003b9a:	465b      	mov	r3, fp
 8003b9c:	f8cd b008 	str.w	fp, [sp, #8]
 8003ba0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8003ba8:	6042      	str	r2, [r0, #4]
 8003baa:	2204      	movs	r2, #4
 8003bac:	f102 0614 	add.w	r6, r2, #20
 8003bb0:	429e      	cmp	r6, r3
 8003bb2:	6841      	ldr	r1, [r0, #4]
 8003bb4:	d94f      	bls.n	8003c56 <_dtoa_r+0x316>
 8003bb6:	4628      	mov	r0, r5
 8003bb8:	f000 fcca 	bl	8004550 <_Balloc>
 8003bbc:	9008      	str	r0, [sp, #32]
 8003bbe:	2800      	cmp	r0, #0
 8003bc0:	d14d      	bne.n	8003c5e <_dtoa_r+0x31e>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003bc8:	4b1d      	ldr	r3, [pc, #116]	; (8003c40 <_dtoa_r+0x300>)
 8003bca:	e6cd      	b.n	8003968 <_dtoa_r+0x28>
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e7de      	b.n	8003b8e <_dtoa_r+0x24e>
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	930b      	str	r3, [sp, #44]	; 0x2c
 8003bd4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003bd6:	eb09 0b03 	add.w	fp, r9, r3
 8003bda:	f10b 0301 	add.w	r3, fp, #1
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	9302      	str	r3, [sp, #8]
 8003be2:	bfb8      	it	lt
 8003be4:	2301      	movlt	r3, #1
 8003be6:	e7dd      	b.n	8003ba4 <_dtoa_r+0x264>
 8003be8:	2301      	movs	r3, #1
 8003bea:	e7f2      	b.n	8003bd2 <_dtoa_r+0x292>
 8003bec:	2401      	movs	r4, #1
 8003bee:	2300      	movs	r3, #0
 8003bf0:	940b      	str	r4, [sp, #44]	; 0x2c
 8003bf2:	9322      	str	r3, [sp, #136]	; 0x88
 8003bf4:	f04f 3bff 	mov.w	fp, #4294967295
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	2312      	movs	r3, #18
 8003bfc:	f8cd b008 	str.w	fp, [sp, #8]
 8003c00:	9223      	str	r2, [sp, #140]	; 0x8c
 8003c02:	e7cf      	b.n	8003ba4 <_dtoa_r+0x264>
 8003c04:	f3af 8000 	nop.w
 8003c08:	636f4361 	.word	0x636f4361
 8003c0c:	3fd287a7 	.word	0x3fd287a7
 8003c10:	8b60c8b3 	.word	0x8b60c8b3
 8003c14:	3fc68a28 	.word	0x3fc68a28
 8003c18:	509f79fb 	.word	0x509f79fb
 8003c1c:	3fd34413 	.word	0x3fd34413
 8003c20:	08005eb5 	.word	0x08005eb5
 8003c24:	08005ecc 	.word	0x08005ecc
 8003c28:	7ff00000 	.word	0x7ff00000
 8003c2c:	08005eb1 	.word	0x08005eb1
 8003c30:	08005ea8 	.word	0x08005ea8
 8003c34:	08005e85 	.word	0x08005e85
 8003c38:	3ff80000 	.word	0x3ff80000
 8003c3c:	08005fc8 	.word	0x08005fc8
 8003c40:	08005f2b 	.word	0x08005f2b
 8003c44:	2301      	movs	r3, #1
 8003c46:	930b      	str	r3, [sp, #44]	; 0x2c
 8003c48:	e7d4      	b.n	8003bf4 <_dtoa_r+0x2b4>
 8003c4a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8003c4e:	465b      	mov	r3, fp
 8003c50:	f8cd b008 	str.w	fp, [sp, #8]
 8003c54:	e7a6      	b.n	8003ba4 <_dtoa_r+0x264>
 8003c56:	3101      	adds	r1, #1
 8003c58:	6041      	str	r1, [r0, #4]
 8003c5a:	0052      	lsls	r2, r2, #1
 8003c5c:	e7a6      	b.n	8003bac <_dtoa_r+0x26c>
 8003c5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003c60:	9a08      	ldr	r2, [sp, #32]
 8003c62:	601a      	str	r2, [r3, #0]
 8003c64:	9b02      	ldr	r3, [sp, #8]
 8003c66:	2b0e      	cmp	r3, #14
 8003c68:	f200 80a8 	bhi.w	8003dbc <_dtoa_r+0x47c>
 8003c6c:	2c00      	cmp	r4, #0
 8003c6e:	f000 80a5 	beq.w	8003dbc <_dtoa_r+0x47c>
 8003c72:	f1b9 0f00 	cmp.w	r9, #0
 8003c76:	dd34      	ble.n	8003ce2 <_dtoa_r+0x3a2>
 8003c78:	4a9a      	ldr	r2, [pc, #616]	; (8003ee4 <_dtoa_r+0x5a4>)
 8003c7a:	f009 030f 	and.w	r3, r9, #15
 8003c7e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003c82:	f419 7f80 	tst.w	r9, #256	; 0x100
 8003c86:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003c8a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8003c8e:	ea4f 1429 	mov.w	r4, r9, asr #4
 8003c92:	d016      	beq.n	8003cc2 <_dtoa_r+0x382>
 8003c94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003c98:	4b93      	ldr	r3, [pc, #588]	; (8003ee8 <_dtoa_r+0x5a8>)
 8003c9a:	2703      	movs	r7, #3
 8003c9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003ca0:	f7fc fd44 	bl	800072c <__aeabi_ddiv>
 8003ca4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003ca8:	f004 040f 	and.w	r4, r4, #15
 8003cac:	4e8e      	ldr	r6, [pc, #568]	; (8003ee8 <_dtoa_r+0x5a8>)
 8003cae:	b954      	cbnz	r4, 8003cc6 <_dtoa_r+0x386>
 8003cb0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003cb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003cb8:	f7fc fd38 	bl	800072c <__aeabi_ddiv>
 8003cbc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003cc0:	e029      	b.n	8003d16 <_dtoa_r+0x3d6>
 8003cc2:	2702      	movs	r7, #2
 8003cc4:	e7f2      	b.n	8003cac <_dtoa_r+0x36c>
 8003cc6:	07e1      	lsls	r1, r4, #31
 8003cc8:	d508      	bpl.n	8003cdc <_dtoa_r+0x39c>
 8003cca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003cce:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003cd2:	f7fc fc01 	bl	80004d8 <__aeabi_dmul>
 8003cd6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003cda:	3701      	adds	r7, #1
 8003cdc:	1064      	asrs	r4, r4, #1
 8003cde:	3608      	adds	r6, #8
 8003ce0:	e7e5      	b.n	8003cae <_dtoa_r+0x36e>
 8003ce2:	f000 80a5 	beq.w	8003e30 <_dtoa_r+0x4f0>
 8003ce6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003cea:	f1c9 0400 	rsb	r4, r9, #0
 8003cee:	4b7d      	ldr	r3, [pc, #500]	; (8003ee4 <_dtoa_r+0x5a4>)
 8003cf0:	f004 020f 	and.w	r2, r4, #15
 8003cf4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cfc:	f7fc fbec 	bl	80004d8 <__aeabi_dmul>
 8003d00:	2702      	movs	r7, #2
 8003d02:	2300      	movs	r3, #0
 8003d04:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003d08:	4e77      	ldr	r6, [pc, #476]	; (8003ee8 <_dtoa_r+0x5a8>)
 8003d0a:	1124      	asrs	r4, r4, #4
 8003d0c:	2c00      	cmp	r4, #0
 8003d0e:	f040 8084 	bne.w	8003e1a <_dtoa_r+0x4da>
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d1d2      	bne.n	8003cbc <_dtoa_r+0x37c>
 8003d16:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	f000 808b 	beq.w	8003e34 <_dtoa_r+0x4f4>
 8003d1e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8003d22:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8003d26:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	4b6f      	ldr	r3, [pc, #444]	; (8003eec <_dtoa_r+0x5ac>)
 8003d2e:	f7fc fe45 	bl	80009bc <__aeabi_dcmplt>
 8003d32:	2800      	cmp	r0, #0
 8003d34:	d07e      	beq.n	8003e34 <_dtoa_r+0x4f4>
 8003d36:	9b02      	ldr	r3, [sp, #8]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d07b      	beq.n	8003e34 <_dtoa_r+0x4f4>
 8003d3c:	f1bb 0f00 	cmp.w	fp, #0
 8003d40:	dd38      	ble.n	8003db4 <_dtoa_r+0x474>
 8003d42:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003d46:	2200      	movs	r2, #0
 8003d48:	4b69      	ldr	r3, [pc, #420]	; (8003ef0 <_dtoa_r+0x5b0>)
 8003d4a:	f7fc fbc5 	bl	80004d8 <__aeabi_dmul>
 8003d4e:	465c      	mov	r4, fp
 8003d50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003d54:	f109 38ff 	add.w	r8, r9, #4294967295
 8003d58:	3701      	adds	r7, #1
 8003d5a:	4638      	mov	r0, r7
 8003d5c:	f7fc fb52 	bl	8000404 <__aeabi_i2d>
 8003d60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d64:	f7fc fbb8 	bl	80004d8 <__aeabi_dmul>
 8003d68:	2200      	movs	r2, #0
 8003d6a:	4b62      	ldr	r3, [pc, #392]	; (8003ef4 <_dtoa_r+0x5b4>)
 8003d6c:	f7fc f9fe 	bl	800016c <__adddf3>
 8003d70:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8003d74:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003d78:	9611      	str	r6, [sp, #68]	; 0x44
 8003d7a:	2c00      	cmp	r4, #0
 8003d7c:	d15d      	bne.n	8003e3a <_dtoa_r+0x4fa>
 8003d7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003d82:	2200      	movs	r2, #0
 8003d84:	4b5c      	ldr	r3, [pc, #368]	; (8003ef8 <_dtoa_r+0x5b8>)
 8003d86:	f7fc f9ef 	bl	8000168 <__aeabi_dsub>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003d92:	4633      	mov	r3, r6
 8003d94:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003d96:	f7fc fe2f 	bl	80009f8 <__aeabi_dcmpgt>
 8003d9a:	2800      	cmp	r0, #0
 8003d9c:	f040 829e 	bne.w	80042dc <_dtoa_r+0x99c>
 8003da0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003da4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003da6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8003daa:	f7fc fe07 	bl	80009bc <__aeabi_dcmplt>
 8003dae:	2800      	cmp	r0, #0
 8003db0:	f040 8292 	bne.w	80042d8 <_dtoa_r+0x998>
 8003db4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8003db8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003dbc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	f2c0 8153 	blt.w	800406a <_dtoa_r+0x72a>
 8003dc4:	f1b9 0f0e 	cmp.w	r9, #14
 8003dc8:	f300 814f 	bgt.w	800406a <_dtoa_r+0x72a>
 8003dcc:	4b45      	ldr	r3, [pc, #276]	; (8003ee4 <_dtoa_r+0x5a4>)
 8003dce:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8003dd2:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003dd6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8003dda:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	f280 80db 	bge.w	8003f98 <_dtoa_r+0x658>
 8003de2:	9b02      	ldr	r3, [sp, #8]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	f300 80d7 	bgt.w	8003f98 <_dtoa_r+0x658>
 8003dea:	f040 8274 	bne.w	80042d6 <_dtoa_r+0x996>
 8003dee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003df2:	2200      	movs	r2, #0
 8003df4:	4b40      	ldr	r3, [pc, #256]	; (8003ef8 <_dtoa_r+0x5b8>)
 8003df6:	f7fc fb6f 	bl	80004d8 <__aeabi_dmul>
 8003dfa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003dfe:	f7fc fdf1 	bl	80009e4 <__aeabi_dcmpge>
 8003e02:	9c02      	ldr	r4, [sp, #8]
 8003e04:	4626      	mov	r6, r4
 8003e06:	2800      	cmp	r0, #0
 8003e08:	f040 824a 	bne.w	80042a0 <_dtoa_r+0x960>
 8003e0c:	2331      	movs	r3, #49	; 0x31
 8003e0e:	9f08      	ldr	r7, [sp, #32]
 8003e10:	f109 0901 	add.w	r9, r9, #1
 8003e14:	f807 3b01 	strb.w	r3, [r7], #1
 8003e18:	e246      	b.n	80042a8 <_dtoa_r+0x968>
 8003e1a:	07e2      	lsls	r2, r4, #31
 8003e1c:	d505      	bpl.n	8003e2a <_dtoa_r+0x4ea>
 8003e1e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003e22:	f7fc fb59 	bl	80004d8 <__aeabi_dmul>
 8003e26:	2301      	movs	r3, #1
 8003e28:	3701      	adds	r7, #1
 8003e2a:	1064      	asrs	r4, r4, #1
 8003e2c:	3608      	adds	r6, #8
 8003e2e:	e76d      	b.n	8003d0c <_dtoa_r+0x3cc>
 8003e30:	2702      	movs	r7, #2
 8003e32:	e770      	b.n	8003d16 <_dtoa_r+0x3d6>
 8003e34:	46c8      	mov	r8, r9
 8003e36:	9c02      	ldr	r4, [sp, #8]
 8003e38:	e78f      	b.n	8003d5a <_dtoa_r+0x41a>
 8003e3a:	9908      	ldr	r1, [sp, #32]
 8003e3c:	4b29      	ldr	r3, [pc, #164]	; (8003ee4 <_dtoa_r+0x5a4>)
 8003e3e:	4421      	add	r1, r4
 8003e40:	9112      	str	r1, [sp, #72]	; 0x48
 8003e42:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003e44:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003e48:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8003e4c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003e50:	2900      	cmp	r1, #0
 8003e52:	d055      	beq.n	8003f00 <_dtoa_r+0x5c0>
 8003e54:	2000      	movs	r0, #0
 8003e56:	4929      	ldr	r1, [pc, #164]	; (8003efc <_dtoa_r+0x5bc>)
 8003e58:	f7fc fc68 	bl	800072c <__aeabi_ddiv>
 8003e5c:	463b      	mov	r3, r7
 8003e5e:	4632      	mov	r2, r6
 8003e60:	f7fc f982 	bl	8000168 <__aeabi_dsub>
 8003e64:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003e68:	9f08      	ldr	r7, [sp, #32]
 8003e6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003e6e:	f7fc fde3 	bl	8000a38 <__aeabi_d2iz>
 8003e72:	4604      	mov	r4, r0
 8003e74:	f7fc fac6 	bl	8000404 <__aeabi_i2d>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	460b      	mov	r3, r1
 8003e7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003e80:	f7fc f972 	bl	8000168 <__aeabi_dsub>
 8003e84:	4602      	mov	r2, r0
 8003e86:	460b      	mov	r3, r1
 8003e88:	3430      	adds	r4, #48	; 0x30
 8003e8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003e8e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003e92:	f807 4b01 	strb.w	r4, [r7], #1
 8003e96:	f7fc fd91 	bl	80009bc <__aeabi_dcmplt>
 8003e9a:	2800      	cmp	r0, #0
 8003e9c:	d174      	bne.n	8003f88 <_dtoa_r+0x648>
 8003e9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003ea2:	2000      	movs	r0, #0
 8003ea4:	4911      	ldr	r1, [pc, #68]	; (8003eec <_dtoa_r+0x5ac>)
 8003ea6:	f7fc f95f 	bl	8000168 <__aeabi_dsub>
 8003eaa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003eae:	f7fc fd85 	bl	80009bc <__aeabi_dcmplt>
 8003eb2:	2800      	cmp	r0, #0
 8003eb4:	f040 80b6 	bne.w	8004024 <_dtoa_r+0x6e4>
 8003eb8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003eba:	429f      	cmp	r7, r3
 8003ebc:	f43f af7a 	beq.w	8003db4 <_dtoa_r+0x474>
 8003ec0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	4b0a      	ldr	r3, [pc, #40]	; (8003ef0 <_dtoa_r+0x5b0>)
 8003ec8:	f7fc fb06 	bl	80004d8 <__aeabi_dmul>
 8003ecc:	2200      	movs	r2, #0
 8003ece:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003ed2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003ed6:	4b06      	ldr	r3, [pc, #24]	; (8003ef0 <_dtoa_r+0x5b0>)
 8003ed8:	f7fc fafe 	bl	80004d8 <__aeabi_dmul>
 8003edc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003ee0:	e7c3      	b.n	8003e6a <_dtoa_r+0x52a>
 8003ee2:	bf00      	nop
 8003ee4:	08005fc8 	.word	0x08005fc8
 8003ee8:	08005fa0 	.word	0x08005fa0
 8003eec:	3ff00000 	.word	0x3ff00000
 8003ef0:	40240000 	.word	0x40240000
 8003ef4:	401c0000 	.word	0x401c0000
 8003ef8:	40140000 	.word	0x40140000
 8003efc:	3fe00000 	.word	0x3fe00000
 8003f00:	4630      	mov	r0, r6
 8003f02:	4639      	mov	r1, r7
 8003f04:	f7fc fae8 	bl	80004d8 <__aeabi_dmul>
 8003f08:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003f0a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003f0e:	9c08      	ldr	r4, [sp, #32]
 8003f10:	9314      	str	r3, [sp, #80]	; 0x50
 8003f12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003f16:	f7fc fd8f 	bl	8000a38 <__aeabi_d2iz>
 8003f1a:	9015      	str	r0, [sp, #84]	; 0x54
 8003f1c:	f7fc fa72 	bl	8000404 <__aeabi_i2d>
 8003f20:	4602      	mov	r2, r0
 8003f22:	460b      	mov	r3, r1
 8003f24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003f28:	f7fc f91e 	bl	8000168 <__aeabi_dsub>
 8003f2c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003f2e:	4606      	mov	r6, r0
 8003f30:	3330      	adds	r3, #48	; 0x30
 8003f32:	f804 3b01 	strb.w	r3, [r4], #1
 8003f36:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003f38:	460f      	mov	r7, r1
 8003f3a:	429c      	cmp	r4, r3
 8003f3c:	f04f 0200 	mov.w	r2, #0
 8003f40:	d124      	bne.n	8003f8c <_dtoa_r+0x64c>
 8003f42:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003f46:	4bb3      	ldr	r3, [pc, #716]	; (8004214 <_dtoa_r+0x8d4>)
 8003f48:	f7fc f910 	bl	800016c <__adddf3>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	460b      	mov	r3, r1
 8003f50:	4630      	mov	r0, r6
 8003f52:	4639      	mov	r1, r7
 8003f54:	f7fc fd50 	bl	80009f8 <__aeabi_dcmpgt>
 8003f58:	2800      	cmp	r0, #0
 8003f5a:	d162      	bne.n	8004022 <_dtoa_r+0x6e2>
 8003f5c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003f60:	2000      	movs	r0, #0
 8003f62:	49ac      	ldr	r1, [pc, #688]	; (8004214 <_dtoa_r+0x8d4>)
 8003f64:	f7fc f900 	bl	8000168 <__aeabi_dsub>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	460b      	mov	r3, r1
 8003f6c:	4630      	mov	r0, r6
 8003f6e:	4639      	mov	r1, r7
 8003f70:	f7fc fd24 	bl	80009bc <__aeabi_dcmplt>
 8003f74:	2800      	cmp	r0, #0
 8003f76:	f43f af1d 	beq.w	8003db4 <_dtoa_r+0x474>
 8003f7a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8003f7c:	1e7b      	subs	r3, r7, #1
 8003f7e:	9314      	str	r3, [sp, #80]	; 0x50
 8003f80:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8003f84:	2b30      	cmp	r3, #48	; 0x30
 8003f86:	d0f8      	beq.n	8003f7a <_dtoa_r+0x63a>
 8003f88:	46c1      	mov	r9, r8
 8003f8a:	e03a      	b.n	8004002 <_dtoa_r+0x6c2>
 8003f8c:	4ba2      	ldr	r3, [pc, #648]	; (8004218 <_dtoa_r+0x8d8>)
 8003f8e:	f7fc faa3 	bl	80004d8 <__aeabi_dmul>
 8003f92:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003f96:	e7bc      	b.n	8003f12 <_dtoa_r+0x5d2>
 8003f98:	9f08      	ldr	r7, [sp, #32]
 8003f9a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003f9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003fa2:	f7fc fbc3 	bl	800072c <__aeabi_ddiv>
 8003fa6:	f7fc fd47 	bl	8000a38 <__aeabi_d2iz>
 8003faa:	4604      	mov	r4, r0
 8003fac:	f7fc fa2a 	bl	8000404 <__aeabi_i2d>
 8003fb0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003fb4:	f7fc fa90 	bl	80004d8 <__aeabi_dmul>
 8003fb8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8003fbc:	460b      	mov	r3, r1
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003fc4:	f7fc f8d0 	bl	8000168 <__aeabi_dsub>
 8003fc8:	f807 6b01 	strb.w	r6, [r7], #1
 8003fcc:	9e08      	ldr	r6, [sp, #32]
 8003fce:	9b02      	ldr	r3, [sp, #8]
 8003fd0:	1bbe      	subs	r6, r7, r6
 8003fd2:	42b3      	cmp	r3, r6
 8003fd4:	d13a      	bne.n	800404c <_dtoa_r+0x70c>
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	460b      	mov	r3, r1
 8003fda:	f7fc f8c7 	bl	800016c <__adddf3>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	460b      	mov	r3, r1
 8003fe2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003fe6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003fea:	f7fc fd05 	bl	80009f8 <__aeabi_dcmpgt>
 8003fee:	bb58      	cbnz	r0, 8004048 <_dtoa_r+0x708>
 8003ff0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003ff4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003ff8:	f7fc fcd6 	bl	80009a8 <__aeabi_dcmpeq>
 8003ffc:	b108      	cbz	r0, 8004002 <_dtoa_r+0x6c2>
 8003ffe:	07e1      	lsls	r1, r4, #31
 8004000:	d422      	bmi.n	8004048 <_dtoa_r+0x708>
 8004002:	4628      	mov	r0, r5
 8004004:	4651      	mov	r1, sl
 8004006:	f000 fae3 	bl	80045d0 <_Bfree>
 800400a:	2300      	movs	r3, #0
 800400c:	703b      	strb	r3, [r7, #0]
 800400e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004010:	f109 0001 	add.w	r0, r9, #1
 8004014:	6018      	str	r0, [r3, #0]
 8004016:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004018:	2b00      	cmp	r3, #0
 800401a:	f43f acdf 	beq.w	80039dc <_dtoa_r+0x9c>
 800401e:	601f      	str	r7, [r3, #0]
 8004020:	e4dc      	b.n	80039dc <_dtoa_r+0x9c>
 8004022:	4627      	mov	r7, r4
 8004024:	463b      	mov	r3, r7
 8004026:	461f      	mov	r7, r3
 8004028:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800402c:	2a39      	cmp	r2, #57	; 0x39
 800402e:	d107      	bne.n	8004040 <_dtoa_r+0x700>
 8004030:	9a08      	ldr	r2, [sp, #32]
 8004032:	429a      	cmp	r2, r3
 8004034:	d1f7      	bne.n	8004026 <_dtoa_r+0x6e6>
 8004036:	2230      	movs	r2, #48	; 0x30
 8004038:	9908      	ldr	r1, [sp, #32]
 800403a:	f108 0801 	add.w	r8, r8, #1
 800403e:	700a      	strb	r2, [r1, #0]
 8004040:	781a      	ldrb	r2, [r3, #0]
 8004042:	3201      	adds	r2, #1
 8004044:	701a      	strb	r2, [r3, #0]
 8004046:	e79f      	b.n	8003f88 <_dtoa_r+0x648>
 8004048:	46c8      	mov	r8, r9
 800404a:	e7eb      	b.n	8004024 <_dtoa_r+0x6e4>
 800404c:	2200      	movs	r2, #0
 800404e:	4b72      	ldr	r3, [pc, #456]	; (8004218 <_dtoa_r+0x8d8>)
 8004050:	f7fc fa42 	bl	80004d8 <__aeabi_dmul>
 8004054:	4602      	mov	r2, r0
 8004056:	460b      	mov	r3, r1
 8004058:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800405c:	2200      	movs	r2, #0
 800405e:	2300      	movs	r3, #0
 8004060:	f7fc fca2 	bl	80009a8 <__aeabi_dcmpeq>
 8004064:	2800      	cmp	r0, #0
 8004066:	d098      	beq.n	8003f9a <_dtoa_r+0x65a>
 8004068:	e7cb      	b.n	8004002 <_dtoa_r+0x6c2>
 800406a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800406c:	2a00      	cmp	r2, #0
 800406e:	f000 80cd 	beq.w	800420c <_dtoa_r+0x8cc>
 8004072:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004074:	2a01      	cmp	r2, #1
 8004076:	f300 80af 	bgt.w	80041d8 <_dtoa_r+0x898>
 800407a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800407c:	2a00      	cmp	r2, #0
 800407e:	f000 80a7 	beq.w	80041d0 <_dtoa_r+0x890>
 8004082:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004086:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004088:	9f06      	ldr	r7, [sp, #24]
 800408a:	9a06      	ldr	r2, [sp, #24]
 800408c:	2101      	movs	r1, #1
 800408e:	441a      	add	r2, r3
 8004090:	9206      	str	r2, [sp, #24]
 8004092:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004094:	4628      	mov	r0, r5
 8004096:	441a      	add	r2, r3
 8004098:	9209      	str	r2, [sp, #36]	; 0x24
 800409a:	f000 fb53 	bl	8004744 <__i2b>
 800409e:	4606      	mov	r6, r0
 80040a0:	2f00      	cmp	r7, #0
 80040a2:	dd0c      	ble.n	80040be <_dtoa_r+0x77e>
 80040a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	dd09      	ble.n	80040be <_dtoa_r+0x77e>
 80040aa:	42bb      	cmp	r3, r7
 80040ac:	bfa8      	it	ge
 80040ae:	463b      	movge	r3, r7
 80040b0:	9a06      	ldr	r2, [sp, #24]
 80040b2:	1aff      	subs	r7, r7, r3
 80040b4:	1ad2      	subs	r2, r2, r3
 80040b6:	9206      	str	r2, [sp, #24]
 80040b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80040ba:	1ad3      	subs	r3, r2, r3
 80040bc:	9309      	str	r3, [sp, #36]	; 0x24
 80040be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040c0:	b1f3      	cbz	r3, 8004100 <_dtoa_r+0x7c0>
 80040c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	f000 80a9 	beq.w	800421c <_dtoa_r+0x8dc>
 80040ca:	2c00      	cmp	r4, #0
 80040cc:	dd10      	ble.n	80040f0 <_dtoa_r+0x7b0>
 80040ce:	4631      	mov	r1, r6
 80040d0:	4622      	mov	r2, r4
 80040d2:	4628      	mov	r0, r5
 80040d4:	f000 fbf0 	bl	80048b8 <__pow5mult>
 80040d8:	4652      	mov	r2, sl
 80040da:	4601      	mov	r1, r0
 80040dc:	4606      	mov	r6, r0
 80040de:	4628      	mov	r0, r5
 80040e0:	f000 fb46 	bl	8004770 <__multiply>
 80040e4:	4680      	mov	r8, r0
 80040e6:	4651      	mov	r1, sl
 80040e8:	4628      	mov	r0, r5
 80040ea:	f000 fa71 	bl	80045d0 <_Bfree>
 80040ee:	46c2      	mov	sl, r8
 80040f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040f2:	1b1a      	subs	r2, r3, r4
 80040f4:	d004      	beq.n	8004100 <_dtoa_r+0x7c0>
 80040f6:	4651      	mov	r1, sl
 80040f8:	4628      	mov	r0, r5
 80040fa:	f000 fbdd 	bl	80048b8 <__pow5mult>
 80040fe:	4682      	mov	sl, r0
 8004100:	2101      	movs	r1, #1
 8004102:	4628      	mov	r0, r5
 8004104:	f000 fb1e 	bl	8004744 <__i2b>
 8004108:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800410a:	4604      	mov	r4, r0
 800410c:	2b00      	cmp	r3, #0
 800410e:	f340 8087 	ble.w	8004220 <_dtoa_r+0x8e0>
 8004112:	461a      	mov	r2, r3
 8004114:	4601      	mov	r1, r0
 8004116:	4628      	mov	r0, r5
 8004118:	f000 fbce 	bl	80048b8 <__pow5mult>
 800411c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800411e:	4604      	mov	r4, r0
 8004120:	2b01      	cmp	r3, #1
 8004122:	f340 8080 	ble.w	8004226 <_dtoa_r+0x8e6>
 8004126:	f04f 0800 	mov.w	r8, #0
 800412a:	6923      	ldr	r3, [r4, #16]
 800412c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004130:	6918      	ldr	r0, [r3, #16]
 8004132:	f000 fab9 	bl	80046a8 <__hi0bits>
 8004136:	f1c0 0020 	rsb	r0, r0, #32
 800413a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800413c:	4418      	add	r0, r3
 800413e:	f010 001f 	ands.w	r0, r0, #31
 8004142:	f000 8092 	beq.w	800426a <_dtoa_r+0x92a>
 8004146:	f1c0 0320 	rsb	r3, r0, #32
 800414a:	2b04      	cmp	r3, #4
 800414c:	f340 808a 	ble.w	8004264 <_dtoa_r+0x924>
 8004150:	f1c0 001c 	rsb	r0, r0, #28
 8004154:	9b06      	ldr	r3, [sp, #24]
 8004156:	4407      	add	r7, r0
 8004158:	4403      	add	r3, r0
 800415a:	9306      	str	r3, [sp, #24]
 800415c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800415e:	4403      	add	r3, r0
 8004160:	9309      	str	r3, [sp, #36]	; 0x24
 8004162:	9b06      	ldr	r3, [sp, #24]
 8004164:	2b00      	cmp	r3, #0
 8004166:	dd05      	ble.n	8004174 <_dtoa_r+0x834>
 8004168:	4651      	mov	r1, sl
 800416a:	461a      	mov	r2, r3
 800416c:	4628      	mov	r0, r5
 800416e:	f000 fbfd 	bl	800496c <__lshift>
 8004172:	4682      	mov	sl, r0
 8004174:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004176:	2b00      	cmp	r3, #0
 8004178:	dd05      	ble.n	8004186 <_dtoa_r+0x846>
 800417a:	4621      	mov	r1, r4
 800417c:	461a      	mov	r2, r3
 800417e:	4628      	mov	r0, r5
 8004180:	f000 fbf4 	bl	800496c <__lshift>
 8004184:	4604      	mov	r4, r0
 8004186:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004188:	2b00      	cmp	r3, #0
 800418a:	d070      	beq.n	800426e <_dtoa_r+0x92e>
 800418c:	4621      	mov	r1, r4
 800418e:	4650      	mov	r0, sl
 8004190:	f000 fc58 	bl	8004a44 <__mcmp>
 8004194:	2800      	cmp	r0, #0
 8004196:	da6a      	bge.n	800426e <_dtoa_r+0x92e>
 8004198:	2300      	movs	r3, #0
 800419a:	4651      	mov	r1, sl
 800419c:	220a      	movs	r2, #10
 800419e:	4628      	mov	r0, r5
 80041a0:	f000 fa38 	bl	8004614 <__multadd>
 80041a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80041a6:	4682      	mov	sl, r0
 80041a8:	f109 39ff 	add.w	r9, r9, #4294967295
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	f000 8193 	beq.w	80044d8 <_dtoa_r+0xb98>
 80041b2:	4631      	mov	r1, r6
 80041b4:	2300      	movs	r3, #0
 80041b6:	220a      	movs	r2, #10
 80041b8:	4628      	mov	r0, r5
 80041ba:	f000 fa2b 	bl	8004614 <__multadd>
 80041be:	f1bb 0f00 	cmp.w	fp, #0
 80041c2:	4606      	mov	r6, r0
 80041c4:	f300 8093 	bgt.w	80042ee <_dtoa_r+0x9ae>
 80041c8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80041ca:	2b02      	cmp	r3, #2
 80041cc:	dc57      	bgt.n	800427e <_dtoa_r+0x93e>
 80041ce:	e08e      	b.n	80042ee <_dtoa_r+0x9ae>
 80041d0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80041d2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80041d6:	e756      	b.n	8004086 <_dtoa_r+0x746>
 80041d8:	9b02      	ldr	r3, [sp, #8]
 80041da:	1e5c      	subs	r4, r3, #1
 80041dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80041de:	42a3      	cmp	r3, r4
 80041e0:	bfb7      	itett	lt
 80041e2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80041e4:	1b1c      	subge	r4, r3, r4
 80041e6:	1ae2      	sublt	r2, r4, r3
 80041e8:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80041ea:	bfbe      	ittt	lt
 80041ec:	940a      	strlt	r4, [sp, #40]	; 0x28
 80041ee:	189b      	addlt	r3, r3, r2
 80041f0:	930e      	strlt	r3, [sp, #56]	; 0x38
 80041f2:	9b02      	ldr	r3, [sp, #8]
 80041f4:	bfb8      	it	lt
 80041f6:	2400      	movlt	r4, #0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	bfbb      	ittet	lt
 80041fc:	9b06      	ldrlt	r3, [sp, #24]
 80041fe:	9a02      	ldrlt	r2, [sp, #8]
 8004200:	9f06      	ldrge	r7, [sp, #24]
 8004202:	1a9f      	sublt	r7, r3, r2
 8004204:	bfac      	ite	ge
 8004206:	9b02      	ldrge	r3, [sp, #8]
 8004208:	2300      	movlt	r3, #0
 800420a:	e73e      	b.n	800408a <_dtoa_r+0x74a>
 800420c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800420e:	9f06      	ldr	r7, [sp, #24]
 8004210:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004212:	e745      	b.n	80040a0 <_dtoa_r+0x760>
 8004214:	3fe00000 	.word	0x3fe00000
 8004218:	40240000 	.word	0x40240000
 800421c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800421e:	e76a      	b.n	80040f6 <_dtoa_r+0x7b6>
 8004220:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004222:	2b01      	cmp	r3, #1
 8004224:	dc19      	bgt.n	800425a <_dtoa_r+0x91a>
 8004226:	9b04      	ldr	r3, [sp, #16]
 8004228:	b9bb      	cbnz	r3, 800425a <_dtoa_r+0x91a>
 800422a:	9b05      	ldr	r3, [sp, #20]
 800422c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004230:	b99b      	cbnz	r3, 800425a <_dtoa_r+0x91a>
 8004232:	9b05      	ldr	r3, [sp, #20]
 8004234:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004238:	0d1b      	lsrs	r3, r3, #20
 800423a:	051b      	lsls	r3, r3, #20
 800423c:	b183      	cbz	r3, 8004260 <_dtoa_r+0x920>
 800423e:	f04f 0801 	mov.w	r8, #1
 8004242:	9b06      	ldr	r3, [sp, #24]
 8004244:	3301      	adds	r3, #1
 8004246:	9306      	str	r3, [sp, #24]
 8004248:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800424a:	3301      	adds	r3, #1
 800424c:	9309      	str	r3, [sp, #36]	; 0x24
 800424e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004250:	2b00      	cmp	r3, #0
 8004252:	f47f af6a 	bne.w	800412a <_dtoa_r+0x7ea>
 8004256:	2001      	movs	r0, #1
 8004258:	e76f      	b.n	800413a <_dtoa_r+0x7fa>
 800425a:	f04f 0800 	mov.w	r8, #0
 800425e:	e7f6      	b.n	800424e <_dtoa_r+0x90e>
 8004260:	4698      	mov	r8, r3
 8004262:	e7f4      	b.n	800424e <_dtoa_r+0x90e>
 8004264:	f43f af7d 	beq.w	8004162 <_dtoa_r+0x822>
 8004268:	4618      	mov	r0, r3
 800426a:	301c      	adds	r0, #28
 800426c:	e772      	b.n	8004154 <_dtoa_r+0x814>
 800426e:	9b02      	ldr	r3, [sp, #8]
 8004270:	2b00      	cmp	r3, #0
 8004272:	dc36      	bgt.n	80042e2 <_dtoa_r+0x9a2>
 8004274:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004276:	2b02      	cmp	r3, #2
 8004278:	dd33      	ble.n	80042e2 <_dtoa_r+0x9a2>
 800427a:	f8dd b008 	ldr.w	fp, [sp, #8]
 800427e:	f1bb 0f00 	cmp.w	fp, #0
 8004282:	d10d      	bne.n	80042a0 <_dtoa_r+0x960>
 8004284:	4621      	mov	r1, r4
 8004286:	465b      	mov	r3, fp
 8004288:	2205      	movs	r2, #5
 800428a:	4628      	mov	r0, r5
 800428c:	f000 f9c2 	bl	8004614 <__multadd>
 8004290:	4601      	mov	r1, r0
 8004292:	4604      	mov	r4, r0
 8004294:	4650      	mov	r0, sl
 8004296:	f000 fbd5 	bl	8004a44 <__mcmp>
 800429a:	2800      	cmp	r0, #0
 800429c:	f73f adb6 	bgt.w	8003e0c <_dtoa_r+0x4cc>
 80042a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80042a2:	9f08      	ldr	r7, [sp, #32]
 80042a4:	ea6f 0903 	mvn.w	r9, r3
 80042a8:	f04f 0800 	mov.w	r8, #0
 80042ac:	4621      	mov	r1, r4
 80042ae:	4628      	mov	r0, r5
 80042b0:	f000 f98e 	bl	80045d0 <_Bfree>
 80042b4:	2e00      	cmp	r6, #0
 80042b6:	f43f aea4 	beq.w	8004002 <_dtoa_r+0x6c2>
 80042ba:	f1b8 0f00 	cmp.w	r8, #0
 80042be:	d005      	beq.n	80042cc <_dtoa_r+0x98c>
 80042c0:	45b0      	cmp	r8, r6
 80042c2:	d003      	beq.n	80042cc <_dtoa_r+0x98c>
 80042c4:	4641      	mov	r1, r8
 80042c6:	4628      	mov	r0, r5
 80042c8:	f000 f982 	bl	80045d0 <_Bfree>
 80042cc:	4631      	mov	r1, r6
 80042ce:	4628      	mov	r0, r5
 80042d0:	f000 f97e 	bl	80045d0 <_Bfree>
 80042d4:	e695      	b.n	8004002 <_dtoa_r+0x6c2>
 80042d6:	2400      	movs	r4, #0
 80042d8:	4626      	mov	r6, r4
 80042da:	e7e1      	b.n	80042a0 <_dtoa_r+0x960>
 80042dc:	46c1      	mov	r9, r8
 80042de:	4626      	mov	r6, r4
 80042e0:	e594      	b.n	8003e0c <_dtoa_r+0x4cc>
 80042e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80042e4:	f8dd b008 	ldr.w	fp, [sp, #8]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	f000 80fc 	beq.w	80044e6 <_dtoa_r+0xba6>
 80042ee:	2f00      	cmp	r7, #0
 80042f0:	dd05      	ble.n	80042fe <_dtoa_r+0x9be>
 80042f2:	4631      	mov	r1, r6
 80042f4:	463a      	mov	r2, r7
 80042f6:	4628      	mov	r0, r5
 80042f8:	f000 fb38 	bl	800496c <__lshift>
 80042fc:	4606      	mov	r6, r0
 80042fe:	f1b8 0f00 	cmp.w	r8, #0
 8004302:	d05c      	beq.n	80043be <_dtoa_r+0xa7e>
 8004304:	4628      	mov	r0, r5
 8004306:	6871      	ldr	r1, [r6, #4]
 8004308:	f000 f922 	bl	8004550 <_Balloc>
 800430c:	4607      	mov	r7, r0
 800430e:	b928      	cbnz	r0, 800431c <_dtoa_r+0x9dc>
 8004310:	4602      	mov	r2, r0
 8004312:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004316:	4b7e      	ldr	r3, [pc, #504]	; (8004510 <_dtoa_r+0xbd0>)
 8004318:	f7ff bb26 	b.w	8003968 <_dtoa_r+0x28>
 800431c:	6932      	ldr	r2, [r6, #16]
 800431e:	f106 010c 	add.w	r1, r6, #12
 8004322:	3202      	adds	r2, #2
 8004324:	0092      	lsls	r2, r2, #2
 8004326:	300c      	adds	r0, #12
 8004328:	f7fe fde6 	bl	8002ef8 <memcpy>
 800432c:	2201      	movs	r2, #1
 800432e:	4639      	mov	r1, r7
 8004330:	4628      	mov	r0, r5
 8004332:	f000 fb1b 	bl	800496c <__lshift>
 8004336:	46b0      	mov	r8, r6
 8004338:	4606      	mov	r6, r0
 800433a:	9b08      	ldr	r3, [sp, #32]
 800433c:	3301      	adds	r3, #1
 800433e:	9302      	str	r3, [sp, #8]
 8004340:	9b08      	ldr	r3, [sp, #32]
 8004342:	445b      	add	r3, fp
 8004344:	930a      	str	r3, [sp, #40]	; 0x28
 8004346:	9b04      	ldr	r3, [sp, #16]
 8004348:	f003 0301 	and.w	r3, r3, #1
 800434c:	9309      	str	r3, [sp, #36]	; 0x24
 800434e:	9b02      	ldr	r3, [sp, #8]
 8004350:	4621      	mov	r1, r4
 8004352:	4650      	mov	r0, sl
 8004354:	f103 3bff 	add.w	fp, r3, #4294967295
 8004358:	f7ff fa64 	bl	8003824 <quorem>
 800435c:	4603      	mov	r3, r0
 800435e:	4641      	mov	r1, r8
 8004360:	3330      	adds	r3, #48	; 0x30
 8004362:	9004      	str	r0, [sp, #16]
 8004364:	4650      	mov	r0, sl
 8004366:	930b      	str	r3, [sp, #44]	; 0x2c
 8004368:	f000 fb6c 	bl	8004a44 <__mcmp>
 800436c:	4632      	mov	r2, r6
 800436e:	9006      	str	r0, [sp, #24]
 8004370:	4621      	mov	r1, r4
 8004372:	4628      	mov	r0, r5
 8004374:	f000 fb82 	bl	8004a7c <__mdiff>
 8004378:	68c2      	ldr	r2, [r0, #12]
 800437a:	4607      	mov	r7, r0
 800437c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800437e:	bb02      	cbnz	r2, 80043c2 <_dtoa_r+0xa82>
 8004380:	4601      	mov	r1, r0
 8004382:	4650      	mov	r0, sl
 8004384:	f000 fb5e 	bl	8004a44 <__mcmp>
 8004388:	4602      	mov	r2, r0
 800438a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800438c:	4639      	mov	r1, r7
 800438e:	4628      	mov	r0, r5
 8004390:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8004394:	f000 f91c 	bl	80045d0 <_Bfree>
 8004398:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800439a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800439c:	9f02      	ldr	r7, [sp, #8]
 800439e:	ea43 0102 	orr.w	r1, r3, r2
 80043a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043a4:	430b      	orrs	r3, r1
 80043a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80043a8:	d10d      	bne.n	80043c6 <_dtoa_r+0xa86>
 80043aa:	2b39      	cmp	r3, #57	; 0x39
 80043ac:	d027      	beq.n	80043fe <_dtoa_r+0xabe>
 80043ae:	9a06      	ldr	r2, [sp, #24]
 80043b0:	2a00      	cmp	r2, #0
 80043b2:	dd01      	ble.n	80043b8 <_dtoa_r+0xa78>
 80043b4:	9b04      	ldr	r3, [sp, #16]
 80043b6:	3331      	adds	r3, #49	; 0x31
 80043b8:	f88b 3000 	strb.w	r3, [fp]
 80043bc:	e776      	b.n	80042ac <_dtoa_r+0x96c>
 80043be:	4630      	mov	r0, r6
 80043c0:	e7b9      	b.n	8004336 <_dtoa_r+0x9f6>
 80043c2:	2201      	movs	r2, #1
 80043c4:	e7e2      	b.n	800438c <_dtoa_r+0xa4c>
 80043c6:	9906      	ldr	r1, [sp, #24]
 80043c8:	2900      	cmp	r1, #0
 80043ca:	db04      	blt.n	80043d6 <_dtoa_r+0xa96>
 80043cc:	9822      	ldr	r0, [sp, #136]	; 0x88
 80043ce:	4301      	orrs	r1, r0
 80043d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80043d2:	4301      	orrs	r1, r0
 80043d4:	d120      	bne.n	8004418 <_dtoa_r+0xad8>
 80043d6:	2a00      	cmp	r2, #0
 80043d8:	ddee      	ble.n	80043b8 <_dtoa_r+0xa78>
 80043da:	4651      	mov	r1, sl
 80043dc:	2201      	movs	r2, #1
 80043de:	4628      	mov	r0, r5
 80043e0:	9302      	str	r3, [sp, #8]
 80043e2:	f000 fac3 	bl	800496c <__lshift>
 80043e6:	4621      	mov	r1, r4
 80043e8:	4682      	mov	sl, r0
 80043ea:	f000 fb2b 	bl	8004a44 <__mcmp>
 80043ee:	2800      	cmp	r0, #0
 80043f0:	9b02      	ldr	r3, [sp, #8]
 80043f2:	dc02      	bgt.n	80043fa <_dtoa_r+0xaba>
 80043f4:	d1e0      	bne.n	80043b8 <_dtoa_r+0xa78>
 80043f6:	07da      	lsls	r2, r3, #31
 80043f8:	d5de      	bpl.n	80043b8 <_dtoa_r+0xa78>
 80043fa:	2b39      	cmp	r3, #57	; 0x39
 80043fc:	d1da      	bne.n	80043b4 <_dtoa_r+0xa74>
 80043fe:	2339      	movs	r3, #57	; 0x39
 8004400:	f88b 3000 	strb.w	r3, [fp]
 8004404:	463b      	mov	r3, r7
 8004406:	461f      	mov	r7, r3
 8004408:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800440c:	3b01      	subs	r3, #1
 800440e:	2a39      	cmp	r2, #57	; 0x39
 8004410:	d050      	beq.n	80044b4 <_dtoa_r+0xb74>
 8004412:	3201      	adds	r2, #1
 8004414:	701a      	strb	r2, [r3, #0]
 8004416:	e749      	b.n	80042ac <_dtoa_r+0x96c>
 8004418:	2a00      	cmp	r2, #0
 800441a:	dd03      	ble.n	8004424 <_dtoa_r+0xae4>
 800441c:	2b39      	cmp	r3, #57	; 0x39
 800441e:	d0ee      	beq.n	80043fe <_dtoa_r+0xabe>
 8004420:	3301      	adds	r3, #1
 8004422:	e7c9      	b.n	80043b8 <_dtoa_r+0xa78>
 8004424:	9a02      	ldr	r2, [sp, #8]
 8004426:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004428:	f802 3c01 	strb.w	r3, [r2, #-1]
 800442c:	428a      	cmp	r2, r1
 800442e:	d02a      	beq.n	8004486 <_dtoa_r+0xb46>
 8004430:	4651      	mov	r1, sl
 8004432:	2300      	movs	r3, #0
 8004434:	220a      	movs	r2, #10
 8004436:	4628      	mov	r0, r5
 8004438:	f000 f8ec 	bl	8004614 <__multadd>
 800443c:	45b0      	cmp	r8, r6
 800443e:	4682      	mov	sl, r0
 8004440:	f04f 0300 	mov.w	r3, #0
 8004444:	f04f 020a 	mov.w	r2, #10
 8004448:	4641      	mov	r1, r8
 800444a:	4628      	mov	r0, r5
 800444c:	d107      	bne.n	800445e <_dtoa_r+0xb1e>
 800444e:	f000 f8e1 	bl	8004614 <__multadd>
 8004452:	4680      	mov	r8, r0
 8004454:	4606      	mov	r6, r0
 8004456:	9b02      	ldr	r3, [sp, #8]
 8004458:	3301      	adds	r3, #1
 800445a:	9302      	str	r3, [sp, #8]
 800445c:	e777      	b.n	800434e <_dtoa_r+0xa0e>
 800445e:	f000 f8d9 	bl	8004614 <__multadd>
 8004462:	4631      	mov	r1, r6
 8004464:	4680      	mov	r8, r0
 8004466:	2300      	movs	r3, #0
 8004468:	220a      	movs	r2, #10
 800446a:	4628      	mov	r0, r5
 800446c:	f000 f8d2 	bl	8004614 <__multadd>
 8004470:	4606      	mov	r6, r0
 8004472:	e7f0      	b.n	8004456 <_dtoa_r+0xb16>
 8004474:	f1bb 0f00 	cmp.w	fp, #0
 8004478:	bfcc      	ite	gt
 800447a:	465f      	movgt	r7, fp
 800447c:	2701      	movle	r7, #1
 800447e:	f04f 0800 	mov.w	r8, #0
 8004482:	9a08      	ldr	r2, [sp, #32]
 8004484:	4417      	add	r7, r2
 8004486:	4651      	mov	r1, sl
 8004488:	2201      	movs	r2, #1
 800448a:	4628      	mov	r0, r5
 800448c:	9302      	str	r3, [sp, #8]
 800448e:	f000 fa6d 	bl	800496c <__lshift>
 8004492:	4621      	mov	r1, r4
 8004494:	4682      	mov	sl, r0
 8004496:	f000 fad5 	bl	8004a44 <__mcmp>
 800449a:	2800      	cmp	r0, #0
 800449c:	dcb2      	bgt.n	8004404 <_dtoa_r+0xac4>
 800449e:	d102      	bne.n	80044a6 <_dtoa_r+0xb66>
 80044a0:	9b02      	ldr	r3, [sp, #8]
 80044a2:	07db      	lsls	r3, r3, #31
 80044a4:	d4ae      	bmi.n	8004404 <_dtoa_r+0xac4>
 80044a6:	463b      	mov	r3, r7
 80044a8:	461f      	mov	r7, r3
 80044aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80044ae:	2a30      	cmp	r2, #48	; 0x30
 80044b0:	d0fa      	beq.n	80044a8 <_dtoa_r+0xb68>
 80044b2:	e6fb      	b.n	80042ac <_dtoa_r+0x96c>
 80044b4:	9a08      	ldr	r2, [sp, #32]
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d1a5      	bne.n	8004406 <_dtoa_r+0xac6>
 80044ba:	2331      	movs	r3, #49	; 0x31
 80044bc:	f109 0901 	add.w	r9, r9, #1
 80044c0:	7013      	strb	r3, [r2, #0]
 80044c2:	e6f3      	b.n	80042ac <_dtoa_r+0x96c>
 80044c4:	4b13      	ldr	r3, [pc, #76]	; (8004514 <_dtoa_r+0xbd4>)
 80044c6:	f7ff baa7 	b.w	8003a18 <_dtoa_r+0xd8>
 80044ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	f47f aa80 	bne.w	80039d2 <_dtoa_r+0x92>
 80044d2:	4b11      	ldr	r3, [pc, #68]	; (8004518 <_dtoa_r+0xbd8>)
 80044d4:	f7ff baa0 	b.w	8003a18 <_dtoa_r+0xd8>
 80044d8:	f1bb 0f00 	cmp.w	fp, #0
 80044dc:	dc03      	bgt.n	80044e6 <_dtoa_r+0xba6>
 80044de:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80044e0:	2b02      	cmp	r3, #2
 80044e2:	f73f aecc 	bgt.w	800427e <_dtoa_r+0x93e>
 80044e6:	9f08      	ldr	r7, [sp, #32]
 80044e8:	4621      	mov	r1, r4
 80044ea:	4650      	mov	r0, sl
 80044ec:	f7ff f99a 	bl	8003824 <quorem>
 80044f0:	9a08      	ldr	r2, [sp, #32]
 80044f2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80044f6:	f807 3b01 	strb.w	r3, [r7], #1
 80044fa:	1aba      	subs	r2, r7, r2
 80044fc:	4593      	cmp	fp, r2
 80044fe:	ddb9      	ble.n	8004474 <_dtoa_r+0xb34>
 8004500:	4651      	mov	r1, sl
 8004502:	2300      	movs	r3, #0
 8004504:	220a      	movs	r2, #10
 8004506:	4628      	mov	r0, r5
 8004508:	f000 f884 	bl	8004614 <__multadd>
 800450c:	4682      	mov	sl, r0
 800450e:	e7eb      	b.n	80044e8 <_dtoa_r+0xba8>
 8004510:	08005f2b 	.word	0x08005f2b
 8004514:	08005e84 	.word	0x08005e84
 8004518:	08005ea8 	.word	0x08005ea8

0800451c <_localeconv_r>:
 800451c:	4800      	ldr	r0, [pc, #0]	; (8004520 <_localeconv_r+0x4>)
 800451e:	4770      	bx	lr
 8004520:	20000160 	.word	0x20000160

08004524 <malloc>:
 8004524:	4b02      	ldr	r3, [pc, #8]	; (8004530 <malloc+0xc>)
 8004526:	4601      	mov	r1, r0
 8004528:	6818      	ldr	r0, [r3, #0]
 800452a:	f000 bbed 	b.w	8004d08 <_malloc_r>
 800452e:	bf00      	nop
 8004530:	2000000c 	.word	0x2000000c

08004534 <memchr>:
 8004534:	4603      	mov	r3, r0
 8004536:	b510      	push	{r4, lr}
 8004538:	b2c9      	uxtb	r1, r1
 800453a:	4402      	add	r2, r0
 800453c:	4293      	cmp	r3, r2
 800453e:	4618      	mov	r0, r3
 8004540:	d101      	bne.n	8004546 <memchr+0x12>
 8004542:	2000      	movs	r0, #0
 8004544:	e003      	b.n	800454e <memchr+0x1a>
 8004546:	7804      	ldrb	r4, [r0, #0]
 8004548:	3301      	adds	r3, #1
 800454a:	428c      	cmp	r4, r1
 800454c:	d1f6      	bne.n	800453c <memchr+0x8>
 800454e:	bd10      	pop	{r4, pc}

08004550 <_Balloc>:
 8004550:	b570      	push	{r4, r5, r6, lr}
 8004552:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004554:	4604      	mov	r4, r0
 8004556:	460d      	mov	r5, r1
 8004558:	b976      	cbnz	r6, 8004578 <_Balloc+0x28>
 800455a:	2010      	movs	r0, #16
 800455c:	f7ff ffe2 	bl	8004524 <malloc>
 8004560:	4602      	mov	r2, r0
 8004562:	6260      	str	r0, [r4, #36]	; 0x24
 8004564:	b920      	cbnz	r0, 8004570 <_Balloc+0x20>
 8004566:	2166      	movs	r1, #102	; 0x66
 8004568:	4b17      	ldr	r3, [pc, #92]	; (80045c8 <_Balloc+0x78>)
 800456a:	4818      	ldr	r0, [pc, #96]	; (80045cc <_Balloc+0x7c>)
 800456c:	f000 fd92 	bl	8005094 <__assert_func>
 8004570:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004574:	6006      	str	r6, [r0, #0]
 8004576:	60c6      	str	r6, [r0, #12]
 8004578:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800457a:	68f3      	ldr	r3, [r6, #12]
 800457c:	b183      	cbz	r3, 80045a0 <_Balloc+0x50>
 800457e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004586:	b9b8      	cbnz	r0, 80045b8 <_Balloc+0x68>
 8004588:	2101      	movs	r1, #1
 800458a:	fa01 f605 	lsl.w	r6, r1, r5
 800458e:	1d72      	adds	r2, r6, #5
 8004590:	4620      	mov	r0, r4
 8004592:	0092      	lsls	r2, r2, #2
 8004594:	f000 fb5e 	bl	8004c54 <_calloc_r>
 8004598:	b160      	cbz	r0, 80045b4 <_Balloc+0x64>
 800459a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800459e:	e00e      	b.n	80045be <_Balloc+0x6e>
 80045a0:	2221      	movs	r2, #33	; 0x21
 80045a2:	2104      	movs	r1, #4
 80045a4:	4620      	mov	r0, r4
 80045a6:	f000 fb55 	bl	8004c54 <_calloc_r>
 80045aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80045ac:	60f0      	str	r0, [r6, #12]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d1e4      	bne.n	800457e <_Balloc+0x2e>
 80045b4:	2000      	movs	r0, #0
 80045b6:	bd70      	pop	{r4, r5, r6, pc}
 80045b8:	6802      	ldr	r2, [r0, #0]
 80045ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80045be:	2300      	movs	r3, #0
 80045c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80045c4:	e7f7      	b.n	80045b6 <_Balloc+0x66>
 80045c6:	bf00      	nop
 80045c8:	08005eb5 	.word	0x08005eb5
 80045cc:	08005f3c 	.word	0x08005f3c

080045d0 <_Bfree>:
 80045d0:	b570      	push	{r4, r5, r6, lr}
 80045d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80045d4:	4605      	mov	r5, r0
 80045d6:	460c      	mov	r4, r1
 80045d8:	b976      	cbnz	r6, 80045f8 <_Bfree+0x28>
 80045da:	2010      	movs	r0, #16
 80045dc:	f7ff ffa2 	bl	8004524 <malloc>
 80045e0:	4602      	mov	r2, r0
 80045e2:	6268      	str	r0, [r5, #36]	; 0x24
 80045e4:	b920      	cbnz	r0, 80045f0 <_Bfree+0x20>
 80045e6:	218a      	movs	r1, #138	; 0x8a
 80045e8:	4b08      	ldr	r3, [pc, #32]	; (800460c <_Bfree+0x3c>)
 80045ea:	4809      	ldr	r0, [pc, #36]	; (8004610 <_Bfree+0x40>)
 80045ec:	f000 fd52 	bl	8005094 <__assert_func>
 80045f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80045f4:	6006      	str	r6, [r0, #0]
 80045f6:	60c6      	str	r6, [r0, #12]
 80045f8:	b13c      	cbz	r4, 800460a <_Bfree+0x3a>
 80045fa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80045fc:	6862      	ldr	r2, [r4, #4]
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004604:	6021      	str	r1, [r4, #0]
 8004606:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800460a:	bd70      	pop	{r4, r5, r6, pc}
 800460c:	08005eb5 	.word	0x08005eb5
 8004610:	08005f3c 	.word	0x08005f3c

08004614 <__multadd>:
 8004614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004618:	4698      	mov	r8, r3
 800461a:	460c      	mov	r4, r1
 800461c:	2300      	movs	r3, #0
 800461e:	690e      	ldr	r6, [r1, #16]
 8004620:	4607      	mov	r7, r0
 8004622:	f101 0014 	add.w	r0, r1, #20
 8004626:	6805      	ldr	r5, [r0, #0]
 8004628:	3301      	adds	r3, #1
 800462a:	b2a9      	uxth	r1, r5
 800462c:	fb02 8101 	mla	r1, r2, r1, r8
 8004630:	0c2d      	lsrs	r5, r5, #16
 8004632:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8004636:	fb02 c505 	mla	r5, r2, r5, ip
 800463a:	b289      	uxth	r1, r1
 800463c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8004640:	429e      	cmp	r6, r3
 8004642:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8004646:	f840 1b04 	str.w	r1, [r0], #4
 800464a:	dcec      	bgt.n	8004626 <__multadd+0x12>
 800464c:	f1b8 0f00 	cmp.w	r8, #0
 8004650:	d022      	beq.n	8004698 <__multadd+0x84>
 8004652:	68a3      	ldr	r3, [r4, #8]
 8004654:	42b3      	cmp	r3, r6
 8004656:	dc19      	bgt.n	800468c <__multadd+0x78>
 8004658:	6861      	ldr	r1, [r4, #4]
 800465a:	4638      	mov	r0, r7
 800465c:	3101      	adds	r1, #1
 800465e:	f7ff ff77 	bl	8004550 <_Balloc>
 8004662:	4605      	mov	r5, r0
 8004664:	b928      	cbnz	r0, 8004672 <__multadd+0x5e>
 8004666:	4602      	mov	r2, r0
 8004668:	21b5      	movs	r1, #181	; 0xb5
 800466a:	4b0d      	ldr	r3, [pc, #52]	; (80046a0 <__multadd+0x8c>)
 800466c:	480d      	ldr	r0, [pc, #52]	; (80046a4 <__multadd+0x90>)
 800466e:	f000 fd11 	bl	8005094 <__assert_func>
 8004672:	6922      	ldr	r2, [r4, #16]
 8004674:	f104 010c 	add.w	r1, r4, #12
 8004678:	3202      	adds	r2, #2
 800467a:	0092      	lsls	r2, r2, #2
 800467c:	300c      	adds	r0, #12
 800467e:	f7fe fc3b 	bl	8002ef8 <memcpy>
 8004682:	4621      	mov	r1, r4
 8004684:	4638      	mov	r0, r7
 8004686:	f7ff ffa3 	bl	80045d0 <_Bfree>
 800468a:	462c      	mov	r4, r5
 800468c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8004690:	3601      	adds	r6, #1
 8004692:	f8c3 8014 	str.w	r8, [r3, #20]
 8004696:	6126      	str	r6, [r4, #16]
 8004698:	4620      	mov	r0, r4
 800469a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800469e:	bf00      	nop
 80046a0:	08005f2b 	.word	0x08005f2b
 80046a4:	08005f3c 	.word	0x08005f3c

080046a8 <__hi0bits>:
 80046a8:	0c02      	lsrs	r2, r0, #16
 80046aa:	0412      	lsls	r2, r2, #16
 80046ac:	4603      	mov	r3, r0
 80046ae:	b9ca      	cbnz	r2, 80046e4 <__hi0bits+0x3c>
 80046b0:	0403      	lsls	r3, r0, #16
 80046b2:	2010      	movs	r0, #16
 80046b4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80046b8:	bf04      	itt	eq
 80046ba:	021b      	lsleq	r3, r3, #8
 80046bc:	3008      	addeq	r0, #8
 80046be:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80046c2:	bf04      	itt	eq
 80046c4:	011b      	lsleq	r3, r3, #4
 80046c6:	3004      	addeq	r0, #4
 80046c8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80046cc:	bf04      	itt	eq
 80046ce:	009b      	lsleq	r3, r3, #2
 80046d0:	3002      	addeq	r0, #2
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	db05      	blt.n	80046e2 <__hi0bits+0x3a>
 80046d6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80046da:	f100 0001 	add.w	r0, r0, #1
 80046de:	bf08      	it	eq
 80046e0:	2020      	moveq	r0, #32
 80046e2:	4770      	bx	lr
 80046e4:	2000      	movs	r0, #0
 80046e6:	e7e5      	b.n	80046b4 <__hi0bits+0xc>

080046e8 <__lo0bits>:
 80046e8:	6803      	ldr	r3, [r0, #0]
 80046ea:	4602      	mov	r2, r0
 80046ec:	f013 0007 	ands.w	r0, r3, #7
 80046f0:	d00b      	beq.n	800470a <__lo0bits+0x22>
 80046f2:	07d9      	lsls	r1, r3, #31
 80046f4:	d422      	bmi.n	800473c <__lo0bits+0x54>
 80046f6:	0798      	lsls	r0, r3, #30
 80046f8:	bf49      	itett	mi
 80046fa:	085b      	lsrmi	r3, r3, #1
 80046fc:	089b      	lsrpl	r3, r3, #2
 80046fe:	2001      	movmi	r0, #1
 8004700:	6013      	strmi	r3, [r2, #0]
 8004702:	bf5c      	itt	pl
 8004704:	2002      	movpl	r0, #2
 8004706:	6013      	strpl	r3, [r2, #0]
 8004708:	4770      	bx	lr
 800470a:	b299      	uxth	r1, r3
 800470c:	b909      	cbnz	r1, 8004712 <__lo0bits+0x2a>
 800470e:	2010      	movs	r0, #16
 8004710:	0c1b      	lsrs	r3, r3, #16
 8004712:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004716:	bf04      	itt	eq
 8004718:	0a1b      	lsreq	r3, r3, #8
 800471a:	3008      	addeq	r0, #8
 800471c:	0719      	lsls	r1, r3, #28
 800471e:	bf04      	itt	eq
 8004720:	091b      	lsreq	r3, r3, #4
 8004722:	3004      	addeq	r0, #4
 8004724:	0799      	lsls	r1, r3, #30
 8004726:	bf04      	itt	eq
 8004728:	089b      	lsreq	r3, r3, #2
 800472a:	3002      	addeq	r0, #2
 800472c:	07d9      	lsls	r1, r3, #31
 800472e:	d403      	bmi.n	8004738 <__lo0bits+0x50>
 8004730:	085b      	lsrs	r3, r3, #1
 8004732:	f100 0001 	add.w	r0, r0, #1
 8004736:	d003      	beq.n	8004740 <__lo0bits+0x58>
 8004738:	6013      	str	r3, [r2, #0]
 800473a:	4770      	bx	lr
 800473c:	2000      	movs	r0, #0
 800473e:	4770      	bx	lr
 8004740:	2020      	movs	r0, #32
 8004742:	4770      	bx	lr

08004744 <__i2b>:
 8004744:	b510      	push	{r4, lr}
 8004746:	460c      	mov	r4, r1
 8004748:	2101      	movs	r1, #1
 800474a:	f7ff ff01 	bl	8004550 <_Balloc>
 800474e:	4602      	mov	r2, r0
 8004750:	b928      	cbnz	r0, 800475e <__i2b+0x1a>
 8004752:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004756:	4b04      	ldr	r3, [pc, #16]	; (8004768 <__i2b+0x24>)
 8004758:	4804      	ldr	r0, [pc, #16]	; (800476c <__i2b+0x28>)
 800475a:	f000 fc9b 	bl	8005094 <__assert_func>
 800475e:	2301      	movs	r3, #1
 8004760:	6144      	str	r4, [r0, #20]
 8004762:	6103      	str	r3, [r0, #16]
 8004764:	bd10      	pop	{r4, pc}
 8004766:	bf00      	nop
 8004768:	08005f2b 	.word	0x08005f2b
 800476c:	08005f3c 	.word	0x08005f3c

08004770 <__multiply>:
 8004770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004774:	4614      	mov	r4, r2
 8004776:	690a      	ldr	r2, [r1, #16]
 8004778:	6923      	ldr	r3, [r4, #16]
 800477a:	460d      	mov	r5, r1
 800477c:	429a      	cmp	r2, r3
 800477e:	bfbe      	ittt	lt
 8004780:	460b      	movlt	r3, r1
 8004782:	4625      	movlt	r5, r4
 8004784:	461c      	movlt	r4, r3
 8004786:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800478a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800478e:	68ab      	ldr	r3, [r5, #8]
 8004790:	6869      	ldr	r1, [r5, #4]
 8004792:	eb0a 0709 	add.w	r7, sl, r9
 8004796:	42bb      	cmp	r3, r7
 8004798:	b085      	sub	sp, #20
 800479a:	bfb8      	it	lt
 800479c:	3101      	addlt	r1, #1
 800479e:	f7ff fed7 	bl	8004550 <_Balloc>
 80047a2:	b930      	cbnz	r0, 80047b2 <__multiply+0x42>
 80047a4:	4602      	mov	r2, r0
 80047a6:	f240 115d 	movw	r1, #349	; 0x15d
 80047aa:	4b41      	ldr	r3, [pc, #260]	; (80048b0 <__multiply+0x140>)
 80047ac:	4841      	ldr	r0, [pc, #260]	; (80048b4 <__multiply+0x144>)
 80047ae:	f000 fc71 	bl	8005094 <__assert_func>
 80047b2:	f100 0614 	add.w	r6, r0, #20
 80047b6:	4633      	mov	r3, r6
 80047b8:	2200      	movs	r2, #0
 80047ba:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80047be:	4543      	cmp	r3, r8
 80047c0:	d31e      	bcc.n	8004800 <__multiply+0x90>
 80047c2:	f105 0c14 	add.w	ip, r5, #20
 80047c6:	f104 0314 	add.w	r3, r4, #20
 80047ca:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80047ce:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80047d2:	9202      	str	r2, [sp, #8]
 80047d4:	ebac 0205 	sub.w	r2, ip, r5
 80047d8:	3a15      	subs	r2, #21
 80047da:	f022 0203 	bic.w	r2, r2, #3
 80047de:	3204      	adds	r2, #4
 80047e0:	f105 0115 	add.w	r1, r5, #21
 80047e4:	458c      	cmp	ip, r1
 80047e6:	bf38      	it	cc
 80047e8:	2204      	movcc	r2, #4
 80047ea:	9201      	str	r2, [sp, #4]
 80047ec:	9a02      	ldr	r2, [sp, #8]
 80047ee:	9303      	str	r3, [sp, #12]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d808      	bhi.n	8004806 <__multiply+0x96>
 80047f4:	2f00      	cmp	r7, #0
 80047f6:	dc55      	bgt.n	80048a4 <__multiply+0x134>
 80047f8:	6107      	str	r7, [r0, #16]
 80047fa:	b005      	add	sp, #20
 80047fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004800:	f843 2b04 	str.w	r2, [r3], #4
 8004804:	e7db      	b.n	80047be <__multiply+0x4e>
 8004806:	f8b3 a000 	ldrh.w	sl, [r3]
 800480a:	f1ba 0f00 	cmp.w	sl, #0
 800480e:	d020      	beq.n	8004852 <__multiply+0xe2>
 8004810:	46b1      	mov	r9, r6
 8004812:	2200      	movs	r2, #0
 8004814:	f105 0e14 	add.w	lr, r5, #20
 8004818:	f85e 4b04 	ldr.w	r4, [lr], #4
 800481c:	f8d9 b000 	ldr.w	fp, [r9]
 8004820:	b2a1      	uxth	r1, r4
 8004822:	fa1f fb8b 	uxth.w	fp, fp
 8004826:	fb0a b101 	mla	r1, sl, r1, fp
 800482a:	4411      	add	r1, r2
 800482c:	f8d9 2000 	ldr.w	r2, [r9]
 8004830:	0c24      	lsrs	r4, r4, #16
 8004832:	0c12      	lsrs	r2, r2, #16
 8004834:	fb0a 2404 	mla	r4, sl, r4, r2
 8004838:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800483c:	b289      	uxth	r1, r1
 800483e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8004842:	45f4      	cmp	ip, lr
 8004844:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8004848:	f849 1b04 	str.w	r1, [r9], #4
 800484c:	d8e4      	bhi.n	8004818 <__multiply+0xa8>
 800484e:	9901      	ldr	r1, [sp, #4]
 8004850:	5072      	str	r2, [r6, r1]
 8004852:	9a03      	ldr	r2, [sp, #12]
 8004854:	3304      	adds	r3, #4
 8004856:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800485a:	f1b9 0f00 	cmp.w	r9, #0
 800485e:	d01f      	beq.n	80048a0 <__multiply+0x130>
 8004860:	46b6      	mov	lr, r6
 8004862:	f04f 0a00 	mov.w	sl, #0
 8004866:	6834      	ldr	r4, [r6, #0]
 8004868:	f105 0114 	add.w	r1, r5, #20
 800486c:	880a      	ldrh	r2, [r1, #0]
 800486e:	f8be b002 	ldrh.w	fp, [lr, #2]
 8004872:	b2a4      	uxth	r4, r4
 8004874:	fb09 b202 	mla	r2, r9, r2, fp
 8004878:	4492      	add	sl, r2
 800487a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800487e:	f84e 4b04 	str.w	r4, [lr], #4
 8004882:	f851 4b04 	ldr.w	r4, [r1], #4
 8004886:	f8be 2000 	ldrh.w	r2, [lr]
 800488a:	0c24      	lsrs	r4, r4, #16
 800488c:	fb09 2404 	mla	r4, r9, r4, r2
 8004890:	458c      	cmp	ip, r1
 8004892:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8004896:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800489a:	d8e7      	bhi.n	800486c <__multiply+0xfc>
 800489c:	9a01      	ldr	r2, [sp, #4]
 800489e:	50b4      	str	r4, [r6, r2]
 80048a0:	3604      	adds	r6, #4
 80048a2:	e7a3      	b.n	80047ec <__multiply+0x7c>
 80048a4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d1a5      	bne.n	80047f8 <__multiply+0x88>
 80048ac:	3f01      	subs	r7, #1
 80048ae:	e7a1      	b.n	80047f4 <__multiply+0x84>
 80048b0:	08005f2b 	.word	0x08005f2b
 80048b4:	08005f3c 	.word	0x08005f3c

080048b8 <__pow5mult>:
 80048b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80048bc:	4615      	mov	r5, r2
 80048be:	f012 0203 	ands.w	r2, r2, #3
 80048c2:	4606      	mov	r6, r0
 80048c4:	460f      	mov	r7, r1
 80048c6:	d007      	beq.n	80048d8 <__pow5mult+0x20>
 80048c8:	4c25      	ldr	r4, [pc, #148]	; (8004960 <__pow5mult+0xa8>)
 80048ca:	3a01      	subs	r2, #1
 80048cc:	2300      	movs	r3, #0
 80048ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80048d2:	f7ff fe9f 	bl	8004614 <__multadd>
 80048d6:	4607      	mov	r7, r0
 80048d8:	10ad      	asrs	r5, r5, #2
 80048da:	d03d      	beq.n	8004958 <__pow5mult+0xa0>
 80048dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80048de:	b97c      	cbnz	r4, 8004900 <__pow5mult+0x48>
 80048e0:	2010      	movs	r0, #16
 80048e2:	f7ff fe1f 	bl	8004524 <malloc>
 80048e6:	4602      	mov	r2, r0
 80048e8:	6270      	str	r0, [r6, #36]	; 0x24
 80048ea:	b928      	cbnz	r0, 80048f8 <__pow5mult+0x40>
 80048ec:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80048f0:	4b1c      	ldr	r3, [pc, #112]	; (8004964 <__pow5mult+0xac>)
 80048f2:	481d      	ldr	r0, [pc, #116]	; (8004968 <__pow5mult+0xb0>)
 80048f4:	f000 fbce 	bl	8005094 <__assert_func>
 80048f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80048fc:	6004      	str	r4, [r0, #0]
 80048fe:	60c4      	str	r4, [r0, #12]
 8004900:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004904:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004908:	b94c      	cbnz	r4, 800491e <__pow5mult+0x66>
 800490a:	f240 2171 	movw	r1, #625	; 0x271
 800490e:	4630      	mov	r0, r6
 8004910:	f7ff ff18 	bl	8004744 <__i2b>
 8004914:	2300      	movs	r3, #0
 8004916:	4604      	mov	r4, r0
 8004918:	f8c8 0008 	str.w	r0, [r8, #8]
 800491c:	6003      	str	r3, [r0, #0]
 800491e:	f04f 0900 	mov.w	r9, #0
 8004922:	07eb      	lsls	r3, r5, #31
 8004924:	d50a      	bpl.n	800493c <__pow5mult+0x84>
 8004926:	4639      	mov	r1, r7
 8004928:	4622      	mov	r2, r4
 800492a:	4630      	mov	r0, r6
 800492c:	f7ff ff20 	bl	8004770 <__multiply>
 8004930:	4680      	mov	r8, r0
 8004932:	4639      	mov	r1, r7
 8004934:	4630      	mov	r0, r6
 8004936:	f7ff fe4b 	bl	80045d0 <_Bfree>
 800493a:	4647      	mov	r7, r8
 800493c:	106d      	asrs	r5, r5, #1
 800493e:	d00b      	beq.n	8004958 <__pow5mult+0xa0>
 8004940:	6820      	ldr	r0, [r4, #0]
 8004942:	b938      	cbnz	r0, 8004954 <__pow5mult+0x9c>
 8004944:	4622      	mov	r2, r4
 8004946:	4621      	mov	r1, r4
 8004948:	4630      	mov	r0, r6
 800494a:	f7ff ff11 	bl	8004770 <__multiply>
 800494e:	6020      	str	r0, [r4, #0]
 8004950:	f8c0 9000 	str.w	r9, [r0]
 8004954:	4604      	mov	r4, r0
 8004956:	e7e4      	b.n	8004922 <__pow5mult+0x6a>
 8004958:	4638      	mov	r0, r7
 800495a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800495e:	bf00      	nop
 8004960:	08006090 	.word	0x08006090
 8004964:	08005eb5 	.word	0x08005eb5
 8004968:	08005f3c 	.word	0x08005f3c

0800496c <__lshift>:
 800496c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004970:	460c      	mov	r4, r1
 8004972:	4607      	mov	r7, r0
 8004974:	4691      	mov	r9, r2
 8004976:	6923      	ldr	r3, [r4, #16]
 8004978:	6849      	ldr	r1, [r1, #4]
 800497a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800497e:	68a3      	ldr	r3, [r4, #8]
 8004980:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004984:	f108 0601 	add.w	r6, r8, #1
 8004988:	42b3      	cmp	r3, r6
 800498a:	db0b      	blt.n	80049a4 <__lshift+0x38>
 800498c:	4638      	mov	r0, r7
 800498e:	f7ff fddf 	bl	8004550 <_Balloc>
 8004992:	4605      	mov	r5, r0
 8004994:	b948      	cbnz	r0, 80049aa <__lshift+0x3e>
 8004996:	4602      	mov	r2, r0
 8004998:	f240 11d9 	movw	r1, #473	; 0x1d9
 800499c:	4b27      	ldr	r3, [pc, #156]	; (8004a3c <__lshift+0xd0>)
 800499e:	4828      	ldr	r0, [pc, #160]	; (8004a40 <__lshift+0xd4>)
 80049a0:	f000 fb78 	bl	8005094 <__assert_func>
 80049a4:	3101      	adds	r1, #1
 80049a6:	005b      	lsls	r3, r3, #1
 80049a8:	e7ee      	b.n	8004988 <__lshift+0x1c>
 80049aa:	2300      	movs	r3, #0
 80049ac:	f100 0114 	add.w	r1, r0, #20
 80049b0:	f100 0210 	add.w	r2, r0, #16
 80049b4:	4618      	mov	r0, r3
 80049b6:	4553      	cmp	r3, sl
 80049b8:	db33      	blt.n	8004a22 <__lshift+0xb6>
 80049ba:	6920      	ldr	r0, [r4, #16]
 80049bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80049c0:	f104 0314 	add.w	r3, r4, #20
 80049c4:	f019 091f 	ands.w	r9, r9, #31
 80049c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80049cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80049d0:	d02b      	beq.n	8004a2a <__lshift+0xbe>
 80049d2:	468a      	mov	sl, r1
 80049d4:	2200      	movs	r2, #0
 80049d6:	f1c9 0e20 	rsb	lr, r9, #32
 80049da:	6818      	ldr	r0, [r3, #0]
 80049dc:	fa00 f009 	lsl.w	r0, r0, r9
 80049e0:	4302      	orrs	r2, r0
 80049e2:	f84a 2b04 	str.w	r2, [sl], #4
 80049e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80049ea:	459c      	cmp	ip, r3
 80049ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80049f0:	d8f3      	bhi.n	80049da <__lshift+0x6e>
 80049f2:	ebac 0304 	sub.w	r3, ip, r4
 80049f6:	3b15      	subs	r3, #21
 80049f8:	f023 0303 	bic.w	r3, r3, #3
 80049fc:	3304      	adds	r3, #4
 80049fe:	f104 0015 	add.w	r0, r4, #21
 8004a02:	4584      	cmp	ip, r0
 8004a04:	bf38      	it	cc
 8004a06:	2304      	movcc	r3, #4
 8004a08:	50ca      	str	r2, [r1, r3]
 8004a0a:	b10a      	cbz	r2, 8004a10 <__lshift+0xa4>
 8004a0c:	f108 0602 	add.w	r6, r8, #2
 8004a10:	3e01      	subs	r6, #1
 8004a12:	4638      	mov	r0, r7
 8004a14:	4621      	mov	r1, r4
 8004a16:	612e      	str	r6, [r5, #16]
 8004a18:	f7ff fdda 	bl	80045d0 <_Bfree>
 8004a1c:	4628      	mov	r0, r5
 8004a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a22:	f842 0f04 	str.w	r0, [r2, #4]!
 8004a26:	3301      	adds	r3, #1
 8004a28:	e7c5      	b.n	80049b6 <__lshift+0x4a>
 8004a2a:	3904      	subs	r1, #4
 8004a2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a30:	459c      	cmp	ip, r3
 8004a32:	f841 2f04 	str.w	r2, [r1, #4]!
 8004a36:	d8f9      	bhi.n	8004a2c <__lshift+0xc0>
 8004a38:	e7ea      	b.n	8004a10 <__lshift+0xa4>
 8004a3a:	bf00      	nop
 8004a3c:	08005f2b 	.word	0x08005f2b
 8004a40:	08005f3c 	.word	0x08005f3c

08004a44 <__mcmp>:
 8004a44:	4603      	mov	r3, r0
 8004a46:	690a      	ldr	r2, [r1, #16]
 8004a48:	6900      	ldr	r0, [r0, #16]
 8004a4a:	b530      	push	{r4, r5, lr}
 8004a4c:	1a80      	subs	r0, r0, r2
 8004a4e:	d10d      	bne.n	8004a6c <__mcmp+0x28>
 8004a50:	3314      	adds	r3, #20
 8004a52:	3114      	adds	r1, #20
 8004a54:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004a58:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004a5c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004a60:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004a64:	4295      	cmp	r5, r2
 8004a66:	d002      	beq.n	8004a6e <__mcmp+0x2a>
 8004a68:	d304      	bcc.n	8004a74 <__mcmp+0x30>
 8004a6a:	2001      	movs	r0, #1
 8004a6c:	bd30      	pop	{r4, r5, pc}
 8004a6e:	42a3      	cmp	r3, r4
 8004a70:	d3f4      	bcc.n	8004a5c <__mcmp+0x18>
 8004a72:	e7fb      	b.n	8004a6c <__mcmp+0x28>
 8004a74:	f04f 30ff 	mov.w	r0, #4294967295
 8004a78:	e7f8      	b.n	8004a6c <__mcmp+0x28>
	...

08004a7c <__mdiff>:
 8004a7c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a80:	460c      	mov	r4, r1
 8004a82:	4606      	mov	r6, r0
 8004a84:	4611      	mov	r1, r2
 8004a86:	4620      	mov	r0, r4
 8004a88:	4692      	mov	sl, r2
 8004a8a:	f7ff ffdb 	bl	8004a44 <__mcmp>
 8004a8e:	1e05      	subs	r5, r0, #0
 8004a90:	d111      	bne.n	8004ab6 <__mdiff+0x3a>
 8004a92:	4629      	mov	r1, r5
 8004a94:	4630      	mov	r0, r6
 8004a96:	f7ff fd5b 	bl	8004550 <_Balloc>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	b928      	cbnz	r0, 8004aaa <__mdiff+0x2e>
 8004a9e:	f240 2132 	movw	r1, #562	; 0x232
 8004aa2:	4b3c      	ldr	r3, [pc, #240]	; (8004b94 <__mdiff+0x118>)
 8004aa4:	483c      	ldr	r0, [pc, #240]	; (8004b98 <__mdiff+0x11c>)
 8004aa6:	f000 faf5 	bl	8005094 <__assert_func>
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004ab0:	4610      	mov	r0, r2
 8004ab2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ab6:	bfa4      	itt	ge
 8004ab8:	4653      	movge	r3, sl
 8004aba:	46a2      	movge	sl, r4
 8004abc:	4630      	mov	r0, r6
 8004abe:	f8da 1004 	ldr.w	r1, [sl, #4]
 8004ac2:	bfa6      	itte	ge
 8004ac4:	461c      	movge	r4, r3
 8004ac6:	2500      	movge	r5, #0
 8004ac8:	2501      	movlt	r5, #1
 8004aca:	f7ff fd41 	bl	8004550 <_Balloc>
 8004ace:	4602      	mov	r2, r0
 8004ad0:	b918      	cbnz	r0, 8004ada <__mdiff+0x5e>
 8004ad2:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004ad6:	4b2f      	ldr	r3, [pc, #188]	; (8004b94 <__mdiff+0x118>)
 8004ad8:	e7e4      	b.n	8004aa4 <__mdiff+0x28>
 8004ada:	f100 0814 	add.w	r8, r0, #20
 8004ade:	f8da 7010 	ldr.w	r7, [sl, #16]
 8004ae2:	60c5      	str	r5, [r0, #12]
 8004ae4:	f04f 0c00 	mov.w	ip, #0
 8004ae8:	f10a 0514 	add.w	r5, sl, #20
 8004aec:	f10a 0010 	add.w	r0, sl, #16
 8004af0:	46c2      	mov	sl, r8
 8004af2:	6926      	ldr	r6, [r4, #16]
 8004af4:	f104 0914 	add.w	r9, r4, #20
 8004af8:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8004afc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8004b00:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8004b04:	f859 3b04 	ldr.w	r3, [r9], #4
 8004b08:	fa1f f18b 	uxth.w	r1, fp
 8004b0c:	4461      	add	r1, ip
 8004b0e:	fa1f fc83 	uxth.w	ip, r3
 8004b12:	0c1b      	lsrs	r3, r3, #16
 8004b14:	eba1 010c 	sub.w	r1, r1, ip
 8004b18:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8004b1c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8004b20:	b289      	uxth	r1, r1
 8004b22:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8004b26:	454e      	cmp	r6, r9
 8004b28:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8004b2c:	f84a 3b04 	str.w	r3, [sl], #4
 8004b30:	d8e6      	bhi.n	8004b00 <__mdiff+0x84>
 8004b32:	1b33      	subs	r3, r6, r4
 8004b34:	3b15      	subs	r3, #21
 8004b36:	f023 0303 	bic.w	r3, r3, #3
 8004b3a:	3415      	adds	r4, #21
 8004b3c:	3304      	adds	r3, #4
 8004b3e:	42a6      	cmp	r6, r4
 8004b40:	bf38      	it	cc
 8004b42:	2304      	movcc	r3, #4
 8004b44:	441d      	add	r5, r3
 8004b46:	4443      	add	r3, r8
 8004b48:	461e      	mov	r6, r3
 8004b4a:	462c      	mov	r4, r5
 8004b4c:	4574      	cmp	r4, lr
 8004b4e:	d30e      	bcc.n	8004b6e <__mdiff+0xf2>
 8004b50:	f10e 0103 	add.w	r1, lr, #3
 8004b54:	1b49      	subs	r1, r1, r5
 8004b56:	f021 0103 	bic.w	r1, r1, #3
 8004b5a:	3d03      	subs	r5, #3
 8004b5c:	45ae      	cmp	lr, r5
 8004b5e:	bf38      	it	cc
 8004b60:	2100      	movcc	r1, #0
 8004b62:	4419      	add	r1, r3
 8004b64:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8004b68:	b18b      	cbz	r3, 8004b8e <__mdiff+0x112>
 8004b6a:	6117      	str	r7, [r2, #16]
 8004b6c:	e7a0      	b.n	8004ab0 <__mdiff+0x34>
 8004b6e:	f854 8b04 	ldr.w	r8, [r4], #4
 8004b72:	fa1f f188 	uxth.w	r1, r8
 8004b76:	4461      	add	r1, ip
 8004b78:	1408      	asrs	r0, r1, #16
 8004b7a:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8004b7e:	b289      	uxth	r1, r1
 8004b80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004b84:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004b88:	f846 1b04 	str.w	r1, [r6], #4
 8004b8c:	e7de      	b.n	8004b4c <__mdiff+0xd0>
 8004b8e:	3f01      	subs	r7, #1
 8004b90:	e7e8      	b.n	8004b64 <__mdiff+0xe8>
 8004b92:	bf00      	nop
 8004b94:	08005f2b 	.word	0x08005f2b
 8004b98:	08005f3c 	.word	0x08005f3c

08004b9c <__d2b>:
 8004b9c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8004ba0:	2101      	movs	r1, #1
 8004ba2:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8004ba6:	4690      	mov	r8, r2
 8004ba8:	461d      	mov	r5, r3
 8004baa:	f7ff fcd1 	bl	8004550 <_Balloc>
 8004bae:	4604      	mov	r4, r0
 8004bb0:	b930      	cbnz	r0, 8004bc0 <__d2b+0x24>
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	f240 310a 	movw	r1, #778	; 0x30a
 8004bb8:	4b24      	ldr	r3, [pc, #144]	; (8004c4c <__d2b+0xb0>)
 8004bba:	4825      	ldr	r0, [pc, #148]	; (8004c50 <__d2b+0xb4>)
 8004bbc:	f000 fa6a 	bl	8005094 <__assert_func>
 8004bc0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8004bc4:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8004bc8:	bb2d      	cbnz	r5, 8004c16 <__d2b+0x7a>
 8004bca:	9301      	str	r3, [sp, #4]
 8004bcc:	f1b8 0300 	subs.w	r3, r8, #0
 8004bd0:	d026      	beq.n	8004c20 <__d2b+0x84>
 8004bd2:	4668      	mov	r0, sp
 8004bd4:	9300      	str	r3, [sp, #0]
 8004bd6:	f7ff fd87 	bl	80046e8 <__lo0bits>
 8004bda:	9900      	ldr	r1, [sp, #0]
 8004bdc:	b1f0      	cbz	r0, 8004c1c <__d2b+0x80>
 8004bde:	9a01      	ldr	r2, [sp, #4]
 8004be0:	f1c0 0320 	rsb	r3, r0, #32
 8004be4:	fa02 f303 	lsl.w	r3, r2, r3
 8004be8:	430b      	orrs	r3, r1
 8004bea:	40c2      	lsrs	r2, r0
 8004bec:	6163      	str	r3, [r4, #20]
 8004bee:	9201      	str	r2, [sp, #4]
 8004bf0:	9b01      	ldr	r3, [sp, #4]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	bf14      	ite	ne
 8004bf6:	2102      	movne	r1, #2
 8004bf8:	2101      	moveq	r1, #1
 8004bfa:	61a3      	str	r3, [r4, #24]
 8004bfc:	6121      	str	r1, [r4, #16]
 8004bfe:	b1c5      	cbz	r5, 8004c32 <__d2b+0x96>
 8004c00:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8004c04:	4405      	add	r5, r0
 8004c06:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004c0a:	603d      	str	r5, [r7, #0]
 8004c0c:	6030      	str	r0, [r6, #0]
 8004c0e:	4620      	mov	r0, r4
 8004c10:	b002      	add	sp, #8
 8004c12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c1a:	e7d6      	b.n	8004bca <__d2b+0x2e>
 8004c1c:	6161      	str	r1, [r4, #20]
 8004c1e:	e7e7      	b.n	8004bf0 <__d2b+0x54>
 8004c20:	a801      	add	r0, sp, #4
 8004c22:	f7ff fd61 	bl	80046e8 <__lo0bits>
 8004c26:	2101      	movs	r1, #1
 8004c28:	9b01      	ldr	r3, [sp, #4]
 8004c2a:	6121      	str	r1, [r4, #16]
 8004c2c:	6163      	str	r3, [r4, #20]
 8004c2e:	3020      	adds	r0, #32
 8004c30:	e7e5      	b.n	8004bfe <__d2b+0x62>
 8004c32:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8004c36:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004c3a:	6038      	str	r0, [r7, #0]
 8004c3c:	6918      	ldr	r0, [r3, #16]
 8004c3e:	f7ff fd33 	bl	80046a8 <__hi0bits>
 8004c42:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8004c46:	6031      	str	r1, [r6, #0]
 8004c48:	e7e1      	b.n	8004c0e <__d2b+0x72>
 8004c4a:	bf00      	nop
 8004c4c:	08005f2b 	.word	0x08005f2b
 8004c50:	08005f3c 	.word	0x08005f3c

08004c54 <_calloc_r>:
 8004c54:	b538      	push	{r3, r4, r5, lr}
 8004c56:	fb02 f501 	mul.w	r5, r2, r1
 8004c5a:	4629      	mov	r1, r5
 8004c5c:	f000 f854 	bl	8004d08 <_malloc_r>
 8004c60:	4604      	mov	r4, r0
 8004c62:	b118      	cbz	r0, 8004c6c <_calloc_r+0x18>
 8004c64:	462a      	mov	r2, r5
 8004c66:	2100      	movs	r1, #0
 8004c68:	f7fe f954 	bl	8002f14 <memset>
 8004c6c:	4620      	mov	r0, r4
 8004c6e:	bd38      	pop	{r3, r4, r5, pc}

08004c70 <_free_r>:
 8004c70:	b538      	push	{r3, r4, r5, lr}
 8004c72:	4605      	mov	r5, r0
 8004c74:	2900      	cmp	r1, #0
 8004c76:	d043      	beq.n	8004d00 <_free_r+0x90>
 8004c78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c7c:	1f0c      	subs	r4, r1, #4
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	bfb8      	it	lt
 8004c82:	18e4      	addlt	r4, r4, r3
 8004c84:	f000 fa62 	bl	800514c <__malloc_lock>
 8004c88:	4a1e      	ldr	r2, [pc, #120]	; (8004d04 <_free_r+0x94>)
 8004c8a:	6813      	ldr	r3, [r2, #0]
 8004c8c:	4610      	mov	r0, r2
 8004c8e:	b933      	cbnz	r3, 8004c9e <_free_r+0x2e>
 8004c90:	6063      	str	r3, [r4, #4]
 8004c92:	6014      	str	r4, [r2, #0]
 8004c94:	4628      	mov	r0, r5
 8004c96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c9a:	f000 ba5d 	b.w	8005158 <__malloc_unlock>
 8004c9e:	42a3      	cmp	r3, r4
 8004ca0:	d90a      	bls.n	8004cb8 <_free_r+0x48>
 8004ca2:	6821      	ldr	r1, [r4, #0]
 8004ca4:	1862      	adds	r2, r4, r1
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	bf01      	itttt	eq
 8004caa:	681a      	ldreq	r2, [r3, #0]
 8004cac:	685b      	ldreq	r3, [r3, #4]
 8004cae:	1852      	addeq	r2, r2, r1
 8004cb0:	6022      	streq	r2, [r4, #0]
 8004cb2:	6063      	str	r3, [r4, #4]
 8004cb4:	6004      	str	r4, [r0, #0]
 8004cb6:	e7ed      	b.n	8004c94 <_free_r+0x24>
 8004cb8:	461a      	mov	r2, r3
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	b10b      	cbz	r3, 8004cc2 <_free_r+0x52>
 8004cbe:	42a3      	cmp	r3, r4
 8004cc0:	d9fa      	bls.n	8004cb8 <_free_r+0x48>
 8004cc2:	6811      	ldr	r1, [r2, #0]
 8004cc4:	1850      	adds	r0, r2, r1
 8004cc6:	42a0      	cmp	r0, r4
 8004cc8:	d10b      	bne.n	8004ce2 <_free_r+0x72>
 8004cca:	6820      	ldr	r0, [r4, #0]
 8004ccc:	4401      	add	r1, r0
 8004cce:	1850      	adds	r0, r2, r1
 8004cd0:	4283      	cmp	r3, r0
 8004cd2:	6011      	str	r1, [r2, #0]
 8004cd4:	d1de      	bne.n	8004c94 <_free_r+0x24>
 8004cd6:	6818      	ldr	r0, [r3, #0]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	4401      	add	r1, r0
 8004cdc:	6011      	str	r1, [r2, #0]
 8004cde:	6053      	str	r3, [r2, #4]
 8004ce0:	e7d8      	b.n	8004c94 <_free_r+0x24>
 8004ce2:	d902      	bls.n	8004cea <_free_r+0x7a>
 8004ce4:	230c      	movs	r3, #12
 8004ce6:	602b      	str	r3, [r5, #0]
 8004ce8:	e7d4      	b.n	8004c94 <_free_r+0x24>
 8004cea:	6820      	ldr	r0, [r4, #0]
 8004cec:	1821      	adds	r1, r4, r0
 8004cee:	428b      	cmp	r3, r1
 8004cf0:	bf01      	itttt	eq
 8004cf2:	6819      	ldreq	r1, [r3, #0]
 8004cf4:	685b      	ldreq	r3, [r3, #4]
 8004cf6:	1809      	addeq	r1, r1, r0
 8004cf8:	6021      	streq	r1, [r4, #0]
 8004cfa:	6063      	str	r3, [r4, #4]
 8004cfc:	6054      	str	r4, [r2, #4]
 8004cfe:	e7c9      	b.n	8004c94 <_free_r+0x24>
 8004d00:	bd38      	pop	{r3, r4, r5, pc}
 8004d02:	bf00      	nop
 8004d04:	20000604 	.word	0x20000604

08004d08 <_malloc_r>:
 8004d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d0a:	1ccd      	adds	r5, r1, #3
 8004d0c:	f025 0503 	bic.w	r5, r5, #3
 8004d10:	3508      	adds	r5, #8
 8004d12:	2d0c      	cmp	r5, #12
 8004d14:	bf38      	it	cc
 8004d16:	250c      	movcc	r5, #12
 8004d18:	2d00      	cmp	r5, #0
 8004d1a:	4606      	mov	r6, r0
 8004d1c:	db01      	blt.n	8004d22 <_malloc_r+0x1a>
 8004d1e:	42a9      	cmp	r1, r5
 8004d20:	d903      	bls.n	8004d2a <_malloc_r+0x22>
 8004d22:	230c      	movs	r3, #12
 8004d24:	6033      	str	r3, [r6, #0]
 8004d26:	2000      	movs	r0, #0
 8004d28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d2a:	f000 fa0f 	bl	800514c <__malloc_lock>
 8004d2e:	4921      	ldr	r1, [pc, #132]	; (8004db4 <_malloc_r+0xac>)
 8004d30:	680a      	ldr	r2, [r1, #0]
 8004d32:	4614      	mov	r4, r2
 8004d34:	b99c      	cbnz	r4, 8004d5e <_malloc_r+0x56>
 8004d36:	4f20      	ldr	r7, [pc, #128]	; (8004db8 <_malloc_r+0xb0>)
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	b923      	cbnz	r3, 8004d46 <_malloc_r+0x3e>
 8004d3c:	4621      	mov	r1, r4
 8004d3e:	4630      	mov	r0, r6
 8004d40:	f000 f998 	bl	8005074 <_sbrk_r>
 8004d44:	6038      	str	r0, [r7, #0]
 8004d46:	4629      	mov	r1, r5
 8004d48:	4630      	mov	r0, r6
 8004d4a:	f000 f993 	bl	8005074 <_sbrk_r>
 8004d4e:	1c43      	adds	r3, r0, #1
 8004d50:	d123      	bne.n	8004d9a <_malloc_r+0x92>
 8004d52:	230c      	movs	r3, #12
 8004d54:	4630      	mov	r0, r6
 8004d56:	6033      	str	r3, [r6, #0]
 8004d58:	f000 f9fe 	bl	8005158 <__malloc_unlock>
 8004d5c:	e7e3      	b.n	8004d26 <_malloc_r+0x1e>
 8004d5e:	6823      	ldr	r3, [r4, #0]
 8004d60:	1b5b      	subs	r3, r3, r5
 8004d62:	d417      	bmi.n	8004d94 <_malloc_r+0x8c>
 8004d64:	2b0b      	cmp	r3, #11
 8004d66:	d903      	bls.n	8004d70 <_malloc_r+0x68>
 8004d68:	6023      	str	r3, [r4, #0]
 8004d6a:	441c      	add	r4, r3
 8004d6c:	6025      	str	r5, [r4, #0]
 8004d6e:	e004      	b.n	8004d7a <_malloc_r+0x72>
 8004d70:	6863      	ldr	r3, [r4, #4]
 8004d72:	42a2      	cmp	r2, r4
 8004d74:	bf0c      	ite	eq
 8004d76:	600b      	streq	r3, [r1, #0]
 8004d78:	6053      	strne	r3, [r2, #4]
 8004d7a:	4630      	mov	r0, r6
 8004d7c:	f000 f9ec 	bl	8005158 <__malloc_unlock>
 8004d80:	f104 000b 	add.w	r0, r4, #11
 8004d84:	1d23      	adds	r3, r4, #4
 8004d86:	f020 0007 	bic.w	r0, r0, #7
 8004d8a:	1ac2      	subs	r2, r0, r3
 8004d8c:	d0cc      	beq.n	8004d28 <_malloc_r+0x20>
 8004d8e:	1a1b      	subs	r3, r3, r0
 8004d90:	50a3      	str	r3, [r4, r2]
 8004d92:	e7c9      	b.n	8004d28 <_malloc_r+0x20>
 8004d94:	4622      	mov	r2, r4
 8004d96:	6864      	ldr	r4, [r4, #4]
 8004d98:	e7cc      	b.n	8004d34 <_malloc_r+0x2c>
 8004d9a:	1cc4      	adds	r4, r0, #3
 8004d9c:	f024 0403 	bic.w	r4, r4, #3
 8004da0:	42a0      	cmp	r0, r4
 8004da2:	d0e3      	beq.n	8004d6c <_malloc_r+0x64>
 8004da4:	1a21      	subs	r1, r4, r0
 8004da6:	4630      	mov	r0, r6
 8004da8:	f000 f964 	bl	8005074 <_sbrk_r>
 8004dac:	3001      	adds	r0, #1
 8004dae:	d1dd      	bne.n	8004d6c <_malloc_r+0x64>
 8004db0:	e7cf      	b.n	8004d52 <_malloc_r+0x4a>
 8004db2:	bf00      	nop
 8004db4:	20000604 	.word	0x20000604
 8004db8:	20000608 	.word	0x20000608

08004dbc <__ssputs_r>:
 8004dbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004dc0:	688e      	ldr	r6, [r1, #8]
 8004dc2:	4682      	mov	sl, r0
 8004dc4:	429e      	cmp	r6, r3
 8004dc6:	460c      	mov	r4, r1
 8004dc8:	4690      	mov	r8, r2
 8004dca:	461f      	mov	r7, r3
 8004dcc:	d838      	bhi.n	8004e40 <__ssputs_r+0x84>
 8004dce:	898a      	ldrh	r2, [r1, #12]
 8004dd0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004dd4:	d032      	beq.n	8004e3c <__ssputs_r+0x80>
 8004dd6:	6825      	ldr	r5, [r4, #0]
 8004dd8:	6909      	ldr	r1, [r1, #16]
 8004dda:	3301      	adds	r3, #1
 8004ddc:	eba5 0901 	sub.w	r9, r5, r1
 8004de0:	6965      	ldr	r5, [r4, #20]
 8004de2:	444b      	add	r3, r9
 8004de4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004de8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004dec:	106d      	asrs	r5, r5, #1
 8004dee:	429d      	cmp	r5, r3
 8004df0:	bf38      	it	cc
 8004df2:	461d      	movcc	r5, r3
 8004df4:	0553      	lsls	r3, r2, #21
 8004df6:	d531      	bpl.n	8004e5c <__ssputs_r+0xa0>
 8004df8:	4629      	mov	r1, r5
 8004dfa:	f7ff ff85 	bl	8004d08 <_malloc_r>
 8004dfe:	4606      	mov	r6, r0
 8004e00:	b950      	cbnz	r0, 8004e18 <__ssputs_r+0x5c>
 8004e02:	230c      	movs	r3, #12
 8004e04:	f04f 30ff 	mov.w	r0, #4294967295
 8004e08:	f8ca 3000 	str.w	r3, [sl]
 8004e0c:	89a3      	ldrh	r3, [r4, #12]
 8004e0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e12:	81a3      	strh	r3, [r4, #12]
 8004e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e18:	464a      	mov	r2, r9
 8004e1a:	6921      	ldr	r1, [r4, #16]
 8004e1c:	f7fe f86c 	bl	8002ef8 <memcpy>
 8004e20:	89a3      	ldrh	r3, [r4, #12]
 8004e22:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004e26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e2a:	81a3      	strh	r3, [r4, #12]
 8004e2c:	6126      	str	r6, [r4, #16]
 8004e2e:	444e      	add	r6, r9
 8004e30:	6026      	str	r6, [r4, #0]
 8004e32:	463e      	mov	r6, r7
 8004e34:	6165      	str	r5, [r4, #20]
 8004e36:	eba5 0509 	sub.w	r5, r5, r9
 8004e3a:	60a5      	str	r5, [r4, #8]
 8004e3c:	42be      	cmp	r6, r7
 8004e3e:	d900      	bls.n	8004e42 <__ssputs_r+0x86>
 8004e40:	463e      	mov	r6, r7
 8004e42:	4632      	mov	r2, r6
 8004e44:	4641      	mov	r1, r8
 8004e46:	6820      	ldr	r0, [r4, #0]
 8004e48:	f000 f966 	bl	8005118 <memmove>
 8004e4c:	68a3      	ldr	r3, [r4, #8]
 8004e4e:	6822      	ldr	r2, [r4, #0]
 8004e50:	1b9b      	subs	r3, r3, r6
 8004e52:	4432      	add	r2, r6
 8004e54:	2000      	movs	r0, #0
 8004e56:	60a3      	str	r3, [r4, #8]
 8004e58:	6022      	str	r2, [r4, #0]
 8004e5a:	e7db      	b.n	8004e14 <__ssputs_r+0x58>
 8004e5c:	462a      	mov	r2, r5
 8004e5e:	f000 f981 	bl	8005164 <_realloc_r>
 8004e62:	4606      	mov	r6, r0
 8004e64:	2800      	cmp	r0, #0
 8004e66:	d1e1      	bne.n	8004e2c <__ssputs_r+0x70>
 8004e68:	4650      	mov	r0, sl
 8004e6a:	6921      	ldr	r1, [r4, #16]
 8004e6c:	f7ff ff00 	bl	8004c70 <_free_r>
 8004e70:	e7c7      	b.n	8004e02 <__ssputs_r+0x46>
	...

08004e74 <_svfiprintf_r>:
 8004e74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e78:	4698      	mov	r8, r3
 8004e7a:	898b      	ldrh	r3, [r1, #12]
 8004e7c:	4607      	mov	r7, r0
 8004e7e:	061b      	lsls	r3, r3, #24
 8004e80:	460d      	mov	r5, r1
 8004e82:	4614      	mov	r4, r2
 8004e84:	b09d      	sub	sp, #116	; 0x74
 8004e86:	d50e      	bpl.n	8004ea6 <_svfiprintf_r+0x32>
 8004e88:	690b      	ldr	r3, [r1, #16]
 8004e8a:	b963      	cbnz	r3, 8004ea6 <_svfiprintf_r+0x32>
 8004e8c:	2140      	movs	r1, #64	; 0x40
 8004e8e:	f7ff ff3b 	bl	8004d08 <_malloc_r>
 8004e92:	6028      	str	r0, [r5, #0]
 8004e94:	6128      	str	r0, [r5, #16]
 8004e96:	b920      	cbnz	r0, 8004ea2 <_svfiprintf_r+0x2e>
 8004e98:	230c      	movs	r3, #12
 8004e9a:	603b      	str	r3, [r7, #0]
 8004e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8004ea0:	e0d1      	b.n	8005046 <_svfiprintf_r+0x1d2>
 8004ea2:	2340      	movs	r3, #64	; 0x40
 8004ea4:	616b      	str	r3, [r5, #20]
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	9309      	str	r3, [sp, #36]	; 0x24
 8004eaa:	2320      	movs	r3, #32
 8004eac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004eb0:	2330      	movs	r3, #48	; 0x30
 8004eb2:	f04f 0901 	mov.w	r9, #1
 8004eb6:	f8cd 800c 	str.w	r8, [sp, #12]
 8004eba:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005060 <_svfiprintf_r+0x1ec>
 8004ebe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004ec2:	4623      	mov	r3, r4
 8004ec4:	469a      	mov	sl, r3
 8004ec6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004eca:	b10a      	cbz	r2, 8004ed0 <_svfiprintf_r+0x5c>
 8004ecc:	2a25      	cmp	r2, #37	; 0x25
 8004ece:	d1f9      	bne.n	8004ec4 <_svfiprintf_r+0x50>
 8004ed0:	ebba 0b04 	subs.w	fp, sl, r4
 8004ed4:	d00b      	beq.n	8004eee <_svfiprintf_r+0x7a>
 8004ed6:	465b      	mov	r3, fp
 8004ed8:	4622      	mov	r2, r4
 8004eda:	4629      	mov	r1, r5
 8004edc:	4638      	mov	r0, r7
 8004ede:	f7ff ff6d 	bl	8004dbc <__ssputs_r>
 8004ee2:	3001      	adds	r0, #1
 8004ee4:	f000 80aa 	beq.w	800503c <_svfiprintf_r+0x1c8>
 8004ee8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004eea:	445a      	add	r2, fp
 8004eec:	9209      	str	r2, [sp, #36]	; 0x24
 8004eee:	f89a 3000 	ldrb.w	r3, [sl]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	f000 80a2 	beq.w	800503c <_svfiprintf_r+0x1c8>
 8004ef8:	2300      	movs	r3, #0
 8004efa:	f04f 32ff 	mov.w	r2, #4294967295
 8004efe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004f02:	f10a 0a01 	add.w	sl, sl, #1
 8004f06:	9304      	str	r3, [sp, #16]
 8004f08:	9307      	str	r3, [sp, #28]
 8004f0a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004f0e:	931a      	str	r3, [sp, #104]	; 0x68
 8004f10:	4654      	mov	r4, sl
 8004f12:	2205      	movs	r2, #5
 8004f14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f18:	4851      	ldr	r0, [pc, #324]	; (8005060 <_svfiprintf_r+0x1ec>)
 8004f1a:	f7ff fb0b 	bl	8004534 <memchr>
 8004f1e:	9a04      	ldr	r2, [sp, #16]
 8004f20:	b9d8      	cbnz	r0, 8004f5a <_svfiprintf_r+0xe6>
 8004f22:	06d0      	lsls	r0, r2, #27
 8004f24:	bf44      	itt	mi
 8004f26:	2320      	movmi	r3, #32
 8004f28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004f2c:	0711      	lsls	r1, r2, #28
 8004f2e:	bf44      	itt	mi
 8004f30:	232b      	movmi	r3, #43	; 0x2b
 8004f32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004f36:	f89a 3000 	ldrb.w	r3, [sl]
 8004f3a:	2b2a      	cmp	r3, #42	; 0x2a
 8004f3c:	d015      	beq.n	8004f6a <_svfiprintf_r+0xf6>
 8004f3e:	4654      	mov	r4, sl
 8004f40:	2000      	movs	r0, #0
 8004f42:	f04f 0c0a 	mov.w	ip, #10
 8004f46:	9a07      	ldr	r2, [sp, #28]
 8004f48:	4621      	mov	r1, r4
 8004f4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004f4e:	3b30      	subs	r3, #48	; 0x30
 8004f50:	2b09      	cmp	r3, #9
 8004f52:	d94e      	bls.n	8004ff2 <_svfiprintf_r+0x17e>
 8004f54:	b1b0      	cbz	r0, 8004f84 <_svfiprintf_r+0x110>
 8004f56:	9207      	str	r2, [sp, #28]
 8004f58:	e014      	b.n	8004f84 <_svfiprintf_r+0x110>
 8004f5a:	eba0 0308 	sub.w	r3, r0, r8
 8004f5e:	fa09 f303 	lsl.w	r3, r9, r3
 8004f62:	4313      	orrs	r3, r2
 8004f64:	46a2      	mov	sl, r4
 8004f66:	9304      	str	r3, [sp, #16]
 8004f68:	e7d2      	b.n	8004f10 <_svfiprintf_r+0x9c>
 8004f6a:	9b03      	ldr	r3, [sp, #12]
 8004f6c:	1d19      	adds	r1, r3, #4
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	9103      	str	r1, [sp, #12]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	bfbb      	ittet	lt
 8004f76:	425b      	neglt	r3, r3
 8004f78:	f042 0202 	orrlt.w	r2, r2, #2
 8004f7c:	9307      	strge	r3, [sp, #28]
 8004f7e:	9307      	strlt	r3, [sp, #28]
 8004f80:	bfb8      	it	lt
 8004f82:	9204      	strlt	r2, [sp, #16]
 8004f84:	7823      	ldrb	r3, [r4, #0]
 8004f86:	2b2e      	cmp	r3, #46	; 0x2e
 8004f88:	d10c      	bne.n	8004fa4 <_svfiprintf_r+0x130>
 8004f8a:	7863      	ldrb	r3, [r4, #1]
 8004f8c:	2b2a      	cmp	r3, #42	; 0x2a
 8004f8e:	d135      	bne.n	8004ffc <_svfiprintf_r+0x188>
 8004f90:	9b03      	ldr	r3, [sp, #12]
 8004f92:	3402      	adds	r4, #2
 8004f94:	1d1a      	adds	r2, r3, #4
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	9203      	str	r2, [sp, #12]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	bfb8      	it	lt
 8004f9e:	f04f 33ff 	movlt.w	r3, #4294967295
 8004fa2:	9305      	str	r3, [sp, #20]
 8004fa4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005070 <_svfiprintf_r+0x1fc>
 8004fa8:	2203      	movs	r2, #3
 8004faa:	4650      	mov	r0, sl
 8004fac:	7821      	ldrb	r1, [r4, #0]
 8004fae:	f7ff fac1 	bl	8004534 <memchr>
 8004fb2:	b140      	cbz	r0, 8004fc6 <_svfiprintf_r+0x152>
 8004fb4:	2340      	movs	r3, #64	; 0x40
 8004fb6:	eba0 000a 	sub.w	r0, r0, sl
 8004fba:	fa03 f000 	lsl.w	r0, r3, r0
 8004fbe:	9b04      	ldr	r3, [sp, #16]
 8004fc0:	3401      	adds	r4, #1
 8004fc2:	4303      	orrs	r3, r0
 8004fc4:	9304      	str	r3, [sp, #16]
 8004fc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fca:	2206      	movs	r2, #6
 8004fcc:	4825      	ldr	r0, [pc, #148]	; (8005064 <_svfiprintf_r+0x1f0>)
 8004fce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004fd2:	f7ff faaf 	bl	8004534 <memchr>
 8004fd6:	2800      	cmp	r0, #0
 8004fd8:	d038      	beq.n	800504c <_svfiprintf_r+0x1d8>
 8004fda:	4b23      	ldr	r3, [pc, #140]	; (8005068 <_svfiprintf_r+0x1f4>)
 8004fdc:	bb1b      	cbnz	r3, 8005026 <_svfiprintf_r+0x1b2>
 8004fde:	9b03      	ldr	r3, [sp, #12]
 8004fe0:	3307      	adds	r3, #7
 8004fe2:	f023 0307 	bic.w	r3, r3, #7
 8004fe6:	3308      	adds	r3, #8
 8004fe8:	9303      	str	r3, [sp, #12]
 8004fea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fec:	4433      	add	r3, r6
 8004fee:	9309      	str	r3, [sp, #36]	; 0x24
 8004ff0:	e767      	b.n	8004ec2 <_svfiprintf_r+0x4e>
 8004ff2:	460c      	mov	r4, r1
 8004ff4:	2001      	movs	r0, #1
 8004ff6:	fb0c 3202 	mla	r2, ip, r2, r3
 8004ffa:	e7a5      	b.n	8004f48 <_svfiprintf_r+0xd4>
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	f04f 0c0a 	mov.w	ip, #10
 8005002:	4619      	mov	r1, r3
 8005004:	3401      	adds	r4, #1
 8005006:	9305      	str	r3, [sp, #20]
 8005008:	4620      	mov	r0, r4
 800500a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800500e:	3a30      	subs	r2, #48	; 0x30
 8005010:	2a09      	cmp	r2, #9
 8005012:	d903      	bls.n	800501c <_svfiprintf_r+0x1a8>
 8005014:	2b00      	cmp	r3, #0
 8005016:	d0c5      	beq.n	8004fa4 <_svfiprintf_r+0x130>
 8005018:	9105      	str	r1, [sp, #20]
 800501a:	e7c3      	b.n	8004fa4 <_svfiprintf_r+0x130>
 800501c:	4604      	mov	r4, r0
 800501e:	2301      	movs	r3, #1
 8005020:	fb0c 2101 	mla	r1, ip, r1, r2
 8005024:	e7f0      	b.n	8005008 <_svfiprintf_r+0x194>
 8005026:	ab03      	add	r3, sp, #12
 8005028:	9300      	str	r3, [sp, #0]
 800502a:	462a      	mov	r2, r5
 800502c:	4638      	mov	r0, r7
 800502e:	4b0f      	ldr	r3, [pc, #60]	; (800506c <_svfiprintf_r+0x1f8>)
 8005030:	a904      	add	r1, sp, #16
 8005032:	f7fe f815 	bl	8003060 <_printf_float>
 8005036:	1c42      	adds	r2, r0, #1
 8005038:	4606      	mov	r6, r0
 800503a:	d1d6      	bne.n	8004fea <_svfiprintf_r+0x176>
 800503c:	89ab      	ldrh	r3, [r5, #12]
 800503e:	065b      	lsls	r3, r3, #25
 8005040:	f53f af2c 	bmi.w	8004e9c <_svfiprintf_r+0x28>
 8005044:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005046:	b01d      	add	sp, #116	; 0x74
 8005048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800504c:	ab03      	add	r3, sp, #12
 800504e:	9300      	str	r3, [sp, #0]
 8005050:	462a      	mov	r2, r5
 8005052:	4638      	mov	r0, r7
 8005054:	4b05      	ldr	r3, [pc, #20]	; (800506c <_svfiprintf_r+0x1f8>)
 8005056:	a904      	add	r1, sp, #16
 8005058:	f7fe fa9e 	bl	8003598 <_printf_i>
 800505c:	e7eb      	b.n	8005036 <_svfiprintf_r+0x1c2>
 800505e:	bf00      	nop
 8005060:	0800609c 	.word	0x0800609c
 8005064:	080060a6 	.word	0x080060a6
 8005068:	08003061 	.word	0x08003061
 800506c:	08004dbd 	.word	0x08004dbd
 8005070:	080060a2 	.word	0x080060a2

08005074 <_sbrk_r>:
 8005074:	b538      	push	{r3, r4, r5, lr}
 8005076:	2300      	movs	r3, #0
 8005078:	4d05      	ldr	r5, [pc, #20]	; (8005090 <_sbrk_r+0x1c>)
 800507a:	4604      	mov	r4, r0
 800507c:	4608      	mov	r0, r1
 800507e:	602b      	str	r3, [r5, #0]
 8005080:	f7fc fb6e 	bl	8001760 <_sbrk>
 8005084:	1c43      	adds	r3, r0, #1
 8005086:	d102      	bne.n	800508e <_sbrk_r+0x1a>
 8005088:	682b      	ldr	r3, [r5, #0]
 800508a:	b103      	cbz	r3, 800508e <_sbrk_r+0x1a>
 800508c:	6023      	str	r3, [r4, #0]
 800508e:	bd38      	pop	{r3, r4, r5, pc}
 8005090:	20000664 	.word	0x20000664

08005094 <__assert_func>:
 8005094:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005096:	4614      	mov	r4, r2
 8005098:	461a      	mov	r2, r3
 800509a:	4b09      	ldr	r3, [pc, #36]	; (80050c0 <__assert_func+0x2c>)
 800509c:	4605      	mov	r5, r0
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	68d8      	ldr	r0, [r3, #12]
 80050a2:	b14c      	cbz	r4, 80050b8 <__assert_func+0x24>
 80050a4:	4b07      	ldr	r3, [pc, #28]	; (80050c4 <__assert_func+0x30>)
 80050a6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80050aa:	9100      	str	r1, [sp, #0]
 80050ac:	462b      	mov	r3, r5
 80050ae:	4906      	ldr	r1, [pc, #24]	; (80050c8 <__assert_func+0x34>)
 80050b0:	f000 f80e 	bl	80050d0 <fiprintf>
 80050b4:	f000 faa2 	bl	80055fc <abort>
 80050b8:	4b04      	ldr	r3, [pc, #16]	; (80050cc <__assert_func+0x38>)
 80050ba:	461c      	mov	r4, r3
 80050bc:	e7f3      	b.n	80050a6 <__assert_func+0x12>
 80050be:	bf00      	nop
 80050c0:	2000000c 	.word	0x2000000c
 80050c4:	080060ad 	.word	0x080060ad
 80050c8:	080060ba 	.word	0x080060ba
 80050cc:	080060e8 	.word	0x080060e8

080050d0 <fiprintf>:
 80050d0:	b40e      	push	{r1, r2, r3}
 80050d2:	b503      	push	{r0, r1, lr}
 80050d4:	4601      	mov	r1, r0
 80050d6:	ab03      	add	r3, sp, #12
 80050d8:	4805      	ldr	r0, [pc, #20]	; (80050f0 <fiprintf+0x20>)
 80050da:	f853 2b04 	ldr.w	r2, [r3], #4
 80050de:	6800      	ldr	r0, [r0, #0]
 80050e0:	9301      	str	r3, [sp, #4]
 80050e2:	f000 f88d 	bl	8005200 <_vfiprintf_r>
 80050e6:	b002      	add	sp, #8
 80050e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80050ec:	b003      	add	sp, #12
 80050ee:	4770      	bx	lr
 80050f0:	2000000c 	.word	0x2000000c

080050f4 <__ascii_mbtowc>:
 80050f4:	b082      	sub	sp, #8
 80050f6:	b901      	cbnz	r1, 80050fa <__ascii_mbtowc+0x6>
 80050f8:	a901      	add	r1, sp, #4
 80050fa:	b142      	cbz	r2, 800510e <__ascii_mbtowc+0x1a>
 80050fc:	b14b      	cbz	r3, 8005112 <__ascii_mbtowc+0x1e>
 80050fe:	7813      	ldrb	r3, [r2, #0]
 8005100:	600b      	str	r3, [r1, #0]
 8005102:	7812      	ldrb	r2, [r2, #0]
 8005104:	1e10      	subs	r0, r2, #0
 8005106:	bf18      	it	ne
 8005108:	2001      	movne	r0, #1
 800510a:	b002      	add	sp, #8
 800510c:	4770      	bx	lr
 800510e:	4610      	mov	r0, r2
 8005110:	e7fb      	b.n	800510a <__ascii_mbtowc+0x16>
 8005112:	f06f 0001 	mvn.w	r0, #1
 8005116:	e7f8      	b.n	800510a <__ascii_mbtowc+0x16>

08005118 <memmove>:
 8005118:	4288      	cmp	r0, r1
 800511a:	b510      	push	{r4, lr}
 800511c:	eb01 0402 	add.w	r4, r1, r2
 8005120:	d902      	bls.n	8005128 <memmove+0x10>
 8005122:	4284      	cmp	r4, r0
 8005124:	4623      	mov	r3, r4
 8005126:	d807      	bhi.n	8005138 <memmove+0x20>
 8005128:	1e43      	subs	r3, r0, #1
 800512a:	42a1      	cmp	r1, r4
 800512c:	d008      	beq.n	8005140 <memmove+0x28>
 800512e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005132:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005136:	e7f8      	b.n	800512a <memmove+0x12>
 8005138:	4601      	mov	r1, r0
 800513a:	4402      	add	r2, r0
 800513c:	428a      	cmp	r2, r1
 800513e:	d100      	bne.n	8005142 <memmove+0x2a>
 8005140:	bd10      	pop	{r4, pc}
 8005142:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005146:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800514a:	e7f7      	b.n	800513c <memmove+0x24>

0800514c <__malloc_lock>:
 800514c:	4801      	ldr	r0, [pc, #4]	; (8005154 <__malloc_lock+0x8>)
 800514e:	f000 bc15 	b.w	800597c <__retarget_lock_acquire_recursive>
 8005152:	bf00      	nop
 8005154:	2000066c 	.word	0x2000066c

08005158 <__malloc_unlock>:
 8005158:	4801      	ldr	r0, [pc, #4]	; (8005160 <__malloc_unlock+0x8>)
 800515a:	f000 bc10 	b.w	800597e <__retarget_lock_release_recursive>
 800515e:	bf00      	nop
 8005160:	2000066c 	.word	0x2000066c

08005164 <_realloc_r>:
 8005164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005166:	4607      	mov	r7, r0
 8005168:	4614      	mov	r4, r2
 800516a:	460e      	mov	r6, r1
 800516c:	b921      	cbnz	r1, 8005178 <_realloc_r+0x14>
 800516e:	4611      	mov	r1, r2
 8005170:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005174:	f7ff bdc8 	b.w	8004d08 <_malloc_r>
 8005178:	b922      	cbnz	r2, 8005184 <_realloc_r+0x20>
 800517a:	f7ff fd79 	bl	8004c70 <_free_r>
 800517e:	4625      	mov	r5, r4
 8005180:	4628      	mov	r0, r5
 8005182:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005184:	f000 fc60 	bl	8005a48 <_malloc_usable_size_r>
 8005188:	42a0      	cmp	r0, r4
 800518a:	d20f      	bcs.n	80051ac <_realloc_r+0x48>
 800518c:	4621      	mov	r1, r4
 800518e:	4638      	mov	r0, r7
 8005190:	f7ff fdba 	bl	8004d08 <_malloc_r>
 8005194:	4605      	mov	r5, r0
 8005196:	2800      	cmp	r0, #0
 8005198:	d0f2      	beq.n	8005180 <_realloc_r+0x1c>
 800519a:	4631      	mov	r1, r6
 800519c:	4622      	mov	r2, r4
 800519e:	f7fd feab 	bl	8002ef8 <memcpy>
 80051a2:	4631      	mov	r1, r6
 80051a4:	4638      	mov	r0, r7
 80051a6:	f7ff fd63 	bl	8004c70 <_free_r>
 80051aa:	e7e9      	b.n	8005180 <_realloc_r+0x1c>
 80051ac:	4635      	mov	r5, r6
 80051ae:	e7e7      	b.n	8005180 <_realloc_r+0x1c>

080051b0 <__sfputc_r>:
 80051b0:	6893      	ldr	r3, [r2, #8]
 80051b2:	b410      	push	{r4}
 80051b4:	3b01      	subs	r3, #1
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	6093      	str	r3, [r2, #8]
 80051ba:	da07      	bge.n	80051cc <__sfputc_r+0x1c>
 80051bc:	6994      	ldr	r4, [r2, #24]
 80051be:	42a3      	cmp	r3, r4
 80051c0:	db01      	blt.n	80051c6 <__sfputc_r+0x16>
 80051c2:	290a      	cmp	r1, #10
 80051c4:	d102      	bne.n	80051cc <__sfputc_r+0x1c>
 80051c6:	bc10      	pop	{r4}
 80051c8:	f000 b94a 	b.w	8005460 <__swbuf_r>
 80051cc:	6813      	ldr	r3, [r2, #0]
 80051ce:	1c58      	adds	r0, r3, #1
 80051d0:	6010      	str	r0, [r2, #0]
 80051d2:	7019      	strb	r1, [r3, #0]
 80051d4:	4608      	mov	r0, r1
 80051d6:	bc10      	pop	{r4}
 80051d8:	4770      	bx	lr

080051da <__sfputs_r>:
 80051da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051dc:	4606      	mov	r6, r0
 80051de:	460f      	mov	r7, r1
 80051e0:	4614      	mov	r4, r2
 80051e2:	18d5      	adds	r5, r2, r3
 80051e4:	42ac      	cmp	r4, r5
 80051e6:	d101      	bne.n	80051ec <__sfputs_r+0x12>
 80051e8:	2000      	movs	r0, #0
 80051ea:	e007      	b.n	80051fc <__sfputs_r+0x22>
 80051ec:	463a      	mov	r2, r7
 80051ee:	4630      	mov	r0, r6
 80051f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051f4:	f7ff ffdc 	bl	80051b0 <__sfputc_r>
 80051f8:	1c43      	adds	r3, r0, #1
 80051fa:	d1f3      	bne.n	80051e4 <__sfputs_r+0xa>
 80051fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005200 <_vfiprintf_r>:
 8005200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005204:	460d      	mov	r5, r1
 8005206:	4614      	mov	r4, r2
 8005208:	4698      	mov	r8, r3
 800520a:	4606      	mov	r6, r0
 800520c:	b09d      	sub	sp, #116	; 0x74
 800520e:	b118      	cbz	r0, 8005218 <_vfiprintf_r+0x18>
 8005210:	6983      	ldr	r3, [r0, #24]
 8005212:	b90b      	cbnz	r3, 8005218 <_vfiprintf_r+0x18>
 8005214:	f000 fb14 	bl	8005840 <__sinit>
 8005218:	4b89      	ldr	r3, [pc, #548]	; (8005440 <_vfiprintf_r+0x240>)
 800521a:	429d      	cmp	r5, r3
 800521c:	d11b      	bne.n	8005256 <_vfiprintf_r+0x56>
 800521e:	6875      	ldr	r5, [r6, #4]
 8005220:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005222:	07d9      	lsls	r1, r3, #31
 8005224:	d405      	bmi.n	8005232 <_vfiprintf_r+0x32>
 8005226:	89ab      	ldrh	r3, [r5, #12]
 8005228:	059a      	lsls	r2, r3, #22
 800522a:	d402      	bmi.n	8005232 <_vfiprintf_r+0x32>
 800522c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800522e:	f000 fba5 	bl	800597c <__retarget_lock_acquire_recursive>
 8005232:	89ab      	ldrh	r3, [r5, #12]
 8005234:	071b      	lsls	r3, r3, #28
 8005236:	d501      	bpl.n	800523c <_vfiprintf_r+0x3c>
 8005238:	692b      	ldr	r3, [r5, #16]
 800523a:	b9eb      	cbnz	r3, 8005278 <_vfiprintf_r+0x78>
 800523c:	4629      	mov	r1, r5
 800523e:	4630      	mov	r0, r6
 8005240:	f000 f96e 	bl	8005520 <__swsetup_r>
 8005244:	b1c0      	cbz	r0, 8005278 <_vfiprintf_r+0x78>
 8005246:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005248:	07dc      	lsls	r4, r3, #31
 800524a:	d50e      	bpl.n	800526a <_vfiprintf_r+0x6a>
 800524c:	f04f 30ff 	mov.w	r0, #4294967295
 8005250:	b01d      	add	sp, #116	; 0x74
 8005252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005256:	4b7b      	ldr	r3, [pc, #492]	; (8005444 <_vfiprintf_r+0x244>)
 8005258:	429d      	cmp	r5, r3
 800525a:	d101      	bne.n	8005260 <_vfiprintf_r+0x60>
 800525c:	68b5      	ldr	r5, [r6, #8]
 800525e:	e7df      	b.n	8005220 <_vfiprintf_r+0x20>
 8005260:	4b79      	ldr	r3, [pc, #484]	; (8005448 <_vfiprintf_r+0x248>)
 8005262:	429d      	cmp	r5, r3
 8005264:	bf08      	it	eq
 8005266:	68f5      	ldreq	r5, [r6, #12]
 8005268:	e7da      	b.n	8005220 <_vfiprintf_r+0x20>
 800526a:	89ab      	ldrh	r3, [r5, #12]
 800526c:	0598      	lsls	r0, r3, #22
 800526e:	d4ed      	bmi.n	800524c <_vfiprintf_r+0x4c>
 8005270:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005272:	f000 fb84 	bl	800597e <__retarget_lock_release_recursive>
 8005276:	e7e9      	b.n	800524c <_vfiprintf_r+0x4c>
 8005278:	2300      	movs	r3, #0
 800527a:	9309      	str	r3, [sp, #36]	; 0x24
 800527c:	2320      	movs	r3, #32
 800527e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005282:	2330      	movs	r3, #48	; 0x30
 8005284:	f04f 0901 	mov.w	r9, #1
 8005288:	f8cd 800c 	str.w	r8, [sp, #12]
 800528c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800544c <_vfiprintf_r+0x24c>
 8005290:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005294:	4623      	mov	r3, r4
 8005296:	469a      	mov	sl, r3
 8005298:	f813 2b01 	ldrb.w	r2, [r3], #1
 800529c:	b10a      	cbz	r2, 80052a2 <_vfiprintf_r+0xa2>
 800529e:	2a25      	cmp	r2, #37	; 0x25
 80052a0:	d1f9      	bne.n	8005296 <_vfiprintf_r+0x96>
 80052a2:	ebba 0b04 	subs.w	fp, sl, r4
 80052a6:	d00b      	beq.n	80052c0 <_vfiprintf_r+0xc0>
 80052a8:	465b      	mov	r3, fp
 80052aa:	4622      	mov	r2, r4
 80052ac:	4629      	mov	r1, r5
 80052ae:	4630      	mov	r0, r6
 80052b0:	f7ff ff93 	bl	80051da <__sfputs_r>
 80052b4:	3001      	adds	r0, #1
 80052b6:	f000 80aa 	beq.w	800540e <_vfiprintf_r+0x20e>
 80052ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80052bc:	445a      	add	r2, fp
 80052be:	9209      	str	r2, [sp, #36]	; 0x24
 80052c0:	f89a 3000 	ldrb.w	r3, [sl]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	f000 80a2 	beq.w	800540e <_vfiprintf_r+0x20e>
 80052ca:	2300      	movs	r3, #0
 80052cc:	f04f 32ff 	mov.w	r2, #4294967295
 80052d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80052d4:	f10a 0a01 	add.w	sl, sl, #1
 80052d8:	9304      	str	r3, [sp, #16]
 80052da:	9307      	str	r3, [sp, #28]
 80052dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80052e0:	931a      	str	r3, [sp, #104]	; 0x68
 80052e2:	4654      	mov	r4, sl
 80052e4:	2205      	movs	r2, #5
 80052e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052ea:	4858      	ldr	r0, [pc, #352]	; (800544c <_vfiprintf_r+0x24c>)
 80052ec:	f7ff f922 	bl	8004534 <memchr>
 80052f0:	9a04      	ldr	r2, [sp, #16]
 80052f2:	b9d8      	cbnz	r0, 800532c <_vfiprintf_r+0x12c>
 80052f4:	06d1      	lsls	r1, r2, #27
 80052f6:	bf44      	itt	mi
 80052f8:	2320      	movmi	r3, #32
 80052fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80052fe:	0713      	lsls	r3, r2, #28
 8005300:	bf44      	itt	mi
 8005302:	232b      	movmi	r3, #43	; 0x2b
 8005304:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005308:	f89a 3000 	ldrb.w	r3, [sl]
 800530c:	2b2a      	cmp	r3, #42	; 0x2a
 800530e:	d015      	beq.n	800533c <_vfiprintf_r+0x13c>
 8005310:	4654      	mov	r4, sl
 8005312:	2000      	movs	r0, #0
 8005314:	f04f 0c0a 	mov.w	ip, #10
 8005318:	9a07      	ldr	r2, [sp, #28]
 800531a:	4621      	mov	r1, r4
 800531c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005320:	3b30      	subs	r3, #48	; 0x30
 8005322:	2b09      	cmp	r3, #9
 8005324:	d94e      	bls.n	80053c4 <_vfiprintf_r+0x1c4>
 8005326:	b1b0      	cbz	r0, 8005356 <_vfiprintf_r+0x156>
 8005328:	9207      	str	r2, [sp, #28]
 800532a:	e014      	b.n	8005356 <_vfiprintf_r+0x156>
 800532c:	eba0 0308 	sub.w	r3, r0, r8
 8005330:	fa09 f303 	lsl.w	r3, r9, r3
 8005334:	4313      	orrs	r3, r2
 8005336:	46a2      	mov	sl, r4
 8005338:	9304      	str	r3, [sp, #16]
 800533a:	e7d2      	b.n	80052e2 <_vfiprintf_r+0xe2>
 800533c:	9b03      	ldr	r3, [sp, #12]
 800533e:	1d19      	adds	r1, r3, #4
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	9103      	str	r1, [sp, #12]
 8005344:	2b00      	cmp	r3, #0
 8005346:	bfbb      	ittet	lt
 8005348:	425b      	neglt	r3, r3
 800534a:	f042 0202 	orrlt.w	r2, r2, #2
 800534e:	9307      	strge	r3, [sp, #28]
 8005350:	9307      	strlt	r3, [sp, #28]
 8005352:	bfb8      	it	lt
 8005354:	9204      	strlt	r2, [sp, #16]
 8005356:	7823      	ldrb	r3, [r4, #0]
 8005358:	2b2e      	cmp	r3, #46	; 0x2e
 800535a:	d10c      	bne.n	8005376 <_vfiprintf_r+0x176>
 800535c:	7863      	ldrb	r3, [r4, #1]
 800535e:	2b2a      	cmp	r3, #42	; 0x2a
 8005360:	d135      	bne.n	80053ce <_vfiprintf_r+0x1ce>
 8005362:	9b03      	ldr	r3, [sp, #12]
 8005364:	3402      	adds	r4, #2
 8005366:	1d1a      	adds	r2, r3, #4
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	9203      	str	r2, [sp, #12]
 800536c:	2b00      	cmp	r3, #0
 800536e:	bfb8      	it	lt
 8005370:	f04f 33ff 	movlt.w	r3, #4294967295
 8005374:	9305      	str	r3, [sp, #20]
 8005376:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800545c <_vfiprintf_r+0x25c>
 800537a:	2203      	movs	r2, #3
 800537c:	4650      	mov	r0, sl
 800537e:	7821      	ldrb	r1, [r4, #0]
 8005380:	f7ff f8d8 	bl	8004534 <memchr>
 8005384:	b140      	cbz	r0, 8005398 <_vfiprintf_r+0x198>
 8005386:	2340      	movs	r3, #64	; 0x40
 8005388:	eba0 000a 	sub.w	r0, r0, sl
 800538c:	fa03 f000 	lsl.w	r0, r3, r0
 8005390:	9b04      	ldr	r3, [sp, #16]
 8005392:	3401      	adds	r4, #1
 8005394:	4303      	orrs	r3, r0
 8005396:	9304      	str	r3, [sp, #16]
 8005398:	f814 1b01 	ldrb.w	r1, [r4], #1
 800539c:	2206      	movs	r2, #6
 800539e:	482c      	ldr	r0, [pc, #176]	; (8005450 <_vfiprintf_r+0x250>)
 80053a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80053a4:	f7ff f8c6 	bl	8004534 <memchr>
 80053a8:	2800      	cmp	r0, #0
 80053aa:	d03f      	beq.n	800542c <_vfiprintf_r+0x22c>
 80053ac:	4b29      	ldr	r3, [pc, #164]	; (8005454 <_vfiprintf_r+0x254>)
 80053ae:	bb1b      	cbnz	r3, 80053f8 <_vfiprintf_r+0x1f8>
 80053b0:	9b03      	ldr	r3, [sp, #12]
 80053b2:	3307      	adds	r3, #7
 80053b4:	f023 0307 	bic.w	r3, r3, #7
 80053b8:	3308      	adds	r3, #8
 80053ba:	9303      	str	r3, [sp, #12]
 80053bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053be:	443b      	add	r3, r7
 80053c0:	9309      	str	r3, [sp, #36]	; 0x24
 80053c2:	e767      	b.n	8005294 <_vfiprintf_r+0x94>
 80053c4:	460c      	mov	r4, r1
 80053c6:	2001      	movs	r0, #1
 80053c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80053cc:	e7a5      	b.n	800531a <_vfiprintf_r+0x11a>
 80053ce:	2300      	movs	r3, #0
 80053d0:	f04f 0c0a 	mov.w	ip, #10
 80053d4:	4619      	mov	r1, r3
 80053d6:	3401      	adds	r4, #1
 80053d8:	9305      	str	r3, [sp, #20]
 80053da:	4620      	mov	r0, r4
 80053dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80053e0:	3a30      	subs	r2, #48	; 0x30
 80053e2:	2a09      	cmp	r2, #9
 80053e4:	d903      	bls.n	80053ee <_vfiprintf_r+0x1ee>
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d0c5      	beq.n	8005376 <_vfiprintf_r+0x176>
 80053ea:	9105      	str	r1, [sp, #20]
 80053ec:	e7c3      	b.n	8005376 <_vfiprintf_r+0x176>
 80053ee:	4604      	mov	r4, r0
 80053f0:	2301      	movs	r3, #1
 80053f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80053f6:	e7f0      	b.n	80053da <_vfiprintf_r+0x1da>
 80053f8:	ab03      	add	r3, sp, #12
 80053fa:	9300      	str	r3, [sp, #0]
 80053fc:	462a      	mov	r2, r5
 80053fe:	4630      	mov	r0, r6
 8005400:	4b15      	ldr	r3, [pc, #84]	; (8005458 <_vfiprintf_r+0x258>)
 8005402:	a904      	add	r1, sp, #16
 8005404:	f7fd fe2c 	bl	8003060 <_printf_float>
 8005408:	4607      	mov	r7, r0
 800540a:	1c78      	adds	r0, r7, #1
 800540c:	d1d6      	bne.n	80053bc <_vfiprintf_r+0x1bc>
 800540e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005410:	07d9      	lsls	r1, r3, #31
 8005412:	d405      	bmi.n	8005420 <_vfiprintf_r+0x220>
 8005414:	89ab      	ldrh	r3, [r5, #12]
 8005416:	059a      	lsls	r2, r3, #22
 8005418:	d402      	bmi.n	8005420 <_vfiprintf_r+0x220>
 800541a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800541c:	f000 faaf 	bl	800597e <__retarget_lock_release_recursive>
 8005420:	89ab      	ldrh	r3, [r5, #12]
 8005422:	065b      	lsls	r3, r3, #25
 8005424:	f53f af12 	bmi.w	800524c <_vfiprintf_r+0x4c>
 8005428:	9809      	ldr	r0, [sp, #36]	; 0x24
 800542a:	e711      	b.n	8005250 <_vfiprintf_r+0x50>
 800542c:	ab03      	add	r3, sp, #12
 800542e:	9300      	str	r3, [sp, #0]
 8005430:	462a      	mov	r2, r5
 8005432:	4630      	mov	r0, r6
 8005434:	4b08      	ldr	r3, [pc, #32]	; (8005458 <_vfiprintf_r+0x258>)
 8005436:	a904      	add	r1, sp, #16
 8005438:	f7fe f8ae 	bl	8003598 <_printf_i>
 800543c:	e7e4      	b.n	8005408 <_vfiprintf_r+0x208>
 800543e:	bf00      	nop
 8005440:	08006214 	.word	0x08006214
 8005444:	08006234 	.word	0x08006234
 8005448:	080061f4 	.word	0x080061f4
 800544c:	0800609c 	.word	0x0800609c
 8005450:	080060a6 	.word	0x080060a6
 8005454:	08003061 	.word	0x08003061
 8005458:	080051db 	.word	0x080051db
 800545c:	080060a2 	.word	0x080060a2

08005460 <__swbuf_r>:
 8005460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005462:	460e      	mov	r6, r1
 8005464:	4614      	mov	r4, r2
 8005466:	4605      	mov	r5, r0
 8005468:	b118      	cbz	r0, 8005472 <__swbuf_r+0x12>
 800546a:	6983      	ldr	r3, [r0, #24]
 800546c:	b90b      	cbnz	r3, 8005472 <__swbuf_r+0x12>
 800546e:	f000 f9e7 	bl	8005840 <__sinit>
 8005472:	4b21      	ldr	r3, [pc, #132]	; (80054f8 <__swbuf_r+0x98>)
 8005474:	429c      	cmp	r4, r3
 8005476:	d12b      	bne.n	80054d0 <__swbuf_r+0x70>
 8005478:	686c      	ldr	r4, [r5, #4]
 800547a:	69a3      	ldr	r3, [r4, #24]
 800547c:	60a3      	str	r3, [r4, #8]
 800547e:	89a3      	ldrh	r3, [r4, #12]
 8005480:	071a      	lsls	r2, r3, #28
 8005482:	d52f      	bpl.n	80054e4 <__swbuf_r+0x84>
 8005484:	6923      	ldr	r3, [r4, #16]
 8005486:	b36b      	cbz	r3, 80054e4 <__swbuf_r+0x84>
 8005488:	6923      	ldr	r3, [r4, #16]
 800548a:	6820      	ldr	r0, [r4, #0]
 800548c:	b2f6      	uxtb	r6, r6
 800548e:	1ac0      	subs	r0, r0, r3
 8005490:	6963      	ldr	r3, [r4, #20]
 8005492:	4637      	mov	r7, r6
 8005494:	4283      	cmp	r3, r0
 8005496:	dc04      	bgt.n	80054a2 <__swbuf_r+0x42>
 8005498:	4621      	mov	r1, r4
 800549a:	4628      	mov	r0, r5
 800549c:	f000 f93c 	bl	8005718 <_fflush_r>
 80054a0:	bb30      	cbnz	r0, 80054f0 <__swbuf_r+0x90>
 80054a2:	68a3      	ldr	r3, [r4, #8]
 80054a4:	3001      	adds	r0, #1
 80054a6:	3b01      	subs	r3, #1
 80054a8:	60a3      	str	r3, [r4, #8]
 80054aa:	6823      	ldr	r3, [r4, #0]
 80054ac:	1c5a      	adds	r2, r3, #1
 80054ae:	6022      	str	r2, [r4, #0]
 80054b0:	701e      	strb	r6, [r3, #0]
 80054b2:	6963      	ldr	r3, [r4, #20]
 80054b4:	4283      	cmp	r3, r0
 80054b6:	d004      	beq.n	80054c2 <__swbuf_r+0x62>
 80054b8:	89a3      	ldrh	r3, [r4, #12]
 80054ba:	07db      	lsls	r3, r3, #31
 80054bc:	d506      	bpl.n	80054cc <__swbuf_r+0x6c>
 80054be:	2e0a      	cmp	r6, #10
 80054c0:	d104      	bne.n	80054cc <__swbuf_r+0x6c>
 80054c2:	4621      	mov	r1, r4
 80054c4:	4628      	mov	r0, r5
 80054c6:	f000 f927 	bl	8005718 <_fflush_r>
 80054ca:	b988      	cbnz	r0, 80054f0 <__swbuf_r+0x90>
 80054cc:	4638      	mov	r0, r7
 80054ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054d0:	4b0a      	ldr	r3, [pc, #40]	; (80054fc <__swbuf_r+0x9c>)
 80054d2:	429c      	cmp	r4, r3
 80054d4:	d101      	bne.n	80054da <__swbuf_r+0x7a>
 80054d6:	68ac      	ldr	r4, [r5, #8]
 80054d8:	e7cf      	b.n	800547a <__swbuf_r+0x1a>
 80054da:	4b09      	ldr	r3, [pc, #36]	; (8005500 <__swbuf_r+0xa0>)
 80054dc:	429c      	cmp	r4, r3
 80054de:	bf08      	it	eq
 80054e0:	68ec      	ldreq	r4, [r5, #12]
 80054e2:	e7ca      	b.n	800547a <__swbuf_r+0x1a>
 80054e4:	4621      	mov	r1, r4
 80054e6:	4628      	mov	r0, r5
 80054e8:	f000 f81a 	bl	8005520 <__swsetup_r>
 80054ec:	2800      	cmp	r0, #0
 80054ee:	d0cb      	beq.n	8005488 <__swbuf_r+0x28>
 80054f0:	f04f 37ff 	mov.w	r7, #4294967295
 80054f4:	e7ea      	b.n	80054cc <__swbuf_r+0x6c>
 80054f6:	bf00      	nop
 80054f8:	08006214 	.word	0x08006214
 80054fc:	08006234 	.word	0x08006234
 8005500:	080061f4 	.word	0x080061f4

08005504 <__ascii_wctomb>:
 8005504:	4603      	mov	r3, r0
 8005506:	4608      	mov	r0, r1
 8005508:	b141      	cbz	r1, 800551c <__ascii_wctomb+0x18>
 800550a:	2aff      	cmp	r2, #255	; 0xff
 800550c:	d904      	bls.n	8005518 <__ascii_wctomb+0x14>
 800550e:	228a      	movs	r2, #138	; 0x8a
 8005510:	f04f 30ff 	mov.w	r0, #4294967295
 8005514:	601a      	str	r2, [r3, #0]
 8005516:	4770      	bx	lr
 8005518:	2001      	movs	r0, #1
 800551a:	700a      	strb	r2, [r1, #0]
 800551c:	4770      	bx	lr
	...

08005520 <__swsetup_r>:
 8005520:	4b32      	ldr	r3, [pc, #200]	; (80055ec <__swsetup_r+0xcc>)
 8005522:	b570      	push	{r4, r5, r6, lr}
 8005524:	681d      	ldr	r5, [r3, #0]
 8005526:	4606      	mov	r6, r0
 8005528:	460c      	mov	r4, r1
 800552a:	b125      	cbz	r5, 8005536 <__swsetup_r+0x16>
 800552c:	69ab      	ldr	r3, [r5, #24]
 800552e:	b913      	cbnz	r3, 8005536 <__swsetup_r+0x16>
 8005530:	4628      	mov	r0, r5
 8005532:	f000 f985 	bl	8005840 <__sinit>
 8005536:	4b2e      	ldr	r3, [pc, #184]	; (80055f0 <__swsetup_r+0xd0>)
 8005538:	429c      	cmp	r4, r3
 800553a:	d10f      	bne.n	800555c <__swsetup_r+0x3c>
 800553c:	686c      	ldr	r4, [r5, #4]
 800553e:	89a3      	ldrh	r3, [r4, #12]
 8005540:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005544:	0719      	lsls	r1, r3, #28
 8005546:	d42c      	bmi.n	80055a2 <__swsetup_r+0x82>
 8005548:	06dd      	lsls	r5, r3, #27
 800554a:	d411      	bmi.n	8005570 <__swsetup_r+0x50>
 800554c:	2309      	movs	r3, #9
 800554e:	6033      	str	r3, [r6, #0]
 8005550:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005554:	f04f 30ff 	mov.w	r0, #4294967295
 8005558:	81a3      	strh	r3, [r4, #12]
 800555a:	e03e      	b.n	80055da <__swsetup_r+0xba>
 800555c:	4b25      	ldr	r3, [pc, #148]	; (80055f4 <__swsetup_r+0xd4>)
 800555e:	429c      	cmp	r4, r3
 8005560:	d101      	bne.n	8005566 <__swsetup_r+0x46>
 8005562:	68ac      	ldr	r4, [r5, #8]
 8005564:	e7eb      	b.n	800553e <__swsetup_r+0x1e>
 8005566:	4b24      	ldr	r3, [pc, #144]	; (80055f8 <__swsetup_r+0xd8>)
 8005568:	429c      	cmp	r4, r3
 800556a:	bf08      	it	eq
 800556c:	68ec      	ldreq	r4, [r5, #12]
 800556e:	e7e6      	b.n	800553e <__swsetup_r+0x1e>
 8005570:	0758      	lsls	r0, r3, #29
 8005572:	d512      	bpl.n	800559a <__swsetup_r+0x7a>
 8005574:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005576:	b141      	cbz	r1, 800558a <__swsetup_r+0x6a>
 8005578:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800557c:	4299      	cmp	r1, r3
 800557e:	d002      	beq.n	8005586 <__swsetup_r+0x66>
 8005580:	4630      	mov	r0, r6
 8005582:	f7ff fb75 	bl	8004c70 <_free_r>
 8005586:	2300      	movs	r3, #0
 8005588:	6363      	str	r3, [r4, #52]	; 0x34
 800558a:	89a3      	ldrh	r3, [r4, #12]
 800558c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005590:	81a3      	strh	r3, [r4, #12]
 8005592:	2300      	movs	r3, #0
 8005594:	6063      	str	r3, [r4, #4]
 8005596:	6923      	ldr	r3, [r4, #16]
 8005598:	6023      	str	r3, [r4, #0]
 800559a:	89a3      	ldrh	r3, [r4, #12]
 800559c:	f043 0308 	orr.w	r3, r3, #8
 80055a0:	81a3      	strh	r3, [r4, #12]
 80055a2:	6923      	ldr	r3, [r4, #16]
 80055a4:	b94b      	cbnz	r3, 80055ba <__swsetup_r+0x9a>
 80055a6:	89a3      	ldrh	r3, [r4, #12]
 80055a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80055ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80055b0:	d003      	beq.n	80055ba <__swsetup_r+0x9a>
 80055b2:	4621      	mov	r1, r4
 80055b4:	4630      	mov	r0, r6
 80055b6:	f000 fa07 	bl	80059c8 <__smakebuf_r>
 80055ba:	89a0      	ldrh	r0, [r4, #12]
 80055bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80055c0:	f010 0301 	ands.w	r3, r0, #1
 80055c4:	d00a      	beq.n	80055dc <__swsetup_r+0xbc>
 80055c6:	2300      	movs	r3, #0
 80055c8:	60a3      	str	r3, [r4, #8]
 80055ca:	6963      	ldr	r3, [r4, #20]
 80055cc:	425b      	negs	r3, r3
 80055ce:	61a3      	str	r3, [r4, #24]
 80055d0:	6923      	ldr	r3, [r4, #16]
 80055d2:	b943      	cbnz	r3, 80055e6 <__swsetup_r+0xc6>
 80055d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80055d8:	d1ba      	bne.n	8005550 <__swsetup_r+0x30>
 80055da:	bd70      	pop	{r4, r5, r6, pc}
 80055dc:	0781      	lsls	r1, r0, #30
 80055de:	bf58      	it	pl
 80055e0:	6963      	ldrpl	r3, [r4, #20]
 80055e2:	60a3      	str	r3, [r4, #8]
 80055e4:	e7f4      	b.n	80055d0 <__swsetup_r+0xb0>
 80055e6:	2000      	movs	r0, #0
 80055e8:	e7f7      	b.n	80055da <__swsetup_r+0xba>
 80055ea:	bf00      	nop
 80055ec:	2000000c 	.word	0x2000000c
 80055f0:	08006214 	.word	0x08006214
 80055f4:	08006234 	.word	0x08006234
 80055f8:	080061f4 	.word	0x080061f4

080055fc <abort>:
 80055fc:	2006      	movs	r0, #6
 80055fe:	b508      	push	{r3, lr}
 8005600:	f000 fa52 	bl	8005aa8 <raise>
 8005604:	2001      	movs	r0, #1
 8005606:	f7fc f837 	bl	8001678 <_exit>
	...

0800560c <__sflush_r>:
 800560c:	898a      	ldrh	r2, [r1, #12]
 800560e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005612:	4605      	mov	r5, r0
 8005614:	0710      	lsls	r0, r2, #28
 8005616:	460c      	mov	r4, r1
 8005618:	d458      	bmi.n	80056cc <__sflush_r+0xc0>
 800561a:	684b      	ldr	r3, [r1, #4]
 800561c:	2b00      	cmp	r3, #0
 800561e:	dc05      	bgt.n	800562c <__sflush_r+0x20>
 8005620:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005622:	2b00      	cmp	r3, #0
 8005624:	dc02      	bgt.n	800562c <__sflush_r+0x20>
 8005626:	2000      	movs	r0, #0
 8005628:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800562c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800562e:	2e00      	cmp	r6, #0
 8005630:	d0f9      	beq.n	8005626 <__sflush_r+0x1a>
 8005632:	2300      	movs	r3, #0
 8005634:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005638:	682f      	ldr	r7, [r5, #0]
 800563a:	602b      	str	r3, [r5, #0]
 800563c:	d032      	beq.n	80056a4 <__sflush_r+0x98>
 800563e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005640:	89a3      	ldrh	r3, [r4, #12]
 8005642:	075a      	lsls	r2, r3, #29
 8005644:	d505      	bpl.n	8005652 <__sflush_r+0x46>
 8005646:	6863      	ldr	r3, [r4, #4]
 8005648:	1ac0      	subs	r0, r0, r3
 800564a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800564c:	b10b      	cbz	r3, 8005652 <__sflush_r+0x46>
 800564e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005650:	1ac0      	subs	r0, r0, r3
 8005652:	2300      	movs	r3, #0
 8005654:	4602      	mov	r2, r0
 8005656:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005658:	4628      	mov	r0, r5
 800565a:	6a21      	ldr	r1, [r4, #32]
 800565c:	47b0      	blx	r6
 800565e:	1c43      	adds	r3, r0, #1
 8005660:	89a3      	ldrh	r3, [r4, #12]
 8005662:	d106      	bne.n	8005672 <__sflush_r+0x66>
 8005664:	6829      	ldr	r1, [r5, #0]
 8005666:	291d      	cmp	r1, #29
 8005668:	d82c      	bhi.n	80056c4 <__sflush_r+0xb8>
 800566a:	4a2a      	ldr	r2, [pc, #168]	; (8005714 <__sflush_r+0x108>)
 800566c:	40ca      	lsrs	r2, r1
 800566e:	07d6      	lsls	r6, r2, #31
 8005670:	d528      	bpl.n	80056c4 <__sflush_r+0xb8>
 8005672:	2200      	movs	r2, #0
 8005674:	6062      	str	r2, [r4, #4]
 8005676:	6922      	ldr	r2, [r4, #16]
 8005678:	04d9      	lsls	r1, r3, #19
 800567a:	6022      	str	r2, [r4, #0]
 800567c:	d504      	bpl.n	8005688 <__sflush_r+0x7c>
 800567e:	1c42      	adds	r2, r0, #1
 8005680:	d101      	bne.n	8005686 <__sflush_r+0x7a>
 8005682:	682b      	ldr	r3, [r5, #0]
 8005684:	b903      	cbnz	r3, 8005688 <__sflush_r+0x7c>
 8005686:	6560      	str	r0, [r4, #84]	; 0x54
 8005688:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800568a:	602f      	str	r7, [r5, #0]
 800568c:	2900      	cmp	r1, #0
 800568e:	d0ca      	beq.n	8005626 <__sflush_r+0x1a>
 8005690:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005694:	4299      	cmp	r1, r3
 8005696:	d002      	beq.n	800569e <__sflush_r+0x92>
 8005698:	4628      	mov	r0, r5
 800569a:	f7ff fae9 	bl	8004c70 <_free_r>
 800569e:	2000      	movs	r0, #0
 80056a0:	6360      	str	r0, [r4, #52]	; 0x34
 80056a2:	e7c1      	b.n	8005628 <__sflush_r+0x1c>
 80056a4:	6a21      	ldr	r1, [r4, #32]
 80056a6:	2301      	movs	r3, #1
 80056a8:	4628      	mov	r0, r5
 80056aa:	47b0      	blx	r6
 80056ac:	1c41      	adds	r1, r0, #1
 80056ae:	d1c7      	bne.n	8005640 <__sflush_r+0x34>
 80056b0:	682b      	ldr	r3, [r5, #0]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d0c4      	beq.n	8005640 <__sflush_r+0x34>
 80056b6:	2b1d      	cmp	r3, #29
 80056b8:	d001      	beq.n	80056be <__sflush_r+0xb2>
 80056ba:	2b16      	cmp	r3, #22
 80056bc:	d101      	bne.n	80056c2 <__sflush_r+0xb6>
 80056be:	602f      	str	r7, [r5, #0]
 80056c0:	e7b1      	b.n	8005626 <__sflush_r+0x1a>
 80056c2:	89a3      	ldrh	r3, [r4, #12]
 80056c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056c8:	81a3      	strh	r3, [r4, #12]
 80056ca:	e7ad      	b.n	8005628 <__sflush_r+0x1c>
 80056cc:	690f      	ldr	r7, [r1, #16]
 80056ce:	2f00      	cmp	r7, #0
 80056d0:	d0a9      	beq.n	8005626 <__sflush_r+0x1a>
 80056d2:	0793      	lsls	r3, r2, #30
 80056d4:	bf18      	it	ne
 80056d6:	2300      	movne	r3, #0
 80056d8:	680e      	ldr	r6, [r1, #0]
 80056da:	bf08      	it	eq
 80056dc:	694b      	ldreq	r3, [r1, #20]
 80056de:	eba6 0807 	sub.w	r8, r6, r7
 80056e2:	600f      	str	r7, [r1, #0]
 80056e4:	608b      	str	r3, [r1, #8]
 80056e6:	f1b8 0f00 	cmp.w	r8, #0
 80056ea:	dd9c      	ble.n	8005626 <__sflush_r+0x1a>
 80056ec:	4643      	mov	r3, r8
 80056ee:	463a      	mov	r2, r7
 80056f0:	4628      	mov	r0, r5
 80056f2:	6a21      	ldr	r1, [r4, #32]
 80056f4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80056f6:	47b0      	blx	r6
 80056f8:	2800      	cmp	r0, #0
 80056fa:	dc06      	bgt.n	800570a <__sflush_r+0xfe>
 80056fc:	89a3      	ldrh	r3, [r4, #12]
 80056fe:	f04f 30ff 	mov.w	r0, #4294967295
 8005702:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005706:	81a3      	strh	r3, [r4, #12]
 8005708:	e78e      	b.n	8005628 <__sflush_r+0x1c>
 800570a:	4407      	add	r7, r0
 800570c:	eba8 0800 	sub.w	r8, r8, r0
 8005710:	e7e9      	b.n	80056e6 <__sflush_r+0xda>
 8005712:	bf00      	nop
 8005714:	20400001 	.word	0x20400001

08005718 <_fflush_r>:
 8005718:	b538      	push	{r3, r4, r5, lr}
 800571a:	690b      	ldr	r3, [r1, #16]
 800571c:	4605      	mov	r5, r0
 800571e:	460c      	mov	r4, r1
 8005720:	b913      	cbnz	r3, 8005728 <_fflush_r+0x10>
 8005722:	2500      	movs	r5, #0
 8005724:	4628      	mov	r0, r5
 8005726:	bd38      	pop	{r3, r4, r5, pc}
 8005728:	b118      	cbz	r0, 8005732 <_fflush_r+0x1a>
 800572a:	6983      	ldr	r3, [r0, #24]
 800572c:	b90b      	cbnz	r3, 8005732 <_fflush_r+0x1a>
 800572e:	f000 f887 	bl	8005840 <__sinit>
 8005732:	4b14      	ldr	r3, [pc, #80]	; (8005784 <_fflush_r+0x6c>)
 8005734:	429c      	cmp	r4, r3
 8005736:	d11b      	bne.n	8005770 <_fflush_r+0x58>
 8005738:	686c      	ldr	r4, [r5, #4]
 800573a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d0ef      	beq.n	8005722 <_fflush_r+0xa>
 8005742:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005744:	07d0      	lsls	r0, r2, #31
 8005746:	d404      	bmi.n	8005752 <_fflush_r+0x3a>
 8005748:	0599      	lsls	r1, r3, #22
 800574a:	d402      	bmi.n	8005752 <_fflush_r+0x3a>
 800574c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800574e:	f000 f915 	bl	800597c <__retarget_lock_acquire_recursive>
 8005752:	4628      	mov	r0, r5
 8005754:	4621      	mov	r1, r4
 8005756:	f7ff ff59 	bl	800560c <__sflush_r>
 800575a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800575c:	4605      	mov	r5, r0
 800575e:	07da      	lsls	r2, r3, #31
 8005760:	d4e0      	bmi.n	8005724 <_fflush_r+0xc>
 8005762:	89a3      	ldrh	r3, [r4, #12]
 8005764:	059b      	lsls	r3, r3, #22
 8005766:	d4dd      	bmi.n	8005724 <_fflush_r+0xc>
 8005768:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800576a:	f000 f908 	bl	800597e <__retarget_lock_release_recursive>
 800576e:	e7d9      	b.n	8005724 <_fflush_r+0xc>
 8005770:	4b05      	ldr	r3, [pc, #20]	; (8005788 <_fflush_r+0x70>)
 8005772:	429c      	cmp	r4, r3
 8005774:	d101      	bne.n	800577a <_fflush_r+0x62>
 8005776:	68ac      	ldr	r4, [r5, #8]
 8005778:	e7df      	b.n	800573a <_fflush_r+0x22>
 800577a:	4b04      	ldr	r3, [pc, #16]	; (800578c <_fflush_r+0x74>)
 800577c:	429c      	cmp	r4, r3
 800577e:	bf08      	it	eq
 8005780:	68ec      	ldreq	r4, [r5, #12]
 8005782:	e7da      	b.n	800573a <_fflush_r+0x22>
 8005784:	08006214 	.word	0x08006214
 8005788:	08006234 	.word	0x08006234
 800578c:	080061f4 	.word	0x080061f4

08005790 <std>:
 8005790:	2300      	movs	r3, #0
 8005792:	b510      	push	{r4, lr}
 8005794:	4604      	mov	r4, r0
 8005796:	e9c0 3300 	strd	r3, r3, [r0]
 800579a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800579e:	6083      	str	r3, [r0, #8]
 80057a0:	8181      	strh	r1, [r0, #12]
 80057a2:	6643      	str	r3, [r0, #100]	; 0x64
 80057a4:	81c2      	strh	r2, [r0, #14]
 80057a6:	6183      	str	r3, [r0, #24]
 80057a8:	4619      	mov	r1, r3
 80057aa:	2208      	movs	r2, #8
 80057ac:	305c      	adds	r0, #92	; 0x5c
 80057ae:	f7fd fbb1 	bl	8002f14 <memset>
 80057b2:	4b05      	ldr	r3, [pc, #20]	; (80057c8 <std+0x38>)
 80057b4:	6224      	str	r4, [r4, #32]
 80057b6:	6263      	str	r3, [r4, #36]	; 0x24
 80057b8:	4b04      	ldr	r3, [pc, #16]	; (80057cc <std+0x3c>)
 80057ba:	62a3      	str	r3, [r4, #40]	; 0x28
 80057bc:	4b04      	ldr	r3, [pc, #16]	; (80057d0 <std+0x40>)
 80057be:	62e3      	str	r3, [r4, #44]	; 0x2c
 80057c0:	4b04      	ldr	r3, [pc, #16]	; (80057d4 <std+0x44>)
 80057c2:	6323      	str	r3, [r4, #48]	; 0x30
 80057c4:	bd10      	pop	{r4, pc}
 80057c6:	bf00      	nop
 80057c8:	08005ae1 	.word	0x08005ae1
 80057cc:	08005b03 	.word	0x08005b03
 80057d0:	08005b3b 	.word	0x08005b3b
 80057d4:	08005b5f 	.word	0x08005b5f

080057d8 <_cleanup_r>:
 80057d8:	4901      	ldr	r1, [pc, #4]	; (80057e0 <_cleanup_r+0x8>)
 80057da:	f000 b8af 	b.w	800593c <_fwalk_reent>
 80057de:	bf00      	nop
 80057e0:	08005719 	.word	0x08005719

080057e4 <__sfmoreglue>:
 80057e4:	b570      	push	{r4, r5, r6, lr}
 80057e6:	2568      	movs	r5, #104	; 0x68
 80057e8:	1e4a      	subs	r2, r1, #1
 80057ea:	4355      	muls	r5, r2
 80057ec:	460e      	mov	r6, r1
 80057ee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80057f2:	f7ff fa89 	bl	8004d08 <_malloc_r>
 80057f6:	4604      	mov	r4, r0
 80057f8:	b140      	cbz	r0, 800580c <__sfmoreglue+0x28>
 80057fa:	2100      	movs	r1, #0
 80057fc:	e9c0 1600 	strd	r1, r6, [r0]
 8005800:	300c      	adds	r0, #12
 8005802:	60a0      	str	r0, [r4, #8]
 8005804:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005808:	f7fd fb84 	bl	8002f14 <memset>
 800580c:	4620      	mov	r0, r4
 800580e:	bd70      	pop	{r4, r5, r6, pc}

08005810 <__sfp_lock_acquire>:
 8005810:	4801      	ldr	r0, [pc, #4]	; (8005818 <__sfp_lock_acquire+0x8>)
 8005812:	f000 b8b3 	b.w	800597c <__retarget_lock_acquire_recursive>
 8005816:	bf00      	nop
 8005818:	20000670 	.word	0x20000670

0800581c <__sfp_lock_release>:
 800581c:	4801      	ldr	r0, [pc, #4]	; (8005824 <__sfp_lock_release+0x8>)
 800581e:	f000 b8ae 	b.w	800597e <__retarget_lock_release_recursive>
 8005822:	bf00      	nop
 8005824:	20000670 	.word	0x20000670

08005828 <__sinit_lock_acquire>:
 8005828:	4801      	ldr	r0, [pc, #4]	; (8005830 <__sinit_lock_acquire+0x8>)
 800582a:	f000 b8a7 	b.w	800597c <__retarget_lock_acquire_recursive>
 800582e:	bf00      	nop
 8005830:	2000066b 	.word	0x2000066b

08005834 <__sinit_lock_release>:
 8005834:	4801      	ldr	r0, [pc, #4]	; (800583c <__sinit_lock_release+0x8>)
 8005836:	f000 b8a2 	b.w	800597e <__retarget_lock_release_recursive>
 800583a:	bf00      	nop
 800583c:	2000066b 	.word	0x2000066b

08005840 <__sinit>:
 8005840:	b510      	push	{r4, lr}
 8005842:	4604      	mov	r4, r0
 8005844:	f7ff fff0 	bl	8005828 <__sinit_lock_acquire>
 8005848:	69a3      	ldr	r3, [r4, #24]
 800584a:	b11b      	cbz	r3, 8005854 <__sinit+0x14>
 800584c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005850:	f7ff bff0 	b.w	8005834 <__sinit_lock_release>
 8005854:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005858:	6523      	str	r3, [r4, #80]	; 0x50
 800585a:	4b13      	ldr	r3, [pc, #76]	; (80058a8 <__sinit+0x68>)
 800585c:	4a13      	ldr	r2, [pc, #76]	; (80058ac <__sinit+0x6c>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	62a2      	str	r2, [r4, #40]	; 0x28
 8005862:	42a3      	cmp	r3, r4
 8005864:	bf08      	it	eq
 8005866:	2301      	moveq	r3, #1
 8005868:	4620      	mov	r0, r4
 800586a:	bf08      	it	eq
 800586c:	61a3      	streq	r3, [r4, #24]
 800586e:	f000 f81f 	bl	80058b0 <__sfp>
 8005872:	6060      	str	r0, [r4, #4]
 8005874:	4620      	mov	r0, r4
 8005876:	f000 f81b 	bl	80058b0 <__sfp>
 800587a:	60a0      	str	r0, [r4, #8]
 800587c:	4620      	mov	r0, r4
 800587e:	f000 f817 	bl	80058b0 <__sfp>
 8005882:	2200      	movs	r2, #0
 8005884:	2104      	movs	r1, #4
 8005886:	60e0      	str	r0, [r4, #12]
 8005888:	6860      	ldr	r0, [r4, #4]
 800588a:	f7ff ff81 	bl	8005790 <std>
 800588e:	2201      	movs	r2, #1
 8005890:	2109      	movs	r1, #9
 8005892:	68a0      	ldr	r0, [r4, #8]
 8005894:	f7ff ff7c 	bl	8005790 <std>
 8005898:	2202      	movs	r2, #2
 800589a:	2112      	movs	r1, #18
 800589c:	68e0      	ldr	r0, [r4, #12]
 800589e:	f7ff ff77 	bl	8005790 <std>
 80058a2:	2301      	movs	r3, #1
 80058a4:	61a3      	str	r3, [r4, #24]
 80058a6:	e7d1      	b.n	800584c <__sinit+0xc>
 80058a8:	08005e70 	.word	0x08005e70
 80058ac:	080057d9 	.word	0x080057d9

080058b0 <__sfp>:
 80058b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058b2:	4607      	mov	r7, r0
 80058b4:	f7ff ffac 	bl	8005810 <__sfp_lock_acquire>
 80058b8:	4b1e      	ldr	r3, [pc, #120]	; (8005934 <__sfp+0x84>)
 80058ba:	681e      	ldr	r6, [r3, #0]
 80058bc:	69b3      	ldr	r3, [r6, #24]
 80058be:	b913      	cbnz	r3, 80058c6 <__sfp+0x16>
 80058c0:	4630      	mov	r0, r6
 80058c2:	f7ff ffbd 	bl	8005840 <__sinit>
 80058c6:	3648      	adds	r6, #72	; 0x48
 80058c8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80058cc:	3b01      	subs	r3, #1
 80058ce:	d503      	bpl.n	80058d8 <__sfp+0x28>
 80058d0:	6833      	ldr	r3, [r6, #0]
 80058d2:	b30b      	cbz	r3, 8005918 <__sfp+0x68>
 80058d4:	6836      	ldr	r6, [r6, #0]
 80058d6:	e7f7      	b.n	80058c8 <__sfp+0x18>
 80058d8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80058dc:	b9d5      	cbnz	r5, 8005914 <__sfp+0x64>
 80058de:	4b16      	ldr	r3, [pc, #88]	; (8005938 <__sfp+0x88>)
 80058e0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80058e4:	60e3      	str	r3, [r4, #12]
 80058e6:	6665      	str	r5, [r4, #100]	; 0x64
 80058e8:	f000 f847 	bl	800597a <__retarget_lock_init_recursive>
 80058ec:	f7ff ff96 	bl	800581c <__sfp_lock_release>
 80058f0:	2208      	movs	r2, #8
 80058f2:	4629      	mov	r1, r5
 80058f4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80058f8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80058fc:	6025      	str	r5, [r4, #0]
 80058fe:	61a5      	str	r5, [r4, #24]
 8005900:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005904:	f7fd fb06 	bl	8002f14 <memset>
 8005908:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800590c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005910:	4620      	mov	r0, r4
 8005912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005914:	3468      	adds	r4, #104	; 0x68
 8005916:	e7d9      	b.n	80058cc <__sfp+0x1c>
 8005918:	2104      	movs	r1, #4
 800591a:	4638      	mov	r0, r7
 800591c:	f7ff ff62 	bl	80057e4 <__sfmoreglue>
 8005920:	4604      	mov	r4, r0
 8005922:	6030      	str	r0, [r6, #0]
 8005924:	2800      	cmp	r0, #0
 8005926:	d1d5      	bne.n	80058d4 <__sfp+0x24>
 8005928:	f7ff ff78 	bl	800581c <__sfp_lock_release>
 800592c:	230c      	movs	r3, #12
 800592e:	603b      	str	r3, [r7, #0]
 8005930:	e7ee      	b.n	8005910 <__sfp+0x60>
 8005932:	bf00      	nop
 8005934:	08005e70 	.word	0x08005e70
 8005938:	ffff0001 	.word	0xffff0001

0800593c <_fwalk_reent>:
 800593c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005940:	4606      	mov	r6, r0
 8005942:	4688      	mov	r8, r1
 8005944:	2700      	movs	r7, #0
 8005946:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800594a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800594e:	f1b9 0901 	subs.w	r9, r9, #1
 8005952:	d505      	bpl.n	8005960 <_fwalk_reent+0x24>
 8005954:	6824      	ldr	r4, [r4, #0]
 8005956:	2c00      	cmp	r4, #0
 8005958:	d1f7      	bne.n	800594a <_fwalk_reent+0xe>
 800595a:	4638      	mov	r0, r7
 800595c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005960:	89ab      	ldrh	r3, [r5, #12]
 8005962:	2b01      	cmp	r3, #1
 8005964:	d907      	bls.n	8005976 <_fwalk_reent+0x3a>
 8005966:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800596a:	3301      	adds	r3, #1
 800596c:	d003      	beq.n	8005976 <_fwalk_reent+0x3a>
 800596e:	4629      	mov	r1, r5
 8005970:	4630      	mov	r0, r6
 8005972:	47c0      	blx	r8
 8005974:	4307      	orrs	r7, r0
 8005976:	3568      	adds	r5, #104	; 0x68
 8005978:	e7e9      	b.n	800594e <_fwalk_reent+0x12>

0800597a <__retarget_lock_init_recursive>:
 800597a:	4770      	bx	lr

0800597c <__retarget_lock_acquire_recursive>:
 800597c:	4770      	bx	lr

0800597e <__retarget_lock_release_recursive>:
 800597e:	4770      	bx	lr

08005980 <__swhatbuf_r>:
 8005980:	b570      	push	{r4, r5, r6, lr}
 8005982:	460e      	mov	r6, r1
 8005984:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005988:	4614      	mov	r4, r2
 800598a:	2900      	cmp	r1, #0
 800598c:	461d      	mov	r5, r3
 800598e:	b096      	sub	sp, #88	; 0x58
 8005990:	da07      	bge.n	80059a2 <__swhatbuf_r+0x22>
 8005992:	2300      	movs	r3, #0
 8005994:	602b      	str	r3, [r5, #0]
 8005996:	89b3      	ldrh	r3, [r6, #12]
 8005998:	061a      	lsls	r2, r3, #24
 800599a:	d410      	bmi.n	80059be <__swhatbuf_r+0x3e>
 800599c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80059a0:	e00e      	b.n	80059c0 <__swhatbuf_r+0x40>
 80059a2:	466a      	mov	r2, sp
 80059a4:	f000 f902 	bl	8005bac <_fstat_r>
 80059a8:	2800      	cmp	r0, #0
 80059aa:	dbf2      	blt.n	8005992 <__swhatbuf_r+0x12>
 80059ac:	9a01      	ldr	r2, [sp, #4]
 80059ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80059b2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80059b6:	425a      	negs	r2, r3
 80059b8:	415a      	adcs	r2, r3
 80059ba:	602a      	str	r2, [r5, #0]
 80059bc:	e7ee      	b.n	800599c <__swhatbuf_r+0x1c>
 80059be:	2340      	movs	r3, #64	; 0x40
 80059c0:	2000      	movs	r0, #0
 80059c2:	6023      	str	r3, [r4, #0]
 80059c4:	b016      	add	sp, #88	; 0x58
 80059c6:	bd70      	pop	{r4, r5, r6, pc}

080059c8 <__smakebuf_r>:
 80059c8:	898b      	ldrh	r3, [r1, #12]
 80059ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80059cc:	079d      	lsls	r5, r3, #30
 80059ce:	4606      	mov	r6, r0
 80059d0:	460c      	mov	r4, r1
 80059d2:	d507      	bpl.n	80059e4 <__smakebuf_r+0x1c>
 80059d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80059d8:	6023      	str	r3, [r4, #0]
 80059da:	6123      	str	r3, [r4, #16]
 80059dc:	2301      	movs	r3, #1
 80059de:	6163      	str	r3, [r4, #20]
 80059e0:	b002      	add	sp, #8
 80059e2:	bd70      	pop	{r4, r5, r6, pc}
 80059e4:	466a      	mov	r2, sp
 80059e6:	ab01      	add	r3, sp, #4
 80059e8:	f7ff ffca 	bl	8005980 <__swhatbuf_r>
 80059ec:	9900      	ldr	r1, [sp, #0]
 80059ee:	4605      	mov	r5, r0
 80059f0:	4630      	mov	r0, r6
 80059f2:	f7ff f989 	bl	8004d08 <_malloc_r>
 80059f6:	b948      	cbnz	r0, 8005a0c <__smakebuf_r+0x44>
 80059f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059fc:	059a      	lsls	r2, r3, #22
 80059fe:	d4ef      	bmi.n	80059e0 <__smakebuf_r+0x18>
 8005a00:	f023 0303 	bic.w	r3, r3, #3
 8005a04:	f043 0302 	orr.w	r3, r3, #2
 8005a08:	81a3      	strh	r3, [r4, #12]
 8005a0a:	e7e3      	b.n	80059d4 <__smakebuf_r+0xc>
 8005a0c:	4b0d      	ldr	r3, [pc, #52]	; (8005a44 <__smakebuf_r+0x7c>)
 8005a0e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005a10:	89a3      	ldrh	r3, [r4, #12]
 8005a12:	6020      	str	r0, [r4, #0]
 8005a14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a18:	81a3      	strh	r3, [r4, #12]
 8005a1a:	9b00      	ldr	r3, [sp, #0]
 8005a1c:	6120      	str	r0, [r4, #16]
 8005a1e:	6163      	str	r3, [r4, #20]
 8005a20:	9b01      	ldr	r3, [sp, #4]
 8005a22:	b15b      	cbz	r3, 8005a3c <__smakebuf_r+0x74>
 8005a24:	4630      	mov	r0, r6
 8005a26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a2a:	f000 f8d1 	bl	8005bd0 <_isatty_r>
 8005a2e:	b128      	cbz	r0, 8005a3c <__smakebuf_r+0x74>
 8005a30:	89a3      	ldrh	r3, [r4, #12]
 8005a32:	f023 0303 	bic.w	r3, r3, #3
 8005a36:	f043 0301 	orr.w	r3, r3, #1
 8005a3a:	81a3      	strh	r3, [r4, #12]
 8005a3c:	89a0      	ldrh	r0, [r4, #12]
 8005a3e:	4305      	orrs	r5, r0
 8005a40:	81a5      	strh	r5, [r4, #12]
 8005a42:	e7cd      	b.n	80059e0 <__smakebuf_r+0x18>
 8005a44:	080057d9 	.word	0x080057d9

08005a48 <_malloc_usable_size_r>:
 8005a48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a4c:	1f18      	subs	r0, r3, #4
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	bfbc      	itt	lt
 8005a52:	580b      	ldrlt	r3, [r1, r0]
 8005a54:	18c0      	addlt	r0, r0, r3
 8005a56:	4770      	bx	lr

08005a58 <_raise_r>:
 8005a58:	291f      	cmp	r1, #31
 8005a5a:	b538      	push	{r3, r4, r5, lr}
 8005a5c:	4604      	mov	r4, r0
 8005a5e:	460d      	mov	r5, r1
 8005a60:	d904      	bls.n	8005a6c <_raise_r+0x14>
 8005a62:	2316      	movs	r3, #22
 8005a64:	6003      	str	r3, [r0, #0]
 8005a66:	f04f 30ff 	mov.w	r0, #4294967295
 8005a6a:	bd38      	pop	{r3, r4, r5, pc}
 8005a6c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005a6e:	b112      	cbz	r2, 8005a76 <_raise_r+0x1e>
 8005a70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005a74:	b94b      	cbnz	r3, 8005a8a <_raise_r+0x32>
 8005a76:	4620      	mov	r0, r4
 8005a78:	f000 f830 	bl	8005adc <_getpid_r>
 8005a7c:	462a      	mov	r2, r5
 8005a7e:	4601      	mov	r1, r0
 8005a80:	4620      	mov	r0, r4
 8005a82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a86:	f000 b817 	b.w	8005ab8 <_kill_r>
 8005a8a:	2b01      	cmp	r3, #1
 8005a8c:	d00a      	beq.n	8005aa4 <_raise_r+0x4c>
 8005a8e:	1c59      	adds	r1, r3, #1
 8005a90:	d103      	bne.n	8005a9a <_raise_r+0x42>
 8005a92:	2316      	movs	r3, #22
 8005a94:	6003      	str	r3, [r0, #0]
 8005a96:	2001      	movs	r0, #1
 8005a98:	e7e7      	b.n	8005a6a <_raise_r+0x12>
 8005a9a:	2400      	movs	r4, #0
 8005a9c:	4628      	mov	r0, r5
 8005a9e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005aa2:	4798      	blx	r3
 8005aa4:	2000      	movs	r0, #0
 8005aa6:	e7e0      	b.n	8005a6a <_raise_r+0x12>

08005aa8 <raise>:
 8005aa8:	4b02      	ldr	r3, [pc, #8]	; (8005ab4 <raise+0xc>)
 8005aaa:	4601      	mov	r1, r0
 8005aac:	6818      	ldr	r0, [r3, #0]
 8005aae:	f7ff bfd3 	b.w	8005a58 <_raise_r>
 8005ab2:	bf00      	nop
 8005ab4:	2000000c 	.word	0x2000000c

08005ab8 <_kill_r>:
 8005ab8:	b538      	push	{r3, r4, r5, lr}
 8005aba:	2300      	movs	r3, #0
 8005abc:	4d06      	ldr	r5, [pc, #24]	; (8005ad8 <_kill_r+0x20>)
 8005abe:	4604      	mov	r4, r0
 8005ac0:	4608      	mov	r0, r1
 8005ac2:	4611      	mov	r1, r2
 8005ac4:	602b      	str	r3, [r5, #0]
 8005ac6:	f7fb fdc7 	bl	8001658 <_kill>
 8005aca:	1c43      	adds	r3, r0, #1
 8005acc:	d102      	bne.n	8005ad4 <_kill_r+0x1c>
 8005ace:	682b      	ldr	r3, [r5, #0]
 8005ad0:	b103      	cbz	r3, 8005ad4 <_kill_r+0x1c>
 8005ad2:	6023      	str	r3, [r4, #0]
 8005ad4:	bd38      	pop	{r3, r4, r5, pc}
 8005ad6:	bf00      	nop
 8005ad8:	20000664 	.word	0x20000664

08005adc <_getpid_r>:
 8005adc:	f7fb bdb5 	b.w	800164a <_getpid>

08005ae0 <__sread>:
 8005ae0:	b510      	push	{r4, lr}
 8005ae2:	460c      	mov	r4, r1
 8005ae4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ae8:	f000 f894 	bl	8005c14 <_read_r>
 8005aec:	2800      	cmp	r0, #0
 8005aee:	bfab      	itete	ge
 8005af0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005af2:	89a3      	ldrhlt	r3, [r4, #12]
 8005af4:	181b      	addge	r3, r3, r0
 8005af6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005afa:	bfac      	ite	ge
 8005afc:	6563      	strge	r3, [r4, #84]	; 0x54
 8005afe:	81a3      	strhlt	r3, [r4, #12]
 8005b00:	bd10      	pop	{r4, pc}

08005b02 <__swrite>:
 8005b02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b06:	461f      	mov	r7, r3
 8005b08:	898b      	ldrh	r3, [r1, #12]
 8005b0a:	4605      	mov	r5, r0
 8005b0c:	05db      	lsls	r3, r3, #23
 8005b0e:	460c      	mov	r4, r1
 8005b10:	4616      	mov	r6, r2
 8005b12:	d505      	bpl.n	8005b20 <__swrite+0x1e>
 8005b14:	2302      	movs	r3, #2
 8005b16:	2200      	movs	r2, #0
 8005b18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b1c:	f000 f868 	bl	8005bf0 <_lseek_r>
 8005b20:	89a3      	ldrh	r3, [r4, #12]
 8005b22:	4632      	mov	r2, r6
 8005b24:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b28:	81a3      	strh	r3, [r4, #12]
 8005b2a:	4628      	mov	r0, r5
 8005b2c:	463b      	mov	r3, r7
 8005b2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b36:	f000 b817 	b.w	8005b68 <_write_r>

08005b3a <__sseek>:
 8005b3a:	b510      	push	{r4, lr}
 8005b3c:	460c      	mov	r4, r1
 8005b3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b42:	f000 f855 	bl	8005bf0 <_lseek_r>
 8005b46:	1c43      	adds	r3, r0, #1
 8005b48:	89a3      	ldrh	r3, [r4, #12]
 8005b4a:	bf15      	itete	ne
 8005b4c:	6560      	strne	r0, [r4, #84]	; 0x54
 8005b4e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005b52:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005b56:	81a3      	strheq	r3, [r4, #12]
 8005b58:	bf18      	it	ne
 8005b5a:	81a3      	strhne	r3, [r4, #12]
 8005b5c:	bd10      	pop	{r4, pc}

08005b5e <__sclose>:
 8005b5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b62:	f000 b813 	b.w	8005b8c <_close_r>
	...

08005b68 <_write_r>:
 8005b68:	b538      	push	{r3, r4, r5, lr}
 8005b6a:	4604      	mov	r4, r0
 8005b6c:	4608      	mov	r0, r1
 8005b6e:	4611      	mov	r1, r2
 8005b70:	2200      	movs	r2, #0
 8005b72:	4d05      	ldr	r5, [pc, #20]	; (8005b88 <_write_r+0x20>)
 8005b74:	602a      	str	r2, [r5, #0]
 8005b76:	461a      	mov	r2, r3
 8005b78:	f7fb fda5 	bl	80016c6 <_write>
 8005b7c:	1c43      	adds	r3, r0, #1
 8005b7e:	d102      	bne.n	8005b86 <_write_r+0x1e>
 8005b80:	682b      	ldr	r3, [r5, #0]
 8005b82:	b103      	cbz	r3, 8005b86 <_write_r+0x1e>
 8005b84:	6023      	str	r3, [r4, #0]
 8005b86:	bd38      	pop	{r3, r4, r5, pc}
 8005b88:	20000664 	.word	0x20000664

08005b8c <_close_r>:
 8005b8c:	b538      	push	{r3, r4, r5, lr}
 8005b8e:	2300      	movs	r3, #0
 8005b90:	4d05      	ldr	r5, [pc, #20]	; (8005ba8 <_close_r+0x1c>)
 8005b92:	4604      	mov	r4, r0
 8005b94:	4608      	mov	r0, r1
 8005b96:	602b      	str	r3, [r5, #0]
 8005b98:	f7fb fdb1 	bl	80016fe <_close>
 8005b9c:	1c43      	adds	r3, r0, #1
 8005b9e:	d102      	bne.n	8005ba6 <_close_r+0x1a>
 8005ba0:	682b      	ldr	r3, [r5, #0]
 8005ba2:	b103      	cbz	r3, 8005ba6 <_close_r+0x1a>
 8005ba4:	6023      	str	r3, [r4, #0]
 8005ba6:	bd38      	pop	{r3, r4, r5, pc}
 8005ba8:	20000664 	.word	0x20000664

08005bac <_fstat_r>:
 8005bac:	b538      	push	{r3, r4, r5, lr}
 8005bae:	2300      	movs	r3, #0
 8005bb0:	4d06      	ldr	r5, [pc, #24]	; (8005bcc <_fstat_r+0x20>)
 8005bb2:	4604      	mov	r4, r0
 8005bb4:	4608      	mov	r0, r1
 8005bb6:	4611      	mov	r1, r2
 8005bb8:	602b      	str	r3, [r5, #0]
 8005bba:	f7fb fdab 	bl	8001714 <_fstat>
 8005bbe:	1c43      	adds	r3, r0, #1
 8005bc0:	d102      	bne.n	8005bc8 <_fstat_r+0x1c>
 8005bc2:	682b      	ldr	r3, [r5, #0]
 8005bc4:	b103      	cbz	r3, 8005bc8 <_fstat_r+0x1c>
 8005bc6:	6023      	str	r3, [r4, #0]
 8005bc8:	bd38      	pop	{r3, r4, r5, pc}
 8005bca:	bf00      	nop
 8005bcc:	20000664 	.word	0x20000664

08005bd0 <_isatty_r>:
 8005bd0:	b538      	push	{r3, r4, r5, lr}
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	4d05      	ldr	r5, [pc, #20]	; (8005bec <_isatty_r+0x1c>)
 8005bd6:	4604      	mov	r4, r0
 8005bd8:	4608      	mov	r0, r1
 8005bda:	602b      	str	r3, [r5, #0]
 8005bdc:	f7fb fda9 	bl	8001732 <_isatty>
 8005be0:	1c43      	adds	r3, r0, #1
 8005be2:	d102      	bne.n	8005bea <_isatty_r+0x1a>
 8005be4:	682b      	ldr	r3, [r5, #0]
 8005be6:	b103      	cbz	r3, 8005bea <_isatty_r+0x1a>
 8005be8:	6023      	str	r3, [r4, #0]
 8005bea:	bd38      	pop	{r3, r4, r5, pc}
 8005bec:	20000664 	.word	0x20000664

08005bf0 <_lseek_r>:
 8005bf0:	b538      	push	{r3, r4, r5, lr}
 8005bf2:	4604      	mov	r4, r0
 8005bf4:	4608      	mov	r0, r1
 8005bf6:	4611      	mov	r1, r2
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	4d05      	ldr	r5, [pc, #20]	; (8005c10 <_lseek_r+0x20>)
 8005bfc:	602a      	str	r2, [r5, #0]
 8005bfe:	461a      	mov	r2, r3
 8005c00:	f7fb fda1 	bl	8001746 <_lseek>
 8005c04:	1c43      	adds	r3, r0, #1
 8005c06:	d102      	bne.n	8005c0e <_lseek_r+0x1e>
 8005c08:	682b      	ldr	r3, [r5, #0]
 8005c0a:	b103      	cbz	r3, 8005c0e <_lseek_r+0x1e>
 8005c0c:	6023      	str	r3, [r4, #0]
 8005c0e:	bd38      	pop	{r3, r4, r5, pc}
 8005c10:	20000664 	.word	0x20000664

08005c14 <_read_r>:
 8005c14:	b538      	push	{r3, r4, r5, lr}
 8005c16:	4604      	mov	r4, r0
 8005c18:	4608      	mov	r0, r1
 8005c1a:	4611      	mov	r1, r2
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	4d05      	ldr	r5, [pc, #20]	; (8005c34 <_read_r+0x20>)
 8005c20:	602a      	str	r2, [r5, #0]
 8005c22:	461a      	mov	r2, r3
 8005c24:	f7fb fd32 	bl	800168c <_read>
 8005c28:	1c43      	adds	r3, r0, #1
 8005c2a:	d102      	bne.n	8005c32 <_read_r+0x1e>
 8005c2c:	682b      	ldr	r3, [r5, #0]
 8005c2e:	b103      	cbz	r3, 8005c32 <_read_r+0x1e>
 8005c30:	6023      	str	r3, [r4, #0]
 8005c32:	bd38      	pop	{r3, r4, r5, pc}
 8005c34:	20000664 	.word	0x20000664

08005c38 <_init>:
 8005c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c3a:	bf00      	nop
 8005c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c3e:	bc08      	pop	{r3}
 8005c40:	469e      	mov	lr, r3
 8005c42:	4770      	bx	lr

08005c44 <_fini>:
 8005c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c46:	bf00      	nop
 8005c48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c4a:	bc08      	pop	{r3}
 8005c4c:	469e      	mov	lr, r3
 8005c4e:	4770      	bx	lr
