

================================================================
== Vivado HLS Report for 'colorToNdg'
================================================================
* Date:           Tue May 15 13:41:42 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        project_tracking_on_soc
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    185|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     99|
|Register         |        -|      -|     214|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     214|    284|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+----------------+
    |         Instance         |        Module        |   Expression   |
    +--------------------------+----------------------+----------------+
    |main_am_addmul_9nbkb_U17  |main_am_addmul_9nbkb  | (i0 + i1) * i2 |
    +--------------------------+----------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |col_fu_161_p2        |     +    |      0|  0|  39|          32|           1|
    |lig_fu_150_p2        |     +    |      0|  0|  39|          32|           1|
    |tmp_1_i_fu_175_p2    |     +    |      0|  0|  16|           9|           9|
    |tmp_4_fu_121_p2      |     +    |      0|  0|  19|          12|           1|
    |tmp_6_fu_135_p2      |     +    |      0|  0|  20|          13|           1|
    |exitcond1_fu_145_p2  |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_fu_156_p2   |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1      |    or    |      0|  0|   8|           1|           1|
    |ap_block_state3      |    or    |      0|  0|   8|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 185|         164|          79|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |col_i_reg_106                 |   9|          2|   32|         64|
    |imgColor_cols_V_blk_n         |   9|          2|    1|          2|
    |imgColor_data_stream_5_blk_n  |   9|          2|    1|          2|
    |imgColor_data_stream_6_blk_n  |   9|          2|    1|          2|
    |imgColor_data_stream_blk_n    |   9|          2|    1|          2|
    |imgColor_rows_V_blk_n         |   9|          2|    1|          2|
    |lig_i_reg_95                  |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  99|         21|   71|        145|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   4|   0|    4|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |col_i_reg_106       |  32|   0|   32|          0|
    |col_reg_227         |  32|   0|   32|          0|
    |lig_i_reg_95        |  32|   0|   32|          0|
    |lig_reg_219         |  32|   0|   32|          0|
    |tmp_1_i_reg_237     |   9|   0|    9|          0|
    |tmp_4_cast_reg_206  |  32|   0|   32|          0|
    |tmp_6_cast_reg_211  |  32|   0|   32|          0|
    |tmp_reg_232         |   8|   0|    8|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 214|   0|  214|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |       colorToNdg       | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |       colorToNdg       | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |       colorToNdg       | return value |
|ap_done                         | out |    1| ap_ctrl_hs |       colorToNdg       | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |       colorToNdg       | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |       colorToNdg       | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |       colorToNdg       | return value |
|imgColor_rows_V_dout            |  in |   12|   ap_fifo  |     imgColor_rows_V    |    pointer   |
|imgColor_rows_V_empty_n         |  in |    1|   ap_fifo  |     imgColor_rows_V    |    pointer   |
|imgColor_rows_V_read            | out |    1|   ap_fifo  |     imgColor_rows_V    |    pointer   |
|imgColor_cols_V_dout            |  in |   11|   ap_fifo  |     imgColor_cols_V    |    pointer   |
|imgColor_cols_V_empty_n         |  in |    1|   ap_fifo  |     imgColor_cols_V    |    pointer   |
|imgColor_cols_V_read            | out |    1|   ap_fifo  |     imgColor_cols_V    |    pointer   |
|imgColor_data_stream_dout       |  in |    8|   ap_fifo  |  imgColor_data_stream  |    pointer   |
|imgColor_data_stream_empty_n    |  in |    1|   ap_fifo  |  imgColor_data_stream  |    pointer   |
|imgColor_data_stream_read       | out |    1|   ap_fifo  |  imgColor_data_stream  |    pointer   |
|imgColor_data_stream_5_dout     |  in |    8|   ap_fifo  | imgColor_data_stream_5 |    pointer   |
|imgColor_data_stream_5_empty_n  |  in |    1|   ap_fifo  | imgColor_data_stream_5 |    pointer   |
|imgColor_data_stream_5_read     | out |    1|   ap_fifo  | imgColor_data_stream_5 |    pointer   |
|imgColor_data_stream_6_dout     |  in |    8|   ap_fifo  | imgColor_data_stream_6 |    pointer   |
|imgColor_data_stream_6_empty_n  |  in |    1|   ap_fifo  | imgColor_data_stream_6 |    pointer   |
|imgColor_data_stream_6_read     | out |    1|   ap_fifo  | imgColor_data_stream_6 |    pointer   |
|imgNdg_data_stream_V            | out |    8|   ap_vld   |  imgNdg_data_stream_V  |    pointer   |
|imgNdg_data_stream_V_ap_vld     | out |    1|   ap_vld   |  imgNdg_data_stream_V  |    pointer   |
+--------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	3  / true

* FSM state operations: 

 <State 1> : 5.63ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imgColor_data_stream_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imgColor_data_stream_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imgColor_data_stream, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %imgColor_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %imgColor_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%imgColor_rows_V_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %imgColor_rows_V)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%imgColor_cols_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %imgColor_cols_V)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_cast = sext i11 %imgColor_cols_V_read to i12" [project_tracking_on_soc/sources/tracking_tools.cpp:6]
ST_1 : Operation 13 [1/1] (1.97ns)   --->   "%tmp_4 = add i12 %tmp_cast, 1" [project_tracking_on_soc/sources/tracking_tools.cpp:6]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i12 %tmp_4 to i32" [project_tracking_on_soc/sources/tracking_tools.cpp:6]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_5_cast = sext i12 %imgColor_rows_V_read to i13" [project_tracking_on_soc/sources/tracking_tools.cpp:6]
ST_1 : Operation 16 [1/1] (1.99ns)   --->   "%tmp_6 = add i13 %tmp_5_cast, 1" [project_tracking_on_soc/sources/tracking_tools.cpp:6]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_6_cast = sext i13 %tmp_6 to i32" [project_tracking_on_soc/sources/tracking_tools.cpp:6]
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %.loopexit" [project_tracking_on_soc/sources/tracking_tools.cpp:6]

 <State 2> : 2.55ns
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%lig_i = phi i32 [ 0, %entry ], [ %lig, %.loopexit.loopexit ]"
ST_2 : Operation 20 [1/1] (2.47ns)   --->   "%exitcond1 = icmp eq i32 %lig_i, %tmp_6_cast" [project_tracking_on_soc/sources/tracking_tools.cpp:6]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.55ns)   --->   "%lig = add nsw i32 %lig_i, 1" [project_tracking_on_soc/sources/tracking_tools.cpp:6]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.exit, label %.preheader.i.preheader" [project_tracking_on_soc/sources/tracking_tools.cpp:6]
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %.preheader.i" [project_tracking_on_soc/sources/tracking_tools.cpp:8]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void"

 <State 3> : 5.55ns
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%col_i = phi i32 [ %col, %read.exit.i ], [ 0, %.preheader.i.preheader ]"
ST_3 : Operation 26 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %col_i, %tmp_4_cast" [project_tracking_on_soc/sources/tracking_tools.cpp:8]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (2.55ns)   --->   "%col = add nsw i32 %col_i, 1" [project_tracking_on_soc/sources/tracking_tools.cpp:8]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %read.exit.i" [project_tracking_on_soc/sources/tracking_tools.cpp:8]
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_13_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str716)" [/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:617->project_tracking_on_soc/sources/tracking_tools.cpp:11]
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str11) nounwind" [/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:621->project_tracking_on_soc/sources/tracking_tools.cpp:11]
ST_3 : Operation 31 [1/1] (3.63ns)   --->   "%tmp_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imgColor_data_stream)" [/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->project_tracking_on_soc/sources/tracking_tools.cpp:11]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_3 : Operation 32 [1/1] (3.63ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imgColor_data_stream_5)" [/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->project_tracking_on_soc/sources/tracking_tools.cpp:11]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_3 : Operation 33 [1/1] (3.63ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imgColor_data_stream_6)" [/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->project_tracking_on_soc/sources/tracking_tools.cpp:11]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str716, i32 %tmp_13_i)" [/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:626->project_tracking_on_soc/sources/tracking_tools.cpp:11]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_7_cast_i = zext i8 %tmp_2 to i9" [project_tracking_on_soc/sources/tracking_tools.cpp:12]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_8_cast_i = zext i8 %tmp_3 to i9" [project_tracking_on_soc/sources/tracking_tools.cpp:12]
ST_3 : Operation 37 [1/1] (1.91ns)   --->   "%tmp_1_i = add i9 %tmp_8_cast_i, %tmp_7_cast_i" [project_tracking_on_soc/sources/tracking_tools.cpp:12]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 4> : 6.38ns
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_9_cast_i = zext i8 %tmp to i10" [project_tracking_on_soc/sources/tracking_tools.cpp:12]
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1_cast_i = zext i9 %tmp_1_i to i10" [project_tracking_on_soc/sources/tracking_tools.cpp:12]
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2_i = add i10 %tmp_1_cast_i, %tmp_9_cast_i" [project_tracking_on_soc/sources/tracking_tools.cpp:12]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_cast = zext i10 %tmp_2_i to i22" [project_tracking_on_soc/sources/tracking_tools.cpp:12]
ST_4 : Operation 43 [1/1] (6.38ns)   --->   "%mul = mul i22 %zext_cast, 1366" [project_tracking_on_soc/sources/tracking_tools.cpp:12]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %mul, i32 12, i32 19)" [project_tracking_on_soc/sources/tracking_tools.cpp:14]
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_15_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str312)" [/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:641->project_tracking_on_soc/sources/tracking_tools.cpp:15]
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str11) nounwind" [/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:645->project_tracking_on_soc/sources/tracking_tools.cpp:15]
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i8P(i8* %imgNdg_data_stream_V, i8 %tmp_1)" [/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->project_tracking_on_soc/sources/tracking_tools.cpp:15]
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str312, i32 %tmp_15_i)" [/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:650->project_tracking_on_soc/sources/tracking_tools.cpp:15]
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader.i" [project_tracking_on_soc/sources/tracking_tools.cpp:8]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgColor_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgColor_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgColor_data_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgColor_data_stream_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgColor_data_stream_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgNdg_data_stream_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5           (specinterface  ) [ 00000]
StgValue_6           (specinterface  ) [ 00000]
StgValue_7           (specinterface  ) [ 00000]
StgValue_8           (specinterface  ) [ 00000]
StgValue_9           (specinterface  ) [ 00000]
imgColor_rows_V_read (read           ) [ 00000]
imgColor_cols_V_read (read           ) [ 00000]
tmp_cast             (sext           ) [ 00000]
tmp_4                (add            ) [ 00000]
tmp_4_cast           (sext           ) [ 00111]
tmp_5_cast           (sext           ) [ 00000]
tmp_6                (add            ) [ 00000]
tmp_6_cast           (sext           ) [ 00111]
StgValue_18          (br             ) [ 01111]
lig_i                (phi            ) [ 00100]
exitcond1            (icmp           ) [ 00111]
lig                  (add            ) [ 01111]
StgValue_22          (br             ) [ 00000]
StgValue_23          (br             ) [ 00111]
StgValue_24          (ret            ) [ 00000]
col_i                (phi            ) [ 00010]
exitcond             (icmp           ) [ 00111]
col                  (add            ) [ 00111]
StgValue_28          (br             ) [ 00000]
tmp_13_i             (specregionbegin) [ 00000]
StgValue_30          (specprotocol   ) [ 00000]
tmp_2                (read           ) [ 00000]
tmp_3                (read           ) [ 00000]
tmp                  (read           ) [ 00001]
empty                (specregionend  ) [ 00000]
tmp_7_cast_i         (zext           ) [ 00000]
tmp_8_cast_i         (zext           ) [ 00000]
tmp_1_i              (add            ) [ 00001]
StgValue_38          (br             ) [ 01111]
tmp_9_cast_i         (zext           ) [ 00000]
tmp_1_cast_i         (zext           ) [ 00000]
tmp_2_i              (add            ) [ 00000]
zext_cast            (zext           ) [ 00000]
mul                  (mul            ) [ 00000]
tmp_1                (partselect     ) [ 00000]
tmp_15_i             (specregionbegin) [ 00000]
StgValue_46          (specprotocol   ) [ 00000]
StgValue_47          (write          ) [ 00000]
empty_16             (specregionend  ) [ 00000]
StgValue_49          (br             ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgColor_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgColor_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgColor_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgColor_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imgColor_data_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgColor_data_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imgColor_data_stream_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgColor_data_stream_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="imgColor_data_stream_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgColor_data_stream_6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="imgNdg_data_stream_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgNdg_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i12P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str716"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="imgColor_rows_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="12" slack="0"/>
<pin id="60" dir="0" index="1" bw="12" slack="0"/>
<pin id="61" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgColor_rows_V_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="imgColor_cols_V_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="11" slack="0"/>
<pin id="66" dir="0" index="1" bw="11" slack="0"/>
<pin id="67" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgColor_cols_V_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_2_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_3_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="StgValue_47_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_47/4 "/>
</bind>
</comp>

<comp id="95" class="1005" name="lig_i_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="1"/>
<pin id="97" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lig_i (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="lig_i_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lig_i/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="col_i_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_i (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="col_i_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="1" slack="1"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_i/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_cast_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_4_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="11" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_4_cast_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="12" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_cast/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_5_cast_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="12" slack="0"/>
<pin id="133" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_cast/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_6_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="12" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_6_cast_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="13" slack="0"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_cast/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="exitcond1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="lig_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lig/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="exitcond_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="2"/>
<pin id="159" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="col_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_7_cast_i_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast_i/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_8_cast_i_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast_i/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_1_i_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_i/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_9_cast_i_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast_i/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_1_cast_i_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="1"/>
<pin id="186" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast_i/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="22" slack="0"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="0" index="3" bw="6" slack="0"/>
<pin id="192" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="197" class="1007" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="0" index="2" bw="22" slack="0"/>
<pin id="201" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="tmp_2_i/4 zext_cast/4 mul/4 "/>
</bind>
</comp>

<comp id="206" class="1005" name="tmp_4_cast_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="2"/>
<pin id="208" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4_cast "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp_6_cast_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_cast "/>
</bind>
</comp>

<comp id="219" class="1005" name="lig_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lig "/>
</bind>
</comp>

<comp id="227" class="1005" name="col_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="232" class="1005" name="tmp_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="1"/>
<pin id="234" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="237" class="1005" name="tmp_1_i_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="1"/>
<pin id="239" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="42" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="42" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="56" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="120"><net_src comp="64" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="58" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="99" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="99" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="110" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="110" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="70" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="76" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="167" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="195"><net_src comp="52" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="196"><net_src comp="187" pin="4"/><net_sink comp="88" pin=2"/></net>

<net id="202"><net_src comp="184" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="181" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="205"><net_src comp="197" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="209"><net_src comp="127" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="214"><net_src comp="141" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="222"><net_src comp="150" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="230"><net_src comp="161" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="235"><net_src comp="82" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="240"><net_src comp="175" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="184" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgNdg_data_stream_V | {4 }
 - Input state : 
	Port: colorToNdg : imgColor_rows_V | {1 }
	Port: colorToNdg : imgColor_cols_V | {1 }
	Port: colorToNdg : imgColor_data_stream | {3 }
	Port: colorToNdg : imgColor_data_stream_5 | {3 }
	Port: colorToNdg : imgColor_data_stream_6 | {3 }
  - Chain level:
	State 1
		tmp_4 : 1
		tmp_4_cast : 2
		tmp_6 : 1
		tmp_6_cast : 2
	State 2
		exitcond1 : 1
		lig : 1
		StgValue_22 : 2
	State 3
		exitcond : 1
		col : 1
		StgValue_28 : 2
		empty : 1
		tmp_1_i : 1
	State 4
		tmp_2_i : 1
		zext_cast : 2
		mul : 3
		tmp_1 : 4
		StgValue_47 : 5
		empty_16 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_4_fu_121          |    0    |    0    |    18   |
|          |           tmp_6_fu_135          |    0    |    0    |    19   |
|    add   |            lig_fu_150           |    0    |    0    |    39   |
|          |            col_fu_161           |    0    |    0    |    39   |
|          |          tmp_1_i_fu_175         |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         exitcond1_fu_145        |    0    |    0    |    18   |
|          |         exitcond_fu_156         |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|
|  addmul  |            grp_fu_197           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          | imgColor_rows_V_read_read_fu_58 |    0    |    0    |    0    |
|          | imgColor_cols_V_read_read_fu_64 |    0    |    0    |    0    |
|   read   |         tmp_2_read_fu_70        |    0    |    0    |    0    |
|          |         tmp_3_read_fu_76        |    0    |    0    |    0    |
|          |          tmp_read_fu_82         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |     StgValue_47_write_fu_88     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         tmp_cast_fu_117         |    0    |    0    |    0    |
|   sext   |        tmp_4_cast_fu_127        |    0    |    0    |    0    |
|          |        tmp_5_cast_fu_131        |    0    |    0    |    0    |
|          |        tmp_6_cast_fu_141        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       tmp_7_cast_i_fu_167       |    0    |    0    |    0    |
|   zext   |       tmp_8_cast_i_fu_171       |    0    |    0    |    0    |
|          |       tmp_9_cast_i_fu_181       |    0    |    0    |    0    |
|          |       tmp_1_cast_i_fu_184       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|partselect|           tmp_1_fu_187          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    1    |    0    |   166   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   col_i_reg_106  |   32   |
|    col_reg_227   |   32   |
|   lig_i_reg_95   |   32   |
|    lig_reg_219   |   32   |
|  tmp_1_i_reg_237 |    9   |
|tmp_4_cast_reg_206|   32   |
|tmp_6_cast_reg_211|   32   |
|    tmp_reg_232   |    8   |
+------------------+--------+
|       Total      |   209  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   166  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   209  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   209  |   166  |
+-----------+--------+--------+--------+
