<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-578</identifier><datestamp>2011-12-15T09:56:56Z</datestamp><dc:title>Optimization of single halo p-MOSFET implant parameters for improved analog performance and reliability</dc:title><dc:creator>JHA, NK</dc:creator><dc:creator>RAMGOPAL RAO, V</dc:creator><dc:creator>WOO, JCS</dc:creator><dc:subject>semiconductor device models</dc:subject><dc:subject>ion implantation</dc:subject><dc:subject>doping profiles</dc:subject><dc:subject>mosfet</dc:subject><dc:description>The effect of Channel Hot Carrier (CHC) stress
under typical analog operating conditions is studied for
p-MOSFETs. Our detailed characterization results show
that Single Halo devices not only show improved
performance, but also are immune to CHC degradation
under various operating conditions.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2009-01-22T05:57:27Z</dc:date><dc:date>2011-11-28T07:14:29Z</dc:date><dc:date>2011-12-15T09:56:56Z</dc:date><dc:date>2009-01-22T05:57:27Z</dc:date><dc:date>2011-11-28T07:14:29Z</dc:date><dc:date>2011-12-15T09:56:56Z</dc:date><dc:date>2002</dc:date><dc:type>Article</dc:type><dc:identifier>Proceeding of the 32nd European Solid-State Device Research Conference, Firenze,  Italy, 24-26 September 2002, 603-606</dc:identifier><dc:identifier>88-900847-8-2</dc:identifier><dc:identifier>http://hdl.handle.net/10054/578</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/578</dc:identifier><dc:language>en</dc:language></oai_dc:dc>