git clone --depth 1 --no-tags https://github.com/rafafigueredoviana/RISCV_MCU_CYCLONEV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153930064
git clone --depth 1 --no-tags https://github.com/nbdd0121/OpenIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154323033
git clone --depth 1 --no-tags https://github.com/AleksandarKostovic/Matrix-MAC-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149860673
git clone --depth 1 --no-tags https://github.com/lmco/tlrb_aib_phy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179556292
git clone --depth 1 --no-tags https://github.com/mmxsrup/riscv-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166091556
git clone --depth 1 --no-tags https://github.com/kenzhang82/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185737838
git clone --depth 1 --no-tags https://github.com/Yucao42/AES_GCM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151475892
git clone --depth 1 --no-tags https://github.com/sergev/zpu-avalanche.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169030384
git clone --depth 1 --no-tags https://github.com/semahawk/wishbone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163329904
git clone --depth 1 --no-tags https://github.com/efeslab/optimus-intel-fpga-bbb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158465613
git clone --depth 1 --no-tags https://github.com/lowRISC/rv_plic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175827496
git clone --depth 1 --no-tags https://github.com/VeriBlock/vBlake-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185814821
git clone --depth 1 --no-tags https://github.com/deekshithkrishnegowda/Router1x3-Design-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152833213
git clone --depth 1 --no-tags https://github.com/atmughrabi/AccelGraph.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173373764
git clone --depth 1 --no-tags https://github.com/pepper-project/giraffe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162882395
git clone --depth 1 --no-tags https://github.com/EisernSchild/YM2149.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184568327
git clone --depth 1 --no-tags https://github.com/chaseemory/Purple_Jade.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183102884
git clone --depth 1 --no-tags https://github.com/stasOR4ik/SpiFlash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171144664
git clone --depth 1 --no-tags https://github.com/zhelnio/uvm_ahb_lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170121139
git clone --depth 1 --no-tags https://github.com/supranational/lcs35.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187395424
git clone --depth 1 --no-tags https://github.com/apsarras/shared-buffer-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156233875
git clone --depth 1 --no-tags https://github.com/vishpbharadwaj/Lenet_arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163364127
git clone --depth 1 --no-tags https://github.com/darthsider/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159169752
git clone --depth 1 --no-tags https://github.com/apsarras/simon-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156200222
git clone --depth 1 --no-tags https://github.com/Kitrinx/LLAPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171974497
git clone --depth 1 --no-tags https://github.com/yzt000000/swerv_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175780003
git clone --depth 1 --no-tags https://github.com/ComicAddict/Polyphonic_FPGA_Synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165115859
git clone --depth 1 --no-tags https://github.com/colinpate/fpga-vr-remap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181205997
git clone --depth 1 --no-tags https://github.com/edcote/uvmgen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149832421
git clone --depth 1 --no-tags https://github.com/lmco/axi4_aib_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179549941
git clone --depth 1 --no-tags https://github.com/primenumber/FPGAOthello.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173012658
git clone --depth 1 --no-tags https://github.com/AkshayXPatil/Design-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163774436
git clone --depth 1 --no-tags https://github.com/Shivanagender123/UART-16550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168807517
git clone --depth 1 --no-tags https://github.com/hellgate202/hdmi_tx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182293748
git clone --depth 1 --no-tags https://github.com/Zeldax64/arvi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169139078
git clone --depth 1 --no-tags https://github.com/gchinna/dynrama-sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181502278
git clone --depth 1 --no-tags https://github.com/farshad112/ring_oscilator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152303665
git clone --depth 1 --no-tags https://github.com/maxluck518/ons45-app54-ref_sdnet_10g.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147165589
git clone --depth 1 --no-tags https://github.com/LimoJ/PolarCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158388722
git clone --depth 1 --no-tags https://github.com/ragibson/FPGA-Asteroids.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159965477
git clone --depth 1 --no-tags https://github.com/hellgate202/fifo_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172354992
git clone --depth 1 --no-tags https://github.com/LiuZichuan/Arthas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149011423
git clone --depth 1 --no-tags https://github.com/comestime/RTL4Interview.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148261411
git clone --depth 1 --no-tags https://github.com/HMS-ELKHOLY/adder_floatining_point_ieee754.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179802059
git clone --depth 1 --no-tags https://github.com/ottohorvath/vip_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179819504
git clone --depth 1 --no-tags https://github.com/Shivanagender123/AMBA-AXI4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164137874
git clone --depth 1 --no-tags https://github.com/ottohorvath/vip_reset.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182512663
git clone --depth 1 --no-tags https://github.com/funannoka/SoC-verification-using-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156496846
git clone --depth 1 --no-tags https://github.com/deepak1824/NN_Calculator_SOC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171156414
git clone --depth 1 --no-tags https://github.com/yuhei1horibe/PWM_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185142984
git clone --depth 1 --no-tags https://github.com/mp-17/RV-MAGIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165391290
git clone --depth 1 --no-tags https://github.com/miguel-guerrero/antlr4_system_verilog_parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179629598
git clone --depth 1 --no-tags https://github.com/pulp-platform/udma_hyperbus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151693457
git clone --depth 1 --no-tags https://github.com/hellgate202/dual_port_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146461260
git clone --depth 1 --no-tags https://github.com/myriadrf/LimeSDR-QPCIe_GW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159635680
git clone --depth 1 --no-tags https://github.com/pacius95/sdio_controller_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186616599
git clone --depth 1 --no-tags https://github.com/JoseIuri/Posits_Arithmetics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153634282
git clone --depth 1 --no-tags https://github.com/Dragon-Git/icdk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147166963
git clone --depth 1 --no-tags https://github.com/seanluo1/FPGA-Fighting-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148711139
git clone --depth 1 --no-tags https://github.com/0xArt/SuperHashProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165009607
git clone --depth 1 --no-tags https://github.com/hellgate202/i2c_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170456120
git clone --depth 1 --no-tags https://github.com/remexre/minidep.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150816987
git clone --depth 1 --no-tags https://github.com/pulp-platform/icache_private.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157870078
git clone --depth 1 --no-tags https://github.com/leanhdung22/SVA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186289939
git clone --depth 1 --no-tags https://github.com/segocago/CS223-Digital-Design-Highway-Racing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155377964
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fwinterconnect-gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173217416
git clone --depth 1 --no-tags https://github.com/prfalcon/USB-to-Ethernet-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151354051
git clone --depth 1 --no-tags https://github.com/AdrianETF/apb2spi_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148663702
git clone --depth 1 --no-tags https://github.com/kinhosz/Projeto_Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182862278
git clone --depth 1 --no-tags https://github.com/pulp-platform/udma_external_per.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156218663
git clone --depth 1 --no-tags https://github.com/estape11/ArquitecturaHybridARMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149235267
git clone --depth 1 --no-tags https://github.com/chandrashub/uvm_plusargs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145903094
git clone --depth 1 --no-tags https://github.com/pulp-platform/apu_cluster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147181635
git clone --depth 1 --no-tags https://github.com/ameetgohil/elastic-buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180921663
git clone --depth 1 --no-tags https://github.com/xusine/Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181398098
git clone --depth 1 --no-tags https://github.com/kgoliya/sim-mem-model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171156742
git clone --depth 1 --no-tags https://github.com/helloworld1983/xil_7s_dphy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166503512
git clone --depth 1 --no-tags https://github.com/alexrush1/Circuitry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172076546
git clone --depth 1 --no-tags https://github.com/jkaugust/Verification-of-APB-Protocol-using-UVM-System-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149209566
git clone --depth 1 --no-tags https://github.com/hellgate202/dphy_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152584917
git clone --depth 1 --no-tags https://github.com/tangyeqiu/picoMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168098609
git clone --depth 1 --no-tags https://github.com/aeris170/FPGAMotorGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180512880
git clone --depth 1 --no-tags https://github.com/bzhao13/EE-371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158021635
git clone --depth 1 --no-tags https://github.com/upadhk/EE-271-Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162502291
git clone --depth 1 --no-tags https://github.com/nicolas-robin/nr6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147579144
git clone --depth 1 --no-tags https://github.com/medalotte/sync-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178251309
git clone --depth 1 --no-tags https://github.com/JonathanHonrada/Function_Generator_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176057356
git clone --depth 1 --no-tags https://github.com/Yueqing-Sun/Elevator-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170449004
git clone --depth 1 --no-tags https://github.com/pulp-platform/apb_asynch_cdc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169443366
git clone --depth 1 --no-tags https://github.com/sharonfeldman/sv-assertions-clock-specification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146719033
git clone --depth 1 --no-tags https://github.com/pulp-platform/fpu_interco.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167165135
git clone --depth 1 --no-tags https://github.com/ying27/matrix-multiplication-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153428769
git clone --depth 1 --no-tags https://github.com/ManojMJ5/APB3_SLAVE_VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163252971
git clone --depth 1 --no-tags https://github.com/kwilson33/ECE551_Dig_Sys-Design_and_Synthesis_SegwayProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159200897
git clone --depth 1 --no-tags https://github.com/Lard4/RAT_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176393254
git clone --depth 1 --no-tags https://github.com/mitshine/XOR-Complement-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170081738
git clone --depth 1 --no-tags https://github.com/tangyeqiu/complex_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169830629
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fwprotocol-defs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170023098
git clone --depth 1 --no-tags https://github.com/MarioPonce2910/8b-10b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186887760
