# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
namespace eval ::optrace {
  variable script "C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/synth_1/zynq_top.tcl"
  variable category "vivado_synth"
}

# Try to connect to running dispatch if we haven't done so already.
# This code assumes that the Tcl interpreter is not using threads,
# since the ::dispatch::connected variable isn't mutex protected.
if {![info exists ::dispatch::connected]} {
  namespace eval ::dispatch {
    variable connected false
    if {[llength [array get env XILINX_CD_CONNECT_ID]] > 0} {
      set result "true"
      if {[catch {
        if {[lsearch -exact [package names] DispatchTcl] < 0} {
          set result [load librdi_cd_clienttcl[info sharedlibextension]] 
        }
        if {$result eq "false"} {
          puts "WARNING: Could not load dispatch client library"
        }
        set connect_id [ ::dispatch::init_client -mode EXISTING_SERVER ]
        if { $connect_id eq "" } {
          puts "WARNING: Could not initialize dispatch client"
        } else {
          puts "INFO: Dispatch client connection id - $connect_id"
          set connected true
        }
      } catch_res]} {
        puts "WARNING: failed to connect to dispatch server - $catch_res"
      }
    }
  }
}
if {$::dispatch::connected} {
  # Remove the dummy proc if it exists.
  if { [expr {[llength [info procs ::OPTRACE]] > 0}] } {
    rename ::OPTRACE ""
  }
  proc ::OPTRACE { task action {tags {} } } {
    ::vitis_log::op_trace "$task" $action -tags $tags -script $::optrace::script -category $::optrace::category
  }
  # dispatch is generic. We specifically want to attach logging.
  ::vitis_log::connect_client
} else {
  # Add dummy proc if it doesn't exist.
  if { [expr {[llength [info procs ::OPTRACE]] == 0}] } {
    proc ::OPTRACE {{arg1 \"\" } {arg2 \"\"} {arg3 \"\" } {arg4 \"\"} {arg5 \"\" } {arg6 \"\"}} {
        # Do nothing
    }
  }
}

proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
OPTRACE "synth_1" START { ROLLUP_AUTO }
set_param chipscope.maxJobs 7
OPTRACE "Creating in-memory project" START { }
create_project -in_memory -part xc7z020clg400-2

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.cache/wt [current_project]
set_property parent.project_path C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
OPTRACE "Creating in-memory project" END { }
OPTRACE "Adding files" START { }
read_verilog -library xil_defaultlib {
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/PL.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/zynq_top.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart_block1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6_block3.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3_block1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/HDL_FIFO1_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6_block7.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/SimpleDualPortRAM_generic.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE4.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha4_ss.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart3.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE8.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/to_uint32_1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha13.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2FFT_OUTMux.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/a3_random.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3_block5.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha14_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha3_ss.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/output_selector.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE10.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha5_ss.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1_block3.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha11_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha6_ss_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/D2.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1_block7.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2_block1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual3_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/to_uint32_6.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5_block4.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha2_ss.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2_BUTTERFLY.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2_block5.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/a4_random.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/output_selector_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem_block4.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4_block4.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart_block2.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3_block4.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual4.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/FFT.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6_block4.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha16bLFSR1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block4.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE7.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/b4_random.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/to_uint32_2.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha14.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha10.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/index_counter.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha5_ss_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha15_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/FIFO_system1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha6_ss.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual2_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha12_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha2_ss_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/b2_random.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual1_block1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1_block4.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/SimpleDualPortRAM_generic_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/random_method.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/GA_main.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2_block2.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5_block3.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha3_ss_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem_block7.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2_block6.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5_block7.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem_block3.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE3.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4_block5.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4_block1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3_block3.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6_block1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/swap_counter_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/TWDLROM.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/coefficent_array.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6_block5.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2FFT_CTRL.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE6.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual3.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha4_ss_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block3.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2FFT_MEMORY.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha15.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/to_uint32_3.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha11.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha9_ss.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual4_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha16_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha1_ss_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3_block7.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8_ss.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual1_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha13_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4_block6.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/accumulator_scorer.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/HDL_FIFO1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5_block2.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1_block5.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5_block6.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha16bLFSR.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/coefficent_array1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2_block3.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem_block6.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2_block7.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem_block2.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1_block1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE2.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4_block2.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/random_gene.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha7_ss_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2FFT_MEMSEL.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6_block2.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha64bitmsb_finder.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/index_counter_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart2.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3_block2.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/swap_counter1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6_block6.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/a2_random.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/swap_counter.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2FFT_BTFSEL.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE5.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual2.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha16.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8_ss_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha7_ss.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block2.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha12.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/to_uint32_4.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/FIFO_system3.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/integration_block1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha9_ss_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/random_sample.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3_block6.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4_block7.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5_block1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1_block6.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/to_uint32_5.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5_block5.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/swap_counter1_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2_block4.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha10_block.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/b3_random.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/generation_counter.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1_block2.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem_block5.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4_block3.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem_block1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha1_ss.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/output_cast1.v
  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/pulse_from_trigger.v
}
add_files C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/bd/design_1/design_1.bd
set_property used_in_implementation false [get_files -all c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/design_1_ooc.xdc]

read_ip -quiet C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
set_property used_in_implementation false [get_files -all c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc]

OPTRACE "Adding files" END { }
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/clock_constraint.xdc
set_property used_in_implementation false [get_files C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/clock_constraint.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
set_param ips.enableIPCacheLiteLoad 1

read_checkpoint -auto_incremental -incremental C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
close [open __synthesis_is_running__ w]

OPTRACE "synth_design" START { }
synth_design -top zynq_top -part xc7z020clg400-2
OPTRACE "synth_design" END { }
if { [get_msg_config -count -severity {CRITICAL WARNING}] > 0 } {
 send_msg_id runtcl-6 info "Synthesis results are not added to the cache due to CRITICAL_WARNING"
}


OPTRACE "write_checkpoint" START { CHECKPOINT }
# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef zynq_top.dcp
OPTRACE "write_checkpoint" END { }
OPTRACE "synth reports" START { REPORT }
create_report "synth_1_synth_report_utilization_0" "report_utilization -file zynq_top_utilization_synth.rpt -pb zynq_top_utilization_synth.pb"
OPTRACE "synth reports" END { }
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
OPTRACE "synth_1" END { }
