{
  "design": {
    "design_info": {
      "boundary_crc": "0xB3DE1E580D60884A",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../013_NTT_iNTT.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "coeff_BRAM0": "",
      "coeff_BRAM1": "",
      "twiddle_ROM": "",
      "Butterfly_unit": "",
      "NTT_Controller": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "enable": {
        "direction": "I"
      },
      "mode": {
        "direction": "I"
      },
      "done": {
        "direction": "O"
      }
    },
    "components": {
      "coeff_BRAM0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "xci_path": "ip\\design_1_blk_mem_gen_0_0\\design_1_blk_mem_gen_0_0.xci",
        "inst_hier_path": "coeff_BRAM0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../bram_input_coeffs.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "12"
          },
          "Read_Width_B": {
            "value": "12"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "256"
          },
          "Write_Width_A": {
            "value": "12"
          },
          "Write_Width_B": {
            "value": "12"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "coeff_BRAM1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_coeff_BRAM0_0",
        "xci_path": "ip\\design_1_coeff_BRAM0_0\\design_1_coeff_BRAM0_0.xci",
        "inst_hier_path": "coeff_BRAM1",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../bram_input_coeffs.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "12"
          },
          "Read_Width_B": {
            "value": "12"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "256"
          },
          "Write_Width_A": {
            "value": "12"
          },
          "Write_Width_B": {
            "value": "12"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "twiddle_ROM": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_1",
        "xci_path": "ip\\design_1_blk_mem_gen_0_1\\design_1_blk_mem_gen_0_1.xci",
        "inst_hier_path": "twiddle_ROM",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../twiddle_factors.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "256"
          },
          "Write_Width_A": {
            "value": "12"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "Butterfly_unit": {
        "vlnv": "xilinx.com:user:Butterfly_unit:1.0",
        "xci_name": "design_1_Butterfly_unit_0_0",
        "xci_path": "ip\\design_1_Butterfly_unit_0_0\\design_1_Butterfly_unit_0_0.xci",
        "inst_hier_path": "Butterfly_unit"
      },
      "NTT_Controller": {
        "vlnv": "xilinx.com:user:NTT_Controller:1.0",
        "xci_name": "design_1_NTT_Controller_0_0",
        "xci_path": "ip\\design_1_NTT_Controller_0_0\\design_1_NTT_Controller_0_0.xci",
        "inst_hier_path": "NTT_Controller"
      }
    },
    "nets": {
      "Butterfly_unit_U_OUT": {
        "ports": [
          "Butterfly_unit/U_OUT",
          "NTT_Controller/butterfly_u"
        ]
      },
      "Butterfly_unit_V_OUT": {
        "ports": [
          "Butterfly_unit/V_OUT",
          "NTT_Controller/butterfly_v"
        ]
      },
      "Butterfly_unit_valid_out": {
        "ports": [
          "Butterfly_unit/valid_out",
          "NTT_Controller/valid_out"
        ]
      },
      "NTT_Controller_bram0_addr_a": {
        "ports": [
          "NTT_Controller/bram0_addr_a",
          "coeff_BRAM0/addra"
        ]
      },
      "NTT_Controller_bram0_addr_b": {
        "ports": [
          "NTT_Controller/bram0_addr_b",
          "coeff_BRAM0/addrb"
        ]
      },
      "NTT_Controller_bram0_din_a": {
        "ports": [
          "NTT_Controller/bram0_din_a",
          "coeff_BRAM0/dina"
        ]
      },
      "NTT_Controller_bram0_din_b": {
        "ports": [
          "NTT_Controller/bram0_din_b",
          "coeff_BRAM0/dinb"
        ]
      },
      "NTT_Controller_bram0_we_a": {
        "ports": [
          "NTT_Controller/bram0_we_a",
          "coeff_BRAM0/wea"
        ]
      },
      "NTT_Controller_bram0_we_b": {
        "ports": [
          "NTT_Controller/bram0_we_b",
          "coeff_BRAM0/web"
        ]
      },
      "NTT_Controller_bram1_addr_a": {
        "ports": [
          "NTT_Controller/bram1_addr_a",
          "coeff_BRAM1/addra"
        ]
      },
      "NTT_Controller_bram1_addr_b": {
        "ports": [
          "NTT_Controller/bram1_addr_b",
          "coeff_BRAM1/addrb"
        ]
      },
      "NTT_Controller_bram1_din_a": {
        "ports": [
          "NTT_Controller/bram1_din_a",
          "coeff_BRAM1/dina"
        ]
      },
      "NTT_Controller_bram1_din_b": {
        "ports": [
          "NTT_Controller/bram1_din_b",
          "coeff_BRAM1/dinb"
        ]
      },
      "NTT_Controller_bram1_we_a": {
        "ports": [
          "NTT_Controller/bram1_we_a",
          "coeff_BRAM1/wea"
        ]
      },
      "NTT_Controller_bram1_we_b": {
        "ports": [
          "NTT_Controller/bram1_we_b",
          "coeff_BRAM1/web"
        ]
      },
      "NTT_Controller_butterfly_in1": {
        "ports": [
          "NTT_Controller/butterfly_in1",
          "Butterfly_unit/IN_1"
        ]
      },
      "NTT_Controller_butterfly_in2": {
        "ports": [
          "NTT_Controller/butterfly_in2",
          "Butterfly_unit/IN_2"
        ]
      },
      "NTT_Controller_butterfly_inverse": {
        "ports": [
          "NTT_Controller/butterfly_inverse",
          "Butterfly_unit/inverse"
        ]
      },
      "NTT_Controller_butterfly_twiddle": {
        "ports": [
          "NTT_Controller/butterfly_twiddle",
          "Butterfly_unit/twiddle"
        ]
      },
      "NTT_Controller_done": {
        "ports": [
          "NTT_Controller/done",
          "done"
        ]
      },
      "NTT_Controller_rom_addr": {
        "ports": [
          "NTT_Controller/rom_addr",
          "twiddle_ROM/addra"
        ]
      },
      "NTT_Controller_valid_in": {
        "ports": [
          "NTT_Controller/valid_in",
          "Butterfly_unit/valid_in"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk",
          "twiddle_ROM/clka",
          "coeff_BRAM0/clka",
          "coeff_BRAM0/clkb",
          "coeff_BRAM1/clka",
          "coeff_BRAM1/clkb",
          "Butterfly_unit/clk",
          "NTT_Controller/clk"
        ]
      },
      "coeff_BRAM0_douta": {
        "ports": [
          "coeff_BRAM0/douta",
          "NTT_Controller/bram0_dout_a"
        ]
      },
      "coeff_BRAM0_doutb": {
        "ports": [
          "coeff_BRAM0/doutb",
          "NTT_Controller/bram0_dout_b"
        ]
      },
      "coeff_BRAM1_douta": {
        "ports": [
          "coeff_BRAM1/douta",
          "NTT_Controller/bram1_dout_a"
        ]
      },
      "coeff_BRAM1_doutb": {
        "ports": [
          "coeff_BRAM1/doutb",
          "NTT_Controller/bram1_dout_b"
        ]
      },
      "enable_0_1": {
        "ports": [
          "enable",
          "NTT_Controller/enable"
        ]
      },
      "mode_0_1": {
        "ports": [
          "mode",
          "NTT_Controller/mode"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst",
          "Butterfly_unit/r",
          "NTT_Controller/rst"
        ]
      },
      "twiddle_ROM_douta": {
        "ports": [
          "twiddle_ROM/douta",
          "NTT_Controller/rom_dout"
        ]
      }
    }
  }
}