{
  "tile_type": "PCIE_TOP",
  "pips": {
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA6->PCIE_LOGIC_OUTS_B16_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B16_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA6",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX21_R_4->PCIE_TOP_CFGDEVID13": {
      "dst_wire": "PCIE_TOP_CFGDEVID13",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX21_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA1->PCIE_LOGIC_OUTS_B22_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B22_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DRPDO1->PCIE_LOGIC_OUTS_B18_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B18_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DRPDO1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWADDR1->PCIE_LOGIC_OUTS_B15_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B15_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWADDR1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX11_R_2->PCIE_TOP_TRNTD19": {
      "dst_wire": "PCIE_TOP_TRNTD19",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX11_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX11_R_0->PCIE_TOP_TRNTD11": {
      "dst_wire": "PCIE_TOP_TRNTD11",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX11_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX0_R_0->PCIE_TOP_MIMRXRDATA20": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA20",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX0_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX10_R_4->PCIE_TOP_PL2DIRECTEDLSTATE3": {
      "dst_wire": "PCIE_TOP_PL2DIRECTEDLSTATE3",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX10_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX34_R_0->PCIE_TOP_PIPERX4DATA7": {
      "dst_wire": "PCIE_TOP_PIPERX4DATA7",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX34_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXREN->PCIE_LOGIC_OUTS_B12_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B12_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXREN",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX5_L_0->PCIE_TOP_CFGERRTLPCPLHEADER27": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER27",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX5_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGTRANSACTIONADDR4->PCIE_LOGIC_OUTS_B8_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B8_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGTRANSACTIONADDR4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX8_L_4->PCIE_TOP_CFGDEVID9": {
      "dst_wire": "PCIE_TOP_CFGDEVID9",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX8_L_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD92->PCIE_LOGIC_OUTS_B3_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B3_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD92",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX1_R_4->PCIE_TOP_MIMRXRDATA37": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA37",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX1_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX8_L_2->PCIE_TOP_CFGDEVID1": {
      "dst_wire": "PCIE_TOP_CFGDEVID1",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX8_L_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX37_L_0->PCIE_TOP_PIPERX0PHYSTATUS": {
      "dst_wire": "PCIE_TOP_PIPERX0PHYSTATUS",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX37_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX2_L_3->PCIE_TOP_LL2TLPRCV": {
      "dst_wire": "PCIE_TOP_LL2TLPRCV",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX2_L_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGMGMTDO29->PCIE_LOGIC_OUTS_B17_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B17_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGMGMTDO29",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX9_L_2->PCIE_TOP_CFGDEVID2": {
      "dst_wire": "PCIE_TOP_CFGDEVID2",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX9_L_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX25_R_4->PCIE_TOP_DBGMODE0": {
      "dst_wire": "PCIE_TOP_DBGMODE0",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX25_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DRPDO12->PCIE_LOGIC_OUTS_B21_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B21_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DRPDO12",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2ATOMICREQUESTEREN->PCIE_LOGIC_OUTS_B12_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B12_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGDEVCONTROL2ATOMICREQUESTEREN",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX4_L_3->PCIE_TOP_CFGERRTLPCPLHEADER38": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER38",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX4_L_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA18->PCIE_LOGIC_OUTS_B14_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B14_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA18",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX15_L_3->PCIE_TOP_DRPDI11": {
      "dst_wire": "PCIE_TOP_DRPDI11",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX15_L_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX17_R_3->PCIE_TOP_TL2PPMSUSPENDREQ": {
      "dst_wire": "PCIE_TOP_TL2PPMSUSPENDREQ",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX17_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX17_R_2->PCIE_TOP_CFGERRLOCKEDN": {
      "dst_wire": "PCIE_TOP_CFGERRLOCKEDN",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX17_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX1_R_0->PCIE_TOP_MIMRXRDATA21": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA21",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX1_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2IDOREQEN->PCIE_LOGIC_OUTS_B14_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B14_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGDEVCONTROL2IDOREQEN",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGMGMTDO27->PCIE_LOGIC_OUTS_B16_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B16_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGMGMTDO27",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGTRANSACTIONADDR0->PCIE_LOGIC_OUTS_B8_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B8_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGTRANSACTIONADDR0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX33_L_0->PCIE_TOP_PIPERX0CHANISALIGNED": {
      "dst_wire": "PCIE_TOP_PIPERX0CHANISALIGNED",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX33_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGPMCSRPMESTATUS->PCIE_LOGIC_OUTS_B9_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B9_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGPMCSRPMESTATUS",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD76->PCIE_LOGIC_OUTS_B1_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B1_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD76",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA34->PCIE_LOGIC_OUTS_B7_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B7_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA34",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA15->PCIE_LOGIC_OUTS_B10_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B10_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA15",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGLINKCONTROLASPMCONTROL1->PCIE_LOGIC_OUTS_B13_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B13_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGLINKCONTROLASPMCONTROL1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX12_R_0->PCIE_TOP_TRNTD40": {
      "dst_wire": "PCIE_TOP_TRNTD40",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX12_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA19->PCIE_LOGIC_OUTS_B8_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B8_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA19",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA52->PCIE_LOGIC_OUTS_B5_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B5_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA52",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA8->PCIE_LOGIC_OUTS_B21_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B21_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA8",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA0->PCIE_LOGIC_OUTS_B11_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B11_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD95->PCIE_LOGIC_OUTS_B2_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B2_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD95",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD70->PCIE_LOGIC_OUTS_B3_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B3_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD70",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX10_R_1->PCIE_TOP_TRNTD14": {
      "dst_wire": "PCIE_TOP_TRNTD14",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX10_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX11_R_4->PCIE_TOP_PL2DIRECTEDLSTATE4": {
      "dst_wire": "PCIE_TOP_PL2DIRECTEDLSTATE4",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX11_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX2_R_0->PCIE_TOP_MIMRXRDATA22": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA22",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX2_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA61->PCIE_LOGIC_OUTS_B8_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B8_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA61",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX1_L_4->PCIE_TOP_LL2SENDASREQL1": {
      "dst_wire": "PCIE_TOP_LL2SENDASREQL1",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX1_L_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DRPRDY->PCIE_LOGIC_OUTS_B16_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B16_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DRPRDY",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX13_R_2->PCIE_TOP_TRNTD33": {
      "dst_wire": "PCIE_TOP_TRNTD33",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX13_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX7_L_0->PCIE_TOP_CFGERRTLPCPLHEADER29": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER29",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX7_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGPCIELINKSTATE1->PCIE_LOGIC_OUTS_B9_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B9_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGPCIELINKSTATE1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX2_L_2->PCIE_TOP_TRNTDLLPDATA29": {
      "dst_wire": "PCIE_TOP_TRNTDLLPDATA29",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX2_L_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX1_R_2->PCIE_TOP_MIMRXRDATA29": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA29",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX1_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA14->PCIE_LOGIC_OUTS_B20_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B20_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA14",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX7_L_2->PCIE_TOP_CFGERRTLPCPLHEADER37": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER37",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX7_L_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DRPDO11->PCIE_LOGIC_OUTS_B20_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B20_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DRPDO11",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX14_L_4->PCIE_TOP_DRPDI14": {
      "dst_wire": "PCIE_TOP_DRPDI14",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX14_L_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX0_R_3->PCIE_TOP_MIMRXRDATA32": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA32",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX0_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX6_R_1->PCIE_TOP_MIMRXRDATA50": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA50",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX6_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_PIPETXMARGIN1->PCIE_LOGIC_OUTS_B16_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B16_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_PIPETXMARGIN1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX12_R_2->PCIE_TOP_TRNTD32": {
      "dst_wire": "PCIE_TOP_TRNTD32",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX12_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX12_L_4->PCIE_TOP_DRPDI12": {
      "dst_wire": "PCIE_TOP_DRPDI12",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX12_L_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX3_R_2->PCIE_TOP_MIMRXRDATA31": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA31",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX3_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWADDR2->PCIE_LOGIC_OUTS_B0_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B0_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWADDR2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA37->PCIE_LOGIC_OUTS_B5_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B5_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA37",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX37_L_1->PCIE_TOP_PIPERX0DATA0": {
      "dst_wire": "PCIE_TOP_PIPERX0DATA0",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX37_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGMGMTDO30->PCIE_LOGIC_OUTS_B18_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B18_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGMGMTDO30",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX11_L_1->PCIE_TOP_CFGDEVID0": {
      "dst_wire": "PCIE_TOP_CFGDEVID0",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX11_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXRADDR4->PCIE_LOGIC_OUTS_B5_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B5_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXRADDR4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX6_R_3->PCIE_TOP_MIMRXRDATA42": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA42",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX6_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX21_R_2->PCIE_TOP_CFGERRAERHEADERLOG11": {
      "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG11",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX21_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX5_L_4->PCIE_TOP_CFGERRTLPCPLHEADER43": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER43",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX5_L_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX4_R_1->PCIE_TOP_MIMRXRDATA48": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA48",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX4_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX0_R_1->PCIE_TOP_MIMRXRDATA24": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA24",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX0_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX36_R_0->PCIE_TOP_PIPERX4VALID": {
      "dst_wire": "PCIE_TOP_PIPERX4VALID",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX36_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA4->PCIE_LOGIC_OUTS_B9_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B9_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX14_L_2->PCIE_TOP_DRPDI6": {
      "dst_wire": "PCIE_TOP_DRPDI6",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX14_L_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX2_R_3->PCIE_TOP_MIMRXRDATA34": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA34",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX2_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA49->PCIE_LOGIC_OUTS_B5_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B5_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA49",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX18_R_3->PCIE_TOP_TL2ASPMSUSPENDCREDITCHECK": {
      "dst_wire": "PCIE_TOP_TL2ASPMSUSPENDCREDITCHECK",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX18_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX0_L_4->PCIE_TOP_LL2SENDENTERL23": {
      "dst_wire": "PCIE_TOP_LL2SENDENTERL23",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX0_L_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD98->PCIE_LOGIC_OUTS_B6_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B6_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD98",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX0_L_1->PCIE_TOP_TRNTDLLPDATA23": {
      "dst_wire": "PCIE_TOP_TRNTDLLPDATA23",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX0_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX11_L_3->PCIE_TOP_CFGDEVID8": {
      "dst_wire": "PCIE_TOP_CFGDEVID8",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX11_L_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX13_R_3->PCIE_TOP_TRNTD29": {
      "dst_wire": "PCIE_TOP_TRNTD29",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX13_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA57->PCIE_LOGIC_OUTS_B6_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B6_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA57",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX20_R_2->PCIE_TOP_CFGERRAERHEADERLOG1": {
      "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG1",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX20_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX38_L_0->PCIE_TOP_PIPERX0DATA5": {
      "dst_wire": "PCIE_TOP_PIPERX0DATA5",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX38_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGPMCSRPMEEN->PCIE_LOGIC_OUTS_B8_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B8_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGPMCSRPMEEN",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX15_R_4->PCIE_TOP_CFGERRAERHEADERLOG8": {
      "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG8",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX15_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA35->PCIE_LOGIC_OUTS_B11_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B11_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA35",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA39->PCIE_LOGIC_OUTS_B7_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B7_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA39",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA19->PCIE_LOGIC_OUTS_B19_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B19_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA19",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA43->PCIE_LOGIC_OUTS_B7_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B7_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA43",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWEN->PCIE_LOGIC_OUTS_B18_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B18_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWEN",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX10_L_1->PCIE_TOP_CFGDSN63": {
      "dst_wire": "PCIE_TOP_CFGDSN63",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX10_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGCOMMANDIOENABLE->PCIE_LOGIC_OUTS_B11_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B11_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGCOMMANDIOENABLE",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_PIPETXMARGIN2->PCIE_LOGIC_OUTS_B6_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B6_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_PIPETXMARGIN2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX5_L_3->PCIE_TOP_CFGERRTLPCPLHEADER39": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER39",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX5_L_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX1_L_0->PCIE_TOP_TRNTDLLPDATA20": {
      "dst_wire": "PCIE_TOP_TRNTDLLPDATA20",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX1_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA6->PCIE_LOGIC_OUTS_B23_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B23_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA6",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX1_L_2->PCIE_TOP_TRNTDLLPDATA28": {
      "dst_wire": "PCIE_TOP_TRNTDLLPDATA28",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX1_L_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA63->PCIE_LOGIC_OUTS_B11_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B11_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA63",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX3_R_4->PCIE_TOP_MIMRXRDATA39": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA39",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX3_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD75->PCIE_LOGIC_OUTS_B0_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B0_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD75",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD82->PCIE_LOGIC_OUTS_B4_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B4_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD82",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX14_L_1->PCIE_TOP_DRPDI2": {
      "dst_wire": "PCIE_TOP_DRPDI2",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX14_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX1_R_3->PCIE_TOP_MIMRXRDATA33": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA33",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX1_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGPMRCVENTERL1N->PCIE_LOGIC_OUTS_B12_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B12_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGPMRCVENTERL1N",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA4->PCIE_LOGIC_OUTS_B21_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B21_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA49->PCIE_LOGIC_OUTS_B5_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B5_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA49",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA3->PCIE_LOGIC_OUTS_B20_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B20_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGAERROOTERRNONFATALERRREPORTINGEN->PCIE_LOGIC_OUTS_B19_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B19_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGAERROOTERRNONFATALERRREPORTINGEN",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX4_L_0->PCIE_TOP_CFGERRTLPCPLHEADER26": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER26",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX4_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX6_R_0->PCIE_TOP_MIMRXRDATA54": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA54",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX6_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGTRANSACTIONTYPE->PCIE_LOGIC_OUTS_B11_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B11_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGTRANSACTIONTYPE",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX0_L_2->PCIE_TOP_TRNTDLLPDATA27": {
      "dst_wire": "PCIE_TOP_TRNTDLLPDATA27",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX0_L_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX39_R_0->PCIE_TOP_PIPERX4DATA4": {
      "dst_wire": "PCIE_TOP_PIPERX4DATA4",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX39_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_PLDBGVEC8->PCIE_LOGIC_OUTS_B23_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B23_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_PLDBGVEC8",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX6_L_2->PCIE_TOP_CFGERRTLPCPLHEADER36": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER36",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX6_L_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD63->PCIE_LOGIC_OUTS_B0_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B0_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD63",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX10_R_2->PCIE_TOP_TRNTD18": {
      "dst_wire": "PCIE_TOP_TRNTD18",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX10_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD68->PCIE_LOGIC_OUTS_B1_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B1_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD68",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX36_L_0->PCIE_TOP_PIPERX0VALID": {
      "dst_wire": "PCIE_TOP_PIPERX0VALID",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX36_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DRPDO6->PCIE_LOGIC_OUTS_B19_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B19_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DRPDO6",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX11_R_1->PCIE_TOP_TRNTD15": {
      "dst_wire": "PCIE_TOP_TRNTD15",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX11_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX4_R_2->PCIE_TOP_MIMRXRDATA44": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA44",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX4_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX9_R_4->PCIE_TOP_PL2DIRECTEDLSTATE2": {
      "dst_wire": "PCIE_TOP_PL2DIRECTEDLSTATE2",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX9_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA60->PCIE_LOGIC_OUTS_B7_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B7_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA60",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX5_R_2->PCIE_TOP_MIMRXRDATA45": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA45",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX5_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX9_R_1->PCIE_TOP_TRNTD13": {
      "dst_wire": "PCIE_TOP_TRNTD13",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX9_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX23_R_3->PCIE_TOP_CFGERRAERHEADERLOG5": {
      "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG5",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX23_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGVCTCVCMAP1->PCIE_LOGIC_OUTS_B18_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B18_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGVCTCVCMAP1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA32->PCIE_LOGIC_OUTS_B1_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B1_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA32",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX38_R_0->PCIE_TOP_PIPERX4DATA5": {
      "dst_wire": "PCIE_TOP_PIPERX4DATA5",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX38_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX3_L_1->PCIE_TOP_TRNTDLLPDATA26": {
      "dst_wire": "PCIE_TOP_TRNTDLLPDATA26",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX3_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX11_R_3->PCIE_TOP_TRNTD23": {
      "dst_wire": "PCIE_TOP_TRNTD23",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX11_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX9_L_3->PCIE_TOP_CFGDEVID6": {
      "dst_wire": "PCIE_TOP_CFGDEVID6",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX9_L_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXRADDR9->PCIE_LOGIC_OUTS_B8_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B8_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXRADDR9",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD85->PCIE_LOGIC_OUTS_B2_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B2_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD85",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX13_L_3->PCIE_TOP_DRPDI9": {
      "dst_wire": "PCIE_TOP_DRPDI9",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX13_L_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD77->PCIE_LOGIC_OUTS_B2_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B2_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD77",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA24->PCIE_LOGIC_OUTS_B0_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B0_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA24",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX2_R_2->PCIE_TOP_MIMRXRDATA30": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA30",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX2_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGMGMTDO22->PCIE_LOGIC_OUTS_B13_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B13_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGMGMTDO22",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD93->PCIE_LOGIC_OUTS_B4_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B4_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD93",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX35_R_0->PCIE_TOP_PIPERX4DATA6": {
      "dst_wire": "PCIE_TOP_PIPERX4DATA6",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX35_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX18_R_4->PCIE_TOP_CFGERRTLPCPLHEADER47": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER47",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX18_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX13_R_1->PCIE_TOP_TRNTD37": {
      "dst_wire": "PCIE_TOP_TRNTD37",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX13_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX16_R_1->PCIE_TOP_PIPERX4CHARISK0": {
      "dst_wire": "PCIE_TOP_PIPERX4CHARISK0",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX16_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX19_R_4->PCIE_TOP_CFGINTERRUPTN": {
      "dst_wire": "PCIE_TOP_CFGINTERRUPTN",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX19_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA15->PCIE_LOGIC_OUTS_B23_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B23_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA15",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA32->PCIE_LOGIC_OUTS_B4_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B4_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA32",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA10->PCIE_LOGIC_OUTS_B19_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B19_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA10",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD74->PCIE_LOGIC_OUTS_B3_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B3_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD74",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX16_L_1->PCIE_TOP_PIPERX0CHARISK0": {
      "dst_wire": "PCIE_TOP_PIPERX0CHARISK0",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX16_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_LL2TFCINIT2SEQ->PCIE_LOGIC_OUTS_B20_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B20_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_LL2TFCINIT2SEQ",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX12_R_1->PCIE_TOP_TRNTD36": {
      "dst_wire": "PCIE_TOP_TRNTD36",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX12_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD64->PCIE_LOGIC_OUTS_B1_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B1_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD64",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX13_L_4->PCIE_TOP_DRPDI13": {
      "dst_wire": "PCIE_TOP_DRPDI13",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX13_L_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA38->PCIE_LOGIC_OUTS_B6_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B6_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA38",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX12_R_3->PCIE_TOP_TRNTD28": {
      "dst_wire": "PCIE_TOP_TRNTD28",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX12_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGLINKCONTROLRETRAINLINK->PCIE_LOGIC_OUTS_B17_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B17_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGLINKCONTROLRETRAINLINK",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX6_L_3->PCIE_TOP_CFGERRTLPCPLHEADER40": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER40",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX6_L_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGVCTCVCMAP4->PCIE_LOGIC_OUTS_B17_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B17_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGVCTCVCMAP4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGPMCSRPOWERSTATE1->PCIE_LOGIC_OUTS_B11_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B11_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGPMCSRPOWERSTATE1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX4_R_4->PCIE_TOP_TRNTD24": {
      "dst_wire": "PCIE_TOP_TRNTD24",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX4_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD81->PCIE_LOGIC_OUTS_B3_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B3_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD81",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXRADDR0->PCIE_LOGIC_OUTS_B13_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B13_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXRADDR0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DRPDO3->PCIE_LOGIC_OUTS_B16_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B16_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DRPDO3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX0_L_0->PCIE_TOP_TRNTDLLPDATA19": {
      "dst_wire": "PCIE_TOP_TRNTDLLPDATA19",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX0_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA13->PCIE_LOGIC_OUTS_B9_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B9_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA13",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX9_R_3->PCIE_TOP_TRNTD21": {
      "dst_wire": "PCIE_TOP_TRNTD21",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX9_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX3_L_3->PCIE_TOP_LL2SENDENTERL1": {
      "dst_wire": "PCIE_TOP_LL2SENDENTERL1",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX3_L_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGMGMTDO16->PCIE_LOGIC_OUTS_B21_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B21_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGMGMTDO16",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGLINKCONTROLRCB->PCIE_LOGIC_OUTS_B14_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B14_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGLINKCONTROLRCB",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX36_R_1->PCIE_TOP_PIPERX4DATA1": {
      "dst_wire": "PCIE_TOP_PIPERX4DATA1",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX36_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA34->PCIE_LOGIC_OUTS_B17_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B17_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA34",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX16_R_4->PCIE_TOP_CFGERRAERHEADERLOG9": {
      "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG9",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX16_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX13_R_0->PCIE_TOP_TRNTD41": {
      "dst_wire": "PCIE_TOP_TRNTD41",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX13_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_PL2RECOVERY->PCIE_LOGIC_OUTS_B12_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B12_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_PL2RECOVERY",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_PIPETXMARGIN0->PCIE_LOGIC_OUTS_B18_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B18_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_PIPETXMARGIN0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX3_L_4->PCIE_TOP_PL2DIRECTEDLSTATE0": {
      "dst_wire": "PCIE_TOP_PL2DIRECTEDLSTATE0",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX3_L_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD60->PCIE_LOGIC_OUTS_B1_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B1_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD60",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA56->PCIE_LOGIC_OUTS_B5_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B5_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA56",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX8_L_0->PCIE_TOP_CFGDSN57": {
      "dst_wire": "PCIE_TOP_CFGDSN57",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX8_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX6_R_2->PCIE_TOP_MIMRXRDATA46": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA46",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX6_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGPMRCVENTERL23N->PCIE_LOGIC_OUTS_B8_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B8_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGPMRCVENTERL23N",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA55->PCIE_LOGIC_OUTS_B12_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B12_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA55",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX2_R_1->PCIE_TOP_MIMRXRDATA26": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA26",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX2_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DRPDO4->PCIE_LOGIC_OUTS_B17_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B17_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DRPDO4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX6_L_0->PCIE_TOP_CFGERRTLPCPLHEADER28": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER28",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX6_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX3_R_1->PCIE_TOP_MIMRXRDATA27": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA27",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX3_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGTRANSACTIONADDR6->PCIE_LOGIC_OUTS_B10_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B10_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGTRANSACTIONADDR6",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA46->PCIE_LOGIC_OUTS_B6_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B6_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA46",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX18_R_2->PCIE_TOP_CFGERRNORECOVERYN": {
      "dst_wire": "PCIE_TOP_CFGERRNORECOVERYN",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX18_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX6_L_1->PCIE_TOP_CFGERRTLPCPLHEADER32": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER32",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX6_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXRADDR8->PCIE_LOGIC_OUTS_B17_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B17_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXRADDR8",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGVCTCVCMAP6->PCIE_LOGIC_OUTS_B19_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B19_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGVCTCVCMAP6",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX15_L_2->PCIE_TOP_DRPDI7": {
      "dst_wire": "PCIE_TOP_DRPDI7",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX15_L_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX12_L_2->PCIE_TOP_DRPDI4": {
      "dst_wire": "PCIE_TOP_DRPDI4",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX12_L_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD66->PCIE_LOGIC_OUTS_B3_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B3_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD66",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX11_L_2->PCIE_TOP_CFGDEVID4": {
      "dst_wire": "PCIE_TOP_CFGDEVID4",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX11_L_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGTRANSACTIONADDR5->PCIE_LOGIC_OUTS_B9_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B9_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGTRANSACTIONADDR5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA10->PCIE_LOGIC_OUTS_B23_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B23_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA10",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX10_L_3->PCIE_TOP_CFGDEVID7": {
      "dst_wire": "PCIE_TOP_CFGDEVID7",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX10_L_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2IDOCPLEN->PCIE_LOGIC_OUTS_B15_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B15_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGDEVCONTROL2IDOCPLEN",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGMGMTDO25->PCIE_LOGIC_OUTS_B14_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B14_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGMGMTDO25",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX7_L_1->PCIE_TOP_CFGERRTLPCPLHEADER33": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER33",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX7_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGPCIELINKSTATE2->PCIE_LOGIC_OUTS_B10_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B10_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGPCIELINKSTATE2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA17->PCIE_LOGIC_OUTS_B23_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B23_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA17",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA58->PCIE_LOGIC_OUTS_B7_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B7_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA58",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX10_R_3->PCIE_TOP_TRNTD22": {
      "dst_wire": "PCIE_TOP_TRNTD22",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX10_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXRADDR1->PCIE_LOGIC_OUTS_B11_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B11_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXRADDR1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGLINKCONTROLCOMMONCLOCK->PCIE_LOGIC_OUTS_B12_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B12_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGLINKCONTROLCOMMONCLOCK",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX24_R_3->PCIE_TOP_CFGERRAERHEADERLOG10": {
      "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG10",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX24_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD71->PCIE_LOGIC_OUTS_B0_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B0_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD71",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX4_L_1->PCIE_TOP_CFGERRTLPCPLHEADER30": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER30",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX4_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX8_R_0->PCIE_TOP_TRNTD8": {
      "dst_wire": "PCIE_TOP_TRNTD8",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX8_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGLINKCONTROLLINKDISABLE->PCIE_LOGIC_OUTS_B15_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B15_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGLINKCONTROLLINKDISABLE",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTDIS->PCIE_LOGIC_OUTS_B14_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B14_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTDIS",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD84->PCIE_LOGIC_OUTS_B1_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B1_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD84",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX5_L_1->PCIE_TOP_CFGERRTLPCPLHEADER31": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER31",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX5_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA1->PCIE_LOGIC_OUTS_B13_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B13_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD87->PCIE_LOGIC_OUTS_B2_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B2_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD87",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGLINKCONTROLEXTENDEDSYNC->PCIE_LOGIC_OUTS_B13_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B13_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGLINKCONTROLEXTENDEDSYNC",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD62->PCIE_LOGIC_OUTS_B3_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B3_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD62",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD61->PCIE_LOGIC_OUTS_B2_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B2_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD61",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX24_R_4->PCIE_TOP_CFGVENDID0": {
      "dst_wire": "PCIE_TOP_CFGVENDID0",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX24_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGCOMMANDMEMENABLE->PCIE_LOGIC_OUTS_B17_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B17_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGCOMMANDMEMENABLE",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA8->PCIE_LOGIC_OUTS_B8_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B8_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA8",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX15_L_1->PCIE_TOP_DRPDI3": {
      "dst_wire": "PCIE_TOP_DRPDI3",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX15_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGTRANSACTION->PCIE_LOGIC_OUTS_B10_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B10_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGTRANSACTION",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPSRCRDY0->PCIE_LOGIC_OUTS_B10_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B10_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPSRCRDY0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA51->PCIE_LOGIC_OUTS_B7_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B7_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA51",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA47->PCIE_LOGIC_OUTS_B7_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B7_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA47",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA48->PCIE_LOGIC_OUTS_B4_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B4_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA48",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX15_R_2->PCIE_TOP_TRNTD35": {
      "dst_wire": "PCIE_TOP_TRNTD35",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX15_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX13_L_2->PCIE_TOP_DRPDI5": {
      "dst_wire": "PCIE_TOP_DRPDI5",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX13_L_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA0->PCIE_LOGIC_OUTS_B21_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B21_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD73->PCIE_LOGIC_OUTS_B2_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B2_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD73",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGAERROOTERRCORRERRRECEIVED->PCIE_LOGIC_OUTS_B21_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B21_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGAERROOTERRCORRERRRECEIVED",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX1_L_1->PCIE_TOP_TRNTDLLPDATA24": {
      "dst_wire": "PCIE_TOP_TRNTDLLPDATA24",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX1_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX17_R_4->PCIE_TOP_CFGERRTLPCPLHEADER46": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER46",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX17_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGTRANSACTIONADDR1->PCIE_LOGIC_OUTS_B9_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B9_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGTRANSACTIONADDR1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX11_L_0->PCIE_TOP_CFGDSN60": {
      "dst_wire": "PCIE_TOP_CFGDSN60",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX11_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX2_L_1->PCIE_TOP_TRNTDLLPDATA25": {
      "dst_wire": "PCIE_TOP_TRNTDLLPDATA25",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX2_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWADDR5->PCIE_LOGIC_OUTS_B9_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B9_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWADDR5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX19_R_2->PCIE_TOP_CFGERRAERHEADERLOG0": {
      "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG0",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX19_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX10_L_4->PCIE_TOP_CFGDEVID11": {
      "dst_wire": "PCIE_TOP_CFGDEVID11",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX10_L_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA12->PCIE_LOGIC_OUTS_B2_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B2_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA12",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX33_R_1->PCIE_TOP_PIPERX4DATA2": {
      "dst_wire": "PCIE_TOP_PIPERX4DATA2",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX33_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGAERROOTERRFATALERRRECEIVED->PCIE_LOGIC_OUTS_B16_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B16_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGAERROOTERRFATALERRRECEIVED",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX5_R_1->PCIE_TOP_MIMRXRDATA49": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA49",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX5_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGVCTCVCMAP0->PCIE_LOGIC_OUTS_B17_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B17_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGVCTCVCMAP0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA23->PCIE_LOGIC_OUTS_B14_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B14_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA23",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX6_L_4->PCIE_TOP_CFGERRTLPCPLHEADER44": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER44",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX6_L_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGVCTCVCMAP3->PCIE_LOGIC_OUTS_B16_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B16_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGVCTCVCMAP3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA44->PCIE_LOGIC_OUTS_B4_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B4_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA44",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX21_R_3->PCIE_TOP_CFGERRAERHEADERLOG3": {
      "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG3",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX21_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGLINKCONTROLHWAUTOWIDTHDIS->PCIE_LOGIC_OUTS_B15_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B15_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGLINKCONTROLHWAUTOWIDTHDIS",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DRPDO13->PCIE_LOGIC_OUTS_B22_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B22_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DRPDO13",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX22_R_4->PCIE_TOP_CFGDEVID14": {
      "dst_wire": "PCIE_TOP_CFGDEVID14",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX22_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD97->PCIE_LOGIC_OUTS_B5_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B5_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD97",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX9_R_0->PCIE_TOP_TRNTD9": {
      "dst_wire": "PCIE_TOP_TRNTD9",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX9_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA59->PCIE_LOGIC_OUTS_B9_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B9_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA59",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGVCTCVCMAP2->PCIE_LOGIC_OUTS_B19_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B19_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGVCTCVCMAP2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX10_R_0->PCIE_TOP_TRNTD10": {
      "dst_wire": "PCIE_TOP_TRNTD10",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX10_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD86->PCIE_LOGIC_OUTS_B4_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B4_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD86",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX3_R_0->PCIE_TOP_MIMRXRDATA23": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA23",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX3_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGMGMTDO19->PCIE_LOGIC_OUTS_B19_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B19_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGMGMTDO19",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA12->PCIE_LOGIC_OUTS_B20_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B20_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA12",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD91->PCIE_LOGIC_OUTS_B1_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B1_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD91",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXRADDR11->PCIE_LOGIC_OUTS_B10_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B10_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXRADDR11",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_PL2SUSPENDOK->PCIE_LOGIC_OUTS_B7_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B7_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_PL2SUSPENDOK",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX36_L_1->PCIE_TOP_PIPERX0DATA1": {
      "dst_wire": "PCIE_TOP_PIPERX0DATA1",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX36_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX6_R_4->PCIE_TOP_TRNTD26": {
      "dst_wire": "PCIE_TOP_TRNTD26",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX6_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX3_L_0->PCIE_TOP_TRNTDLLPDATA22": {
      "dst_wire": "PCIE_TOP_TRNTDLLPDATA22",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX3_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX37_R_1->PCIE_TOP_PIPERX4DATA0": {
      "dst_wire": "PCIE_TOP_PIPERX4DATA0",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX37_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX12_L_1->PCIE_TOP_DRPDI0": {
      "dst_wire": "PCIE_TOP_DRPDI0",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX12_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX0_L_3->PCIE_TOP_TRNTDLLPDATA31": {
      "dst_wire": "PCIE_TOP_TRNTDLLPDATA31",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX0_L_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX12_L_3->PCIE_TOP_DRPDI8": {
      "dst_wire": "PCIE_TOP_DRPDI8",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX12_L_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA42->PCIE_LOGIC_OUTS_B6_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B6_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA42",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX20_R_3->PCIE_TOP_CFGERRAERHEADERLOG2": {
      "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG2",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX20_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX4_R_0->PCIE_TOP_MIMRXRDATA52": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA52",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX4_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX7_R_0->PCIE_TOP_MIMRXRDATA55": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA55",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX7_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNTDSTRDY3->PCIE_LOGIC_OUTS_B1_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B1_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNTDSTRDY3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX13_L_1->PCIE_TOP_DRPDI1": {
      "dst_wire": "PCIE_TOP_DRPDI1",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX13_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX23_R_4->PCIE_TOP_CFGDEVID15": {
      "dst_wire": "PCIE_TOP_CFGDEVID15",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX23_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA16->PCIE_LOGIC_OUTS_B22_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B22_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA16",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DRPDO15->PCIE_LOGIC_OUTS_B20_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B20_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DRPDO15",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX5_R_0->PCIE_TOP_MIMRXRDATA53": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA53",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX5_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2ARIFORWARDEN->PCIE_LOGIC_OUTS_B15_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B15_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGDEVCONTROL2ARIFORWARDEN",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL0->PCIE_LOGIC_OUTS_B14_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B14_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA3->PCIE_LOGIC_OUTS_B15_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B15_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGTRANSACTIONADDR2->PCIE_LOGIC_OUTS_B10_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B10_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGTRANSACTIONADDR2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA25->PCIE_LOGIC_OUTS_B10_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B10_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA25",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX20_R_4->PCIE_TOP_CFGINTERRUPTDI0": {
      "dst_wire": "PCIE_TOP_CFGINTERRUPTDI0",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX20_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX8_R_3->PCIE_TOP_TRNTD20": {
      "dst_wire": "PCIE_TOP_TRNTD20",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX8_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX0_R_2->PCIE_TOP_MIMRXRDATA28": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA28",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX0_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD83->PCIE_LOGIC_OUTS_B0_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B0_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD83",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX9_R_2->PCIE_TOP_TRNTD17": {
      "dst_wire": "PCIE_TOP_TRNTD17",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX9_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA7->PCIE_LOGIC_OUTS_B20_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B20_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA7",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX2_R_4->PCIE_TOP_MIMRXRDATA38": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA38",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX2_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD96->PCIE_LOGIC_OUTS_B4_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B4_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD96",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX32_L_1->PCIE_TOP_PIPERX0DATA3": {
      "dst_wire": "PCIE_TOP_PIPERX0DATA3",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX32_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGLINKCONTROLCLOCKPMEN->PCIE_LOGIC_OUTS_B14_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B14_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGLINKCONTROLCLOCKPMEN",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGMGMTDO17->PCIE_LOGIC_OUTS_B16_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B16_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGMGMTDO17",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA28->PCIE_LOGIC_OUTS_B14_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B14_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA28",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA7->PCIE_LOGIC_OUTS_B23_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B23_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA7",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA40->PCIE_LOGIC_OUTS_B4_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B4_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA40",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGMGMTDO26->PCIE_LOGIC_OUTS_B15_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B15_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGMGMTDO26",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA9->PCIE_LOGIC_OUTS_B22_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B22_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA9",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX4_R_3->PCIE_TOP_MIMRXRDATA40": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA40",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX4_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXRADDR2->PCIE_LOGIC_OUTS_B12_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B12_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXRADDR2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD67->PCIE_LOGIC_OUTS_B0_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B0_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD67",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX34_L_0->PCIE_TOP_PIPERX0DATA7": {
      "dst_wire": "PCIE_TOP_PIPERX0DATA7",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX34_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA9->PCIE_LOGIC_OUTS_B3_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B3_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA9",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGMGMTDO21->PCIE_LOGIC_OUTS_B12_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B12_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGMGMTDO21",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA50->PCIE_LOGIC_OUTS_B6_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B6_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA50",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX5_R_3->PCIE_TOP_MIMRXRDATA41": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA41",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX5_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA53->PCIE_LOGIC_OUTS_B6_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B6_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA53",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX8_R_2->PCIE_TOP_TRNTD16": {
      "dst_wire": "PCIE_TOP_TRNTD16",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX8_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECB10->PCIE_LOGIC_OUTS_B22_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B22_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECB10",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA27->PCIE_LOGIC_OUTS_B19_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B19_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA27",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX10_L_2->PCIE_TOP_CFGDEVID3": {
      "dst_wire": "PCIE_TOP_CFGDEVID3",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX10_L_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA29->PCIE_LOGIC_OUTS_B8_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B8_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA29",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGAERROOTERRNONFATALERRRECEIVED->PCIE_LOGIC_OUTS_B22_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B22_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGAERROOTERRNONFATALERRRECEIVED",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX7_R_3->PCIE_TOP_MIMRXRDATA43": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA43",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX7_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX14_L_3->PCIE_TOP_DRPDI10": {
      "dst_wire": "PCIE_TOP_DRPDI10",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX14_L_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGMGMTDO24->PCIE_LOGIC_OUTS_B13_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B13_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGMGMTDO24",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DRPDO2->PCIE_LOGIC_OUTS_B19_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B19_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DRPDO2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX7_R_4->PCIE_TOP_TRNTD27": {
      "dst_wire": "PCIE_TOP_TRNTD27",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX7_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA41->PCIE_LOGIC_OUTS_B5_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B5_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA41",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD69->PCIE_LOGIC_OUTS_B2_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B2_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD69",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX13_L_0->PCIE_TOP_DRPADDR8": {
      "dst_wire": "PCIE_TOP_DRPADDR8",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX13_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX0_R_4->PCIE_TOP_MIMRXRDATA36": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA36",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX0_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX2_L_4->PCIE_TOP_LL2SENDPMACK": {
      "dst_wire": "PCIE_TOP_LL2SENDPMACK",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX2_L_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGLINKCONTROLBANDWIDTHINTEN->PCIE_LOGIC_OUTS_B12_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B12_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGLINKCONTROLBANDWIDTHINTEN",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGMGMTDO23->PCIE_LOGIC_OUTS_B15_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B15_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGMGMTDO23",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL3->PCIE_LOGIC_OUTS_B13_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B13_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX3_R_3->PCIE_TOP_MIMRXRDATA35": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA35",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX3_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD79->PCIE_LOGIC_OUTS_B0_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B0_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD79",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX35_L_0->PCIE_TOP_PIPERX0DATA6": {
      "dst_wire": "PCIE_TOP_PIPERX0DATA6",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX35_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX4_L_4->PCIE_TOP_CFGERRTLPCPLHEADER42": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER42",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX4_L_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX14_R_4->PCIE_TOP_CFGERRAERHEADERLOG7": {
      "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG7",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX14_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD88->PCIE_LOGIC_OUTS_B3_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B3_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD88",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX10_L_0->PCIE_TOP_CFGDSN59": {
      "dst_wire": "PCIE_TOP_CFGDSN59",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX10_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD94->PCIE_LOGIC_OUTS_B6_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B6_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD94",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA30->PCIE_LOGIC_OUTS_B18_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B18_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA30",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGPMRCVASREQL1N->PCIE_LOGIC_OUTS_B11_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B11_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGPMRCVASREQL1N",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX33_R_0->PCIE_TOP_PIPERX4CHANISALIGNED": {
      "dst_wire": "PCIE_TOP_PIPERX4CHANISALIGNED",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX33_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA33->PCIE_LOGIC_OUTS_B5_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B5_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA33",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGCOMMANDBUSMASTERENABLE->PCIE_LOGIC_OUTS_B20_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B20_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGCOMMANDBUSMASTERENABLE",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL1->PCIE_LOGIC_OUTS_B15_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B15_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGMGMTDO28->PCIE_LOGIC_OUTS_B16_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B16_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGMGMTDO28",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX7_R_1->PCIE_TOP_MIMRXRDATA51": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA51",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX7_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX7_R_2->PCIE_TOP_MIMRXRDATA47": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA47",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX7_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX15_L_4->PCIE_TOP_DRPDI15": {
      "dst_wire": "PCIE_TOP_DRPDI15",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX15_L_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX12_L_0->PCIE_TOP_DRPADDR7": {
      "dst_wire": "PCIE_TOP_DRPADDR7",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX12_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA11->PCIE_LOGIC_OUTS_B18_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B18_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA11",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2ATOMICEGRESSBLOCK->PCIE_LOGIC_OUTS_B13_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B13_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGDEVCONTROL2ATOMICEGRESSBLOCK",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGVCTCVCMAP5->PCIE_LOGIC_OUTS_B18_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B18_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGVCTCVCMAP5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA21->PCIE_LOGIC_OUTS_B19_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B19_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA21",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGLINKCONTROLAUTOBANDWIDTHINTEN->PCIE_LOGIC_OUTS_B13_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B13_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGLINKCONTROLAUTOBANDWIDTHINTEN",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX8_L_1->PCIE_TOP_CFGDSN61": {
      "dst_wire": "PCIE_TOP_CFGDSN61",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX8_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA33->PCIE_LOGIC_OUTS_B22_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B22_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA33",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA20->PCIE_LOGIC_OUTS_B0_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B0_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA20",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL2->PCIE_LOGIC_OUTS_B12_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B12_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX9_L_1->PCIE_TOP_CFGDSN62": {
      "dst_wire": "PCIE_TOP_CFGDSN62",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX9_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD89->PCIE_LOGIC_OUTS_B4_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B4_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD89",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX16_R_3->PCIE_TOP_LL2SUSPENDNOW": {
      "dst_wire": "PCIE_TOP_LL2SUSPENDNOW",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX16_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX8_R_4->PCIE_TOP_PL2DIRECTEDLSTATE1": {
      "dst_wire": "PCIE_TOP_PL2DIRECTEDLSTATE1",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX8_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD90->PCIE_LOGIC_OUTS_B6_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B6_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD90",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA5->PCIE_LOGIC_OUTS_B22_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B22_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX14_R_2->PCIE_TOP_TRNTD34": {
      "dst_wire": "PCIE_TOP_TRNTD34",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX14_R_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX2_L_0->PCIE_TOP_TRNTDLLPDATA21": {
      "dst_wire": "PCIE_TOP_TRNTDLLPDATA21",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX2_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX22_R_3->PCIE_TOP_CFGERRAERHEADERLOG4": {
      "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG4",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX22_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX7_L_4->PCIE_TOP_CFGERRTLPCPLHEADER45": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER45",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX7_L_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DRPDO14->PCIE_LOGIC_OUTS_B23_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B23_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DRPDO14",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD80->PCIE_LOGIC_OUTS_B2_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B2_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD80",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWADDR12->PCIE_LOGIC_OUTS_B1_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B1_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWADDR12",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA17->PCIE_LOGIC_OUTS_B9_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B9_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA17",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX4_L_2->PCIE_TOP_CFGERRTLPCPLHEADER34": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER34",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX4_L_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA36->PCIE_LOGIC_OUTS_B4_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B4_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA36",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA13->PCIE_LOGIC_OUTS_B21_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B21_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA13",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX9_L_4->PCIE_TOP_CFGDEVID10": {
      "dst_wire": "PCIE_TOP_CFGDEVID10",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX9_L_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA62->PCIE_LOGIC_OUTS_B10_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B10_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA62",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_LL2TFCINIT1SEQ->PCIE_LOGIC_OUTS_B16_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B16_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_LL2TFCINIT1SEQ",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA2->PCIE_LOGIC_OUTS_B18_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B18_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD59->PCIE_LOGIC_OUTS_B0_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B0_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD59",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA31->PCIE_LOGIC_OUTS_B21_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B21_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA31",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX39_L_0->PCIE_TOP_PIPERX0DATA4": {
      "dst_wire": "PCIE_TOP_PIPERX0DATA4",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX39_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGDEVCONTROL2LTREN->PCIE_LOGIC_OUTS_B23_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B23_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGDEVCONTROL2LTREN",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA11->PCIE_LOGIC_OUTS_B22_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B22_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA11",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX15_R_1->PCIE_TOP_TRNTD39": {
      "dst_wire": "PCIE_TOP_TRNTD39",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX15_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX37_R_0->PCIE_TOP_PIPERX4PHYSTATUS": {
      "dst_wire": "PCIE_TOP_PIPERX4PHYSTATUS",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX37_R_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGAERROOTERRFATALERRREPORTINGEN->PCIE_LOGIC_OUTS_B20_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B20_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGAERROOTERRFATALERRREPORTINGEN",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGCOMMANDINTERRUPTDISABLE->PCIE_LOGIC_OUTS_B21_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B21_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGCOMMANDINTERRUPTDISABLE",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA20->PCIE_LOGIC_OUTS_B20_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B20_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA20",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX13_R_4->PCIE_TOP_CFGERRAERHEADERLOG6": {
      "dst_wire": "PCIE_TOP_CFGERRAERHEADERLOG6",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX13_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX1_L_3->PCIE_TOP_TRNTDLLPSRCRDY": {
      "dst_wire": "PCIE_TOP_TRNTDLLPSRCRDY",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX1_L_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DRPDO5->PCIE_LOGIC_OUTS_B18_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B18_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DRPDO5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX9_L_0->PCIE_TOP_CFGDSN58": {
      "dst_wire": "PCIE_TOP_CFGDSN58",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX9_L_0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX32_R_1->PCIE_TOP_PIPERX4DATA3": {
      "dst_wire": "PCIE_TOP_PIPERX4DATA3",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX32_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX8_L_3->PCIE_TOP_CFGDEVID5": {
      "dst_wire": "PCIE_TOP_CFGDEVID5",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX8_L_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGPMRCVREQACKN->PCIE_LOGIC_OUTS_B9_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B9_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGPMRCVREQACKN",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA54->PCIE_LOGIC_OUTS_B7_R_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B7_R_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA54",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGPMCSRPOWERSTATE0->PCIE_LOGIC_OUTS_B10_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B10_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGPMCSRPOWERSTATE0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA5->PCIE_LOGIC_OUTS_B22_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B22_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA5",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX8_R_1->PCIE_TOP_TRNTD12": {
      "dst_wire": "PCIE_TOP_TRNTD12",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX8_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD72->PCIE_LOGIC_OUTS_B1_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B1_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD72",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGTRANSACTIONADDR3->PCIE_LOGIC_OUTS_B11_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B11_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGTRANSACTIONADDR3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX33_L_1->PCIE_TOP_PIPERX0DATA2": {
      "dst_wire": "PCIE_TOP_PIPERX0DATA2",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX33_L_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPSRCRDY1->PCIE_LOGIC_OUTS_B14_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B14_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPSRCRDY1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX14_R_3->PCIE_TOP_TRNTD30": {
      "dst_wire": "PCIE_TOP_TRNTD30",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX14_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGMGMTDO18->PCIE_LOGIC_OUTS_B17_R_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B17_R_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGMGMTDO18",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA21->PCIE_LOGIC_OUTS_B21_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B21_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA21",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DBGVECA2->PCIE_LOGIC_OUTS_B23_L_2": {
      "dst_wire": "PCIE_LOGIC_OUTS_B23_L_2",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DBGVECA2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD78->PCIE_LOGIC_OUTS_B3_L_4": {
      "dst_wire": "PCIE_LOGIC_OUTS_B3_L_4",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD78",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRD65->PCIE_LOGIC_OUTS_B2_L_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B2_L_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRD65",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX5_R_4->PCIE_TOP_TRNTD25": {
      "dst_wire": "PCIE_TOP_TRNTD25",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX5_R_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_DRPDO0->PCIE_LOGIC_OUTS_B17_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B17_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_DRPDO0",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX5_L_2->PCIE_TOP_CFGERRTLPCPLHEADER35": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER35",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX5_L_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA26->PCIE_LOGIC_OUTS_B13_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B13_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA26",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX1_R_1->PCIE_TOP_MIMRXRDATA25": {
      "dst_wire": "PCIE_TOP_MIMRXRDATA25",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX1_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX7_L_3->PCIE_TOP_CFGERRTLPCPLHEADER41": {
      "dst_wire": "PCIE_TOP_CFGERRTLPCPLHEADER41",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX7_L_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXRADDR10->PCIE_LOGIC_OUTS_B3_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B3_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXRADDR10",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX14_R_1->PCIE_TOP_TRNTD38": {
      "dst_wire": "PCIE_TOP_TRNTD38",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX14_R_1",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_CFGMGMTDO20->PCIE_LOGIC_OUTS_B11_R_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B11_R_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_CFGMGMTDO20",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX11_L_4->PCIE_TOP_CFGDEVID12": {
      "dst_wire": "PCIE_TOP_CFGDEVID12",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX11_L_4",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX3_L_2->PCIE_TOP_TRNTDLLPDATA30": {
      "dst_wire": "PCIE_TOP_TRNTDLLPDATA30",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX3_L_2",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA22->PCIE_LOGIC_OUTS_B15_R_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B15_R_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA22",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA45->PCIE_LOGIC_OUTS_B5_L_3": {
      "dst_wire": "PCIE_LOGIC_OUTS_B5_L_3",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA45",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_MIMRXWDATA51->PCIE_LOGIC_OUTS_B7_R_1": {
      "dst_wire": "PCIE_LOGIC_OUTS_B7_R_1",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_MIMRXWDATA51",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_IMUX15_R_3->PCIE_TOP_TRNTD31": {
      "dst_wire": "PCIE_TOP_TRNTD31",
      "can_invert": "0",
      "src_wire": "PCIE_IMUX15_R_3",
      "is_directional": "1",
      "is_pseudo": "0"
    },
    "PCIE_TOP.PCIE_TOP_TRNRDLLPDATA35->PCIE_LOGIC_OUTS_B8_L_0": {
      "dst_wire": "PCIE_LOGIC_OUTS_B8_L_0",
      "can_invert": "0",
      "src_wire": "PCIE_TOP_TRNRDLLPDATA35",
      "is_directional": "1",
      "is_pseudo": "0"
    }
  },
  "wires": [
    "PCIE_IMUX1_L_4",
    "PCIE_TOP_CFGTRANSACTIONADDR6",
    "PCIE_LOGIC_OUTS_B11_L_0",
    "PCIE_LOGIC_OUTS_B8_R_3",
    "PCIE_IMUX36_L_4",
    "PCIE_LOGIC_OUTS_B21_L_2",
    "PCIE_WW4C3_1",
    "PCIE_IMUX40_R_0",
    "PCIE_IMUX25_L_2",
    "PCIE_TOP_CFGERRLOCKEDN",
    "PCIE_TOP_DRPDI9",
    "PCIE_TOP_TRNRDLLPDATA57",
    "PCIE_NW2A0_3",
    "PCIE_EE2A2_4",
    "PCIE_TOP_TRNRD63",
    "PCIE_LOGIC_OUTS_B9_L_1",
    "PCIE_LH6_4",
    "PCIE_TOP_DRPDI10",
    "PCIE_TOP_MIMRXWDATA17",
    "PCIE_CTRL0_L_0",
    "PCIE_IMUX3_R_4",
    "PCIE_BYP7_R_1",
    "PCIE_EE4BEG1_3",
    "PCIE_NW4END0_0",
    "PCIE_TOP_CFGDEVID11",
    "PCIE_NE4BEG0_3",
    "PCIE_BYP1_R_4",
    "PCIE_BYP1_R_0",
    "PCIE_LOGIC_OUTS_B13_R_2",
    "PCIE_LOGIC_OUTS_B6_L_3",
    "PCIE_TOP_TRNTD40",
    "PCIE_NE2A1_2",
    "PCIE_IMUX20_L_0",
    "PCIE_BYP5_L_4",
    "PCIE_IMUX14_R_0",
    "PCIE_LOGIC_OUTS_B2_L_3",
    "PCIE_TOP_CFGERRTLPCPLHEADER29",
    "PCIE_LOGIC_OUTS_B16_L_4",
    "PCIE_FAN6_R_3",
    "PCIE_CTRL0_R_1",
    "PCIE_LH6_3",
    "PCIE_IMUX46_R_3",
    "PCIE_IMUX36_L_2",
    "PCIE_IMUX36_L_3",
    "PCIE_WL1END1_2",
    "PCIE_FAN4_R_0",
    "PCIE_BYP5_R_4",
    "PCIE_EE4BEG1_1",
    "PCIE_NW2A3_1",
    "PCIE_EE2A0_4",
    "PCIE_LOGIC_OUTS_B20_L_2",
    "PCIE_IMUX18_L_3",
    "PCIE_IMUX36_L_1",
    "PCIE_TOP_DRPDO1",
    "PCIE_IMUX12_L_0",
    "PCIE_SW4END3_0",
    "PCIE_TOP_CFGERRTLPCPLHEADER33",
    "PCIE_LOGIC_OUTS_B20_L_4",
    "PCIE_SW4END2_2",
    "PCIE_EE2BEG2_3",
    "PCIE_TOP_DRPDI6",
    "PCIE_NW2A1_3",
    "PCIE_EE4BEG0_1",
    "PCIE_TOP_LL2TLPRCV",
    "PCIE_LOGIC_OUTS_B2_R_1",
    "PCIE_CLK1_R_3",
    "PCIE_IMUX18_L_2",
    "PCIE_TOP_MIMRXRDATA43",
    "PCIE_TOP_CFGLINKCONTROLLINKDISABLE",
    "PCIE_TOP_XILUNCONNOUT28",
    "PCIE_EE2BEG3_4",
    "PCIE_TOP_PL2DIRECTEDLSTATE0",
    "PCIE_EE2BEG2_0",
    "PCIE_IMUX24_R_0",
    "PCIE_FAN3_R_3",
    "PCIE_NE4C1_1",
    "PCIE_TOP_CFGTRANSACTIONADDR4",
    "PCIE_IMUX8_R_2",
    "PCIE_IMUX8_L_4",
    "PCIE_ER1BEG3_2",
    "PCIE_CTRL0_L_2",
    "PCIE_LOGIC_OUTS_B8_R_1",
    "PCIE_WW4B3_2",
    "PCIE_TOP_TRNTDLLPDATA29",
    "PCIE_SE4C2_3",
    "PCIE_LOGIC_OUTS_B7_L_0",
    "PCIE_TOP_DBGVECA8",
    "PCIE_TOP_TRNRD96",
    "PCIE_TOP_DRPDO12",
    "PCIE_LOGIC_OUTS_B5_L_3",
    "PCIE_FAN4_R_2",
    "PCIE_LOGIC_OUTS_B8_R_2",
    "PCIE_IMUX22_R_1",
    "PCIE_LOGIC_OUTS_B23_R_3",
    "PCIE_CTRL1_R_4",
    "PCIE_IMUX26_R_3",
    "PCIE_IMUX1_R_4",
    "PCIE_LOGIC_OUTS_B1_L_3",
    "PCIE_SW4A2_0",
    "PCIE_IMUX36_L_0",
    "PCIE_LOGIC_OUTS_B2_R_0",
    "PCIE_IMUX1_R_2",
    "PCIE_BYP7_L_3",
    "PCIE_SW2A0_2",
    "PCIE_EE4A1_3",
    "PCIE_BLOCK_OUTS_B1_R_1",
    "PCIE_BLOCK_OUTS_B0_R_2",
    "PCIE_TOP_CFGERRTLPCPLHEADER28",
    "PCIE_LOGIC_OUTS_B17_R_1",
    "PCIE_WW4B1_0",
    "PCIE_EE4A0_1",
    "PCIE_LOGIC_OUTS_B13_L_3",
    "PCIE_TOP_CFGDEVID0",
    "PCIE_TOP_MIMRXRADDR0",
    "PCIE_TOP_TRNRDLLPDATA37",
    "PCIE_TOP_TRNRD64",
    "PCIE_TOP_PIPERX0DATA3",
    "PCIE_CLK0_R_4",
    "PCIE_EE4B0_2",
    "PCIE_IMUX0_R_0",
    "PCIE_NW2A3_0",
    "PCIE_SE2A1_1",
    "PCIE_EE2A2_2",
    "PCIE_EE4C2_3",
    "PCIE_TOP_MIMRXWDATA25",
    "PCIE_WL1END0_2",
    "PCIE_NW2A3_4",
    "PCIE_IMUX17_L_3",
    "PCIE_IMUX12_L_2",
    "PCIE_TOP_CFGERRAERHEADERLOG11",
    "PCIE_IMUX24_L_3",
    "PCIE_FAN3_L_0",
    "PCIE_LOGIC_OUTS_B20_R_0",
    "PCIE_SW2A2_2",
    "PCIE_ER1BEG1_4",
    "PCIE_IMUX27_R_1",
    "PCIE_IMUX26_R_2",
    "PCIE_TOP_CFGERRAERHEADERLOG2",
    "PCIE_LH1_4",
    "PCIE_IMUX17_L_2",
    "PCIE_LH9_2",
    "PCIE_EE4C2_1",
    "PCIE_IMUX6_R_1",
    "PCIE_LOGIC_OUTS_B19_R_1",
    "PCIE_SE4C0_3",
    "PCIE_BYP4_L_3",
    "PCIE_WW2A1_3",
    "PCIE_IMUX28_L_1",
    "PCIE_TOP_TRNTD35",
    "PCIE_IMUX28_R_3",
    "PCIE_TOP_CFGMGMTDO17",
    "PCIE_EE2A2_1",
    "PCIE_TOP_DBGVECA5",
    "PCIE_TOP_TRNTDLLPDATA30",
    "PCIE_BLOCK_OUTS_B0_R_3",
    "PCIE_LH8_3",
    "PCIE_FAN2_R_0",
    "PCIE_TOP_MIMRXWDATA7",
    "PCIE_FAN7_L_0",
    "PCIE_IMUX7_L_0",
    "PCIE_LOGIC_OUTS_B6_L_1",
    "PCIE_EE4C1_1",
    "PCIE_CLK1_L_0",
    "PCIE_LOGIC_OUTS_B22_R_1",
    "PCIE_IMUX28_L_4",
    "PCIE_IMUX1_L_2",
    "PCIE_LOGIC_OUTS_B16_R_0",
    "PCIE_BYP0_L_3",
    "PCIE_TOP_TRNRDLLPDATA40",
    "PCIE_TOP_CFGERRTLPCPLHEADER26",
    "PCIE_EL1BEG3_3",
    "PCIE_TOP_DBGVECA21",
    "PCIE_BLOCK_OUTS_B0_R_4",
    "PCIE_IMUX4_L_1",
    "PCIE_LOGIC_OUTS_B7_R_4",
    "PCIE_SE4C1_4",
    "PCIE_IMUX7_R_3",
    "PCIE_TOP_TRNRDLLPDATA33",
    "PCIE_NW4END1_3",
    "PCIE_CTRL0_R_0",
    "PCIE_LH10_1",
    "PCIE_LOGIC_OUTS_B20_L_1",
    "PCIE_LOGIC_OUTS_B23_R_4",
    "PCIE_IMUX34_R_4",
    "PCIE_IMUX11_R_2",
    "PCIE_IMUX14_R_1",
    "PCIE_SW4A3_0",
    "PCIE_EE4C0_0",
    "PCIE_TOP_DRPDO0",
    "PCIE_FAN1_L_3",
    "PCIE_IMUX45_R_3",
    "PCIE_BYP6_L_1",
    "PCIE_SW4END1_4",
    "PCIE_IMUX28_R_4",
    "PCIE_LOGIC_OUTS_B13_R_1",
    "PCIE_TOP_MIMRXRDATA28",
    "PCIE_SW2A3_4",
    "PCIE_ER1BEG2_2",
    "PCIE_SE2A1_0",
    "PCIE_IMUX20_R_0",
    "PCIE_IMUX38_L_3",
    "PCIE_SE2A2_3",
    "PCIE_EE4A1_1",
    "PCIE_EE4A1_0",
    "PCIE_LH6_1",
    "PCIE_TOP_CFGDEVID12",
    "PCIE_IMUX44_L_4",
    "PCIE_WW2END2_0",
    "PCIE_IMUX20_L_2",
    "PCIE_IMUX46_L_1",
    "PCIE_IMUX44_L_0",
    "PCIE_LOGIC_OUTS_B17_R_2",
    "PCIE_LOGIC_OUTS_B18_L_4",
    "PCIE_EE4B0_4",
    "PCIE_BYP3_R_0",
    "PCIE_SW4A0_4",
    "PCIE_NW2A1_4",
    "PCIE_BLOCK_OUTS_B2_R_4",
    "PCIE_TOP_CFGAERROOTERRFATALERRREPORTINGEN",
    "PCIE_IMUX46_L_2",
    "PCIE_EE4BEG3_1",
    "PCIE_EE4C1_2",
    "PCIE_IMUX27_L_2",
    "PCIE_CTRL1_L_1",
    "PCIE_IMUX8_L_2",
    "PCIE_FAN3_R_4",
    "PCIE_LOGIC_OUTS_B15_L_4",
    "PCIE_IMUX24_L_4",
    "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL0",
    "PCIE_IMUX21_R_1",
    "PCIE_LOGIC_OUTS_B10_R_0",
    "PCIE_NE2A3_2",
    "PCIE_BYP4_L_0",
    "PCIE_IMUX2_L_1",
    "PCIE_LOGIC_OUTS_B19_L_2",
    "PCIE_EE4BEG3_2",
    "PCIE_NE4BEG3_4",
    "PCIE_BYP1_L_2",
    "PCIE_TOP_TRNTD41",
    "PCIE_TOP_CFGDSN57",
    "PCIE_LOGIC_OUTS_B22_R_4",
    "PCIE_LOGIC_OUTS_B5_L_4",
    "PCIE_LOGIC_OUTS_B1_R_0",
    "PCIE_TOP_PIPERX0DATA4",
    "PCIE_ER1BEG0_2",
    "PCIE_IMUX33_L_3",
    "PCIE_LH6_2",
    "PCIE_SW2A0_4",
    "PCIE_LH11_1",
    "PCIE_SE4BEG0_0",
    "PCIE_EE4A0_4",
    "PCIE_WR1END2_2",
    "PCIE_LOGIC_OUTS_B7_R_2",
    "PCIE_WW2END2_1",
    "PCIE_ER1BEG0_0",
    "PCIE_LH1_2",
    "PCIE_IMUX3_R_0",
    "PCIE_EL1BEG3_0",
    "PCIE_WW4B3_1",
    "PCIE_IMUX13_R_2",
    "PCIE_TOP_DBGVECA17",
    "PCIE_EE4B1_2",
    "PCIE_TOP_DBGVECA15",
    "PCIE_EE2BEG3_1",
    "PCIE_LOGIC_OUTS_B11_R_3",
    "PCIE_LOGIC_OUTS_B9_R_3",
    "PCIE_BYP2_R_4",
    "PCIE_LOGIC_OUTS_B18_R_0",
    "PCIE_IMUX6_R_2",
    "PCIE_LOGIC_OUTS_B12_L_0",
    "PCIE_IMUX35_R_4",
    "PCIE_IMUX26_L_4",
    "PCIE_IMUX27_R_3",
    "PCIE_LOGIC_OUTS_B6_R_4",
    "PCIE_LOGIC_OUTS_B11_L_2",
    "PCIE_TOP_MIMRXWEN",
    "PCIE_LOGIC_OUTS_B10_L_0",
    "PCIE_LOGIC_OUTS_B12_L_2",
    "PCIE_LOGIC_OUTS_B19_L_1",
    "PCIE_TOP_TRNTDLLPDATA28",
    "PCIE_EE2A2_0",
    "PCIE_TOP_PIPERX0DATA5",
    "PCIE_TOP_TRNTD30",
    "PCIE_IMUX4_R_0",
    "PCIE_IMUX24_R_1",
    "PCIE_IMUX0_L_1",
    "PCIE_IMUX33_R_2",
    "PCIE_NE2A3_0",
    "PCIE_LOGIC_OUTS_B9_R_0",
    "PCIE_EE4C1_3",
    "PCIE_WW2A1_0",
    "PCIE_LOGIC_OUTS_B4_L_2",
    "PCIE_BLOCK_OUTS_B3_R_3",
    "PCIE_TOP_CFGDSN63",
    "PCIE_IMUX18_R_4",
    "PCIE_NW4A1_4",
    "PCIE_WW2END3_0",
    "PCIE_TOP_CFGAERROOTERRNONFATALERRRECEIVED",
    "PCIE_IMUX0_R_2",
    "PCIE_TOP_CFGPMCSRPOWERSTATE1",
    "PCIE_TOP_MIMRXRDATA23",
    "PCIE_SW2A0_3",
    "PCIE_EE4BEG1_4",
    "PCIE_FAN6_R_2",
    "PCIE_SE4C3_2",
    "PCIE_ER1BEG3_4",
    "PCIE_IMUX11_R_0",
    "PCIE_IMUX5_R_4",
    "PCIE_EE4B0_0",
    "PCIE_BYP0_R_3",
    "PCIE_TOP_CFGDEVID5",
    "PCIE_NW4A0_2",
    "PCIE_TOP_MIMRXRDATA48",
    "PCIE_TOP_MIMRXRDATA40",
    "PCIE_TOP_PIPERX4PHYSTATUS",
    "PCIE_BLOCK_OUTS_B0_L_2",
    "PCIE_BLOCK_OUTS_B1_L_1",
    "PCIE_IMUX0_R_4",
    "PCIE_WW4A0_2",
    "PCIE_TOP_TRNTD26",
    "PCIE_EE4BEG1_0",
    "PCIE_TOP_CFGDSN60",
    "PCIE_EE4A3_4",
    "PCIE_LOGIC_OUTS_B17_R_4",
    "PCIE_BYP3_L_1",
    "PCIE_TOP_DRPDI8",
    "PCIE_FAN2_L_1",
    "PCIE_FAN6_R_1",
    "PCIE_LOGIC_OUTS_B1_L_1",
    "PCIE_TOP_MIMRXWDATA21",
    "PCIE_TOP_MIMRXRDATA37",
    "PCIE_SE4C3_0",
    "PCIE_TOP_TRNRDLLPDATA52",
    "PCIE_WR1END1_0",
    "PCIE_TOP_PIPERX0DATA2",
    "PCIE_CLK0_L_2",
    "PCIE_TOP_TRNRD76",
    "PCIE_WW4C2_1",
    "PCIE_MONITOR_N_3",
    "PCIE_TOP_CFGMGMTDO18",
    "PCIE_SW4A2_2",
    "PCIE_BYP2_R_3",
    "PCIE_NW4A0_3",
    "PCIE_WR1END2_4",
    "PCIE_LH4_1",
    "PCIE_IMUX34_L_2",
    "PCIE_LOGIC_OUTS_B20_R_1",
    "PCIE_BLOCK_OUTS_B2_R_3",
    "PCIE_TOP_MIMRXRDATA47",
    "PCIE_SW4A3_3",
    "PCIE_IMUX0_R_1",
    "PCIE_WW4A1_3",
    "PCIE_NE2A1_1",
    "PCIE_IMUX17_R_4",
    "PCIE_EE2BEG1_2",
    "PCIE_CLK0_R_1",
    "PCIE_TOP_MIMRXRADDR8",
    "PCIE_EE4C0_3",
    "PCIE_SW4A0_1",
    "PCIE_NE4BEG2_3",
    "PCIE_IMUX42_L_4",
    "PCIE_TOP_TRNRDLLPDATA50",
    "PCIE_IMUX35_L_2",
    "PCIE_IMUX43_L_1",
    "PCIE_NE4BEG1_4",
    "PCIE_SE2A0_4",
    "PCIE_TOP_CFGVCTCVCMAP1",
    "PCIE_IMUX15_L_3",
    "PCIE_LOGIC_OUTS_B10_L_2",
    "PCIE_NE4BEG3_3",
    "PCIE_BLOCK_OUTS_B1_R_0",
    "PCIE_TOP_CFGLINKCONTROLRCB",
    "PCIE_SE4BEG0_4",
    "PCIE_IMUX30_L_0",
    "PCIE_IMUX8_L_3",
    "PCIE_IMUX3_L_0",
    "PCIE_IMUX27_R_2",
    "PCIE_EE4B2_1",
    "PCIE_LOGIC_OUTS_B2_L_2",
    "PCIE_BYP5_R_0",
    "PCIE_BYP5_L_3",
    "PCIE_TOP_TRNTDSTRDY3",
    "PCIE_WW2END0_1",
    "PCIE_NW2A2_1",
    "PCIE_IMUX20_R_2",
    "PCIE_NW2A2_0",
    "PCIE_TOP_CFGERRTLPCPLHEADER34",
    "PCIE_IMUX7_L_3",
    "PCIE_TOP_PIPERX0CHANISALIGNED",
    "PCIE_IMUX43_R_2",
    "PCIE_WL1END0_3",
    "PCIE_TOP_MIMRXRDATA26",
    "PCIE_IMUX47_R_4",
    "PCIE_WW2END0_0",
    "PCIE_EE2A3_0",
    "PCIE_IMUX15_R_2",
    "PCIE_ER1BEG2_4",
    "PCIE_NE4BEG3_1",
    "PCIE_IMUX4_R_1",
    "PCIE_IMUX22_L_2",
    "PCIE_WR1END2_3",
    "PCIE_BYP3_L_2",
    "PCIE_FAN6_L_1",
    "PCIE_EE4B2_4",
    "PCIE_NE4C2_0",
    "PCIE_IMUX23_L_0",
    "PCIE_ER1BEG1_3",
    "PCIE_LOGIC_OUTS_B17_R_0",
    "PCIE_TOP_DRPDI0",
    "PCIE_BYP3_R_2",
    "PCIE_IMUX46_L_0",
    "PCIE_IMUX29_R_4",
    "PCIE_IMUX0_R_3",
    "PCIE_BLOCK_OUTS_B1_R_4",
    "PCIE_TOP_DBGVECA6",
    "PCIE_TOP_DRPDO5",
    "PCIE_ER1BEG2_1",
    "PCIE_IMUX12_R_0",
    "PCIE_IMUX46_R_1",
    "PCIE_LOGIC_OUTS_B7_L_1",
    "PCIE_TOP_CFGMGMTDO20",
    "PCIE_TOP_DBGVECB10",
    "PCIE_NE4C0_4",
    "PCIE_IMUX39_L_2",
    "PCIE_NW4END2_2",
    "PCIE_BYP1_L_4",
    "PCIE_LOGIC_OUTS_B14_L_2",
    "PCIE_TOP_DRPDI14",
    "PCIE_IMUX15_R_4",
    "PCIE_WW4END1_1",
    "PCIE_TOP_MIMRXWDATA26",
    "PCIE_LOGIC_OUTS_B0_R_1",
    "PCIE_WW4C1_4",
    "PCIE_TOP_CFGTRANSACTIONADDR1",
    "PCIE_IMUX7_L_1",
    "PCIE_WR1END0_1",
    "PCIE_NE4C1_3",
    "PCIE_TOP_TRNRD79",
    "PCIE_NE4BEG0_4",
    "PCIE_CTRL1_L_2",
    "PCIE_WW4B0_3",
    "PCIE_LH3_4",
    "PCIE_LOGIC_OUTS_B23_R_0",
    "PCIE_BLOCK_OUTS_B3_R_1",
    "PCIE_TOP_DRPDI7",
    "PCIE_IMUX1_R_0",
    "PCIE_SE2A3_3",
    "PCIE_TOP_TRNRD72",
    "PCIE_FAN1_R_0",
    "PCIE_LOGIC_OUTS_B6_L_4",
    "PCIE_IMUX4_R_2",
    "PCIE_CLK0_L_1",
    "PCIE_TOP_TRNRDLLPDATA42",
    "PCIE_SW4END3_2",
    "PCIE_BLOCK_OUTS_B0_R_0",
    "PCIE_EE2BEG3_3",
    "PCIE_BLOCK_OUTS_B2_L_3",
    "PCIE_TOP_LL2SENDPMACK",
    "PCIE_BYP5_L_2",
    "PCIE_BLOCK_OUTS_B2_R_0",
    "PCIE_WW4A2_4",
    "PCIE_TOP_CFGERRTLPCPLHEADER47",
    "PCIE_IMUX3_R_1",
    "PCIE_NE4C2_2",
    "PCIE_LOGIC_OUTS_B19_R_4",
    "PCIE_TOP_TRNRD62",
    "PCIE_BYP2_L_2",
    "PCIE_IMUX36_R_4",
    "PCIE_TOP_TRNRD84",
    "PCIE_IMUX38_L_1",
    "PCIE_TOP_DRPRDY",
    "PCIE_LOGIC_OUTS_B15_R_0",
    "PCIE_TOP_MIMRXRDATA46",
    "PCIE_IMUX10_L_2",
    "PCIE_TOP_PIPERX0DATA7",
    "PCIE_EE2BEG1_3",
    "PCIE_SE2A2_0",
    "PCIE_WW4B3_4",
    "PCIE_LOGIC_OUTS_B11_L_3",
    "PCIE_WW4A1_1",
    "PCIE_TOP_TRNTDLLPSRCRDY",
    "PCIE_LOGIC_OUTS_B14_L_4",
    "PCIE_WW2A2_4",
    "PCIE_NE2A2_2",
    "PCIE_SE2A1_4",
    "PCIE_TOP_DBGVECA11",
    "PCIE_CTRL0_L_4",
    "PCIE_TOP_TRNRDLLPDATA56",
    "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL3",
    "PCIE_LOGIC_OUTS_B16_L_3",
    "PCIE_IMUX44_R_3",
    "PCIE_TOP_PIPERX4DATA6",
    "PCIE_IMUX26_R_4",
    "PCIE_WR1END3_1",
    "PCIE_IMUX9_L_1",
    "PCIE_WW2A3_2",
    "PCIE_IMUX15_R_0",
    "PCIE_EE4BEG3_0",
    "PCIE_TOP_TRNRD68",
    "PCIE_SW4A1_0",
    "PCIE_IMUX23_L_1",
    "PCIE_SW4A0_3",
    "PCIE_EE2BEG2_2",
    "PCIE_IMUX4_L_2",
    "PCIE_SW4END1_3",
    "PCIE_BYP4_R_1",
    "PCIE_LH2_0",
    "PCIE_TOP_TRNRD80",
    "PCIE_TOP_TRNTDLLPDATA25",
    "PCIE_BYP0_R_2",
    "PCIE_TOP_CFGPMRCVREQACKN",
    "PCIE_WW4C0_3",
    "PCIE_FAN4_L_1",
    "PCIE_IMUX15_L_4",
    "PCIE_IMUX37_R_4",
    "PCIE_NE4C0_2",
    "PCIE_LOGIC_OUTS_B6_R_2",
    "PCIE_IMUX1_L_3",
    "PCIE_IMUX15_R_1",
    "PCIE_IMUX41_R_4",
    "PCIE_TOP_MIMRXWDATA35",
    "PCIE_NW4END0_3",
    "PCIE_IMUX21_R_2",
    "PCIE_TOP_MIMRXRDATA25",
    "PCIE_TOP_CFGTRANSACTIONADDR2",
    "PCIE_IMUX11_R_4",
    "PCIE_IMUX45_L_4",
    "PCIE_WW4END3_4",
    "PCIE_EE4B1_1",
    "PCIE_IMUX44_L_2",
    "PCIE_WL1END2_2",
    "PCIE_TOP_MIMRXWDATA12",
    "PCIE_LH9_4",
    "PCIE_LH6_0",
    "PCIE_TOP_TRNRDLLPDATA32",
    "PCIE_EE4B3_4",
    "PCIE_TOP_CFGERRAERHEADERLOG7",
    "PCIE_IMUX31_L_1",
    "PCIE_TOP_CFGTRANSACTIONTYPE",
    "PCIE_SE2A2_1",
    "PCIE_TOP_CFGERRAERHEADERLOG1",
    "PCIE_WW4END1_0",
    "PCIE_TOP_DRPADDR7",
    "PCIE_IMUX28_L_3",
    "PCIE_FAN5_L_3",
    "PCIE_IMUX33_R_4",
    "PCIE_TOP_CFGDEVCONTROL2IDOREQEN",
    "PCIE_IMUX21_L_2",
    "PCIE_LOGIC_OUTS_B16_L_1",
    "PCIE_FAN6_L_2",
    "PCIE_TOP_TRNRD95",
    "PCIE_IMUX26_L_2",
    "PCIE_WW4END2_4",
    "PCIE_IMUX37_R_1",
    "PCIE_IMUX42_R_2",
    "PCIE_TOP_TRNTD19",
    "PCIE_IMUX12_R_4",
    "PCIE_BLOCK_OUTS_B1_R_3",
    "PCIE_IMUX8_R_3",
    "PCIE_TOP_CFGAERROOTERRFATALERRRECEIVED",
    "PCIE_TOP_MIMRXWDATA49",
    "PCIE_TOP_MIMRXWDATA10",
    "PCIE_IMUX13_L_1",
    "PCIE_IMUX12_R_2",
    "PCIE_FAN5_L_2",
    "PCIE_TOP_CFGERRTLPCPLHEADER42",
    "PCIE_NE4C2_4",
    "PCIE_NE2A0_4",
    "PCIE_WW4END2_2",
    "PCIE_IMUX37_L_0",
    "PCIE_TOP_CFGERRTLPCPLHEADER37",
    "PCIE_TOP_TRNRD94",
    "PCIE_LOGIC_OUTS_B13_R_4",
    "PCIE_IMUX45_R_4",
    "PCIE_LOGIC_OUTS_B8_L_3",
    "PCIE_IMUX16_L_2",
    "PCIE_EE4B3_3",
    "PCIE_IMUX41_R_0",
    "PCIE_TOP_TRNRD65",
    "PCIE_WW2END1_0",
    "PCIE_IMUX22_L_4",
    "PCIE_IMUX40_L_1",
    "PCIE_WW4A1_4",
    "PCIE_TOP_DBGVECA4",
    "PCIE_BYP6_L_3",
    "PCIE_NE4BEG0_0",
    "PCIE_LOGIC_OUTS_B9_R_4",
    "PCIE_TOP_PIPETXMARGIN2",
    "PCIE_IMUX30_L_3",
    "PCIE_BYP0_L_1",
    "PCIE_TOP_TRNRDLLPDATA55",
    "PCIE_TOP_CFGDEVCONTROL2IDOCPLEN",
    "PCIE_IMUX18_R_3",
    "PCIE_FAN5_L_4",
    "PCIE_IMUX10_L_4",
    "PCIE_WW4A3_0",
    "PCIE_SW4A1_2",
    "PCIE_IMUX25_R_1",
    "PCIE_TOP_DBGVECA2",
    "PCIE_IMUX35_R_0",
    "PCIE_IMUX9_L_0",
    "PCIE_WW4C3_2",
    "PCIE_SW4A2_4",
    "PCIE_WW4A1_0",
    "PCIE_TOP_MIMRXREN",
    "PCIE_EE2A0_1",
    "PCIE_NW4A1_2",
    "PCIE_TOP_MIMRXWDATA24",
    "PCIE_LOGIC_OUTS_B17_L_2",
    "PCIE_ER1BEG0_4",
    "PCIE_IMUX34_L_4",
    "PCIE_IMUX26_L_1",
    "PCIE_IMUX18_L_4",
    "PCIE_SW4END2_3",
    "PCIE_NW4END2_3",
    "PCIE_IMUX12_L_3",
    "PCIE_TOP_TRNRD66",
    "PCIE_FAN5_L_0",
    "PCIE_IMUX12_R_1",
    "PCIE_WW4C0_1",
    "PCIE_TOP_TRNRDLLPDATA38",
    "PCIE_SE2A1_3",
    "PCIE_SE2A3_1",
    "PCIE_SW4END0_2",
    "PCIE_NE4C1_4",
    "PCIE_NE4BEG0_1",
    "PCIE_NE4C0_0",
    "PCIE_TOP_CFGERRAERHEADERLOG5",
    "PCIE_EE2BEG0_0",
    "PCIE_NE4C3_1",
    "PCIE_TOP_DRPADDR8",
    "PCIE_IMUX36_R_3",
    "PCIE_TOP_DRPDO14",
    "PCIE_IMUX35_L_1",
    "PCIE_IMUX5_L_0",
    "PCIE_TOP_PL2DIRECTEDLSTATE2",
    "PCIE_TOP_MIMRXWDATA27",
    "PCIE_TOP_MIMRXWDATA3",
    "PCIE_TOP_CFGPMCSRPMEEN",
    "PCIE_TOP_TRNRD67",
    "PCIE_IMUX19_R_4",
    "PCIE_TOP_TRNTD37",
    "PCIE_IMUX43_L_3",
    "PCIE_SW4END2_0",
    "PCIE_IMUX10_R_2",
    "PCIE_EE2A3_1",
    "PCIE_NW4A2_1",
    "PCIE_IMUX42_L_0",
    "PCIE_IMUX11_L_2",
    "PCIE_NW4END0_2",
    "PCIE_NW4A3_3",
    "PCIE_IMUX20_R_3",
    "PCIE_EE4C3_2",
    "PCIE_IMUX39_R_0",
    "PCIE_TOP_TRNRDLLPDATA54",
    "PCIE_IMUX28_R_0",
    "PCIE_LOGIC_OUTS_B21_R_1",
    "PCIE_WW2A2_1",
    "PCIE_LOGIC_OUTS_B3_R_3",
    "PCIE_SW4END2_1",
    "PCIE_SW4A3_2",
    "PCIE_TOP_TRNTD9",
    "PCIE_NE4BEG3_0",
    "PCIE_WW2END2_2",
    "PCIE_WR1END2_0",
    "PCIE_WW4C3_4",
    "PCIE_TOP_MIMRXRDATA33",
    "PCIE_NW4A3_4",
    "PCIE_BYP3_R_1",
    "PCIE_IMUX25_L_3",
    "PCIE_TOP_TRNRDLLPDATA46",
    "PCIE_WW4END1_3",
    "PCIE_NW2A1_1",
    "PCIE_TOP_CFGLINKCONTROLRETRAINLINK",
    "PCIE_IMUX27_L_1",
    "PCIE_IMUX17_R_0",
    "PCIE_CTRL1_R_0",
    "PCIE_TOP_TRNTDLLPDATA21",
    "PCIE_MONITOR_P_0",
    "PCIE_TOP_TRNRD86",
    "PCIE_IMUX27_L_4",
    "PCIE_LOGIC_OUTS_B4_L_1",
    "PCIE_LOGIC_OUTS_B15_R_4",
    "PCIE_NE4C2_3",
    "PCIE_IMUX36_R_2",
    "PCIE_EE2A1_1",
    "PCIE_BYP1_R_1",
    "PCIE_BYP4_L_1",
    "PCIE_IMUX0_L_2",
    "PCIE_NE2A2_1",
    "PCIE_TOP_CFGTRANSACTIONADDR0",
    "PCIE_IMUX19_R_1",
    "PCIE_IMUX22_L_3",
    "PCIE_NE4C3_4",
    "PCIE_IMUX24_L_2",
    "PCIE_EE4A1_4",
    "PCIE_TOP_PL2DIRECTEDLSTATE1",
    "PCIE_IMUX24_L_1",
    "PCIE_IMUX20_R_1",
    "PCIE_TOP_MIMRXRDATA44",
    "PCIE_TOP_PL2SUSPENDOK",
    "PCIE_TOP_MIMRXRADDR4",
    "PCIE_FAN2_R_4",
    "PCIE_SE4C2_0",
    "PCIE_TOP_CFGDSN61",
    "PCIE_LOGIC_OUTS_B21_L_3",
    "PCIE_IMUX39_L_1",
    "PCIE_LOGIC_OUTS_B19_R_2",
    "PCIE_IMUX8_R_0",
    "PCIE_IMUX6_R_4",
    "PCIE_SW2A3_3",
    "PCIE_EE4C2_0",
    "PCIE_SW4A0_2",
    "PCIE_FAN7_R_4",
    "PCIE_MONITOR_N_0",
    "PCIE_NE4C3_2",
    "PCIE_LOGIC_OUTS_B17_L_3",
    "PCIE_TOP_TRNRD82",
    "PCIE_EL1BEG0_3",
    "PCIE_SE4C2_4",
    "PCIE_NE2A1_4",
    "PCIE_TOP_MIMRXRDATA41",
    "PCIE_LOGIC_OUTS_B12_L_3",
    "PCIE_SE4C1_2",
    "PCIE_IMUX31_L_4",
    "PCIE_LOGIC_OUTS_B21_R_4",
    "PCIE_LOGIC_OUTS_B18_L_3",
    "PCIE_TOP_CFGMGMTDO24",
    "PCIE_LH3_0",
    "PCIE_TOP_CFGVCTCVCMAP6",
    "PCIE_TOP_PIPERX4DATA3",
    "PCIE_TOP_MIMRXWADDR2",
    "PCIE_EE4B3_1",
    "PCIE_TOP_CFGTRANSACTIONADDR5",
    "PCIE_IMUX10_L_1",
    "PCIE_FAN4_L_4",
    "PCIE_IMUX2_R_4",
    "PCIE_TOP_PIPERX0VALID",
    "PCIE_NE4BEG3_2",
    "PCIE_IMUX14_L_0",
    "PCIE_IMUX47_L_2",
    "PCIE_NW4END0_1",
    "PCIE_EE4BEG2_2",
    "PCIE_IMUX23_L_2",
    "PCIE_NE4C0_3",
    "PCIE_IMUX1_L_1",
    "PCIE_LOGIC_OUTS_B3_R_4",
    "PCIE_SE4BEG1_3",
    "PCIE_WW2END3_4",
    "PCIE_LOGIC_OUTS_B9_L_3",
    "PCIE_TOP_CFGERRNORECOVERYN",
    "PCIE_SE2A0_3",
    "PCIE_CLK1_L_1",
    "PCIE_TOP_TRNRDLLPDATA61",
    "PCIE_EE4BEG3_4",
    "PCIE_IMUX32_L_2",
    "PCIE_LOGIC_OUTS_B22_L_2",
    "PCIE_LOGIC_OUTS_B5_R_1",
    "PCIE_BYP3_L_4",
    "PCIE_IMUX10_R_0",
    "PCIE_TOP_CFGDEVID6",
    "PCIE_TOP_TRNRD71",
    "PCIE_ER1BEG2_0",
    "PCIE_TOP_CFGPMRCVENTERL23N",
    "PCIE_IMUX33_L_0",
    "PCIE_LOGIC_OUTS_B1_L_2",
    "PCIE_LOGIC_OUTS_B3_L_4",
    "PCIE_NE2A2_4",
    "PCIE_TOP_CFGLINKCONTROLAUTOBANDWIDTHINTEN",
    "PCIE_TOP_TRNRDLLPDATA43",
    "PCIE_TOP_MIMRXRADDR2",
    "PCIE_TOP_CFGERRTLPCPLHEADER35",
    "PCIE_TOP_CFGPMCSRPOWERSTATE0",
    "PCIE_IMUX3_L_4",
    "PCIE_BYP7_L_4",
    "PCIE_IMUX14_R_4",
    "PCIE_IMUX8_R_1",
    "PCIE_IMUX17_R_1",
    "PCIE_SW4A1_4",
    "PCIE_LOGIC_OUTS_B4_L_3",
    "PCIE_WW2A1_4",
    "PCIE_IMUX29_L_0",
    "PCIE_ER1BEG0_3",
    "PCIE_BLOCK_OUTS_B1_L_0",
    "PCIE_LH12_0",
    "PCIE_LOGIC_OUTS_B21_R_2",
    "PCIE_IMUX22_R_3",
    "PCIE_LH5_1",
    "PCIE_WR1END0_0",
    "PCIE_IMUX13_R_0",
    "PCIE_WL1END2_0",
    "PCIE_LOGIC_OUTS_B11_R_0",
    "PCIE_TOP_MIMRXRDATA31",
    "PCIE_LOGIC_OUTS_B18_L_2",
    "PCIE_LOGIC_OUTS_B20_R_2",
    "PCIE_TOP_CFGPMRCVASREQL1N",
    "PCIE_TOP_MIMRXWDATA23",
    "PCIE_BYP5_L_0",
    "PCIE_IMUX19_L_0",
    "PCIE_SW2A3_1",
    "PCIE_IMUX7_R_4",
    "PCIE_LOGIC_OUTS_B7_R_0",
    "PCIE_LH10_0",
    "PCIE_BYP6_R_3",
    "PCIE_TOP_DRPDI11",
    "PCIE_EL1BEG2_1",
    "PCIE_EE2BEG2_4",
    "PCIE_EE4C3_1",
    "PCIE_WW4C1_2",
    "PCIE_FAN7_L_2",
    "PCIE_TOP_TRNRD70",
    "PCIE_IMUX34_L_1",
    "PCIE_LOGIC_OUTS_B12_R_3",
    "PCIE_IMUX9_R_2",
    "PCIE_WW2END1_4",
    "PCIE_NW2A0_0",
    "PCIE_TOP_TRNRD91",
    "PCIE_IMUX30_R_4",
    "PCIE_LOGIC_OUTS_B16_L_2",
    "PCIE_TOP_TRNRDLLPDATA58",
    "PCIE_IMUX24_R_2",
    "PCIE_BYP5_R_2",
    "PCIE_LH9_1",
    "PCIE_LH5_3",
    "PCIE_IMUX26_L_0",
    "PCIE_IMUX32_R_4",
    "PCIE_TOP_DBGVECA12",
    "PCIE_IMUX21_L_1",
    "PCIE_BYP6_L_2",
    "PCIE_IMUX19_L_2",
    "PCIE_SE2A3_2",
    "PCIE_IMUX24_R_3",
    "PCIE_WW4C3_0",
    "PCIE_LOGIC_OUTS_B2_L_1",
    "PCIE_LOGIC_OUTS_B16_L_0",
    "PCIE_NE2A3_1",
    "PCIE_BYP4_L_4",
    "PCIE_TOP_MIMRXWDATA6",
    "PCIE_IMUX9_R_4",
    "PCIE_LOGIC_OUTS_B0_L_4",
    "PCIE_LOGIC_OUTS_B17_L_4",
    "PCIE_LOGIC_OUTS_B8_R_4",
    "PCIE_IMUX4_R_3",
    "PCIE_NW4END0_4",
    "PCIE_EE2BEG1_0",
    "PCIE_TOP_LL2SENDASREQL1",
    "PCIE_IMUX34_R_0",
    "PCIE_IMUX10_R_4",
    "PCIE_ER1BEG1_1",
    "PCIE_TOP_CFGDSN62",
    "PCIE_IMUX11_R_1",
    "PCIE_LOGIC_OUTS_B14_R_2",
    "PCIE_IMUX7_L_2",
    "PCIE_TOP_DBGVECA16",
    "PCIE_LOGIC_OUTS_B12_R_2",
    "PCIE_IMUX38_L_4",
    "PCIE_TOP_DRPDI4",
    "PCIE_TOP_TRNTD14",
    "PCIE_LOGIC_OUTS_B2_L_0",
    "PCIE_WW2A3_4",
    "PCIE_SE4C2_2",
    "PCIE_IMUX11_L_3",
    "PCIE_LH3_1",
    "PCIE_IMUX22_L_1",
    "PCIE_IMUX29_R_0",
    "PCIE_IMUX43_L_4",
    "PCIE_EL1BEG2_0",
    "PCIE_NW4A1_3",
    "PCIE_IMUX2_L_3",
    "PCIE_TOP_TRNTD36",
    "PCIE_LOGIC_OUTS_B18_R_2",
    "PCIE_IMUX16_R_3",
    "PCIE_WW4A0_1",
    "PCIE_WL1END2_1",
    "PCIE_WW4A3_2",
    "PCIE_IMUX20_L_4",
    "PCIE_NW4A2_3",
    "PCIE_LOGIC_OUTS_B10_R_2",
    "PCIE_TOP_PIPERX4DATA1",
    "PCIE_FAN0_L_1",
    "PCIE_IMUX10_R_3",
    "PCIE_TOP_CFGERRTLPCPLHEADER31",
    "PCIE_BYP6_R_1",
    "PCIE_BYP1_L_3",
    "PCIE_TOP_CFGDEVCONTROL2ATOMICEGRESSBLOCK",
    "PCIE_NE2A2_3",
    "PCIE_LOGIC_OUTS_B2_R_3",
    "PCIE_IMUX6_R_3",
    "PCIE_MONITOR_N_1",
    "PCIE_LH12_1",
    "PCIE_SW4A3_1",
    "PCIE_WW4B3_3",
    "PCIE_EL1BEG0_0",
    "PCIE_IMUX9_R_3",
    "PCIE_LOGIC_OUTS_B18_L_0",
    "PCIE_TOP_CFGLINKCONTROLBANDWIDTHINTEN",
    "PCIE_IMUX30_R_0",
    "PCIE_TOP_CFGERRTLPCPLHEADER27",
    "PCIE_TOP_CFGMGMTDO22",
    "PCIE_TOP_TRNRD92",
    "PCIE_BYP1_L_0",
    "PCIE_TOP_MIMRXRDATA42",
    "PCIE_TOP_MIMRXRDATA49",
    "PCIE_IMUX18_R_2",
    "PCIE_IMUX41_L_4",
    "PCIE_BYP7_R_2",
    "PCIE_TOP_TRNRD87",
    "PCIE_TOP_PIPETXMARGIN1",
    "PCIE_IMUX11_L_0",
    "PCIE_LOGIC_OUTS_B21_R_3",
    "PCIE_SE4BEG3_4",
    "PCIE_LOGIC_OUTS_B14_L_3",
    "PCIE_TOP_TRNRDLLPDATA47",
    "PCIE_TOP_MIMRXRDATA53",
    "PCIE_SW4END0_0",
    "PCIE_EE4BEG0_0",
    "PCIE_LOGIC_OUTS_B17_L_0",
    "PCIE_EE4B2_3",
    "PCIE_IMUX37_R_0",
    "PCIE_IMUX4_L_4",
    "PCIE_IMUX33_R_0",
    "PCIE_EE2A1_0",
    "PCIE_LOGIC_OUTS_B11_R_4",
    "PCIE_IMUX6_L_2",
    "PCIE_IMUX0_L_4",
    "PCIE_IMUX19_L_1",
    "PCIE_NE2A0_3",
    "PCIE_WW4END3_3",
    "PCIE_CLK1_L_2",
    "PCIE_TOP_MIMRXWDATA1",
    "PCIE_WR1END0_4",
    "PCIE_WL1END3_2",
    "PCIE_LOGIC_OUTS_B6_R_3",
    "PCIE_WW4B2_2",
    "PCIE_IMUX34_R_2",
    "PCIE_LOGIC_OUTS_B11_L_1",
    "PCIE_IMUX14_L_2",
    "PCIE_IMUX46_L_4",
    "PCIE_BYP7_L_2",
    "PCIE_TOP_DBGVECA1",
    "PCIE_TOP_MIMRXRDATA45",
    "PCIE_TOP_DRPDO15",
    "PCIE_IMUX32_R_1",
    "PCIE_LOGIC_OUTS_B13_L_1",
    "PCIE_IMUX6_L_3",
    "PCIE_NE2A0_1",
    "PCIE_TOP_DRPDO11",
    "PCIE_IMUX40_R_2",
    "PCIE_LOGIC_OUTS_B7_R_1",
    "PCIE_SE4BEG1_4",
    "PCIE_IMUX37_L_1",
    "PCIE_TOP_TRNTD17",
    "PCIE_WW4B0_4",
    "PCIE_IMUX29_R_3",
    "PCIE_BLOCK_OUTS_B3_R_0",
    "PCIE_TOP_LL2SENDENTERL1",
    "PCIE_SW2A0_1",
    "PCIE_IMUX9_R_1",
    "PCIE_IMUX25_R_0",
    "PCIE_TOP_TRNTD34",
    "PCIE_EE4BEG0_2",
    "PCIE_LOGIC_OUTS_B1_R_1",
    "PCIE_FAN2_R_2",
    "PCIE_TOP_TRNTD13",
    "PCIE_WW2END0_2",
    "PCIE_TOP_TRNTD23",
    "PCIE_TOP_MIMRXRDATA35",
    "PCIE_IMUX16_R_2",
    "PCIE_BLOCK_OUTS_B2_L_0",
    "PCIE_TOP_MIMRXRDATA24",
    "PCIE_TOP_EDTBYPASS",
    "PCIE_LOGIC_OUTS_B5_R_4",
    "PCIE_WW4C2_4",
    "PCIE_TOP_CFGMGMTDO16",
    "PCIE_TOP_TRNTD18",
    "PCIE_LOGIC_OUTS_B2_R_4",
    "PCIE_LOGIC_OUTS_B19_R_3",
    "PCIE_WW2END0_3",
    "PCIE_EE4B2_2",
    "PCIE_IMUX38_R_2",
    "PCIE_IMUX15_L_1",
    "PCIE_TOP_TRNRDLLPDATA48",
    "PCIE_WW4B3_0",
    "PCIE_TOP_TRNTD12",
    "PCIE_IMUX45_L_0",
    "PCIE_IMUX5_R_0",
    "PCIE_TOP_TRNRD85",
    "PCIE_TOP_DBGVECA7",
    "PCIE_TOP_CFGERRAERHEADERLOG9",
    "PCIE_WW4A2_2",
    "PCIE_LOGIC_OUTS_B16_R_1",
    "PCIE_TOP_TRNTD27",
    "PCIE_TOP_CFGMGMTDO21",
    "PCIE_TOP_PIPERX0DATA0",
    "PCIE_WW4END0_3",
    "PCIE_IMUX45_R_0",
    "PCIE_SE4C0_1",
    "PCIE_IMUX20_L_3",
    "PCIE_LOGIC_OUTS_B8_L_2",
    "PCIE_TOP_DBGMODE0",
    "PCIE_TOP_CFGERRTLPCPLHEADER30",
    "PCIE_IMUX25_R_4",
    "PCIE_LH8_1",
    "PCIE_IMUX2_L_2",
    "PCIE_LOGIC_OUTS_B15_R_3",
    "PCIE_IMUX35_R_2",
    "PCIE_LH8_2",
    "PCIE_TOP_MIMRXWDATA31",
    "PCIE_LOGIC_OUTS_B21_L_0",
    "PCIE_NW4END1_4",
    "PCIE_BLOCK_OUTS_B2_L_4",
    "PCIE_TOP_TRNRD93",
    "PCIE_LH2_4",
    "PCIE_LOGIC_OUTS_B16_R_4",
    "PCIE_IMUX0_L_3",
    "PCIE_IMUX28_R_2",
    "PCIE_TOP_MIMRXRDATA54",
    "PCIE_WW2A0_1",
    "PCIE_EE2BEG0_2",
    "PCIE_TOP_TRNRD75",
    "PCIE_EE4C2_4",
    "PCIE_CLK1_R_0",
    "PCIE_LOGIC_OUTS_B5_R_3",
    "PCIE_LOGIC_OUTS_B13_L_2",
    "PCIE_NW4A2_4",
    "PCIE_IMUX36_R_1",
    "PCIE_WW4C1_0",
    "PCIE_LOGIC_OUTS_B12_R_1",
    "PCIE_TOP_TRNTD33",
    "PCIE_LH2_2",
    "PCIE_CLK0_L_3",
    "PCIE_IMUX6_L_1",
    "PCIE_TOP_CFGVCTCVCMAP2",
    "PCIE_EE4C0_4",
    "PCIE_WL1END3_0",
    "PCIE_IMUX3_L_1",
    "PCIE_NW2A0_2",
    "PCIE_IMUX41_L_3",
    "PCIE_LOGIC_OUTS_B3_L_1",
    "PCIE_WR1END1_1",
    "PCIE_FAN0_L_4",
    "PCIE_TOP_TRNRDLLPDATA51",
    "PCIE_NW2A0_4",
    "PCIE_LH7_3",
    "PCIE_WL1END3_3",
    "PCIE_EL1BEG1_0",
    "PCIE_IMUX8_L_1",
    "PCIE_SW4END3_4",
    "PCIE_NW4END3_3",
    "PCIE_TOP_MIMRXRDATA21",
    "PCIE_WW2A2_2",
    "PCIE_IMUX14_L_4",
    "PCIE_BYP7_L_1",
    "PCIE_WL1END2_4",
    "PCIE_IMUX21_L_4",
    "PCIE_IMUX32_R_2",
    "PCIE_IMUX28_R_1",
    "PCIE_EE2A0_0",
    "PCIE_LH10_2",
    "PCIE_TOP_TRNTDLLPDATA26",
    "PCIE_IMUX2_R_0",
    "PCIE_IMUX45_R_2",
    "PCIE_LH11_4",
    "PCIE_EE2A0_2",
    "PCIE_LOGIC_OUTS_B1_R_4",
    "PCIE_WW4B2_0",
    "PCIE_LOGIC_OUTS_B7_L_4",
    "PCIE_IMUX27_L_3",
    "PCIE_LH7_0",
    "PCIE_WW2A0_0",
    "PCIE_TOP_MIMRXWDATA30",
    "PCIE_LOGIC_OUTS_B14_R_4",
    "PCIE_SE2A3_0",
    "PCIE_IMUX37_R_3",
    "PCIE_TOP_CFGDEVID2",
    "PCIE_IMUX19_R_0",
    "PCIE_IMUX31_L_2",
    "PCIE_MONITOR_N_4",
    "PCIE_NW4A3_0",
    "PCIE_LOGIC_OUTS_B11_L_4",
    "PCIE_TOP_CFGDEVID8",
    "PCIE_IMUX43_R_3",
    "PCIE_TOP_LL2SUSPENDNOW",
    "PCIE_NE4C1_2",
    "PCIE_TOP_TRNRDLLPDATA41",
    "PCIE_IMUX22_R_2",
    "PCIE_LOGIC_OUTS_B10_R_3",
    "PCIE_SE4BEG2_2",
    "PCIE_FAN2_R_1",
    "PCIE_TOP_MIMRXRDATA22",
    "PCIE_TOP_TRNRDLLPDATA53",
    "PCIE_TOP_LL2TFCINIT1SEQ",
    "PCIE_LOGIC_OUTS_B14_L_1",
    "PCIE_LOGIC_OUTS_B0_R_4",
    "PCIE_BYP7_R_3",
    "PCIE_IMUX47_L_1",
    "PCIE_LH4_2",
    "PCIE_WW4A0_0",
    "PCIE_IMUX34_R_1",
    "PCIE_IMUX40_R_4",
    "PCIE_IMUX18_R_0",
    "PCIE_TOP_MIMRXRDATA52",
    "PCIE_WW4B0_2",
    "PCIE_TOP_CFGDEVID1",
    "PCIE_TOP_TRNTDLLPDATA23",
    "PCIE_IMUX30_R_2",
    "PCIE_NW4END2_1",
    "PCIE_LOGIC_OUTS_B19_L_0",
    "PCIE_ER1BEG3_3",
    "PCIE_IMUX30_R_3",
    "PCIE_LOGIC_OUTS_B23_R_2",
    "PCIE_BYP5_L_1",
    "PCIE_LOGIC_OUTS_B3_R_1",
    "PCIE_SW4END0_3",
    "PCIE_TOP_EDTCONFIGURATION",
    "PCIE_IMUX35_L_4",
    "PCIE_BLOCK_OUTS_B0_L_1",
    "PCIE_IMUX16_L_3",
    "PCIE_IMUX9_L_2",
    "PCIE_IMUX35_L_0",
    "PCIE_CLK1_R_2",
    "PCIE_LOGIC_OUTS_B22_L_4",
    "PCIE_SW4END3_1",
    "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTDIS",
    "PCIE_IMUX11_L_1",
    "PCIE_WR1END0_3",
    "PCIE_FAN0_R_4",
    "PCIE_TOP_TRNRD60",
    "PCIE_LOGIC_OUTS_B22_R_0",
    "PCIE_LOGIC_OUTS_B17_L_1",
    "PCIE_IMUX40_R_3",
    "PCIE_IMUX25_L_1",
    "PCIE_IMUX17_R_3",
    "PCIE_IMUX33_L_2",
    "PCIE_TOP_TRNTD16",
    "PCIE_TOP_TRNRDLLPDATA59",
    "PCIE_LH12_4",
    "PCIE_IMUX33_L_1",
    "PCIE_TOP_CFGVCTCVCMAP3",
    "PCIE_WL1END3_4",
    "PCIE_SW4A3_4",
    "PCIE_BLOCK_OUTS_B2_R_2",
    "PCIE_LOGIC_OUTS_B17_R_3",
    "PCIE_TOP_DRPDI5",
    "PCIE_WR1END3_0",
    "PCIE_EE4B0_1",
    "PCIE_TOP_SCANENABLEN",
    "PCIE_IMUX17_R_2",
    "PCIE_LOGIC_OUTS_B15_L_0",
    "PCIE_TOP_CFGTRANSACTION",
    "PCIE_TOP_CFGERRTLPCPLHEADER44",
    "PCIE_IMUX19_L_3",
    "PCIE_LOGIC_OUTS_B9_R_2",
    "PCIE_TOP_MIMRXWDATA28",
    "PCIE_EE4C1_0",
    "PCIE_TOP_TRNTD22",
    "PCIE_CTRL1_R_2",
    "PCIE_BYP7_L_0",
    "PCIE_TOP_DRPDI12",
    "PCIE_IMUX29_L_1",
    "PCIE_NW4A0_0",
    "PCIE_CLK0_R_0",
    "PCIE_TOP_DRPDI15",
    "PCIE_WW2A1_2",
    "PCIE_CLK0_L_4",
    "PCIE_IMUX14_R_2",
    "PCIE_IMUX39_R_1",
    "PCIE_BYP0_L_2",
    "PCIE_IMUX19_R_3",
    "PCIE_FAN4_L_0",
    "PCIE_LOGIC_OUTS_B20_R_3",
    "PCIE_SE4BEG0_1",
    "PCIE_TOP_TRNTD11",
    "PCIE_NE4BEG1_3",
    "PCIE_IMUX30_R_1",
    "PCIE_LOGIC_OUTS_B13_L_4",
    "PCIE_TOP_TRNRD81",
    "PCIE_LOGIC_OUTS_B7_L_3",
    "PCIE_IMUX26_R_0",
    "PCIE_WR1END2_1",
    "PCIE_TOP_CFGCOMMANDIOENABLE",
    "PCIE_IMUX31_R_1",
    "PCIE_SW2A3_0",
    "PCIE_TOP_TRNRD74",
    "PCIE_SE4BEG1_2",
    "PCIE_LOGIC_OUTS_B5_L_0",
    "PCIE_FAN5_L_1",
    "PCIE_LOGIC_OUTS_B14_R_3",
    "PCIE_LOGIC_OUTS_B13_R_0",
    "PCIE_SW2A1_4",
    "PCIE_EE4B1_4",
    "PCIE_FAN2_L_4",
    "PCIE_TOP_CFGERRAERHEADERLOG6",
    "PCIE_NE4BEG1_1",
    "PCIE_BYP6_R_4",
    "PCIE_EE4A1_2",
    "PCIE_EE2BEG0_1",
    "PCIE_IMUX38_L_0",
    "PCIE_IMUX3_L_2",
    "PCIE_TOP_CFGERRTLPCPLHEADER45",
    "PCIE_WW2END1_3",
    "PCIE_IMUX44_L_3",
    "PCIE_BYP1_L_1",
    "PCIE_BLOCK_OUTS_B3_L_4",
    "PCIE_WW4A3_3",
    "PCIE_LOGIC_OUTS_B6_R_1",
    "PCIE_IMUX33_L_4",
    "PCIE_IMUX36_R_0",
    "PCIE_IMUX10_L_0",
    "PCIE_LOGIC_OUTS_B1_L_4",
    "PCIE_IMUX40_L_0",
    "PCIE_IMUX6_L_4",
    "PCIE_WW2END3_3",
    "PCIE_TOP_CFGERRAERHEADERLOG3",
    "PCIE_LOGIC_OUTS_B21_L_4",
    "PCIE_SE4BEG3_3",
    "PCIE_TOP_CFGPCIELINKSTATE2",
    "PCIE_IMUX35_R_1",
    "PCIE_TOP_SCANMODEN",
    "PCIE_SE4C1_0",
    "PCIE_LOGIC_OUTS_B23_L_4",
    "PCIE_LH7_4",
    "PCIE_SE4C0_2",
    "PCIE_TOP_PIPERX4DATA4",
    "PCIE_BYP6_L_0",
    "PCIE_TOP_TRNRD88",
    "PCIE_TOP_PIPERX4CHARISK0",
    "PCIE_TOP_MIMRXWDATA15",
    "PCIE_IMUX13_R_3",
    "PCIE_IMUX19_L_4",
    "PCIE_EE2A2_3",
    "PCIE_SE4C3_4",
    "PCIE_LOGIC_OUTS_B0_L_3",
    "PCIE_IMUX2_R_2",
    "PCIE_WW4END2_0",
    "PCIE_SE4BEG0_3",
    "PCIE_IMUX17_L_1",
    "PCIE_LOGIC_OUTS_B4_R_2",
    "PCIE_IMUX33_R_1",
    "PCIE_WW4B0_1",
    "PCIE_LOGIC_OUTS_B22_L_1",
    "PCIE_IMUX34_R_3",
    "PCIE_TOP_MIMRXWADDR5",
    "PCIE_IMUX14_R_3",
    "PCIE_IMUX13_L_0",
    "PCIE_IMUX4_L_3",
    "PCIE_TOP_CFGERRTLPCPLHEADER43",
    "PCIE_TOP_MIMRXRDATA51",
    "PCIE_EL1BEG2_2",
    "PCIE_LOGIC_OUTS_B12_R_0",
    "PCIE_IMUX5_L_2",
    "PCIE_IMUX2_L_4",
    "PCIE_LOGIC_OUTS_B6_R_0",
    "PCIE_TOP_MIMRXWDATA13",
    "PCIE_TOP_CFGCOMMANDMEMENABLE",
    "PCIE_NW2A0_1",
    "PCIE_IMUX1_L_0",
    "PCIE_LOGIC_OUTS_B2_L_4",
    "PCIE_IMUX38_R_1",
    "PCIE_SW2A2_0",
    "PCIE_LOGIC_OUTS_B9_R_1",
    "PCIE_EE4C3_0",
    "PCIE_IMUX21_L_3",
    "PCIE_EE2A3_2",
    "PCIE_SE4C1_3",
    "PCIE_EE4A0_0",
    "PCIE_IMUX20_R_4",
    "PCIE_LOGIC_OUTS_B14_R_0",
    "PCIE_WL1END0_1",
    "PCIE_FAN7_R_2",
    "PCIE_FAN1_R_3",
    "PCIE_IMUX31_R_4",
    "PCIE_NW4END1_2",
    "PCIE_IMUX6_R_0",
    "PCIE_IMUX43_R_0",
    "PCIE_IMUX9_R_0",
    "PCIE_NE4BEG2_2",
    "PCIE_FAN1_L_2",
    "PCIE_NE2A3_3",
    "PCIE_IMUX42_R_0",
    "PCIE_TOP_MIMRXRDATA20",
    "PCIE_TOP_TRNRDLLPDATA44",
    "PCIE_TOP_CFGERRTLPCPLHEADER36",
    "PCIE_IMUX25_L_4",
    "PCIE_EE4BEG2_1",
    "PCIE_EE4C3_4",
    "PCIE_IMUX44_R_0",
    "PCIE_EL1BEG0_4",
    "PCIE_NE4BEG1_0",
    "PCIE_TOP_MIMRXRDATA38",
    "PCIE_LOGIC_OUTS_B23_L_1",
    "PCIE_IMUX12_L_1",
    "PCIE_WW4END1_2",
    "PCIE_SW2A2_4",
    "PCIE_WW4A3_4",
    "PCIE_TOP_CFGDSN59",
    "PCIE_IMUX44_R_1",
    "PCIE_IMUX17_L_0",
    "PCIE_TOP_CFGVCTCVCMAP5",
    "PCIE_SE2A0_1",
    "PCIE_IMUX46_L_3",
    "PCIE_IMUX43_L_0",
    "PCIE_WW4END0_1",
    "PCIE_LOGIC_OUTS_B15_L_1",
    "PCIE_WW4B2_4",
    "PCIE_EE4BEG0_3",
    "PCIE_SW2A1_3",
    "PCIE_IMUX32_L_1",
    "PCIE_LOGIC_OUTS_B22_L_3",
    "PCIE_IMUX45_R_1",
    "PCIE_IMUX2_L_0",
    "PCIE_IMUX5_L_1",
    "PCIE_IMUX5_R_1",
    "PCIE_TOP_TRNRDLLPDATA45",
    "PCIE_IMUX37_L_2",
    "PCIE_TOP_MIMRXRDATA50",
    "PCIE_EE4BEG2_0",
    "PCIE_TOP_CFGPMCSRPMESTATUS",
    "PCIE_TOP_TRNRDLLPDATA36",
    "PCIE_EE4A2_1",
    "PCIE_FAN6_L_3",
    "PCIE_TOP_MIMRXWDATA20",
    "PCIE_TOP_DRPDI2",
    "PCIE_LOGIC_OUTS_B3_L_3",
    "PCIE_TOP_CFGDEVCONTROL2ARIFORWARDEN",
    "PCIE_NW2A3_3",
    "PCIE_IMUX41_R_3",
    "PCIE_TOP_TRNRD83",
    "PCIE_ER1BEG3_1",
    "PCIE_BLOCK_OUTS_B0_L_0",
    "PCIE_LOGIC_OUTS_B6_L_0",
    "PCIE_TOP_EDTUPDATE",
    "PCIE_TOP_TRNRD98",
    "PCIE_CTRL1_L_3",
    "PCIE_TOP_CFGINTERRUPTN",
    "PCIE_FAN4_L_3",
    "PCIE_LH1_1",
    "PCIE_SE4BEG3_0",
    "PCIE_IMUX11_L_4",
    "PCIE_TOP_DRPDO4",
    "PCIE_BYP2_L_0",
    "PCIE_LH2_3",
    "PCIE_TOP_CFGCOMMANDBUSMASTERENABLE",
    "PCIE_WW4C0_0",
    "PCIE_EE4C0_1",
    "PCIE_IMUX44_L_1",
    "PCIE_MONITOR_N_2",
    "PCIE_WR1END1_3",
    "PCIE_WL1END0_0",
    "PCIE_LOGIC_OUTS_B2_R_2",
    "PCIE_SW4END0_1",
    "PCIE_BYP4_R_2",
    "PCIE_WL1END0_4",
    "PCIE_SE4C1_1",
    "PCIE_EL1BEG3_2",
    "PCIE_LOGIC_OUTS_B0_L_2",
    "PCIE_TOP_TRNRD59",
    "PCIE_IMUX29_L_4",
    "PCIE_IMUX7_R_1",
    "PCIE_NE2A0_2",
    "PCIE_IMUX40_L_3",
    "PCIE_LOGIC_OUTS_B10_R_4",
    "PCIE_TOP_MIMRXWDATA2",
    "PCIE_IMUX16_L_1",
    "PCIE_IMUX23_R_4",
    "PCIE_LOGIC_OUTS_B0_R_0",
    "PCIE_CTRL0_R_3",
    "PCIE_TOP_CFGERRTLPCPLHEADER40",
    "PCIE_MONITOR_P_1",
    "PCIE_TOP_MIMRXRADDR9",
    "PCIE_SE2A1_2",
    "PCIE_LOGIC_OUTS_B12_R_4",
    "PCIE_SW2A2_3",
    "PCIE_WW4END0_2",
    "PCIE_WW4B1_4",
    "PCIE_IMUX38_R_4",
    "PCIE_SW4END0_4",
    "PCIE_IMUX14_L_1",
    "PCIE_IMUX18_R_1",
    "PCIE_IMUX41_L_1",
    "PCIE_TOP_CFGERRTLPCPLHEADER46",
    "PCIE_BYP4_R_0",
    "PCIE_LH5_0",
    "PCIE_IMUX37_R_2",
    "PCIE_BLOCK_OUTS_B1_L_2",
    "PCIE_TOP_TRNTDLLPDATA31",
    "PCIE_IMUX29_L_2",
    "PCIE_NE4C3_0",
    "PCIE_FAN2_L_0",
    "PCIE_NE2A0_0",
    "PCIE_LOGIC_OUTS_B14_R_1",
    "PCIE_LH11_2",
    "PCIE_CLK1_R_4",
    "PCIE_SE4BEG1_0",
    "PCIE_IMUX11_R_3",
    "PCIE_FAN3_L_2",
    "PCIE_NE2A2_0",
    "PCIE_NW4END3_0",
    "PCIE_LOGIC_OUTS_B19_R_0",
    "PCIE_IMUX5_L_4",
    "PCIE_IMUX18_L_0",
    "PCIE_LH2_1",
    "PCIE_ER1BEG2_3",
    "PCIE_BLOCK_OUTS_B3_R_2",
    "PCIE_BYP0_R_0",
    "PCIE_BLOCK_OUTS_B3_L_3",
    "PCIE_IMUX35_L_3",
    "PCIE_NW2A1_2",
    "PCIE_IMUX39_R_3",
    "PCIE_NE4BEG2_4",
    "PCIE_WW2END0_4",
    "PCIE_TOP_TRNRDLLPDATA63",
    "PCIE_LOGIC_OUTS_B13_L_0",
    "PCIE_LH7_2",
    "PCIE_BYP3_L_0",
    "PCIE_IMUX9_L_3",
    "PCIE_CTRL0_L_1",
    "PCIE_TOP_CFGMGMTDO28",
    "PCIE_SW4END1_1",
    "PCIE_TOP_MIMRXWDATA0",
    "PCIE_IMUX13_L_4",
    "PCIE_IMUX28_L_2",
    "PCIE_IMUX27_L_0",
    "PCIE_TOP_TRNTD39",
    "PCIE_LH9_0",
    "PCIE_LOGIC_OUTS_B18_L_1",
    "PCIE_EE2A1_2",
    "PCIE_SE2A3_4",
    "PCIE_TOP_MIMRXRADDR1",
    "PCIE_BLOCK_OUTS_B0_L_3",
    "PCIE_IMUX45_L_1",
    "PCIE_LOGIC_OUTS_B0_L_0",
    "PCIE_FAN1_R_1",
    "PCIE_SE4BEG2_4",
    "PCIE_SE2A0_2",
    "PCIE_NW2A2_2",
    "PCIE_WW4A0_4",
    "PCIE_IMUX16_L_4",
    "PCIE_FAN4_R_1",
    "PCIE_BYP5_R_1",
    "PCIE_NW4END1_1",
    "PCIE_IMUX34_L_3",
    "PCIE_LOGIC_OUTS_B23_L_2",
    "PCIE_IMUX39_L_4",
    "PCIE_TOP_CFGDEVID10",
    "PCIE_LOGIC_OUTS_B7_L_2",
    "PCIE_NW4A0_1",
    "PCIE_TOP_MIMRXWDATA9",
    "PCIE_LOGIC_OUTS_B4_R_1",
    "PCIE_TOP_TRNRDLLPDATA34",
    "PCIE_TOP_PIPERX4VALID",
    "PCIE_IMUX16_R_1",
    "PCIE_TOP_DBGVECA3",
    "PCIE_WW4C0_2",
    "PCIE_LH3_2",
    "PCIE_LOGIC_OUTS_B3_L_0",
    "PCIE_CTRL1_L_4",
    "PCIE_SE4C3_1",
    "PCIE_NW4END2_4",
    "PCIE_IMUX29_R_2",
    "PCIE_WW4C1_3",
    "PCIE_WW4C0_4",
    "PCIE_LH11_3",
    "PCIE_IMUX20_L_1",
    "PCIE_TOP_TRNTD24",
    "PCIE_EE4A3_2",
    "PCIE_EE2A0_3",
    "PCIE_LOGIC_OUTS_B9_L_4",
    "PCIE_TOP_MIMRXWDATA8",
    "PCIE_WW2A3_3",
    "PCIE_FAN2_R_3",
    "PCIE_NW4A3_2",
    "PCIE_LOGIC_OUTS_B5_R_0",
    "PCIE_IMUX23_R_1",
    "PCIE_FAN0_R_1",
    "PCIE_TOP_CFGPMRCVENTERL1N",
    "PCIE_TOP_MIMRXWDATA51",
    "PCIE_TOP_TRNRD73",
    "PCIE_LOGIC_OUTS_B0_L_1",
    "PCIE_WL1END3_1",
    "PCIE_EE4B1_0",
    "PCIE_LOGIC_OUTS_B16_R_2",
    "PCIE_BLOCK_OUTS_B2_R_1",
    "PCIE_EE4A2_2",
    "PCIE_LOGIC_OUTS_B19_L_3",
    "PCIE_TOP_TRNRDLLPDATA60",
    "PCIE_TOP_PIPERX4CHANISALIGNED",
    "PCIE_TOP_CFGERRTLPCPLHEADER32",
    "PCIE_TOP_PIPERX4DATA7",
    "PCIE_TOP_TRNRD89",
    "PCIE_CLK1_R_1",
    "PCIE_BYP0_L_0",
    "PCIE_IMUX32_L_3",
    "PCIE_EE4BEG0_4",
    "PCIE_TOP_DBGVECA20",
    "PCIE_TOP_CFGINTERRUPTDI0",
    "PCIE_FAN3_L_3",
    "PCIE_LOGIC_OUTS_B18_R_1",
    "PCIE_LOGIC_OUTS_B1_R_2",
    "PCIE_TOP_CFGLINKCONTROLEXTENDEDSYNC",
    "PCIE_SE2A2_2",
    "PCIE_LH4_3",
    "PCIE_FAN0_R_0",
    "PCIE_LOGIC_OUTS_B5_R_2",
    "PCIE_SW4END2_4",
    "PCIE_WL1END2_3",
    "PCIE_TOP_MIMRXRDATA29",
    "PCIE_IMUX2_R_3",
    "PCIE_TOP_DRPDO3",
    "PCIE_WW4B2_3",
    "PCIE_IMUX47_L_0",
    "PCIE_FAN7_L_4",
    "PCIE_NE4C2_1",
    "PCIE_IMUX47_R_0",
    "PCIE_LOGIC_OUTS_B11_R_1",
    "PCIE_IMUX23_L_4",
    "PCIE_IMUX47_R_2",
    "PCIE_BYP5_R_3",
    "PCIE_TOP_TRNRD90",
    "PCIE_EE4A3_1",
    "PCIE_BLOCK_OUTS_B2_L_1",
    "PCIE_LOGIC_OUTS_B22_L_0",
    "PCIE_LOGIC_OUTS_B5_L_2",
    "PCIE_IMUX3_R_3",
    "PCIE_IMUX39_L_3",
    "PCIE_SW2A1_0",
    "PCIE_IMUX5_L_3",
    "PCIE_LOGIC_OUTS_B20_R_4",
    "PCIE_IMUX32_L_0",
    "PCIE_IMUX15_R_3",
    "PCIE_LH3_3",
    "PCIE_IMUX14_L_3",
    "PCIE_TOP_MIMRXWDATA19",
    "PCIE_EE4BEG3_3",
    "PCIE_LH1_0",
    "PCIE_EE4BEG1_2",
    "PCIE_TOP_TRNTD20",
    "PCIE_IMUX42_L_3",
    "PCIE_IMUX5_R_3",
    "PCIE_SW2A3_2",
    "PCIE_FAN3_R_0",
    "PCIE_FAN0_R_3",
    "PCIE_LOGIC_OUTS_B20_L_3",
    "PCIE_BYP4_R_3",
    "PCIE_FAN7_R_3",
    "PCIE_IMUX42_L_1",
    "PCIE_CTRL1_R_3",
    "PCIE_BYP3_R_4",
    "PCIE_IMUX21_R_4",
    "PCIE_TOP_DRPDO13",
    "PCIE_IMUX30_L_1",
    "PCIE_TOP_TRNTD25",
    "PCIE_FAN1_R_2",
    "PCIE_TOP_MIMRXRDATA30",
    "PCIE_FAN7_L_3",
    "PCIE_IMUX21_L_0",
    "PCIE_TOP_DBGVECA18",
    "PCIE_BLOCK_OUTS_B1_L_4",
    "PCIE_EE4B2_0",
    "PCIE_LOGIC_OUTS_B11_R_2",
    "PCIE_IMUX42_R_3",
    "PCIE_WW4C2_3",
    "PCIE_SW2A0_0",
    "PCIE_BYP6_R_0",
    "PCIE_IMUX8_R_4",
    "PCIE_TOP_MIMRXRDATA27",
    "PCIE_LOGIC_OUTS_B9_L_0",
    "PCIE_WW4C2_2",
    "PCIE_BLOCK_OUTS_B3_L_1",
    "PCIE_SW4A2_3",
    "PCIE_TOP_CFGERRAERHEADERLOG8",
    "PCIE_WR1END0_2",
    "PCIE_IMUX37_L_4",
    "PCIE_LOGIC_OUTS_B8_L_1",
    "PCIE_TOP_CFGVCTCVCMAP0",
    "PCIE_NE4BEG2_0",
    "PCIE_FAN3_L_4",
    "PCIE_WW4C2_0",
    "PCIE_IMUX47_R_1",
    "PCIE_TOP_DRPDO2",
    "PCIE_WW4END3_2",
    "PCIE_EE2A1_4",
    "PCIE_LOGIC_OUTS_B4_R_0",
    "PCIE_CTRL1_L_0",
    "PCIE_IMUX41_R_2",
    "PCIE_IMUX47_L_4",
    "PCIE_IMUX3_R_2",
    "PCIE_NW4A1_1",
    "PCIE_IMUX40_L_2",
    "PCIE_TOP_PIPERX0PHYSTATUS",
    "PCIE_TOP_MIMRXWDATA29",
    "PCIE_LH1_3",
    "PCIE_LOGIC_OUTS_B15_L_2",
    "PCIE_CTRL0_R_2",
    "PCIE_SE2A2_4",
    "PCIE_TOP_CFGDEVID3",
    "PCIE_IMUX46_R_4",
    "PCIE_IMUX34_L_0",
    "PCIE_LOGIC_OUTS_B21_R_0",
    "PCIE_IMUX23_L_3",
    "PCIE_IMUX44_R_2",
    "PCIE_EL1BEG3_4",
    "PCIE_IMUX31_R_2",
    "PCIE_LOGIC_OUTS_B1_L_0",
    "PCIE_TOP_CFGERRAERHEADERLOG4",
    "PCIE_TOP_CFGMGMTDO19",
    "PCIE_CLK0_L_0",
    "PCIE_IMUX15_L_2",
    "PCIE_SE4BEG2_3",
    "PCIE_IMUX42_L_2",
    "PCIE_TOP_PIPERX0DATA1",
    "PCIE_SW4A0_0",
    "PCIE_WL1END1_1",
    "PCIE_NW4A2_2",
    "PCIE_BYP0_L_4",
    "PCIE_LOGIC_OUTS_B4_R_4",
    "PCIE_TOP_PIPERX4DATA0",
    "PCIE_EE2A3_4",
    "PCIE_ER1BEG1_2",
    "PCIE_IMUX25_R_2",
    "PCIE_LOGIC_OUTS_B4_R_3",
    "PCIE_TOP_CFGDEVID7",
    "PCIE_FAN5_R_0",
    "PCIE_WR1END1_4",
    "PCIE_IMUX38_R_0",
    "PCIE_EE2BEG0_3",
    "PCIE_FAN2_L_2",
    "PCIE_IMUX47_L_3",
    "PCIE_FAN7_R_0",
    "PCIE_IMUX1_R_1",
    "PCIE_EL1BEG1_4",
    "PCIE_SE4C0_4",
    "PCIE_SW4END1_2",
    "PCIE_TOP_TRNRD69",
    "PCIE_IMUX43_L_2",
    "PCIE_IMUX9_L_4",
    "PCIE_IMUX41_L_0",
    "PCIE_WR1END3_3",
    "PCIE_LH10_3",
    "PCIE_WL1END1_3",
    "PCIE_TOP_CFGERRTLPCPLHEADER38",
    "PCIE_IMUX7_R_2",
    "PCIE_IMUX43_R_4",
    "PCIE_TOP_CFGDEVID15",
    "PCIE_WW4B0_0",
    "PCIE_IMUX13_R_4",
    "PCIE_SW2A1_1",
    "PCIE_TOP_CFGERRTLPCPLHEADER41",
    "PCIE_EE4A2_4",
    "PCIE_LH11_0",
    "PCIE_LOGIC_OUTS_B15_R_2",
    "PCIE_SE4BEG0_2",
    "PCIE_TOP_MIMRXRDATA34",
    "PCIE_MONITOR_P_3",
    "PCIE_NW2A3_2",
    "PCIE_EE4BEG2_3",
    "PCIE_SE4C0_0",
    "PCIE_LOGIC_OUTS_B10_L_4",
    "PCIE_IMUX10_R_1",
    "PCIE_LH4_4",
    "PCIE_BYP2_L_4",
    "PCIE_LOGIC_OUTS_B18_R_3",
    "PCIE_EE2A1_3",
    "PCIE_ER1BEG1_0",
    "PCIE_TOP_MIMRXWDATA22",
    "PCIE_WW2A0_4",
    "PCIE_BYP7_R_0",
    "PCIE_IMUX47_R_3",
    "PCIE_NE2A1_3",
    "PCIE_TOP_TRNRDLLPDATA49",
    "PCIE_TOP_TRNTDLLPDATA22",
    "PCIE_NW4END3_4",
    "PCIE_TOP_MIMRXWDATA4",
    "PCIE_LOGIC_OUTS_B10_L_3",
    "PCIE_SW4A1_1",
    "PCIE_IMUX23_R_3",
    "PCIE_SE4BEG3_1",
    "PCIE_SE4C2_1",
    "PCIE_IMUX31_L_3",
    "PCIE_TOP_TRNTD38",
    "PCIE_TOP_DBGVECA0",
    "PCIE_TOP_TRNRDLLPSRCRDY1",
    "PCIE_TOP_MIMRXRADDR11",
    "PCIE_IMUX42_R_1",
    "PCIE_WW2A1_1",
    "PCIE_IMUX40_L_4",
    "PCIE_IMUX15_L_0",
    "PCIE_IMUX0_L_0",
    "PCIE_WW4END3_1",
    "PCIE_SE4BEG1_1",
    "PCIE_EL1BEG1_2",
    "PCIE_IMUX43_R_1",
    "PCIE_SW2A1_2",
    "PCIE_IMUX27_R_4",
    "PCIE_EL1BEG3_1",
    "PCIE_IMUX31_R_0",
    "PCIE_TOP_PL2DIRECTEDLSTATE3",
    "PCIE_NE4C0_1",
    "PCIE_IMUX13_L_3",
    "PCIE_EE2A3_3",
    "PCIE_IMUX45_L_3",
    "PCIE_TOP_PLDBGVEC8",
    "PCIE_WW4A0_3",
    "PCIE_NW4A1_0",
    "PCIE_IMUX25_R_3",
    "PCIE_BLOCK_OUTS_B1_R_2",
    "PCIE_WW4END2_1",
    "PCIE_IMUX2_R_1",
    "PCIE_EE4B3_2",
    "PCIE_IMUX21_R_0",
    "PCIE_FAN3_R_1",
    "PCIE_TOP_DRPDI13",
    "PCIE_TOP_CFGTRANSACTIONADDR3",
    "PCIE_FAN6_R_4",
    "PCIE_LOGIC_OUTS_B21_L_1",
    "PCIE_NE4BEG1_2",
    "PCIE_IMUX1_R_3",
    "PCIE_WW4C1_1",
    "PCIE_LOGIC_OUTS_B20_L_0",
    "PCIE_NW4END3_2",
    "PCIE_MONITOR_P_2",
    "PCIE_LOGIC_OUTS_B7_R_3",
    "PCIE_IMUX44_R_4",
    "PCIE_EE2BEG1_1",
    "PCIE_IMUX4_L_0",
    "PCIE_TOP_MIMRXWDATA33",
    "PCIE_SE4BEG3_2",
    "PCIE_TOP_CFGDEVID4",
    "PCIE_TOP_MIMRXWDATA11",
    "PCIE_SE4C3_3",
    "PCIE_LH10_4",
    "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL2",
    "PCIE_IMUX22_R_0",
    "PCIE_IMUX31_L_0",
    "PCIE_TOP_CFGDEVID13",
    "PCIE_BYP7_R_4",
    "PCIE_FAN0_L_3",
    "PCIE_TOP_CFGLINKCONTROLCOMMONCLOCK",
    "PCIE_LOGIC_OUTS_B12_L_4",
    "PCIE_LOGIC_OUTS_B3_R_0",
    "PCIE_TOP_CFGMGMTDO25",
    "PCIE_BYP4_L_2",
    "PCIE_CLK1_L_4",
    "PCIE_LOGIC_OUTS_B18_R_4",
    "PCIE_FAN7_R_1",
    "PCIE_IMUX38_L_2",
    "PCIE_LOGIC_OUTS_B3_L_2",
    "PCIE_IMUX13_L_2",
    "PCIE_LOGIC_OUTS_B12_L_1",
    "PCIE_TOP_CFGMGMTDO30",
    "PCIE_TOP_CFGAERROOTERRCORRERRRECEIVED",
    "PCIE_TOP_DBGVECA10",
    "PCIE_MONITOR_P_4",
    "PCIE_EL1BEG0_2",
    "PCIE_TOP_CFGERRTLPCPLHEADER39",
    "PCIE_FAN0_R_2",
    "PCIE_EE4A2_3",
    "PCIE_BYP3_R_3",
    "PCIE_BYP0_R_1",
    "PCIE_LH4_0",
    "PCIE_LOGIC_OUTS_B22_R_2",
    "PCIE_WW2END1_1",
    "PCIE_TOP_CFGPCIELINKSTATE1",
    "PCIE_WW4A2_0",
    "PCIE_IMUX28_L_0",
    "PCIE_WR1END3_4",
    "PCIE_EL1BEG2_3",
    "PCIE_EE2BEG3_0",
    "PCIE_TOP_TRNTD15",
    "PCIE_FAN1_L_4",
    "PCIE_EE2BEG3_2",
    "PCIE_FAN5_R_4",
    "PCIE_TOP_TRNTDLLPDATA27",
    "PCIE_IMUX17_L_4",
    "PCIE_WW2END3_2",
    "PCIE_WW2A2_3",
    "PCIE_ER1BEG0_1",
    "PCIE_BYP2_R_2",
    "PCIE_BLOCK_OUTS_B3_L_0",
    "PCIE_NW4END2_0",
    "PCIE_FAN2_L_3",
    "PCIE_BYP2_R_0",
    "PCIE_TOP_DBGVECA19",
    "PCIE_IMUX13_R_1",
    "PCIE_EE4A3_0",
    "PCIE_WW2A3_0",
    "PCIE_WW2A0_2",
    "PCIE_IMUX39_R_4",
    "PCIE_IMUX3_L_3",
    "PCIE_IMUX4_R_4",
    "PCIE_EL1BEG1_1",
    "PCIE_TOP_TRNTD29",
    "PCIE_EL1BEG2_4",
    "PCIE_IMUX32_R_0",
    "PCIE_TOP_CFGDEVCONTROL2LTREN",
    "PCIE_LOGIC_OUTS_B6_L_2",
    "PCIE_TOP_CFGDEVCONTROL2CPLTIMEOUTVAL1",
    "PCIE_NE4BEG0_2",
    "PCIE_TOP_TRNRDLLPDATA35",
    "PCIE_IMUX25_L_0",
    "PCIE_WW2END2_4",
    "PCIE_WW4B1_2",
    "PCIE_LOGIC_OUTS_B9_L_2",
    "PCIE_BYP1_R_2",
    "PCIE_LH8_0",
    "PCIE_NW4END1_0",
    "PCIE_SW2A2_1",
    "PCIE_BLOCK_OUTS_B1_L_3",
    "PCIE_FAN6_L_0",
    "PCIE_IMUX26_L_3",
    "PCIE_FAN6_L_4",
    "PCIE_WW2A2_0",
    "PCIE_TOP_MIMRXWDATA34",
    "PCIE_IMUX10_L_3",
    "PCIE_NW2A2_3",
    "PCIE_LH12_3",
    "PCIE_LH5_2",
    "PCIE_IMUX29_L_3",
    "PCIE_IMUX16_R_0",
    "PCIE_FAN4_R_4",
    "PCIE_TOP_CFGMGMTDO26",
    "PCIE_NW4A3_1",
    "PCIE_FAN4_R_3",
    "PCIE_LOGIC_OUTS_B16_R_3",
    "PCIE_TOP_PIPETXMARGIN0",
    "PCIE_TOP_TL2PPMSUSPENDREQ",
    "PCIE_EE4C3_3",
    "PCIE_WW2END1_2",
    "PCIE_FAN5_R_2",
    "PCIE_FAN1_R_4",
    "PCIE_TOP_DBGVECA14",
    "PCIE_IMUX32_R_3",
    "PCIE_TOP_TRNRD77",
    "PCIE_IMUX12_L_4",
    "PCIE_BYP3_L_3",
    "PCIE_LH9_3",
    "PCIE_IMUX41_L_2",
    "PCIE_LOGIC_OUTS_B8_L_4",
    "PCIE_WW4B2_1",
    "PCIE_IMUX31_R_3",
    "PCIE_IMUX21_R_3",
    "PCIE_BLOCK_OUTS_B2_L_2",
    "PCIE_LOGIC_OUTS_B15_R_1",
    "PCIE_NW2A1_0",
    "PCIE_WW4END0_0",
    "PCIE_FAN1_L_0",
    "PCIE_IMUX39_R_2",
    "PCIE_TOP_CFGCOMMANDINTERRUPTDISABLE",
    "PCIE_WW4A3_1",
    "PCIE_TOP_LL2TFCINIT2SEQ",
    "PCIE_TOP_DRPDI3",
    "PCIE_WR1END3_2",
    "PCIE_IMUX23_R_0",
    "PCIE_LOGIC_OUTS_B23_R_1",
    "PCIE_TOP_CFGERRAERHEADERLOG10",
    "PCIE_TOP_TRNTD10",
    "PCIE_WW4B1_3",
    "PCIE_BLOCK_OUTS_B0_R_1",
    "PCIE_FAN1_L_1",
    "PCIE_BYP6_R_2",
    "PCIE_TOP_MIMRXRDATA36",
    "PCIE_WW4A2_1",
    "PCIE_NE4C1_0",
    "PCIE_NW4A0_4",
    "PCIE_TOP_CFGDEVID14",
    "PCIE_TOP_DBGVECA9",
    "PCIE_BYP6_L_4",
    "PCIE_IMUX45_L_2",
    "PCIE_TOP_PL2RECOVERY",
    "PCIE_SE4BEG2_1",
    "PCIE_LOGIC_OUTS_B10_R_1",
    "PCIE_LOGIC_OUTS_B14_L_0",
    "PCIE_TOP_PIPERX0DATA6",
    "PCIE_IMUX6_L_0",
    "PCIE_WW4END1_4",
    "PCIE_SE2A0_0",
    "PCIE_LOGIC_OUTS_B13_R_3",
    "PCIE_LOGIC_OUTS_B22_R_3",
    "PCIE_NE4BEG2_1",
    "PCIE_WL1END1_4",
    "PCIE_FAN4_L_2",
    "PCIE_NW4END3_1",
    "PCIE_IMUX8_L_0",
    "PCIE_TOP_MIMRXWADDR1",
    "PCIE_TOP_MIMRXWDATA5",
    "PCIE_BLOCK_OUTS_B0_L_4",
    "PCIE_TOP_TRNRDLLPSRCRDY0",
    "PCIE_IMUX16_L_0",
    "PCIE_WW4END3_0",
    "PCIE_FAN0_L_0",
    "PCIE_NE2A3_4",
    "PCIE_TOP_LL2SENDENTERL23",
    "PCIE_SW4A1_3",
    "PCIE_TOP_DRPDI1",
    "PCIE_BYP2_R_1",
    "PCIE_FAN5_R_3",
    "PCIE_IMUX35_R_3",
    "PCIE_WW2A3_1",
    "PCIE_WW4END0_4",
    "PCIE_TOP_TRNRDLLPDATA62",
    "PCIE_LOGIC_OUTS_B3_R_2",
    "PCIE_LH12_2",
    "PCIE_NE2A1_0",
    "PCIE_TOP_MIMRXRDATA32",
    "PCIE_FAN3_R_2",
    "PCIE_EE4C0_2",
    "PCIE_BYP2_L_3",
    "PCIE_TOP_CFGLINKCONTROLCLOCKPMEN",
    "PCIE_TOP_PIPERX4DATA5",
    "PCIE_BYP1_R_3",
    "PCIE_LOGIC_OUTS_B1_R_3",
    "PCIE_LOGIC_OUTS_B23_L_3",
    "PCIE_TOP_TRNRD61",
    "PCIE_NW2A2_4",
    "PCIE_TOP_CFGLINKCONTROLASPMCONTROL1",
    "PCIE_TOP_DRPDO6",
    "PCIE_CTRL1_R_1",
    "PCIE_WW4A2_3",
    "PCIE_TOP_CFGVENDID0",
    "PCIE_TOP_PL2DIRECTEDLSTATE4",
    "PCIE_WW4C3_3",
    "PCIE_TOP_CFGDEVCONTROL2ATOMICREQUESTEREN",
    "PCIE_IMUX46_R_0",
    "PCIE_NW4A2_0",
    "PCIE_IMUX12_R_3",
    "PCIE_LOGIC_OUTS_B19_L_4",
    "PCIE_FAN3_L_1",
    "PCIE_TOP_CFGERRAERHEADERLOG0",
    "PCIE_TOP_CFGMGMTDO27",
    "PCIE_TOP_MIMRXRDATA55",
    "PCIE_TOP_CFGVCTCVCMAP4",
    "PCIE_IMUX32_L_4",
    "PCIE_EE2BEG2_1",
    "PCIE_WW2END2_3",
    "PCIE_BYP4_R_4",
    "PCIE_IMUX5_R_2",
    "PCIE_IMUX30_L_4",
    "PCIE_TOP_TRNTD32",
    "PCIE_FAN0_L_2",
    "PCIE_LOGIC_OUTS_B0_R_2",
    "PCIE_TOP_TRNTD8",
    "PCIE_BLOCK_OUTS_B3_L_2",
    "PCIE_IMUX22_L_0",
    "PCIE_TOP_TRNTDLLPDATA24",
    "PCIE_LH5_4",
    "PCIE_IMUX30_L_2",
    "PCIE_SW4END3_3",
    "PCIE_LOGIC_OUTS_B8_L_0",
    "PCIE_EL1BEG1_3",
    "PCIE_SE4BEG2_0",
    "PCIE_LOGIC_OUTS_B4_L_0",
    "PCIE_IMUX7_R_0",
    "PCIE_SW4A2_1",
    "PCIE_TOP_CFGMGMTDO23",
    "PCIE_LOGIC_OUTS_B10_L_1",
    "PCIE_TOP_TRNRDLLPDATA39",
    "PCIE_EE4C1_4",
    "PCIE_IMUX24_L_0",
    "PCIE_LOGIC_OUTS_B0_R_3",
    "PCIE_WW4END2_3",
    "PCIE_TOP_TRNTD28",
    "PCIE_CLK0_R_2",
    "PCIE_EE4B1_3",
    "PCIE_TOP_MIMRXWDATA32",
    "PCIE_CTRL0_R_4",
    "PCIE_TOP_PIPERX0CHARISK0",
    "PCIE_WW2A0_3",
    "PCIE_FAN5_R_1",
    "PCIE_IMUX26_R_1",
    "PCIE_IMUX27_R_0",
    "PCIE_IMUX41_R_1",
    "PCIE_TOP_TRNRD97",
    "PCIE_BYP2_L_1",
    "PCIE_IMUX19_R_2",
    "PCIE_TOP_MIMRXWADDR12",
    "PCIE_LOGIC_OUTS_B4_L_4",
    "PCIE_IMUX42_R_4",
    "PCIE_BYP0_R_4",
    "PCIE_CLK1_L_3",
    "PCIE_TOP_PIPERX4DATA2",
    "PCIE_EL1BEG0_1",
    "PCIE_IMUX7_L_4",
    "PCIE_IMUX29_R_1",
    "PCIE_TOP_DBGVECA13",
    "PCIE_TOP_TRNTD31",
    "PCIE_EE4A0_3",
    "PCIE_TOP_TRNTDLLPDATA20",
    "PCIE_IMUX16_R_4",
    "PCIE_WW4B1_1",
    "PCIE_NE4C3_3",
    "PCIE_EE4BEG2_4",
    "PCIE_FAN7_L_1",
    "PCIE_WW2END3_1",
    "PCIE_TOP_TRNTDLLPDATA19",
    "PCIE_FAN6_R_0",
    "PCIE_TOP_MIMRXRDATA39",
    "PCIE_EE4A2_0",
    "PCIE_TOP_CFGMGMTDO29",
    "PCIE_TOP_CFGAERROOTERRNONFATALERRREPORTINGEN",
    "PCIE_SW4END1_0",
    "PCIE_CTRL0_L_3",
    "PCIE_EE4B3_0",
    "PCIE_LOGIC_OUTS_B5_L_1",
    "PCIE_IMUX37_L_3",
    "PCIE_ER1BEG3_0",
    "PCIE_TOP_MIMRXRADDR10",
    "PCIE_TOP_CFGLINKCONTROLHWAUTOWIDTHDIS",
    "PCIE_LOGIC_OUTS_B15_L_3",
    "PCIE_TOP_TRNRD78",
    "PCIE_EE4B0_3",
    "PCIE_IMUX18_L_1",
    "PCIE_TOP_CFGDEVID9",
    "PCIE_IMUX39_L_0",
    "PCIE_IMUX22_R_4",
    "PCIE_EE2BEG0_4",
    "PCIE_CLK0_R_3",
    "PCIE_WL1END1_0",
    "PCIE_TOP_TRNTD21",
    "PCIE_IMUX46_R_2",
    "PCIE_BLOCK_OUTS_B3_R_4",
    "PCIE_LH7_1",
    "PCIE_LOGIC_OUTS_B8_R_0",
    "PCIE_TOP_TL2ASPMSUSPENDCREDITCHECK",
    "PCIE_TOP_CFGDSN58",
    "PCIE_EE4A0_2",
    "PCIE_IMUX23_R_2",
    "PCIE_EE4C2_2",
    "PCIE_IMUX40_R_1",
    "PCIE_EE2BEG1_4",
    "PCIE_LOGIC_OUTS_B23_L_0",
    "PCIE_IMUX33_R_3",
    "PCIE_WW4A1_2",
    "PCIE_IMUX38_R_3",
    "PCIE_EE4A3_3",
    "PCIE_WR1END1_2",
    "PCIE_LH8_4",
    "PCIE_IMUX24_R_4"
  ],
  "sites": []
}