##
## This file is part of the coreboot project.
##
## Copyright 2014 Rockchip Inc.
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; version 2 of the License.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
## GNU General Public License for more details.
##
## You should have received a copy of the GNU General Public License
## along with this program; if not, write to the Free Software
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
##

config SOC_ROCKCHIP_RK3288
	bool
	default n
	select CPU_HAS_BOOTBLOCK_INIT
	select HAVE_MONOTONIC_TIMER
	select GENERIC_UDELAY
	select HAVE_UART_SPECIAL
	select EARLY_CONSOLE
	select DYNAMIC_CBMEM
	select ARCH_BOOTBLOCK_ARM_V7
	select ARCH_VERSTAGE_ARM_V7
	select ARCH_ROMSTAGE_ARM_V7
	select ARCH_RAMSTAGE_ARM_V7
	select HAVE_UART_MEMORY_MAPPED
	select BOOTBLOCK_CONSOLE
	select HAS_PRECBMEM_TIMESTAMP_REGION
	select GENERIC_GPIO_LIB

if SOC_ROCKCHIP_RK3288

config BOOTBLOCK_CPU_INIT
	string
	default "soc/rockchip/rk3288/bootblock.c"

config COMPRESS_RAMSTAGE
	bool "Compress ramstage with LZMA"
	default n
	help
	  The ramstage is loaded from code running in uncached SRAM, you
	  probably don't want LZMA running on that.

config PMIC_BUS
	int
	default -1

endif
