<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
          Lattice Mapping Report File for Design Module 'top_module'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     ds18b20_impl1.ngd -o ds18b20_impl1_map.ncd -pr ds18b20_impl1.prf -mp
     ds18b20_impl1.mrp -lpf
     C:/Users/Argon/Downloads/step/Proj/4.ds18b20/impl1/ds18b20_impl1.lpf -lpf
     C:/Users/Argon/Downloads/step/Proj/4.ds18b20/ds18b20.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.8.0.115.3
Mapped on:  01/23/21  13:30:59


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:    179 out of  4635 (4%)
      PFU registers:          179 out of  4320 (4%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       197 out of  2160 (9%)
      SLICEs as Logic/ROM:    197 out of  2160 (9%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         60 out of  2160 (3%)
   Number of LUT4s:        391 out of  4320 (9%)
      Number used as logic LUTs:        271
      Number used as distributed RAM:     0
      Number used as ripple logic:      120
      Number used as shift registers:     0
   Number of PIO sites used: 5 + 4(JTAG) out of 105 (9%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net sys_clk_c: 108 loads, 108 rising, 0 falling (Driver: PIO sys_clk )
     Net u_DS18B20Z/clk_1mhz: 2 loads, 2 rising, 0 falling (Driver:
     u_DS18B20Z/clk_1mhz_112 )

   Number of Clock Enables:  36
     Net clk_1s: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_86: 4 loads, 4 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_1: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_72: 10 loads, 10 LSLICEs
     Net u_DS18B20Z/one_wire_N_443: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_33: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_27: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_6: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_7: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_8: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_9: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_10: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_34: 3 loads, 3 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_16: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_17: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_18: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_19: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_20: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_21: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_22: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_23: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_89: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_28: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_88: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_30: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_31: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_37: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_44: 4 loads, 4 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_47: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_53: 3 loads, 3 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_77: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_74: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_80: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_90: 1 loads, 1 LSLICEs
     Net u_uart_send/sys_clk_c_enable_105: 8 loads, 8 LSLICEs
     Net u_uart_send/sys_clk_c_enable_87: 1 loads, 1 LSLICEs
   Number of LSRs:  8
     Net u_DS18B20Z/n11352: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/n7897: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/n7893: 3 loads, 3 LSLICEs
     Net u_DS18B20Z/n7882: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/n10457: 2 loads, 2 LSLICEs
     Net u_uart_send/uart_tx_busy: 9 loads, 9 LSLICEs
     Net u_uart_send/n7875: 9 loads, 9 LSLICEs
     Net u_clock_1s/clk_cnt_31__N_92: 17 loads, 17 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net u_DS18B20Z/state_back_2_N_286_2: 70 loads
     Net u_DS18B20Z/state_1: 53 loads
     Net u_DS18B20Z/state_0: 52 loads
     Net u_DS18B20Z/cnt_write_0: 32 loads
     Net u_DS18B20Z/cnt_write_4: 25 loads
     Net u_DS18B20Z/n261: 23 loads
     Net u_DS18B20Z/cnt_write_1: 22 loads
     Net u_DS18B20Z/cnt_write_2: 22 loads

     Net u_DS18B20Z/cnt_write_3: 21 loads
     Net u_DS18B20Z/cnt_read_1: 20 loads




   Number of warnings:  0
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

   No errors or warnings present.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| uart_txd            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led1_pin            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| one_wire            | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sys_clk             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sys_rst             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block i9828 undriven or does not drive anything - clipped.
Signal u_uart_send/n7868 was merged into signal u_uart_send/uart_tx_busy
Signal n2478 was merged into signal u_DS18B20Z/one_wire_N_436
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_10/S1 undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_10/S0 undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_12/S1 undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_12/S0 undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_14/S1 undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_14/S0 undriven or does not drive anything - clipped.
Signal u_clock_1s/clk_cnt_898_add_4_33/S1 undriven or does not drive anything -
     clipped.
Signal u_clock_1s/clk_cnt_898_add_4_33/CO undriven or does not drive anything -
     clipped.
Signal u_clock_1s/add_8899_16/S1 undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_16/S0 undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_18/S1 undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_18/S0 undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_20/S1 undriven or does not drive anything - clipped.

Signal u_clock_1s/add_8899_20/S0 undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_22/S1 undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_22/S0 undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_24/S0 undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_24/CO undriven or does not drive anything - clipped.
Signal u_clock_1s/clk_cnt_898_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal u_clock_1s/clk_cnt_898_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal u_clock_1s/add_8899_2/S1 undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_2/S0 undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_2/CI undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_4/S1 undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_4/S0 undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_6/S1 undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_6/S0 undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_8/S1 undriven or does not drive anything - clipped.
Signal u_clock_1s/add_8899_8/S0 undriven or does not drive anything - clipped.
Signal u_uart_send/clk_cnt_900_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal u_uart_send/clk_cnt_900_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal u_uart_send/clk_cnt_900_add_4_17/S1 undriven or does not drive anything -
     clipped.
Signal u_uart_send/clk_cnt_900_add_4_17/CO undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_1/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_1/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_1/CI undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_3/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_3/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_5/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_5/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_7/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_7/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_9/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_9/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_11/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_11/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/add_48_21/S1 undriven or does not drive anything - clipped.
Signal u_DS18B20Z/add_48_21/CO undriven or does not drive anything - clipped.
Signal u_DS18B20Z/sub_818_add_2_13/S1 undriven or does not drive anything -
     clipped.

Signal u_DS18B20Z/sub_818_add_2_13/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_15/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_15/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_17/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_17/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_19/S1 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_19/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_21/S0 undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/sub_818_add_2_21/CO undriven or does not drive anything -
     clipped.
Signal u_DS18B20Z/add_48_1/S0 undriven or does not drive anything - clipped.
Signal u_DS18B20Z/add_48_1/CI undriven or does not drive anything - clipped.
Block u_uart_send/i6478_1_lut was optimized away.
Block u_DS18B20Z/i1091_1_lut was optimized away.
Block i1 was optimized away.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>


     



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'sys_rst_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'sys_rst_c' via the GSR component.

     Type and number of components of the type: 
   Register = 36 

     Type and instance name of component: 
   Register : uart_send_data_i0_i0
   Register : u_DS18B20Z/num_delay_i0_i12

   Register : u_DS18B20Z/num_delay_i0_i8
   Register : u_DS18B20Z/num_delay_i0_i5
   Register : u_DS18B20Z/temperature_buffer_i0_i7
   Register : u_DS18B20Z/temperature_buffer_i0_i6
   Register : u_DS18B20Z/temperature_buffer_i0_i5
   Register : u_DS18B20Z/temperature_buffer_i0_i4
   Register : u_DS18B20Z/temperature_buffer_i0_i2
   Register : u_DS18B20Z/temperature_buffer_i0_i1
   Register : u_DS18B20Z/num_delay_i0_i1
   Register : u_DS18B20Z/num_delay_i0_i2
   Register : u_DS18B20Z/num_delay_i0_i3
   Register : u_DS18B20Z/num_delay_i0_i4
   Register : u_DS18B20Z/num_delay_i0_i6
   Register : u_DS18B20Z/data_wr_buffer_i0_i3
   Register : u_DS18B20Z/data_wr_buffer_i0_i4
   Register : u_DS18B20Z/data_wr_buffer_i0_i6
   Register : u_DS18B20Z/data_out_i0_i4
   Register : u_DS18B20Z/data_out_i0_i5
   Register : u_DS18B20Z/data_out_i0_i6
   Register : u_DS18B20Z/data_out_i0_i7
   Register : u_DS18B20Z/data_out_i0_i8
   Register : u_DS18B20Z/data_out_i0_i9
   Register : u_DS18B20Z/data_out_i0_i10
   Register : u_DS18B20Z/data_wr_i0_i3
   Register : u_DS18B20Z/data_wr_i0_i5
   Register : u_DS18B20Z/data_wr_i0_i6
   Register : u_DS18B20Z/temperature_buffer_i0_i0
   Register : u_DS18B20Z/num_delay_i0_i0
   Register : uart_send_data_i0_i1
   Register : uart_send_data_i0_i2
   Register : uart_send_data_i0_i3
   Register : uart_send_data_i0_i4
   Register : uart_send_data_i0_i5
   Register : uart_send_data_i0_i6

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'sys_rst_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 81 

     Type and instance name of component: 
   Register : u_DS18B20Z/cnt_1mhz_901__i0
   Register : u_DS18B20Z/cnt_init_i0_i2
   Register : u_DS18B20Z/cnt_init_i0_i1
   Register : u_DS18B20Z/cnt_read_i0_i5
   Register : u_DS18B20Z/cnt_read_i0_i4
   Register : u_DS18B20Z/cnt_read_i0_i3
   Register : u_DS18B20Z/cnt_read_i0_i2
   Register : u_DS18B20Z/cnt_read_i0_i1
   Register : u_DS18B20Z/cnt_main_i0_i1

   Register : u_DS18B20Z/cnt_main_i0_i2
   Register : u_DS18B20Z/cnt_main_i0_i3
   Register : u_DS18B20Z/cnt_init_i0_i0
   Register : u_DS18B20Z/cnt_read_i0_i0
   Register : u_DS18B20Z/cnt_1mhz_901__i1
   Register : u_DS18B20Z/cnt_1mhz_901__i2
   Register : u_DS18B20Z/cnt_main_i0_i0
   Register : u_uart_send/clk_cnt_900__i0
   Register : u_uart_send/tx_cnt_FSM_i0
   Register : u_uart_send/uart_txd_47
   Register : u_uart_send/tx_cnt_FSM_i1
   Register : u_uart_send/tx_cnt_FSM_i2
   Register : u_uart_send/tx_cnt_FSM_i3
   Register : u_uart_send/tx_cnt_FSM_i4
   Register : u_uart_send/tx_cnt_FSM_i5
   Register : u_uart_send/tx_cnt_FSM_i6
   Register : u_uart_send/tx_cnt_FSM_i7
   Register : u_uart_send/tx_cnt_FSM_i8
   Register : u_uart_send/tx_cnt_FSM_i9
   Register : u_uart_send/tx_cnt_FSM_i10
   Register : u_uart_send/tx_cnt_FSM_i11
   Register : u_uart_send/tx_cnt_FSM_i12
   Register : u_uart_send/tx_cnt_FSM_i13
   Register : u_uart_send/tx_cnt_FSM_i14
   Register : u_uart_send/tx_cnt_FSM_i15
   Register : u_uart_send/clk_cnt_900__i1
   Register : u_uart_send/clk_cnt_900__i2
   Register : u_uart_send/clk_cnt_900__i3
   Register : u_uart_send/clk_cnt_900__i4
   Register : u_uart_send/clk_cnt_900__i5
   Register : u_uart_send/clk_cnt_900__i6
   Register : u_uart_send/clk_cnt_900__i7
   Register : u_uart_send/clk_cnt_900__i8
   Register : u_uart_send/clk_cnt_900__i9
   Register : u_uart_send/clk_cnt_900__i10
   Register : u_uart_send/clk_cnt_900__i11
   Register : u_uart_send/clk_cnt_900__i12
   Register : u_uart_send/clk_cnt_900__i13
   Register : u_uart_send/clk_cnt_900__i14
   Register : u_uart_send/clk_cnt_900__i15
   Register : u_clock_1s/clk_cnt_898__i0
   Register : u_clock_1s/clk_cnt_898__i1
   Register : u_clock_1s/clk_cnt_898__i2
   Register : u_clock_1s/clk_cnt_898__i3
   Register : u_clock_1s/clk_cnt_898__i4
   Register : u_clock_1s/clk_cnt_898__i5
   Register : u_clock_1s/clk_cnt_898__i6
   Register : u_clock_1s/clk_cnt_898__i7
   Register : u_clock_1s/clk_cnt_898__i8
   Register : u_clock_1s/clk_cnt_898__i9
   Register : u_clock_1s/clk_cnt_898__i10
   Register : u_clock_1s/clk_cnt_898__i11
   Register : u_clock_1s/clk_cnt_898__i12
   Register : u_clock_1s/clk_cnt_898__i13
   Register : u_clock_1s/clk_cnt_898__i14
   Register : u_clock_1s/clk_cnt_898__i15

   Register : u_clock_1s/clk_cnt_898__i16
   Register : u_clock_1s/clk_cnt_898__i17
   Register : u_clock_1s/clk_cnt_898__i18
   Register : u_clock_1s/clk_cnt_898__i19
   Register : u_clock_1s/clk_cnt_898__i20
   Register : u_clock_1s/clk_cnt_898__i21
   Register : u_clock_1s/clk_cnt_898__i22
   Register : u_clock_1s/clk_cnt_898__i23
   Register : u_clock_1s/clk_cnt_898__i24
   Register : u_clock_1s/clk_cnt_898__i25
   Register : u_clock_1s/clk_cnt_898__i26
   Register : u_clock_1s/clk_cnt_898__i27
   Register : u_clock_1s/clk_cnt_898__i28
   Register : u_clock_1s/clk_cnt_898__i29
   Register : u_clock_1s/clk_cnt_898__i30
   Register : u_clock_1s/clk_cnt_898__i31



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 51 MB
        



































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
