;redcode
;assert 1
	SPL 0, <-2
	CMP @2, 10
	ADD 110, -10
	MOV -507, <-27
	CMP -8, 2
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV -7, <-20
	JMP <0, #102
	JMN -11, #10
	MOV -7, <-20
	MOV -7, <-20
	SUB #17, <-20
	SUB #17, <-20
	ADD #462, 20
	JMZ <0, #102
	DJN <20, #102
	SUB @127, 106
	SUB @127, 106
	ADD -10, 25
	MOV 1, <2
	MOV 1, <2
	MOV -507, <-27
	JMZ @16, #0
	JMZ @16, #0
	SUB #17, <-20
	SUB @127, 106
	ADD 421, 1
	SUB @2, 10
	SUB @0, @2
	SUB @1, 2
	SLT 1, <2
	ADD #29, 109
	ADD #29, 109
	CMP 290, 90
	ADD 26, @100
	SUB #462, 20
	SLT 620, 200
	SUB 1, <2
	SPL -9, @12
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 106
	SPL 0, <-2
	SPL 0, <-2
	CMP @2, 10
	ADD 110, -10
