# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Filto_media_mobile.srcs/sources_1/new/MM.vhd" \
"../../../../Filto_media_mobile.srcs/sim_1/new/top_sim.vhd" \

# Do not sort compile order
nosort
