// Seed: 2848550909
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2
);
  assign id_2 = (1);
endmodule
