--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml SupMuxDisplay.twx SupMuxDisplay.ncd -o SupMuxDisplay.twr
SupMuxDisplay.pcf -ucf pines.ucf

Design file:              SupMuxDisplay.ncd
Physical constraint file: SupMuxDisplay.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 632 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.775ns.
--------------------------------------------------------------------------------

Paths for end point u0/cuenta_19 (SLICE_X22Y15.B3), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_18 (FF)
  Destination:          u0/cuenta_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.732ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.345 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_18 to u0/cuenta_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.CQ      Tcko                  0.408   u0/cuenta<18>
                                                       u0/cuenta_18
    SLICE_X22Y15.C5      net (fanout=2)        1.253   u0/cuenta<18>
    SLICE_X22Y15.C       Tilo                  0.204   u0/cuenta<19>
                                                       u0/PWR_4_o_cuenta[19]_equal_1_o<19>2
    SLICE_X23Y26.B4      net (fanout=2)        1.139   u0/PWR_4_o_cuenta[19]_equal_1_o<19>1
    SLICE_X23Y26.B       Tilo                  0.259   u0/cuenta<11>
                                                       u0/PWR_4_o_cuenta[19]_equal_1_o<19>4_1
    SLICE_X22Y15.B3      net (fanout=10)       1.180   u0/PWR_4_o_cuenta[19]_equal_1_o<19>4
    SLICE_X22Y15.CLK     Tas                   0.289   u0/cuenta<19>
                                                       u0/Mcount_cuenta_eqn_191
                                                       u0/cuenta_19
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (1.160ns logic, 3.572ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_12 (FF)
  Destination:          u0/cuenta_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.594ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.345 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_12 to u0/cuenta_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.AQ      Tcko                  0.391   u0/cuenta<15>
                                                       u0/cuenta_12
    SLICE_X22Y15.C3      net (fanout=2)        1.132   u0/cuenta<12>
    SLICE_X22Y15.C       Tilo                  0.204   u0/cuenta<19>
                                                       u0/PWR_4_o_cuenta[19]_equal_1_o<19>2
    SLICE_X23Y26.B4      net (fanout=2)        1.139   u0/PWR_4_o_cuenta[19]_equal_1_o<19>1
    SLICE_X23Y26.B       Tilo                  0.259   u0/cuenta<11>
                                                       u0/PWR_4_o_cuenta[19]_equal_1_o<19>4_1
    SLICE_X22Y15.B3      net (fanout=10)       1.180   u0/PWR_4_o_cuenta[19]_equal_1_o<19>4
    SLICE_X22Y15.CLK     Tas                   0.289   u0/cuenta<19>
                                                       u0/Mcount_cuenta_eqn_191
                                                       u0/cuenta_19
    -------------------------------------------------  ---------------------------
    Total                                      4.594ns (1.143ns logic, 3.451ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_13 (FF)
  Destination:          u0/cuenta_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.555ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.345 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_13 to u0/cuenta_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.BQ      Tcko                  0.391   u0/cuenta<15>
                                                       u0/cuenta_13
    SLICE_X22Y15.C4      net (fanout=2)        1.093   u0/cuenta<13>
    SLICE_X22Y15.C       Tilo                  0.204   u0/cuenta<19>
                                                       u0/PWR_4_o_cuenta[19]_equal_1_o<19>2
    SLICE_X23Y26.B4      net (fanout=2)        1.139   u0/PWR_4_o_cuenta[19]_equal_1_o<19>1
    SLICE_X23Y26.B       Tilo                  0.259   u0/cuenta<11>
                                                       u0/PWR_4_o_cuenta[19]_equal_1_o<19>4_1
    SLICE_X22Y15.B3      net (fanout=10)       1.180   u0/PWR_4_o_cuenta[19]_equal_1_o<19>4
    SLICE_X22Y15.CLK     Tas                   0.289   u0/cuenta<19>
                                                       u0/Mcount_cuenta_eqn_191
                                                       u0/cuenta_19
    -------------------------------------------------  ---------------------------
    Total                                      4.555ns (1.143ns logic, 3.412ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point u0/cuenta_18 (SLICE_X20Y27.C3), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_18 (FF)
  Destination:          u0/cuenta_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.164ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_18 to u0/cuenta_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.CQ      Tcko                  0.408   u0/cuenta<18>
                                                       u0/cuenta_18
    SLICE_X22Y15.C5      net (fanout=2)        1.253   u0/cuenta<18>
    SLICE_X22Y15.C       Tilo                  0.204   u0/cuenta<19>
                                                       u0/PWR_4_o_cuenta[19]_equal_1_o<19>2
    SLICE_X23Y26.B4      net (fanout=2)        1.139   u0/PWR_4_o_cuenta[19]_equal_1_o<19>1
    SLICE_X23Y26.B       Tilo                  0.259   u0/cuenta<11>
                                                       u0/PWR_4_o_cuenta[19]_equal_1_o<19>4_1
    SLICE_X20Y27.C3      net (fanout=10)       0.560   u0/PWR_4_o_cuenta[19]_equal_1_o<19>4
    SLICE_X20Y27.CLK     Tas                   0.341   u0/cuenta<18>
                                                       u0/Mcount_cuenta_eqn_181
                                                       u0/cuenta_18
    -------------------------------------------------  ---------------------------
    Total                                      4.164ns (1.212ns logic, 2.952ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_12 (FF)
  Destination:          u0/cuenta_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.026ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.244 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_12 to u0/cuenta_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.AQ      Tcko                  0.391   u0/cuenta<15>
                                                       u0/cuenta_12
    SLICE_X22Y15.C3      net (fanout=2)        1.132   u0/cuenta<12>
    SLICE_X22Y15.C       Tilo                  0.204   u0/cuenta<19>
                                                       u0/PWR_4_o_cuenta[19]_equal_1_o<19>2
    SLICE_X23Y26.B4      net (fanout=2)        1.139   u0/PWR_4_o_cuenta[19]_equal_1_o<19>1
    SLICE_X23Y26.B       Tilo                  0.259   u0/cuenta<11>
                                                       u0/PWR_4_o_cuenta[19]_equal_1_o<19>4_1
    SLICE_X20Y27.C3      net (fanout=10)       0.560   u0/PWR_4_o_cuenta[19]_equal_1_o<19>4
    SLICE_X20Y27.CLK     Tas                   0.341   u0/cuenta<18>
                                                       u0/Mcount_cuenta_eqn_181
                                                       u0/cuenta_18
    -------------------------------------------------  ---------------------------
    Total                                      4.026ns (1.195ns logic, 2.831ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_13 (FF)
  Destination:          u0/cuenta_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.987ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.244 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_13 to u0/cuenta_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.BQ      Tcko                  0.391   u0/cuenta<15>
                                                       u0/cuenta_13
    SLICE_X22Y15.C4      net (fanout=2)        1.093   u0/cuenta<13>
    SLICE_X22Y15.C       Tilo                  0.204   u0/cuenta<19>
                                                       u0/PWR_4_o_cuenta[19]_equal_1_o<19>2
    SLICE_X23Y26.B4      net (fanout=2)        1.139   u0/PWR_4_o_cuenta[19]_equal_1_o<19>1
    SLICE_X23Y26.B       Tilo                  0.259   u0/cuenta<11>
                                                       u0/PWR_4_o_cuenta[19]_equal_1_o<19>4_1
    SLICE_X20Y27.C3      net (fanout=10)       0.560   u0/PWR_4_o_cuenta[19]_equal_1_o<19>4
    SLICE_X20Y27.CLK     Tas                   0.341   u0/cuenta<18>
                                                       u0/Mcount_cuenta_eqn_181
                                                       u0/cuenta_18
    -------------------------------------------------  ---------------------------
    Total                                      3.987ns (1.195ns logic, 2.792ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point u0/cuenta_14 (SLICE_X23Y27.C4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_18 (FF)
  Destination:          u0/cuenta_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.086ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.249 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_18 to u0/cuenta_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.CQ      Tcko                  0.408   u0/cuenta<18>
                                                       u0/cuenta_18
    SLICE_X22Y15.C5      net (fanout=2)        1.253   u0/cuenta<18>
    SLICE_X22Y15.C       Tilo                  0.204   u0/cuenta<19>
                                                       u0/PWR_4_o_cuenta[19]_equal_1_o<19>2
    SLICE_X23Y26.B4      net (fanout=2)        1.139   u0/PWR_4_o_cuenta[19]_equal_1_o<19>1
    SLICE_X23Y26.B       Tilo                  0.259   u0/cuenta<11>
                                                       u0/PWR_4_o_cuenta[19]_equal_1_o<19>4_1
    SLICE_X23Y27.C4      net (fanout=10)       0.501   u0/PWR_4_o_cuenta[19]_equal_1_o<19>4
    SLICE_X23Y27.CLK     Tas                   0.322   u0/cuenta<15>
                                                       u0/Mcount_cuenta_eqn_141
                                                       u0/cuenta_14
    -------------------------------------------------  ---------------------------
    Total                                      4.086ns (1.193ns logic, 2.893ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_12 (FF)
  Destination:          u0/cuenta_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.948ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_12 to u0/cuenta_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.AQ      Tcko                  0.391   u0/cuenta<15>
                                                       u0/cuenta_12
    SLICE_X22Y15.C3      net (fanout=2)        1.132   u0/cuenta<12>
    SLICE_X22Y15.C       Tilo                  0.204   u0/cuenta<19>
                                                       u0/PWR_4_o_cuenta[19]_equal_1_o<19>2
    SLICE_X23Y26.B4      net (fanout=2)        1.139   u0/PWR_4_o_cuenta[19]_equal_1_o<19>1
    SLICE_X23Y26.B       Tilo                  0.259   u0/cuenta<11>
                                                       u0/PWR_4_o_cuenta[19]_equal_1_o<19>4_1
    SLICE_X23Y27.C4      net (fanout=10)       0.501   u0/PWR_4_o_cuenta[19]_equal_1_o<19>4
    SLICE_X23Y27.CLK     Tas                   0.322   u0/cuenta<15>
                                                       u0/Mcount_cuenta_eqn_141
                                                       u0/cuenta_14
    -------------------------------------------------  ---------------------------
    Total                                      3.948ns (1.176ns logic, 2.772ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_13 (FF)
  Destination:          u0/cuenta_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.909ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_13 to u0/cuenta_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.BQ      Tcko                  0.391   u0/cuenta<15>
                                                       u0/cuenta_13
    SLICE_X22Y15.C4      net (fanout=2)        1.093   u0/cuenta<13>
    SLICE_X22Y15.C       Tilo                  0.204   u0/cuenta<19>
                                                       u0/PWR_4_o_cuenta[19]_equal_1_o<19>2
    SLICE_X23Y26.B4      net (fanout=2)        1.139   u0/PWR_4_o_cuenta[19]_equal_1_o<19>1
    SLICE_X23Y26.B       Tilo                  0.259   u0/cuenta<11>
                                                       u0/PWR_4_o_cuenta[19]_equal_1_o<19>4_1
    SLICE_X23Y27.C4      net (fanout=10)       0.501   u0/PWR_4_o_cuenta[19]_equal_1_o<19>4
    SLICE_X23Y27.CLK     Tas                   0.322   u0/cuenta<15>
                                                       u0/Mcount_cuenta_eqn_141
                                                       u0/cuenta_14
    -------------------------------------------------  ---------------------------
    Total                                      3.909ns (1.176ns logic, 2.733ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0/aux (SLICE_X23Y15.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/aux (FF)
  Destination:          u0/aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/aux to u0/aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y15.AQ      Tcko                  0.198   u0/aux
                                                       u0/aux
    SLICE_X23Y15.A6      net (fanout=11)       0.031   u0/aux
    SLICE_X23Y15.CLK     Tah         (-Th)    -0.215   u0/aux
                                                       anodos<1>1_INV_0
                                                       u0/aux
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point u0/unseg (SLICE_X22Y23.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_6 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.678ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_6 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.BQ      Tcko                  0.198   u0/cuenta<8>
                                                       u0/cuenta_6
    SLICE_X22Y23.C4      net (fanout=3)        0.283   u0/cuenta<6>
    SLICE_X22Y23.CLK     Tah         (-Th)    -0.197   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[19]_equal_1_o<19>4
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.678ns (0.395ns logic, 0.283ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Paths for end point u0/unseg (SLICE_X22Y23.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.836ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_7 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_7 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.CQ      Tcko                  0.198   u0/cuenta<8>
                                                       u0/cuenta_7
    SLICE_X22Y23.C3      net (fanout=3)        0.443   u0/cuenta<7>
    SLICE_X22Y23.CLK     Tah         (-Th)    -0.197   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[19]_equal_1_o<19>4
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.395ns logic, 0.443ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u0/cuenta<18>/CLK
  Logical resource: u0/cuenta_16/CK
  Location pin: SLICE_X20Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: u0/cuenta<18>/SR
  Logical resource: u0/cuenta_16/SR
  Location pin: SLICE_X20Y27.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.775|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 632 paths, 0 nets, and 104 connections

Design statistics:
   Minimum period:   4.775ns{1}   (Maximum frequency: 209.424MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 18 10:15:32 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



