<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>oscImpDigital</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>iir_lpf_real</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>data_in</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="real" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="real_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA_CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_clk_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA_RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_rst_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA_EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_en_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>data_out</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="real" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="real_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA_CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_clk_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA_RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_rst_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA_EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_en_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>iir_lpf_real</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dd51a86d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>iir_lpf_real</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dd51a86d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>02606698</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>data_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_en_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_clk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_rst_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_en_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_clk_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_rst_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH" spirit:minimum="0" spirit:rangeType="long">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>FILTER_COEFF_TWOS_POWER</spirit:name>
        <spirit:displayName>Filter Coeff Twos Power</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FILTER_COEFF_TWOS_POWER" spirit:minimum="0" spirit:rangeType="long">10</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/iir_lpf_real.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dd51a86d</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/iir_lpf_real.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/iir_lpf_real_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_02606698</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>iir_lpf_real_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH" spirit:minimum="0" spirit:rangeType="long">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FILTER_COEFF_TWOS_POWER</spirit:name>
      <spirit:displayName>Filter Coeff Twos Power</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FILTER_COEFF_TWOS_POWER" spirit:minimum="0" spirit:rangeType="long">10</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">iir_lpf_real_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>iir_lpf_real_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-10-12T11:39:01Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3708f16d_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20310d29_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f341b8e_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d1b656_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34198501_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440fa590_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fef7bd0_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2c23b9_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c175297_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aabde4c_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b4edfa9_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5738a09_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6d7e51_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3285aeb5_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@407e8001_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b37e078_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b299d5_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6725150e_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b22f79b_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423ec91c_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb7f763_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e4eb248_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@436cb191_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf13945_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150ed72f_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ab0112_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3ca90d_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa5d948_ARCHIVE_LOCATION">/home/manip/oscimpDigital/oscimpDigital/fpga_ip/iir_lpf_real</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="62c3f38e"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="bdaddd4e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="20bd7c5e"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ad75c87c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="0f3889ab"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
