Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun May  6 22:32:42 2018
| Host         : idea-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gtx3g_exdes_timing_summary_routed.rpt -rpx gtx3g_exdes_timing_summary_routed.rpx
| Design       : gtx3g_exdes
| Device       : 7z100i-ffg900
| Speed File   : -2L  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 70 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.130        0.000                      0                 4502        0.051        0.000                      0                 4502        2.691        0.000                       0                  2007  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                         ------------         ----------      --------------
Q0_CLK1_GTREFCLK_PAD_P_IN                                                     {0.000 3.333}        6.667           149.992         
drpclk_in_i                                                                   {0.000 5.000}        10.000          100.000         
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        {0.000 3.333}        6.667           149.992         
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXOUTCLK        {0.000 3.333}        6.667           149.992         
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Q0_CLK1_GTREFCLK_PAD_P_IN                                                                                                                                                                                                 5.174        0.000                       0                     2  
drpclk_in_i                                                                   7.233        0.000                      0                 1022        0.101        0.000                      0                 1022        4.286        0.000                       0                   541  
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        1.130        0.000                      0                 3474        0.051        0.000                      0                 3474        2.691        0.000                       0                  1464  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                              From Clock                                                              To Clock                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                              ----------                                                              --------                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                       gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        4.052        0.000                      0                    6        1.273        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Q0_CLK1_GTREFCLK_PAD_P_IN
  To Clock:  Q0_CLK1_GTREFCLK_PAD_P_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_CLK1_GTREFCLK_PAD_P_IN
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { Q0_CLK1_GTREFCLK_PAD_P_IN }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTXE2_COMMON/GTREFCLK1  n/a            1.493         6.667       5.174      GTXE2_COMMON_X0Y1  gtx3g_support_i/common0_i/gtxe2_common_i/GTREFCLK1
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         6.667       5.259      IBUFDS_GTE2_X0Y4   gtx3g_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/I



---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        7.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.634ns (25.043%)  route 1.898ns (74.957%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.531ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.539     5.531    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X201Y69        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y69        FDRE (Prop_fdre_C_Q)         0.223     5.754 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/Q
                         net (fo=4, routed)           0.555     6.309    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg_n_0
    SLICE_X201Y68        LUT3 (Prop_lut3_I2_O)        0.051     6.360 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.622     6.981    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X202Y69        LUT6 (Prop_lut6_I0_O)        0.136     7.117 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     7.117    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X202Y69        MUXF7 (Prop_muxf7_I0_O)      0.101     7.218 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.439     7.657    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X201Y70        LUT6 (Prop_lut6_I3_O)        0.123     7.780 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.282     8.063    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X202Y68        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.404    14.845    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X202Y68        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.664    15.509    
                         clock uncertainty           -0.035    15.474    
    SLICE_X202Y68        FDRE (Setup_fdre_C_CE)      -0.178    15.296    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  7.233    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.634ns (25.043%)  route 1.898ns (74.957%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.531ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.539     5.531    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X201Y69        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y69        FDRE (Prop_fdre_C_Q)         0.223     5.754 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/Q
                         net (fo=4, routed)           0.555     6.309    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg_n_0
    SLICE_X201Y68        LUT3 (Prop_lut3_I2_O)        0.051     6.360 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.622     6.981    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X202Y69        LUT6 (Prop_lut6_I0_O)        0.136     7.117 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     7.117    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X202Y69        MUXF7 (Prop_muxf7_I0_O)      0.101     7.218 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.439     7.657    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X201Y70        LUT6 (Prop_lut6_I3_O)        0.123     7.780 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.282     8.063    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X202Y68        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.404    14.845    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X202Y68        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.664    15.509    
                         clock uncertainty           -0.035    15.474    
    SLICE_X202Y68        FDRE (Setup_fdre_C_CE)      -0.178    15.296    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  7.233    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.634ns (25.043%)  route 1.898ns (74.957%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.531ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.539     5.531    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X201Y69        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y69        FDRE (Prop_fdre_C_Q)         0.223     5.754 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/Q
                         net (fo=4, routed)           0.555     6.309    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg_n_0
    SLICE_X201Y68        LUT3 (Prop_lut3_I2_O)        0.051     6.360 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.622     6.981    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X202Y69        LUT6 (Prop_lut6_I0_O)        0.136     7.117 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     7.117    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X202Y69        MUXF7 (Prop_muxf7_I0_O)      0.101     7.218 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.439     7.657    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X201Y70        LUT6 (Prop_lut6_I3_O)        0.123     7.780 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.282     8.063    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X202Y68        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.404    14.845    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X202Y68        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                         clock pessimism              0.664    15.509    
                         clock uncertainty           -0.035    15.474    
    SLICE_X202Y68        FDRE (Setup_fdre_C_CE)      -0.178    15.296    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  7.233    

Slack (MET) :             7.239ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_2ms_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.541ns (21.843%)  route 1.936ns (78.157%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.533ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.541     5.533    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X191Y85        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_2ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y85        FDRE (Prop_fdre_C_Q)         0.223     5.756 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_2ms_reg/Q
                         net (fo=6, routed)           0.646     6.402    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/time_out_2ms_reg
    SLICE_X194Y83        LUT2 (Prop_lut2_I1_O)        0.043     6.445 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_13__0/O
                         net (fo=1, routed)           0.435     6.880    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_13__0_n_0
    SLICE_X191Y84        LUT6 (Prop_lut6_I0_O)        0.043     6.923 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_11__0/O
                         net (fo=1, routed)           0.000     6.923    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_11__0_n_0
    SLICE_X191Y84        MUXF7 (Prop_muxf7_I1_O)      0.108     7.031 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.473     7.504    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]_0
    SLICE_X190Y84        LUT5 (Prop_lut5_I4_O)        0.124     7.628 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.382     8.010    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X187Y86        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.405    14.846    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X187Y86        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.639    15.485    
                         clock uncertainty           -0.035    15.450    
    SLICE_X187Y86        FDRE (Setup_fdre_C_CE)      -0.201    15.249    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  7.239    

Slack (MET) :             7.267ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_2ms_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.541ns (21.882%)  route 1.931ns (78.118%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.533ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.541     5.533    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X191Y85        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_2ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y85        FDRE (Prop_fdre_C_Q)         0.223     5.756 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_2ms_reg/Q
                         net (fo=6, routed)           0.646     6.402    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/time_out_2ms_reg
    SLICE_X194Y83        LUT2 (Prop_lut2_I1_O)        0.043     6.445 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_13__0/O
                         net (fo=1, routed)           0.435     6.880    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_13__0_n_0
    SLICE_X191Y84        LUT6 (Prop_lut6_I0_O)        0.043     6.923 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_11__0/O
                         net (fo=1, routed)           0.000     6.923    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_11__0_n_0
    SLICE_X191Y84        MUXF7 (Prop_muxf7_I1_O)      0.108     7.031 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.473     7.504    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]_0
    SLICE_X190Y84        LUT5 (Prop_lut5_I4_O)        0.124     7.628 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.377     8.005    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X194Y85        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.406    14.847    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X194Y85        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.639    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X194Y85        FDRE (Setup_fdre_C_CE)      -0.178    15.273    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  7.267    

Slack (MET) :             7.267ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_2ms_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.541ns (21.882%)  route 1.931ns (78.118%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.533ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.541     5.533    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X191Y85        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_2ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y85        FDRE (Prop_fdre_C_Q)         0.223     5.756 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_2ms_reg/Q
                         net (fo=6, routed)           0.646     6.402    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/time_out_2ms_reg
    SLICE_X194Y83        LUT2 (Prop_lut2_I1_O)        0.043     6.445 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_13__0/O
                         net (fo=1, routed)           0.435     6.880    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_13__0_n_0
    SLICE_X191Y84        LUT6 (Prop_lut6_I0_O)        0.043     6.923 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_11__0/O
                         net (fo=1, routed)           0.000     6.923    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_11__0_n_0
    SLICE_X191Y84        MUXF7 (Prop_muxf7_I1_O)      0.108     7.031 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.473     7.504    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]_0
    SLICE_X190Y84        LUT5 (Prop_lut5_I4_O)        0.124     7.628 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.377     8.005    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X194Y85        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.406    14.847    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X194Y85        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism              0.639    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X194Y85        FDRE (Setup_fdre_C_CE)      -0.178    15.273    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  7.267    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.634ns (25.884%)  route 1.815ns (74.116%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.531ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.539     5.531    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X201Y69        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y69        FDRE (Prop_fdre_C_Q)         0.223     5.754 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg/Q
                         net (fo=4, routed)           0.555     6.309    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_tlock_max_reg_n_0
    SLICE_X201Y68        LUT3 (Prop_lut3_I2_O)        0.051     6.360 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.622     6.981    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X202Y69        LUT6 (Prop_lut6_I0_O)        0.136     7.117 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     7.117    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X202Y69        MUXF7 (Prop_muxf7_I0_O)      0.101     7.218 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.439     7.657    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X201Y70        LUT6 (Prop_lut6_I3_O)        0.123     7.780 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.200     7.980    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X202Y69        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.404    14.845    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X202Y69        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.664    15.509    
                         clock uncertainty           -0.035    15.474    
    SLICE_X202Y69        FDRE (Setup_fdre_C_CE)      -0.178    15.296    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.342ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_2ms_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.541ns (22.327%)  route 1.882ns (77.673%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.533ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.541     5.533    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X191Y85        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_2ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y85        FDRE (Prop_fdre_C_Q)         0.223     5.756 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_2ms_reg/Q
                         net (fo=6, routed)           0.646     6.402    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/time_out_2ms_reg
    SLICE_X194Y83        LUT2 (Prop_lut2_I1_O)        0.043     6.445 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_13__0/O
                         net (fo=1, routed)           0.435     6.880    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_13__0_n_0
    SLICE_X191Y84        LUT6 (Prop_lut6_I0_O)        0.043     6.923 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_11__0/O
                         net (fo=1, routed)           0.000     6.923    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_11__0_n_0
    SLICE_X191Y84        MUXF7 (Prop_muxf7_I1_O)      0.108     7.031 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.473     7.504    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]_0
    SLICE_X190Y84        LUT5 (Prop_lut5_I4_O)        0.124     7.628 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.328     7.956    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X190Y86        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.406    14.847    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X190Y86        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.664    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X190Y86        FDRE (Setup_fdre_C_CE)      -0.178    15.298    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  7.342    

Slack (MET) :             7.415ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.640ns (27.563%)  route 1.682ns (72.437%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.536ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.544     5.536    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X197Y64        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y64        FDRE (Prop_fdre_C_Q)         0.223     5.759 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_reg/Q
                         net (fo=6, routed)           0.601     6.360    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/time_out_2ms_reg
    SLICE_X200Y64        LUT2 (Prop_lut2_I1_O)        0.051     6.411 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_13/O
                         net (fo=1, routed)           0.440     6.851    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_13_n_0
    SLICE_X204Y64        LUT6 (Prop_lut6_I0_O)        0.134     6.985 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_11/O
                         net (fo=1, routed)           0.000     6.985    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_11_n_0
    SLICE_X204Y64        MUXF7 (Prop_muxf7_I1_O)      0.108     7.093 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state_reg[3]_i_5/O
                         net (fo=1, routed)           0.327     7.420    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]_0
    SLICE_X203Y65        LUT5 (Prop_lut5_I4_O)        0.124     7.544 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.314     7.858    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X198Y66        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.406    14.847    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X198Y66        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.639    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X198Y66        FDRE (Setup_fdre_C_CE)      -0.178    15.273    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  7.415    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.640ns (27.971%)  route 1.648ns (72.029%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.536ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.544     5.536    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X197Y64        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y64        FDRE (Prop_fdre_C_Q)         0.223     5.759 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_reg/Q
                         net (fo=6, routed)           0.601     6.360    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/time_out_2ms_reg
    SLICE_X200Y64        LUT2 (Prop_lut2_I1_O)        0.051     6.411 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_13/O
                         net (fo=1, routed)           0.440     6.851    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_13_n_0
    SLICE_X204Y64        LUT6 (Prop_lut6_I0_O)        0.134     6.985 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_11/O
                         net (fo=1, routed)           0.000     6.985    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_11_n_0
    SLICE_X204Y64        MUXF7 (Prop_muxf7_I1_O)      0.108     7.093 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state_reg[3]_i_5/O
                         net (fo=1, routed)           0.327     7.420    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]_0
    SLICE_X203Y65        LUT5 (Prop_lut5_I4_O)        0.124     7.544 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.280     7.824    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X200Y64        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.408    14.849    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X200Y64        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.639    15.488    
                         clock uncertainty           -0.035    15.453    
    SLICE_X200Y64        FDRE (Setup_fdre_C_CE)      -0.178    15.275    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                  7.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.168%)  route 0.071ns (35.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.679     2.727    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X203Y77        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y77        FDRE (Prop_fdre_C_Q)         0.100     2.827 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/Q
                         net (fo=4, routed)           0.071     2.899    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg_n_0
    SLICE_X202Y77        LUT6 (Prop_lut6_I3_O)        0.028     2.927 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.927    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state[0]_i_1__0_n_0
    SLICE_X202Y77        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.900     3.389    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X202Y77        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism             -0.651     2.738    
    SLICE_X202Y77        FDRE (Hold_fdre_C_D)         0.087     2.825    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.392ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.683     2.731    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y69        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y69        FDRE (Prop_fdre_C_Q)         0.100     2.831 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.886    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync1
    SLICE_X205Y69        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.903     3.392    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y69        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.661     2.731    
    SLICE_X205Y69        FDRE (Hold_fdre_C_D)         0.047     2.778    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.686     2.734    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y66        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y66        FDRE (Prop_fdre_C_Q)         0.100     2.834 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.889    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync1
    SLICE_X205Y66        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.906     3.395    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y66        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2/C
                         clock pessimism             -0.661     2.734    
    SLICE_X205Y66        FDRE (Hold_fdre_C_D)         0.047     2.781    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.781    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.681     2.729    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y71        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y71        FDRE (Prop_fdre_C_Q)         0.100     2.829 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.884    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync1
    SLICE_X205Y71        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.901     3.390    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y71        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2/C
                         clock pessimism             -0.661     2.729    
    SLICE_X205Y71        FDRE (Hold_fdre_C_D)         0.047     2.776    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.678     2.726    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X203Y76        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y76        FDRE (Prop_fdre_C_Q)         0.100     2.826 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.881    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X203Y76        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.898     3.387    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X203Y76        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.661     2.726    
    SLICE_X203Y76        FDRE (Hold_fdre_C_D)         0.047     2.773    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.684     2.732    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X195Y63        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y63        FDRE (Prop_fdre_C_Q)         0.100     2.832 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.887    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X195Y63        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.906     3.395    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X195Y63        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.663     2.732    
    SLICE_X195Y63        FDRE (Hold_fdre_C_D)         0.047     2.779    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.779    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.684     2.732    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X195Y64        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y64        FDRE (Prop_fdre_C_Q)         0.100     2.832 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.887    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X195Y64        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.906     3.395    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X195Y64        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.663     2.732    
    SLICE_X195Y64        FDRE (Hold_fdre_C_D)         0.047     2.779    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.779    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.679     2.727    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y73        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y73        FDRE (Prop_fdre_C_Q)         0.100     2.827 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.882    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync1
    SLICE_X205Y73        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.898     3.387    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y73        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.660     2.727    
    SLICE_X205Y73        FDRE (Hold_fdre_C_D)         0.047     2.774    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.685     2.733    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X203Y66        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y66        FDRE (Prop_fdre_C_Q)         0.100     2.833 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.888    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X203Y66        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.906     3.395    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X203Y66        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.662     2.733    
    SLICE_X203Y66        FDRE (Hold_fdre_C_D)         0.047     2.780    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.780    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.680     2.728    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X201Y71        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y71        FDRE (Prop_fdre_C_Q)         0.100     2.828 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.883    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X201Y71        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.901     3.390    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X201Y71        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.662     2.728    
    SLICE_X201Y71        FDRE (Hold_fdre_C_D)         0.047     2.775    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drpclk_in_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DRPCLK_IN }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y5  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y6  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK  n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y1   gtx3g_support_i/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                       n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1       DRP_CLK_BUFG/I
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X193Y63       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[1]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X193Y63       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[3]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X204Y67       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[7]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X204Y67       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[8]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X194Y63       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[7]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X205Y69       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X193Y63       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X193Y63       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X194Y63       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X186Y88       gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/mmcm_lock_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X186Y88       gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/mmcm_lock_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X186Y87       gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/mmcm_lock_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X195Y63       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X195Y63       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X195Y63       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X195Y64       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
High Pulse Width  Fast    FDSE/C                       n/a            0.350         5.000       4.650      SLICE_X192Y84       gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[5]/C
High Pulse Width  Fast    FDSE/C                       n/a            0.350         5.000       4.650      SLICE_X192Y84       gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[6]/C
High Pulse Width  Fast    FDSE/C                       n/a            0.350         5.000       4.650      SLICE_X192Y84       gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[7]/C
High Pulse Width  Fast    FDSE/C                       n/a            0.350         5.000       4.650      SLICE_X200Y66       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X202Y66       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/rxresetdone_s3_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X205Y66       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X205Y66       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X205Y66       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X202Y66       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X202Y66       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C



---------------------------------------------------------------------------------------------------
From Clock:  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  To Clock:  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 gt0_frame_check/pattern_check_en_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.302ns (5.543%)  route 5.146ns (94.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns = ( 9.650 - 6.667 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.541     2.932    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X190Y64        FDRE                                         r  gt0_frame_check/pattern_check_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y64        FDRE (Prop_fdre_C_Q)         0.259     3.191 r  gt0_frame_check/pattern_check_en_reg/Q
                         net (fo=5, routed)           4.711     7.902    gt0_frame_check/pattern_check_en
    SLICE_X213Y312       LUT5 (Prop_lut5_I4_O)        0.043     7.945 r  gt0_frame_check/data_word_cnt[0]_i_1/O
                         net (fo=32, routed)          0.435     8.380    gt0_frame_check/data_word_cnt
    SLICE_X212Y316       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.666     9.650    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y316       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[24]/C
                         clock pessimism              0.074     9.724    
                         clock uncertainty           -0.035     9.689    
    SLICE_X212Y316       FDRE (Setup_fdre_C_CE)      -0.178     9.511    gt0_frame_check/data_word_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          9.511    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 gt0_frame_check/pattern_check_en_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.302ns (5.543%)  route 5.146ns (94.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns = ( 9.650 - 6.667 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.541     2.932    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X190Y64        FDRE                                         r  gt0_frame_check/pattern_check_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y64        FDRE (Prop_fdre_C_Q)         0.259     3.191 r  gt0_frame_check/pattern_check_en_reg/Q
                         net (fo=5, routed)           4.711     7.902    gt0_frame_check/pattern_check_en
    SLICE_X213Y312       LUT5 (Prop_lut5_I4_O)        0.043     7.945 r  gt0_frame_check/data_word_cnt[0]_i_1/O
                         net (fo=32, routed)          0.435     8.380    gt0_frame_check/data_word_cnt
    SLICE_X212Y316       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.666     9.650    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y316       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[25]/C
                         clock pessimism              0.074     9.724    
                         clock uncertainty           -0.035     9.689    
    SLICE_X212Y316       FDRE (Setup_fdre_C_CE)      -0.178     9.511    gt0_frame_check/data_word_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          9.511    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 gt0_frame_check/pattern_check_en_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.302ns (5.543%)  route 5.146ns (94.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns = ( 9.650 - 6.667 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.541     2.932    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X190Y64        FDRE                                         r  gt0_frame_check/pattern_check_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y64        FDRE (Prop_fdre_C_Q)         0.259     3.191 r  gt0_frame_check/pattern_check_en_reg/Q
                         net (fo=5, routed)           4.711     7.902    gt0_frame_check/pattern_check_en
    SLICE_X213Y312       LUT5 (Prop_lut5_I4_O)        0.043     7.945 r  gt0_frame_check/data_word_cnt[0]_i_1/O
                         net (fo=32, routed)          0.435     8.380    gt0_frame_check/data_word_cnt
    SLICE_X212Y316       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.666     9.650    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y316       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[26]/C
                         clock pessimism              0.074     9.724    
                         clock uncertainty           -0.035     9.689    
    SLICE_X212Y316       FDRE (Setup_fdre_C_CE)      -0.178     9.511    gt0_frame_check/data_word_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          9.511    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 gt0_frame_check/pattern_check_en_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.302ns (5.543%)  route 5.146ns (94.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns = ( 9.650 - 6.667 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.541     2.932    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X190Y64        FDRE                                         r  gt0_frame_check/pattern_check_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y64        FDRE (Prop_fdre_C_Q)         0.259     3.191 r  gt0_frame_check/pattern_check_en_reg/Q
                         net (fo=5, routed)           4.711     7.902    gt0_frame_check/pattern_check_en
    SLICE_X213Y312       LUT5 (Prop_lut5_I4_O)        0.043     7.945 r  gt0_frame_check/data_word_cnt[0]_i_1/O
                         net (fo=32, routed)          0.435     8.380    gt0_frame_check/data_word_cnt
    SLICE_X212Y316       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.666     9.650    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y316       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[27]/C
                         clock pessimism              0.074     9.724    
                         clock uncertainty           -0.035     9.689    
    SLICE_X212Y316       FDRE (Setup_fdre_C_CE)      -0.178     9.511    gt0_frame_check/data_word_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          9.511    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 gt0_frame_check/pattern_check_en_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 0.302ns (5.573%)  route 5.117ns (94.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.984ns = ( 9.651 - 6.667 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.541     2.932    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X190Y64        FDRE                                         r  gt0_frame_check/pattern_check_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y64        FDRE (Prop_fdre_C_Q)         0.259     3.191 r  gt0_frame_check/pattern_check_en_reg/Q
                         net (fo=5, routed)           4.711     7.902    gt0_frame_check/pattern_check_en
    SLICE_X213Y312       LUT5 (Prop_lut5_I4_O)        0.043     7.945 r  gt0_frame_check/data_word_cnt[0]_i_1/O
                         net (fo=32, routed)          0.406     8.351    gt0_frame_check/data_word_cnt
    SLICE_X212Y315       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.667     9.651    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y315       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[20]/C
                         clock pessimism              0.074     9.725    
                         clock uncertainty           -0.035     9.690    
    SLICE_X212Y315       FDRE (Setup_fdre_C_CE)      -0.178     9.512    gt0_frame_check/data_word_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 gt0_frame_check/pattern_check_en_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 0.302ns (5.573%)  route 5.117ns (94.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.984ns = ( 9.651 - 6.667 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.541     2.932    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X190Y64        FDRE                                         r  gt0_frame_check/pattern_check_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y64        FDRE (Prop_fdre_C_Q)         0.259     3.191 r  gt0_frame_check/pattern_check_en_reg/Q
                         net (fo=5, routed)           4.711     7.902    gt0_frame_check/pattern_check_en
    SLICE_X213Y312       LUT5 (Prop_lut5_I4_O)        0.043     7.945 r  gt0_frame_check/data_word_cnt[0]_i_1/O
                         net (fo=32, routed)          0.406     8.351    gt0_frame_check/data_word_cnt
    SLICE_X212Y315       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.667     9.651    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y315       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[21]/C
                         clock pessimism              0.074     9.725    
                         clock uncertainty           -0.035     9.690    
    SLICE_X212Y315       FDRE (Setup_fdre_C_CE)      -0.178     9.512    gt0_frame_check/data_word_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 gt0_frame_check/pattern_check_en_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 0.302ns (5.573%)  route 5.117ns (94.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.984ns = ( 9.651 - 6.667 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.541     2.932    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X190Y64        FDRE                                         r  gt0_frame_check/pattern_check_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y64        FDRE (Prop_fdre_C_Q)         0.259     3.191 r  gt0_frame_check/pattern_check_en_reg/Q
                         net (fo=5, routed)           4.711     7.902    gt0_frame_check/pattern_check_en
    SLICE_X213Y312       LUT5 (Prop_lut5_I4_O)        0.043     7.945 r  gt0_frame_check/data_word_cnt[0]_i_1/O
                         net (fo=32, routed)          0.406     8.351    gt0_frame_check/data_word_cnt
    SLICE_X212Y315       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.667     9.651    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y315       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[22]/C
                         clock pessimism              0.074     9.725    
                         clock uncertainty           -0.035     9.690    
    SLICE_X212Y315       FDRE (Setup_fdre_C_CE)      -0.178     9.512    gt0_frame_check/data_word_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 gt0_frame_check/pattern_check_en_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 0.302ns (5.573%)  route 5.117ns (94.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.984ns = ( 9.651 - 6.667 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.541     2.932    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X190Y64        FDRE                                         r  gt0_frame_check/pattern_check_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y64        FDRE (Prop_fdre_C_Q)         0.259     3.191 r  gt0_frame_check/pattern_check_en_reg/Q
                         net (fo=5, routed)           4.711     7.902    gt0_frame_check/pattern_check_en
    SLICE_X213Y312       LUT5 (Prop_lut5_I4_O)        0.043     7.945 r  gt0_frame_check/data_word_cnt[0]_i_1/O
                         net (fo=32, routed)          0.406     8.351    gt0_frame_check/data_word_cnt
    SLICE_X212Y315       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.667     9.651    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y315       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[23]/C
                         clock pessimism              0.074     9.725    
                         clock uncertainty           -0.035     9.690    
    SLICE_X212Y315       FDRE (Setup_fdre_C_CE)      -0.178     9.512    gt0_frame_check/data_word_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 gt0_frame_check/pattern_check_en_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.302ns (5.583%)  route 5.107ns (94.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns = ( 9.652 - 6.667 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.541     2.932    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X190Y64        FDRE                                         r  gt0_frame_check/pattern_check_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y64        FDRE (Prop_fdre_C_Q)         0.259     3.191 r  gt0_frame_check/pattern_check_en_reg/Q
                         net (fo=5, routed)           4.711     7.902    gt0_frame_check/pattern_check_en
    SLICE_X213Y312       LUT5 (Prop_lut5_I4_O)        0.043     7.945 r  gt0_frame_check/data_word_cnt[0]_i_1/O
                         net (fo=32, routed)          0.396     8.341    gt0_frame_check/data_word_cnt
    SLICE_X212Y314       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.668     9.652    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y314       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[16]/C
                         clock pessimism              0.074     9.726    
                         clock uncertainty           -0.035     9.691    
    SLICE_X212Y314       FDRE (Setup_fdre_C_CE)      -0.178     9.513    gt0_frame_check/data_word_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.513    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 gt0_frame_check/pattern_check_en_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.302ns (5.583%)  route 5.107ns (94.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns = ( 9.652 - 6.667 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.541     2.932    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X190Y64        FDRE                                         r  gt0_frame_check/pattern_check_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y64        FDRE (Prop_fdre_C_Q)         0.259     3.191 r  gt0_frame_check/pattern_check_en_reg/Q
                         net (fo=5, routed)           4.711     7.902    gt0_frame_check/pattern_check_en
    SLICE_X213Y312       LUT5 (Prop_lut5_I4_O)        0.043     7.945 r  gt0_frame_check/data_word_cnt[0]_i_1/O
                         net (fo=32, routed)          0.396     8.341    gt0_frame_check/data_word_cnt
    SLICE_X212Y314       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.668     9.652    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y314       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[17]/C
                         clock pessimism              0.074     9.726    
                         clock uncertainty           -0.035     9.691    
    SLICE_X212Y314       FDRE (Setup_fdre_C_CE)      -0.178     9.513    gt0_frame_check/data_word_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.513    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  1.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 gt0_frame_check/rx_fifo_in_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.202%)  route 0.149ns (55.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.683     1.283    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X190Y65        FDRE                                         r  gt0_frame_check/rx_fifo_in_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y65        FDRE (Prop_fdre_C_Q)         0.118     1.401 r  gt0_frame_check/rx_fifo_in_reg_reg[14]/Q
                         net (fo=3, routed)           0.149     1.550    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X9Y26         RAMB18E1                                     r  gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.932     1.577    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X9Y26         RAMB18E1                                     r  gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.233     1.344    
    RAMB18_X9Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     1.499    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 gt0_frame_check/rx_fifo_in_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (35.937%)  route 0.162ns (64.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.681     1.281    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X188Y67        FDRE                                         r  gt0_frame_check/rx_fifo_in_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y67        FDRE (Prop_fdre_C_Q)         0.091     1.372 r  gt0_frame_check/rx_fifo_in_reg_reg[3]/Q
                         net (fo=3, routed)           0.162     1.534    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X9Y26         RAMB18E1                                     r  gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.932     1.577    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X9Y26         RAMB18E1                                     r  gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.233     1.344    
    RAMB18_X9Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.119     1.463    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.274%)  route 0.107ns (51.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.679     1.279    gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/GT0_TXUSRCLK_OUT
    SLICE_X189Y80        FDRE                                         r  gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y80        FDRE (Prop_fdre_C_Q)         0.100     1.379 r  gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[17]/Q
                         net (fo=2, routed)           0.107     1.486    gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg[17]
    SLICE_X186Y80        SRL16E                                       r  gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.899     1.544    gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/GT0_TXUSRCLK_OUT
    SLICE_X186Y80        SRL16E                                       r  gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11/CLK
                         clock pessimism             -0.233     1.311    
    SLICE_X186Y80        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.410    gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 gt0_frame_check/pattern_gen_inst_2/prbs23_gen_inst1/prbs23_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/pattern_gen_inst_2/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_21/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.794%)  route 0.114ns (53.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.676     1.276    gt0_frame_check/pattern_gen_inst_2/prbs23_gen_inst1/GT0_TXUSRCLK_OUT
    SLICE_X189Y72        FDRE                                         r  gt0_frame_check/pattern_gen_inst_2/prbs23_gen_inst1/prbs23_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y72        FDRE (Prop_fdre_C_Q)         0.100     1.376 r  gt0_frame_check/pattern_gen_inst_2/prbs23_gen_inst1/prbs23_reg_reg[17]/Q
                         net (fo=2, routed)           0.114     1.490    gt0_frame_check/pattern_gen_inst_2/prbs23_gen_inst1/prbs23_reg[17]
    SLICE_X186Y72        SRL16E                                       r  gt0_frame_check/pattern_gen_inst_2/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_21/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.896     1.541    gt0_frame_check/pattern_gen_inst_2/prbs23_gen_inst1/GT0_TXUSRCLK_OUT
    SLICE_X186Y72        SRL16E                                       r  gt0_frame_check/pattern_gen_inst_2/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_21/CLK
                         clock pessimism             -0.233     1.308    
    SLICE_X186Y72        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.407    gt0_frame_check/pattern_gen_inst_2/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_21
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 gt0_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.688     1.288    gt0_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/GT0_TXUSRCLK_OUT
    SLICE_X195Y54        FDRE                                         r  gt0_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y54        FDRE (Prop_fdre_C_Q)         0.100     1.388 r  gt0_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[30]/Q
                         net (fo=1, routed)           0.056     1.444    gt0_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg[30]
    SLICE_X194Y54        LUT2 (Prop_lut2_I0_O)        0.028     1.472 r  gt0_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.472    gt0_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg[0]_i_1__1_n_0
    SLICE_X194Y54        FDSE                                         r  gt0_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.911     1.556    gt0_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/GT0_TXUSRCLK_OUT
    SLICE_X194Y54        FDSE                                         r  gt0_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[0]/C
                         clock pessimism             -0.257     1.299    
    SLICE_X194Y54        FDSE (Hold_fdse_C_D)         0.087     1.386    gt0_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 gt0_frame_check/rx_data_r3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/rx_data_r5_reg[3]_srl2___gt0_frame_check_rx_data_r4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.993%)  route 0.113ns (53.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.681     1.281    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X192Y68        FDRE                                         r  gt0_frame_check/rx_data_r3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y68        FDRE (Prop_fdre_C_Q)         0.100     1.381 r  gt0_frame_check/rx_data_r3_reg[3]/Q
                         net (fo=2, routed)           0.113     1.494    gt0_frame_check/rx_data_r3[3]
    SLICE_X190Y68        SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[3]_srl2___gt0_frame_check_rx_data_r4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.901     1.546    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X190Y68        SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[3]_srl2___gt0_frame_check_rx_data_r4_reg_r/CLK
                         clock pessimism             -0.233     1.313    
    SLICE_X190Y68        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.408    gt0_frame_check/rx_data_r5_reg[3]_srl2___gt0_frame_check_rx_data_r4_reg_r
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 gt0_frame_check/rx_data_r3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/rx_data_r5_reg[0]_srl2___gt0_frame_check_rx_data_r4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.557%)  route 0.115ns (53.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.681     1.281    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X192Y68        FDRE                                         r  gt0_frame_check/rx_data_r3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y68        FDRE (Prop_fdre_C_Q)         0.100     1.381 r  gt0_frame_check/rx_data_r3_reg[0]/Q
                         net (fo=2, routed)           0.115     1.496    gt0_frame_check/rx_data_r3[0]
    SLICE_X190Y68        SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[0]_srl2___gt0_frame_check_rx_data_r4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.901     1.546    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X190Y68        SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[0]_srl2___gt0_frame_check_rx_data_r4_reg_r/CLK
                         clock pessimism             -0.233     1.313    
    SLICE_X190Y68        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.405    gt0_frame_check/rx_data_r5_reg[0]_srl2___gt0_frame_check_rx_data_r4_reg_r
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.678%)  route 0.062ns (38.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.679     1.279    gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/GT0_TXUSRCLK_OUT
    SLICE_X191Y80        FDRE                                         r  gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y80        FDRE (Prop_fdre_C_Q)         0.100     1.379 r  gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[14]/Q
                         net (fo=2, routed)           0.062     1.441    gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/Q[14]
    SLICE_X190Y80        FDRE                                         r  gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.900     1.545    gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/GT0_TXUSRCLK_OUT
    SLICE_X190Y80        FDRE                                         r  gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[15]/C
                         clock pessimism             -0.255     1.290    
    SLICE_X190Y80        FDRE (Hold_fdre_C_D)         0.059     1.349    gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 gt0_frame_check/rx_fifo_in_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.107ns (41.662%)  route 0.150ns (58.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.682     1.282    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X186Y64        FDRE                                         r  gt0_frame_check/rx_fifo_in_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y64        FDRE (Prop_fdre_C_Q)         0.107     1.389 r  gt0_frame_check/rx_fifo_in_reg_reg[9]/Q
                         net (fo=3, routed)           0.150     1.539    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[9]
    RAMB18_X9Y26         RAMB18E1                                     r  gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.932     1.577    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X9Y26         RAMB18E1                                     r  gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.254     1.323    
    RAMB18_X9Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.119     1.442    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 gt0_frame_check/rx_fifo_in_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.118ns (37.059%)  route 0.200ns (62.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.683     1.283    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X190Y65        FDRE                                         r  gt0_frame_check/rx_fifo_in_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y65        FDRE (Prop_fdre_C_Q)         0.118     1.401 r  gt0_frame_check/rx_fifo_in_reg_reg[12]/Q
                         net (fo=3, routed)           0.200     1.601    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X9Y26         RAMB18E1                                     r  gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.932     1.577    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X9Y26         RAMB18E1                                     r  gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.233     1.344    
    RAMB18_X9Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.499    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y5  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y5  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y5  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y5  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y6  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y6  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y6  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y6  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         6.667       4.243      GTXE2_CHANNEL_X0Y5  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            2.095         6.667       4.572      RAMB18_X9Y26        gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X196Y52       gt0_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X186Y72       gt0_frame_check/pattern_gen_inst_2/prbs20_gen_inst1/prbs20_reg_reg[17]_srl2___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_20/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X186Y72       gt0_frame_check/pattern_gen_inst_2/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_21/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X186Y72       gt0_frame_check/pattern_gen_inst_2/prbs31_gen_inst1/prbs31_reg_reg[25]_srl10___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_28/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X186Y80       gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[17]_srl2___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_10/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X186Y80       gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[17]_srl2___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_10/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X186Y80       gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X186Y80       gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X186Y80       gt1_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[25]_srl10___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_18/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X186Y80       gt1_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[25]_srl10___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_18/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X196Y52       gt0_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X186Y80       gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[17]_srl2___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_10/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X186Y80       gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[17]_srl2___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_10/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y85       gt1_frame_check/rx_data_r5_reg[0]_srl2___gt1_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X186Y80       gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X186Y80       gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y85       gt1_frame_check/rx_data_r5_reg[10]_srl3___gt1_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y85       gt1_frame_check/rx_data_r5_reg[11]_srl3___gt1_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y85       gt1_frame_check/rx_data_r5_reg[12]_srl3___gt1_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X202Y85       gt1_frame_check/rx_data_r5_reg[13]_srl3___gt1_frame_check_rx_data_r5_reg_r/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  To Clock:  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 1.052ns (48.397%)  route 1.122ns (51.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 9.389 - 6.667 ) 
    Source Clock Delay      (SCD):    3.102ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.711     3.102    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.111 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.805     4.916    gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X202Y67        LUT1 (Prop_lut1_I0_O)        0.043     4.959 f  gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.317     5.276    gtx3g_support_i_n_43
    SLICE_X202Y67        FDCE                                         f  gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.405     9.389    USER_CLK_OBUF
    SLICE_X202Y67        FDCE                                         r  gt0_rxresetdone_r3_reg/C
                         clock pessimism              0.162     9.551    
                         clock uncertainty           -0.035     9.516    
    SLICE_X202Y67        FDCE (Recov_fdce_C_CLR)     -0.187     9.329    gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                          9.329    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 1.052ns (48.397%)  route 1.122ns (51.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 9.389 - 6.667 ) 
    Source Clock Delay      (SCD):    3.102ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.711     3.102    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.111 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.805     4.916    gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X202Y67        LUT1 (Prop_lut1_I0_O)        0.043     4.959 f  gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.317     5.276    gtx3g_support_i_n_43
    SLICE_X202Y67        FDCE                                         f  gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.405     9.389    USER_CLK_OBUF
    SLICE_X202Y67        FDCE                                         r  gt0_rxresetdone_r_reg/C
                         clock pessimism              0.162     9.551    
                         clock uncertainty           -0.035     9.516    
    SLICE_X202Y67        FDCE (Recov_fdce_C_CLR)     -0.187     9.329    gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          9.329    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 1.052ns (48.397%)  route 1.122ns (51.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 9.389 - 6.667 ) 
    Source Clock Delay      (SCD):    3.102ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.711     3.102    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.111 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.805     4.916    gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X202Y67        LUT1 (Prop_lut1_I0_O)        0.043     4.959 f  gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.317     5.276    gtx3g_support_i_n_43
    SLICE_X202Y67        FDCE                                         f  gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.405     9.389    USER_CLK_OBUF
    SLICE_X202Y67        FDCE                                         r  gt0_rxresetdone_r2_reg/C
                         clock pessimism              0.162     9.551    
                         clock uncertainty           -0.035     9.516    
    SLICE_X202Y67        FDCE (Recov_fdce_C_CLR)     -0.154     9.362    gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.362    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 1.052ns (52.717%)  route 0.944ns (47.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 9.393 - 6.667 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.715     3.106    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.115 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.564     4.679    gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X198Y87        LUT1 (Prop_lut1_I0_O)        0.043     4.722 f  gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.380     5.102    gtx3g_support_i_n_44
    SLICE_X198Y87        FDCE                                         f  gt1_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.409     9.393    USER_CLK_OBUF
    SLICE_X198Y87        FDCE                                         r  gt1_rxresetdone_r3_reg/C
                         clock pessimism              0.162     9.555    
                         clock uncertainty           -0.035     9.520    
    SLICE_X198Y87        FDCE (Recov_fdce_C_CLR)     -0.187     9.333    gt1_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                          9.333    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 1.052ns (52.717%)  route 0.944ns (47.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 9.393 - 6.667 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.715     3.106    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.115 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.564     4.679    gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X198Y87        LUT1 (Prop_lut1_I0_O)        0.043     4.722 f  gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.380     5.102    gtx3g_support_i_n_44
    SLICE_X198Y87        FDCE                                         f  gt1_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.409     9.393    USER_CLK_OBUF
    SLICE_X198Y87        FDCE                                         r  gt1_rxresetdone_r2_reg/C
                         clock pessimism              0.162     9.555    
                         clock uncertainty           -0.035     9.520    
    SLICE_X198Y87        FDCE (Recov_fdce_C_CLR)     -0.154     9.366    gt1_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 1.052ns (52.717%)  route 0.944ns (47.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 9.393 - 6.667 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.715     3.106    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.115 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.564     4.679    gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X198Y87        LUT1 (Prop_lut1_I0_O)        0.043     4.722 f  gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.380     5.102    gtx3g_support_i_n_44
    SLICE_X198Y87        FDCE                                         f  gt1_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        1.409     9.393    USER_CLK_OBUF
    SLICE_X198Y87        FDCE                                         r  gt1_rxresetdone_r_reg/C
                         clock pessimism              0.162     9.555    
                         clock uncertainty           -0.035     9.520    
    SLICE_X198Y87        FDCE (Recov_fdce_C_CLR)     -0.154     9.366    gt1_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  4.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.273ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.631ns (58.127%)  route 0.455ns (41.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.858     1.458    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.061 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.282     2.343    gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X198Y87        LUT1 (Prop_lut1_I0_O)        0.028     2.371 f  gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.173     2.544    gtx3g_support_i_n_44
    SLICE_X198Y87        FDCE                                         f  gt1_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.909     1.554    USER_CLK_OBUF
    SLICE_X198Y87        FDCE                                         r  gt1_rxresetdone_r2_reg/C
                         clock pessimism             -0.233     1.321    
    SLICE_X198Y87        FDCE (Remov_fdce_C_CLR)     -0.050     1.271    gt1_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_rxresetdone_r3_reg/CLR
                            (removal check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.631ns (58.127%)  route 0.455ns (41.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.858     1.458    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.061 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.282     2.343    gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X198Y87        LUT1 (Prop_lut1_I0_O)        0.028     2.371 f  gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.173     2.544    gtx3g_support_i_n_44
    SLICE_X198Y87        FDCE                                         f  gt1_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.909     1.554    USER_CLK_OBUF
    SLICE_X198Y87        FDCE                                         r  gt1_rxresetdone_r3_reg/C
                         clock pessimism             -0.233     1.321    
    SLICE_X198Y87        FDCE (Remov_fdce_C_CLR)     -0.050     1.271    gt1_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.631ns (58.127%)  route 0.455ns (41.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.858     1.458    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.061 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.282     2.343    gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X198Y87        LUT1 (Prop_lut1_I0_O)        0.028     2.371 f  gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.173     2.544    gtx3g_support_i_n_44
    SLICE_X198Y87        FDCE                                         f  gt1_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.909     1.554    USER_CLK_OBUF
    SLICE_X198Y87        FDCE                                         r  gt1_rxresetdone_r_reg/C
                         clock pessimism             -0.233     1.321    
    SLICE_X198Y87        FDCE (Remov_fdce_C_CLR)     -0.050     1.271    gt1_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.373ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.631ns (53.262%)  route 0.554ns (46.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.855     1.455    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.058 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.411     2.469    gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X202Y67        LUT1 (Prop_lut1_I0_O)        0.028     2.497 f  gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.143     2.640    gtx3g_support_i_n_43
    SLICE_X202Y67        FDCE                                         f  gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.905     1.550    USER_CLK_OBUF
    SLICE_X202Y67        FDCE                                         r  gt0_rxresetdone_r2_reg/C
                         clock pessimism             -0.233     1.317    
    SLICE_X202Y67        FDCE (Remov_fdce_C_CLR)     -0.050     1.267    gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.373ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_rxresetdone_r3_reg/CLR
                            (removal check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.631ns (53.262%)  route 0.554ns (46.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.855     1.455    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.058 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.411     2.469    gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X202Y67        LUT1 (Prop_lut1_I0_O)        0.028     2.497 f  gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.143     2.640    gtx3g_support_i_n_43
    SLICE_X202Y67        FDCE                                         f  gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.905     1.550    USER_CLK_OBUF
    SLICE_X202Y67        FDCE                                         r  gt0_rxresetdone_r3_reg/C
                         clock pessimism             -0.233     1.317    
    SLICE_X202Y67        FDCE (Remov_fdce_C_CLR)     -0.050     1.267    gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.373ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.631ns (53.262%)  route 0.554ns (46.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.855     1.455    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.058 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.411     2.469    gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X202Y67        LUT1 (Prop_lut1_I0_O)        0.028     2.497 f  gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.143     2.640    gtx3g_support_i_n_43
    SLICE_X202Y67        FDCE                                         f  gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1463, routed)        0.905     1.550    USER_CLK_OBUF
    SLICE_X202Y67        FDCE                                         r  gt0_rxresetdone_r_reg/C
                         clock pessimism             -0.233     1.317    
    SLICE_X202Y67        FDCE (Remov_fdce_C_CLR)     -0.050     1.267    gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  1.373    





