;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 12, #8
	ADD 100, 90
	ADD 100, 90
	SUB 1, 2
	SUB 1, 2
	ADD -12, 10
	SPL <127, 100
	SUB -9, <-420
	SPL <120, 6
	SUB @12, 8
	SUB @127, -106
	SUB @12, 8
	DJN -1, @-20
	SUB 1, <-1
	DJN -1, @-20
	MOV -9, <420
	SUB <0, @102
	SUB <0, @102
	SUB <0, @102
	CMP -7, <-420
	DJN -1, @-20
	SLT -31, <-25
	SLT -31, <-25
	JMP 712, <12
	ADD 270, 60
	SUB 0, @0
	SUB 0, @0
	SUB @121, 106
	SUB 100, 90
	SUB @0, @2
	SUB 712, @12
	SUB 712, @12
	SUB @127, 106
	SUB @127, 120
	JMP 1, @-1
	SUB #92, @200
	ADD 270, 63
	CMP 210, 6
	SUB 12, @102
	ADD 270, 60
	JMP <-7, @-20
	CMP -7, <-420
	CMP -7, <-420
	MOV -7, <-20
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
