dma_data_direction	,	V_52
chip_select	,	V_84
tx_dma	,	V_91
spin_lock_init	,	F_64
dma_addr_t	,	T_4
"Message with t-&gt;cs_change has been skipped\n"	,	L_6
prev	,	V_88
BM_SSP_CTRL0_WAIT_FOR_IRQ	,	V_42
"Rx "	,	L_9
stmp3xxx_dma_release	,	F_76
BM_SSP_CTRL0_RUN	,	V_75
platform_driver_unregister	,	F_88
stmp_spi_suspend	,	F_83
dev	,	V_24
len	,	V_45
stmp3xxx_request_pin_group	,	F_2
spi_unregister_master	,	F_82
spi_message	,	V_81
DMA_FROM_DEVICE	,	V_55
out_release_hw	,	V_133
__devinit	,	T_6
request_irq	,	F_72
SPI_MASTER_HALF_DUPLEX	,	V_117
c0	,	V_49
c1	,	V_109
rx_dma	,	V_94
stmp_spi_driver	,	V_140
"Rx: %d bytes\n"	,	L_10
destroy_workqueue	,	F_77
SPI_CPOL	,	V_33
spi_master_get_devdata	,	F_15
EINPROGRESS	,	V_104
"max possible speed %d = %ld/%d kHz\n"	,	L_14
__devexit	,	T_7
BF	,	F_20
free_irq	,	F_74
APBH_CHn_CMD_XFER_COUNT	,	V_64
"request_irq failed, %d\n"	,	L_15
list_del_init	,	F_49
"%s, unsupported bits_per_word=%d\n"	,	L_3
stmp_spi_init_hw	,	F_1
min	,	F_16
stmp_spi_exit	,	F_87
num_chipselect	,	V_131
stmp_spi_handle	,	F_44
out_free_dma_desc	,	V_132
stmp_spi	,	V_1
ss	,	V_2
INIT_WORK	,	F_62
st	,	V_110
stmp3xxx_dma_clear_interrupt	,	F_25
u8	,	T_1
d	,	V_61
stmp_spi_init	,	F_85
stmp3xxx_dma_allocate_command	,	F_68
irq	,	V_106
regs	,	V_10
out_free_irq	,	V_135
spi_device	,	V_12
m	,	V_82
stmp_spi_enable	,	F_33
cs	,	V_40
buf	,	V_43
r	,	V_114
t	,	V_15
w	,	V_97
platform_device	,	V_111
tx_buf	,	V_90
BM_APBH_CHn_CMD_IRQONCMPLT	,	V_67
stmp_spi_transfer	,	F_51
"PIO"	,	L_19
dev_dbg	,	F_18
spi_buf_dma	,	V_50
dir	,	V_53
stmp3xxx_setl	,	F_34
SSP_CTRL1_SSP_MODE	,	V_30
busy_wait	,	F_30
INIT_LIST_HEAD	,	F_63
max_speed_hz	,	V_22
"clock rate forced to %d\n"	,	L_13
"DMA"	,	L_20
out0	,	V_116
BM_SSP_CTRL1_POLARITY	,	V_34
platform_get_irq	,	F_66
last	,	V_47
ioremap	,	F_60
clk_get_rate	,	F_71
"at (mapped) 0x%08X, irq=%d, bus %d, %s mode\n"	,	L_18
buf_ptr	,	V_72
ETIMEDOUT	,	V_76
spin_unlock_irqrestore	,	F_50
cs_change	,	V_89
BM_SSP_CTRL0_LOCK_CS	,	V_56
platform_get_resource	,	F_59
IORESOURCE_DMA	,	V_128
BM_APBH_CHn_CMD_WAIT4ENDCMD	,	V_66
stmp_spi_probe	,	F_56
next	,	V_87
work_struct	,	V_96
master_dev	,	V_5
iounmap	,	F_78
stmp3xxx_dma_reset_channel	,	F_9
dma_map_single	,	F_24
HW_SSP_TIMING	,	V_29
"cannot register spi master, %d\n"	,	L_17
stmp_spi_txrx_dma	,	F_23
dev_err	,	F_17
"Tx "	,	L_7
rate	,	V_19
divider	,	V_21
create_singlethread_workqueue	,	F_65
APBH_CHn_CMD_CMDWORDS	,	V_65
speed_khz	,	V_20
BM_SSP_CTRL0_READ	,	V_58
BV_APBH_CHn_CMD_COMMAND__DMA_READ	,	V_68
stmp_spi_release_hw	,	F_11
APBH_CHn_CMD_COMMAND	,	V_70
start	,	V_121
print_hex_dump_bytes	,	F_41
speed_hz	,	V_23
out_free_irq_2	,	V_136
"Cannot continue with zero clock\n"	,	L_2
list_entry	,	F_48
HW_SSP_DATA	,	V_78
dma	,	V_11
setup	,	V_125
"%s: status = 0x%08X, c1 = 0x%08X\n"	,	L_11
stmp3xxx_release_pin_group	,	F_10
clk_disable	,	F_12
SSP_TIMING_CLOCK_DIVIDE	,	V_27
pm_message_t	,	T_8
pr_debug	,	F_42
ENOMEM	,	V_115
stmp_spi_resume	,	F_84
list_empty	,	F_47
dev_info	,	F_69
bus_num	,	V_130
spi_master_put	,	F_79
stmp_spi_cs	,	F_22
BM_SSP_CTRL1_PHASE	,	V_36
hz	,	V_17
"%s, unsupported clock rate %uHz\n"	,	L_5
spi_master	,	V_112
HW_SSP_STATUS	,	V_79
clk_put	,	F_13
stmp3xxx_dma_go	,	F_28
context	,	V_103
SPI_CPHA	,	V_35
lock	,	V_100
id	,	V_122
write	,	V_48
DMA_TO_DEVICE	,	V_54
"ssp"	,	L_1
clk	,	V_8
list_for_each_entry_safe	,	F_39
stmp3xxx_clearl	,	F_35
pmsg	,	V_138
work	,	V_98
clk_enable	,	F_7
stmp_spi_setup	,	F_21
dma_unmap_single	,	F_32
IRQ_HANDLED	,	V_108
__func__	,	V_26
stmp3xxx_dma_free_command	,	F_75
BM_SSP_CTRL0_DATA_XFER	,	V_59
saved_timings	,	V_139
cmd	,	V_63
pio_words	,	V_71
stmp_spi_handle_message	,	F_38
status	,	V_51
ENODEV	,	V_119
DUMP_PREFIX_OFFSET	,	V_92
flags	,	V_99
pins	,	V_4
list_add_tail	,	F_52
out	,	V_7
init_completion	,	F_27
mode_bits	,	V_126
transfers	,	V_86
bits_per_word	,	V_16
u16	,	T_3
BM_SSP_CTRL0_WAIT_FOR_CMD	,	V_41
workqueue	,	V_105
err_irq	,	V_127
SSP_CTRL0_XFER_COUNT	,	V_60
err	,	V_3
stmp_spi_irq	,	F_54
BV_APBH_CHn_CMD_COMMAND__DMA_WRITE	,	V_69
delay_usecs	,	V_95
EINVAL	,	V_25
stmp_spi_txrx_pio	,	F_37
__init	,	T_9
__exit	,	T_10
udelay	,	F_43
"Tx: %d bytes\n"	,	L_8
complete	,	V_102
stmp3xxx_reset_block	,	F_8
first	,	V_46
queue	,	V_101
SSP_CTRL1_WORD_LENGTH	,	V_31
transfer_list	,	V_85
wait_for_completion	,	F_29
mode	,	V_32
pdev	,	V_137
u32	,	T_2
BM_SSP_CTRL1_DMA_ENABLE	,	V_38
pio	,	V_37
SSP_TIMING_CLOCK_RATE	,	V_28
resource	,	V_113
spi_transfer	,	V_14
stmp3xxx_dma_enable_interrupt	,	F_26
stmp_spi_remove	,	F_80
platform_driver_register	,	F_86
rx_buf	,	V_93
PTR_ERR	,	F_6
spi	,	V_13
done	,	V_73
transfer	,	V_124
BM_SSP_CTRL0_XFER_COUNT	,	V_77
spin_lock_irqsave	,	F_46
"Requested clk rate = %uHz, max = %uHz/%d = %uHz\n"	,	L_4
clk_set_rate	,	F_70
platform_set_drvdata	,	F_58
platform_get_drvdata	,	F_81
ENXIO	,	V_123
stmp3xxx_dma_request	,	F_67
out_free_pins	,	V_9
spi_register_master	,	F_73
IRQF_SHARED	,	V_134
tmp_t	,	V_83
BM_SSP_CTRL0_IGNORE_CRC	,	V_57
IORESOURCE_MEM	,	V_118
clk_get	,	F_4
dma_buf	,	V_44
dev_name	,	F_3
stmp_spi_setup_transfer	,	F_14
readl	,	F_31
"request_irq(error) failed, %d\n"	,	L_16
writel	,	F_19
stmp_spi_disable	,	F_36
irqreturn_t	,	T_5
DEBUG	,	F_40
command	,	V_62
HW_SSP_CTRL0	,	V_74
master	,	V_18
HW_SSP_CTRL1	,	V_39
BM_SSP_STATUS_FIFO_EMPTY	,	V_80
dev_id	,	V_107
resource_size	,	F_61
container_of	,	F_45
queue_work	,	F_53
"cannot initialize hardware\n"	,	L_12
out_put_master	,	V_120
out_free_dma	,	V_129
stmp_spi_irq_err	,	F_55
platform_data	,	V_6
IS_ERR	,	F_5
spi_alloc_master	,	F_57
