verilog work "/home/saul/projects/digital/DIGIMP/Papilio/helloworld/FPGA/hello_world/hello_world.srcs/sources_1/imports/helloworld/hello.v"
verilog work "/home/saul/projects/digital/DIGIMP/Papilio/helloworld/FPGA/hello_world/hello_world.srcs/sources_1/new/top.v"
