<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LimeSuite-UML: /home/erik/prefix/default/src/limesuite-dev/src/FPGA_common/FPGA_Mini.cpp Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LimeSuite-UML
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="../../dir_cf764c42155f97c8834fa9e0239058a2.html">erik</a></li><li class="navelem"><a class="el" href="../../dir_8bf104421d777a119379982ba15bc917.html">prefix</a></li><li class="navelem"><a class="el" href="../../dir_39c8bc37e19f05461b414d975c570109.html">default</a></li><li class="navelem"><a class="el" href="../../dir_b4804201d5ae79dd9b765c673f6732d6.html">src</a></li><li class="navelem"><a class="el" href="../../dir_b9105e5b97f4b271c74f586b556aeb2c.html">limesuite-dev</a></li><li class="navelem"><a class="el" href="../../dir_76738fd7cbf48a61ea8ab75a3e74695b.html">src</a></li><li class="navelem"><a class="el" href="../../dir_26e685eace0ab600c064841a82f17458.html">FPGA_common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">FPGA_Mini.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../df/db8/FPGA__Mini_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d8/d8f/FPGA__Mini_8h.html">FPGA_Mini.h</a>&quot;</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d3/d1e/IConnection_8h.html">IConnection.h</a>&quot;</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../dd/da4/Logger_8h.html">Logger.h</a>&quot;</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d1/d56/LMS64CProtocol_8h.html">LMS64CProtocol.h</a>&quot;</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#include &lt;ciso646&gt;</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &lt;math.h&gt;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="keyword">namespace </span><a class="code" href="../../d5/d6c/namespacelime.html">lime</a></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;{</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#a44380fcef096ca57ef190b3152aa30cf">   13</a></span>&#160;<a class="code" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#a44380fcef096ca57ef190b3152aa30cf">FPGA_Mini::FPGA_Mini</a>() : <a class="code" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a>(){}</div><div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#a5eda45a2c1e1d622b75a2a6aea63e797">   16</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#a5eda45a2c1e1d622b75a2a6aea63e797">FPGA_Mini::SetInterfaceFreq</a>(<span class="keywordtype">double</span> txRate_Hz, <span class="keywordtype">double</span> rxRate_Hz, <span class="keywordtype">double</span> txPhase, <span class="keywordtype">double</span> rxPhase, <span class="keywordtype">int</span> channel)</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;{</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gad9b91ea614f04992bdb30d991963fb6e">status</a> = 0;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;    <a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">FPGA_PLL_clock</a> clocks[4];</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;    <span class="keywordflow">if</span> ((txRate_Hz &gt;= 5e6) &amp;&amp; (rxRate_Hz &gt;= 5e6))</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;    {</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7ac69f4de6cd1d14739b8c09e8a9d70e">bypass</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> = 0;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a> = txRate_Hz;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">phaseShift_deg</a> = 0;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#abc7956e85e50759f0ac10d5bfab2f7b3">findPhase</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7ac69f4de6cd1d14739b8c09e8a9d70e">bypass</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> = 1;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a> = txRate_Hz;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#abc7956e85e50759f0ac10d5bfab2f7b3">findPhase</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">phaseShift_deg</a> = txPhase;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        clocks[2].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7ac69f4de6cd1d14739b8c09e8a9d70e">bypass</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        clocks[2].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> = 2;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        clocks[2].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a> = rxRate_Hz;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        clocks[2].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">phaseShift_deg</a> = 0;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        clocks[2].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#abc7956e85e50759f0ac10d5bfab2f7b3">findPhase</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        clocks[3].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7ac69f4de6cd1d14739b8c09e8a9d70e">bypass</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        clocks[3].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> = 3;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        clocks[3].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a> = rxRate_Hz;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        clocks[3].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#abc7956e85e50759f0ac10d5bfab2f7b3">findPhase</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        clocks[3].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">phaseShift_deg</a> = rxPhase;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        status = <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#af8856c51c4459b540d1884e6373f0d56">SetPllFrequency</a>(0, rxRate_Hz, clocks, 4);</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    }</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    {</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        status = <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#ab3ff9b848c90ef45d6788d0f1537a973">SetDirectClocking</a>(0);</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        <span class="keywordflow">if</span> (status == 0)</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;            status = <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#ab3ff9b848c90ef45d6788d0f1537a973">SetDirectClocking</a>(1);</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    }</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gad9b91ea614f04992bdb30d991963fb6e">status</a>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;}</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#accf287398ba048ad7dd74a9e2ce15ae6">   57</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#a5eda45a2c1e1d622b75a2a6aea63e797">FPGA_Mini::SetInterfaceFreq</a>(<span class="keywordtype">double</span> txRate_Hz, <span class="keywordtype">double</span> rxRate_Hz, <span class="keywordtype">int</span> channel)</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;{</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gad9b91ea614f04992bdb30d991963fb6e">status</a> = 0;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    uint32_t reg20;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">double</span> rxPhC1 = 89.46;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">double</span> rxPhC2 = 1.24e-6;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">double</span> txPhC1 = 89.61;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">double</span> txPhC2 = 2.71e-7;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keyword">const</span> std::vector&lt;uint32_t&gt; spiAddr = { 0x0021, 0x0022, 0x0023, 0x0024, 0x0027, 0x002A,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                            0x0400, 0x040C, 0x040B, 0x0400, 0x040B, 0x0400 };</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> bakRegCnt = spiAddr.size() - 4;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keywordtype">bool</span> phaseSearch = <span class="keyword">false</span>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordflow">if</span> (rxRate_Hz &gt;= 5e6 &amp;&amp; txRate_Hz &gt;= 5e6)</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        phaseSearch = <span class="keyword">true</span>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keywordflow">if</span> (!phaseSearch)</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#a5eda45a2c1e1d622b75a2a6aea63e797">SetInterfaceFreq</a>(txRate_Hz, rxRate_Hz, txPhC1 + txPhC2 * txRate_Hz, rxPhC1 + rxPhC2 * rxRate_Hz, 0);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    std::vector&lt;uint32_t&gt; dataRd;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    std::vector&lt;uint32_t&gt; dataWr;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    dataWr.resize(spiAddr.size());</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    dataRd.resize(spiAddr.size());</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">lime::FPGA::FPGA_PLL_clock</a> clocks[4];</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="comment">//backup registers</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    dataWr[0] = (uint32_t(0x0020) &lt;&lt; 16);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a>-&gt;<a class="code" href="../../d2/de5/classlime_1_1IConnection.html#a19573cf864645415907886dd71f8d020">ReadLMS7002MSPI</a>(dataWr.data(), &amp;reg20, 1, 0);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    dataWr[0] = (1 &lt;&lt; 31) | (uint32_t(0x0020) &lt;&lt; 16) | 0xFFFD; <span class="comment">//msbit 1=SPI write</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a>-&gt;<a class="code" href="../../d2/de5/classlime_1_1IConnection.html#ad2f9f69f344e4c9acea10392f7fb500d">WriteLMS7002MSPI</a>(dataWr.data(), 1, 0);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> = 0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> &lt; bakRegCnt; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        dataWr[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>] = (spiAddr[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>] &lt;&lt; 16);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a>-&gt;<a class="code" href="../../d2/de5/classlime_1_1IConnection.html#a19573cf864645415907886dd71f8d020">ReadLMS7002MSPI</a>(dataWr.data(),dataRd.data(), bakRegCnt, 0);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="comment">//Config Rx</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    {</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        <span class="keyword">const</span> std::vector&lt;uint32_t&gt; spiData = { 0x0E9F, 0x07FF, 0x5550, 0xE4E4,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                 0xE4E4, 0x0086, 0x028D, 0x00FF, 0x5555, 0x02CD, 0xAAAA, 0x02ED };</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <span class="comment">//Load test config</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">int</span> setRegCnt = spiData.size();</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> = 0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> &lt; setRegCnt; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;            dataWr[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>] = (1 &lt;&lt; 31) | (uint32_t(spiAddr[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>]) &lt;&lt; 16) | spiData[i]; <span class="comment">//msbit 1=SPI write</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a>-&gt;<a class="code" href="../../d2/de5/classlime_1_1IConnection.html#ad2f9f69f344e4c9acea10392f7fb500d">WriteLMS7002MSPI</a>(dataWr.data(), setRegCnt, 0);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> = 3;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a> = rxRate_Hz;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">phaseShift_deg</a> = rxPhC1 + rxPhC2 * rxRate_Hz;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#abc7956e85e50759f0ac10d5bfab2f7b3">findPhase</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        clocks[1] = clocks[0];</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        clocks[2] = clocks[0];</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        clocks[3] = clocks[0];</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/dcf/classlime_1_1FPGA.html#af8856c51c4459b540d1884e6373f0d56">SetPllFrequency</a>(0, rxRate_Hz, clocks, 4)!=0)</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        {</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;            status = -1;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;            <a class="code" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#a5eda45a2c1e1d622b75a2a6aea63e797">SetInterfaceFreq</a>(txRate_Hz, rxRate_Hz, txPhC1 + txPhC2 * txRate_Hz, rxPhC1 + rxPhC2 * rxRate_Hz, 0);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        }</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    }</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="comment">//Config TX</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordflow">if</span> (status == 0)</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    {</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <span class="keyword">const</span> std::vector&lt;uint32_t&gt; spiData = { 0x0E9F, 0x07FF, 0x5550, 0xE4E4, 0xE4E4, 0x0484 };</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a>-&gt;<a class="code" href="../../d2/de5/classlime_1_1IConnection.html#a039c7086b4261a12e5ee7a5f269e63ae">WriteRegister</a>(0x000A, 0x0000);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        <span class="comment">//Load test config</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">int</span> setRegCnt = spiData.size();</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> = 0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> &lt; setRegCnt; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;            dataWr[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>] = (1 &lt;&lt; 31) | (uint32_t(spiAddr[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>]) &lt;&lt; 16) | spiData[i]; <span class="comment">//msbit 1=SPI write</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a>-&gt;<a class="code" href="../../d2/de5/classlime_1_1IConnection.html#ad2f9f69f344e4c9acea10392f7fb500d">WriteLMS7002MSPI</a>(dataWr.data(), setRegCnt, 0);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> = 1;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a> = txRate_Hz;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">phaseShift_deg</a> = txPhC1 + txPhC2 * txRate_Hz;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#abc7956e85e50759f0ac10d5bfab2f7b3">findPhase</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        clocks[1] = clocks[0];</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        clocks[2] = clocks[0];</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        clocks[3] = clocks[0];</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a>-&gt;<a class="code" href="../../d2/de5/classlime_1_1IConnection.html#a039c7086b4261a12e5ee7a5f269e63ae">WriteRegister</a>(0x000A, 0x0200);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/dcf/classlime_1_1FPGA.html#af8856c51c4459b540d1884e6373f0d56">SetPllFrequency</a>(0, txRate_Hz, clocks, 4)!=0)</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        {</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;            status = -1;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            <a class="code" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#a5eda45a2c1e1d622b75a2a6aea63e797">SetInterfaceFreq</a>(txRate_Hz, rxRate_Hz, txPhC1 + txPhC2 * txRate_Hz, rxPhC1 + rxPhC2 * rxRate_Hz, 0);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        }</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    }</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="comment">//Restore registers</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> = 0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> &lt; bakRegCnt; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        dataWr[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>] = (1 &lt;&lt; 31) | (uint32_t(spiAddr[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>]) &lt;&lt; 16) | dataRd[i]; <span class="comment">//msbit 1=SPI write</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a>-&gt;<a class="code" href="../../d2/de5/classlime_1_1IConnection.html#ad2f9f69f344e4c9acea10392f7fb500d">WriteLMS7002MSPI</a>(dataWr.data(), bakRegCnt, channel);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    dataWr[0] = (1 &lt;&lt; 31) | (uint32_t(0x0020) &lt;&lt; 16) | reg20; <span class="comment">//msbit 1=SPI write</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a>-&gt;<a class="code" href="../../d2/de5/classlime_1_1IConnection.html#ad2f9f69f344e4c9acea10392f7fb500d">WriteLMS7002MSPI</a>(dataWr.data(), 1, channel);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a>-&gt;<a class="code" href="../../d2/de5/classlime_1_1IConnection.html#a039c7086b4261a12e5ee7a5f269e63ae">WriteRegister</a>(0x000A, 0);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gad9b91ea614f04992bdb30d991963fb6e">status</a>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;}</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#ac8037a854bd8b1e011d2bffa35f9c5dd">  155</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#ac8037a854bd8b1e011d2bffa35f9c5dd">FPGA_Mini::UploadWFM</a>(<span class="keyword">const</span> <span class="keywordtype">void</span>* <span class="keyword">const</span>* <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gacb36ed9da2f603c0bc49b783e62e565e">samples</a>, uint8_t <a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga3c63a4089587cf189d87730ef2bf7402">chCount</a>, <span class="keywordtype">size_t</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga072869ef257c91ea95fe774cdbb4942e">sample_count</a>, <a class="code" href="../../d4/d52/structlime_1_1StreamConfig.html#aeba178b2150eaa53f383c88befcd4bc9">StreamConfig::StreamDataFormat</a> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gaad9b08c92854f938d313c29fd0022e5d">format</a>, <span class="keywordtype">int</span> epIndex)</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;{</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;   <span class="keywordflow">return</span> <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(<span class="stringliteral">&quot;UploadWFM not supported on LimeSDR-Mini&quot;</span>);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;}</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#aaad1bc75afbc99d7e579f98cbab3bb3b">  161</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#aaad1bc75afbc99d7e579f98cbab3bb3b">FPGA_Mini::ReadRawStreamData</a>(<span class="keywordtype">char</span>* <a class="code" href="../../d3/d0a/group__FN__LOW__LVL.html#ga9e71a98856288ad285d7472959bc387e">buffer</a>, <span class="keywordtype">unsigned</span> <a class="code" href="../../db/d82/wglew_8h.html#a74efbdef71b2e5711088ae39fc925d2d">length</a>, <span class="keywordtype">int</span> epIndex, <span class="keywordtype">int</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga99d39cc472ce807b89adc26e7deea42e">timeout_ms</a>)</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;{</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordtype">int</span> totalBytesReceived = 0;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#acecc385c80d18f662c4ad5575c932456">StopStreaming</a>();</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#ifdef __unix__</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a>-&gt;<a class="code" href="../../d2/de5/classlime_1_1IConnection.html#a9be4843aa2121bac2d49eb60d0f45781">ResetStreamBuffers</a>();</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a>-&gt;<a class="code" href="../../d2/de5/classlime_1_1IConnection.html#a039c7086b4261a12e5ee7a5f269e63ae">WriteRegister</a>(0x0008, 0x0100 | 0x2);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a>-&gt;<a class="code" href="../../d2/de5/classlime_1_1IConnection.html#a039c7086b4261a12e5ee7a5f269e63ae">WriteRegister</a>(0x0007, 1);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#ad04cb35a54c7eef0aacc9a1a019c4cfd">StartStreaming</a>();</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordtype">int</span> handle = <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a>-&gt;<a class="code" href="../../d2/de5/classlime_1_1IConnection.html#ac9ec0b2a4288d7732d7e2e03f5606401">BeginDataReading</a>(buffer, length, 0);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a>-&gt;<a class="code" href="../../d2/de5/classlime_1_1IConnection.html#a5499673a78953387558d5d7ba3c19802">WaitForReading</a>(handle, timeout_ms))</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        totalBytesReceived = <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a>-&gt;<a class="code" href="../../d2/de5/classlime_1_1IConnection.html#a900a18a24b131295005bd5bf88856840">FinishDataReading</a>(buffer, length, handle);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a>-&gt;<a class="code" href="../../d2/de5/classlime_1_1IConnection.html#ae6bc7a7556e13862df14e98ccf4b9409">AbortReading</a>(0);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#acecc385c80d18f662c4ad5575c932456">StopStreaming</a>();</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordflow">return</span> totalBytesReceived;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;}</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;} <span class="comment">//namespace lime</span></div><div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html_a7ac69f4de6cd1d14739b8c09e8a9d70e"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7ac69f4de6cd1d14739b8c09e8a9d70e">lime::FPGA::FPGA_PLL_clock::bypass</a></div><div class="ttdeci">bool bypass</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00042">FPGA_common.h:42</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html_ae4722a65d9832c290437d41ff2b1b4df"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">lime::FPGA::FPGA_PLL_clock::outFrequency</a></div><div class="ttdeci">double outFrequency</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00039">FPGA_common.h:39</a></div></div>
<div class="ttc" id="group__FN__STREAM_html_ga3c63a4089587cf189d87730ef2bf7402"><div class="ttname"><a href="../../d1/dd8/group__FN__STREAM.html#ga3c63a4089587cf189d87730ef2bf7402">chCount</a></div><div class="ttdeci">const void uint8_t chCount</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l01204">LimeSuite.h:1204</a></div></div>
<div class="ttc" id="classlime_1_1FPGA_html_af8856c51c4459b540d1884e6373f0d56"><div class="ttname"><a href="../../db/dcf/classlime_1_1FPGA.html#af8856c51c4459b540d1884e6373f0d56">lime::FPGA::SetPllFrequency</a></div><div class="ttdeci">int SetPllFrequency(uint8_t pllIndex, double inputFreq, FPGA_PLL_clock *outputs, uint8_t clockCount)</div><div class="ttdoc">Configures board FPGA clocks. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/FPGA__common_8cpp_source.html#l00144">FPGA_common.cpp:144</a></div></div>
<div class="ttc" id="group__FN__STREAM_html_ga072869ef257c91ea95fe774cdbb4942e"><div class="ttname"><a href="../../d1/dd8/group__FN__STREAM.html#ga072869ef257c91ea95fe774cdbb4942e">sample_count</a></div><div class="ttdeci">void size_t sample_count</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l01167">LimeSuite.h:1167</a></div></div>
<div class="ttc" id="classlime_1_1FPGA__Mini_html_a5eda45a2c1e1d622b75a2a6aea63e797"><div class="ttname"><a href="../../d5/ddc/classlime_1_1FPGA__Mini.html#a5eda45a2c1e1d622b75a2a6aea63e797">lime::FPGA_Mini::SetInterfaceFreq</a></div><div class="ttdeci">int SetInterfaceFreq(double f_Tx_Hz, double f_Rx_Hz, double txPhase, double rxPhase, int ch=0) override</div><div class="ttdoc">Configures FPGA PLLs to LimeLight interface frequency. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/db8/FPGA__Mini_8cpp_source.html#l00016">FPGA_Mini.cpp:16</a></div></div>
<div class="ttc" id="classlime_1_1FPGA__Mini_html_ac8037a854bd8b1e011d2bffa35f9c5dd"><div class="ttname"><a href="../../d5/ddc/classlime_1_1FPGA__Mini.html#ac8037a854bd8b1e011d2bffa35f9c5dd">lime::FPGA_Mini::UploadWFM</a></div><div class="ttdeci">int UploadWFM(const void *const *samples, uint8_t chCount, size_t sample_count, StreamConfig::StreamDataFormat format, int epIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/db8/FPGA__Mini_8cpp_source.html#l00155">FPGA_Mini.cpp:155</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html_a7685c7ae1c138cb57689c48040a87a43"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">lime::FPGA::FPGA_PLL_clock::phaseShift_deg</a></div><div class="ttdeci">double phaseShift_deg</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00040">FPGA_common.h:40</a></div></div>
<div class="ttc" id="classlime_1_1IConnection_html_a900a18a24b131295005bd5bf88856840"><div class="ttname"><a href="../../d2/de5/classlime_1_1IConnection.html#a900a18a24b131295005bd5bf88856840">lime::IConnection::FinishDataReading</a></div><div class="ttdeci">virtual int FinishDataReading(char *buffer, uint32_t length, int contextHandle)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dfb/IConnection_8cpp_source.html#l00105">IConnection.cpp:105</a></div></div>
<div class="ttc" id="classlime_1_1IConnection_html_ae6bc7a7556e13862df14e98ccf4b9409"><div class="ttname"><a href="../../d2/de5/classlime_1_1IConnection.html#ae6bc7a7556e13862df14e98ccf4b9409">lime::IConnection::AbortReading</a></div><div class="ttdeci">virtual void AbortReading(int ep)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d1e/IConnection_8h_source.html#l00175">IConnection.h:175</a></div></div>
<div class="ttc" id="group__FN__STREAM_html_gad9b91ea614f04992bdb30d991963fb6e"><div class="ttname"><a href="../../d1/dd8/group__FN__STREAM.html#gad9b91ea614f04992bdb30d991963fb6e">status</a></div><div class="ttdeci">lms_stream_status_t * status</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l01178">LimeSuite.h:1178</a></div></div>
<div class="ttc" id="classlime_1_1FPGA__Mini_html_a44380fcef096ca57ef190b3152aa30cf"><div class="ttname"><a href="../../d5/ddc/classlime_1_1FPGA__Mini.html#a44380fcef096ca57ef190b3152aa30cf">lime::FPGA_Mini::FPGA_Mini</a></div><div class="ttdeci">FPGA_Mini()</div><div class="ttdef"><b>Definition:</b> <a href="../../df/db8/FPGA__Mini_8cpp_source.html#l00013">FPGA_Mini.cpp:13</a></div></div>
<div class="ttc" id="classlime_1_1FPGA_html_a3f122b89459378fcf8e6808d2db6a5cd"><div class="ttname"><a href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">lime::FPGA::connection</a></div><div class="ttdeci">IConnection * connection</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00056">FPGA_common.h:56</a></div></div>
<div class="ttc" id="rx_8m_html_a39ecfbedb1d27c88aabdefbd7c82dbb7"><div class="ttname"><a href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a></div><div class="ttdeci">or overwrite the same array for i</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df4/rx_8m_source.html#l00020">rx.m:20</a></div></div>
<div class="ttc" id="wglew_8h_html_a74efbdef71b2e5711088ae39fc925d2d"><div class="ttname"><a href="../../db/d82/wglew_8h.html#a74efbdef71b2e5711088ae39fc925d2d">length</a></div><div class="ttdeci">GLuint length</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d82/wglew_8h_source.html#l00550">wglew.h:550</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html_a80a10016fee0096abad163e30e61104b"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">lime::FPGA::FPGA_PLL_clock::index</a></div><div class="ttdeci">uint8_t index</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00041">FPGA_common.h:41</a></div></div>
<div class="ttc" id="group__FN__LOW__LVL_html_ga9e71a98856288ad285d7472959bc387e"><div class="ttname"><a href="../../d3/d0a/group__FN__LOW__LVL.html#ga9e71a98856288ad285d7472959bc387e">buffer</a></div><div class="ttdeci">uint8_t * buffer</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l00997">LimeSuite.h:997</a></div></div>
<div class="ttc" id="classlime_1_1FPGA_html_ad04cb35a54c7eef0aacc9a1a019c4cfd"><div class="ttname"><a href="../../db/dcf/classlime_1_1FPGA.html#ad04cb35a54c7eef0aacc9a1a019c4cfd">lime::FPGA::StartStreaming</a></div><div class="ttdeci">int StartStreaming()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/FPGA__common_8cpp_source.html#l00044">FPGA_common.cpp:44</a></div></div>
<div class="ttc" id="classlime_1_1FPGA_html_ab3ff9b848c90ef45d6788d0f1537a973"><div class="ttname"><a href="../../db/dcf/classlime_1_1FPGA.html#ab3ff9b848c90ef45d6788d0f1537a973">lime::FPGA::SetDirectClocking</a></div><div class="ttdeci">int SetDirectClocking(int clockIndex)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/FPGA__common_8cpp_source.html#l00405">FPGA_common.cpp:405</a></div></div>
<div class="ttc" id="classlime_1_1FPGA_html_acecc385c80d18f662c4ad5575c932456"><div class="ttname"><a href="../../db/dcf/classlime_1_1FPGA.html#acecc385c80d18f662c4ad5575c932456">lime::FPGA::StopStreaming</a></div><div class="ttdeci">int StopStreaming()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/FPGA__common_8cpp_source.html#l00055">FPGA_common.cpp:55</a></div></div>
<div class="ttc" id="classlime_1_1FPGA_html"><div class="ttname"><a href="../../db/dcf/classlime_1_1FPGA.html">lime::FPGA</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00017">FPGA_common.h:17</a></div></div>
<div class="ttc" id="group__FN__STREAM_html_gacb36ed9da2f603c0bc49b783e62e565e"><div class="ttname"><a href="../../d1/dd8/group__FN__STREAM.html#gacb36ed9da2f603c0bc49b783e62e565e">samples</a></div><div class="ttdeci">void * samples</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l01167">LimeSuite.h:1167</a></div></div>
<div class="ttc" id="group__FN__STREAM_html_ga99d39cc472ce807b89adc26e7deea42e"><div class="ttname"><a href="../../d1/dd8/group__FN__STREAM.html#ga99d39cc472ce807b89adc26e7deea42e">timeout_ms</a></div><div class="ttdeci">void size_t lms_stream_meta_t unsigned timeout_ms</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l01167">LimeSuite.h:1167</a></div></div>
<div class="ttc" id="Logger_8h_html"><div class="ttname"><a href="../../dd/da4/Logger_8h.html">Logger.h</a></div><div class="ttdoc">API for logging library status messages. </div></div>
<div class="ttc" id="classlime_1_1IConnection_html_a5499673a78953387558d5d7ba3c19802"><div class="ttname"><a href="../../d2/de5/classlime_1_1IConnection.html#a5499673a78953387558d5d7ba3c19802">lime::IConnection::WaitForReading</a></div><div class="ttdeci">virtual bool WaitForReading(int contextHandle, unsigned int timeout_ms)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dfb/IConnection_8cpp_source.html#l00101">IConnection.cpp:101</a></div></div>
<div class="ttc" id="classlime_1_1IConnection_html_ad2f9f69f344e4c9acea10392f7fb500d"><div class="ttname"><a href="../../d2/de5/classlime_1_1IConnection.html#ad2f9f69f344e4c9acea10392f7fb500d">lime::IConnection::WriteLMS7002MSPI</a></div><div class="ttdeci">virtual int WriteLMS7002MSPI(const uint32_t *writeData, size_t size, unsigned periphID=0)=0</div></div>
<div class="ttc" id="namespacelime_html"><div class="ttname"><a href="../../d5/d6c/namespacelime.html">lime</a></div><div class="ttdoc">GUI for writing and reading analog controls. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d9d/SoapyLMS7_8h_source.html#l00017">SoapyLMS7.h:17</a></div></div>
<div class="ttc" id="classlime_1_1IConnection_html_a039c7086b4261a12e5ee7a5f269e63ae"><div class="ttname"><a href="../../d2/de5/classlime_1_1IConnection.html#a039c7086b4261a12e5ee7a5f269e63ae">lime::IConnection::WriteRegister</a></div><div class="ttdeci">int WriteRegister(const uint32_t addr, const uint32_t data)</div><div class="ttdoc">Write a single device register. </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dfb/IConnection_8cpp_source.html#l00197">IConnection.cpp:197</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html_abc7956e85e50759f0ac10d5bfab2f7b3"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#abc7956e85e50759f0ac10d5bfab2f7b3">lime::FPGA::FPGA_PLL_clock::findPhase</a></div><div class="ttdeci">bool findPhase</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00043">FPGA_common.h:43</a></div></div>
<div class="ttc" id="LMS64CProtocol_8h_html"><div class="ttname"><a href="../../d1/d56/LMS64CProtocol_8h.html">LMS64CProtocol.h</a></div><div class="ttdoc">Implementation of LMS64C protocol. </div></div>
<div class="ttc" id="classlime_1_1FPGA__Mini_html_aaad1bc75afbc99d7e579f98cbab3bb3b"><div class="ttname"><a href="../../d5/ddc/classlime_1_1FPGA__Mini.html#aaad1bc75afbc99d7e579f98cbab3bb3b">lime::FPGA_Mini::ReadRawStreamData</a></div><div class="ttdeci">int ReadRawStreamData(char *buffer, unsigned length, int epIndex, int timeout_ms) override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/db8/FPGA__Mini_8cpp_source.html#l00161">FPGA_Mini.cpp:161</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">lime::FPGA::FPGA_PLL_clock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00030">FPGA_common.h:30</a></div></div>
<div class="ttc" id="group__FN__STREAM_html_gaad9b08c92854f938d313c29fd0022e5d"><div class="ttname"><a href="../../d1/dd8/group__FN__STREAM.html#gaad9b08c92854f938d313c29fd0022e5d">format</a></div><div class="ttdeci">const void uint8_t size_t int format</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l01204">LimeSuite.h:1204</a></div></div>
<div class="ttc" id="structlime_1_1StreamConfig_html_aeba178b2150eaa53f383c88befcd4bc9"><div class="ttname"><a href="../../d4/d52/structlime_1_1StreamConfig.html#aeba178b2150eaa53f383c88befcd4bc9">lime::StreamConfig::StreamDataFormat</a></div><div class="ttdeci">StreamDataFormat</div><div class="ttdoc">Possible stream data formats. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/dbf/Streamer_8h_source.html#l00044">Streamer.h:44</a></div></div>
<div class="ttc" id="classlime_1_1IConnection_html_ac9ec0b2a4288d7732d7e2e03f5606401"><div class="ttname"><a href="../../d2/de5/classlime_1_1IConnection.html#ac9ec0b2a4288d7732d7e2e03f5606401">lime::IConnection::BeginDataReading</a></div><div class="ttdeci">virtual int BeginDataReading(char *buffer, uint32_t length, int ep)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dfb/IConnection_8cpp_source.html#l00097">IConnection.cpp:97</a></div></div>
<div class="ttc" id="namespacelime_html_adc6af0cf8e0a70f3ef09fac1244f8c48"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">lime::ReportError</a></div><div class="ttdeci">int ReportError(const int errnum)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/df5/Logger_8cpp_source.html#l00048">Logger.cpp:48</a></div></div>
<div class="ttc" id="classlime_1_1IConnection_html_a19573cf864645415907886dd71f8d020"><div class="ttname"><a href="../../d2/de5/classlime_1_1IConnection.html#a19573cf864645415907886dd71f8d020">lime::IConnection::ReadLMS7002MSPI</a></div><div class="ttdeci">virtual int ReadLMS7002MSPI(const uint32_t *writeData, uint32_t *readData, size_t size, unsigned periphID=0)=0</div></div>
<div class="ttc" id="FPGA__Mini_8h_html"><div class="ttname"><a href="../../d8/d8f/FPGA__Mini_8h.html">FPGA_Mini.h</a></div></div>
<div class="ttc" id="IConnection_8h_html"><div class="ttname"><a href="../../d3/d1e/IConnection_8h.html">IConnection.h</a></div><div class="ttdoc">Interface class for connection types. </div></div>
<div class="ttc" id="classlime_1_1IConnection_html_a9be4843aa2121bac2d49eb60d0f45781"><div class="ttname"><a href="../../d2/de5/classlime_1_1IConnection.html#a9be4843aa2121bac2d49eb60d0f45781">lime::IConnection::ResetStreamBuffers</a></div><div class="ttdeci">virtual int ResetStreamBuffers()</div><div class="ttdoc">Read raw stream data from device streaming port. </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dfb/IConnection_8cpp_source.html#l00127">IConnection.cpp:127</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 19 2018 16:22:32 for LimeSuite-UML by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
