

================================================================
== Vitis HLS Report for 'DigitRec_Pipeline_VITIS_LOOP_51_1'
================================================================
* Date:           Tue Dec 17 15:07:19 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.102 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_1  |      256|      256|         1|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       43|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       20|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       20|       88|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |cnt_1_fu_99_p2      |         +|   0|  0|  16|           9|           9|
    |i_2_fu_74_p2        |         +|   0|  0|  16|           9|           1|
    |icmp_ln51_fu_68_p2  |      icmp|   0|  0|  11|           9|          10|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  43|          27|          20|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_sig_allocacmp_cnt_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_i_1       |   9|          2|    9|         18|
    |cnt_fu_38                  |   9|          2|    9|         18|
    |i_fu_34                    |   9|          2|    9|         18|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   37|         74|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |cnt_fu_38    |  9|   0|    9|          0|
    |i_fu_34      |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 20|   0|   20|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_51_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_51_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_51_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_51_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_51_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_51_1|  return value|
|p_Val2_s        |   in|  256|     ap_none|                           p_Val2_s|        scalar|
|cnt_out         |  out|    9|      ap_vld|                            cnt_out|       pointer|
|cnt_out_ap_vld  |  out|    1|      ap_vld|                            cnt_out|       pointer|
+----------------+-----+-----+------------+-----------------------------------+--------------+

