<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>MAX32665 SDK Documentation: gpio_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 SDK Documentation
   &#160;<span id="projectnumber">0.2</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('gpio__regs_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">gpio_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/* ****************************************************************************</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * to deal in the Software without restriction, including without limitation</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * and/or sell copies of the Software, and to permit persons to whom the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Software is furnished to do so, subject to the following conditions:</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * in all copies or substantial portions of the Software.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * OTHER DEALINGS IN THE SOFTWARE.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * Except as contained in this notice, the name of Maxim Integrated</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Products, Inc. shall not be used except as stated in the Maxim Integrated</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Products, Inc. Branding Policy.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * The mere transfer of this software does not imply any licenses</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * of trade secrets, proprietary technology, copyrights, patents,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * trademarks, maskwork rights, or any other form of intellectual</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * property whatsoever. Maxim Integrated Products, Inc. retains all</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * ownership rights.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *************************************************************************** */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef _GPIO_REGS_H_</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define _GPIO_REGS_H_</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html">   88</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#a12ebf0d620fc9bcd0e7a04bb0eb87095">   89</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#a12ebf0d620fc9bcd0e7a04bb0eb87095">en</a>;                   </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#a19920be0077d7e457fd8f78e592e8ee7">   90</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#a19920be0077d7e457fd8f78e592e8ee7">en_set</a>;               </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#a09c244fbc1eb2b68000e3446c9da7092">   91</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#a09c244fbc1eb2b68000e3446c9da7092">en_clr</a>;               </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#a59397d720eb460fad58c573a8f863e07">   92</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#a59397d720eb460fad58c573a8f863e07">out_en</a>;               </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#aee2936a5c5dedb62edcb74445f45dad5">   93</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#aee2936a5c5dedb62edcb74445f45dad5">out_en_set</a>;           </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#ae602770bef6e294d047a2ee7975e25d0">   94</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#ae602770bef6e294d047a2ee7975e25d0">out_en_clr</a>;           </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#a569d1b15db75f25b605a0e31b4af24f1">   95</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#a569d1b15db75f25b605a0e31b4af24f1">out</a>;                  </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#ae8eb843fcc4aa762cdd6daf467ca1ab5">   96</a></span>&#160;    __O  uint32_t <a class="code" href="structmxc__gpio__regs__t.html#ae8eb843fcc4aa762cdd6daf467ca1ab5">out_set</a>;              </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#a28fac16f51d6c2bdba3a56f058bc1a09">   97</a></span>&#160;    __O  uint32_t <a class="code" href="structmxc__gpio__regs__t.html#a28fac16f51d6c2bdba3a56f058bc1a09">out_clr</a>;              </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#a0e9363bc6e34884e294f55287d764399">   98</a></span>&#160;    __I  uint32_t <a class="code" href="structmxc__gpio__regs__t.html#a0e9363bc6e34884e294f55287d764399">in</a>;                   </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#af79908b309ce0db975d2fc86f715df03">   99</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#af79908b309ce0db975d2fc86f715df03">int_mod</a>;              </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#a4f913ed090f662fe8b65860c2937faff">  100</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#a4f913ed090f662fe8b65860c2937faff">int_pol</a>;              </div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    __R  uint32_t rsv_0x30;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#ab7bb644b9ff7da05df3addd6884b90c1">  102</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#ab7bb644b9ff7da05df3addd6884b90c1">int_en</a>;               </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#a9612ed1d0d8919844ace750f947844f2">  103</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#a9612ed1d0d8919844ace750f947844f2">int_en_set</a>;           </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#a40c3185a68d40c6f23acba1f722b98c2">  104</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#a40c3185a68d40c6f23acba1f722b98c2">int_en_clr</a>;           </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#aafca04b07b05f384110bad47f03a11c5">  105</a></span>&#160;    __I  uint32_t <a class="code" href="structmxc__gpio__regs__t.html#aafca04b07b05f384110bad47f03a11c5">int_stat</a>;             </div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    __R  uint32_t rsv_0x44;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#a87f96b8f0b9f74dde9665327e64f59c6">  107</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#a87f96b8f0b9f74dde9665327e64f59c6">int_clr</a>;              </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#a3628e36093e2b9e7653a9d6dc9e0a767">  108</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#a3628e36093e2b9e7653a9d6dc9e0a767">wake_en</a>;              </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#aabdf76d86254e27c51d49674ec34a97d">  109</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#aabdf76d86254e27c51d49674ec34a97d">wake_en_set</a>;          </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#a59981dba0d003b2d1869a2e9583fb5ea">  110</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#a59981dba0d003b2d1869a2e9583fb5ea">wake_en_clr</a>;          </div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    __R  uint32_t rsv_0x58;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#ae38ef1bb1b50e0c44a0b179d004e401c">  112</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#ae38ef1bb1b50e0c44a0b179d004e401c">int_dual_edge</a>;        </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#af170c398f4cdc87c8b2c4cd6f0c135da">  113</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#af170c398f4cdc87c8b2c4cd6f0c135da">pad_cfg1</a>;             </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#ae9a085f22f1e2aa41ce4fcb606a55327">  114</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#ae9a085f22f1e2aa41ce4fcb606a55327">pad_cfg2</a>;             </div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#a1be455cc78ca47c12031e924be841be3">  115</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#a1be455cc78ca47c12031e924be841be3">en1</a>;                  </div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#ab4dc84cfaccce1a45dddf48ae55541b9">  116</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#ab4dc84cfaccce1a45dddf48ae55541b9">en1_set</a>;              </div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#a5530f6655cb11931921d527b2d97ce82">  117</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#a5530f6655cb11931921d527b2d97ce82">en1_clr</a>;              </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#a1bf54ff6d19358935cae207fb30f78b9">  118</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#a1bf54ff6d19358935cae207fb30f78b9">en2</a>;                  </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#abf8c5a5c842a4c07c023d218a3e3c16d">  119</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#abf8c5a5c842a4c07c023d218a3e3c16d">en2_set</a>;              </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#ae3fee91062860fb154b6056ea2d184d4">  120</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#ae3fee91062860fb154b6056ea2d184d4">en2_clr</a>;              </div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    __R  uint32_t rsv_0x80_0xa7[10];</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#af63c0f10e0d2dd9723a7a6de899c33ec">  122</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#af63c0f10e0d2dd9723a7a6de899c33ec">is</a>;                   </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#aa15134bd59dc86c6735a8126ccd86bc1">  123</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#aa15134bd59dc86c6735a8126ccd86bc1">sr</a>;                   </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#aa1416bcf0a3a68c007b167e0ac79ae9d">  124</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#aa1416bcf0a3a68c007b167e0ac79ae9d">ds</a>;                   </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#a91168a379332b56f62afa1c690beb379">  125</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#a91168a379332b56f62afa1c690beb379">ds1</a>;                  </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#a2ebe119356fa75bd745984ae2bf71494">  126</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#a2ebe119356fa75bd745984ae2bf71494">ps</a>;                   </div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    __R  uint32_t rsv_0xbc;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="structmxc__gpio__regs__t.html#a98fbb84df6f74baff23d056a526c1ec4">  128</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__gpio__regs__t.html#a98fbb84df6f74baff23d056a526c1ec4">vssel</a>;                </div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;} <a class="code" href="structmxc__gpio__regs__t.html">mxc_gpio_regs_t</a>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/* Register offsets for module GPIO */</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#ga2dd795d5dc058c4442a19bd7cf1c7a9d">  138</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_EN                      ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#gadb9cc9cd4c0a8a962581db3d8a324e22">  139</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_EN_SET                  ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#gaac082442a39bb364e9b2facef607e87d">  140</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_EN_CLR                  ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#ga39abe8ea9c9cca4c36569e24c1c1a955">  141</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_OUT_EN                  ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#gaca62cc1d87cd41857e1c64cc0af54a2f">  142</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_OUT_EN_SET              ((uint32_t)0x00000010UL) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#ga69be75eb84cc5e5c86534aa6c69c27ce">  143</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_OUT_EN_CLR              ((uint32_t)0x00000014UL) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#gacedd52f61c661de1cfdb2ec550ce0f2b">  144</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_OUT                     ((uint32_t)0x00000018UL) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#gab4c80b1e1d756c951150c4c3d92fc10c">  145</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_OUT_SET                 ((uint32_t)0x0000001CUL) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#gab8d0414874e7a723126cb452a0e0eec4">  146</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_OUT_CLR                 ((uint32_t)0x00000020UL) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#gadd058220f09d4fa558eae6aa2577d210">  147</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_IN                      ((uint32_t)0x00000024UL) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#ga461cba15ab8c92c8d3733baca4805220">  148</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_INT_MOD                 ((uint32_t)0x00000028UL) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#gaf45e24dff8f4c63869c98683ffe3f7f1">  149</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_INT_POL                 ((uint32_t)0x0000002CUL) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#ga8e43896a7dae653d606fc1b6ceae8d1e">  150</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_INT_EN                  ((uint32_t)0x00000034UL) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#gae49adb067d0f0cbcfa1e617f849d2839">  151</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_INT_EN_SET              ((uint32_t)0x00000038UL) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#ga2085b59188ee0fc2b18aea73712b1f4a">  152</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_INT_EN_CLR              ((uint32_t)0x0000003CUL) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#ga568051a18cfeb923dd66174577d7e484">  153</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_INT_STAT                ((uint32_t)0x00000040UL) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#ga4e1bb5efe2d55931ad066985c5a5ff69">  154</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_INT_CLR                 ((uint32_t)0x00000048UL) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#gaed5b341948ea5cb2e0a15890c698ede4">  155</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_WAKE_EN                 ((uint32_t)0x0000004CUL) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#ga872c82d804151dff57ae7b282471af68">  156</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_WAKE_EN_SET             ((uint32_t)0x00000050UL) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#gaf93f122a8219b17479517bed53af0bdc">  157</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_WAKE_EN_CLR             ((uint32_t)0x00000054UL) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#ga8622f35f7d89141d2dbc4f18ef4e14b9">  158</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_INT_DUAL_EDGE           ((uint32_t)0x0000005CUL) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#ga78f781b3f1f6b801340682e4755405a5">  159</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_PAD_CFG1                ((uint32_t)0x00000060UL) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#ga2ff3ae3085625507996679a05995b33f">  160</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_PAD_CFG2                ((uint32_t)0x00000064UL) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#ga1cabc6e94d9c034f093e99e2b52e4ad8">  161</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_EN1                     ((uint32_t)0x00000068UL) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#ga3cec9b7df9db083d4ca600a559357f24">  162</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_EN1_SET                 ((uint32_t)0x0000006CUL) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#gaf73912b8ff595ba2b536a8ccac988d01">  163</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_EN1_CLR                 ((uint32_t)0x00000070UL) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#gaf35a746852595cd4ea1cfd05fae65928">  164</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_EN2                     ((uint32_t)0x00000074UL) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#ga282b023aa645fde7e8d3d0ae9ba14987">  165</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_EN2_SET                 ((uint32_t)0x00000078UL) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#gab238e38f894983e5bdad185644a12c07">  166</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_EN2_CLR                 ((uint32_t)0x0000007CUL) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#ga4fdeb971ffcaaa861b1c5fab91f0deb0">  167</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_IS                      ((uint32_t)0x000000A8UL) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#ga5bfd98d3e6944feca7d78f2960b4fdd2">  168</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_SR                      ((uint32_t)0x000000ACUL) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#ga184787ed50ed8cfa3486b70993128a83">  169</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_DS                      ((uint32_t)0x000000B0UL) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#gad5ad180e0488ac0597b2416ae0f6801e">  170</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_DS1                     ((uint32_t)0x000000B4UL) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#ga3f5e991f9954a9be74d40e3d41707266">  171</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_PS                      ((uint32_t)0x000000B8UL) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__GPIO__Register__Offsets.html#ga263d5b2fe4fa353b8ca726894799497d">  172</a></span>&#160;<span class="preprocessor"> #define MXC_R_GPIO_VSSEL                   ((uint32_t)0x000000C0UL) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__GPIO__EN.html#ga6d74c8fc1b9a28951219d8fab67d678b">  182</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_EN_GPIO_EN_POS                      0 </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__GPIO__EN.html#ga07c4593df5b48749f882b942164fb3b5">  183</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_EN_GPIO_EN                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN_GPIO_EN_POS)) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__GPIO__EN.html#ga10df8f1950aa07d835162dbaa2f543b4">  184</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_EN_GPIO_EN_ALTERNATE                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__GPIO__EN.html#gab6a71028094ab09633528827f4a206c7">  185</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_EN_GPIO_EN_ALTERNATE                (MXC_V_GPIO_EN_GPIO_EN_ALTERNATE &lt;&lt; MXC_F_GPIO_EN_GPIO_EN_POS) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__GPIO__EN.html#ga70ce7650a26b935cae6b4f5dbeb27b14">  186</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_EN_GPIO_EN_GPIO                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__GPIO__EN.html#ga2168d84c4b49c7ec0656b34f43d6ac6b">  187</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_EN_GPIO_EN_GPIO                     (MXC_V_GPIO_EN_GPIO_EN_GPIO &lt;&lt; MXC_F_GPIO_EN_GPIO_EN_POS) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__GPIO__EN__SET.html#ga16b03ea3c606ef96936359a9952bc7e2">  199</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_EN_SET_ALL_POS                      0 </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__GPIO__EN__SET.html#ga6e56867c905a3fb419ac159fc808c226">  200</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_EN_SET_ALL                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN_SET_ALL_POS)) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__GPIO__EN__CLR.html#ga0a04a27dd2f9316d31eecae25ab1bdf7">  212</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_EN_CLR_ALL_POS                      0 </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__GPIO__EN__CLR.html#gaa7485e96a347bbad9afece88d32d5756">  213</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_EN_CLR_ALL                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN_CLR_ALL_POS)) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__GPIO__OUT__EN.html#ga2fdeff86005b15b94ac6a18c356cb771">  224</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_OUT_EN_GPIO_OUT_EN_POS              0 </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__GPIO__OUT__EN.html#ga128fd3b7e7444ae5cf4eced2dee7e718">  225</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_OUT_EN_GPIO_OUT_EN                  ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_EN_GPIO_OUT_EN_POS)) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__GPIO__OUT__EN.html#ga1ac90f34f16339f706636d6e5d3e9a27">  226</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_OUT_EN_GPIO_OUT_EN_DIS              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__GPIO__OUT__EN.html#ga33a93366522841a6a88c08b8a14fd977">  227</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_OUT_EN_GPIO_OUT_EN_DIS              (MXC_V_GPIO_OUT_EN_GPIO_OUT_EN_DIS &lt;&lt; MXC_F_GPIO_OUT_EN_GPIO_OUT_EN_POS) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__GPIO__OUT__EN.html#ga2c1a12174106b1b519fb63846126b4a1">  228</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_OUT_EN_GPIO_OUT_EN_EN               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__GPIO__OUT__EN.html#gaf5b5c65a8d501bdd16dbf1a131ebe9d5">  229</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_OUT_EN_GPIO_OUT_EN_EN               (MXC_V_GPIO_OUT_EN_GPIO_OUT_EN_EN &lt;&lt; MXC_F_GPIO_OUT_EN_GPIO_OUT_EN_POS) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__GPIO__OUT__EN__SET.html#ga2a7c400a761a556004a55effc2837194">  241</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_OUT_EN_SET_ALL_POS                  0 </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__GPIO__OUT__EN__SET.html#gafa2051418d43e8e4c41163ca47037fa7">  242</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_OUT_EN_SET_ALL                      ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_EN_SET_ALL_POS)) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__GPIO__OUT__EN__CLR.html#ga9c7529dd79ed64a1918e29cc9fa79e28">  254</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_OUT_EN_CLR_ALL_POS                  0 </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__GPIO__OUT__EN__CLR.html#ga03a375e71717b9f4fb8fd990bcee2b0b">  255</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_OUT_EN_CLR_ALL                      ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_EN_CLR_ALL_POS)) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__GPIO__OUT.html#gac4fab39a1a698b572f8d168ce195a7b0">  267</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_OUT_GPIO_OUT_POS                    0 </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__GPIO__OUT.html#ga6c818e902ab9cc94006b0d8e854ac83c">  268</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_OUT_GPIO_OUT                        ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_GPIO_OUT_POS)) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__GPIO__OUT.html#ga49c5cb2a9bea00ef5c93f8e0d1181341">  269</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_OUT_GPIO_OUT_LOW                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group__GPIO__OUT.html#ga942cbf531303a8a158225a34ea6a31a2">  270</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_OUT_GPIO_OUT_LOW                    (MXC_V_GPIO_OUT_GPIO_OUT_LOW &lt;&lt; MXC_F_GPIO_OUT_GPIO_OUT_POS) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group__GPIO__OUT.html#gac39c2062974b8158195592699626e109">  271</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_OUT_GPIO_OUT_HIGH                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group__GPIO__OUT.html#ga9d390b39684e0cafbaf219c0f1a97261">  272</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_OUT_GPIO_OUT_HIGH                   (MXC_V_GPIO_OUT_GPIO_OUT_HIGH &lt;&lt; MXC_F_GPIO_OUT_GPIO_OUT_POS) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__GPIO__OUT__SET.html#gaa82f721e63b00f2f41f4934c86484297">  284</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_OUT_SET_GPIO_OUT_SET_POS            0 </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__GPIO__OUT__SET.html#ga5a9cc6a352f23b5977dc0c231424742c">  285</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_OUT_SET_GPIO_OUT_SET                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_SET_GPIO_OUT_SET_POS)) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__GPIO__OUT__SET.html#ga2cf923a86445b99706c58de44a71221b">  286</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_OUT_SET_GPIO_OUT_SET_NO             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__GPIO__OUT__SET.html#ga0f9bbb99248d10768ce95b527f5e2f47">  287</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_OUT_SET_GPIO_OUT_SET_NO             (MXC_V_GPIO_OUT_SET_GPIO_OUT_SET_NO &lt;&lt; MXC_F_GPIO_OUT_SET_GPIO_OUT_SET_POS) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__GPIO__OUT__SET.html#ga8374c6d6ca12d6ccec1084a45b66372a">  288</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_OUT_SET_GPIO_OUT_SET_SET            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__GPIO__OUT__SET.html#ga350556688902ab8d7e91f0f8bdb39701">  289</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_OUT_SET_GPIO_OUT_SET_SET            (MXC_V_GPIO_OUT_SET_GPIO_OUT_SET_SET &lt;&lt; MXC_F_GPIO_OUT_SET_GPIO_OUT_SET_POS) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__GPIO__OUT__CLR.html#gaea49754bc59ac193ee602547333d0733">  301</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_OUT_CLR_GPIO_OUT_CLR_POS            0 </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__GPIO__OUT__CLR.html#ga34be6b2874b6a6c8bfc01185e3583a12">  302</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_OUT_CLR_GPIO_OUT_CLR                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_CLR_GPIO_OUT_CLR_POS)) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__GPIO__IN.html#ga0e6c50f7f11dde5324b45d67f113c0cb">  313</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_IN_GPIO_IN_POS                      0 </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__GPIO__IN.html#ga7a8581225a93489013e9f7b8461659e3">  314</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_IN_GPIO_IN                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_IN_GPIO_IN_POS)) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__GPIO__INT__MOD.html#ga0a2221eeab673daaabcd7b63866aab7e">  325</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_INT_MOD_GPIO_INT_MOD_POS            0 </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__GPIO__INT__MOD.html#ga6f418867dcc872f03b7d73decfdad1dd">  326</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_INT_MOD_GPIO_INT_MOD                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_MOD_GPIO_INT_MOD_POS)) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__GPIO__INT__MOD.html#ga4d1d091bcd110dad604c62a909485695">  327</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_INT_MOD_GPIO_INT_MOD_LEVEL          ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__GPIO__INT__MOD.html#ga40c1f7e6be9b8f30018d98c69ec831ad">  328</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_INT_MOD_GPIO_INT_MOD_LEVEL          (MXC_V_GPIO_INT_MOD_GPIO_INT_MOD_LEVEL &lt;&lt; MXC_F_GPIO_INT_MOD_GPIO_INT_MOD_POS) </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__GPIO__INT__MOD.html#gae8c514db9902542799fd5ecda19c997a">  329</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_INT_MOD_GPIO_INT_MOD_EDGE           ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__GPIO__INT__MOD.html#ga645c827ad58cf81a6679c12319e7aaf0">  330</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_INT_MOD_GPIO_INT_MOD_EDGE           (MXC_V_GPIO_INT_MOD_GPIO_INT_MOD_EDGE &lt;&lt; MXC_F_GPIO_INT_MOD_GPIO_INT_MOD_POS) </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group__GPIO__INT__POL.html#gaf7642a4e46009fb784b10a5b5ed9323f">  341</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_INT_POL_GPIO_INT_POL_POS            0 </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__GPIO__INT__POL.html#gaed925beb749458f2b39448721525758c">  342</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_INT_POL_GPIO_INT_POL                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_POL_GPIO_INT_POL_POS)) </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__GPIO__INT__POL.html#ga5573663abbd9dcab76d3bcd30cfbb10a">  343</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_INT_POL_GPIO_INT_POL_FALLING        ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__GPIO__INT__POL.html#gab365d25bafd5f200e171292be98acb82">  344</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_INT_POL_GPIO_INT_POL_FALLING        (MXC_V_GPIO_INT_POL_GPIO_INT_POL_FALLING &lt;&lt; MXC_F_GPIO_INT_POL_GPIO_INT_POL_POS) </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__GPIO__INT__POL.html#gab2cf1b7bbc7c088eaa3bba0b00297d46">  345</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_INT_POL_GPIO_INT_POL_RISING         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__GPIO__INT__POL.html#ga339580e5912389cbbe0de2818a3781b5">  346</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_INT_POL_GPIO_INT_POL_RISING         (MXC_V_GPIO_INT_POL_GPIO_INT_POL_RISING &lt;&lt; MXC_F_GPIO_INT_POL_GPIO_INT_POL_POS) </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__GPIO__INT__EN.html#gab9600d31b81f25d1097809c22bb0a754">  357</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_INT_EN_GPIO_INT_EN_POS              0 </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__GPIO__INT__EN.html#gabc277cf79371a75eaaecbc41a7793355">  358</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_INT_EN_GPIO_INT_EN                  ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_EN_GPIO_INT_EN_POS)) </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__GPIO__INT__EN.html#ga7cf45430acd0def6b5bacfaf7694c04e">  359</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_INT_EN_GPIO_INT_EN_DIS              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__GPIO__INT__EN.html#ga47d53db9b65138db6de6eae593d63f06">  360</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_INT_EN_GPIO_INT_EN_DIS              (MXC_V_GPIO_INT_EN_GPIO_INT_EN_DIS &lt;&lt; MXC_F_GPIO_INT_EN_GPIO_INT_EN_POS) </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__GPIO__INT__EN.html#ga2e4fd708b7eb3f52797d0cc194794663">  361</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_INT_EN_GPIO_INT_EN_EN               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__GPIO__INT__EN.html#gab37a3fef5ee5cb3a378cf9957c94d6c0">  362</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_INT_EN_GPIO_INT_EN_EN               (MXC_V_GPIO_INT_EN_GPIO_INT_EN_EN &lt;&lt; MXC_F_GPIO_INT_EN_GPIO_INT_EN_POS) </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__GPIO__INT__EN__SET.html#gacecfa7f7ded9473ee9d4c2b21ac66836">  374</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_INT_EN_SET_GPIO_INT_EN_SET_POS      0 </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__GPIO__INT__EN__SET.html#gaf292bd963c3b83708f565a835a121962">  375</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_INT_EN_SET_GPIO_INT_EN_SET          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_EN_SET_GPIO_INT_EN_SET_POS)) </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__GPIO__INT__EN__SET.html#ga3315651bea00d1fb49355b2a12a1abd4">  376</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_INT_EN_SET_GPIO_INT_EN_SET_NO       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__GPIO__INT__EN__SET.html#ga9bfca6180d6bd4fb672fb887cdf938a6">  377</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_INT_EN_SET_GPIO_INT_EN_SET_NO       (MXC_V_GPIO_INT_EN_SET_GPIO_INT_EN_SET_NO &lt;&lt; MXC_F_GPIO_INT_EN_SET_GPIO_INT_EN_SET_POS) </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__GPIO__INT__EN__SET.html#ga030fc5712481ba967818df90c32382e4">  378</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_INT_EN_SET_GPIO_INT_EN_SET_SET      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__GPIO__INT__EN__SET.html#ga04b91301fae7574614fb105fef7806c7">  379</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_INT_EN_SET_GPIO_INT_EN_SET_SET      (MXC_V_GPIO_INT_EN_SET_GPIO_INT_EN_SET_SET &lt;&lt; MXC_F_GPIO_INT_EN_SET_GPIO_INT_EN_SET_POS) </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group__GPIO__INT__EN__CLR.html#gaef43aa0436a24603edd3d8cb00a31dbf">  391</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_POS      0 </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__GPIO__INT__EN__CLR.html#ga11fff0baf6506d123f56c7e896145a87">  392</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_POS)) </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group__GPIO__INT__EN__CLR.html#ga34eb73b689d0fa3d8c61b89b99aeb9de">  393</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_NO       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__GPIO__INT__EN__CLR.html#ga4ea55c1e91914e348e26e7fceb38877e">  394</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_NO       (MXC_V_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_NO &lt;&lt; MXC_F_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_POS) </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__GPIO__INT__EN__CLR.html#ga51f34696244b971a31ea29bb2b223b44">  395</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_CLEAR    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__GPIO__INT__EN__CLR.html#ga822f66f49a20ea6c09dad7111ef75967">  396</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_CLEAR    (MXC_V_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_CLEAR &lt;&lt; MXC_F_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_POS) </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group__GPIO__INT__STAT.html#ga4a8896dc4ff31fcb30da5f5786f9ac1c">  407</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_INT_STAT_GPIO_INT_STAT_POS          0 </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__GPIO__INT__STAT.html#ga4d187137bc92866c6f44d40c0461585e">  408</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_INT_STAT_GPIO_INT_STAT              ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_STAT_GPIO_INT_STAT_POS)) </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__GPIO__INT__STAT.html#gaf4d8ab951557571cb797b709ce85a2be">  409</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_INT_STAT_GPIO_INT_STAT_NO           ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__GPIO__INT__STAT.html#gaa39d8238bcdb20670a9b4366f5ed2c70">  410</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_INT_STAT_GPIO_INT_STAT_NO           (MXC_V_GPIO_INT_STAT_GPIO_INT_STAT_NO &lt;&lt; MXC_F_GPIO_INT_STAT_GPIO_INT_STAT_POS) </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__GPIO__INT__STAT.html#gab8b0dbf75669f89c7608d89a39e61076">  411</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_INT_STAT_GPIO_INT_STAT_PENDING      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__GPIO__INT__STAT.html#gac09f0f3897bbaa498d35c5f2f9b4a711">  412</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_INT_STAT_GPIO_INT_STAT_PENDING      (MXC_V_GPIO_INT_STAT_GPIO_INT_STAT_PENDING &lt;&lt; MXC_F_GPIO_INT_STAT_GPIO_INT_STAT_POS) </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__GPIO__INT__CLR.html#gad3cc3472d76c5858672b7ebbe1dfc1c2">  424</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_INT_CLR_ALL_POS                     0 </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group__GPIO__INT__CLR.html#ga634a5b77fbb0d3f9e07193cb88f05a4a">  425</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_INT_CLR_ALL                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_CLR_ALL_POS)) </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group__GPIO__WAKE__EN.html#ga5f1e01a7c85aac4c7bcf47fe73035a5d">  436</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_WAKE_EN_GPIO_WAKE_EN_POS            0 </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group__GPIO__WAKE__EN.html#ga11c66804493d7552a082b6649e2d8d24">  437</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_WAKE_EN_GPIO_WAKE_EN                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_WAKE_EN_GPIO_WAKE_EN_POS)) </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group__GPIO__WAKE__EN.html#ga4c4b3f87ac89adc1be55663ebda38b6c">  438</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_WAKE_EN_GPIO_WAKE_EN_DIS            ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group__GPIO__WAKE__EN.html#ga6d0186952c5df60dc25f3efc6734b4e0">  439</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_WAKE_EN_GPIO_WAKE_EN_DIS            (MXC_V_GPIO_WAKE_EN_GPIO_WAKE_EN_DIS &lt;&lt; MXC_F_GPIO_WAKE_EN_GPIO_WAKE_EN_POS) </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group__GPIO__WAKE__EN.html#ga72b884817720a5cc27a01561b37d9712">  440</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_WAKE_EN_GPIO_WAKE_EN_EN             ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group__GPIO__WAKE__EN.html#gafc48f2b7bb177640b2781324d548e2f5">  441</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_WAKE_EN_GPIO_WAKE_EN_EN             (MXC_V_GPIO_WAKE_EN_GPIO_WAKE_EN_EN &lt;&lt; MXC_F_GPIO_WAKE_EN_GPIO_WAKE_EN_POS) </span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group__GPIO__WAKE__EN__SET.html#ga9a13f6b748e559fd3d668cb5c09aecc2">  453</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_WAKE_EN_SET_ALL_POS                 0 </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group__GPIO__WAKE__EN__SET.html#ga6898b0b326604fe29415ce288d75c523">  454</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_WAKE_EN_SET_ALL                     ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_WAKE_EN_SET_ALL_POS)) </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group__GPIO__WAKE__EN__CLR.html#gae9159c8dcd944cde538b4f1e4e113652">  466</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_WAKE_EN_CLR_ALL_POS                 0 </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group__GPIO__WAKE__EN__CLR.html#gafbb2fa7c72ff5f1abcfc97654951822a">  467</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_WAKE_EN_CLR_ALL                     ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_WAKE_EN_CLR_ALL_POS)) </span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group__GPIO__INT__DUAL__EDGE.html#gad858c9975958376ca05f4fa61799f616">  478</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_POS 0 </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group__GPIO__INT__DUAL__EDGE.html#ga2da4065b2dda907deb9d2667e6a563d5">  479</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE    ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_POS)) </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group__GPIO__INT__DUAL__EDGE.html#ga5cb1e1b246cf12d4968482dee154c410">  480</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_NO ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group__GPIO__INT__DUAL__EDGE.html#gabda1d70e4894aa5f1b9fbf92feeb5ee3">  481</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_NO (MXC_V_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_NO &lt;&lt; MXC_F_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_POS) </span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__GPIO__INT__DUAL__EDGE.html#gaed5912f5f7bfe2c2f5e339fdf43a58bc">  482</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_EN ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__GPIO__INT__DUAL__EDGE.html#gaed4cde596d35ae9786dbe415d012ffdd">  483</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_EN (MXC_V_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_EN &lt;&lt; MXC_F_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_POS) </span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group__GPIO__PAD__CFG1.html#gad4671a3f371a3db59678c6f16f3aa8c5">  494</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_PAD_CFG1_GPIO_PAD_CFG1_POS          0 </span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group__GPIO__PAD__CFG1.html#gaf9e5a6dde9cbd513f83aefba8cf53233">  495</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_PAD_CFG1_GPIO_PAD_CFG1              ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_PAD_CFG1_GPIO_PAD_CFG1_POS)) </span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group__GPIO__PAD__CFG1.html#gaaa020b93dd5e46076681100e038fd911">  496</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_PAD_CFG1_GPIO_PAD_CFG1_IMPEDANCE    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__GPIO__PAD__CFG1.html#gaee891e0f74869b758125258a55cd302f">  497</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_PAD_CFG1_GPIO_PAD_CFG1_IMPEDANCE    (MXC_V_GPIO_PAD_CFG1_GPIO_PAD_CFG1_IMPEDANCE &lt;&lt; MXC_F_GPIO_PAD_CFG1_GPIO_PAD_CFG1_POS) </span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__GPIO__PAD__CFG1.html#gaddd398bb6aa717551c399f842a72a8d5">  498</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_PAD_CFG1_GPIO_PAD_CFG1_PU           ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__GPIO__PAD__CFG1.html#ga9190ed585baa7004268155e47c28c905">  499</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_PAD_CFG1_GPIO_PAD_CFG1_PU           (MXC_V_GPIO_PAD_CFG1_GPIO_PAD_CFG1_PU &lt;&lt; MXC_F_GPIO_PAD_CFG1_GPIO_PAD_CFG1_POS) </span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__GPIO__PAD__CFG1.html#ga9016649c2d5b21dc37dc95e6b710743e">  500</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_PAD_CFG1_GPIO_PAD_CFG1_PD           ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group__GPIO__PAD__CFG1.html#gac2a8618b03ff8a0afe93d2792d3601c3">  501</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_PAD_CFG1_GPIO_PAD_CFG1_PD           (MXC_V_GPIO_PAD_CFG1_GPIO_PAD_CFG1_PD &lt;&lt; MXC_F_GPIO_PAD_CFG1_GPIO_PAD_CFG1_POS) </span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group__GPIO__PAD__CFG2.html#gab4347447d3eadf3f7d0bee8cb0bb1788">  512</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_PAD_CFG2_GPIO_PAD_CFG2_POS          0 </span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group__GPIO__PAD__CFG2.html#ga19088390b32000b948fb91417ffdb64e">  513</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_PAD_CFG2_GPIO_PAD_CFG2              ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_PAD_CFG2_GPIO_PAD_CFG2_POS)) </span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__GPIO__PAD__CFG2.html#ga33c73392b6ee368ab525d91a563a0793">  514</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_PAD_CFG2_GPIO_PAD_CFG2_IMPEDANCE    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group__GPIO__PAD__CFG2.html#ga17593381b2dd30d9f08c1abcc58217e2">  515</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_PAD_CFG2_GPIO_PAD_CFG2_IMPEDANCE    (MXC_V_GPIO_PAD_CFG2_GPIO_PAD_CFG2_IMPEDANCE &lt;&lt; MXC_F_GPIO_PAD_CFG2_GPIO_PAD_CFG2_POS) </span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group__GPIO__PAD__CFG2.html#ga4c4b433a72c072489cd7fc0a7007e879">  516</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_PAD_CFG2_GPIO_PAD_CFG2_PU           ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group__GPIO__PAD__CFG2.html#ga740b6a4a77b5db8b17fffa69d9499d47">  517</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_PAD_CFG2_GPIO_PAD_CFG2_PU           (MXC_V_GPIO_PAD_CFG2_GPIO_PAD_CFG2_PU &lt;&lt; MXC_F_GPIO_PAD_CFG2_GPIO_PAD_CFG2_POS) </span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group__GPIO__PAD__CFG2.html#ga6cf9a09a68785d37b9b16c9a9267a0d2">  518</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_PAD_CFG2_GPIO_PAD_CFG2_PD           ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group__GPIO__PAD__CFG2.html#gacd073c4f4f7cc39455e4cf29230a7d8a">  519</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_PAD_CFG2_GPIO_PAD_CFG2_PD           (MXC_V_GPIO_PAD_CFG2_GPIO_PAD_CFG2_PD &lt;&lt; MXC_F_GPIO_PAD_CFG2_GPIO_PAD_CFG2_POS) </span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group__GPIO__EN1.html#gae2c3e728533d5dcff875dd3b3a8eeac7">  530</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_EN1_GPIO_EN1_POS                    0 </span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group__GPIO__EN1.html#ga3724a944f84a049facb97bf25593e6c2">  531</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_EN1_GPIO_EN1                        ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN1_GPIO_EN1_POS)) </span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group__GPIO__EN1.html#ga41d28569d92c7a59cd54f2c7e4155fb6">  532</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_EN1_GPIO_EN1_PRIMARY                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__GPIO__EN1.html#gac7a8f2fbf52f510db22b99c77184cd47">  533</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_EN1_GPIO_EN1_PRIMARY                (MXC_V_GPIO_EN1_GPIO_EN1_PRIMARY &lt;&lt; MXC_F_GPIO_EN1_GPIO_EN1_POS) </span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group__GPIO__EN1.html#ga5c8a103328700fcf1d0c0fd9b4a9acad">  534</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_EN1_GPIO_EN1_SECONDARY              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group__GPIO__EN1.html#ga489775d0dea2907ac3e4d0dcdf7b2eca">  535</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_EN1_GPIO_EN1_SECONDARY              (MXC_V_GPIO_EN1_GPIO_EN1_SECONDARY &lt;&lt; MXC_F_GPIO_EN1_GPIO_EN1_POS) </span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group__GPIO__EN1__SET.html#ga582e5b6339fd338628b4c8a8e653fb26">  547</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_EN1_SET_ALL_POS                     0 </span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group__GPIO__EN1__SET.html#gac09654b4817049e68773ee4543495fea">  548</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_EN1_SET_ALL                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN1_SET_ALL_POS)) </span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group__GPIO__EN1__CLR.html#gaf418bee2299bdc9d72c1eede1e92e36c">  560</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_EN1_CLR_ALL_POS                     0 </span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group__GPIO__EN1__CLR.html#gad06bf21c50d2000d60f610f1547bfa96">  561</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_EN1_CLR_ALL                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN1_CLR_ALL_POS)) </span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group__GPIO__EN2.html#ga58999c0118aecddf982168b772de8bad">  572</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_EN2_GPIO_EN2_POS                    0 </span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group__GPIO__EN2.html#ga944a65449a004122b73762c85f9fba86">  573</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_EN2_GPIO_EN2                        ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN2_GPIO_EN2_POS)) </span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__GPIO__EN2.html#gae2fd276695fb33b3afd222bbaf975906">  574</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_EN2_GPIO_EN2_PRIMARY                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group__GPIO__EN2.html#gaa28d84b44f47df032f4a9160b03e8b8d">  575</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_EN2_GPIO_EN2_PRIMARY                (MXC_V_GPIO_EN2_GPIO_EN2_PRIMARY &lt;&lt; MXC_F_GPIO_EN2_GPIO_EN2_POS) </span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group__GPIO__EN2.html#ga7c85916db6cdba6779c6b856c572228d">  576</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_EN2_GPIO_EN2_SECONDARY              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__GPIO__EN2.html#gaca446f72783206ce36021eb34b7bc41b">  577</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_EN2_GPIO_EN2_SECONDARY              (MXC_V_GPIO_EN2_GPIO_EN2_SECONDARY &lt;&lt; MXC_F_GPIO_EN2_GPIO_EN2_POS) </span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group__GPIO__EN2__SET.html#gace9256e9bdf151c1fc7846dd958e7011">  589</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_EN2_SET_ALL_POS                     0 </span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group__GPIO__EN2__SET.html#ga4dc28b7fe82c5c11f3f76a2df9e35d98">  590</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_EN2_SET_ALL                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN2_SET_ALL_POS)) </span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group__GPIO__EN2__CLR.html#gaaeaa2a6414a5e205c277cdbcee0e0cd0">  602</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_EN2_CLR_ALL_POS                     0 </span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group__GPIO__EN2__CLR.html#ga09378b8178626663cef26c51e4a82e72">  603</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_EN2_CLR_ALL                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN2_CLR_ALL_POS)) </span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group__GPIO__DS.html#ga125e85906fc3da0c1aa3197701735719">  615</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_DS_DS_POS                           0 </span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group__GPIO__DS.html#ga6c8ed9dac830fabed7698e569299e27c">  616</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_DS_DS                               ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_DS_DS_POS)) </span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group__GPIO__DS.html#gad739fa75372dd6bdd2b5e0841fc9effa">  617</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_DS_DS_LD                            ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group__GPIO__DS.html#ga67b0392d52d02fed334c79687470b3e6">  618</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_DS_DS_LD                            (MXC_V_GPIO_DS_DS_LD &lt;&lt; MXC_F_GPIO_DS_DS_POS) </span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group__GPIO__DS.html#ga713c84ffbbd7fc410b2dd952a4539652">  619</a></span>&#160;<span class="preprocessor"> #define MXC_V_GPIO_DS_DS_HD                            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group__GPIO__DS.html#ga73778b081741348d83b0d7beab1003ef">  620</a></span>&#160;<span class="preprocessor"> #define MXC_S_GPIO_DS_DS_HD                            (MXC_V_GPIO_DS_DS_HD &lt;&lt; MXC_F_GPIO_DS_DS_POS) </span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group__GPIO__DS1.html#gad7d27ae232274b660b090ef4ce6317ae">  632</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_DS1_ALL_POS                         0 </span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group__GPIO__DS1.html#gaeef652494907cca2bd64ad0aabc67072">  633</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_DS1_ALL                             ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_DS1_ALL_POS)) </span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group__GPIO__PS.html#gada026aa655bc7bbe45b1dee3a3f3cd19">  643</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_PS_ALL_POS                          0 </span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group__GPIO__PS.html#ga1c4941df25cf05cea19969b5a2c26c66">  644</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_PS_ALL                              ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_PS_ALL_POS)) </span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group__GPIO__VSSEL.html#ga4cd24bdac8b92fb2f1e3d3a05669e850">  654</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_VSSEL_ALL_POS                       0 </span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group__GPIO__VSSEL.html#ga30f60e7506c199b69d1e69b200fe1b6b">  655</a></span>&#160;<span class="preprocessor"> #define MXC_F_GPIO_VSSEL_ALL                           ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_VSSEL_ALL_POS)) </span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;}</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _GPIO_REGS_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="structmxc__gpio__regs__t_html_a87f96b8f0b9f74dde9665327e64f59c6"><div class="ttname"><a href="structmxc__gpio__regs__t.html#a87f96b8f0b9f74dde9665327e64f59c6">mxc_gpio_regs_t::int_clr</a></div><div class="ttdeci">__IO uint32_t int_clr</div><div class="ttdoc">0x48: GPIO INT_CLR Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:107</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_ae8eb843fcc4aa762cdd6daf467ca1ab5"><div class="ttname"><a href="structmxc__gpio__regs__t.html#ae8eb843fcc4aa762cdd6daf467ca1ab5">mxc_gpio_regs_t::out_set</a></div><div class="ttdeci">__O uint32_t out_set</div><div class="ttdoc">0x1C: GPIO OUT_SET Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:96</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_a1bf54ff6d19358935cae207fb30f78b9"><div class="ttname"><a href="structmxc__gpio__regs__t.html#a1bf54ff6d19358935cae207fb30f78b9">mxc_gpio_regs_t::en2</a></div><div class="ttdeci">__IO uint32_t en2</div><div class="ttdoc">0x74: GPIO EN2 Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:118</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_ab7bb644b9ff7da05df3addd6884b90c1"><div class="ttname"><a href="structmxc__gpio__regs__t.html#ab7bb644b9ff7da05df3addd6884b90c1">mxc_gpio_regs_t::int_en</a></div><div class="ttdeci">__IO uint32_t int_en</div><div class="ttdoc">0x34: GPIO INT_EN Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:102</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_a5530f6655cb11931921d527b2d97ce82"><div class="ttname"><a href="structmxc__gpio__regs__t.html#a5530f6655cb11931921d527b2d97ce82">mxc_gpio_regs_t::en1_clr</a></div><div class="ttdeci">__IO uint32_t en1_clr</div><div class="ttdoc">0x70: GPIO EN1_CLR Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:117</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_a59981dba0d003b2d1869a2e9583fb5ea"><div class="ttname"><a href="structmxc__gpio__regs__t.html#a59981dba0d003b2d1869a2e9583fb5ea">mxc_gpio_regs_t::wake_en_clr</a></div><div class="ttdeci">__IO uint32_t wake_en_clr</div><div class="ttdoc">0x54: GPIO WAKE_EN_CLR Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:110</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_af79908b309ce0db975d2fc86f715df03"><div class="ttname"><a href="structmxc__gpio__regs__t.html#af79908b309ce0db975d2fc86f715df03">mxc_gpio_regs_t::int_mod</a></div><div class="ttdeci">__IO uint32_t int_mod</div><div class="ttdoc">0x28: GPIO INT_MOD Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:99</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_a09c244fbc1eb2b68000e3446c9da7092"><div class="ttname"><a href="structmxc__gpio__regs__t.html#a09c244fbc1eb2b68000e3446c9da7092">mxc_gpio_regs_t::en_clr</a></div><div class="ttdeci">__IO uint32_t en_clr</div><div class="ttdoc">0x08: GPIO EN_CLR Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:91</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_a2ebe119356fa75bd745984ae2bf71494"><div class="ttname"><a href="structmxc__gpio__regs__t.html#a2ebe119356fa75bd745984ae2bf71494">mxc_gpio_regs_t::ps</a></div><div class="ttdeci">__IO uint32_t ps</div><div class="ttdoc">0xB8: GPIO PS Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:126</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_a40c3185a68d40c6f23acba1f722b98c2"><div class="ttname"><a href="structmxc__gpio__regs__t.html#a40c3185a68d40c6f23acba1f722b98c2">mxc_gpio_regs_t::int_en_clr</a></div><div class="ttdeci">__IO uint32_t int_en_clr</div><div class="ttdoc">0x3C: GPIO INT_EN_CLR Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:104</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_a28fac16f51d6c2bdba3a56f058bc1a09"><div class="ttname"><a href="structmxc__gpio__regs__t.html#a28fac16f51d6c2bdba3a56f058bc1a09">mxc_gpio_regs_t::out_clr</a></div><div class="ttdeci">__O uint32_t out_clr</div><div class="ttdoc">0x20: GPIO OUT_CLR Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:97</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_ae38ef1bb1b50e0c44a0b179d004e401c"><div class="ttname"><a href="structmxc__gpio__regs__t.html#ae38ef1bb1b50e0c44a0b179d004e401c">mxc_gpio_regs_t::int_dual_edge</a></div><div class="ttdeci">__IO uint32_t int_dual_edge</div><div class="ttdoc">0x5C: GPIO INT_DUAL_EDGE Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:112</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_aabdf76d86254e27c51d49674ec34a97d"><div class="ttname"><a href="structmxc__gpio__regs__t.html#aabdf76d86254e27c51d49674ec34a97d">mxc_gpio_regs_t::wake_en_set</a></div><div class="ttdeci">__IO uint32_t wake_en_set</div><div class="ttdoc">0x50: GPIO WAKE_EN_SET Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:109</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_a12ebf0d620fc9bcd0e7a04bb0eb87095"><div class="ttname"><a href="structmxc__gpio__regs__t.html#a12ebf0d620fc9bcd0e7a04bb0eb87095">mxc_gpio_regs_t::en</a></div><div class="ttdeci">__IO uint32_t en</div><div class="ttdoc">0x00: GPIO EN Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:89</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_aee2936a5c5dedb62edcb74445f45dad5"><div class="ttname"><a href="structmxc__gpio__regs__t.html#aee2936a5c5dedb62edcb74445f45dad5">mxc_gpio_regs_t::out_en_set</a></div><div class="ttdeci">__IO uint32_t out_en_set</div><div class="ttdoc">0x10: GPIO OUT_EN_SET Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:93</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_a3628e36093e2b9e7653a9d6dc9e0a767"><div class="ttname"><a href="structmxc__gpio__regs__t.html#a3628e36093e2b9e7653a9d6dc9e0a767">mxc_gpio_regs_t::wake_en</a></div><div class="ttdeci">__IO uint32_t wake_en</div><div class="ttdoc">0x4C: GPIO WAKE_EN Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:108</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_af63c0f10e0d2dd9723a7a6de899c33ec"><div class="ttname"><a href="structmxc__gpio__regs__t.html#af63c0f10e0d2dd9723a7a6de899c33ec">mxc_gpio_regs_t::is</a></div><div class="ttdeci">__IO uint32_t is</div><div class="ttdoc">0xA8: GPIO IS Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:122</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html"><div class="ttname"><a href="structmxc__gpio__regs__t.html">mxc_gpio_regs_t</a></div><div class="ttdoc">Structure type to access the GPIO Registers. </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:88</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_a19920be0077d7e457fd8f78e592e8ee7"><div class="ttname"><a href="structmxc__gpio__regs__t.html#a19920be0077d7e457fd8f78e592e8ee7">mxc_gpio_regs_t::en_set</a></div><div class="ttdeci">__IO uint32_t en_set</div><div class="ttdoc">0x04: GPIO EN_SET Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:90</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_ab4dc84cfaccce1a45dddf48ae55541b9"><div class="ttname"><a href="structmxc__gpio__regs__t.html#ab4dc84cfaccce1a45dddf48ae55541b9">mxc_gpio_regs_t::en1_set</a></div><div class="ttdeci">__IO uint32_t en1_set</div><div class="ttdoc">0x6C: GPIO EN1_SET Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:116</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_a0e9363bc6e34884e294f55287d764399"><div class="ttname"><a href="structmxc__gpio__regs__t.html#a0e9363bc6e34884e294f55287d764399">mxc_gpio_regs_t::in</a></div><div class="ttdeci">__I uint32_t in</div><div class="ttdoc">0x24: GPIO IN Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:98</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_ae3fee91062860fb154b6056ea2d184d4"><div class="ttname"><a href="structmxc__gpio__regs__t.html#ae3fee91062860fb154b6056ea2d184d4">mxc_gpio_regs_t::en2_clr</a></div><div class="ttdeci">__IO uint32_t en2_clr</div><div class="ttdoc">0x7C: GPIO EN2_CLR Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:120</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_ae9a085f22f1e2aa41ce4fcb606a55327"><div class="ttname"><a href="structmxc__gpio__regs__t.html#ae9a085f22f1e2aa41ce4fcb606a55327">mxc_gpio_regs_t::pad_cfg2</a></div><div class="ttdeci">__IO uint32_t pad_cfg2</div><div class="ttdoc">0x64: GPIO PAD_CFG2 Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:114</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_a1be455cc78ca47c12031e924be841be3"><div class="ttname"><a href="structmxc__gpio__regs__t.html#a1be455cc78ca47c12031e924be841be3">mxc_gpio_regs_t::en1</a></div><div class="ttdeci">__IO uint32_t en1</div><div class="ttdoc">0x68: GPIO EN1 Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:115</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_aa1416bcf0a3a68c007b167e0ac79ae9d"><div class="ttname"><a href="structmxc__gpio__regs__t.html#aa1416bcf0a3a68c007b167e0ac79ae9d">mxc_gpio_regs_t::ds</a></div><div class="ttdeci">__IO uint32_t ds</div><div class="ttdoc">0xB0: GPIO DS Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:124</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_a9612ed1d0d8919844ace750f947844f2"><div class="ttname"><a href="structmxc__gpio__regs__t.html#a9612ed1d0d8919844ace750f947844f2">mxc_gpio_regs_t::int_en_set</a></div><div class="ttdeci">__IO uint32_t int_en_set</div><div class="ttdoc">0x38: GPIO INT_EN_SET Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:103</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_ae602770bef6e294d047a2ee7975e25d0"><div class="ttname"><a href="structmxc__gpio__regs__t.html#ae602770bef6e294d047a2ee7975e25d0">mxc_gpio_regs_t::out_en_clr</a></div><div class="ttdeci">__IO uint32_t out_en_clr</div><div class="ttdoc">0x14: GPIO OUT_EN_CLR Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:94</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_a98fbb84df6f74baff23d056a526c1ec4"><div class="ttname"><a href="structmxc__gpio__regs__t.html#a98fbb84df6f74baff23d056a526c1ec4">mxc_gpio_regs_t::vssel</a></div><div class="ttdeci">__IO uint32_t vssel</div><div class="ttdoc">0xC0: GPIO VSSEL Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:128</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_aa15134bd59dc86c6735a8126ccd86bc1"><div class="ttname"><a href="structmxc__gpio__regs__t.html#aa15134bd59dc86c6735a8126ccd86bc1">mxc_gpio_regs_t::sr</a></div><div class="ttdeci">__IO uint32_t sr</div><div class="ttdoc">0xAC: GPIO SR Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:123</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_a4f913ed090f662fe8b65860c2937faff"><div class="ttname"><a href="structmxc__gpio__regs__t.html#a4f913ed090f662fe8b65860c2937faff">mxc_gpio_regs_t::int_pol</a></div><div class="ttdeci">__IO uint32_t int_pol</div><div class="ttdoc">0x2C: GPIO INT_POL Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:100</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_af170c398f4cdc87c8b2c4cd6f0c135da"><div class="ttname"><a href="structmxc__gpio__regs__t.html#af170c398f4cdc87c8b2c4cd6f0c135da">mxc_gpio_regs_t::pad_cfg1</a></div><div class="ttdeci">__IO uint32_t pad_cfg1</div><div class="ttdoc">0x60: GPIO PAD_CFG1 Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:113</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_a59397d720eb460fad58c573a8f863e07"><div class="ttname"><a href="structmxc__gpio__regs__t.html#a59397d720eb460fad58c573a8f863e07">mxc_gpio_regs_t::out_en</a></div><div class="ttdeci">__IO uint32_t out_en</div><div class="ttdoc">0x0C: GPIO OUT_EN Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:92</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_abf8c5a5c842a4c07c023d218a3e3c16d"><div class="ttname"><a href="structmxc__gpio__regs__t.html#abf8c5a5c842a4c07c023d218a3e3c16d">mxc_gpio_regs_t::en2_set</a></div><div class="ttdeci">__IO uint32_t en2_set</div><div class="ttdoc">0x78: GPIO EN2_SET Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:119</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_a91168a379332b56f62afa1c690beb379"><div class="ttname"><a href="structmxc__gpio__regs__t.html#a91168a379332b56f62afa1c690beb379">mxc_gpio_regs_t::ds1</a></div><div class="ttdeci">__IO uint32_t ds1</div><div class="ttdoc">0xB4: GPIO DS1 Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:125</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_aafca04b07b05f384110bad47f03a11c5"><div class="ttname"><a href="structmxc__gpio__regs__t.html#aafca04b07b05f384110bad47f03a11c5">mxc_gpio_regs_t::int_stat</a></div><div class="ttdeci">__I uint32_t int_stat</div><div class="ttdoc">0x40: GPIO INT_STAT Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:105</div></div>
<div class="ttc" id="structmxc__gpio__regs__t_html_a569d1b15db75f25b605a0e31b4af24f1"><div class="ttname"><a href="structmxc__gpio__regs__t.html#a569d1b15db75f25b605a0e31b4af24f1">mxc_gpio_regs_t::out</a></div><div class="ttdeci">__IO uint32_t out</div><div class="ttdoc">0x18: GPIO OUT Register </div><div class="ttdef"><b>Definition:</b> gpio_regs.h:95</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_3540c00680c2664f9f7e8f48ca1cab09.html">Libraries</a></li><li class="navelem"><a class="el" href="dir_a90765e41fb8b3d75926728d8eb0ba1f.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_51d3d3d6b5d37e3cf040ada011e6ffd2.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea8616b50ebe98e6a527573b9ab84a3e.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_0de815313a737240a59d0050907c72a5.html">MAX32665</a></li><li class="navelem"><a class="el" href="dir_2d7d6ffa0d44ce886c28ddb51e9a367e.html">Include</a></li><li class="navelem"><b>gpio_regs.h</b></li>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 0.2 </li>
  </ul>
</div>
</body>
</html>
