{"sha": "e83507ebdc0179775192aa9e15ff194184fe0d50", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTgzNTA3ZWJkYzAxNzk3NzUxOTJhYTllMTVmZjE5NDE4NGZlMGQ1MA==", "commit": {"author": {"name": "Alexander Ivchenko", "email": "alexander.ivchenko@intel.com", "date": "2014-10-28T13:54:22Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2014-10-28T13:54:22Z"}, "message": "AVX-512. 81.2/n. Add new built-ins.\n\ngcc/\n\t* config/i386/i386-builtin-types.def\n\t(SHORT): New.\n\t(V32HI): Ditto.\n\t(V12QI): Ditto.\n\t(V14QI): Ditto.\n\t(V32SI): Ditto.\n\t(V8UDI): Ditto.\n\t(V16USI): Ditto.\n\t(V32UHI): Ditto.\n\t(PSHORT): Ditto.\n\t(PV32QI): Ditto.\n\t(PV32HI): Ditto.\n\t(PV64QI): Ditto.\n\t(PCV8HI): Ditto.\n\t(PCV16QI): Ditto.\n\t(PCV16HI): Ditto.\n\t(PCV32QI): Ditto.\n\t(PCV32HI): Ditto.\n\t(PCV64QI): Ditto.\n\t(V4SF_FTYPE_V2DF_V4SF_QI): Ditto.\n\t(V4SF_FTYPE_V4DF_V4SF_QI): Ditto.\n\t(V4SF_FTYPE_V8HI_V4SF_QI): Ditto.\n\t(V8SF_FTYPE_V8HI_V8SF_QI): Ditto.\n\t(V16SF_FTYPE_V16HI): Ditto.\n\t(V16SF_FTYPE_V16HI_V16SF_HI): Ditto.\n\t(V16SF_FTYPE_V16SI): Ditto.\n\t(V4DI_FTYPE_V4DI): Ditto.\n\t(V16SI_FTYPE_V16SF): Ditto.\n\t(V8DI_FTYPE_PV2DI): Ditto.\n\t(V8DF_FTYPE_PV2DF): Ditto.\n\t(V4DI_FTYPE_PV2DI): Ditto.\n\t(V4DF_FTYPE_PV2DF): Ditto.\n\t(V16SI_FTYPE_PV2SI): Ditto.\n\t(V16SF_FTYPE_PV2SF): Ditto.\n\t(V8SF_FTYPE_FLOAT): Ditto.\n\t(V4SF_FTYPE_FLOAT): Ditto.\n\t(V4DF_FTYPE_DOUBLE): Ditto.\n\t(V8SF_FTYPE_PV4SF): Ditto.\n\t(V8SI_FTYPE_PV4SI): Ditto.\n\t(V4SI_FTYPE_PV2SI): Ditto.\n\t(V8SF_FTYPE_PV2SF): Ditto.\n\t(V8SI_FTYPE_PV2SI): Ditto.\n\t(V16SF_FTYPE_PV8SF): Ditto.\n\t(V16SI_FTYPE_PV8SI): Ditto.\n\t(V8DI_FTYPE_V8SF): Ditto.\n\t(V4DI_FTYPE_V4SF): Ditto.\n\t(V2DI_FTYPE_V4SF): Ditto.\n\t(V64QI_FTYPE_QI): Ditto.\n\t(V32HI_FTYPE_HI): Ditto.\n\t(V16UHI_FTYPE_V16UHI): Ditto.\n\t(V32UHI_FTYPE_V32UHI): Ditto.\n\t(V2UDI_FTYPE_V2UDI): Ditto.\n\t(V4UDI_FTYPE_V4UDI): Ditto.\n\t(V8UDI_FTYPE_V8UDI): Ditto.\n\t(V4USI_FTYPE_V4USI): Ditto.\n\t(V16USI_FTYPE_V16USI): Ditto.\n\t(V2DF_FTYPE_V4DF_INT_V2DF_QI): Ditto.\n\t(V2DF_FTYPE_V8DF_INT): Ditto.\n\t(V2DF_FTYPE_V8DF_INT_V2DF_QI): Ditto.\n\t(V2DI_FTYPE_V2DI_INT_V2DI_QI): Ditto.\n\t(V8DF_FTYPE_V8DF_INT): Ditto.\n\t(V4SF_FTYPE_V8SF_INT_V4SF_QI): Ditto.\n\t(V4SI_FTYPE_V2DF_V4SI_QI): Ditto.\n\t(V4SI_FTYPE_V4SI_INT_V4SI_QI): Ditto.\n\t(V4SI_FTYPE_V8HI_V8HI_V4SI_QI): Ditto.\n\t(V4SI_FTYPE_V8SI_INT_V4SI_QI): Ditto.\n\t(V8HI_FTYPE_V16QI_V16QI_V8HI_QI): Ditto.\n\t(V8DI_FTYPE_V8DI_INT): Ditto.\n\t(V8HI_FTYPE_V8SF_INT_V8HI_QI): Ditto.\n\t(V8HI_FTYPE_V4SF_INT_V8HI_QI): Ditto.\n\t(V8SF_FTYPE_V16SF_INT): Ditto.\n\t(V8SF_FTYPE_V16SF_INT_V8SF_QI): Ditto.\n\t(V64QI_FTYPE_V32HI_V32HI): Ditto.\n\t(V32HI_FTYPE_V16SI_V16SI): Ditto.\n\t(V8DF_FTYPE_V8DF_V2DF_INT): Ditto.\n\t(V8DF_FTYPE_V8DF_V2DF_INT_V8DF_QI): Ditto.\n\t(V8DF_FTYPE_V8DF_V8DF_INT): Ditto.\n\t(V8DF_FTYPE_V8DF_V8DF_INT_V8DF_QI_INT): Ditto.\n\t(V8DF_FTYPE_V8DF_V8DF_V8DI_INT): Ditto.\n\t(V8DF_FTYPE_V8DF_V8DF_V8DI_INT_QI): Ditto.\n\t(V4DF_FTYPE_V4DF_V4DF_V4DI_INT_QI): Ditto.\n\t(V2DF_FTYPE_V2DF_V2DF_V2DI_INT_QI): Ditto.\n\t(V16SF_FTYPE_V16SF_V16SF_INT_V16SF_HI_INT): Ditto.\n\t(V8SF_FTYPE_V8SF_V8SF_V8SI_INT_QI): Ditto.\n\t(V16SF_FTYPE_V16SF_V8SF_INT_V16SF_HI): Ditto.\n\t(V32HI_FTYPE_V64QI_V64QI): Ditto.\n\t(V16HI_FTYPE_V32QI_V32QI_V16HI_HI): Ditto.\n\t(V32HI_FTYPE_V64QI_V64QI_V32HI_SI): Ditto.\n\t(V32HI_FTYPE_V32HI_V32HI): Ditto.\n\t(V32HI_FTYPE_V32HI_INT): Ditto.\n\t(V16SI_FTYPE_V16SI_V8SI_INT_V16SI_HI): Ditto.\n\t(V16SI_FTYPE_V32HI_V32HI): Ditto.\n\t(V8SI_FTYPE_V16HI_V16HI_V8SI_QI): Ditto.\n\t(V16SI_FTYPE_V32HI_V32HI_V16SI_HI): Ditto.\n\t(V8SI_FTYPE_V8SI_INT_V8SI_QI): Ditto.\n\t(V8SI_FTYPE_V16SI_INT): Ditto.\n\t(V8SI_FTYPE_V16SI_INT_V8SI_QI): Ditto.\n\t(V8DI_FTYPE_V8DI_V8DI_INT_V8DI_DI): Ditto.\n\t(V4DI_FTYPE_V4DI_V4DI_INT_V4DI_SI): Ditto.\n\t(V2DI_FTYPE_V2DI_V2DI_INT_V2DI_HI): Ditto.\n\t(V8DI_FTYPE_V8DI_V4DI_INT): Ditto.\n\t(V8DI_FTYPE_V8DI_V2DI_INT): Ditto.\n\t(V8DI_FTYPE_V8DI_V2DI_INT_V8DI_QI): Ditto.\n\t(V8DI_FTYPE_V16SI_V16SI): Ditto.\n\t(V8DI_FTYPE_V64QI_V64QI): Ditto.\n\t(V4DI_FTYPE_V4DI_INT_V4DI_QI): Ditto.\n\t(V2DI_FTYPE_V4DI_INT_V2DI_QI): Ditto.\n\t(V2DI_FTYPE_V8DI_INT): Ditto.\n\t(V2DI_FTYPE_V8DI_INT_V2DI_QI): Ditto.\n\t(QI_FTYPE_QI): Ditto.\n\t(SI_FTYPE_SI): Ditto.\n\t(DI_FTYPE_DI): Ditto.\n\t(HI_FTYPE_V16QI): Ditto.\n\t(SI_FTYPE_V32QI): Ditto.\n\t(DI_FTYPE_V64QI): Ditto.\n\t(QI_FTYPE_V8HI): Ditto.\n\t(HI_FTYPE_V16HI): Ditto.\n\t(SI_FTYPE_V32HI): Ditto.\n\t(QI_FTYPE_V4SI): Ditto.\n\t(QI_FTYPE_V8SI): Ditto.\n\t(HI_FTYPE_V16SI): Ditto.\n\t(QI_FTYPE_V2DI): Ditto.\n\t(QI_FTYPE_V4DI): Ditto.\n\t(QI_FTYPE_V8DI): Ditto.\n\t(V16QI_FTYPE_HI): Ditto.\n\t(V32QI_FTYPE_SI): Ditto.\n\t(V64QI_FTYPE_DI): Ditto.\n\t(V8HI_FTYPE_QI): Ditto.\n\t(V16HI_FTYPE_HI): Ditto.\n\t(V32HI_FTYPE_SI): Ditto.\n\t(V4SI_FTYPE_QI): Ditto.\n\t(V4SI_FTYPE_HI): Ditto.\n\t(V8SI_FTYPE_QI): Ditto.\n\t(V8SI_FTYPE_HI): Ditto.\n\t(V2DI_FTYPE_QI): Ditto.\n\t(V4DI_FTYPE_QI): Ditto.\n\t(QI_FTYPE_QI_QI): Ditto.\n\t(SI_FTYPE_SI_SI): Ditto.\n\t(DI_FTYPE_DI_DI): Ditto.\n\t(QI_FTYPE_QI_INT): Ditto.\n\t(SI_FTYPE_SI_INT): Ditto.\n\t(DI_FTYPE_DI_INT): Ditto.\n\t(HI_FTYPE_V16QI_V16QI): Ditto.\n\t(HI_FTYPE_V16QI_V16QI_HI): Ditto.\n\t(HI_FTYPE_V16QI_V16QI_INT_HI): Ditto.\n\t(SI_FTYPE_V32QI_V32QI): Ditto.\n\t(SI_FTYPE_V32QI_V32QI_SI): Ditto.\n\t(SI_FTYPE_V32QI_V32QI_INT_SI): Ditto.\n\t(DI_FTYPE_V64QI_V64QI): Ditto.\n\t(DI_FTYPE_V64QI_V64QI_DI): Ditto.\n\t(DI_FTYPE_V64QI_V64QI_INT_DI): Ditto.\n\t(QI_FTYPE_V8HI_V8HI): Ditto.\n\t(QI_FTYPE_V8HI_V8HI_QI): Ditto.\n\t(QI_FTYPE_V8HI_V8HI_INT_QI): Ditto.\n\t(HI_FTYPE_V16HI_V16HI): Ditto.\n\t(HI_FTYPE_V16HI_V16HI_HI): Ditto.\n\t(HI_FTYPE_V16HI_V16HI_INT_HI): Ditto.\n\t(SI_FTYPE_V32HI_V32HI): Ditto.\n\t(SI_FTYPE_V32HI_V32HI_SI): Ditto.\n\t(SI_FTYPE_V32HI_V32HI_INT_SI): Ditto.\n\t(QI_FTYPE_V4SI_V4SI): Ditto.\n\t(QI_FTYPE_V4SI_V4SI_QI): Ditto.\n\t(QI_FTYPE_V4SI_V4SI_INT_QI): Ditto.\n\t(QI_FTYPE_V8SI_V8SI): Ditto.\n\t(QI_FTYPE_V8SI_V8SI_QI): Ditto.\n\t(QI_FTYPE_V8SI_V8SI_INT_QI): Ditto.\n\t(QI_FTYPE_V2DI_V2DI): Ditto.\n\t(QI_FTYPE_V2DI_V2DI_QI): Ditto.\n\t(QI_FTYPE_V2DI_V2DI_INT_QI): Ditto.\n\t(QI_FTYPE_V4DI_V4DI): Ditto.\n\t(QI_FTYPE_V4DI_V4DI_QI): Ditto.\n\t(QI_FTYPE_V4DI_V4DI_INT_QI): Ditto.\n\t(V32HI_FTYPE_V32HI_V32HI_V32HI): Ditto.\n\t(V4DF_FTYPE_V4DF_V4DI_INT): Ditto.\n\t(V2DF_FTYPE_V2DI_V2DF_V2DF_QI): Ditto.\n\t(V2DF_FTYPE_V2DF_V2DI_V2DF_QI): Ditto.\n\t(V4DF_FTYPE_V4DF_V2DF_INT_V4DF_QI): Ditto.\n\t(V8DI_FTYPE_V8DI_V8DI_INT): Ditto.\n\t(V4SF_FTYPE_V4SI_V4SF_V4SF_QI): Ditto.\n\t(V4SF_FTYPE_V4SF_V4SI_V4SF_QI): Ditto.\n\t(V4SF_FTYPE_V4SF_V4SF_V4SF_QI): Ditto.\n\t(V4SF_FTYPE_V4SF_V2DF_V4SF_QI): Ditto.\n\t(V8SF_FTYPE_V8SF_V4SF_INT_V8SF_QI): Ditto.\n\t(V8SI_FTYPE_V8SI_V4SI_INT_V8SI_QI): Ditto.\n\t(V4DI_FTYPE_V4DI_V2DI_INT_V4DI_QI): Ditto.\n\t(V2DF_FTYPE_V2DF_V2DF_QI): Ditto.\n\t(V2DF_FTYPE_V4SF_V2DF_QI): Ditto.\n\t(V2DF_FTYPE_V4SI_V2DF_QI): Ditto.\n\t(V4DF_FTYPE_V4DF_V4DF_QI): Ditto.\n\t(V4DF_FTYPE_V4SF_V4DF_QI): Ditto.\n\t(V4DF_FTYPE_V4SI_V4DF_QI): Ditto.\n\t(V2DI_FTYPE_V4SI_V2DI_QI): Ditto.\n\t(V2DI_FTYPE_V8HI_V2DI_QI): Ditto.\n\t(V8DI_FTYPE_V8DF_V8DI_QI): Ditto.\n\t(V4DI_FTYPE_V4DF_V4DI_QI): Ditto.\n\t(V2DI_FTYPE_V2DF_V2DI_QI): Ditto.\n\t(V2DI_FTYPE_V2DI_V2DI_V2DI_QI): Ditto.\n\t(V2DI_FTYPE_V2DI_V2DI_INT_V2DI_QI): Ditto.\n\t(V4DI_FTYPE_V4DI_V4DI_V4DI_QI): Ditto.\n\t(V4DI_FTYPE_V4DI_V4DI_INT_V4DI_QI): Ditto.\n\t(V2DI_FTYPE_V16QI_V2DI_QI): Ditto.\n\t(V4DI_FTYPE_V16QI_V4DI_QI): Ditto.\n\t(V4DI_FTYPE_V4DI_V4DI_QI): Ditto.\n\t(V4DI_FTYPE_V4SI_V4DI_QI): Ditto.\n\t(V4DI_FTYPE_V8HI_V4DI_QI): Ditto.\n\t(V4DF_FTYPE_V4DI_V4DF_V4DF_QI): Ditto.\n\t(V4DF_FTYPE_V4DF_V4DI_V4DF_QI): Ditto.\n\t(V4DF_FTYPE_V4DF_V4DF_V4DF_QI): Ditto.\n\t(V16QI_FTYPE_V16QI_V16QI_V16QI_HI): Ditto.\n\t(V16HI_FTYPE_V16HI_V16HI_V16HI_HI): Ditto.\n\t(V32HI_FTYPE_V32HI_V32HI_V32HI_SI): Ditto.\n\t(V64QI_FTYPE_V64QI_V64QI_V64QI_DI): Ditto.\n\t(V32QI_FTYPE_V32QI_V32QI_V32QI_SI): Ditto.\n\t(V8HI_FTYPE_V8HI_V8HI_V8HI_QI): Ditto.\n\t(V4SF_FTYPE_V4SF_V4SF_QI): Ditto.\n\t(V4SF_FTYPE_V4SI_V4SF_QI): Ditto.\n\t(V8SF_FTYPE_V8SF_V8SF_QI): Ditto.\n\t(V8SF_FTYPE_V8SI_V8SF_QI): Ditto.\n\t(V4SI_FTYPE_V16QI_V4SI_QI): Ditto.\n\t(V4SI_FTYPE_V8HI_V4SI_QI): Ditto.\n\t(V8SI_FTYPE_V8SI_V8SI_QI): Ditto.\n\t(V8SI_FTYPE_V8HI_V8SI_QI): Ditto.\n\t(V8SI_FTYPE_V16QI_V8SI_QI): Ditto.\n\t(V4SI_FTYPE_V4SI_V4SI_V4SI_QI): Ditto.\n\t(V4SI_FTYPE_V4SI_V4SI_INT_V4SI_QI): Ditto.\n\t(V8SF_FTYPE_V8SF_V8SF_V8SF_QI): Ditto.\n\t(V8SF_FTYPE_V8SI_V8SF_V8SF_QI): Ditto.\n\t(V8SF_FTYPE_V8SF_V8SI_V8SF_QI): Ditto.\n\t(V8SI_FTYPE_V8SI_V8SI_V8SI_QI): Ditto.\n\t(V8SI_FTYPE_V8SI_V8SI_INT_V8SI_QI): Ditto.\n\t(V16SF_FTYPE_V8SF_V16SF_HI): Ditto.\n\t(V16SI_FTYPE_V8SI_V16SI_HI): Ditto.\n\t(V4SI_FTYPE_V4DF_V4SI_QI): Ditto.\n\t(V8DI_FTYPE_PCCHAR_V8DI_QI): Ditto.\n\t(V8SF_FTYPE_PCFLOAT_V8SF_QI): Ditto.\n\t(V4SF_FTYPE_PCFLOAT_V4SF_QI): Ditto.\n\t(V4DF_FTYPE_PCDOUBLE_V4DF_QI): Ditto.\n\t(V2DF_FTYPE_PCDOUBLE_V2DF_QI): Ditto.\n\t(V8SI_FTYPE_PCCHAR_V8SI_QI): Ditto.\n\t(V4SI_FTYPE_PCCHAR_V4SI_QI): Ditto.\n\t(V4DI_FTYPE_PCCHAR_V4DI_QI): Ditto.\n\t(V2DI_FTYPE_PCCHAR_V2DI_QI): Ditto.\n\t(V16QI_FTYPE_V16SI_V16QI_HI): Ditto.\n\t(V16QI_FTYPE_V8DI_V16QI_QI): Ditto.\n\t(V32HI_FTYPE_V32HI_V32HI_SI): Ditto.\n\t(V32HI_FTYPE_V64QI_V64QI_INT): Ditto.\n\t(V32HI_FTYPE_V32QI_V32HI_SI): Ditto.\n\t(V16HI_FTYPE_V16HI_V16HI_HI): Ditto.\n\t(V16HI_FTYPE_V32QI_V32QI_INT): Ditto.\n\t(V16HI_FTYPE_V16QI_V16HI_HI): Ditto.\n\t(V8HI_FTYPE_V16QI_V8HI_QI): Ditto.\n\t(V8HI_FTYPE_V16QI_V16QI_INT): Ditto.\n\t(V8SF_FTYPE_V4SF_V8SF_QI): Ditto.\n\t(V4DF_FTYPE_V2DF_V4DF_QI): Ditto.\n\t(V8SI_FTYPE_V4SI_V8SI_QI): Ditto.\n\t(V8SI_FTYPE_SI_V8SI_QI): Ditto.\n\t(V4SI_FTYPE_V4SI_V4SI_QI): Ditto.\n\t(V4SI_FTYPE_SI_V4SI_QI): Ditto.\n\t(V4DI_FTYPE_V2DI_V4DI_QI): Ditto.\n\t(V4DI_FTYPE_DI_V4DI_QI): Ditto.\n\t(V2DI_FTYPE_V2DI_V2DI_QI): Ditto.\n\t(V2DI_FTYPE_DI_V2DI_QI): Ditto.\n\t(V64QI_FTYPE_V64QI_V64QI_DI): Ditto.\n\t(V64QI_FTYPE_V16QI_V64QI_DI): Ditto.\n\t(V64QI_FTYPE_QI_V64QI_DI): Ditto.\n\t(V32QI_FTYPE_V32QI_V32QI_SI): Ditto.\n\t(V32QI_FTYPE_V16QI_V32QI_SI): Ditto.\n\t(V32QI_FTYPE_QI_V32QI_SI): Ditto.\n\t(V16QI_FTYPE_V16QI_V16QI_HI): Ditto.\n\t(V16QI_FTYPE_QI_V16QI_HI): Ditto.\n\t(V32HI_FTYPE_V8HI_V32HI_SI): Ditto.\n\t(V32HI_FTYPE_HI_V32HI_SI): Ditto.\n\t(V16HI_FTYPE_V8HI_V16HI_HI): Ditto.\n\t(V16HI_FTYPE_HI_V16HI_HI): Ditto.\n\t(V8HI_FTYPE_V8HI_V8HI_QI): Ditto.\n\t(V8HI_FTYPE_HI_V8HI_QI): Ditto.\n\t(V64QI_FTYPE_PCV64QI_V64QI_DI): Ditto.\n\t(V32HI_FTYPE_PCV32HI_V32HI_SI): Ditto.\n\t(V32QI_FTYPE_PCV32QI_V32QI_SI): Ditto.\n\t(V16SF_FTYPE_PCV8SF_V16SF_HI): Ditto.\n\t(V16SI_FTYPE_PCV8SI_V16SI_HI): Ditto.\n\t(V16HI_FTYPE_PCV16HI_V16HI_HI): Ditto.\n\t(V16QI_FTYPE_PCV16QI_V16QI_HI): Ditto.\n\t(V8DF_FTYPE_PCV2DF_V8DF_QI): Ditto.\n\t(V8SF_FTYPE_PCV8SF_V8SF_QI): Ditto.\n\t(V8SF_FTYPE_PCV4SF_V8SF_QI): Ditto.\n\t(V8DI_FTYPE_PCV2DI_V8DI_QI): Ditto.\n\t(V8SI_FTYPE_PCV8SI_V8SI_QI): Ditto.\n\t(V8SI_FTYPE_PCV4SI_V8SI_QI): Ditto.\n\t(V8HI_FTYPE_PCV8HI_V8HI_QI): Ditto.\n\t(V4DF_FTYPE_PCV2DF_V4DF_QI): Ditto.\n\t(V4DF_FTYPE_PCV4DF_V4DF_QI): Ditto.\n\t(V4SF_FTYPE_PCV4SF_V4SF_QI): Ditto.\n\t(V4DI_FTYPE_PCV4DI_V4DI_QI): Ditto.\n\t(V4DI_FTYPE_PCV2DI_V4DI_QI): Ditto.\n\t(V4SI_FTYPE_PCV4SI_V4SI_QI): Ditto.\n\t(V2DF_FTYPE_PCV2DF_V2DF_QI): Ditto.\n\t(V2DI_FTYPE_PCV2DI_V2DI_QI): Ditto.\n\t(V16QI_FTYPE_V8HI_V16QI_QI): Ditto.\n\t(V16QI_FTYPE_V16HI_V16QI_HI): Ditto.\n\t(V16QI_FTYPE_V4SI_V16QI_QI): Ditto.\n\t(V16QI_FTYPE_V8SI_V16QI_QI): Ditto.\n\t(V8HI_FTYPE_V4SI_V8HI_QI): Ditto.\n\t(V8HI_FTYPE_V8SI_V8HI_QI): Ditto.\n\t(V16QI_FTYPE_V2DI_V16QI_QI): Ditto.\n\t(V16QI_FTYPE_V4DI_V16QI_QI): Ditto.\n\t(V8HI_FTYPE_V2DI_V8HI_QI): Ditto.\n\t(V8HI_FTYPE_V4DI_V8HI_QI): Ditto.\n\t(V4SI_FTYPE_V2DI_V4SI_QI): Ditto.\n\t(V4SI_FTYPE_V4DI_V4SI_QI): Ditto.\n\t(V32QI_FTYPE_V32HI_V32QI_SI): Ditto.\n\t(V2DF_FTYPE_V2DF_INT_V2DF_QI): Ditto.\n\t(V4DF_FTYPE_V4DF_INT_V4DF_QI): Ditto.\n\t(V4SF_FTYPE_V4SF_INT_V4SF_QI): Ditto.\n\t(V8SF_FTYPE_V8SF_INT_V8SF_QI): Ditto.\n\t(V4DF_FTYPE_V4DF_V4DF_INT_V4DF_QI): Ditto.\n\t(V2DF_FTYPE_V2DF_V2DF_INT_V2DF_QI): Ditto.\n\t(V8SF_FTYPE_V8SF_V8SF_INT_V8SF_QI): Ditto.\n\t(V4SF_FTYPE_V4SF_V4SF_INT_V4SF_QI): Ditto.\n\t(VOID_FTYPE_PV8HI_V4DI_QI): Ditto.\n\t(VOID_FTYPE_PV8HI_V2DI_QI): Ditto.\n\t(VOID_FTYPE_PV4SI_V4DI_QI): Ditto.\n\t(VOID_FTYPE_PV4SI_V2DI_QI): Ditto.\n\t(VOID_FTYPE_PV8HI_V8SI_QI): Ditto.\n\t(VOID_FTYPE_PV8HI_V4SI_QI): Ditto.\n\t(VOID_FTYPE_PV4DF_V4DF_QI): Ditto.\n\t(VOID_FTYPE_PV2DF_V2DF_QI): Ditto.\n\t(VOID_FTYPE_PV8SF_V8SF_QI): Ditto.\n\t(VOID_FTYPE_PV4SF_V4SF_QI): Ditto.\n\t(VOID_FTYPE_PV4DI_V4DI_QI): Ditto.\n\t(VOID_FTYPE_PV2DI_V2DI_QI): Ditto.\n\t(VOID_FTYPE_PV16QI_V8SI_QI): Ditto.\n\t(VOID_FTYPE_PV16QI_V4SI_QI): Ditto.\n\t(VOID_FTYPE_PV16QI_V4DI_QI): Ditto.\n\t(VOID_FTYPE_PV16QI_V2DI_QI): Ditto.\n\t(VOID_FTYPE_PV8SI_V8SI_QI): Ditto.\n\t(VOID_FTYPE_PV4SI_V4SI_QI): Ditto.\n\t(VOID_FTYPE_PV32HI_V32HI_SI): Ditto.\n\t(VOID_FTYPE_PV16HI_V16HI_HI): Ditto.\n\t(VOID_FTYPE_PV8HI_V8HI_QI): Ditto.\n\t(VOID_FTYPE_PV64QI_V64QI_DI): Ditto.\n\t(VOID_FTYPE_PV32QI_V32QI_SI): Ditto.\n\t(VOID_FTYPE_PV16QI_V16QI_HI): Ditto.\n\t(V8SI_FTYPE_V8SF_V8SI_QI): Ditto.\n\t(V4SI_FTYPE_V4SF_V4SI_QI): Ditto.\n\t(V8DI_FTYPE_V8SF_V8DI_QI): Ditto.\n\t(V4DI_FTYPE_V4SF_V4DI_QI): Ditto.\n\t(V2DI_FTYPE_V4SF_V2DI_QI): Ditto.\n\t(V8SF_FTYPE_V8DI_V8SF_QI): Ditto.\n\t(V4SF_FTYPE_V4DI_V4SF_QI): Ditto.\n\t(V4SF_FTYPE_V2DI_V4SF_QI): Ditto.\n\t(V8DF_FTYPE_V8DI_V8DF_QI): Ditto.\n\t(V4DF_FTYPE_V4DI_V4DF_QI): Ditto.\n\t(V2DF_FTYPE_V2DI_V2DF_QI): Ditto.\n\t(V32HI_FTYPE_V32HI_INT_V32HI_SI): Ditto.\n\t(V32HI_FTYPE_V32HI_V8HI_V32HI_SI): Ditto.\n\t(V16HI_FTYPE_V16HI_INT_V16HI_HI): Ditto.\n\t(V16HI_FTYPE_V16HI_V8HI_V16HI_HI): Ditto.\n\t(V8HI_FTYPE_V8HI_INT_V8HI_QI): Ditto.\n\t(V32HI_FTYPE_V64QI_V64QI_INT_V32HI_SI): Ditto.\n\t(V16HI_FTYPE_V32QI_V32QI_INT_V16HI_HI): Ditto.\n\t(V8HI_FTYPE_V16QI_V16QI_INT_V8HI_QI): Ditto.\n\t(V64QI_FTYPE_V32HI_V32HI_V64QI_DI): Ditto.\n\t(V32QI_FTYPE_V16HI_V16HI_V32QI_SI): Ditto.\n\t(V16QI_FTYPE_V8HI_V8HI_V16QI_HI): Ditto.\n\t(V32HI_FTYPE_V16SI_V16SI_V32HI_SI): Ditto.\n\t(V16HI_FTYPE_V8SI_V8SI_V16HI_HI): Ditto.\n\t(V8HI_FTYPE_V4SI_V4SI_V8HI_QI): Ditto.\n\t(V8DI_FTYPE_V16SI_V16SI_V8DI_QI): Ditto.\n\t(V4DI_FTYPE_V8SI_V8SI_V4DI_QI): Ditto.\n\t(V2DI_FTYPE_V4SI_V4SI_V2DI_QI): Ditto.\n\t(V8SI_FTYPE_V8SI_V8SI_V8SI_INT_QI): Ditto.\n\t(V4DI_FTYPE_V4DI_V4DI_V4DI_INT_QI): Ditto.\n\t(V4SI_FTYPE_V4SI_V4SI_V4SI_INT_QI): Ditto.\n\t(V2DI_FTYPE_V2DI_V2DI_V2DI_INT_QI): Ditto.\n\t(V2DF_FTYPE_V2DF_V2DI_V2DF): Ditto.\n\t(V4DF_FTYPE_V4DF_V4DI_V4DF): Ditto.\n\t(V4SF_FTYPE_V4SF_V4SI_V4SF): Ditto.\n\t(V8SF_FTYPE_V8SF_V8SI_V8SF): Ditto.\n\t(V8SI_FTYPE_V8SI_V4SI_V8SI_QI): Ditto.\n\t(V4DI_FTYPE_V4DI_V2DI_V4DI_QI): Ditto.\n\t(QI_FTYPE_V8DF_INT): Ditto.\n\t(QI_FTYPE_V4DF_INT): Ditto.\n\t(QI_FTYPE_V4DF_V4DF_INT_QI): Ditto.\n\t(QI_FTYPE_V2DF_INT): Ditto.\n\t(HI_FTYPE_V16SF_INT): Ditto.\n\t(QI_FTYPE_V8SF_INT): Ditto.\n\t(QI_FTYPE_V8SF_V8SF_INT_QI): Ditto.\n\t(QI_FTYPE_V4SF_INT): Ditto.\n\t(QI_FTYPE_V8DF_INT_QI): Ditto.\n\t(QI_FTYPE_V4DF_INT_QI): Ditto.\n\t(QI_FTYPE_V2DF_INT_QI): Ditto.\n\t(HI_FTYPE_V16SF_INT_HI): Ditto.\n\t(QI_FTYPE_V8SF_INT_QI): Ditto.\n\t(QI_FTYPE_V4SF_INT_QI): Ditto.\n\t(V8DI_FTYPE_V8DF_V8DI_QI_INT): Ditto.\n\t(V8DI_FTYPE_V8SF_V8DI_QI_INT): Ditto.\n\t(V8DF_FTYPE_V8DI_V8DF_QI_INT): Ditto.\n\t(V8SF_FTYPE_V8DI_V8SF_QI_INT): Ditto.\n\t(V2DF_FTYPE_V2DF_PCDOUBLE_V4SI_QI_INT): Ditto.\n\t(V4DF_FTYPE_V4DF_PCDOUBLE_V4SI_QI_INT): Ditto.\n\t(V4DF_FTYPE_V4DF_PCDOUBLE_V8SI_QI_INT): Ditto.\n\t(V2DF_FTYPE_V2DF_PCDOUBLE_V2DI_QI_INT): Ditto.\n\t(V4DF_FTYPE_V4DF_PCDOUBLE_V4DI_QI_INT): Ditto.\n\t(V4SF_FTYPE_V4SF_PCFLOAT_V4SI_QI_INT): Ditto.\n\t(V8SF_FTYPE_V8SF_PCFLOAT_V8SI_QI_INT): Ditto.\n\t(V4SF_FTYPE_V4SF_PCFLOAT_V2DI_QI_INT): Ditto.\n\t(V4SF_FTYPE_V4SF_PCFLOAT_V4DI_QI_INT): Ditto.\n\t(V8SF_FTYPE_V8SF_PCFLOAT_V4DI_QI_INT): Ditto.\n\t(V2DI_FTYPE_V2DI_PCINT64_V4SI_QI_INT): Ditto.\n\t(V4DI_FTYPE_V4DI_PCINT64_V4SI_QI_INT): Ditto.\n\t(V4DI_FTYPE_V4DI_PCINT64_V8SI_QI_INT): Ditto.\n\t(V2DI_FTYPE_V2DI_PCINT64_V2DI_QI_INT): Ditto.\n\t(V4DI_FTYPE_V4DI_PCINT64_V4DI_QI_INT): Ditto.\n\t(V4SI_FTYPE_V4SI_PCINT_V4SI_QI_INT): Ditto.\n\t(V8SI_FTYPE_V8SI_PCINT_V8SI_QI_INT): Ditto.\n\t(V4SI_FTYPE_V4SI_PCINT_V2DI_QI_INT): Ditto.\n\t(V4SI_FTYPE_V4SI_PCINT_V4DI_QI_INT): Ditto.\n\t(V8SI_FTYPE_V8SI_PCINT_V4DI_QI_INT): Ditto.\n\t(VOID_FTYPE_PFLOAT_QI_V8SI_V8SF_INT): Ditto.\n\t(VOID_FTYPE_PFLOAT_QI_V4SI_V4SF_INT): Ditto.\n\t(VOID_FTYPE_PDOUBLE_QI_V4SI_V4DF_INT): Ditto.\n\t(VOID_FTYPE_PDOUBLE_QI_V4SI_V2DF_INT): Ditto.\n\t(VOID_FTYPE_PFLOAT_QI_V4DI_V4SF_INT): Ditto.\n\t(VOID_FTYPE_PFLOAT_QI_V2DI_V4SF_INT): Ditto.\n\t(VOID_FTYPE_PDOUBLE_QI_V4DI_V4DF_INT): Ditto.\n\t(VOID_FTYPE_PDOUBLE_QI_V2DI_V2DF_INT): Ditto.\n\t(VOID_FTYPE_PINT_QI_V8SI_V8SI_INT): Ditto.\n\t(VOID_FTYPE_PINT_QI_V4SI_V4SI_INT): Ditto.\n\t(VOID_FTYPE_PLONGLONG_QI_V4SI_V4DI_INT): Ditto.\n\t(VOID_FTYPE_PLONGLONG_QI_V4SI_V2DI_INT): Ditto.\n\t(VOID_FTYPE_PINT_QI_V4DI_V4SI_INT): Ditto.\n\t(VOID_FTYPE_PINT_QI_V2DI_V4SI_INT): Ditto.\n\t(VOID_FTYPE_PLONGLONG_QI_V4DI_V4DI_INT): Ditto.\n\t(VOID_FTYPE_PLONGLONG_QI_V2DI_V2DI_INT): Ditto.\n\t(V8DI_FTYPE_V8DI_INT): Ditto.\n\t(V8DI_FTYPE_V8DI_V8DI_INT): Ditto.\n\t(V8DI_FTYPE_V8DI_V8DI_INT_V8DI_DI): Ditto.\n\t(V4DI_FTYPE_V4DI_V4DI_INT_V4DI_SI): Ditto.\n\t(V2DI_FTYPE_V2DI_V2DI_INT_V2DI_HI): Ditto.\n\t(V2DF_FTYPE_ V2DF_ V2DF_ V2DI_ INT_ QI): Remove.\n\t(V4SF_FTYPE_ V4SF_ V2DF_ V4SF_ QI): Ditto.\n\t(V4SF_FTYPE_ V4SF_ V4SF_ V4SF_ QI): Ditto.\n\t(V2DF_FTYPE_ PCDOUBLE_ V2DF_ QI): Ditto.\n\t(V4SF_FTYPE_ PCFLOAT_ V4SF_ QI): Ditto.\n\t(V16QI_FTYPE_ V16SI_ V16QI_ HI): Ditto.\n\t(V16QI_FTYPE_ V8DI_ V16QI_ QI): Ditto.\n\t(V4SF_FTYPE_ V4SF_ V4SF_ INT_ V4SF_ QI): Ditto.\n\t(V2DF_FTYPE_ V2DF_ V2DF_ INT_ V2DF_ QI): Ditto.\n\t(V8DI_FTYPE_ V16SI_ V16SI_ V8DI_ QI): Ditto.\n\t* config/i386/i386.c (ix86_builtins):\n\tAdd IX86_BUILTIN_PMOVUSQD256_MEM, IX86_BUILTIN_PMOVUSQD128_MEM,\n\tIX86_BUILTIN_PMOVSQD256_MEM, IX86_BUILTIN_PMOVSQD128_MEM,\n\tIX86_BUILTIN_PMOVQD256_MEM, IX86_BUILTIN_PMOVQD128_MEM,\n\tIX86_BUILTIN_PMOVUSQW256_MEM, IX86_BUILTIN_PMOVUSQW128_MEM,\n\tIX86_BUILTIN_PMOVSQW256_MEM, IX86_BUILTIN_PMOVSQW128_MEM,\n\tIX86_BUILTIN_PMOVQW256_MEM, IX86_BUILTIN_PMOVQW128_MEM,\n\tIX86_BUILTIN_PMOVUSQB256_MEM, IX86_BUILTIN_PMOVUSQB128_MEM,\n\tIX86_BUILTIN_PMOVSQB256_MEM, IX86_BUILTIN_PMOVSQB128_MEM,\n\tIX86_BUILTIN_PMOVQB256_MEM, IX86_BUILTIN_PMOVQB128_MEM,\n\tIX86_BUILTIN_PMOVUSDW256_MEM, IX86_BUILTIN_PMOVUSDW128_MEM,\n\tIX86_BUILTIN_PMOVSDW256_MEM, IX86_BUILTIN_PMOVSDW128_MEM,\n\tIX86_BUILTIN_PMOVDW256_MEM, IX86_BUILTIN_PMOVDW128_MEM,\n\tIX86_BUILTIN_PMOVUSDB256_MEM, IX86_BUILTIN_PMOVUSDB128_MEM,\n\tIX86_BUILTIN_PMOVSDB256_MEM, IX86_BUILTIN_PMOVSDB128_MEM,\n\tIX86_BUILTIN_PMOVDB256_MEM, IX86_BUILTIN_PMOVDB128_MEM,\n\tIX86_BUILTIN_MOVDQA64LOAD256_MASK, IX86_BUILTIN_MOVDQA64LOAD128_MASK,\n\tIX86_BUILTIN_MOVDQA32LOAD256_MASK, IX86_BUILTIN_MOVDQA32LOAD128_MASK,\n\tIX86_BUILTIN_MOVDQA64STORE256_MASK, IX86_BUILTIN_MOVDQA64STORE128_MASK,\n\tIX86_BUILTIN_MOVDQA32STORE256_MASK, IX86_BUILTIN_MOVDQA32STORE128_MASK,\n\tIX86_BUILTIN_LOADAPD256_MASK, IX86_BUILTIN_LOADAPD128_MASK,\n\tIX86_BUILTIN_LOADAPS256_MASK, IX86_BUILTIN_LOADAPS128_MASK,\n\tIX86_BUILTIN_STOREAPD256_MASK, IX86_BUILTIN_STOREAPD128_MASK,\n\tIX86_BUILTIN_STOREAPS256_MASK, IX86_BUILTIN_STOREAPS128_MASK,\n\tIX86_BUILTIN_LOADUPD256_MASK, IX86_BUILTIN_LOADUPD128_MASK,\n\tIX86_BUILTIN_LOADUPS256_MASK, IX86_BUILTIN_LOADUPS128_MASK,\n\tIX86_BUILTIN_STOREUPD256_MASK, IX86_BUILTIN_STOREUPD128_MASK,\n\tIX86_BUILTIN_STOREUPS256_MASK, IX86_BUILTIN_STOREUPS128_MASK,\n\tIX86_BUILTIN_LOADDQUDI256_MASK, IX86_BUILTIN_LOADDQUDI128_MASK,\n\tIX86_BUILTIN_LOADDQUSI256_MASK, IX86_BUILTIN_LOADDQUSI128_MASK,\n\tIX86_BUILTIN_LOADDQUHI256_MASK, IX86_BUILTIN_LOADDQUHI128_MASK,\n\tIX86_BUILTIN_LOADDQUQI256_MASK, IX86_BUILTIN_LOADDQUQI128_MASK,\n\tIX86_BUILTIN_STOREDQUDI256_MASK, IX86_BUILTIN_STOREDQUDI128_MASK,\n\tIX86_BUILTIN_STOREDQUSI256_MASK, IX86_BUILTIN_STOREDQUSI128_MASK,\n\tIX86_BUILTIN_STOREDQUHI256_MASK, IX86_BUILTIN_STOREDQUHI128_MASK,\n\tIX86_BUILTIN_STOREDQUQI256_MASK, IX86_BUILTIN_STOREDQUQI128_MASK,\n\tIX86_BUILTIN_COMPRESSPDSTORE256, IX86_BUILTIN_COMPRESSPDSTORE128,\n\tIX86_BUILTIN_COMPRESSPSSTORE256, IX86_BUILTIN_COMPRESSPSSTORE128,\n\tIX86_BUILTIN_PCOMPRESSQSTORE256, IX86_BUILTIN_PCOMPRESSQSTORE128,\n\tIX86_BUILTIN_PCOMPRESSDSTORE256, IX86_BUILTIN_PCOMPRESSDSTORE128,\n\tIX86_BUILTIN_EXPANDPDLOAD256, IX86_BUILTIN_EXPANDPDLOAD128,\n\tIX86_BUILTIN_EXPANDPSLOAD256, IX86_BUILTIN_EXPANDPSLOAD128,\n\tIX86_BUILTIN_PEXPANDQLOAD256, IX86_BUILTIN_PEXPANDQLOAD128,\n\tIX86_BUILTIN_PEXPANDDLOAD256, IX86_BUILTIN_PEXPANDDLOAD128,\n\tIX86_BUILTIN_EXPANDPDLOAD256Z, IX86_BUILTIN_EXPANDPDLOAD128Z,\n\tIX86_BUILTIN_EXPANDPSLOAD256Z, IX86_BUILTIN_EXPANDPSLOAD128Z,\n\tIX86_BUILTIN_PEXPANDQLOAD256Z, IX86_BUILTIN_PEXPANDQLOAD128Z,\n\tIX86_BUILTIN_PEXPANDDLOAD256Z, IX86_BUILTIN_PEXPANDDLOAD128Z,\n\tIX86_BUILTIN_PALIGNR256_MASK, IX86_BUILTIN_PALIGNR128_MASK,\n\tIX86_BUILTIN_MOVDQA64_256_MASK, IX86_BUILTIN_MOVDQA64_128_MASK,\n\tIX86_BUILTIN_MOVDQA32_256_MASK, IX86_BUILTIN_MOVDQA32_128_MASK,\n\tIX86_BUILTIN_MOVAPD256_MASK, IX86_BUILTIN_MOVAPD128_MASK,\n\tIX86_BUILTIN_MOVAPS256_MASK, IX86_BUILTIN_MOVAPS128_MASK,\n\tIX86_BUILTIN_MOVDQUHI256_MASK, IX86_BUILTIN_MOVDQUHI128_MASK,\n\tIX86_BUILTIN_MOVDQUQI256_MASK, IX86_BUILTIN_MOVDQUQI128_MASK,\n\tIX86_BUILTIN_MINPS128_MASK, IX86_BUILTIN_MAXPS128_MASK,\n\tIX86_BUILTIN_MINPD128_MASK, IX86_BUILTIN_MAXPD128_MASK,\n\tIX86_BUILTIN_MAXPD256_MASK, IX86_BUILTIN_MAXPS256_MASK,\n\tIX86_BUILTIN_MINPD256_MASK, IX86_BUILTIN_MINPS256_MASK,\n\tIX86_BUILTIN_MULPS128_MASK, IX86_BUILTIN_DIVPS128_MASK,\n\tIX86_BUILTIN_MULPD128_MASK, IX86_BUILTIN_DIVPD128_MASK,\n\tIX86_BUILTIN_DIVPD256_MASK, IX86_BUILTIN_DIVPS256_MASK,\n\tIX86_BUILTIN_MULPD256_MASK, IX86_BUILTIN_MULPS256_MASK,\n\tIX86_BUILTIN_ADDPD128_MASK, IX86_BUILTIN_ADDPD256_MASK,\n\tIX86_BUILTIN_ADDPS128_MASK, IX86_BUILTIN_ADDPS256_MASK,\n\tIX86_BUILTIN_SUBPD128_MASK, IX86_BUILTIN_SUBPD256_MASK,\n\tIX86_BUILTIN_SUBPS128_MASK, IX86_BUILTIN_SUBPS256_MASK,\n\tIX86_BUILTIN_XORPD256_MASK, IX86_BUILTIN_XORPD128_MASK,\n\tIX86_BUILTIN_XORPS256_MASK, IX86_BUILTIN_XORPS128_MASK,\n\tIX86_BUILTIN_ORPD256_MASK, IX86_BUILTIN_ORPD128_MASK,\n\tIX86_BUILTIN_ORPS256_MASK, IX86_BUILTIN_ORPS128_MASK,\n\tIX86_BUILTIN_BROADCASTF32x2_256, IX86_BUILTIN_BROADCASTI32x2_256,\n\tIX86_BUILTIN_BROADCASTI32x2_128, IX86_BUILTIN_BROADCASTF64X2_256,\n\tIX86_BUILTIN_BROADCASTI64X2_256, IX86_BUILTIN_BROADCASTF32X4_256,\n\tIX86_BUILTIN_BROADCASTI32X4_256, IX86_BUILTIN_EXTRACTF32X4_256,\n\tIX86_BUILTIN_EXTRACTI32X4_256, IX86_BUILTIN_DBPSADBW256,\n\tIX86_BUILTIN_DBPSADBW128, IX86_BUILTIN_CVTTPD2QQ256,\n\tIX86_BUILTIN_CVTTPD2QQ128, IX86_BUILTIN_CVTTPD2UQQ256,\n\tIX86_BUILTIN_CVTTPD2UQQ128, IX86_BUILTIN_CVTPD2QQ256,\n\tIX86_BUILTIN_CVTPD2QQ128, IX86_BUILTIN_CVTPD2UQQ256,\n\tIX86_BUILTIN_CVTPD2UQQ128, IX86_BUILTIN_CVTPD2UDQ256_MASK,\n\tIX86_BUILTIN_CVTPD2UDQ128_MASK, IX86_BUILTIN_CVTTPS2QQ256,\n\tIX86_BUILTIN_CVTTPS2QQ128, IX86_BUILTIN_CVTTPS2UQQ256,\n\tIX86_BUILTIN_CVTTPS2UQQ128, IX86_BUILTIN_CVTTPS2DQ256_MASK,\n\tIX86_BUILTIN_CVTTPS2DQ128_MASK, IX86_BUILTIN_CVTTPS2UDQ256,\n\tIX86_BUILTIN_CVTTPS2UDQ128, IX86_BUILTIN_CVTTPD2DQ256_MASK,\n\tIX86_BUILTIN_CVTTPD2DQ128_MASK, IX86_BUILTIN_CVTTPD2UDQ256_MASK,\n\tIX86_BUILTIN_CVTTPD2UDQ128_MASK, IX86_BUILTIN_CVTPD2DQ256_MASK,\n\tIX86_BUILTIN_CVTPD2DQ128_MASK, IX86_BUILTIN_CVTDQ2PD256_MASK,\n\tIX86_BUILTIN_CVTDQ2PD128_MASK, IX86_BUILTIN_CVTUDQ2PD256_MASK,\n\tIX86_BUILTIN_CVTUDQ2PD128_MASK, IX86_BUILTIN_CVTDQ2PS256_MASK,\n\tIX86_BUILTIN_CVTDQ2PS128_MASK, IX86_BUILTIN_CVTUDQ2PS256_MASK,\n\tIX86_BUILTIN_CVTUDQ2PS128_MASK, IX86_BUILTIN_CVTPS2PD256_MASK,\n\tIX86_BUILTIN_CVTPS2PD128_MASK, IX86_BUILTIN_PBROADCASTB256_MASK,\n\tIX86_BUILTIN_PBROADCASTB256_GPR_MASK, IX86_BUILTIN_PBROADCASTB128_MASK,\n\tIX86_BUILTIN_PBROADCASTB128_GPR_MASK, IX86_BUILTIN_PBROADCASTW256_MASK,\n\tIX86_BUILTIN_PBROADCASTW256_GPR_MASK, IX86_BUILTIN_PBROADCASTW128_MASK,\n\tIX86_BUILTIN_PBROADCASTW128_GPR_MASK, IX86_BUILTIN_PBROADCASTD256_MASK,\n\tIX86_BUILTIN_PBROADCASTD256_GPR_MASK, IX86_BUILTIN_PBROADCASTD128_MASK,\n\tIX86_BUILTIN_PBROADCASTD128_GPR_MASK, IX86_BUILTIN_PBROADCASTQ256_MASK,\n\tIX86_BUILTIN_PBROADCASTQ256_GPR_MASK, IX86_BUILTIN_PBROADCASTQ256_MEM_MASK,\n\tIX86_BUILTIN_PBROADCASTQ128_MASK, IX86_BUILTIN_PBROADCASTQ128_GPR_MASK,\n\tIX86_BUILTIN_PBROADCASTQ128_MEM_MASK, IX86_BUILTIN_BROADCASTSS256,\n\tIX86_BUILTIN_BROADCASTSS128, IX86_BUILTIN_BROADCASTSD256,\n\tIX86_BUILTIN_EXTRACTF64X2_256, IX86_BUILTIN_EXTRACTI64X2_256,\n\tIX86_BUILTIN_INSERTF32X4_256, IX86_BUILTIN_INSERTI32X4_256,\n\tIX86_BUILTIN_PMOVSXBW256_MASK, IX86_BUILTIN_PMOVSXBW128_MASK,\n\tIX86_BUILTIN_PMOVSXBD256_MASK, IX86_BUILTIN_PMOVSXBD128_MASK,\n\tIX86_BUILTIN_PMOVSXBQ256_MASK, IX86_BUILTIN_PMOVSXBQ128_MASK,\n\tIX86_BUILTIN_PMOVSXWD256_MASK, IX86_BUILTIN_PMOVSXWD128_MASK,\n\tIX86_BUILTIN_PMOVSXWQ256_MASK, IX86_BUILTIN_PMOVSXWQ128_MASK,\n\tIX86_BUILTIN_PMOVSXDQ256_MASK, IX86_BUILTIN_PMOVSXDQ128_MASK,\n\tIX86_BUILTIN_PMOVZXBW256_MASK, IX86_BUILTIN_PMOVZXBW128_MASK,\n\tIX86_BUILTIN_PMOVZXBD256_MASK, IX86_BUILTIN_PMOVZXBD128_MASK,\n\tIX86_BUILTIN_PMOVZXBQ256_MASK, IX86_BUILTIN_PMOVZXBQ128_MASK,\n\tIX86_BUILTIN_PMOVZXWD256_MASK, IX86_BUILTIN_PMOVZXWD128_MASK,\n\tIX86_BUILTIN_PMOVZXWQ256_MASK, IX86_BUILTIN_PMOVZXWQ128_MASK,\n\tIX86_BUILTIN_PMOVZXDQ256_MASK, IX86_BUILTIN_PMOVZXDQ128_MASK,\n\tIX86_BUILTIN_REDUCEPD256_MASK, IX86_BUILTIN_REDUCEPD128_MASK,\n\tIX86_BUILTIN_REDUCEPS256_MASK, IX86_BUILTIN_REDUCEPS128_MASK,\n\tIX86_BUILTIN_REDUCESD_MASK, IX86_BUILTIN_REDUCESS_MASK,\n\tIX86_BUILTIN_VPERMVARHI256_MASK, IX86_BUILTIN_VPERMVARHI128_MASK,\n\tIX86_BUILTIN_VPERMT2VARHI256, IX86_BUILTIN_VPERMT2VARHI256_MASKZ,\n\tIX86_BUILTIN_VPERMT2VARHI128, IX86_BUILTIN_VPERMT2VARHI128_MASKZ,\n\tIX86_BUILTIN_VPERMI2VARHI256, IX86_BUILTIN_VPERMI2VARHI128,\n\tIX86_BUILTIN_RCP14PD256, IX86_BUILTIN_RCP14PD128,\n\tIX86_BUILTIN_RCP14PS256, IX86_BUILTIN_RCP14PS128,\n\tIX86_BUILTIN_RSQRT14PD256_MASK, IX86_BUILTIN_RSQRT14PD128_MASK,\n\tIX86_BUILTIN_RSQRT14PS256_MASK, IX86_BUILTIN_RSQRT14PS128_MASK,\n\tIX86_BUILTIN_SQRTPD256_MASK, IX86_BUILTIN_SQRTPD128_MASK,\n\tIX86_BUILTIN_SQRTPS256_MASK, IX86_BUILTIN_SQRTPS128_MASK,\n\tIX86_BUILTIN_PADDB128_MASK, IX86_BUILTIN_PADDW128_MASK,\n\tIX86_BUILTIN_PADDD128_MASK, IX86_BUILTIN_PADDQ128_MASK,\n\tIX86_BUILTIN_PSUBB128_MASK, IX86_BUILTIN_PSUBW128_MASK,\n\tIX86_BUILTIN_PSUBD128_MASK, IX86_BUILTIN_PSUBQ128_MASK,\n\tIX86_BUILTIN_PADDSB128_MASK, IX86_BUILTIN_PADDSW128_MASK,\n\tIX86_BUILTIN_PSUBSB128_MASK, IX86_BUILTIN_PSUBSW128_MASK,\n\tIX86_BUILTIN_PADDUSB128_MASK, IX86_BUILTIN_PADDUSW128_MASK,\n\tIX86_BUILTIN_PSUBUSB128_MASK, IX86_BUILTIN_PSUBUSW128_MASK,\n\tIX86_BUILTIN_PADDB256_MASK, IX86_BUILTIN_PADDW256_MASK,\n\tIX86_BUILTIN_PADDD256_MASK, IX86_BUILTIN_PADDQ256_MASK,\n\tIX86_BUILTIN_PADDSB256_MASK, IX86_BUILTIN_PADDSW256_MASK,\n\tIX86_BUILTIN_PADDUSB256_MASK, IX86_BUILTIN_PADDUSW256_MASK,\n\tIX86_BUILTIN_PSUBB256_MASK, IX86_BUILTIN_PSUBW256_MASK,\n\tIX86_BUILTIN_PSUBD256_MASK, IX86_BUILTIN_PSUBQ256_MASK,\n\tIX86_BUILTIN_PSUBSB256_MASK, IX86_BUILTIN_PSUBSW256_MASK,\n\tIX86_BUILTIN_PSUBUSB256_MASK, IX86_BUILTIN_PSUBUSW256_MASK,\n\tIX86_BUILTIN_SHUF_F64x2_256, IX86_BUILTIN_SHUF_I64x2_256,\n\tIX86_BUILTIN_SHUF_I32x4_256, IX86_BUILTIN_SHUF_F32x4_256,\n\tIX86_BUILTIN_PMOVWB128, IX86_BUILTIN_PMOVWB256,\n\tIX86_BUILTIN_PMOVSWB128, IX86_BUILTIN_PMOVSWB256,\n\tIX86_BUILTIN_PMOVUSWB128, IX86_BUILTIN_PMOVUSWB256,\n\tIX86_BUILTIN_PMOVDB128, IX86_BUILTIN_PMOVDB256,\n\tIX86_BUILTIN_PMOVSDB128, IX86_BUILTIN_PMOVSDB256,\n\tIX86_BUILTIN_PMOVUSDB128, IX86_BUILTIN_PMOVUSDB256,\n\tIX86_BUILTIN_PMOVDW128, IX86_BUILTIN_PMOVDW256,\n\tIX86_BUILTIN_PMOVSDW128, IX86_BUILTIN_PMOVSDW256,\n\tIX86_BUILTIN_PMOVUSDW128, IX86_BUILTIN_PMOVUSDW256,\n\tIX86_BUILTIN_PMOVQB128, IX86_BUILTIN_PMOVQB256,\n\tIX86_BUILTIN_PMOVSQB128, IX86_BUILTIN_PMOVSQB256,\n\tIX86_BUILTIN_PMOVUSQB128, IX86_BUILTIN_PMOVUSQB256,\n\tIX86_BUILTIN_PMOVQW128, IX86_BUILTIN_PMOVQW256,\n\tIX86_BUILTIN_PMOVSQW128, IX86_BUILTIN_PMOVSQW256,\n\tIX86_BUILTIN_PMOVUSQW128, IX86_BUILTIN_PMOVUSQW256,\n\tIX86_BUILTIN_PMOVQD128, IX86_BUILTIN_PMOVQD256,\n\tIX86_BUILTIN_PMOVSQD128, IX86_BUILTIN_PMOVSQD256,\n\tIX86_BUILTIN_PMOVUSQD128, IX86_BUILTIN_PMOVUSQD256,\n\tIX86_BUILTIN_RANGEPD256, IX86_BUILTIN_RANGEPD128,\n\tIX86_BUILTIN_RANGEPS256, IX86_BUILTIN_RANGEPS128,\n\tIX86_BUILTIN_GETEXPPS256, IX86_BUILTIN_GETEXPPD256,\n\tIX86_BUILTIN_GETEXPPS128, IX86_BUILTIN_GETEXPPD128,\n\tIX86_BUILTIN_FIXUPIMMPD256_MASK, IX86_BUILTIN_FIXUPIMMPD256_MASKZ,\n\tIX86_BUILTIN_FIXUPIMMPS256_MASK, IX86_BUILTIN_FIXUPIMMPS256_MASKZ,\n\tIX86_BUILTIN_FIXUPIMMPD128_MASK, IX86_BUILTIN_FIXUPIMMPD128_MASKZ,\n\tIX86_BUILTIN_FIXUPIMMPS128_MASK, IX86_BUILTIN_FIXUPIMMPS128_MASKZ,\n\tIX86_BUILTIN_PABSQ256, IX86_BUILTIN_PABSQ128,\n\tIX86_BUILTIN_PABSD256_MASK, IX86_BUILTIN_PABSD128_MASK,\n\tIX86_BUILTIN_PMULHRSW256_MASK, IX86_BUILTIN_PMULHRSW128_MASK,\n\tIX86_BUILTIN_PMULHUW128_MASK, IX86_BUILTIN_PMULHUW256_MASK,\n\tIX86_BUILTIN_PMULHW256_MASK, IX86_BUILTIN_PMULHW128_MASK,\n\tIX86_BUILTIN_PMULLW256_MASK, IX86_BUILTIN_PMULLW128_MASK,\n\tIX86_BUILTIN_PMULLQ256, IX86_BUILTIN_PMULLQ128,\n\tIX86_BUILTIN_ANDPD256_MASK, IX86_BUILTIN_ANDPD128_MASK,\n\tIX86_BUILTIN_ANDPS256_MASK, IX86_BUILTIN_ANDPS128_MASK,\n\tIX86_BUILTIN_ANDNPD256_MASK, IX86_BUILTIN_ANDNPD128_MASK,\n\tIX86_BUILTIN_ANDNPS256_MASK, IX86_BUILTIN_ANDNPS128_MASK,\n\tIX86_BUILTIN_PSLLWI128_MASK, IX86_BUILTIN_PSLLDI128_MASK,\n\tIX86_BUILTIN_PSLLQI128_MASK, IX86_BUILTIN_PSLLW128_MASK,\n\tIX86_BUILTIN_PSLLD128_MASK, IX86_BUILTIN_PSLLQ128_MASK,\n\tIX86_BUILTIN_PSLLWI256_MASK , IX86_BUILTIN_PSLLW256_MASK,\n\tIX86_BUILTIN_PSLLDI256_MASK, IX86_BUILTIN_PSLLD256_MASK,\n\tIX86_BUILTIN_PSLLQI256_MASK, IX86_BUILTIN_PSLLQ256_MASK,\n\tIX86_BUILTIN_PSRADI128_MASK, IX86_BUILTIN_PSRAD128_MASK,\n\tIX86_BUILTIN_PSRADI256_MASK, IX86_BUILTIN_PSRAD256_MASK,\n\tIX86_BUILTIN_PSRAQI128_MASK, IX86_BUILTIN_PSRAQ128_MASK,\n\tIX86_BUILTIN_PSRAQI256_MASK, IX86_BUILTIN_PSRAQ256_MASK,\n\tIX86_BUILTIN_PANDD256, IX86_BUILTIN_PANDD128,\n\tIX86_BUILTIN_PSRLDI128_MASK, IX86_BUILTIN_PSRLD128_MASK,\n\tIX86_BUILTIN_PSRLDI256_MASK, IX86_BUILTIN_PSRLD256_MASK,\n\tIX86_BUILTIN_PSRLQI128_MASK, IX86_BUILTIN_PSRLQ128_MASK,\n\tIX86_BUILTIN_PSRLQI256_MASK, IX86_BUILTIN_PSRLQ256_MASK,\n\tIX86_BUILTIN_PANDQ256, IX86_BUILTIN_PANDQ128,\n\tIX86_BUILTIN_PANDND256, IX86_BUILTIN_PANDND128,\n\tIX86_BUILTIN_PANDNQ256, IX86_BUILTIN_PANDNQ128,\n\tIX86_BUILTIN_PORD256, IX86_BUILTIN_PORD128,\n\tIX86_BUILTIN_PORQ256, IX86_BUILTIN_PORQ128,\n\tIX86_BUILTIN_PXORD256, IX86_BUILTIN_PXORD128,\n\tIX86_BUILTIN_PXORQ256, IX86_BUILTIN_PXORQ128,\n\tIX86_BUILTIN_PACKSSWB256_MASK, IX86_BUILTIN_PACKSSWB128_MASK,\n\tIX86_BUILTIN_PACKUSWB256_MASK, IX86_BUILTIN_PACKUSWB128_MASK,\n\tIX86_BUILTIN_RNDSCALEPS256, IX86_BUILTIN_RNDSCALEPD256,\n\tIX86_BUILTIN_RNDSCALEPS128, IX86_BUILTIN_RNDSCALEPD128,\n\tIX86_BUILTIN_VTERNLOGQ256_MASK, IX86_BUILTIN_VTERNLOGQ256_MASKZ,\n\tIX86_BUILTIN_VTERNLOGD256_MASK, IX86_BUILTIN_VTERNLOGD256_MASKZ,\n\tIX86_BUILTIN_VTERNLOGQ128_MASK, IX86_BUILTIN_VTERNLOGQ128_MASKZ,\n\tIX86_BUILTIN_VTERNLOGD128_MASK, IX86_BUILTIN_VTERNLOGD128_MASKZ,\n\tIX86_BUILTIN_SCALEFPD256, IX86_BUILTIN_SCALEFPS256,\n\tIX86_BUILTIN_SCALEFPD128, IX86_BUILTIN_SCALEFPS128,\n\tIX86_BUILTIN_VFMADDPD256_MASK, IX86_BUILTIN_VFMADDPD256_MASK3,\n\tIX86_BUILTIN_VFMADDPD256_MASKZ, IX86_BUILTIN_VFMADDPD128_MASK,\n\tIX86_BUILTIN_VFMADDPD128_MASK3, IX86_BUILTIN_VFMADDPD128_MASKZ,\n\tIX86_BUILTIN_VFMADDPS256_MASK, IX86_BUILTIN_VFMADDPS256_MASK3,\n\tIX86_BUILTIN_VFMADDPS256_MASKZ, IX86_BUILTIN_VFMADDPS128_MASK,\n\tIX86_BUILTIN_VFMADDPS128_MASK3, IX86_BUILTIN_VFMADDPS128_MASKZ,\n\tIX86_BUILTIN_VFMSUBPD256_MASK3, IX86_BUILTIN_VFMSUBPD128_MASK3,\n\tIX86_BUILTIN_VFMSUBPS256_MASK3, IX86_BUILTIN_VFMSUBPS128_MASK3,\n\tIX86_BUILTIN_VFNMADDPD256_MASK, IX86_BUILTIN_VFNMADDPD128_MASK,\n\tIX86_BUILTIN_VFNMADDPS256_MASK, IX86_BUILTIN_VFNMADDPS128_MASK,\n\tIX86_BUILTIN_VFNMSUBPD256_MASK, IX86_BUILTIN_VFNMSUBPD256_MASK3,\n\tIX86_BUILTIN_VFNMSUBPD128_MASK, IX86_BUILTIN_VFNMSUBPD128_MASK3,\n\tIX86_BUILTIN_VFNMSUBPS256_MASK, IX86_BUILTIN_VFNMSUBPS256_MASK3,\n\tIX86_BUILTIN_VFNMSUBPS128_MASK, IX86_BUILTIN_VFNMSUBPS128_MASK3,\n\tIX86_BUILTIN_VFMADDSUBPD256_MASK, IX86_BUILTIN_VFMADDSUBPD256_MASK3,\n\tIX86_BUILTIN_VFMADDSUBPD256_MASKZ, IX86_BUILTIN_VFMADDSUBPD128_MASK,\n\tIX86_BUILTIN_VFMADDSUBPD128_MASK3, IX86_BUILTIN_VFMADDSUBPD128_MASKZ,\n\tIX86_BUILTIN_VFMADDSUBPS256_MASK, IX86_BUILTIN_VFMADDSUBPS256_MASK3,\n\tIX86_BUILTIN_VFMADDSUBPS256_MASKZ, IX86_BUILTIN_VFMADDSUBPS128_MASK,\n\tIX86_BUILTIN_VFMADDSUBPS128_MASK3, IX86_BUILTIN_VFMADDSUBPS128_MASKZ,\n\tIX86_BUILTIN_VFMSUBADDPD256_MASK3, IX86_BUILTIN_VFMSUBADDPD128_MASK3,\n\tIX86_BUILTIN_VFMSUBADDPS256_MASK3, IX86_BUILTIN_VFMSUBADDPS128_MASK3,\n\tIX86_BUILTIN_INSERTF64X2_256, IX86_BUILTIN_INSERTI64X2_256,\n\tIX86_BUILTIN_PSRAVV16HI, IX86_BUILTIN_PSRAVV8HI,\n\tIX86_BUILTIN_PMADDUBSW256_MASK, IX86_BUILTIN_PMADDUBSW128_MASK,\n\tIX86_BUILTIN_PMADDWD256_MASK, IX86_BUILTIN_PMADDWD128_MASK,\n\tIX86_BUILTIN_PSRLVV16HI, IX86_BUILTIN_PSRLVV8HI,\n\tIX86_BUILTIN_CVTPS2DQ256_MASK, IX86_BUILTIN_CVTPS2DQ128_MASK,\n\tIX86_BUILTIN_CVTPS2UDQ256, IX86_BUILTIN_CVTPS2UDQ128,\n\tIX86_BUILTIN_CVTPS2QQ256, IX86_BUILTIN_CVTPS2QQ128,\n\tIX86_BUILTIN_CVTPS2UQQ256, IX86_BUILTIN_CVTPS2UQQ128,\n\tIX86_BUILTIN_GETMANTPS256, IX86_BUILTIN_GETMANTPS128,\n\tIX86_BUILTIN_GETMANTPD256, IX86_BUILTIN_GETMANTPD128,\n\tIX86_BUILTIN_MOVDDUP256_MASK, IX86_BUILTIN_MOVDDUP128_MASK,\n\tIX86_BUILTIN_MOVSHDUP256_MASK, IX86_BUILTIN_MOVSHDUP128_MASK,\n\tIX86_BUILTIN_MOVSLDUP256_MASK, IX86_BUILTIN_MOVSLDUP128_MASK,\n\tIX86_BUILTIN_CVTQQ2PS256, IX86_BUILTIN_CVTQQ2PS128,\n\tIX86_BUILTIN_CVTUQQ2PS256, IX86_BUILTIN_CVTUQQ2PS128,\n\tIX86_BUILTIN_CVTQQ2PD256, IX86_BUILTIN_CVTQQ2PD128,\n\tIX86_BUILTIN_CVTUQQ2PD256, IX86_BUILTIN_CVTUQQ2PD128,\n\tIX86_BUILTIN_VPERMT2VARQ256, IX86_BUILTIN_VPERMT2VARQ256_MASKZ,\n\tIX86_BUILTIN_VPERMT2VARD256, IX86_BUILTIN_VPERMT2VARD256_MASKZ,\n\tIX86_BUILTIN_VPERMI2VARQ256, IX86_BUILTIN_VPERMI2VARD256,\n\tIX86_BUILTIN_VPERMT2VARPD256, IX86_BUILTIN_VPERMT2VARPD256_MASKZ,\n\tIX86_BUILTIN_VPERMT2VARPS256, IX86_BUILTIN_VPERMT2VARPS256_MASKZ,\n\tIX86_BUILTIN_VPERMI2VARPD256, IX86_BUILTIN_VPERMI2VARPS256,\n\tIX86_BUILTIN_VPERMT2VARQ128, IX86_BUILTIN_VPERMT2VARQ128_MASKZ,\n\tIX86_BUILTIN_VPERMT2VARD128, IX86_BUILTIN_VPERMT2VARD128_MASKZ,\n\tIX86_BUILTIN_VPERMI2VARQ128, IX86_BUILTIN_VPERMI2VARD128,\n\tIX86_BUILTIN_VPERMT2VARPD128, IX86_BUILTIN_VPERMT2VARPD128_MASKZ,\n\tIX86_BUILTIN_VPERMT2VARPS128, IX86_BUILTIN_VPERMT2VARPS128_MASKZ,\n\tIX86_BUILTIN_VPERMI2VARPD128, IX86_BUILTIN_VPERMI2VARPS128,\n\tIX86_BUILTIN_PSHUFB256_MASK, IX86_BUILTIN_PSHUFB128_MASK,\n\tIX86_BUILTIN_PSHUFHW256_MASK, IX86_BUILTIN_PSHUFHW128_MASK,\n\tIX86_BUILTIN_PSHUFLW256_MASK, IX86_BUILTIN_PSHUFLW128_MASK,\n\tIX86_BUILTIN_PSHUFD256_MASK, IX86_BUILTIN_PSHUFD128_MASK,\n\tIX86_BUILTIN_SHUFPD256_MASK, IX86_BUILTIN_SHUFPD128_MASK,\n\tIX86_BUILTIN_SHUFPS256_MASK, IX86_BUILTIN_SHUFPS128_MASK,\n\tIX86_BUILTIN_PROLVQ256, IX86_BUILTIN_PROLVQ128,\n\tIX86_BUILTIN_PROLQ256, IX86_BUILTIN_PROLQ128,\n\tIX86_BUILTIN_PRORVQ256, IX86_BUILTIN_PRORVQ128,\n\tIX86_BUILTIN_PRORQ256, IX86_BUILTIN_PRORQ128,\n\tIX86_BUILTIN_PSRAVQ128, IX86_BUILTIN_PSRAVQ256,\n\tIX86_BUILTIN_PSLLVV4DI_MASK, IX86_BUILTIN_PSLLVV2DI_MASK,\n\tIX86_BUILTIN_PSLLVV8SI_MASK, IX86_BUILTIN_PSLLVV4SI_MASK,\n\tIX86_BUILTIN_PSRAVV8SI_MASK, IX86_BUILTIN_PSRAVV4SI_MASK,\n\tIX86_BUILTIN_PSRLVV4DI_MASK, IX86_BUILTIN_PSRLVV2DI_MASK,\n\tIX86_BUILTIN_PSRLVV8SI_MASK, IX86_BUILTIN_PSRLVV4SI_MASK,\n\tIX86_BUILTIN_PSRAWI256_MASK, IX86_BUILTIN_PSRAW256_MASK,\n\tIX86_BUILTIN_PSRAWI128_MASK, IX86_BUILTIN_PSRAW128_MASK,\n\tIX86_BUILTIN_PSRLWI256_MASK, IX86_BUILTIN_PSRLW256_MASK,\n\tIX86_BUILTIN_PSRLWI128_MASK, IX86_BUILTIN_PSRLW128_MASK,\n\tIX86_BUILTIN_PRORVD256, IX86_BUILTIN_PROLVD256,\n\tIX86_BUILTIN_PRORD256, IX86_BUILTIN_PROLD256,\n\tIX86_BUILTIN_PRORVD128, IX86_BUILTIN_PROLVD128,\n\tIX86_BUILTIN_PRORD128, IX86_BUILTIN_PROLD128,\n\tIX86_BUILTIN_FPCLASSPD256, IX86_BUILTIN_FPCLASSPD128,\n\tIX86_BUILTIN_FPCLASSSD, IX86_BUILTIN_FPCLASSPS256,\n\tIX86_BUILTIN_FPCLASSPS128, IX86_BUILTIN_FPCLASSSS,\n\tIX86_BUILTIN_CVTB2MASK128, IX86_BUILTIN_CVTB2MASK256,\n\tIX86_BUILTIN_CVTW2MASK128, IX86_BUILTIN_CVTW2MASK256,\n\tIX86_BUILTIN_CVTD2MASK128, IX86_BUILTIN_CVTD2MASK256,\n\tIX86_BUILTIN_CVTQ2MASK128, IX86_BUILTIN_CVTQ2MASK256,\n\tIX86_BUILTIN_CVTMASK2B128, IX86_BUILTIN_CVTMASK2B256,\n\tIX86_BUILTIN_CVTMASK2W128, IX86_BUILTIN_CVTMASK2W256,\n\tIX86_BUILTIN_CVTMASK2D128, IX86_BUILTIN_CVTMASK2D256,\n\tIX86_BUILTIN_CVTMASK2Q128, IX86_BUILTIN_CVTMASK2Q256,\n\tIX86_BUILTIN_PCMPEQB128_MASK, IX86_BUILTIN_PCMPEQB256_MASK,\n\tIX86_BUILTIN_PCMPEQW128_MASK, IX86_BUILTIN_PCMPEQW256_MASK,\n\tIX86_BUILTIN_PCMPEQD128_MASK, IX86_BUILTIN_PCMPEQD256_MASK,\n\tIX86_BUILTIN_PCMPEQQ128_MASK, IX86_BUILTIN_PCMPEQQ256_MASK,\n\tIX86_BUILTIN_PCMPGTB128_MASK, IX86_BUILTIN_PCMPGTB256_MASK,\n\tIX86_BUILTIN_PCMPGTW128_MASK, IX86_BUILTIN_PCMPGTW256_MASK,\n\tIX86_BUILTIN_PCMPGTD128_MASK, IX86_BUILTIN_PCMPGTD256_MASK,\n\tIX86_BUILTIN_PCMPGTQ128_MASK, IX86_BUILTIN_PCMPGTQ256_MASK,\n\tIX86_BUILTIN_PTESTMB128, IX86_BUILTIN_PTESTMB256,\n\tIX86_BUILTIN_PTESTMW128, IX86_BUILTIN_PTESTMW256,\n\tIX86_BUILTIN_PTESTMD128, IX86_BUILTIN_PTESTMD256,\n\tIX86_BUILTIN_PTESTMQ128, IX86_BUILTIN_PTESTMQ256,\n\tIX86_BUILTIN_PTESTNMB128, IX86_BUILTIN_PTESTNMB256,\n\tIX86_BUILTIN_PTESTNMW128, IX86_BUILTIN_PTESTNMW256,\n\tIX86_BUILTIN_PTESTNMD128, IX86_BUILTIN_PTESTNMD256,\n\tIX86_BUILTIN_PTESTNMQ128, IX86_BUILTIN_PTESTNMQ256,\n\tIX86_BUILTIN_PBROADCASTMB128, IX86_BUILTIN_PBROADCASTMB256,\n\tIX86_BUILTIN_PBROADCASTMW128, IX86_BUILTIN_PBROADCASTMW256,\n\tIX86_BUILTIN_COMPRESSPD256, IX86_BUILTIN_COMPRESSPD128,\n\tIX86_BUILTIN_COMPRESSPS256, IX86_BUILTIN_COMPRESSPS128,\n\tIX86_BUILTIN_PCOMPRESSQ256, IX86_BUILTIN_PCOMPRESSQ128,\n\tIX86_BUILTIN_PCOMPRESSD256, IX86_BUILTIN_PCOMPRESSD128,\n\tIX86_BUILTIN_EXPANDPD256, IX86_BUILTIN_EXPANDPD128,\n\tIX86_BUILTIN_EXPANDPS256, IX86_BUILTIN_EXPANDPS128,\n\tIX86_BUILTIN_PEXPANDQ256, IX86_BUILTIN_PEXPANDQ128,\n\tIX86_BUILTIN_PEXPANDD256, IX86_BUILTIN_PEXPANDD128,\n\tIX86_BUILTIN_EXPANDPD256Z, IX86_BUILTIN_EXPANDPD128Z,\n\tIX86_BUILTIN_EXPANDPS256Z, IX86_BUILTIN_EXPANDPS128Z,\n\tIX86_BUILTIN_PEXPANDQ256Z, IX86_BUILTIN_PEXPANDQ128Z,\n\tIX86_BUILTIN_PEXPANDD256Z, IX86_BUILTIN_PEXPANDD128Z,\n\tIX86_BUILTIN_PMAXSD256_MASK, IX86_BUILTIN_PMINSD256_MASK,\n\tIX86_BUILTIN_PMAXUD256_MASK, IX86_BUILTIN_PMINUD256_MASK,\n\tIX86_BUILTIN_PMAXSD128_MASK, IX86_BUILTIN_PMINSD128_MASK,\n\tIX86_BUILTIN_PMAXUD128_MASK, IX86_BUILTIN_PMINUD128_MASK,\n\tIX86_BUILTIN_PMAXSQ256_MASK, IX86_BUILTIN_PMINSQ256_MASK,\n\tIX86_BUILTIN_PMAXUQ256_MASK, IX86_BUILTIN_PMINUQ256_MASK,\n\tIX86_BUILTIN_PMAXSQ128_MASK, IX86_BUILTIN_PMINSQ128_MASK,\n\tIX86_BUILTIN_PMAXUQ128_MASK, IX86_BUILTIN_PMINUQ128_MASK,\n\tIX86_BUILTIN_PMINSB256_MASK, IX86_BUILTIN_PMINUB256_MASK,\n\tIX86_BUILTIN_PMAXSB256_MASK, IX86_BUILTIN_PMAXUB256_MASK,\n\tIX86_BUILTIN_PMINSB128_MASK, IX86_BUILTIN_PMINUB128_MASK,\n\tIX86_BUILTIN_PMAXSB128_MASK, IX86_BUILTIN_PMAXUB128_MASK,\n\tIX86_BUILTIN_PMINSW256_MASK, IX86_BUILTIN_PMINUW256_MASK,\n\tIX86_BUILTIN_PMAXSW256_MASK, IX86_BUILTIN_PMAXUW256_MASK,\n\tIX86_BUILTIN_PMINSW128_MASK, IX86_BUILTIN_PMINUW128_MASK,\n\tIX86_BUILTIN_PMAXSW128_MASK, IX86_BUILTIN_PMAXUW128_MASK,\n\tIX86_BUILTIN_VPCONFLICTQ256, IX86_BUILTIN_VPCONFLICTD256,\n\tIX86_BUILTIN_VPCLZCNTQ256, IX86_BUILTIN_VPCLZCNTD256,\n\tIX86_BUILTIN_UNPCKHPD256_MASK, IX86_BUILTIN_UNPCKHPD128_MASK,\n\tIX86_BUILTIN_UNPCKHPS256_MASK, IX86_BUILTIN_UNPCKHPS128_MASK,\n\tIX86_BUILTIN_UNPCKLPD256_MASK, IX86_BUILTIN_UNPCKLPD128_MASK,\n\tIX86_BUILTIN_UNPCKLPS256_MASK, IX86_BUILTIN_VPCONFLICTQ128,\n\tIX86_BUILTIN_VPCONFLICTD128, IX86_BUILTIN_VPCLZCNTQ128,\n\tIX86_BUILTIN_VPCLZCNTD128, IX86_BUILTIN_UNPCKLPS128_MASK,\n\tIX86_BUILTIN_ALIGND256, IX86_BUILTIN_ALIGNQ256,\n\tIX86_BUILTIN_ALIGND128, IX86_BUILTIN_ALIGNQ128,\n\tIX86_BUILTIN_CVTPS2PH256_MASK, IX86_BUILTIN_CVTPS2PH_MASK,\n\tIX86_BUILTIN_CVTPH2PS_MASK, IX86_BUILTIN_CVTPH2PS256_MASK,\n\tIX86_BUILTIN_PUNPCKHDQ128_MASK, IX86_BUILTIN_PUNPCKHDQ256_MASK,\n\tIX86_BUILTIN_PUNPCKHQDQ128_MASK, IX86_BUILTIN_PUNPCKHQDQ256_MASK,\n\tIX86_BUILTIN_PUNPCKLDQ128_MASK, IX86_BUILTIN_PUNPCKLDQ256_MASK,\n\tIX86_BUILTIN_PUNPCKLQDQ128_MASK, IX86_BUILTIN_PUNPCKLQDQ256_MASK,\n\tIX86_BUILTIN_PUNPCKHBW128_MASK, IX86_BUILTIN_PUNPCKHBW256_MASK,\n\tIX86_BUILTIN_PUNPCKHWD128_MASK, IX86_BUILTIN_PUNPCKHWD256_MASK,\n\tIX86_BUILTIN_PUNPCKLBW128_MASK, IX86_BUILTIN_PUNPCKLBW256_MASK,\n\tIX86_BUILTIN_PUNPCKLWD128_MASK, IX86_BUILTIN_PUNPCKLWD256_MASK,\n\tIX86_BUILTIN_PSLLVV16HI, IX86_BUILTIN_PSLLVV8HI,\n\tIX86_BUILTIN_PACKSSDW256_MASK, IX86_BUILTIN_PACKSSDW128_MASK,\n\tIX86_BUILTIN_PACKUSDW256_MASK, IX86_BUILTIN_PACKUSDW128_MASK,\n\tIX86_BUILTIN_PAVGB256_MASK, IX86_BUILTIN_PAVGW256_MASK,\n\tIX86_BUILTIN_PAVGB128_MASK, IX86_BUILTIN_PAVGW128_MASK,\n\tIX86_BUILTIN_VPERMVARSF256_MASK, IX86_BUILTIN_VPERMVARDF256_MASK,\n\tIX86_BUILTIN_VPERMDF256_MASK, IX86_BUILTIN_PABSB256_MASK,\n\tIX86_BUILTIN_PABSB128_MASK, IX86_BUILTIN_PABSW256_MASK,\n\tIX86_BUILTIN_PABSW128_MASK, IX86_BUILTIN_VPERMILVARPD_MASK,\n\tIX86_BUILTIN_VPERMILVARPS_MASK, IX86_BUILTIN_VPERMILVARPD256_MASK,\n\tIX86_BUILTIN_VPERMILVARPS256_MASK, IX86_BUILTIN_VPERMILPD_MASK,\n\tIX86_BUILTIN_VPERMILPS_MASK, IX86_BUILTIN_VPERMILPD256_MASK,\n\tIX86_BUILTIN_VPERMILPS256_MASK, IX86_BUILTIN_BLENDMQ256,\n\tIX86_BUILTIN_BLENDMD256, IX86_BUILTIN_BLENDMPD256,\n\tIX86_BUILTIN_BLENDMPS256, IX86_BUILTIN_BLENDMQ128,\n\tIX86_BUILTIN_BLENDMD128, IX86_BUILTIN_BLENDMPD128,\n\tIX86_BUILTIN_BLENDMPS128, IX86_BUILTIN_BLENDMW256,\n\tIX86_BUILTIN_BLENDMB256, IX86_BUILTIN_BLENDMW128,\n\tIX86_BUILTIN_BLENDMB128, IX86_BUILTIN_PMULLD256_MASK,\n\tIX86_BUILTIN_PMULLD128_MASK, IX86_BUILTIN_PMULUDQ256_MASK,\n\tIX86_BUILTIN_PMULDQ256_MASK, IX86_BUILTIN_PMULDQ128_MASK,\n\tIX86_BUILTIN_PMULUDQ128_MASK, IX86_BUILTIN_CVTPD2PS256_MASK,\n\tIX86_BUILTIN_CVTPD2PS_MASK, IX86_BUILTIN_VPERMVARSI256_MASK,\n\tIX86_BUILTIN_VPERMVARDI256_MASK, IX86_BUILTIN_VPERMDI256_MASK,\n\tIX86_BUILTIN_CMPQ256, IX86_BUILTIN_CMPD256,\n\tIX86_BUILTIN_UCMPQ256, IX86_BUILTIN_UCMPD256,\n\tIX86_BUILTIN_CMPB256, IX86_BUILTIN_CMPW256,\n\tIX86_BUILTIN_UCMPB256, IX86_BUILTIN_UCMPW256,\n\tIX86_BUILTIN_CMPPD256_MASK, IX86_BUILTIN_CMPPS256_MASK,\n\tIX86_BUILTIN_CMPQ128, IX86_BUILTIN_CMPD128,\n\tIX86_BUILTIN_UCMPQ128, IX86_BUILTIN_UCMPD128,\n\tIX86_BUILTIN_CMPB128, IX86_BUILTIN_CMPW128,\n\tIX86_BUILTIN_UCMPB128, IX86_BUILTIN_UCMPW128,\n\tIX86_BUILTIN_CMPPD128_MASK, IX86_BUILTIN_CMPPS128_MASK,\n\tIX86_BUILTIN_GATHER3SIV8SF, IX86_BUILTIN_GATHER3SIV4SF,\n\tIX86_BUILTIN_GATHER3SIV4DF, IX86_BUILTIN_GATHER3SIV2DF,\n\tIX86_BUILTIN_GATHER3DIV8SF, IX86_BUILTIN_GATHER3DIV4SF,\n\tIX86_BUILTIN_GATHER3DIV4DF, IX86_BUILTIN_GATHER3DIV2DF,\n\tIX86_BUILTIN_GATHER3SIV8SI, IX86_BUILTIN_GATHER3SIV4SI,\n\tIX86_BUILTIN_GATHER3SIV4DI, IX86_BUILTIN_GATHER3SIV2DI,\n\tIX86_BUILTIN_GATHER3DIV8SI, IX86_BUILTIN_GATHER3DIV4SI,\n\tIX86_BUILTIN_GATHER3DIV4DI, IX86_BUILTIN_GATHER3DIV2DI,\n\tIX86_BUILTIN_SCATTERSIV8SF, IX86_BUILTIN_SCATTERSIV4SF,\n\tIX86_BUILTIN_SCATTERSIV4DF, IX86_BUILTIN_SCATTERSIV2DF,\n\tIX86_BUILTIN_SCATTERDIV8SF, IX86_BUILTIN_SCATTERDIV4SF,\n\tIX86_BUILTIN_SCATTERDIV4DF, IX86_BUILTIN_SCATTERDIV2DF,\n\tIX86_BUILTIN_SCATTERSIV8SI, IX86_BUILTIN_SCATTERSIV4SI,\n\tIX86_BUILTIN_SCATTERSIV4DI, IX86_BUILTIN_SCATTERSIV2DI,\n\tIX86_BUILTIN_SCATTERDIV8SI, IX86_BUILTIN_SCATTERDIV4SI,\n\tIX86_BUILTIN_SCATTERDIV4DI, IX86_BUILTIN_SCATTERDIV2DI,\n\tIX86_BUILTIN_RANGESD128, IX86_BUILTIN_RANGESS128,\n\tIX86_BUILTIN_KUNPCKWD, IX86_BUILTIN_KUNPCKDQ,\n\tIX86_BUILTIN_BROADCASTF32x2_512, IX86_BUILTIN_BROADCASTI32x2_512,\n\tIX86_BUILTIN_BROADCASTF64X2_512, IX86_BUILTIN_BROADCASTI64X2_512,\n\tIX86_BUILTIN_BROADCASTF32X8_512, IX86_BUILTIN_BROADCASTI32X8_512,\n\tIX86_BUILTIN_EXTRACTF64X2_512, IX86_BUILTIN_EXTRACTF32X8,\n\tIX86_BUILTIN_EXTRACTI64X2_512, IX86_BUILTIN_EXTRACTI32X8,\n\tIX86_BUILTIN_REDUCEPD512_MASK, IX86_BUILTIN_REDUCEPS512_MASK,\n\tIX86_BUILTIN_PMULLQ512, IX86_BUILTIN_XORPD512,\n\tIX86_BUILTIN_XORPS512, IX86_BUILTIN_ORPD512,\n\tIX86_BUILTIN_ORPS512, IX86_BUILTIN_ANDPD512,\n\tIX86_BUILTIN_ANDPS512, IX86_BUILTIN_ANDNPD512,\n\tIX86_BUILTIN_ANDNPS512, IX86_BUILTIN_INSERTF32X8,\n\tIX86_BUILTIN_INSERTI32X8, IX86_BUILTIN_INSERTF64X2_512,\n\tIX86_BUILTIN_INSERTI64X2_512, IX86_BUILTIN_FPCLASSPD512,\n\tIX86_BUILTIN_FPCLASSPS512, IX86_BUILTIN_CVTD2MASK512,\n\tIX86_BUILTIN_CVTQ2MASK512, IX86_BUILTIN_CVTMASK2D512,\n\tIX86_BUILTIN_CVTMASK2Q512, IX86_BUILTIN_CVTPD2QQ512,\n\tIX86_BUILTIN_CVTPS2QQ512, IX86_BUILTIN_CVTPD2UQQ512,\n\tIX86_BUILTIN_CVTPS2UQQ512, IX86_BUILTIN_CVTQQ2PS512,\n\tIX86_BUILTIN_CVTUQQ2PS512, IX86_BUILTIN_CVTQQ2PD512,\n\tIX86_BUILTIN_CVTUQQ2PD512, IX86_BUILTIN_CVTTPS2QQ512,\n\tIX86_BUILTIN_CVTTPS2UQQ512, IX86_BUILTIN_CVTTPD2QQ512,\n\tIX86_BUILTIN_CVTTPD2UQQ512, IX86_BUILTIN_RANGEPS512,\n\tIX86_BUILTIN_RANGEPD512, IX86_BUILTIN_PACKUSDW512,\n\tIX86_BUILTIN_PACKSSDW512, IX86_BUILTIN_LOADDQUHI512_MASK,\n\tIX86_BUILTIN_LOADDQUQI512_MASK, IX86_BUILTIN_PSLLDQ512,\n\tIX86_BUILTIN_PSRLDQ512, IX86_BUILTIN_STOREDQUHI512_MASK,\n\tIX86_BUILTIN_STOREDQUQI512_MASK, IX86_BUILTIN_PALIGNR512,\n\tIX86_BUILTIN_PALIGNR512_MASK, IX86_BUILTIN_MOVDQUHI512_MASK,\n\tIX86_BUILTIN_MOVDQUQI512_MASK, IX86_BUILTIN_PSADBW512,\n\tIX86_BUILTIN_DBPSADBW512, IX86_BUILTIN_PBROADCASTB512,\n\tIX86_BUILTIN_PBROADCASTB512_GPR, IX86_BUILTIN_PBROADCASTW512,\n\tIX86_BUILTIN_PBROADCASTW512_GPR, IX86_BUILTIN_PMOVSXBW512_MASK,\n\tIX86_BUILTIN_PMOVZXBW512_MASK, IX86_BUILTIN_VPERMVARHI512_MASK,\n\tIX86_BUILTIN_VPERMT2VARHI512, IX86_BUILTIN_VPERMT2VARHI512_MASKZ,\n\tIX86_BUILTIN_VPERMI2VARHI512, IX86_BUILTIN_PAVGB512,\n\tIX86_BUILTIN_PAVGW512, IX86_BUILTIN_PADDB512,\n\tIX86_BUILTIN_PSUBB512, IX86_BUILTIN_PSUBSB512,\n\tIX86_BUILTIN_PADDSB512, IX86_BUILTIN_PSUBUSB512,\n\tIX86_BUILTIN_PADDUSB512, IX86_BUILTIN_PSUBW512,\n\tIX86_BUILTIN_PADDW512, IX86_BUILTIN_PSUBSW512,\n\tIX86_BUILTIN_PADDSW512, IX86_BUILTIN_PSUBUSW512,\n\tIX86_BUILTIN_PADDUSW512, IX86_BUILTIN_PMAXUW512,\n\tIX86_BUILTIN_PMAXSW512, IX86_BUILTIN_PMINUW512,\n\tIX86_BUILTIN_PMINSW512, IX86_BUILTIN_PMAXUB512,\n\tIX86_BUILTIN_PMAXSB512, IX86_BUILTIN_PMINUB512,\n\tIX86_BUILTIN_PMINSB512, IX86_BUILTIN_PMOVWB512,\n\tIX86_BUILTIN_PMOVSWB512, IX86_BUILTIN_PMOVUSWB512,\n\tIX86_BUILTIN_PMULHRSW512_MASK, IX86_BUILTIN_PMULHUW512_MASK,\n\tIX86_BUILTIN_PMULHW512_MASK, IX86_BUILTIN_PMULLW512_MASK,\n\tIX86_BUILTIN_PSLLWI512_MASK, IX86_BUILTIN_PSLLW512_MASK,\n\tIX86_BUILTIN_PACKSSWB512, IX86_BUILTIN_PACKUSWB512,\n\tIX86_BUILTIN_PSRAVV32HI, IX86_BUILTIN_PMADDUBSW512_MASK,\n\tIX86_BUILTIN_PMADDWD512_MASK, IX86_BUILTIN_PSRLVV32HI,\n\tIX86_BUILTIN_PUNPCKHBW512, IX86_BUILTIN_PUNPCKHWD512,\n\tIX86_BUILTIN_PUNPCKLBW512, IX86_BUILTIN_PUNPCKLWD512,\n\tIX86_BUILTIN_PSHUFB512, IX86_BUILTIN_PSHUFHW512,\n\tIX86_BUILTIN_PSHUFLW512, IX86_BUILTIN_PSRAWI512,\n\tIX86_BUILTIN_PSRAW512, IX86_BUILTIN_PSRLWI512,\n\tIX86_BUILTIN_PSRLW512, IX86_BUILTIN_CVTB2MASK512,\n\tIX86_BUILTIN_CVTW2MASK512, IX86_BUILTIN_CVTMASK2B512,\n\tIX86_BUILTIN_CVTMASK2W512, IX86_BUILTIN_PCMPEQB512_MASK,\n\tIX86_BUILTIN_PCMPEQW512_MASK, IX86_BUILTIN_PCMPGTB512_MASK,\n\tIX86_BUILTIN_PCMPGTW512_MASK, IX86_BUILTIN_PTESTMB512,\n\tIX86_BUILTIN_PTESTMW512, IX86_BUILTIN_PTESTNMB512,\n\tIX86_BUILTIN_PTESTNMW512, IX86_BUILTIN_PSLLVV32HI,\n\tIX86_BUILTIN_PABSB512, IX86_BUILTIN_PABSW512,\n\tIX86_BUILTIN_BLENDMW512, IX86_BUILTIN_BLENDMB512,\n\tIX86_BUILTIN_CMPB512, IX86_BUILTIN_CMPW512,\n\tIX86_BUILTIN_UCMPB512, IX86_BUILTIN_UCMPW512.\n\t(bdesc_special_args):\n\tAdd __builtin_ia32_loaddquhi512_mask, __builtin_ia32_loaddquqi512_mask,\n\t__builtin_ia32_storedquhi512_mask, __builtin_ia32_storedquqi512_mask,\n\t__builtin_ia32_loaddquhi256_mask, __builtin_ia32_loaddquhi128_mask,\n\t__builtin_ia32_loaddquqi256_mask, __builtin_ia32_loaddquqi128_mask,\n\t__builtin_ia32_movdqa64load256_mask, __builtin_ia32_movdqa64load128_mask,\n\t__builtin_ia32_movdqa32load256_mask, __builtin_ia32_movdqa32load128_mask,\n\t__builtin_ia32_movdqa64store256_mask, __builtin_ia32_movdqa64store128_mask,\n\t__builtin_ia32_movdqa32store256_mask, __builtin_ia32_movdqa32store128_mask,\n\t__builtin_ia32_loadapd256_mask, __builtin_ia32_loadapd128_mask,\n\t__builtin_ia32_loadaps256_mask, __builtin_ia32_loadaps128_mask,\n\t__builtin_ia32_storeapd256_mask, __builtin_ia32_storeapd128_mask,\n\t__builtin_ia32_storeaps256_mask, __builtin_ia32_storeaps128_mask,\n\t__builtin_ia32_loadupd256_mask, __builtin_ia32_loadupd128_mask,\n\t__builtin_ia32_loadups256_mask, __builtin_ia32_loadups128_mask,\n\t__builtin_ia32_storeupd256_mask, __builtin_ia32_storeupd128_mask,\n\t__builtin_ia32_storeups256_mask, __builtin_ia32_storeups128_mask,\n\t__builtin_ia32_loaddqudi256_mask, __builtin_ia32_loaddqudi128_mask,\n\t__builtin_ia32_loaddqusi256_mask, __builtin_ia32_loaddqusi128_mask,\n\t__builtin_ia32_storedqudi256_mask, __builtin_ia32_storedqudi128_mask,\n\t__builtin_ia32_storedqusi256_mask, __builtin_ia32_storedqusi128_mask,\n\t__builtin_ia32_storedquhi256_mask, __builtin_ia32_storedquhi128_mask,\n\t__builtin_ia32_storedquqi256_mask, __builtin_ia32_storedquqi128_mask,\n\t__builtin_ia32_compressstoredf256_mask, __builtin_ia32_compressstoredf128_mask,\n\t__builtin_ia32_compressstoresf256_mask, __builtin_ia32_compressstoresf128_mask,\n\t__builtin_ia32_compressstoredi256_mask, __builtin_ia32_compressstoredi128_mask,\n\t__builtin_ia32_compressstoresi256_mask, __builtin_ia32_compressstoresi128_mask,\n\t__builtin_ia32_expandloaddf256_mask, __builtin_ia32_expandloaddf128_mask,\n\t__builtin_ia32_expandloadsf256_mask, __builtin_ia32_expandloadsf128_mask,\n\t__builtin_ia32_expandloaddi256_mask, __builtin_ia32_expandloaddi128_mask,\n\t__builtin_ia32_expandloadsi256_mask, __builtin_ia32_expandloadsi128_mask,\n\t__builtin_ia32_expandloaddf256_maskz, __builtin_ia32_expandloaddf128_maskz,\n\t__builtin_ia32_expandloadsf256_maskz, __builtin_ia32_expandloadsf128_maskz,\n\t__builtin_ia32_expandloaddi256_maskz, __builtin_ia32_expandloaddi128_maskz,\n\t__builtin_ia32_expandloadsi256_maskz, __builtin_ia32_expandloadsi128_maskz,\n\t__builtin_ia32_pmovqd256mem_mask, __builtin_ia32_pmovqd128mem_mask,\n\t__builtin_ia32_pmovsqd256mem_mask, __builtin_ia32_pmovsqd128mem_mask,\n\t__builtin_ia32_pmovusqd256mem_mask, __builtin_ia32_pmovusqd128mem_mask,\n\t__builtin_ia32_pmovqw256mem_mask, __builtin_ia32_pmovqw128mem_mask,\n\t__builtin_ia32_pmovsqw256mem_mask, __builtin_ia32_pmovsqw128mem_mask,\n\t__builtin_ia32_pmovusqw256mem_mask, __builtin_ia32_pmovusqw128mem_mask,\n\t__builtin_ia32_pmovqb256mem_mask, __builtin_ia32_pmovqb128mem_mask,\n\t__builtin_ia32_pmovsqb256mem_mask, __builtin_ia32_pmovsqb128mem_mask,\n\t__builtin_ia32_pmovusqb256mem_mask, __builtin_ia32_pmovusqb128mem_mask,\n\t__builtin_ia32_pmovdb256mem_mask, __builtin_ia32_pmovdb128mem_mask,\n\t__builtin_ia32_pmovsdb256mem_mask, __builtin_ia32_pmovsdb128mem_mask,\n\t__builtin_ia32_pmovusdb256mem_mask, __builtin_ia32_pmovusdb128mem_mask,\n\t__builtin_ia32_pmovdw256mem_mask, __builtin_ia32_pmovdw128mem_mask,\n\t__builtin_ia32_pmovsdw256mem_mask, __builtin_ia32_pmovsdw128mem_mask,\n\t__builtin_ia32_pmovusdw256mem_mask, __builtin_ia32_pmovusdw128mem_mask,\n\t__builtin_ia32_palignr256_mask, __builtin_ia32_palignr128_mask,\n\t__builtin_ia32_movdqa64_256_mask, __builtin_ia32_movdqa64_128_mask,\n\t__builtin_ia32_movdqa32_256_mask, __builtin_ia32_movdqa32_128_mask,\n\t__builtin_ia32_movapd256_mask, __builtin_ia32_movapd128_mask,\n\t__builtin_ia32_movaps256_mask, __builtin_ia32_movaps128_mask,\n\t__builtin_ia32_movdquhi256_mask, __builtin_ia32_movdquhi128_mask,\n\t__builtin_ia32_movdquqi256_mask, __builtin_ia32_movdquqi128_mask,\n\t__builtin_ia32_minps_mask, __builtin_ia32_maxps_mask,\n\t__builtin_ia32_minpd_mask, __builtin_ia32_maxpd_mask,\n\t__builtin_ia32_maxpd256_mask, __builtin_ia32_maxps256_mask,\n\t__builtin_ia32_minpd256_mask, __builtin_ia32_minps256_mask,\n\t__builtin_ia32_mulps_mask, __builtin_ia32_divps_mask,\n\t__builtin_ia32_mulpd_mask, __builtin_ia32_divpd_mask,\n\t__builtin_ia32_divpd256_mask, __builtin_ia32_divps256_mask,\n\t__builtin_ia32_mulpd256_mask, __builtin_ia32_mulps256_mask,\n\t__builtin_ia32_addpd128_mask, __builtin_ia32_addpd256_mask,\n\t__builtin_ia32_addps128_mask, __builtin_ia32_addps256_mask,\n\t__builtin_ia32_subpd128_mask, __builtin_ia32_subpd256_mask,\n\t__builtin_ia32_subps128_mask, __builtin_ia32_subps256_mask,\n\t__builtin_ia32_xorpd256_mask, __builtin_ia32_xorpd128_mask,\n\t__builtin_ia32_xorps256_mask, __builtin_ia32_xorps128_mask,\n\t__builtin_ia32_orpd256_mask, __builtin_ia32_orpd128_mask,\n\t__builtin_ia32_orps256_mask, __builtin_ia32_orps128_mask,\n\t__builtin_ia32_broadcastf32x2_256_mask, __builtin_ia32_broadcasti32x2_256_mask,\n\t__builtin_ia32_broadcasti32x2_128_mask, __builtin_ia32_broadcastf64x2_256_mask,\n\t__builtin_ia32_broadcasti64x2_256_mask, __builtin_ia32_broadcastf32x4_256_mask,\n\t__builtin_ia32_broadcasti32x4_256_mask, __builtin_ia32_extractf32x4_256_mask,\n\t__builtin_ia32_extracti32x4_256_mask, __builtin_ia32_dbpsadbw256_mask,\n\t__builtin_ia32_dbpsadbw128_mask, __builtin_ia32_cvttpd2qq256_mask,\n\t__builtin_ia32_cvttpd2qq128_mask, __builtin_ia32_cvttpd2uqq256_mask,\n\t__builtin_ia32_cvttpd2uqq128_mask, __builtin_ia32_cvtpd2qq256_mask,\n\t__builtin_ia32_cvtpd2qq128_mask, __builtin_ia32_cvtpd2uqq256_mask,\n\t__builtin_ia32_cvtpd2uqq128_mask, __builtin_ia32_cvtpd2udq256_mask,\n\t__builtin_ia32_cvtpd2udq128_mask, __builtin_ia32_cvttps2qq256_mask,\n\t__builtin_ia32_cvttps2qq128_mask, __builtin_ia32_cvttps2uqq256_mask,\n\t__builtin_ia32_cvttps2uqq128_mask, __builtin_ia32_cvttps2dq256_mask,\n\t__builtin_ia32_cvttps2dq128_mask, __builtin_ia32_cvttps2udq256_mask,\n\t__builtin_ia32_cvttps2udq128_mask, __builtin_ia32_cvttpd2dq256_mask,\n\t__builtin_ia32_cvttpd2dq128_mask, __builtin_ia32_cvttpd2udq256_mask,\n\t__builtin_ia32_cvttpd2udq128_mask, __builtin_ia32_cvtpd2dq256_mask,\n\t__builtin_ia32_cvtpd2dq128_mask, __builtin_ia32_cvtdq2pd256_mask,\n\t__builtin_ia32_cvtdq2pd128_mask, __builtin_ia32_cvtudq2pd256_mask,\n\t__builtin_ia32_cvtudq2pd128_mask, __builtin_ia32_cvtdq2ps256_mask,\n\t__builtin_ia32_cvtdq2ps128_mask, __builtin_ia32_cvtudq2ps256_mask,\n\t__builtin_ia32_cvtudq2ps128_mask, __builtin_ia32_cvtps2pd256_mask,\n\t__builtin_ia32_cvtps2pd128_mask, __builtin_ia32_pbroadcastb256_mask,\n\t__builtin_ia32_pbroadcastb256_gpr_mask, __builtin_ia32_pbroadcastb128_mask,\n\t__builtin_ia32_pbroadcastb128_gpr_mask, __builtin_ia32_pbroadcastw256_mask,\n\t__builtin_ia32_pbroadcastw256_gpr_mask, __builtin_ia32_pbroadcastw128_mask,\n\t__builtin_ia32_pbroadcastw128_gpr_mask, __builtin_ia32_pbroadcastd256_mask,\n\t__builtin_ia32_pbroadcastd256_gpr_mask, __builtin_ia32_pbroadcastd128_mask,\n\t__builtin_ia32_pbroadcastd128_gpr_mask, __builtin_ia32_pbroadcastq256_mask,\n\t__builtin_ia32_pbroadcastq256_gpr_mask, __builtin_ia32_pbroadcastq256_mem_mask,\n\t__builtin_ia32_pbroadcastq128_mask, __builtin_ia32_pbroadcastq128_gpr_mask,\n\t__builtin_ia32_pbroadcastq128_mem_mask, __builtin_ia32_broadcastss256_mask,\n\t__builtin_ia32_broadcastss128_mask, __builtin_ia32_broadcastsd256_mask,\n\t__builtin_ia32_extractf64x2_256_mask, __builtin_ia32_extracti64x2_256_mask,\n\t__builtin_ia32_insertf32x4_256_mask, __builtin_ia32_inserti32x4_256_mask,\n\t__builtin_ia32_pmovsxbw256_mask, __builtin_ia32_pmovsxbw128_mask,\n\t__builtin_ia32_pmovsxbd256_mask, __builtin_ia32_pmovsxbd128_mask,\n\t__builtin_ia32_pmovsxbq256_mask, __builtin_ia32_pmovsxbq128_mask,\n\t__builtin_ia32_pmovsxwd256_mask, __builtin_ia32_pmovsxwd128_mask,\n\t__builtin_ia32_pmovsxwq256_mask, __builtin_ia32_pmovsxwq128_mask,\n\t__builtin_ia32_pmovsxdq256_mask, __builtin_ia32_pmovsxdq128_mask,\n\t__builtin_ia32_pmovzxbw256_mask, __builtin_ia32_pmovzxbw128_mask,\n\t__builtin_ia32_pmovzxbd256_mask, __builtin_ia32_pmovzxbd128_mask,\n\t__builtin_ia32_pmovzxbq256_mask, __builtin_ia32_pmovzxbq128_mask,\n\t__builtin_ia32_pmovzxwd256_mask, __builtin_ia32_pmovzxwd128_mask,\n\t__builtin_ia32_pmovzxwq256_mask, __builtin_ia32_pmovzxwq128_mask,\n\t__builtin_ia32_pmovzxdq256_mask, __builtin_ia32_pmovzxdq128_mask,\n\t__builtin_ia32_reducepd256_mask, __builtin_ia32_reducepd128_mask,\n\t__builtin_ia32_reduceps256_mask, __builtin_ia32_reduceps128_mask,\n\t__builtin_ia32_reducesd, __builtin_ia32_reducess,\n\t__builtin_ia32_permvarhi256_mask, __builtin_ia32_permvarhi128_mask,\n\t__builtin_ia32_vpermt2varhi256_mask, __builtin_ia32_vpermt2varhi256_maskz,\n\t__builtin_ia32_vpermt2varhi128_mask, __builtin_ia32_vpermt2varhi128_maskz,\n\t__builtin_ia32_vpermi2varhi256_mask, __builtin_ia32_vpermi2varhi128_mask,\n\t__builtin_ia32_rcp14pd256_mask, __builtin_ia32_rcp14pd128_mask,\n\t__builtin_ia32_rcp14ps256_mask, __builtin_ia32_rcp14ps128_mask,\n\t__builtin_ia32_rsqrt14pd256_mask, __builtin_ia32_rsqrt14pd128_mask,\n\t__builtin_ia32_rsqrt14ps256_mask, __builtin_ia32_rsqrt14ps128_mask,\n\t__builtin_ia32_sqrtpd256_mask, __builtin_ia32_sqrtpd128_mask,\n\t__builtin_ia32_sqrtps256_mask, __builtin_ia32_sqrtps128_mask,\n\t__builtin_ia32_paddb128_mask, __builtin_ia32_paddw128_mask,\n\t__builtin_ia32_paddd128_mask, __builtin_ia32_paddq128_mask,\n\t__builtin_ia32_psubb128_mask, __builtin_ia32_psubw128_mask,\n\t__builtin_ia32_psubd128_mask, __builtin_ia32_psubq128_mask,\n\t__builtin_ia32_paddsb128_mask, __builtin_ia32_paddsw128_mask,\n\t__builtin_ia32_psubsb128_mask, __builtin_ia32_psubsw128_mask,\n\t__builtin_ia32_paddusb128_mask, __builtin_ia32_paddusw128_mask,\n\t__builtin_ia32_psubusb128_mask, __builtin_ia32_psubusw128_mask,\n\t__builtin_ia32_paddb256_mask, __builtin_ia32_paddw256_mask,\n\t__builtin_ia32_paddd256_mask, __builtin_ia32_paddq256_mask,\n\t__builtin_ia32_paddsb256_mask, __builtin_ia32_paddsw256_mask,\n\t__builtin_ia32_paddusb256_mask, __builtin_ia32_paddusw256_mask,\n\t__builtin_ia32_psubb256_mask, __builtin_ia32_psubw256_mask,\n\t__builtin_ia32_psubd256_mask, __builtin_ia32_psubq256_mask,\n\t__builtin_ia32_psubsb256_mask, __builtin_ia32_psubsw256_mask,\n\t__builtin_ia32_psubusb256_mask, __builtin_ia32_psubusw256_mask,\n\t__builtin_ia32_shuf_f64x2_256_mask, __builtin_ia32_shuf_i64x2_256_mask,\n\t__builtin_ia32_shuf_i32x4_256_mask, __builtin_ia32_shuf_f32x4_256_mask,\n\t__builtin_ia32_pmovwb128_mask, __builtin_ia32_pmovwb256_mask,\n\t__builtin_ia32_pmovswb128_mask, __builtin_ia32_pmovswb256_mask,\n\t__builtin_ia32_pmovuswb128_mask, __builtin_ia32_pmovuswb256_mask,\n\t__builtin_ia32_pmovdb128_mask, __builtin_ia32_pmovdb256_mask,\n\t__builtin_ia32_pmovsdb128_mask, __builtin_ia32_pmovsdb256_mask,\n\t__builtin_ia32_pmovusdb128_mask, __builtin_ia32_pmovusdb256_mask,\n\t__builtin_ia32_pmovdw128_mask, __builtin_ia32_pmovdw256_mask,\n\t__builtin_ia32_pmovsdw128_mask, __builtin_ia32_pmovsdw256_mask,\n\t__builtin_ia32_pmovusdw128_mask, __builtin_ia32_pmovusdw256_mask,\n\t__builtin_ia32_pmovqb128_mask, __builtin_ia32_pmovqb256_mask,\n\t__builtin_ia32_pmovsqb128_mask, __builtin_ia32_pmovsqb256_mask,\n\t__builtin_ia32_pmovusqb128_mask, __builtin_ia32_pmovusqb256_mask,\n\t__builtin_ia32_pmovqw128_mask, __builtin_ia32_pmovqw256_mask,\n\t__builtin_ia32_pmovsqw128_mask, __builtin_ia32_pmovsqw256_mask,\n\t__builtin_ia32_pmovusqw128_mask, __builtin_ia32_pmovusqw256_mask,\n\t__builtin_ia32_pmovqd128_mask, __builtin_ia32_pmovqd256_mask,\n\t__builtin_ia32_pmovsqd128_mask, __builtin_ia32_pmovsqd256_mask,\n\t__builtin_ia32_pmovusqd128_mask, __builtin_ia32_pmovusqd256_mask,\n\t__builtin_ia32_rangepd256_mask, __builtin_ia32_rangepd128_mask,\n\t__builtin_ia32_rangeps256_mask, __builtin_ia32_rangeps128_mask,\n\t__builtin_ia32_getexpps256_mask, __builtin_ia32_getexppd256_mask,\n\t__builtin_ia32_getexpps128_mask, __builtin_ia32_getexppd128_mask,\n\t__builtin_ia32_fixupimmpd256, __builtin_ia32_fixupimmpd256_mask,\n\t__builtin_ia32_fixupimmpd256_maskz, __builtin_ia32_fixupimmps256,\n\t__builtin_ia32_fixupimmps256_mask, __builtin_ia32_fixupimmps256_maskz,\n\t__builtin_ia32_fixupimmpd128, __builtin_ia32_fixupimmpd128_mask,\n\t__builtin_ia32_fixupimmpd128_maskz, __builtin_ia32_fixupimmps128,\n\t__builtin_ia32_fixupimmps128_mask, __builtin_ia32_fixupimmps128_maskz,\n\t__builtin_ia32_pabsq256_mask, __builtin_ia32_pabsq128_mask,\n\t__builtin_ia32_pabsd256_mask, __builtin_ia32_pabsd128_mask,\n\t__builtin_ia32_pmulhrsw256_mask, __builtin_ia32_pmulhrsw128_mask,\n\t__builtin_ia32_pmulhuw128_mask, __builtin_ia32_pmulhuw256_mask,\n\t__builtin_ia32_pmulhw256_mask, __builtin_ia32_pmulhw128_mask,\n\t__builtin_ia32_pmullw256_mask, __builtin_ia32_pmullw128_mask,\n\t__builtin_ia32_pmullq256_mask, __builtin_ia32_pmullq128_mask,\n\t__builtin_ia32_andpd256_mask, __builtin_ia32_andpd128_mask,\n\t__builtin_ia32_andps256_mask, __builtin_ia32_andps128_mask,\n\t__builtin_ia32_andnpd256_mask, __builtin_ia32_andnpd128_mask,\n\t__builtin_ia32_andnps256_mask, __builtin_ia32_andnps128_mask,\n\t__builtin_ia32_psllwi128_mask, __builtin_ia32_pslldi128_mask,\n\t__builtin_ia32_psllqi128_mask, __builtin_ia32_psllw128_mask,\n\t__builtin_ia32_pslld128_mask, __builtin_ia32_psllq128_mask,\n\t__builtin_ia32_psllwi256_mask, __builtin_ia32_psllw256_mask,\n\t__builtin_ia32_pslldi256_mask, __builtin_ia32_pslld256_mask,\n\t__builtin_ia32_psllqi256_mask, __builtin_ia32_psllq256_mask,\n\t__builtin_ia32_psradi128_mask, __builtin_ia32_psrad128_mask,\n\t__builtin_ia32_psradi256_mask, __builtin_ia32_psrad256_mask,\n\t__builtin_ia32_psraqi128_mask, __builtin_ia32_psraq128_mask,\n\t__builtin_ia32_psraqi256_mask, __builtin_ia32_psraq256_mask,\n\t__builtin_ia32_pandd256_mask, __builtin_ia32_pandd128_mask,\n\t__builtin_ia32_psrldi128_mask, __builtin_ia32_psrld128_mask,\n\t__builtin_ia32_psrldi256_mask, __builtin_ia32_psrld256_mask,\n\t__builtin_ia32_psrlqi128_mask, __builtin_ia32_psrlq128_mask,\n\t__builtin_ia32_psrlqi256_mask, __builtin_ia32_psrlq256_mask,\n\t__builtin_ia32_pandq256_mask, __builtin_ia32_pandq128_mask,\n\t__builtin_ia32_pandnd256_mask, __builtin_ia32_pandnd128_mask,\n\t__builtin_ia32_pandnq256_mask, __builtin_ia32_pandnq128_mask,\n\t__builtin_ia32_pord256_mask, __builtin_ia32_pord128_mask,\n\t__builtin_ia32_porq256_mask, __builtin_ia32_porq128_mask,\n\t__builtin_ia32_pxord256_mask, __builtin_ia32_pxord128_mask,\n\t__builtin_ia32_pxorq256_mask, __builtin_ia32_pxorq128_mask,\n\t__builtin_ia32_packsswb256_mask, __builtin_ia32_packsswb128_mask,\n\t__builtin_ia32_packuswb256_mask, __builtin_ia32_packuswb128_mask,\n\t__builtin_ia32_rndscaleps_256_mask, __builtin_ia32_rndscalepd_256_mask,\n\t__builtin_ia32_rndscaleps_128_mask, __builtin_ia32_rndscalepd_128_mask,\n\t__builtin_ia32_pternlogq256_mask, __builtin_ia32_pternlogq256_maskz,\n\t__builtin_ia32_pternlogd256_mask, __builtin_ia32_pternlogd256_maskz,\n\t__builtin_ia32_pternlogq128_mask, __builtin_ia32_pternlogq128_maskz,\n\t__builtin_ia32_pternlogd128_mask, __builtin_ia32_pternlogd128_maskz,\n\t__builtin_ia32_scalefpd256_mask, __builtin_ia32_scalefps256_mask,\n\t__builtin_ia32_scalefpd128_mask, __builtin_ia32_scalefps128_mask,\n\t__builtin_ia32_vfmaddpd256_mask, __builtin_ia32_vfmaddpd256_mask3,\n\t__builtin_ia32_vfmaddpd256_maskz, __builtin_ia32_vfmaddpd128_mask,\n\t__builtin_ia32_vfmaddpd128_mask3, __builtin_ia32_vfmaddpd128_maskz,\n\t__builtin_ia32_vfmaddps256_mask, __builtin_ia32_vfmaddps256_mask3,\n\t__builtin_ia32_vfmaddps256_maskz, __builtin_ia32_vfmaddps128_mask,\n\t__builtin_ia32_vfmaddps128_mask3, __builtin_ia32_vfmaddps128_maskz,\n\t__builtin_ia32_vfmsubpd256_mask3, __builtin_ia32_vfmsubpd128_mask3,\n\t__builtin_ia32_vfmsubps256_mask3, __builtin_ia32_vfmsubps128_mask3,\n\t__builtin_ia32_vfnmaddpd256_mask, __builtin_ia32_vfnmaddpd128_mask,\n\t__builtin_ia32_vfnmaddps256_mask, __builtin_ia32_vfnmaddps128_mask,\n\t__builtin_ia32_vfnmsubpd256_mask, __builtin_ia32_vfnmsubpd256_mask3,\n\t__builtin_ia32_vfnmsubpd128_mask, __builtin_ia32_vfnmsubpd128_mask3,\n\t__builtin_ia32_vfnmsubps256_mask, __builtin_ia32_vfnmsubps256_mask3,\n\t__builtin_ia32_vfnmsubps128_mask, __builtin_ia32_vfnmsubps128_mask3,\n\t__builtin_ia32_vfmaddsubpd256_mask, __builtin_ia32_vfmaddsubpd256_mask3,\n\t__builtin_ia32_vfmaddsubpd256_maskz, __builtin_ia32_vfmaddsubpd128_mask,\n\t__builtin_ia32_vfmaddsubpd128_mask3, __builtin_ia32_vfmaddsubpd128_maskz,\n\t__builtin_ia32_vfmaddsubps256_mask, __builtin_ia32_vfmaddsubps256_mask3,\n\t__builtin_ia32_vfmaddsubps256_maskz, __builtin_ia32_vfmaddsubps128_mask,\n\t__builtin_ia32_vfmaddsubps128_mask3, __builtin_ia32_vfmaddsubps128_maskz,\n\t__builtin_ia32_vfmsubaddpd256_mask3, __builtin_ia32_vfmsubaddpd128_mask3,\n\t__builtin_ia32_vfmsubaddps256_mask3, __builtin_ia32_vfmsubaddps128_mask3,\n\t__builtin_ia32_insertf64x2_256_mask, __builtin_ia32_inserti64x2_256_mask,\n\t__builtin_ia32_psrav16hi_mask, __builtin_ia32_psrav8hi_mask,\n\t__builtin_ia32_pmaddubsw256_mask, __builtin_ia32_pmaddubsw128_mask,\n\t__builtin_ia32_pmaddwd256_mask, __builtin_ia32_pmaddwd128_mask,\n\t__builtin_ia32_psrlv16hi_mask, __builtin_ia32_psrlv8hi_mask,\n\t__builtin_ia32_cvtps2dq256_mask, __builtin_ia32_cvtps2dq128_mask,\n\t__builtin_ia32_cvtps2udq256_mask, __builtin_ia32_cvtps2udq128_mask,\n\t__builtin_ia32_cvtps2qq256_mask, __builtin_ia32_cvtps2qq128_mask,\n\t__builtin_ia32_cvtps2uqq256_mask, __builtin_ia32_cvtps2uqq128_mask,\n\t__builtin_ia32_getmantps256_mask, __builtin_ia32_getmantps128_mask,\n\t__builtin_ia32_getmantpd256_mask, __builtin_ia32_getmantpd128_mask,\n\t__builtin_ia32_movddup256_mask, __builtin_ia32_movddup128_mask,\n\t__builtin_ia32_movshdup256_mask, __builtin_ia32_movshdup128_mask,\n\t__builtin_ia32_movsldup256_mask, __builtin_ia32_movsldup128_mask,\n\t__builtin_ia32_cvtqq2ps256_mask, __builtin_ia32_cvtqq2ps128_mask,\n\t__builtin_ia32_cvtuqq2ps256_mask, __builtin_ia32_cvtuqq2ps128_mask,\n\t__builtin_ia32_cvtqq2pd256_mask, __builtin_ia32_cvtqq2pd128_mask,\n\t__builtin_ia32_cvtuqq2pd256_mask, __builtin_ia32_cvtuqq2pd128_mask,\n\t__builtin_ia32_vpermt2varq256_mask, __builtin_ia32_vpermt2varq256_maskz,\n\t__builtin_ia32_vpermt2vard256_mask, __builtin_ia32_vpermt2vard256_maskz,\n\t__builtin_ia32_vpermi2varq256_mask, __builtin_ia32_vpermi2vard256_mask,\n\t__builtin_ia32_vpermt2varpd256_mask, __builtin_ia32_vpermt2varpd256_maskz,\n\t__builtin_ia32_vpermt2varps256_mask, __builtin_ia32_vpermt2varps256_maskz,\n\t__builtin_ia32_vpermi2varpd256_mask, __builtin_ia32_vpermi2varps256_mask,\n\t__builtin_ia32_vpermt2varq128_mask, __builtin_ia32_vpermt2varq128_maskz,\n\t__builtin_ia32_vpermt2vard128_mask, __builtin_ia32_vpermt2vard128_maskz,\n\t__builtin_ia32_vpermi2varq128_mask, __builtin_ia32_vpermi2vard128_mask,\n\t__builtin_ia32_vpermt2varpd128_mask, __builtin_ia32_vpermt2varpd128_maskz,\n\t__builtin_ia32_vpermt2varps128_mask, __builtin_ia32_vpermt2varps128_maskz,\n\t__builtin_ia32_vpermi2varpd128_mask, __builtin_ia32_vpermi2varps128_mask,\n\t__builtin_ia32_pshufb256_mask, __builtin_ia32_pshufb128_mask,\n\t__builtin_ia32_pshufhw256_mask, __builtin_ia32_pshufhw128_mask,\n\t__builtin_ia32_pshuflw256_mask, __builtin_ia32_pshuflw128_mask,\n\t__builtin_ia32_pshufd256_mask, __builtin_ia32_pshufd128_mask,\n\t__builtin_ia32_shufpd256_mask, __builtin_ia32_shufpd128_mask,\n\t__builtin_ia32_shufps256_mask, __builtin_ia32_shufps128_mask,\n\t__builtin_ia32_prolvq256_mask, __builtin_ia32_prolvq128_mask,\n\t__builtin_ia32_prolq256_mask, __builtin_ia32_prolq128_mask,\n\t__builtin_ia32_prorvq256_mask, __builtin_ia32_prorvq128_mask,\n\t__builtin_ia32_prorq256_mask, __builtin_ia32_prorq128_mask,\n\t__builtin_ia32_psravq128_mask, __builtin_ia32_psravq256_mask,\n\t__builtin_ia32_psllv4di_mask, __builtin_ia32_psllv2di_mask,\n\t__builtin_ia32_psllv8si_mask, __builtin_ia32_psllv4si_mask,\n\t__builtin_ia32_psrav8si_mask, __builtin_ia32_psrav4si_mask,\n\t__builtin_ia32_psrlv4di_mask, __builtin_ia32_psrlv2di_mask,\n\t__builtin_ia32_psrlv8si_mask, __builtin_ia32_psrlv4si_mask,\n\t__builtin_ia32_psrawi256_mask, __builtin_ia32_psraw256_mask,\n\t__builtin_ia32_psrawi128_mask, __builtin_ia32_psraw128_mask,\n\t__builtin_ia32_psrlwi256_mask, __builtin_ia32_psrlw256_mask,\n\t__builtin_ia32_psrlwi128_mask, __builtin_ia32_psrlw128_mask,\n\t__builtin_ia32_prorvd256_mask, __builtin_ia32_prolvd256_mask,\n\t__builtin_ia32_prord256_mask, __builtin_ia32_prold256_mask,\n\t__builtin_ia32_prorvd128_mask, __builtin_ia32_prolvd128_mask,\n\t__builtin_ia32_prord128_mask, __builtin_ia32_prold128_mask,\n\t__builtin_ia32_fpclasspd256_mask, __builtin_ia32_fpclasspd128_mask,\n\t__builtin_ia32_fpclasssd, __builtin_ia32_fpclassps256_mask,\n\t__builtin_ia32_fpclassps128_mask, __builtin_ia32_fpclassss,\n\t__builtin_ia32_cvtb2mask128, __builtin_ia32_cvtb2mask256,\n\t__builtin_ia32_cvtw2mask128, __builtin_ia32_cvtw2mask256,\n\t__builtin_ia32_cvtd2mask128, __builtin_ia32_cvtd2mask256,\n\t__builtin_ia32_cvt\u2026", "tree": {"sha": "37f654e2fc7d1c766bca952305bc540324b20d5c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/37f654e2fc7d1c766bca952305bc540324b20d5c"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e83507ebdc0179775192aa9e15ff194184fe0d50", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e83507ebdc0179775192aa9e15ff194184fe0d50", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e83507ebdc0179775192aa9e15ff194184fe0d50", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e83507ebdc0179775192aa9e15ff194184fe0d50/comments", "author": null, "committer": null, "parents": [{"sha": "8ae9ab2b11d25d6ae99af9b1abfd56db9d9948ea", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8ae9ab2b11d25d6ae99af9b1abfd56db9d9948ea", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8ae9ab2b11d25d6ae99af9b1abfd56db9d9948ea"}], "stats": {"total": 4270, "additions": 4259, "deletions": 11}, "files": [{"sha": "4838da15275f46f7474086a90f920a7d56681d01", "filename": "gcc/ChangeLog", "status": "modified", "additions": 1562, "deletions": 0, "changes": 1562, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e83507ebdc0179775192aa9e15ff194184fe0d50/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e83507ebdc0179775192aa9e15ff194184fe0d50/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e83507ebdc0179775192aa9e15ff194184fe0d50", "patch": "@@ -1,3 +1,1565 @@\n+2014-10-28  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+\t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n+\t    Anna Tikhonova  <anna.tikhonova@intel.com>\n+\t    Ilya Tocar  <ilya.tocar@intel.com>\n+\t    Andrey Turetskiy  <andrey.turetskiy@intel.com>\n+\t    Ilya Verbin  <ilya.verbin@intel.com>\n+\t    Kirill Yukhin  <kirill.yukhin@intel.com>\n+\t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n+\n+\t* config/i386/i386-builtin-types.def\n+\t(SHORT): New.\n+\t(V32HI): Ditto.\n+\t(V12QI): Ditto.\n+\t(V14QI): Ditto.\n+\t(V32SI): Ditto.\n+\t(V8UDI): Ditto.\n+\t(V16USI): Ditto.\n+\t(V32UHI): Ditto.\n+\t(PSHORT): Ditto.\n+\t(PV32QI): Ditto.\n+\t(PV32HI): Ditto.\n+\t(PV64QI): Ditto.\n+\t(PCV8HI): Ditto.\n+\t(PCV16QI): Ditto.\n+\t(PCV16HI): Ditto.\n+\t(PCV32QI): Ditto.\n+\t(PCV32HI): Ditto.\n+\t(PCV64QI): Ditto.\n+\t(V4SF_FTYPE_V2DF_V4SF_QI): Ditto.\n+\t(V4SF_FTYPE_V4DF_V4SF_QI): Ditto.\n+\t(V4SF_FTYPE_V8HI_V4SF_QI): Ditto.\n+\t(V8SF_FTYPE_V8HI_V8SF_QI): Ditto.\n+\t(V16SF_FTYPE_V16HI): Ditto.\n+\t(V16SF_FTYPE_V16HI_V16SF_HI): Ditto.\n+\t(V16SF_FTYPE_V16SI): Ditto.\n+\t(V4DI_FTYPE_V4DI): Ditto.\n+\t(V16SI_FTYPE_V16SF): Ditto.\n+\t(V8DI_FTYPE_PV2DI): Ditto.\n+\t(V8DF_FTYPE_PV2DF): Ditto.\n+\t(V4DI_FTYPE_PV2DI): Ditto.\n+\t(V4DF_FTYPE_PV2DF): Ditto.\n+\t(V16SI_FTYPE_PV2SI): Ditto.\n+\t(V16SF_FTYPE_PV2SF): Ditto.\n+\t(V8SF_FTYPE_FLOAT): Ditto.\n+\t(V4SF_FTYPE_FLOAT): Ditto.\n+\t(V4DF_FTYPE_DOUBLE): Ditto.\n+\t(V8SF_FTYPE_PV4SF): Ditto.\n+\t(V8SI_FTYPE_PV4SI): Ditto.\n+\t(V4SI_FTYPE_PV2SI): Ditto.\n+\t(V8SF_FTYPE_PV2SF): Ditto.\n+\t(V8SI_FTYPE_PV2SI): Ditto.\n+\t(V16SF_FTYPE_PV8SF): Ditto.\n+\t(V16SI_FTYPE_PV8SI): Ditto.\n+\t(V8DI_FTYPE_V8SF): Ditto.\n+\t(V4DI_FTYPE_V4SF): Ditto.\n+\t(V2DI_FTYPE_V4SF): Ditto.\n+\t(V64QI_FTYPE_QI): Ditto.\n+\t(V32HI_FTYPE_HI): Ditto.\n+\t(V16UHI_FTYPE_V16UHI): Ditto.\n+\t(V32UHI_FTYPE_V32UHI): Ditto.\n+\t(V2UDI_FTYPE_V2UDI): Ditto.\n+\t(V4UDI_FTYPE_V4UDI): Ditto.\n+\t(V8UDI_FTYPE_V8UDI): Ditto.\n+\t(V4USI_FTYPE_V4USI): Ditto.\n+\t(V16USI_FTYPE_V16USI): Ditto.\n+\t(V2DF_FTYPE_V4DF_INT_V2DF_QI): Ditto.\n+\t(V2DF_FTYPE_V8DF_INT): Ditto.\n+\t(V2DF_FTYPE_V8DF_INT_V2DF_QI): Ditto.\n+\t(V2DI_FTYPE_V2DI_INT_V2DI_QI): Ditto.\n+\t(V8DF_FTYPE_V8DF_INT): Ditto.\n+\t(V4SF_FTYPE_V8SF_INT_V4SF_QI): Ditto.\n+\t(V4SI_FTYPE_V2DF_V4SI_QI): Ditto.\n+\t(V4SI_FTYPE_V4SI_INT_V4SI_QI): Ditto.\n+\t(V4SI_FTYPE_V8HI_V8HI_V4SI_QI): Ditto.\n+\t(V4SI_FTYPE_V8SI_INT_V4SI_QI): Ditto.\n+\t(V8HI_FTYPE_V16QI_V16QI_V8HI_QI): Ditto.\n+\t(V8DI_FTYPE_V8DI_INT): Ditto.\n+\t(V8HI_FTYPE_V8SF_INT_V8HI_QI): Ditto.\n+\t(V8HI_FTYPE_V4SF_INT_V8HI_QI): Ditto.\n+\t(V8SF_FTYPE_V16SF_INT): Ditto.\n+\t(V8SF_FTYPE_V16SF_INT_V8SF_QI): Ditto.\n+\t(V64QI_FTYPE_V32HI_V32HI): Ditto.\n+\t(V32HI_FTYPE_V16SI_V16SI): Ditto.\n+\t(V8DF_FTYPE_V8DF_V2DF_INT): Ditto.\n+\t(V8DF_FTYPE_V8DF_V2DF_INT_V8DF_QI): Ditto.\n+\t(V8DF_FTYPE_V8DF_V8DF_INT): Ditto.\n+\t(V8DF_FTYPE_V8DF_V8DF_INT_V8DF_QI_INT): Ditto.\n+\t(V8DF_FTYPE_V8DF_V8DF_V8DI_INT): Ditto.\n+\t(V8DF_FTYPE_V8DF_V8DF_V8DI_INT_QI): Ditto.\n+\t(V4DF_FTYPE_V4DF_V4DF_V4DI_INT_QI): Ditto.\n+\t(V2DF_FTYPE_V2DF_V2DF_V2DI_INT_QI): Ditto.\n+\t(V16SF_FTYPE_V16SF_V16SF_INT_V16SF_HI_INT): Ditto.\n+\t(V8SF_FTYPE_V8SF_V8SF_V8SI_INT_QI): Ditto.\n+\t(V16SF_FTYPE_V16SF_V8SF_INT_V16SF_HI): Ditto.\n+\t(V32HI_FTYPE_V64QI_V64QI): Ditto.\n+\t(V16HI_FTYPE_V32QI_V32QI_V16HI_HI): Ditto.\n+\t(V32HI_FTYPE_V64QI_V64QI_V32HI_SI): Ditto.\n+\t(V32HI_FTYPE_V32HI_V32HI): Ditto.\n+\t(V32HI_FTYPE_V32HI_INT): Ditto.\n+\t(V16SI_FTYPE_V16SI_V8SI_INT_V16SI_HI): Ditto.\n+\t(V16SI_FTYPE_V32HI_V32HI): Ditto.\n+\t(V8SI_FTYPE_V16HI_V16HI_V8SI_QI): Ditto.\n+\t(V16SI_FTYPE_V32HI_V32HI_V16SI_HI): Ditto.\n+\t(V8SI_FTYPE_V8SI_INT_V8SI_QI): Ditto.\n+\t(V8SI_FTYPE_V16SI_INT): Ditto.\n+\t(V8SI_FTYPE_V16SI_INT_V8SI_QI): Ditto.\n+\t(V8DI_FTYPE_V8DI_V8DI_INT_V8DI_DI): Ditto.\n+\t(V4DI_FTYPE_V4DI_V4DI_INT_V4DI_SI): Ditto.\n+\t(V2DI_FTYPE_V2DI_V2DI_INT_V2DI_HI): Ditto.\n+\t(V8DI_FTYPE_V8DI_V4DI_INT): Ditto.\n+\t(V8DI_FTYPE_V8DI_V2DI_INT): Ditto.\n+\t(V8DI_FTYPE_V8DI_V2DI_INT_V8DI_QI): Ditto.\n+\t(V8DI_FTYPE_V16SI_V16SI): Ditto.\n+\t(V8DI_FTYPE_V64QI_V64QI): Ditto.\n+\t(V4DI_FTYPE_V4DI_INT_V4DI_QI): Ditto.\n+\t(V2DI_FTYPE_V4DI_INT_V2DI_QI): Ditto.\n+\t(V2DI_FTYPE_V8DI_INT): Ditto.\n+\t(V2DI_FTYPE_V8DI_INT_V2DI_QI): Ditto.\n+\t(QI_FTYPE_QI): Ditto.\n+\t(SI_FTYPE_SI): Ditto.\n+\t(DI_FTYPE_DI): Ditto.\n+\t(HI_FTYPE_V16QI): Ditto.\n+\t(SI_FTYPE_V32QI): Ditto.\n+\t(DI_FTYPE_V64QI): Ditto.\n+\t(QI_FTYPE_V8HI): Ditto.\n+\t(HI_FTYPE_V16HI): Ditto.\n+\t(SI_FTYPE_V32HI): Ditto.\n+\t(QI_FTYPE_V4SI): Ditto.\n+\t(QI_FTYPE_V8SI): Ditto.\n+\t(HI_FTYPE_V16SI): Ditto.\n+\t(QI_FTYPE_V2DI): Ditto.\n+\t(QI_FTYPE_V4DI): Ditto.\n+\t(QI_FTYPE_V8DI): Ditto.\n+\t(V16QI_FTYPE_HI): Ditto.\n+\t(V32QI_FTYPE_SI): Ditto.\n+\t(V64QI_FTYPE_DI): Ditto.\n+\t(V8HI_FTYPE_QI): Ditto.\n+\t(V16HI_FTYPE_HI): Ditto.\n+\t(V32HI_FTYPE_SI): Ditto.\n+\t(V4SI_FTYPE_QI): Ditto.\n+\t(V4SI_FTYPE_HI): Ditto.\n+\t(V8SI_FTYPE_QI): Ditto.\n+\t(V8SI_FTYPE_HI): Ditto.\n+\t(V2DI_FTYPE_QI): Ditto.\n+\t(V4DI_FTYPE_QI): Ditto.\n+\t(QI_FTYPE_QI_QI): Ditto.\n+\t(SI_FTYPE_SI_SI): Ditto.\n+\t(DI_FTYPE_DI_DI): Ditto.\n+\t(QI_FTYPE_QI_INT): Ditto.\n+\t(SI_FTYPE_SI_INT): Ditto.\n+\t(DI_FTYPE_DI_INT): Ditto.\n+\t(HI_FTYPE_V16QI_V16QI): Ditto.\n+\t(HI_FTYPE_V16QI_V16QI_HI): Ditto.\n+\t(HI_FTYPE_V16QI_V16QI_INT_HI): Ditto.\n+\t(SI_FTYPE_V32QI_V32QI): Ditto.\n+\t(SI_FTYPE_V32QI_V32QI_SI): Ditto.\n+\t(SI_FTYPE_V32QI_V32QI_INT_SI): Ditto.\n+\t(DI_FTYPE_V64QI_V64QI): Ditto.\n+\t(DI_FTYPE_V64QI_V64QI_DI): Ditto.\n+\t(DI_FTYPE_V64QI_V64QI_INT_DI): Ditto.\n+\t(QI_FTYPE_V8HI_V8HI): Ditto.\n+\t(QI_FTYPE_V8HI_V8HI_QI): Ditto.\n+\t(QI_FTYPE_V8HI_V8HI_INT_QI): Ditto.\n+\t(HI_FTYPE_V16HI_V16HI): Ditto.\n+\t(HI_FTYPE_V16HI_V16HI_HI): Ditto.\n+\t(HI_FTYPE_V16HI_V16HI_INT_HI): Ditto.\n+\t(SI_FTYPE_V32HI_V32HI): Ditto.\n+\t(SI_FTYPE_V32HI_V32HI_SI): Ditto.\n+\t(SI_FTYPE_V32HI_V32HI_INT_SI): Ditto.\n+\t(QI_FTYPE_V4SI_V4SI): Ditto.\n+\t(QI_FTYPE_V4SI_V4SI_QI): Ditto.\n+\t(QI_FTYPE_V4SI_V4SI_INT_QI): Ditto.\n+\t(QI_FTYPE_V8SI_V8SI): Ditto.\n+\t(QI_FTYPE_V8SI_V8SI_QI): Ditto.\n+\t(QI_FTYPE_V8SI_V8SI_INT_QI): Ditto.\n+\t(QI_FTYPE_V2DI_V2DI): Ditto.\n+\t(QI_FTYPE_V2DI_V2DI_QI): Ditto.\n+\t(QI_FTYPE_V2DI_V2DI_INT_QI): Ditto.\n+\t(QI_FTYPE_V4DI_V4DI): Ditto.\n+\t(QI_FTYPE_V4DI_V4DI_QI): Ditto.\n+\t(QI_FTYPE_V4DI_V4DI_INT_QI): Ditto.\n+\t(V32HI_FTYPE_V32HI_V32HI_V32HI): Ditto.\n+\t(V4DF_FTYPE_V4DF_V4DI_INT): Ditto.\n+\t(V2DF_FTYPE_V2DI_V2DF_V2DF_QI): Ditto.\n+\t(V2DF_FTYPE_V2DF_V2DI_V2DF_QI): Ditto.\n+\t(V4DF_FTYPE_V4DF_V2DF_INT_V4DF_QI): Ditto.\n+\t(V8DI_FTYPE_V8DI_V8DI_INT): Ditto.\n+\t(V4SF_FTYPE_V4SI_V4SF_V4SF_QI): Ditto.\n+\t(V4SF_FTYPE_V4SF_V4SI_V4SF_QI): Ditto.\n+\t(V4SF_FTYPE_V4SF_V4SF_V4SF_QI): Ditto.\n+\t(V4SF_FTYPE_V4SF_V2DF_V4SF_QI): Ditto.\n+\t(V8SF_FTYPE_V8SF_V4SF_INT_V8SF_QI): Ditto.\n+\t(V8SI_FTYPE_V8SI_V4SI_INT_V8SI_QI): Ditto.\n+\t(V4DI_FTYPE_V4DI_V2DI_INT_V4DI_QI): Ditto.\n+\t(V2DF_FTYPE_V2DF_V2DF_QI): Ditto.\n+\t(V2DF_FTYPE_V4SF_V2DF_QI): Ditto.\n+\t(V2DF_FTYPE_V4SI_V2DF_QI): Ditto.\n+\t(V4DF_FTYPE_V4DF_V4DF_QI): Ditto.\n+\t(V4DF_FTYPE_V4SF_V4DF_QI): Ditto.\n+\t(V4DF_FTYPE_V4SI_V4DF_QI): Ditto.\n+\t(V2DI_FTYPE_V4SI_V2DI_QI): Ditto.\n+\t(V2DI_FTYPE_V8HI_V2DI_QI): Ditto.\n+\t(V8DI_FTYPE_V8DF_V8DI_QI): Ditto.\n+\t(V4DI_FTYPE_V4DF_V4DI_QI): Ditto.\n+\t(V2DI_FTYPE_V2DF_V2DI_QI): Ditto.\n+\t(V2DI_FTYPE_V2DI_V2DI_V2DI_QI): Ditto.\n+\t(V2DI_FTYPE_V2DI_V2DI_INT_V2DI_QI): Ditto.\n+\t(V4DI_FTYPE_V4DI_V4DI_V4DI_QI): Ditto.\n+\t(V4DI_FTYPE_V4DI_V4DI_INT_V4DI_QI): Ditto.\n+\t(V2DI_FTYPE_V16QI_V2DI_QI): Ditto.\n+\t(V4DI_FTYPE_V16QI_V4DI_QI): Ditto.\n+\t(V4DI_FTYPE_V4DI_V4DI_QI): Ditto.\n+\t(V4DI_FTYPE_V4SI_V4DI_QI): Ditto.\n+\t(V4DI_FTYPE_V8HI_V4DI_QI): Ditto.\n+\t(V4DF_FTYPE_V4DI_V4DF_V4DF_QI): Ditto.\n+\t(V4DF_FTYPE_V4DF_V4DI_V4DF_QI): Ditto.\n+\t(V4DF_FTYPE_V4DF_V4DF_V4DF_QI): Ditto.\n+\t(V16QI_FTYPE_V16QI_V16QI_V16QI_HI): Ditto.\n+\t(V16HI_FTYPE_V16HI_V16HI_V16HI_HI): Ditto.\n+\t(V32HI_FTYPE_V32HI_V32HI_V32HI_SI): Ditto.\n+\t(V64QI_FTYPE_V64QI_V64QI_V64QI_DI): Ditto.\n+\t(V32QI_FTYPE_V32QI_V32QI_V32QI_SI): Ditto.\n+\t(V8HI_FTYPE_V8HI_V8HI_V8HI_QI): Ditto.\n+\t(V4SF_FTYPE_V4SF_V4SF_QI): Ditto.\n+\t(V4SF_FTYPE_V4SI_V4SF_QI): Ditto.\n+\t(V8SF_FTYPE_V8SF_V8SF_QI): Ditto.\n+\t(V8SF_FTYPE_V8SI_V8SF_QI): Ditto.\n+\t(V4SI_FTYPE_V16QI_V4SI_QI): Ditto.\n+\t(V4SI_FTYPE_V8HI_V4SI_QI): Ditto.\n+\t(V8SI_FTYPE_V8SI_V8SI_QI): Ditto.\n+\t(V8SI_FTYPE_V8HI_V8SI_QI): Ditto.\n+\t(V8SI_FTYPE_V16QI_V8SI_QI): Ditto.\n+\t(V4SI_FTYPE_V4SI_V4SI_V4SI_QI): Ditto.\n+\t(V4SI_FTYPE_V4SI_V4SI_INT_V4SI_QI): Ditto.\n+\t(V8SF_FTYPE_V8SF_V8SF_V8SF_QI): Ditto.\n+\t(V8SF_FTYPE_V8SI_V8SF_V8SF_QI): Ditto.\n+\t(V8SF_FTYPE_V8SF_V8SI_V8SF_QI): Ditto.\n+\t(V8SI_FTYPE_V8SI_V8SI_V8SI_QI): Ditto.\n+\t(V8SI_FTYPE_V8SI_V8SI_INT_V8SI_QI): Ditto.\n+\t(V16SF_FTYPE_V8SF_V16SF_HI): Ditto.\n+\t(V16SI_FTYPE_V8SI_V16SI_HI): Ditto.\n+\t(V4SI_FTYPE_V4DF_V4SI_QI): Ditto.\n+\t(V8DI_FTYPE_PCCHAR_V8DI_QI): Ditto.\n+\t(V8SF_FTYPE_PCFLOAT_V8SF_QI): Ditto.\n+\t(V4SF_FTYPE_PCFLOAT_V4SF_QI): Ditto.\n+\t(V4DF_FTYPE_PCDOUBLE_V4DF_QI): Ditto.\n+\t(V2DF_FTYPE_PCDOUBLE_V2DF_QI): Ditto.\n+\t(V8SI_FTYPE_PCCHAR_V8SI_QI): Ditto.\n+\t(V4SI_FTYPE_PCCHAR_V4SI_QI): Ditto.\n+\t(V4DI_FTYPE_PCCHAR_V4DI_QI): Ditto.\n+\t(V2DI_FTYPE_PCCHAR_V2DI_QI): Ditto.\n+\t(V16QI_FTYPE_V16SI_V16QI_HI): Ditto.\n+\t(V16QI_FTYPE_V8DI_V16QI_QI): Ditto.\n+\t(V32HI_FTYPE_V32HI_V32HI_SI): Ditto.\n+\t(V32HI_FTYPE_V64QI_V64QI_INT): Ditto.\n+\t(V32HI_FTYPE_V32QI_V32HI_SI): Ditto.\n+\t(V16HI_FTYPE_V16HI_V16HI_HI): Ditto.\n+\t(V16HI_FTYPE_V32QI_V32QI_INT): Ditto.\n+\t(V16HI_FTYPE_V16QI_V16HI_HI): Ditto.\n+\t(V8HI_FTYPE_V16QI_V8HI_QI): Ditto.\n+\t(V8HI_FTYPE_V16QI_V16QI_INT): Ditto.\n+\t(V8SF_FTYPE_V4SF_V8SF_QI): Ditto.\n+\t(V4DF_FTYPE_V2DF_V4DF_QI): Ditto.\n+\t(V8SI_FTYPE_V4SI_V8SI_QI): Ditto.\n+\t(V8SI_FTYPE_SI_V8SI_QI): Ditto.\n+\t(V4SI_FTYPE_V4SI_V4SI_QI): Ditto.\n+\t(V4SI_FTYPE_SI_V4SI_QI): Ditto.\n+\t(V4DI_FTYPE_V2DI_V4DI_QI): Ditto.\n+\t(V4DI_FTYPE_DI_V4DI_QI): Ditto.\n+\t(V2DI_FTYPE_V2DI_V2DI_QI): Ditto.\n+\t(V2DI_FTYPE_DI_V2DI_QI): Ditto.\n+\t(V64QI_FTYPE_V64QI_V64QI_DI): Ditto.\n+\t(V64QI_FTYPE_V16QI_V64QI_DI): Ditto.\n+\t(V64QI_FTYPE_QI_V64QI_DI): Ditto.\n+\t(V32QI_FTYPE_V32QI_V32QI_SI): Ditto.\n+\t(V32QI_FTYPE_V16QI_V32QI_SI): Ditto.\n+\t(V32QI_FTYPE_QI_V32QI_SI): Ditto.\n+\t(V16QI_FTYPE_V16QI_V16QI_HI): Ditto.\n+\t(V16QI_FTYPE_QI_V16QI_HI): Ditto.\n+\t(V32HI_FTYPE_V8HI_V32HI_SI): Ditto.\n+\t(V32HI_FTYPE_HI_V32HI_SI): Ditto.\n+\t(V16HI_FTYPE_V8HI_V16HI_HI): Ditto.\n+\t(V16HI_FTYPE_HI_V16HI_HI): Ditto.\n+\t(V8HI_FTYPE_V8HI_V8HI_QI): Ditto.\n+\t(V8HI_FTYPE_HI_V8HI_QI): Ditto.\n+\t(V64QI_FTYPE_PCV64QI_V64QI_DI): Ditto.\n+\t(V32HI_FTYPE_PCV32HI_V32HI_SI): Ditto.\n+\t(V32QI_FTYPE_PCV32QI_V32QI_SI): Ditto.\n+\t(V16SF_FTYPE_PCV8SF_V16SF_HI): Ditto.\n+\t(V16SI_FTYPE_PCV8SI_V16SI_HI): Ditto.\n+\t(V16HI_FTYPE_PCV16HI_V16HI_HI): Ditto.\n+\t(V16QI_FTYPE_PCV16QI_V16QI_HI): Ditto.\n+\t(V8DF_FTYPE_PCV2DF_V8DF_QI): Ditto.\n+\t(V8SF_FTYPE_PCV8SF_V8SF_QI): Ditto.\n+\t(V8SF_FTYPE_PCV4SF_V8SF_QI): Ditto.\n+\t(V8DI_FTYPE_PCV2DI_V8DI_QI): Ditto.\n+\t(V8SI_FTYPE_PCV8SI_V8SI_QI): Ditto.\n+\t(V8SI_FTYPE_PCV4SI_V8SI_QI): Ditto.\n+\t(V8HI_FTYPE_PCV8HI_V8HI_QI): Ditto.\n+\t(V4DF_FTYPE_PCV2DF_V4DF_QI): Ditto.\n+\t(V4DF_FTYPE_PCV4DF_V4DF_QI): Ditto.\n+\t(V4SF_FTYPE_PCV4SF_V4SF_QI): Ditto.\n+\t(V4DI_FTYPE_PCV4DI_V4DI_QI): Ditto.\n+\t(V4DI_FTYPE_PCV2DI_V4DI_QI): Ditto.\n+\t(V4SI_FTYPE_PCV4SI_V4SI_QI): Ditto.\n+\t(V2DF_FTYPE_PCV2DF_V2DF_QI): Ditto.\n+\t(V2DI_FTYPE_PCV2DI_V2DI_QI): Ditto.\n+\t(V16QI_FTYPE_V8HI_V16QI_QI): Ditto.\n+\t(V16QI_FTYPE_V16HI_V16QI_HI): Ditto.\n+\t(V16QI_FTYPE_V4SI_V16QI_QI): Ditto.\n+\t(V16QI_FTYPE_V8SI_V16QI_QI): Ditto.\n+\t(V8HI_FTYPE_V4SI_V8HI_QI): Ditto.\n+\t(V8HI_FTYPE_V8SI_V8HI_QI): Ditto.\n+\t(V16QI_FTYPE_V2DI_V16QI_QI): Ditto.\n+\t(V16QI_FTYPE_V4DI_V16QI_QI): Ditto.\n+\t(V8HI_FTYPE_V2DI_V8HI_QI): Ditto.\n+\t(V8HI_FTYPE_V4DI_V8HI_QI): Ditto.\n+\t(V4SI_FTYPE_V2DI_V4SI_QI): Ditto.\n+\t(V4SI_FTYPE_V4DI_V4SI_QI): Ditto.\n+\t(V32QI_FTYPE_V32HI_V32QI_SI): Ditto.\n+\t(V2DF_FTYPE_V2DF_INT_V2DF_QI): Ditto.\n+\t(V4DF_FTYPE_V4DF_INT_V4DF_QI): Ditto.\n+\t(V4SF_FTYPE_V4SF_INT_V4SF_QI): Ditto.\n+\t(V8SF_FTYPE_V8SF_INT_V8SF_QI): Ditto.\n+\t(V4DF_FTYPE_V4DF_V4DF_INT_V4DF_QI): Ditto.\n+\t(V2DF_FTYPE_V2DF_V2DF_INT_V2DF_QI): Ditto.\n+\t(V8SF_FTYPE_V8SF_V8SF_INT_V8SF_QI): Ditto.\n+\t(V4SF_FTYPE_V4SF_V4SF_INT_V4SF_QI): Ditto.\n+\t(VOID_FTYPE_PV8HI_V4DI_QI): Ditto.\n+\t(VOID_FTYPE_PV8HI_V2DI_QI): Ditto.\n+\t(VOID_FTYPE_PV4SI_V4DI_QI): Ditto.\n+\t(VOID_FTYPE_PV4SI_V2DI_QI): Ditto.\n+\t(VOID_FTYPE_PV8HI_V8SI_QI): Ditto.\n+\t(VOID_FTYPE_PV8HI_V4SI_QI): Ditto.\n+\t(VOID_FTYPE_PV4DF_V4DF_QI): Ditto.\n+\t(VOID_FTYPE_PV2DF_V2DF_QI): Ditto.\n+\t(VOID_FTYPE_PV8SF_V8SF_QI): Ditto.\n+\t(VOID_FTYPE_PV4SF_V4SF_QI): Ditto.\n+\t(VOID_FTYPE_PV4DI_V4DI_QI): Ditto.\n+\t(VOID_FTYPE_PV2DI_V2DI_QI): Ditto.\n+\t(VOID_FTYPE_PV16QI_V8SI_QI): Ditto.\n+\t(VOID_FTYPE_PV16QI_V4SI_QI): Ditto.\n+\t(VOID_FTYPE_PV16QI_V4DI_QI): Ditto.\n+\t(VOID_FTYPE_PV16QI_V2DI_QI): Ditto.\n+\t(VOID_FTYPE_PV8SI_V8SI_QI): Ditto.\n+\t(VOID_FTYPE_PV4SI_V4SI_QI): Ditto.\n+\t(VOID_FTYPE_PV32HI_V32HI_SI): Ditto.\n+\t(VOID_FTYPE_PV16HI_V16HI_HI): Ditto.\n+\t(VOID_FTYPE_PV8HI_V8HI_QI): Ditto.\n+\t(VOID_FTYPE_PV64QI_V64QI_DI): Ditto.\n+\t(VOID_FTYPE_PV32QI_V32QI_SI): Ditto.\n+\t(VOID_FTYPE_PV16QI_V16QI_HI): Ditto.\n+\t(V8SI_FTYPE_V8SF_V8SI_QI): Ditto.\n+\t(V4SI_FTYPE_V4SF_V4SI_QI): Ditto.\n+\t(V8DI_FTYPE_V8SF_V8DI_QI): Ditto.\n+\t(V4DI_FTYPE_V4SF_V4DI_QI): Ditto.\n+\t(V2DI_FTYPE_V4SF_V2DI_QI): Ditto.\n+\t(V8SF_FTYPE_V8DI_V8SF_QI): Ditto.\n+\t(V4SF_FTYPE_V4DI_V4SF_QI): Ditto.\n+\t(V4SF_FTYPE_V2DI_V4SF_QI): Ditto.\n+\t(V8DF_FTYPE_V8DI_V8DF_QI): Ditto.\n+\t(V4DF_FTYPE_V4DI_V4DF_QI): Ditto.\n+\t(V2DF_FTYPE_V2DI_V2DF_QI): Ditto.\n+\t(V32HI_FTYPE_V32HI_INT_V32HI_SI): Ditto.\n+\t(V32HI_FTYPE_V32HI_V8HI_V32HI_SI): Ditto.\n+\t(V16HI_FTYPE_V16HI_INT_V16HI_HI): Ditto.\n+\t(V16HI_FTYPE_V16HI_V8HI_V16HI_HI): Ditto.\n+\t(V8HI_FTYPE_V8HI_INT_V8HI_QI): Ditto.\n+\t(V32HI_FTYPE_V64QI_V64QI_INT_V32HI_SI): Ditto.\n+\t(V16HI_FTYPE_V32QI_V32QI_INT_V16HI_HI): Ditto.\n+\t(V8HI_FTYPE_V16QI_V16QI_INT_V8HI_QI): Ditto.\n+\t(V64QI_FTYPE_V32HI_V32HI_V64QI_DI): Ditto.\n+\t(V32QI_FTYPE_V16HI_V16HI_V32QI_SI): Ditto.\n+\t(V16QI_FTYPE_V8HI_V8HI_V16QI_HI): Ditto.\n+\t(V32HI_FTYPE_V16SI_V16SI_V32HI_SI): Ditto.\n+\t(V16HI_FTYPE_V8SI_V8SI_V16HI_HI): Ditto.\n+\t(V8HI_FTYPE_V4SI_V4SI_V8HI_QI): Ditto.\n+\t(V8DI_FTYPE_V16SI_V16SI_V8DI_QI): Ditto.\n+\t(V4DI_FTYPE_V8SI_V8SI_V4DI_QI): Ditto.\n+\t(V2DI_FTYPE_V4SI_V4SI_V2DI_QI): Ditto.\n+\t(V8SI_FTYPE_V8SI_V8SI_V8SI_INT_QI): Ditto.\n+\t(V4DI_FTYPE_V4DI_V4DI_V4DI_INT_QI): Ditto.\n+\t(V4SI_FTYPE_V4SI_V4SI_V4SI_INT_QI): Ditto.\n+\t(V2DI_FTYPE_V2DI_V2DI_V2DI_INT_QI): Ditto.\n+\t(V2DF_FTYPE_V2DF_V2DI_V2DF): Ditto.\n+\t(V4DF_FTYPE_V4DF_V4DI_V4DF): Ditto.\n+\t(V4SF_FTYPE_V4SF_V4SI_V4SF): Ditto.\n+\t(V8SF_FTYPE_V8SF_V8SI_V8SF): Ditto.\n+\t(V8SI_FTYPE_V8SI_V4SI_V8SI_QI): Ditto.\n+\t(V4DI_FTYPE_V4DI_V2DI_V4DI_QI): Ditto.\n+\t(QI_FTYPE_V8DF_INT): Ditto.\n+\t(QI_FTYPE_V4DF_INT): Ditto.\n+\t(QI_FTYPE_V4DF_V4DF_INT_QI): Ditto.\n+\t(QI_FTYPE_V2DF_INT): Ditto.\n+\t(HI_FTYPE_V16SF_INT): Ditto.\n+\t(QI_FTYPE_V8SF_INT): Ditto.\n+\t(QI_FTYPE_V8SF_V8SF_INT_QI): Ditto.\n+\t(QI_FTYPE_V4SF_INT): Ditto.\n+\t(QI_FTYPE_V8DF_INT_QI): Ditto.\n+\t(QI_FTYPE_V4DF_INT_QI): Ditto.\n+\t(QI_FTYPE_V2DF_INT_QI): Ditto.\n+\t(HI_FTYPE_V16SF_INT_HI): Ditto.\n+\t(QI_FTYPE_V8SF_INT_QI): Ditto.\n+\t(QI_FTYPE_V4SF_INT_QI): Ditto.\n+\t(V8DI_FTYPE_V8DF_V8DI_QI_INT): Ditto.\n+\t(V8DI_FTYPE_V8SF_V8DI_QI_INT): Ditto.\n+\t(V8DF_FTYPE_V8DI_V8DF_QI_INT): Ditto.\n+\t(V8SF_FTYPE_V8DI_V8SF_QI_INT): Ditto.\n+\t(V2DF_FTYPE_V2DF_PCDOUBLE_V4SI_QI_INT): Ditto.\n+\t(V4DF_FTYPE_V4DF_PCDOUBLE_V4SI_QI_INT): Ditto.\n+\t(V4DF_FTYPE_V4DF_PCDOUBLE_V8SI_QI_INT): Ditto.\n+\t(V2DF_FTYPE_V2DF_PCDOUBLE_V2DI_QI_INT): Ditto.\n+\t(V4DF_FTYPE_V4DF_PCDOUBLE_V4DI_QI_INT): Ditto.\n+\t(V4SF_FTYPE_V4SF_PCFLOAT_V4SI_QI_INT): Ditto.\n+\t(V8SF_FTYPE_V8SF_PCFLOAT_V8SI_QI_INT): Ditto.\n+\t(V4SF_FTYPE_V4SF_PCFLOAT_V2DI_QI_INT): Ditto.\n+\t(V4SF_FTYPE_V4SF_PCFLOAT_V4DI_QI_INT): Ditto.\n+\t(V8SF_FTYPE_V8SF_PCFLOAT_V4DI_QI_INT): Ditto.\n+\t(V2DI_FTYPE_V2DI_PCINT64_V4SI_QI_INT): Ditto.\n+\t(V4DI_FTYPE_V4DI_PCINT64_V4SI_QI_INT): Ditto.\n+\t(V4DI_FTYPE_V4DI_PCINT64_V8SI_QI_INT): Ditto.\n+\t(V2DI_FTYPE_V2DI_PCINT64_V2DI_QI_INT): Ditto.\n+\t(V4DI_FTYPE_V4DI_PCINT64_V4DI_QI_INT): Ditto.\n+\t(V4SI_FTYPE_V4SI_PCINT_V4SI_QI_INT): Ditto.\n+\t(V8SI_FTYPE_V8SI_PCINT_V8SI_QI_INT): Ditto.\n+\t(V4SI_FTYPE_V4SI_PCINT_V2DI_QI_INT): Ditto.\n+\t(V4SI_FTYPE_V4SI_PCINT_V4DI_QI_INT): Ditto.\n+\t(V8SI_FTYPE_V8SI_PCINT_V4DI_QI_INT): Ditto.\n+\t(VOID_FTYPE_PFLOAT_QI_V8SI_V8SF_INT): Ditto.\n+\t(VOID_FTYPE_PFLOAT_QI_V4SI_V4SF_INT): Ditto.\n+\t(VOID_FTYPE_PDOUBLE_QI_V4SI_V4DF_INT): Ditto.\n+\t(VOID_FTYPE_PDOUBLE_QI_V4SI_V2DF_INT): Ditto.\n+\t(VOID_FTYPE_PFLOAT_QI_V4DI_V4SF_INT): Ditto.\n+\t(VOID_FTYPE_PFLOAT_QI_V2DI_V4SF_INT): Ditto.\n+\t(VOID_FTYPE_PDOUBLE_QI_V4DI_V4DF_INT): Ditto.\n+\t(VOID_FTYPE_PDOUBLE_QI_V2DI_V2DF_INT): Ditto.\n+\t(VOID_FTYPE_PINT_QI_V8SI_V8SI_INT): Ditto.\n+\t(VOID_FTYPE_PINT_QI_V4SI_V4SI_INT): Ditto.\n+\t(VOID_FTYPE_PLONGLONG_QI_V4SI_V4DI_INT): Ditto.\n+\t(VOID_FTYPE_PLONGLONG_QI_V4SI_V2DI_INT): Ditto.\n+\t(VOID_FTYPE_PINT_QI_V4DI_V4SI_INT): Ditto.\n+\t(VOID_FTYPE_PINT_QI_V2DI_V4SI_INT): Ditto.\n+\t(VOID_FTYPE_PLONGLONG_QI_V4DI_V4DI_INT): Ditto.\n+\t(VOID_FTYPE_PLONGLONG_QI_V2DI_V2DI_INT): Ditto.\n+\t(V8DI_FTYPE_V8DI_INT): Ditto.\n+\t(V8DI_FTYPE_V8DI_V8DI_INT): Ditto.\n+\t(V8DI_FTYPE_V8DI_V8DI_INT_V8DI_DI): Ditto.\n+\t(V4DI_FTYPE_V4DI_V4DI_INT_V4DI_SI): Ditto.\n+\t(V2DI_FTYPE_V2DI_V2DI_INT_V2DI_HI): Ditto.\n+\t(V2DF_FTYPE_ V2DF_ V2DF_ V2DI_ INT_ QI): Remove.\n+\t(V4SF_FTYPE_ V4SF_ V2DF_ V4SF_ QI): Ditto.\n+\t(V4SF_FTYPE_ V4SF_ V4SF_ V4SF_ QI): Ditto.\n+\t(V2DF_FTYPE_ PCDOUBLE_ V2DF_ QI): Ditto.\n+\t(V4SF_FTYPE_ PCFLOAT_ V4SF_ QI): Ditto.\n+\t(V16QI_FTYPE_ V16SI_ V16QI_ HI): Ditto.\n+\t(V16QI_FTYPE_ V8DI_ V16QI_ QI): Ditto.\n+\t(V4SF_FTYPE_ V4SF_ V4SF_ INT_ V4SF_ QI): Ditto.\n+\t(V2DF_FTYPE_ V2DF_ V2DF_ INT_ V2DF_ QI): Ditto.\n+\t(V8DI_FTYPE_ V16SI_ V16SI_ V8DI_ QI): Ditto.\n+\t* config/i386/i386.c (ix86_builtins):\n+\tAdd IX86_BUILTIN_PMOVUSQD256_MEM, IX86_BUILTIN_PMOVUSQD128_MEM,\n+\tIX86_BUILTIN_PMOVSQD256_MEM, IX86_BUILTIN_PMOVSQD128_MEM,\n+\tIX86_BUILTIN_PMOVQD256_MEM, IX86_BUILTIN_PMOVQD128_MEM,\n+\tIX86_BUILTIN_PMOVUSQW256_MEM, IX86_BUILTIN_PMOVUSQW128_MEM,\n+\tIX86_BUILTIN_PMOVSQW256_MEM, IX86_BUILTIN_PMOVSQW128_MEM,\n+\tIX86_BUILTIN_PMOVQW256_MEM, IX86_BUILTIN_PMOVQW128_MEM,\n+\tIX86_BUILTIN_PMOVUSQB256_MEM, IX86_BUILTIN_PMOVUSQB128_MEM,\n+\tIX86_BUILTIN_PMOVSQB256_MEM, IX86_BUILTIN_PMOVSQB128_MEM,\n+\tIX86_BUILTIN_PMOVQB256_MEM, IX86_BUILTIN_PMOVQB128_MEM,\n+\tIX86_BUILTIN_PMOVUSDW256_MEM, IX86_BUILTIN_PMOVUSDW128_MEM,\n+\tIX86_BUILTIN_PMOVSDW256_MEM, IX86_BUILTIN_PMOVSDW128_MEM,\n+\tIX86_BUILTIN_PMOVDW256_MEM, IX86_BUILTIN_PMOVDW128_MEM,\n+\tIX86_BUILTIN_PMOVUSDB256_MEM, IX86_BUILTIN_PMOVUSDB128_MEM,\n+\tIX86_BUILTIN_PMOVSDB256_MEM, IX86_BUILTIN_PMOVSDB128_MEM,\n+\tIX86_BUILTIN_PMOVDB256_MEM, IX86_BUILTIN_PMOVDB128_MEM,\n+\tIX86_BUILTIN_MOVDQA64LOAD256_MASK, IX86_BUILTIN_MOVDQA64LOAD128_MASK,\n+\tIX86_BUILTIN_MOVDQA32LOAD256_MASK, IX86_BUILTIN_MOVDQA32LOAD128_MASK,\n+\tIX86_BUILTIN_MOVDQA64STORE256_MASK, IX86_BUILTIN_MOVDQA64STORE128_MASK,\n+\tIX86_BUILTIN_MOVDQA32STORE256_MASK, IX86_BUILTIN_MOVDQA32STORE128_MASK,\n+\tIX86_BUILTIN_LOADAPD256_MASK, IX86_BUILTIN_LOADAPD128_MASK,\n+\tIX86_BUILTIN_LOADAPS256_MASK, IX86_BUILTIN_LOADAPS128_MASK,\n+\tIX86_BUILTIN_STOREAPD256_MASK, IX86_BUILTIN_STOREAPD128_MASK,\n+\tIX86_BUILTIN_STOREAPS256_MASK, IX86_BUILTIN_STOREAPS128_MASK,\n+\tIX86_BUILTIN_LOADUPD256_MASK, IX86_BUILTIN_LOADUPD128_MASK,\n+\tIX86_BUILTIN_LOADUPS256_MASK, IX86_BUILTIN_LOADUPS128_MASK,\n+\tIX86_BUILTIN_STOREUPD256_MASK, IX86_BUILTIN_STOREUPD128_MASK,\n+\tIX86_BUILTIN_STOREUPS256_MASK, IX86_BUILTIN_STOREUPS128_MASK,\n+\tIX86_BUILTIN_LOADDQUDI256_MASK, IX86_BUILTIN_LOADDQUDI128_MASK,\n+\tIX86_BUILTIN_LOADDQUSI256_MASK, IX86_BUILTIN_LOADDQUSI128_MASK,\n+\tIX86_BUILTIN_LOADDQUHI256_MASK, IX86_BUILTIN_LOADDQUHI128_MASK,\n+\tIX86_BUILTIN_LOADDQUQI256_MASK, IX86_BUILTIN_LOADDQUQI128_MASK,\n+\tIX86_BUILTIN_STOREDQUDI256_MASK, IX86_BUILTIN_STOREDQUDI128_MASK,\n+\tIX86_BUILTIN_STOREDQUSI256_MASK, IX86_BUILTIN_STOREDQUSI128_MASK,\n+\tIX86_BUILTIN_STOREDQUHI256_MASK, IX86_BUILTIN_STOREDQUHI128_MASK,\n+\tIX86_BUILTIN_STOREDQUQI256_MASK, IX86_BUILTIN_STOREDQUQI128_MASK,\n+\tIX86_BUILTIN_COMPRESSPDSTORE256, IX86_BUILTIN_COMPRESSPDSTORE128,\n+\tIX86_BUILTIN_COMPRESSPSSTORE256, IX86_BUILTIN_COMPRESSPSSTORE128,\n+\tIX86_BUILTIN_PCOMPRESSQSTORE256, IX86_BUILTIN_PCOMPRESSQSTORE128,\n+\tIX86_BUILTIN_PCOMPRESSDSTORE256, IX86_BUILTIN_PCOMPRESSDSTORE128,\n+\tIX86_BUILTIN_EXPANDPDLOAD256, IX86_BUILTIN_EXPANDPDLOAD128,\n+\tIX86_BUILTIN_EXPANDPSLOAD256, IX86_BUILTIN_EXPANDPSLOAD128,\n+\tIX86_BUILTIN_PEXPANDQLOAD256, IX86_BUILTIN_PEXPANDQLOAD128,\n+\tIX86_BUILTIN_PEXPANDDLOAD256, IX86_BUILTIN_PEXPANDDLOAD128,\n+\tIX86_BUILTIN_EXPANDPDLOAD256Z, IX86_BUILTIN_EXPANDPDLOAD128Z,\n+\tIX86_BUILTIN_EXPANDPSLOAD256Z, IX86_BUILTIN_EXPANDPSLOAD128Z,\n+\tIX86_BUILTIN_PEXPANDQLOAD256Z, IX86_BUILTIN_PEXPANDQLOAD128Z,\n+\tIX86_BUILTIN_PEXPANDDLOAD256Z, IX86_BUILTIN_PEXPANDDLOAD128Z,\n+\tIX86_BUILTIN_PALIGNR256_MASK, IX86_BUILTIN_PALIGNR128_MASK,\n+\tIX86_BUILTIN_MOVDQA64_256_MASK, IX86_BUILTIN_MOVDQA64_128_MASK,\n+\tIX86_BUILTIN_MOVDQA32_256_MASK, IX86_BUILTIN_MOVDQA32_128_MASK,\n+\tIX86_BUILTIN_MOVAPD256_MASK, IX86_BUILTIN_MOVAPD128_MASK,\n+\tIX86_BUILTIN_MOVAPS256_MASK, IX86_BUILTIN_MOVAPS128_MASK,\n+\tIX86_BUILTIN_MOVDQUHI256_MASK, IX86_BUILTIN_MOVDQUHI128_MASK,\n+\tIX86_BUILTIN_MOVDQUQI256_MASK, IX86_BUILTIN_MOVDQUQI128_MASK,\n+\tIX86_BUILTIN_MINPS128_MASK, IX86_BUILTIN_MAXPS128_MASK,\n+\tIX86_BUILTIN_MINPD128_MASK, IX86_BUILTIN_MAXPD128_MASK,\n+\tIX86_BUILTIN_MAXPD256_MASK, IX86_BUILTIN_MAXPS256_MASK,\n+\tIX86_BUILTIN_MINPD256_MASK, IX86_BUILTIN_MINPS256_MASK,\n+\tIX86_BUILTIN_MULPS128_MASK, IX86_BUILTIN_DIVPS128_MASK,\n+\tIX86_BUILTIN_MULPD128_MASK, IX86_BUILTIN_DIVPD128_MASK,\n+\tIX86_BUILTIN_DIVPD256_MASK, IX86_BUILTIN_DIVPS256_MASK,\n+\tIX86_BUILTIN_MULPD256_MASK, IX86_BUILTIN_MULPS256_MASK,\n+\tIX86_BUILTIN_ADDPD128_MASK, IX86_BUILTIN_ADDPD256_MASK,\n+\tIX86_BUILTIN_ADDPS128_MASK, IX86_BUILTIN_ADDPS256_MASK,\n+\tIX86_BUILTIN_SUBPD128_MASK, IX86_BUILTIN_SUBPD256_MASK,\n+\tIX86_BUILTIN_SUBPS128_MASK, IX86_BUILTIN_SUBPS256_MASK,\n+\tIX86_BUILTIN_XORPD256_MASK, IX86_BUILTIN_XORPD128_MASK,\n+\tIX86_BUILTIN_XORPS256_MASK, IX86_BUILTIN_XORPS128_MASK,\n+\tIX86_BUILTIN_ORPD256_MASK, IX86_BUILTIN_ORPD128_MASK,\n+\tIX86_BUILTIN_ORPS256_MASK, IX86_BUILTIN_ORPS128_MASK,\n+\tIX86_BUILTIN_BROADCASTF32x2_256, IX86_BUILTIN_BROADCASTI32x2_256,\n+\tIX86_BUILTIN_BROADCASTI32x2_128, IX86_BUILTIN_BROADCASTF64X2_256,\n+\tIX86_BUILTIN_BROADCASTI64X2_256, IX86_BUILTIN_BROADCASTF32X4_256,\n+\tIX86_BUILTIN_BROADCASTI32X4_256, IX86_BUILTIN_EXTRACTF32X4_256,\n+\tIX86_BUILTIN_EXTRACTI32X4_256, IX86_BUILTIN_DBPSADBW256,\n+\tIX86_BUILTIN_DBPSADBW128, IX86_BUILTIN_CVTTPD2QQ256,\n+\tIX86_BUILTIN_CVTTPD2QQ128, IX86_BUILTIN_CVTTPD2UQQ256,\n+\tIX86_BUILTIN_CVTTPD2UQQ128, IX86_BUILTIN_CVTPD2QQ256,\n+\tIX86_BUILTIN_CVTPD2QQ128, IX86_BUILTIN_CVTPD2UQQ256,\n+\tIX86_BUILTIN_CVTPD2UQQ128, IX86_BUILTIN_CVTPD2UDQ256_MASK,\n+\tIX86_BUILTIN_CVTPD2UDQ128_MASK, IX86_BUILTIN_CVTTPS2QQ256,\n+\tIX86_BUILTIN_CVTTPS2QQ128, IX86_BUILTIN_CVTTPS2UQQ256,\n+\tIX86_BUILTIN_CVTTPS2UQQ128, IX86_BUILTIN_CVTTPS2DQ256_MASK,\n+\tIX86_BUILTIN_CVTTPS2DQ128_MASK, IX86_BUILTIN_CVTTPS2UDQ256,\n+\tIX86_BUILTIN_CVTTPS2UDQ128, IX86_BUILTIN_CVTTPD2DQ256_MASK,\n+\tIX86_BUILTIN_CVTTPD2DQ128_MASK, IX86_BUILTIN_CVTTPD2UDQ256_MASK,\n+\tIX86_BUILTIN_CVTTPD2UDQ128_MASK, IX86_BUILTIN_CVTPD2DQ256_MASK,\n+\tIX86_BUILTIN_CVTPD2DQ128_MASK, IX86_BUILTIN_CVTDQ2PD256_MASK,\n+\tIX86_BUILTIN_CVTDQ2PD128_MASK, IX86_BUILTIN_CVTUDQ2PD256_MASK,\n+\tIX86_BUILTIN_CVTUDQ2PD128_MASK, IX86_BUILTIN_CVTDQ2PS256_MASK,\n+\tIX86_BUILTIN_CVTDQ2PS128_MASK, IX86_BUILTIN_CVTUDQ2PS256_MASK,\n+\tIX86_BUILTIN_CVTUDQ2PS128_MASK, IX86_BUILTIN_CVTPS2PD256_MASK,\n+\tIX86_BUILTIN_CVTPS2PD128_MASK, IX86_BUILTIN_PBROADCASTB256_MASK,\n+\tIX86_BUILTIN_PBROADCASTB256_GPR_MASK, IX86_BUILTIN_PBROADCASTB128_MASK,\n+\tIX86_BUILTIN_PBROADCASTB128_GPR_MASK, IX86_BUILTIN_PBROADCASTW256_MASK,\n+\tIX86_BUILTIN_PBROADCASTW256_GPR_MASK, IX86_BUILTIN_PBROADCASTW128_MASK,\n+\tIX86_BUILTIN_PBROADCASTW128_GPR_MASK, IX86_BUILTIN_PBROADCASTD256_MASK,\n+\tIX86_BUILTIN_PBROADCASTD256_GPR_MASK, IX86_BUILTIN_PBROADCASTD128_MASK,\n+\tIX86_BUILTIN_PBROADCASTD128_GPR_MASK, IX86_BUILTIN_PBROADCASTQ256_MASK,\n+\tIX86_BUILTIN_PBROADCASTQ256_GPR_MASK, IX86_BUILTIN_PBROADCASTQ256_MEM_MASK,\n+\tIX86_BUILTIN_PBROADCASTQ128_MASK, IX86_BUILTIN_PBROADCASTQ128_GPR_MASK,\n+\tIX86_BUILTIN_PBROADCASTQ128_MEM_MASK, IX86_BUILTIN_BROADCASTSS256,\n+\tIX86_BUILTIN_BROADCASTSS128, IX86_BUILTIN_BROADCASTSD256,\n+\tIX86_BUILTIN_EXTRACTF64X2_256, IX86_BUILTIN_EXTRACTI64X2_256,\n+\tIX86_BUILTIN_INSERTF32X4_256, IX86_BUILTIN_INSERTI32X4_256,\n+\tIX86_BUILTIN_PMOVSXBW256_MASK, IX86_BUILTIN_PMOVSXBW128_MASK,\n+\tIX86_BUILTIN_PMOVSXBD256_MASK, IX86_BUILTIN_PMOVSXBD128_MASK,\n+\tIX86_BUILTIN_PMOVSXBQ256_MASK, IX86_BUILTIN_PMOVSXBQ128_MASK,\n+\tIX86_BUILTIN_PMOVSXWD256_MASK, IX86_BUILTIN_PMOVSXWD128_MASK,\n+\tIX86_BUILTIN_PMOVSXWQ256_MASK, IX86_BUILTIN_PMOVSXWQ128_MASK,\n+\tIX86_BUILTIN_PMOVSXDQ256_MASK, IX86_BUILTIN_PMOVSXDQ128_MASK,\n+\tIX86_BUILTIN_PMOVZXBW256_MASK, IX86_BUILTIN_PMOVZXBW128_MASK,\n+\tIX86_BUILTIN_PMOVZXBD256_MASK, IX86_BUILTIN_PMOVZXBD128_MASK,\n+\tIX86_BUILTIN_PMOVZXBQ256_MASK, IX86_BUILTIN_PMOVZXBQ128_MASK,\n+\tIX86_BUILTIN_PMOVZXWD256_MASK, IX86_BUILTIN_PMOVZXWD128_MASK,\n+\tIX86_BUILTIN_PMOVZXWQ256_MASK, IX86_BUILTIN_PMOVZXWQ128_MASK,\n+\tIX86_BUILTIN_PMOVZXDQ256_MASK, IX86_BUILTIN_PMOVZXDQ128_MASK,\n+\tIX86_BUILTIN_REDUCEPD256_MASK, IX86_BUILTIN_REDUCEPD128_MASK,\n+\tIX86_BUILTIN_REDUCEPS256_MASK, IX86_BUILTIN_REDUCEPS128_MASK,\n+\tIX86_BUILTIN_REDUCESD_MASK, IX86_BUILTIN_REDUCESS_MASK,\n+\tIX86_BUILTIN_VPERMVARHI256_MASK, IX86_BUILTIN_VPERMVARHI128_MASK,\n+\tIX86_BUILTIN_VPERMT2VARHI256, IX86_BUILTIN_VPERMT2VARHI256_MASKZ,\n+\tIX86_BUILTIN_VPERMT2VARHI128, IX86_BUILTIN_VPERMT2VARHI128_MASKZ,\n+\tIX86_BUILTIN_VPERMI2VARHI256, IX86_BUILTIN_VPERMI2VARHI128,\n+\tIX86_BUILTIN_RCP14PD256, IX86_BUILTIN_RCP14PD128,\n+\tIX86_BUILTIN_RCP14PS256, IX86_BUILTIN_RCP14PS128,\n+\tIX86_BUILTIN_RSQRT14PD256_MASK, IX86_BUILTIN_RSQRT14PD128_MASK,\n+\tIX86_BUILTIN_RSQRT14PS256_MASK, IX86_BUILTIN_RSQRT14PS128_MASK,\n+\tIX86_BUILTIN_SQRTPD256_MASK, IX86_BUILTIN_SQRTPD128_MASK,\n+\tIX86_BUILTIN_SQRTPS256_MASK, IX86_BUILTIN_SQRTPS128_MASK,\n+\tIX86_BUILTIN_PADDB128_MASK, IX86_BUILTIN_PADDW128_MASK,\n+\tIX86_BUILTIN_PADDD128_MASK, IX86_BUILTIN_PADDQ128_MASK,\n+\tIX86_BUILTIN_PSUBB128_MASK, IX86_BUILTIN_PSUBW128_MASK,\n+\tIX86_BUILTIN_PSUBD128_MASK, IX86_BUILTIN_PSUBQ128_MASK,\n+\tIX86_BUILTIN_PADDSB128_MASK, IX86_BUILTIN_PADDSW128_MASK,\n+\tIX86_BUILTIN_PSUBSB128_MASK, IX86_BUILTIN_PSUBSW128_MASK,\n+\tIX86_BUILTIN_PADDUSB128_MASK, IX86_BUILTIN_PADDUSW128_MASK,\n+\tIX86_BUILTIN_PSUBUSB128_MASK, IX86_BUILTIN_PSUBUSW128_MASK,\n+\tIX86_BUILTIN_PADDB256_MASK, IX86_BUILTIN_PADDW256_MASK,\n+\tIX86_BUILTIN_PADDD256_MASK, IX86_BUILTIN_PADDQ256_MASK,\n+\tIX86_BUILTIN_PADDSB256_MASK, IX86_BUILTIN_PADDSW256_MASK,\n+\tIX86_BUILTIN_PADDUSB256_MASK, IX86_BUILTIN_PADDUSW256_MASK,\n+\tIX86_BUILTIN_PSUBB256_MASK, IX86_BUILTIN_PSUBW256_MASK,\n+\tIX86_BUILTIN_PSUBD256_MASK, IX86_BUILTIN_PSUBQ256_MASK,\n+\tIX86_BUILTIN_PSUBSB256_MASK, IX86_BUILTIN_PSUBSW256_MASK,\n+\tIX86_BUILTIN_PSUBUSB256_MASK, IX86_BUILTIN_PSUBUSW256_MASK,\n+\tIX86_BUILTIN_SHUF_F64x2_256, IX86_BUILTIN_SHUF_I64x2_256,\n+\tIX86_BUILTIN_SHUF_I32x4_256, IX86_BUILTIN_SHUF_F32x4_256,\n+\tIX86_BUILTIN_PMOVWB128, IX86_BUILTIN_PMOVWB256,\n+\tIX86_BUILTIN_PMOVSWB128, IX86_BUILTIN_PMOVSWB256,\n+\tIX86_BUILTIN_PMOVUSWB128, IX86_BUILTIN_PMOVUSWB256,\n+\tIX86_BUILTIN_PMOVDB128, IX86_BUILTIN_PMOVDB256,\n+\tIX86_BUILTIN_PMOVSDB128, IX86_BUILTIN_PMOVSDB256,\n+\tIX86_BUILTIN_PMOVUSDB128, IX86_BUILTIN_PMOVUSDB256,\n+\tIX86_BUILTIN_PMOVDW128, IX86_BUILTIN_PMOVDW256,\n+\tIX86_BUILTIN_PMOVSDW128, IX86_BUILTIN_PMOVSDW256,\n+\tIX86_BUILTIN_PMOVUSDW128, IX86_BUILTIN_PMOVUSDW256,\n+\tIX86_BUILTIN_PMOVQB128, IX86_BUILTIN_PMOVQB256,\n+\tIX86_BUILTIN_PMOVSQB128, IX86_BUILTIN_PMOVSQB256,\n+\tIX86_BUILTIN_PMOVUSQB128, IX86_BUILTIN_PMOVUSQB256,\n+\tIX86_BUILTIN_PMOVQW128, IX86_BUILTIN_PMOVQW256,\n+\tIX86_BUILTIN_PMOVSQW128, IX86_BUILTIN_PMOVSQW256,\n+\tIX86_BUILTIN_PMOVUSQW128, IX86_BUILTIN_PMOVUSQW256,\n+\tIX86_BUILTIN_PMOVQD128, IX86_BUILTIN_PMOVQD256,\n+\tIX86_BUILTIN_PMOVSQD128, IX86_BUILTIN_PMOVSQD256,\n+\tIX86_BUILTIN_PMOVUSQD128, IX86_BUILTIN_PMOVUSQD256,\n+\tIX86_BUILTIN_RANGEPD256, IX86_BUILTIN_RANGEPD128,\n+\tIX86_BUILTIN_RANGEPS256, IX86_BUILTIN_RANGEPS128,\n+\tIX86_BUILTIN_GETEXPPS256, IX86_BUILTIN_GETEXPPD256,\n+\tIX86_BUILTIN_GETEXPPS128, IX86_BUILTIN_GETEXPPD128,\n+\tIX86_BUILTIN_FIXUPIMMPD256_MASK, IX86_BUILTIN_FIXUPIMMPD256_MASKZ,\n+\tIX86_BUILTIN_FIXUPIMMPS256_MASK, IX86_BUILTIN_FIXUPIMMPS256_MASKZ,\n+\tIX86_BUILTIN_FIXUPIMMPD128_MASK, IX86_BUILTIN_FIXUPIMMPD128_MASKZ,\n+\tIX86_BUILTIN_FIXUPIMMPS128_MASK, IX86_BUILTIN_FIXUPIMMPS128_MASKZ,\n+\tIX86_BUILTIN_PABSQ256, IX86_BUILTIN_PABSQ128,\n+\tIX86_BUILTIN_PABSD256_MASK, IX86_BUILTIN_PABSD128_MASK,\n+\tIX86_BUILTIN_PMULHRSW256_MASK, IX86_BUILTIN_PMULHRSW128_MASK,\n+\tIX86_BUILTIN_PMULHUW128_MASK, IX86_BUILTIN_PMULHUW256_MASK,\n+\tIX86_BUILTIN_PMULHW256_MASK, IX86_BUILTIN_PMULHW128_MASK,\n+\tIX86_BUILTIN_PMULLW256_MASK, IX86_BUILTIN_PMULLW128_MASK,\n+\tIX86_BUILTIN_PMULLQ256, IX86_BUILTIN_PMULLQ128,\n+\tIX86_BUILTIN_ANDPD256_MASK, IX86_BUILTIN_ANDPD128_MASK,\n+\tIX86_BUILTIN_ANDPS256_MASK, IX86_BUILTIN_ANDPS128_MASK,\n+\tIX86_BUILTIN_ANDNPD256_MASK, IX86_BUILTIN_ANDNPD128_MASK,\n+\tIX86_BUILTIN_ANDNPS256_MASK, IX86_BUILTIN_ANDNPS128_MASK,\n+\tIX86_BUILTIN_PSLLWI128_MASK, IX86_BUILTIN_PSLLDI128_MASK,\n+\tIX86_BUILTIN_PSLLQI128_MASK, IX86_BUILTIN_PSLLW128_MASK,\n+\tIX86_BUILTIN_PSLLD128_MASK, IX86_BUILTIN_PSLLQ128_MASK,\n+\tIX86_BUILTIN_PSLLWI256_MASK , IX86_BUILTIN_PSLLW256_MASK,\n+\tIX86_BUILTIN_PSLLDI256_MASK, IX86_BUILTIN_PSLLD256_MASK,\n+\tIX86_BUILTIN_PSLLQI256_MASK, IX86_BUILTIN_PSLLQ256_MASK,\n+\tIX86_BUILTIN_PSRADI128_MASK, IX86_BUILTIN_PSRAD128_MASK,\n+\tIX86_BUILTIN_PSRADI256_MASK, IX86_BUILTIN_PSRAD256_MASK,\n+\tIX86_BUILTIN_PSRAQI128_MASK, IX86_BUILTIN_PSRAQ128_MASK,\n+\tIX86_BUILTIN_PSRAQI256_MASK, IX86_BUILTIN_PSRAQ256_MASK,\n+\tIX86_BUILTIN_PANDD256, IX86_BUILTIN_PANDD128,\n+\tIX86_BUILTIN_PSRLDI128_MASK, IX86_BUILTIN_PSRLD128_MASK,\n+\tIX86_BUILTIN_PSRLDI256_MASK, IX86_BUILTIN_PSRLD256_MASK,\n+\tIX86_BUILTIN_PSRLQI128_MASK, IX86_BUILTIN_PSRLQ128_MASK,\n+\tIX86_BUILTIN_PSRLQI256_MASK, IX86_BUILTIN_PSRLQ256_MASK,\n+\tIX86_BUILTIN_PANDQ256, IX86_BUILTIN_PANDQ128,\n+\tIX86_BUILTIN_PANDND256, IX86_BUILTIN_PANDND128,\n+\tIX86_BUILTIN_PANDNQ256, IX86_BUILTIN_PANDNQ128,\n+\tIX86_BUILTIN_PORD256, IX86_BUILTIN_PORD128,\n+\tIX86_BUILTIN_PORQ256, IX86_BUILTIN_PORQ128,\n+\tIX86_BUILTIN_PXORD256, IX86_BUILTIN_PXORD128,\n+\tIX86_BUILTIN_PXORQ256, IX86_BUILTIN_PXORQ128,\n+\tIX86_BUILTIN_PACKSSWB256_MASK, IX86_BUILTIN_PACKSSWB128_MASK,\n+\tIX86_BUILTIN_PACKUSWB256_MASK, IX86_BUILTIN_PACKUSWB128_MASK,\n+\tIX86_BUILTIN_RNDSCALEPS256, IX86_BUILTIN_RNDSCALEPD256,\n+\tIX86_BUILTIN_RNDSCALEPS128, IX86_BUILTIN_RNDSCALEPD128,\n+\tIX86_BUILTIN_VTERNLOGQ256_MASK, IX86_BUILTIN_VTERNLOGQ256_MASKZ,\n+\tIX86_BUILTIN_VTERNLOGD256_MASK, IX86_BUILTIN_VTERNLOGD256_MASKZ,\n+\tIX86_BUILTIN_VTERNLOGQ128_MASK, IX86_BUILTIN_VTERNLOGQ128_MASKZ,\n+\tIX86_BUILTIN_VTERNLOGD128_MASK, IX86_BUILTIN_VTERNLOGD128_MASKZ,\n+\tIX86_BUILTIN_SCALEFPD256, IX86_BUILTIN_SCALEFPS256,\n+\tIX86_BUILTIN_SCALEFPD128, IX86_BUILTIN_SCALEFPS128,\n+\tIX86_BUILTIN_VFMADDPD256_MASK, IX86_BUILTIN_VFMADDPD256_MASK3,\n+\tIX86_BUILTIN_VFMADDPD256_MASKZ, IX86_BUILTIN_VFMADDPD128_MASK,\n+\tIX86_BUILTIN_VFMADDPD128_MASK3, IX86_BUILTIN_VFMADDPD128_MASKZ,\n+\tIX86_BUILTIN_VFMADDPS256_MASK, IX86_BUILTIN_VFMADDPS256_MASK3,\n+\tIX86_BUILTIN_VFMADDPS256_MASKZ, IX86_BUILTIN_VFMADDPS128_MASK,\n+\tIX86_BUILTIN_VFMADDPS128_MASK3, IX86_BUILTIN_VFMADDPS128_MASKZ,\n+\tIX86_BUILTIN_VFMSUBPD256_MASK3, IX86_BUILTIN_VFMSUBPD128_MASK3,\n+\tIX86_BUILTIN_VFMSUBPS256_MASK3, IX86_BUILTIN_VFMSUBPS128_MASK3,\n+\tIX86_BUILTIN_VFNMADDPD256_MASK, IX86_BUILTIN_VFNMADDPD128_MASK,\n+\tIX86_BUILTIN_VFNMADDPS256_MASK, IX86_BUILTIN_VFNMADDPS128_MASK,\n+\tIX86_BUILTIN_VFNMSUBPD256_MASK, IX86_BUILTIN_VFNMSUBPD256_MASK3,\n+\tIX86_BUILTIN_VFNMSUBPD128_MASK, IX86_BUILTIN_VFNMSUBPD128_MASK3,\n+\tIX86_BUILTIN_VFNMSUBPS256_MASK, IX86_BUILTIN_VFNMSUBPS256_MASK3,\n+\tIX86_BUILTIN_VFNMSUBPS128_MASK, IX86_BUILTIN_VFNMSUBPS128_MASK3,\n+\tIX86_BUILTIN_VFMADDSUBPD256_MASK, IX86_BUILTIN_VFMADDSUBPD256_MASK3,\n+\tIX86_BUILTIN_VFMADDSUBPD256_MASKZ, IX86_BUILTIN_VFMADDSUBPD128_MASK,\n+\tIX86_BUILTIN_VFMADDSUBPD128_MASK3, IX86_BUILTIN_VFMADDSUBPD128_MASKZ,\n+\tIX86_BUILTIN_VFMADDSUBPS256_MASK, IX86_BUILTIN_VFMADDSUBPS256_MASK3,\n+\tIX86_BUILTIN_VFMADDSUBPS256_MASKZ, IX86_BUILTIN_VFMADDSUBPS128_MASK,\n+\tIX86_BUILTIN_VFMADDSUBPS128_MASK3, IX86_BUILTIN_VFMADDSUBPS128_MASKZ,\n+\tIX86_BUILTIN_VFMSUBADDPD256_MASK3, IX86_BUILTIN_VFMSUBADDPD128_MASK3,\n+\tIX86_BUILTIN_VFMSUBADDPS256_MASK3, IX86_BUILTIN_VFMSUBADDPS128_MASK3,\n+\tIX86_BUILTIN_INSERTF64X2_256, IX86_BUILTIN_INSERTI64X2_256,\n+\tIX86_BUILTIN_PSRAVV16HI, IX86_BUILTIN_PSRAVV8HI,\n+\tIX86_BUILTIN_PMADDUBSW256_MASK, IX86_BUILTIN_PMADDUBSW128_MASK,\n+\tIX86_BUILTIN_PMADDWD256_MASK, IX86_BUILTIN_PMADDWD128_MASK,\n+\tIX86_BUILTIN_PSRLVV16HI, IX86_BUILTIN_PSRLVV8HI,\n+\tIX86_BUILTIN_CVTPS2DQ256_MASK, IX86_BUILTIN_CVTPS2DQ128_MASK,\n+\tIX86_BUILTIN_CVTPS2UDQ256, IX86_BUILTIN_CVTPS2UDQ128,\n+\tIX86_BUILTIN_CVTPS2QQ256, IX86_BUILTIN_CVTPS2QQ128,\n+\tIX86_BUILTIN_CVTPS2UQQ256, IX86_BUILTIN_CVTPS2UQQ128,\n+\tIX86_BUILTIN_GETMANTPS256, IX86_BUILTIN_GETMANTPS128,\n+\tIX86_BUILTIN_GETMANTPD256, IX86_BUILTIN_GETMANTPD128,\n+\tIX86_BUILTIN_MOVDDUP256_MASK, IX86_BUILTIN_MOVDDUP128_MASK,\n+\tIX86_BUILTIN_MOVSHDUP256_MASK, IX86_BUILTIN_MOVSHDUP128_MASK,\n+\tIX86_BUILTIN_MOVSLDUP256_MASK, IX86_BUILTIN_MOVSLDUP128_MASK,\n+\tIX86_BUILTIN_CVTQQ2PS256, IX86_BUILTIN_CVTQQ2PS128,\n+\tIX86_BUILTIN_CVTUQQ2PS256, IX86_BUILTIN_CVTUQQ2PS128,\n+\tIX86_BUILTIN_CVTQQ2PD256, IX86_BUILTIN_CVTQQ2PD128,\n+\tIX86_BUILTIN_CVTUQQ2PD256, IX86_BUILTIN_CVTUQQ2PD128,\n+\tIX86_BUILTIN_VPERMT2VARQ256, IX86_BUILTIN_VPERMT2VARQ256_MASKZ,\n+\tIX86_BUILTIN_VPERMT2VARD256, IX86_BUILTIN_VPERMT2VARD256_MASKZ,\n+\tIX86_BUILTIN_VPERMI2VARQ256, IX86_BUILTIN_VPERMI2VARD256,\n+\tIX86_BUILTIN_VPERMT2VARPD256, IX86_BUILTIN_VPERMT2VARPD256_MASKZ,\n+\tIX86_BUILTIN_VPERMT2VARPS256, IX86_BUILTIN_VPERMT2VARPS256_MASKZ,\n+\tIX86_BUILTIN_VPERMI2VARPD256, IX86_BUILTIN_VPERMI2VARPS256,\n+\tIX86_BUILTIN_VPERMT2VARQ128, IX86_BUILTIN_VPERMT2VARQ128_MASKZ,\n+\tIX86_BUILTIN_VPERMT2VARD128, IX86_BUILTIN_VPERMT2VARD128_MASKZ,\n+\tIX86_BUILTIN_VPERMI2VARQ128, IX86_BUILTIN_VPERMI2VARD128,\n+\tIX86_BUILTIN_VPERMT2VARPD128, IX86_BUILTIN_VPERMT2VARPD128_MASKZ,\n+\tIX86_BUILTIN_VPERMT2VARPS128, IX86_BUILTIN_VPERMT2VARPS128_MASKZ,\n+\tIX86_BUILTIN_VPERMI2VARPD128, IX86_BUILTIN_VPERMI2VARPS128,\n+\tIX86_BUILTIN_PSHUFB256_MASK, IX86_BUILTIN_PSHUFB128_MASK,\n+\tIX86_BUILTIN_PSHUFHW256_MASK, IX86_BUILTIN_PSHUFHW128_MASK,\n+\tIX86_BUILTIN_PSHUFLW256_MASK, IX86_BUILTIN_PSHUFLW128_MASK,\n+\tIX86_BUILTIN_PSHUFD256_MASK, IX86_BUILTIN_PSHUFD128_MASK,\n+\tIX86_BUILTIN_SHUFPD256_MASK, IX86_BUILTIN_SHUFPD128_MASK,\n+\tIX86_BUILTIN_SHUFPS256_MASK, IX86_BUILTIN_SHUFPS128_MASK,\n+\tIX86_BUILTIN_PROLVQ256, IX86_BUILTIN_PROLVQ128,\n+\tIX86_BUILTIN_PROLQ256, IX86_BUILTIN_PROLQ128,\n+\tIX86_BUILTIN_PRORVQ256, IX86_BUILTIN_PRORVQ128,\n+\tIX86_BUILTIN_PRORQ256, IX86_BUILTIN_PRORQ128,\n+\tIX86_BUILTIN_PSRAVQ128, IX86_BUILTIN_PSRAVQ256,\n+\tIX86_BUILTIN_PSLLVV4DI_MASK, IX86_BUILTIN_PSLLVV2DI_MASK,\n+\tIX86_BUILTIN_PSLLVV8SI_MASK, IX86_BUILTIN_PSLLVV4SI_MASK,\n+\tIX86_BUILTIN_PSRAVV8SI_MASK, IX86_BUILTIN_PSRAVV4SI_MASK,\n+\tIX86_BUILTIN_PSRLVV4DI_MASK, IX86_BUILTIN_PSRLVV2DI_MASK,\n+\tIX86_BUILTIN_PSRLVV8SI_MASK, IX86_BUILTIN_PSRLVV4SI_MASK,\n+\tIX86_BUILTIN_PSRAWI256_MASK, IX86_BUILTIN_PSRAW256_MASK,\n+\tIX86_BUILTIN_PSRAWI128_MASK, IX86_BUILTIN_PSRAW128_MASK,\n+\tIX86_BUILTIN_PSRLWI256_MASK, IX86_BUILTIN_PSRLW256_MASK,\n+\tIX86_BUILTIN_PSRLWI128_MASK, IX86_BUILTIN_PSRLW128_MASK,\n+\tIX86_BUILTIN_PRORVD256, IX86_BUILTIN_PROLVD256,\n+\tIX86_BUILTIN_PRORD256, IX86_BUILTIN_PROLD256,\n+\tIX86_BUILTIN_PRORVD128, IX86_BUILTIN_PROLVD128,\n+\tIX86_BUILTIN_PRORD128, IX86_BUILTIN_PROLD128,\n+\tIX86_BUILTIN_FPCLASSPD256, IX86_BUILTIN_FPCLASSPD128,\n+\tIX86_BUILTIN_FPCLASSSD, IX86_BUILTIN_FPCLASSPS256,\n+\tIX86_BUILTIN_FPCLASSPS128, IX86_BUILTIN_FPCLASSSS,\n+\tIX86_BUILTIN_CVTB2MASK128, IX86_BUILTIN_CVTB2MASK256,\n+\tIX86_BUILTIN_CVTW2MASK128, IX86_BUILTIN_CVTW2MASK256,\n+\tIX86_BUILTIN_CVTD2MASK128, IX86_BUILTIN_CVTD2MASK256,\n+\tIX86_BUILTIN_CVTQ2MASK128, IX86_BUILTIN_CVTQ2MASK256,\n+\tIX86_BUILTIN_CVTMASK2B128, IX86_BUILTIN_CVTMASK2B256,\n+\tIX86_BUILTIN_CVTMASK2W128, IX86_BUILTIN_CVTMASK2W256,\n+\tIX86_BUILTIN_CVTMASK2D128, IX86_BUILTIN_CVTMASK2D256,\n+\tIX86_BUILTIN_CVTMASK2Q128, IX86_BUILTIN_CVTMASK2Q256,\n+\tIX86_BUILTIN_PCMPEQB128_MASK, IX86_BUILTIN_PCMPEQB256_MASK,\n+\tIX86_BUILTIN_PCMPEQW128_MASK, IX86_BUILTIN_PCMPEQW256_MASK,\n+\tIX86_BUILTIN_PCMPEQD128_MASK, IX86_BUILTIN_PCMPEQD256_MASK,\n+\tIX86_BUILTIN_PCMPEQQ128_MASK, IX86_BUILTIN_PCMPEQQ256_MASK,\n+\tIX86_BUILTIN_PCMPGTB128_MASK, IX86_BUILTIN_PCMPGTB256_MASK,\n+\tIX86_BUILTIN_PCMPGTW128_MASK, IX86_BUILTIN_PCMPGTW256_MASK,\n+\tIX86_BUILTIN_PCMPGTD128_MASK, IX86_BUILTIN_PCMPGTD256_MASK,\n+\tIX86_BUILTIN_PCMPGTQ128_MASK, IX86_BUILTIN_PCMPGTQ256_MASK,\n+\tIX86_BUILTIN_PTESTMB128, IX86_BUILTIN_PTESTMB256,\n+\tIX86_BUILTIN_PTESTMW128, IX86_BUILTIN_PTESTMW256,\n+\tIX86_BUILTIN_PTESTMD128, IX86_BUILTIN_PTESTMD256,\n+\tIX86_BUILTIN_PTESTMQ128, IX86_BUILTIN_PTESTMQ256,\n+\tIX86_BUILTIN_PTESTNMB128, IX86_BUILTIN_PTESTNMB256,\n+\tIX86_BUILTIN_PTESTNMW128, IX86_BUILTIN_PTESTNMW256,\n+\tIX86_BUILTIN_PTESTNMD128, IX86_BUILTIN_PTESTNMD256,\n+\tIX86_BUILTIN_PTESTNMQ128, IX86_BUILTIN_PTESTNMQ256,\n+\tIX86_BUILTIN_PBROADCASTMB128, IX86_BUILTIN_PBROADCASTMB256,\n+\tIX86_BUILTIN_PBROADCASTMW128, IX86_BUILTIN_PBROADCASTMW256,\n+\tIX86_BUILTIN_COMPRESSPD256, IX86_BUILTIN_COMPRESSPD128,\n+\tIX86_BUILTIN_COMPRESSPS256, IX86_BUILTIN_COMPRESSPS128,\n+\tIX86_BUILTIN_PCOMPRESSQ256, IX86_BUILTIN_PCOMPRESSQ128,\n+\tIX86_BUILTIN_PCOMPRESSD256, IX86_BUILTIN_PCOMPRESSD128,\n+\tIX86_BUILTIN_EXPANDPD256, IX86_BUILTIN_EXPANDPD128,\n+\tIX86_BUILTIN_EXPANDPS256, IX86_BUILTIN_EXPANDPS128,\n+\tIX86_BUILTIN_PEXPANDQ256, IX86_BUILTIN_PEXPANDQ128,\n+\tIX86_BUILTIN_PEXPANDD256, IX86_BUILTIN_PEXPANDD128,\n+\tIX86_BUILTIN_EXPANDPD256Z, IX86_BUILTIN_EXPANDPD128Z,\n+\tIX86_BUILTIN_EXPANDPS256Z, IX86_BUILTIN_EXPANDPS128Z,\n+\tIX86_BUILTIN_PEXPANDQ256Z, IX86_BUILTIN_PEXPANDQ128Z,\n+\tIX86_BUILTIN_PEXPANDD256Z, IX86_BUILTIN_PEXPANDD128Z,\n+\tIX86_BUILTIN_PMAXSD256_MASK, IX86_BUILTIN_PMINSD256_MASK,\n+\tIX86_BUILTIN_PMAXUD256_MASK, IX86_BUILTIN_PMINUD256_MASK,\n+\tIX86_BUILTIN_PMAXSD128_MASK, IX86_BUILTIN_PMINSD128_MASK,\n+\tIX86_BUILTIN_PMAXUD128_MASK, IX86_BUILTIN_PMINUD128_MASK,\n+\tIX86_BUILTIN_PMAXSQ256_MASK, IX86_BUILTIN_PMINSQ256_MASK,\n+\tIX86_BUILTIN_PMAXUQ256_MASK, IX86_BUILTIN_PMINUQ256_MASK,\n+\tIX86_BUILTIN_PMAXSQ128_MASK, IX86_BUILTIN_PMINSQ128_MASK,\n+\tIX86_BUILTIN_PMAXUQ128_MASK, IX86_BUILTIN_PMINUQ128_MASK,\n+\tIX86_BUILTIN_PMINSB256_MASK, IX86_BUILTIN_PMINUB256_MASK,\n+\tIX86_BUILTIN_PMAXSB256_MASK, IX86_BUILTIN_PMAXUB256_MASK,\n+\tIX86_BUILTIN_PMINSB128_MASK, IX86_BUILTIN_PMINUB128_MASK,\n+\tIX86_BUILTIN_PMAXSB128_MASK, IX86_BUILTIN_PMAXUB128_MASK,\n+\tIX86_BUILTIN_PMINSW256_MASK, IX86_BUILTIN_PMINUW256_MASK,\n+\tIX86_BUILTIN_PMAXSW256_MASK, IX86_BUILTIN_PMAXUW256_MASK,\n+\tIX86_BUILTIN_PMINSW128_MASK, IX86_BUILTIN_PMINUW128_MASK,\n+\tIX86_BUILTIN_PMAXSW128_MASK, IX86_BUILTIN_PMAXUW128_MASK,\n+\tIX86_BUILTIN_VPCONFLICTQ256, IX86_BUILTIN_VPCONFLICTD256,\n+\tIX86_BUILTIN_VPCLZCNTQ256, IX86_BUILTIN_VPCLZCNTD256,\n+\tIX86_BUILTIN_UNPCKHPD256_MASK, IX86_BUILTIN_UNPCKHPD128_MASK,\n+\tIX86_BUILTIN_UNPCKHPS256_MASK, IX86_BUILTIN_UNPCKHPS128_MASK,\n+\tIX86_BUILTIN_UNPCKLPD256_MASK, IX86_BUILTIN_UNPCKLPD128_MASK,\n+\tIX86_BUILTIN_UNPCKLPS256_MASK, IX86_BUILTIN_VPCONFLICTQ128,\n+\tIX86_BUILTIN_VPCONFLICTD128, IX86_BUILTIN_VPCLZCNTQ128,\n+\tIX86_BUILTIN_VPCLZCNTD128, IX86_BUILTIN_UNPCKLPS128_MASK,\n+\tIX86_BUILTIN_ALIGND256, IX86_BUILTIN_ALIGNQ256,\n+\tIX86_BUILTIN_ALIGND128, IX86_BUILTIN_ALIGNQ128,\n+\tIX86_BUILTIN_CVTPS2PH256_MASK, IX86_BUILTIN_CVTPS2PH_MASK,\n+\tIX86_BUILTIN_CVTPH2PS_MASK, IX86_BUILTIN_CVTPH2PS256_MASK,\n+\tIX86_BUILTIN_PUNPCKHDQ128_MASK, IX86_BUILTIN_PUNPCKHDQ256_MASK,\n+\tIX86_BUILTIN_PUNPCKHQDQ128_MASK, IX86_BUILTIN_PUNPCKHQDQ256_MASK,\n+\tIX86_BUILTIN_PUNPCKLDQ128_MASK, IX86_BUILTIN_PUNPCKLDQ256_MASK,\n+\tIX86_BUILTIN_PUNPCKLQDQ128_MASK, IX86_BUILTIN_PUNPCKLQDQ256_MASK,\n+\tIX86_BUILTIN_PUNPCKHBW128_MASK, IX86_BUILTIN_PUNPCKHBW256_MASK,\n+\tIX86_BUILTIN_PUNPCKHWD128_MASK, IX86_BUILTIN_PUNPCKHWD256_MASK,\n+\tIX86_BUILTIN_PUNPCKLBW128_MASK, IX86_BUILTIN_PUNPCKLBW256_MASK,\n+\tIX86_BUILTIN_PUNPCKLWD128_MASK, IX86_BUILTIN_PUNPCKLWD256_MASK,\n+\tIX86_BUILTIN_PSLLVV16HI, IX86_BUILTIN_PSLLVV8HI,\n+\tIX86_BUILTIN_PACKSSDW256_MASK, IX86_BUILTIN_PACKSSDW128_MASK,\n+\tIX86_BUILTIN_PACKUSDW256_MASK, IX86_BUILTIN_PACKUSDW128_MASK,\n+\tIX86_BUILTIN_PAVGB256_MASK, IX86_BUILTIN_PAVGW256_MASK,\n+\tIX86_BUILTIN_PAVGB128_MASK, IX86_BUILTIN_PAVGW128_MASK,\n+\tIX86_BUILTIN_VPERMVARSF256_MASK, IX86_BUILTIN_VPERMVARDF256_MASK,\n+\tIX86_BUILTIN_VPERMDF256_MASK, IX86_BUILTIN_PABSB256_MASK,\n+\tIX86_BUILTIN_PABSB128_MASK, IX86_BUILTIN_PABSW256_MASK,\n+\tIX86_BUILTIN_PABSW128_MASK, IX86_BUILTIN_VPERMILVARPD_MASK,\n+\tIX86_BUILTIN_VPERMILVARPS_MASK, IX86_BUILTIN_VPERMILVARPD256_MASK,\n+\tIX86_BUILTIN_VPERMILVARPS256_MASK, IX86_BUILTIN_VPERMILPD_MASK,\n+\tIX86_BUILTIN_VPERMILPS_MASK, IX86_BUILTIN_VPERMILPD256_MASK,\n+\tIX86_BUILTIN_VPERMILPS256_MASK, IX86_BUILTIN_BLENDMQ256,\n+\tIX86_BUILTIN_BLENDMD256, IX86_BUILTIN_BLENDMPD256,\n+\tIX86_BUILTIN_BLENDMPS256, IX86_BUILTIN_BLENDMQ128,\n+\tIX86_BUILTIN_BLENDMD128, IX86_BUILTIN_BLENDMPD128,\n+\tIX86_BUILTIN_BLENDMPS128, IX86_BUILTIN_BLENDMW256,\n+\tIX86_BUILTIN_BLENDMB256, IX86_BUILTIN_BLENDMW128,\n+\tIX86_BUILTIN_BLENDMB128, IX86_BUILTIN_PMULLD256_MASK,\n+\tIX86_BUILTIN_PMULLD128_MASK, IX86_BUILTIN_PMULUDQ256_MASK,\n+\tIX86_BUILTIN_PMULDQ256_MASK, IX86_BUILTIN_PMULDQ128_MASK,\n+\tIX86_BUILTIN_PMULUDQ128_MASK, IX86_BUILTIN_CVTPD2PS256_MASK,\n+\tIX86_BUILTIN_CVTPD2PS_MASK, IX86_BUILTIN_VPERMVARSI256_MASK,\n+\tIX86_BUILTIN_VPERMVARDI256_MASK, IX86_BUILTIN_VPERMDI256_MASK,\n+\tIX86_BUILTIN_CMPQ256, IX86_BUILTIN_CMPD256,\n+\tIX86_BUILTIN_UCMPQ256, IX86_BUILTIN_UCMPD256,\n+\tIX86_BUILTIN_CMPB256, IX86_BUILTIN_CMPW256,\n+\tIX86_BUILTIN_UCMPB256, IX86_BUILTIN_UCMPW256,\n+\tIX86_BUILTIN_CMPPD256_MASK, IX86_BUILTIN_CMPPS256_MASK,\n+\tIX86_BUILTIN_CMPQ128, IX86_BUILTIN_CMPD128,\n+\tIX86_BUILTIN_UCMPQ128, IX86_BUILTIN_UCMPD128,\n+\tIX86_BUILTIN_CMPB128, IX86_BUILTIN_CMPW128,\n+\tIX86_BUILTIN_UCMPB128, IX86_BUILTIN_UCMPW128,\n+\tIX86_BUILTIN_CMPPD128_MASK, IX86_BUILTIN_CMPPS128_MASK,\n+\tIX86_BUILTIN_GATHER3SIV8SF, IX86_BUILTIN_GATHER3SIV4SF,\n+\tIX86_BUILTIN_GATHER3SIV4DF, IX86_BUILTIN_GATHER3SIV2DF,\n+\tIX86_BUILTIN_GATHER3DIV8SF, IX86_BUILTIN_GATHER3DIV4SF,\n+\tIX86_BUILTIN_GATHER3DIV4DF, IX86_BUILTIN_GATHER3DIV2DF,\n+\tIX86_BUILTIN_GATHER3SIV8SI, IX86_BUILTIN_GATHER3SIV4SI,\n+\tIX86_BUILTIN_GATHER3SIV4DI, IX86_BUILTIN_GATHER3SIV2DI,\n+\tIX86_BUILTIN_GATHER3DIV8SI, IX86_BUILTIN_GATHER3DIV4SI,\n+\tIX86_BUILTIN_GATHER3DIV4DI, IX86_BUILTIN_GATHER3DIV2DI,\n+\tIX86_BUILTIN_SCATTERSIV8SF, IX86_BUILTIN_SCATTERSIV4SF,\n+\tIX86_BUILTIN_SCATTERSIV4DF, IX86_BUILTIN_SCATTERSIV2DF,\n+\tIX86_BUILTIN_SCATTERDIV8SF, IX86_BUILTIN_SCATTERDIV4SF,\n+\tIX86_BUILTIN_SCATTERDIV4DF, IX86_BUILTIN_SCATTERDIV2DF,\n+\tIX86_BUILTIN_SCATTERSIV8SI, IX86_BUILTIN_SCATTERSIV4SI,\n+\tIX86_BUILTIN_SCATTERSIV4DI, IX86_BUILTIN_SCATTERSIV2DI,\n+\tIX86_BUILTIN_SCATTERDIV8SI, IX86_BUILTIN_SCATTERDIV4SI,\n+\tIX86_BUILTIN_SCATTERDIV4DI, IX86_BUILTIN_SCATTERDIV2DI,\n+\tIX86_BUILTIN_RANGESD128, IX86_BUILTIN_RANGESS128,\n+\tIX86_BUILTIN_KUNPCKWD, IX86_BUILTIN_KUNPCKDQ,\n+\tIX86_BUILTIN_BROADCASTF32x2_512, IX86_BUILTIN_BROADCASTI32x2_512,\n+\tIX86_BUILTIN_BROADCASTF64X2_512, IX86_BUILTIN_BROADCASTI64X2_512,\n+\tIX86_BUILTIN_BROADCASTF32X8_512, IX86_BUILTIN_BROADCASTI32X8_512,\n+\tIX86_BUILTIN_EXTRACTF64X2_512, IX86_BUILTIN_EXTRACTF32X8,\n+\tIX86_BUILTIN_EXTRACTI64X2_512, IX86_BUILTIN_EXTRACTI32X8,\n+\tIX86_BUILTIN_REDUCEPD512_MASK, IX86_BUILTIN_REDUCEPS512_MASK,\n+\tIX86_BUILTIN_PMULLQ512, IX86_BUILTIN_XORPD512,\n+\tIX86_BUILTIN_XORPS512, IX86_BUILTIN_ORPD512,\n+\tIX86_BUILTIN_ORPS512, IX86_BUILTIN_ANDPD512,\n+\tIX86_BUILTIN_ANDPS512, IX86_BUILTIN_ANDNPD512,\n+\tIX86_BUILTIN_ANDNPS512, IX86_BUILTIN_INSERTF32X8,\n+\tIX86_BUILTIN_INSERTI32X8, IX86_BUILTIN_INSERTF64X2_512,\n+\tIX86_BUILTIN_INSERTI64X2_512, IX86_BUILTIN_FPCLASSPD512,\n+\tIX86_BUILTIN_FPCLASSPS512, IX86_BUILTIN_CVTD2MASK512,\n+\tIX86_BUILTIN_CVTQ2MASK512, IX86_BUILTIN_CVTMASK2D512,\n+\tIX86_BUILTIN_CVTMASK2Q512, IX86_BUILTIN_CVTPD2QQ512,\n+\tIX86_BUILTIN_CVTPS2QQ512, IX86_BUILTIN_CVTPD2UQQ512,\n+\tIX86_BUILTIN_CVTPS2UQQ512, IX86_BUILTIN_CVTQQ2PS512,\n+\tIX86_BUILTIN_CVTUQQ2PS512, IX86_BUILTIN_CVTQQ2PD512,\n+\tIX86_BUILTIN_CVTUQQ2PD512, IX86_BUILTIN_CVTTPS2QQ512,\n+\tIX86_BUILTIN_CVTTPS2UQQ512, IX86_BUILTIN_CVTTPD2QQ512,\n+\tIX86_BUILTIN_CVTTPD2UQQ512, IX86_BUILTIN_RANGEPS512,\n+\tIX86_BUILTIN_RANGEPD512, IX86_BUILTIN_PACKUSDW512,\n+\tIX86_BUILTIN_PACKSSDW512, IX86_BUILTIN_LOADDQUHI512_MASK,\n+\tIX86_BUILTIN_LOADDQUQI512_MASK, IX86_BUILTIN_PSLLDQ512,\n+\tIX86_BUILTIN_PSRLDQ512, IX86_BUILTIN_STOREDQUHI512_MASK,\n+\tIX86_BUILTIN_STOREDQUQI512_MASK, IX86_BUILTIN_PALIGNR512,\n+\tIX86_BUILTIN_PALIGNR512_MASK, IX86_BUILTIN_MOVDQUHI512_MASK,\n+\tIX86_BUILTIN_MOVDQUQI512_MASK, IX86_BUILTIN_PSADBW512,\n+\tIX86_BUILTIN_DBPSADBW512, IX86_BUILTIN_PBROADCASTB512,\n+\tIX86_BUILTIN_PBROADCASTB512_GPR, IX86_BUILTIN_PBROADCASTW512,\n+\tIX86_BUILTIN_PBROADCASTW512_GPR, IX86_BUILTIN_PMOVSXBW512_MASK,\n+\tIX86_BUILTIN_PMOVZXBW512_MASK, IX86_BUILTIN_VPERMVARHI512_MASK,\n+\tIX86_BUILTIN_VPERMT2VARHI512, IX86_BUILTIN_VPERMT2VARHI512_MASKZ,\n+\tIX86_BUILTIN_VPERMI2VARHI512, IX86_BUILTIN_PAVGB512,\n+\tIX86_BUILTIN_PAVGW512, IX86_BUILTIN_PADDB512,\n+\tIX86_BUILTIN_PSUBB512, IX86_BUILTIN_PSUBSB512,\n+\tIX86_BUILTIN_PADDSB512, IX86_BUILTIN_PSUBUSB512,\n+\tIX86_BUILTIN_PADDUSB512, IX86_BUILTIN_PSUBW512,\n+\tIX86_BUILTIN_PADDW512, IX86_BUILTIN_PSUBSW512,\n+\tIX86_BUILTIN_PADDSW512, IX86_BUILTIN_PSUBUSW512,\n+\tIX86_BUILTIN_PADDUSW512, IX86_BUILTIN_PMAXUW512,\n+\tIX86_BUILTIN_PMAXSW512, IX86_BUILTIN_PMINUW512,\n+\tIX86_BUILTIN_PMINSW512, IX86_BUILTIN_PMAXUB512,\n+\tIX86_BUILTIN_PMAXSB512, IX86_BUILTIN_PMINUB512,\n+\tIX86_BUILTIN_PMINSB512, IX86_BUILTIN_PMOVWB512,\n+\tIX86_BUILTIN_PMOVSWB512, IX86_BUILTIN_PMOVUSWB512,\n+\tIX86_BUILTIN_PMULHRSW512_MASK, IX86_BUILTIN_PMULHUW512_MASK,\n+\tIX86_BUILTIN_PMULHW512_MASK, IX86_BUILTIN_PMULLW512_MASK,\n+\tIX86_BUILTIN_PSLLWI512_MASK, IX86_BUILTIN_PSLLW512_MASK,\n+\tIX86_BUILTIN_PACKSSWB512, IX86_BUILTIN_PACKUSWB512,\n+\tIX86_BUILTIN_PSRAVV32HI, IX86_BUILTIN_PMADDUBSW512_MASK,\n+\tIX86_BUILTIN_PMADDWD512_MASK, IX86_BUILTIN_PSRLVV32HI,\n+\tIX86_BUILTIN_PUNPCKHBW512, IX86_BUILTIN_PUNPCKHWD512,\n+\tIX86_BUILTIN_PUNPCKLBW512, IX86_BUILTIN_PUNPCKLWD512,\n+\tIX86_BUILTIN_PSHUFB512, IX86_BUILTIN_PSHUFHW512,\n+\tIX86_BUILTIN_PSHUFLW512, IX86_BUILTIN_PSRAWI512,\n+\tIX86_BUILTIN_PSRAW512, IX86_BUILTIN_PSRLWI512,\n+\tIX86_BUILTIN_PSRLW512, IX86_BUILTIN_CVTB2MASK512,\n+\tIX86_BUILTIN_CVTW2MASK512, IX86_BUILTIN_CVTMASK2B512,\n+\tIX86_BUILTIN_CVTMASK2W512, IX86_BUILTIN_PCMPEQB512_MASK,\n+\tIX86_BUILTIN_PCMPEQW512_MASK, IX86_BUILTIN_PCMPGTB512_MASK,\n+\tIX86_BUILTIN_PCMPGTW512_MASK, IX86_BUILTIN_PTESTMB512,\n+\tIX86_BUILTIN_PTESTMW512, IX86_BUILTIN_PTESTNMB512,\n+\tIX86_BUILTIN_PTESTNMW512, IX86_BUILTIN_PSLLVV32HI,\n+\tIX86_BUILTIN_PABSB512, IX86_BUILTIN_PABSW512,\n+\tIX86_BUILTIN_BLENDMW512, IX86_BUILTIN_BLENDMB512,\n+\tIX86_BUILTIN_CMPB512, IX86_BUILTIN_CMPW512,\n+\tIX86_BUILTIN_UCMPB512, IX86_BUILTIN_UCMPW512.\n+\t(bdesc_special_args):\n+\tAdd __builtin_ia32_loaddquhi512_mask, __builtin_ia32_loaddquqi512_mask,\n+\t__builtin_ia32_storedquhi512_mask, __builtin_ia32_storedquqi512_mask,\n+\t__builtin_ia32_loaddquhi256_mask, __builtin_ia32_loaddquhi128_mask,\n+\t__builtin_ia32_loaddquqi256_mask, __builtin_ia32_loaddquqi128_mask,\n+\t__builtin_ia32_movdqa64load256_mask, __builtin_ia32_movdqa64load128_mask,\n+\t__builtin_ia32_movdqa32load256_mask, __builtin_ia32_movdqa32load128_mask,\n+\t__builtin_ia32_movdqa64store256_mask, __builtin_ia32_movdqa64store128_mask,\n+\t__builtin_ia32_movdqa32store256_mask, __builtin_ia32_movdqa32store128_mask,\n+\t__builtin_ia32_loadapd256_mask, __builtin_ia32_loadapd128_mask,\n+\t__builtin_ia32_loadaps256_mask, __builtin_ia32_loadaps128_mask,\n+\t__builtin_ia32_storeapd256_mask, __builtin_ia32_storeapd128_mask,\n+\t__builtin_ia32_storeaps256_mask, __builtin_ia32_storeaps128_mask,\n+\t__builtin_ia32_loadupd256_mask, __builtin_ia32_loadupd128_mask,\n+\t__builtin_ia32_loadups256_mask, __builtin_ia32_loadups128_mask,\n+\t__builtin_ia32_storeupd256_mask, __builtin_ia32_storeupd128_mask,\n+\t__builtin_ia32_storeups256_mask, __builtin_ia32_storeups128_mask,\n+\t__builtin_ia32_loaddqudi256_mask, __builtin_ia32_loaddqudi128_mask,\n+\t__builtin_ia32_loaddqusi256_mask, __builtin_ia32_loaddqusi128_mask,\n+\t__builtin_ia32_storedqudi256_mask, __builtin_ia32_storedqudi128_mask,\n+\t__builtin_ia32_storedqusi256_mask, __builtin_ia32_storedqusi128_mask,\n+\t__builtin_ia32_storedquhi256_mask, __builtin_ia32_storedquhi128_mask,\n+\t__builtin_ia32_storedquqi256_mask, __builtin_ia32_storedquqi128_mask,\n+\t__builtin_ia32_compressstoredf256_mask, __builtin_ia32_compressstoredf128_mask,\n+\t__builtin_ia32_compressstoresf256_mask, __builtin_ia32_compressstoresf128_mask,\n+\t__builtin_ia32_compressstoredi256_mask, __builtin_ia32_compressstoredi128_mask,\n+\t__builtin_ia32_compressstoresi256_mask, __builtin_ia32_compressstoresi128_mask,\n+\t__builtin_ia32_expandloaddf256_mask, __builtin_ia32_expandloaddf128_mask,\n+\t__builtin_ia32_expandloadsf256_mask, __builtin_ia32_expandloadsf128_mask,\n+\t__builtin_ia32_expandloaddi256_mask, __builtin_ia32_expandloaddi128_mask,\n+\t__builtin_ia32_expandloadsi256_mask, __builtin_ia32_expandloadsi128_mask,\n+\t__builtin_ia32_expandloaddf256_maskz, __builtin_ia32_expandloaddf128_maskz,\n+\t__builtin_ia32_expandloadsf256_maskz, __builtin_ia32_expandloadsf128_maskz,\n+\t__builtin_ia32_expandloaddi256_maskz, __builtin_ia32_expandloaddi128_maskz,\n+\t__builtin_ia32_expandloadsi256_maskz, __builtin_ia32_expandloadsi128_maskz,\n+\t__builtin_ia32_pmovqd256mem_mask, __builtin_ia32_pmovqd128mem_mask,\n+\t__builtin_ia32_pmovsqd256mem_mask, __builtin_ia32_pmovsqd128mem_mask,\n+\t__builtin_ia32_pmovusqd256mem_mask, __builtin_ia32_pmovusqd128mem_mask,\n+\t__builtin_ia32_pmovqw256mem_mask, __builtin_ia32_pmovqw128mem_mask,\n+\t__builtin_ia32_pmovsqw256mem_mask, __builtin_ia32_pmovsqw128mem_mask,\n+\t__builtin_ia32_pmovusqw256mem_mask, __builtin_ia32_pmovusqw128mem_mask,\n+\t__builtin_ia32_pmovqb256mem_mask, __builtin_ia32_pmovqb128mem_mask,\n+\t__builtin_ia32_pmovsqb256mem_mask, __builtin_ia32_pmovsqb128mem_mask,\n+\t__builtin_ia32_pmovusqb256mem_mask, __builtin_ia32_pmovusqb128mem_mask,\n+\t__builtin_ia32_pmovdb256mem_mask, __builtin_ia32_pmovdb128mem_mask,\n+\t__builtin_ia32_pmovsdb256mem_mask, __builtin_ia32_pmovsdb128mem_mask,\n+\t__builtin_ia32_pmovusdb256mem_mask, __builtin_ia32_pmovusdb128mem_mask,\n+\t__builtin_ia32_pmovdw256mem_mask, __builtin_ia32_pmovdw128mem_mask,\n+\t__builtin_ia32_pmovsdw256mem_mask, __builtin_ia32_pmovsdw128mem_mask,\n+\t__builtin_ia32_pmovusdw256mem_mask, __builtin_ia32_pmovusdw128mem_mask,\n+\t__builtin_ia32_palignr256_mask, __builtin_ia32_palignr128_mask,\n+\t__builtin_ia32_movdqa64_256_mask, __builtin_ia32_movdqa64_128_mask,\n+\t__builtin_ia32_movdqa32_256_mask, __builtin_ia32_movdqa32_128_mask,\n+\t__builtin_ia32_movapd256_mask, __builtin_ia32_movapd128_mask,\n+\t__builtin_ia32_movaps256_mask, __builtin_ia32_movaps128_mask,\n+\t__builtin_ia32_movdquhi256_mask, __builtin_ia32_movdquhi128_mask,\n+\t__builtin_ia32_movdquqi256_mask, __builtin_ia32_movdquqi128_mask,\n+\t__builtin_ia32_minps_mask, __builtin_ia32_maxps_mask,\n+\t__builtin_ia32_minpd_mask, __builtin_ia32_maxpd_mask,\n+\t__builtin_ia32_maxpd256_mask, __builtin_ia32_maxps256_mask,\n+\t__builtin_ia32_minpd256_mask, __builtin_ia32_minps256_mask,\n+\t__builtin_ia32_mulps_mask, __builtin_ia32_divps_mask,\n+\t__builtin_ia32_mulpd_mask, __builtin_ia32_divpd_mask,\n+\t__builtin_ia32_divpd256_mask, __builtin_ia32_divps256_mask,\n+\t__builtin_ia32_mulpd256_mask, __builtin_ia32_mulps256_mask,\n+\t__builtin_ia32_addpd128_mask, __builtin_ia32_addpd256_mask,\n+\t__builtin_ia32_addps128_mask, __builtin_ia32_addps256_mask,\n+\t__builtin_ia32_subpd128_mask, __builtin_ia32_subpd256_mask,\n+\t__builtin_ia32_subps128_mask, __builtin_ia32_subps256_mask,\n+\t__builtin_ia32_xorpd256_mask, __builtin_ia32_xorpd128_mask,\n+\t__builtin_ia32_xorps256_mask, __builtin_ia32_xorps128_mask,\n+\t__builtin_ia32_orpd256_mask, __builtin_ia32_orpd128_mask,\n+\t__builtin_ia32_orps256_mask, __builtin_ia32_orps128_mask,\n+\t__builtin_ia32_broadcastf32x2_256_mask, __builtin_ia32_broadcasti32x2_256_mask,\n+\t__builtin_ia32_broadcasti32x2_128_mask, __builtin_ia32_broadcastf64x2_256_mask,\n+\t__builtin_ia32_broadcasti64x2_256_mask, __builtin_ia32_broadcastf32x4_256_mask,\n+\t__builtin_ia32_broadcasti32x4_256_mask, __builtin_ia32_extractf32x4_256_mask,\n+\t__builtin_ia32_extracti32x4_256_mask, __builtin_ia32_dbpsadbw256_mask,\n+\t__builtin_ia32_dbpsadbw128_mask, __builtin_ia32_cvttpd2qq256_mask,\n+\t__builtin_ia32_cvttpd2qq128_mask, __builtin_ia32_cvttpd2uqq256_mask,\n+\t__builtin_ia32_cvttpd2uqq128_mask, __builtin_ia32_cvtpd2qq256_mask,\n+\t__builtin_ia32_cvtpd2qq128_mask, __builtin_ia32_cvtpd2uqq256_mask,\n+\t__builtin_ia32_cvtpd2uqq128_mask, __builtin_ia32_cvtpd2udq256_mask,\n+\t__builtin_ia32_cvtpd2udq128_mask, __builtin_ia32_cvttps2qq256_mask,\n+\t__builtin_ia32_cvttps2qq128_mask, __builtin_ia32_cvttps2uqq256_mask,\n+\t__builtin_ia32_cvttps2uqq128_mask, __builtin_ia32_cvttps2dq256_mask,\n+\t__builtin_ia32_cvttps2dq128_mask, __builtin_ia32_cvttps2udq256_mask,\n+\t__builtin_ia32_cvttps2udq128_mask, __builtin_ia32_cvttpd2dq256_mask,\n+\t__builtin_ia32_cvttpd2dq128_mask, __builtin_ia32_cvttpd2udq256_mask,\n+\t__builtin_ia32_cvttpd2udq128_mask, __builtin_ia32_cvtpd2dq256_mask,\n+\t__builtin_ia32_cvtpd2dq128_mask, __builtin_ia32_cvtdq2pd256_mask,\n+\t__builtin_ia32_cvtdq2pd128_mask, __builtin_ia32_cvtudq2pd256_mask,\n+\t__builtin_ia32_cvtudq2pd128_mask, __builtin_ia32_cvtdq2ps256_mask,\n+\t__builtin_ia32_cvtdq2ps128_mask, __builtin_ia32_cvtudq2ps256_mask,\n+\t__builtin_ia32_cvtudq2ps128_mask, __builtin_ia32_cvtps2pd256_mask,\n+\t__builtin_ia32_cvtps2pd128_mask, __builtin_ia32_pbroadcastb256_mask,\n+\t__builtin_ia32_pbroadcastb256_gpr_mask, __builtin_ia32_pbroadcastb128_mask,\n+\t__builtin_ia32_pbroadcastb128_gpr_mask, __builtin_ia32_pbroadcastw256_mask,\n+\t__builtin_ia32_pbroadcastw256_gpr_mask, __builtin_ia32_pbroadcastw128_mask,\n+\t__builtin_ia32_pbroadcastw128_gpr_mask, __builtin_ia32_pbroadcastd256_mask,\n+\t__builtin_ia32_pbroadcastd256_gpr_mask, __builtin_ia32_pbroadcastd128_mask,\n+\t__builtin_ia32_pbroadcastd128_gpr_mask, __builtin_ia32_pbroadcastq256_mask,\n+\t__builtin_ia32_pbroadcastq256_gpr_mask, __builtin_ia32_pbroadcastq256_mem_mask,\n+\t__builtin_ia32_pbroadcastq128_mask, __builtin_ia32_pbroadcastq128_gpr_mask,\n+\t__builtin_ia32_pbroadcastq128_mem_mask, __builtin_ia32_broadcastss256_mask,\n+\t__builtin_ia32_broadcastss128_mask, __builtin_ia32_broadcastsd256_mask,\n+\t__builtin_ia32_extractf64x2_256_mask, __builtin_ia32_extracti64x2_256_mask,\n+\t__builtin_ia32_insertf32x4_256_mask, __builtin_ia32_inserti32x4_256_mask,\n+\t__builtin_ia32_pmovsxbw256_mask, __builtin_ia32_pmovsxbw128_mask,\n+\t__builtin_ia32_pmovsxbd256_mask, __builtin_ia32_pmovsxbd128_mask,\n+\t__builtin_ia32_pmovsxbq256_mask, __builtin_ia32_pmovsxbq128_mask,\n+\t__builtin_ia32_pmovsxwd256_mask, __builtin_ia32_pmovsxwd128_mask,\n+\t__builtin_ia32_pmovsxwq256_mask, __builtin_ia32_pmovsxwq128_mask,\n+\t__builtin_ia32_pmovsxdq256_mask, __builtin_ia32_pmovsxdq128_mask,\n+\t__builtin_ia32_pmovzxbw256_mask, __builtin_ia32_pmovzxbw128_mask,\n+\t__builtin_ia32_pmovzxbd256_mask, __builtin_ia32_pmovzxbd128_mask,\n+\t__builtin_ia32_pmovzxbq256_mask, __builtin_ia32_pmovzxbq128_mask,\n+\t__builtin_ia32_pmovzxwd256_mask, __builtin_ia32_pmovzxwd128_mask,\n+\t__builtin_ia32_pmovzxwq256_mask, __builtin_ia32_pmovzxwq128_mask,\n+\t__builtin_ia32_pmovzxdq256_mask, __builtin_ia32_pmovzxdq128_mask,\n+\t__builtin_ia32_reducepd256_mask, __builtin_ia32_reducepd128_mask,\n+\t__builtin_ia32_reduceps256_mask, __builtin_ia32_reduceps128_mask,\n+\t__builtin_ia32_reducesd, __builtin_ia32_reducess,\n+\t__builtin_ia32_permvarhi256_mask, __builtin_ia32_permvarhi128_mask,\n+\t__builtin_ia32_vpermt2varhi256_mask, __builtin_ia32_vpermt2varhi256_maskz,\n+\t__builtin_ia32_vpermt2varhi128_mask, __builtin_ia32_vpermt2varhi128_maskz,\n+\t__builtin_ia32_vpermi2varhi256_mask, __builtin_ia32_vpermi2varhi128_mask,\n+\t__builtin_ia32_rcp14pd256_mask, __builtin_ia32_rcp14pd128_mask,\n+\t__builtin_ia32_rcp14ps256_mask, __builtin_ia32_rcp14ps128_mask,\n+\t__builtin_ia32_rsqrt14pd256_mask, __builtin_ia32_rsqrt14pd128_mask,\n+\t__builtin_ia32_rsqrt14ps256_mask, __builtin_ia32_rsqrt14ps128_mask,\n+\t__builtin_ia32_sqrtpd256_mask, __builtin_ia32_sqrtpd128_mask,\n+\t__builtin_ia32_sqrtps256_mask, __builtin_ia32_sqrtps128_mask,\n+\t__builtin_ia32_paddb128_mask, __builtin_ia32_paddw128_mask,\n+\t__builtin_ia32_paddd128_mask, __builtin_ia32_paddq128_mask,\n+\t__builtin_ia32_psubb128_mask, __builtin_ia32_psubw128_mask,\n+\t__builtin_ia32_psubd128_mask, __builtin_ia32_psubq128_mask,\n+\t__builtin_ia32_paddsb128_mask, __builtin_ia32_paddsw128_mask,\n+\t__builtin_ia32_psubsb128_mask, __builtin_ia32_psubsw128_mask,\n+\t__builtin_ia32_paddusb128_mask, __builtin_ia32_paddusw128_mask,\n+\t__builtin_ia32_psubusb128_mask, __builtin_ia32_psubusw128_mask,\n+\t__builtin_ia32_paddb256_mask, __builtin_ia32_paddw256_mask,\n+\t__builtin_ia32_paddd256_mask, __builtin_ia32_paddq256_mask,\n+\t__builtin_ia32_paddsb256_mask, __builtin_ia32_paddsw256_mask,\n+\t__builtin_ia32_paddusb256_mask, __builtin_ia32_paddusw256_mask,\n+\t__builtin_ia32_psubb256_mask, __builtin_ia32_psubw256_mask,\n+\t__builtin_ia32_psubd256_mask, __builtin_ia32_psubq256_mask,\n+\t__builtin_ia32_psubsb256_mask, __builtin_ia32_psubsw256_mask,\n+\t__builtin_ia32_psubusb256_mask, __builtin_ia32_psubusw256_mask,\n+\t__builtin_ia32_shuf_f64x2_256_mask, __builtin_ia32_shuf_i64x2_256_mask,\n+\t__builtin_ia32_shuf_i32x4_256_mask, __builtin_ia32_shuf_f32x4_256_mask,\n+\t__builtin_ia32_pmovwb128_mask, __builtin_ia32_pmovwb256_mask,\n+\t__builtin_ia32_pmovswb128_mask, __builtin_ia32_pmovswb256_mask,\n+\t__builtin_ia32_pmovuswb128_mask, __builtin_ia32_pmovuswb256_mask,\n+\t__builtin_ia32_pmovdb128_mask, __builtin_ia32_pmovdb256_mask,\n+\t__builtin_ia32_pmovsdb128_mask, __builtin_ia32_pmovsdb256_mask,\n+\t__builtin_ia32_pmovusdb128_mask, __builtin_ia32_pmovusdb256_mask,\n+\t__builtin_ia32_pmovdw128_mask, __builtin_ia32_pmovdw256_mask,\n+\t__builtin_ia32_pmovsdw128_mask, __builtin_ia32_pmovsdw256_mask,\n+\t__builtin_ia32_pmovusdw128_mask, __builtin_ia32_pmovusdw256_mask,\n+\t__builtin_ia32_pmovqb128_mask, __builtin_ia32_pmovqb256_mask,\n+\t__builtin_ia32_pmovsqb128_mask, __builtin_ia32_pmovsqb256_mask,\n+\t__builtin_ia32_pmovusqb128_mask, __builtin_ia32_pmovusqb256_mask,\n+\t__builtin_ia32_pmovqw128_mask, __builtin_ia32_pmovqw256_mask,\n+\t__builtin_ia32_pmovsqw128_mask, __builtin_ia32_pmovsqw256_mask,\n+\t__builtin_ia32_pmovusqw128_mask, __builtin_ia32_pmovusqw256_mask,\n+\t__builtin_ia32_pmovqd128_mask, __builtin_ia32_pmovqd256_mask,\n+\t__builtin_ia32_pmovsqd128_mask, __builtin_ia32_pmovsqd256_mask,\n+\t__builtin_ia32_pmovusqd128_mask, __builtin_ia32_pmovusqd256_mask,\n+\t__builtin_ia32_rangepd256_mask, __builtin_ia32_rangepd128_mask,\n+\t__builtin_ia32_rangeps256_mask, __builtin_ia32_rangeps128_mask,\n+\t__builtin_ia32_getexpps256_mask, __builtin_ia32_getexppd256_mask,\n+\t__builtin_ia32_getexpps128_mask, __builtin_ia32_getexppd128_mask,\n+\t__builtin_ia32_fixupimmpd256, __builtin_ia32_fixupimmpd256_mask,\n+\t__builtin_ia32_fixupimmpd256_maskz, __builtin_ia32_fixupimmps256,\n+\t__builtin_ia32_fixupimmps256_mask, __builtin_ia32_fixupimmps256_maskz,\n+\t__builtin_ia32_fixupimmpd128, __builtin_ia32_fixupimmpd128_mask,\n+\t__builtin_ia32_fixupimmpd128_maskz, __builtin_ia32_fixupimmps128,\n+\t__builtin_ia32_fixupimmps128_mask, __builtin_ia32_fixupimmps128_maskz,\n+\t__builtin_ia32_pabsq256_mask, __builtin_ia32_pabsq128_mask,\n+\t__builtin_ia32_pabsd256_mask, __builtin_ia32_pabsd128_mask,\n+\t__builtin_ia32_pmulhrsw256_mask, __builtin_ia32_pmulhrsw128_mask,\n+\t__builtin_ia32_pmulhuw128_mask, __builtin_ia32_pmulhuw256_mask,\n+\t__builtin_ia32_pmulhw256_mask, __builtin_ia32_pmulhw128_mask,\n+\t__builtin_ia32_pmullw256_mask, __builtin_ia32_pmullw128_mask,\n+\t__builtin_ia32_pmullq256_mask, __builtin_ia32_pmullq128_mask,\n+\t__builtin_ia32_andpd256_mask, __builtin_ia32_andpd128_mask,\n+\t__builtin_ia32_andps256_mask, __builtin_ia32_andps128_mask,\n+\t__builtin_ia32_andnpd256_mask, __builtin_ia32_andnpd128_mask,\n+\t__builtin_ia32_andnps256_mask, __builtin_ia32_andnps128_mask,\n+\t__builtin_ia32_psllwi128_mask, __builtin_ia32_pslldi128_mask,\n+\t__builtin_ia32_psllqi128_mask, __builtin_ia32_psllw128_mask,\n+\t__builtin_ia32_pslld128_mask, __builtin_ia32_psllq128_mask,\n+\t__builtin_ia32_psllwi256_mask, __builtin_ia32_psllw256_mask,\n+\t__builtin_ia32_pslldi256_mask, __builtin_ia32_pslld256_mask,\n+\t__builtin_ia32_psllqi256_mask, __builtin_ia32_psllq256_mask,\n+\t__builtin_ia32_psradi128_mask, __builtin_ia32_psrad128_mask,\n+\t__builtin_ia32_psradi256_mask, __builtin_ia32_psrad256_mask,\n+\t__builtin_ia32_psraqi128_mask, __builtin_ia32_psraq128_mask,\n+\t__builtin_ia32_psraqi256_mask, __builtin_ia32_psraq256_mask,\n+\t__builtin_ia32_pandd256_mask, __builtin_ia32_pandd128_mask,\n+\t__builtin_ia32_psrldi128_mask, __builtin_ia32_psrld128_mask,\n+\t__builtin_ia32_psrldi256_mask, __builtin_ia32_psrld256_mask,\n+\t__builtin_ia32_psrlqi128_mask, __builtin_ia32_psrlq128_mask,\n+\t__builtin_ia32_psrlqi256_mask, __builtin_ia32_psrlq256_mask,\n+\t__builtin_ia32_pandq256_mask, __builtin_ia32_pandq128_mask,\n+\t__builtin_ia32_pandnd256_mask, __builtin_ia32_pandnd128_mask,\n+\t__builtin_ia32_pandnq256_mask, __builtin_ia32_pandnq128_mask,\n+\t__builtin_ia32_pord256_mask, __builtin_ia32_pord128_mask,\n+\t__builtin_ia32_porq256_mask, __builtin_ia32_porq128_mask,\n+\t__builtin_ia32_pxord256_mask, __builtin_ia32_pxord128_mask,\n+\t__builtin_ia32_pxorq256_mask, __builtin_ia32_pxorq128_mask,\n+\t__builtin_ia32_packsswb256_mask, __builtin_ia32_packsswb128_mask,\n+\t__builtin_ia32_packuswb256_mask, __builtin_ia32_packuswb128_mask,\n+\t__builtin_ia32_rndscaleps_256_mask, __builtin_ia32_rndscalepd_256_mask,\n+\t__builtin_ia32_rndscaleps_128_mask, __builtin_ia32_rndscalepd_128_mask,\n+\t__builtin_ia32_pternlogq256_mask, __builtin_ia32_pternlogq256_maskz,\n+\t__builtin_ia32_pternlogd256_mask, __builtin_ia32_pternlogd256_maskz,\n+\t__builtin_ia32_pternlogq128_mask, __builtin_ia32_pternlogq128_maskz,\n+\t__builtin_ia32_pternlogd128_mask, __builtin_ia32_pternlogd128_maskz,\n+\t__builtin_ia32_scalefpd256_mask, __builtin_ia32_scalefps256_mask,\n+\t__builtin_ia32_scalefpd128_mask, __builtin_ia32_scalefps128_mask,\n+\t__builtin_ia32_vfmaddpd256_mask, __builtin_ia32_vfmaddpd256_mask3,\n+\t__builtin_ia32_vfmaddpd256_maskz, __builtin_ia32_vfmaddpd128_mask,\n+\t__builtin_ia32_vfmaddpd128_mask3, __builtin_ia32_vfmaddpd128_maskz,\n+\t__builtin_ia32_vfmaddps256_mask, __builtin_ia32_vfmaddps256_mask3,\n+\t__builtin_ia32_vfmaddps256_maskz, __builtin_ia32_vfmaddps128_mask,\n+\t__builtin_ia32_vfmaddps128_mask3, __builtin_ia32_vfmaddps128_maskz,\n+\t__builtin_ia32_vfmsubpd256_mask3, __builtin_ia32_vfmsubpd128_mask3,\n+\t__builtin_ia32_vfmsubps256_mask3, __builtin_ia32_vfmsubps128_mask3,\n+\t__builtin_ia32_vfnmaddpd256_mask, __builtin_ia32_vfnmaddpd128_mask,\n+\t__builtin_ia32_vfnmaddps256_mask, __builtin_ia32_vfnmaddps128_mask,\n+\t__builtin_ia32_vfnmsubpd256_mask, __builtin_ia32_vfnmsubpd256_mask3,\n+\t__builtin_ia32_vfnmsubpd128_mask, __builtin_ia32_vfnmsubpd128_mask3,\n+\t__builtin_ia32_vfnmsubps256_mask, __builtin_ia32_vfnmsubps256_mask3,\n+\t__builtin_ia32_vfnmsubps128_mask, __builtin_ia32_vfnmsubps128_mask3,\n+\t__builtin_ia32_vfmaddsubpd256_mask, __builtin_ia32_vfmaddsubpd256_mask3,\n+\t__builtin_ia32_vfmaddsubpd256_maskz, __builtin_ia32_vfmaddsubpd128_mask,\n+\t__builtin_ia32_vfmaddsubpd128_mask3, __builtin_ia32_vfmaddsubpd128_maskz,\n+\t__builtin_ia32_vfmaddsubps256_mask, __builtin_ia32_vfmaddsubps256_mask3,\n+\t__builtin_ia32_vfmaddsubps256_maskz, __builtin_ia32_vfmaddsubps128_mask,\n+\t__builtin_ia32_vfmaddsubps128_mask3, __builtin_ia32_vfmaddsubps128_maskz,\n+\t__builtin_ia32_vfmsubaddpd256_mask3, __builtin_ia32_vfmsubaddpd128_mask3,\n+\t__builtin_ia32_vfmsubaddps256_mask3, __builtin_ia32_vfmsubaddps128_mask3,\n+\t__builtin_ia32_insertf64x2_256_mask, __builtin_ia32_inserti64x2_256_mask,\n+\t__builtin_ia32_psrav16hi_mask, __builtin_ia32_psrav8hi_mask,\n+\t__builtin_ia32_pmaddubsw256_mask, __builtin_ia32_pmaddubsw128_mask,\n+\t__builtin_ia32_pmaddwd256_mask, __builtin_ia32_pmaddwd128_mask,\n+\t__builtin_ia32_psrlv16hi_mask, __builtin_ia32_psrlv8hi_mask,\n+\t__builtin_ia32_cvtps2dq256_mask, __builtin_ia32_cvtps2dq128_mask,\n+\t__builtin_ia32_cvtps2udq256_mask, __builtin_ia32_cvtps2udq128_mask,\n+\t__builtin_ia32_cvtps2qq256_mask, __builtin_ia32_cvtps2qq128_mask,\n+\t__builtin_ia32_cvtps2uqq256_mask, __builtin_ia32_cvtps2uqq128_mask,\n+\t__builtin_ia32_getmantps256_mask, __builtin_ia32_getmantps128_mask,\n+\t__builtin_ia32_getmantpd256_mask, __builtin_ia32_getmantpd128_mask,\n+\t__builtin_ia32_movddup256_mask, __builtin_ia32_movddup128_mask,\n+\t__builtin_ia32_movshdup256_mask, __builtin_ia32_movshdup128_mask,\n+\t__builtin_ia32_movsldup256_mask, __builtin_ia32_movsldup128_mask,\n+\t__builtin_ia32_cvtqq2ps256_mask, __builtin_ia32_cvtqq2ps128_mask,\n+\t__builtin_ia32_cvtuqq2ps256_mask, __builtin_ia32_cvtuqq2ps128_mask,\n+\t__builtin_ia32_cvtqq2pd256_mask, __builtin_ia32_cvtqq2pd128_mask,\n+\t__builtin_ia32_cvtuqq2pd256_mask, __builtin_ia32_cvtuqq2pd128_mask,\n+\t__builtin_ia32_vpermt2varq256_mask, __builtin_ia32_vpermt2varq256_maskz,\n+\t__builtin_ia32_vpermt2vard256_mask, __builtin_ia32_vpermt2vard256_maskz,\n+\t__builtin_ia32_vpermi2varq256_mask, __builtin_ia32_vpermi2vard256_mask,\n+\t__builtin_ia32_vpermt2varpd256_mask, __builtin_ia32_vpermt2varpd256_maskz,\n+\t__builtin_ia32_vpermt2varps256_mask, __builtin_ia32_vpermt2varps256_maskz,\n+\t__builtin_ia32_vpermi2varpd256_mask, __builtin_ia32_vpermi2varps256_mask,\n+\t__builtin_ia32_vpermt2varq128_mask, __builtin_ia32_vpermt2varq128_maskz,\n+\t__builtin_ia32_vpermt2vard128_mask, __builtin_ia32_vpermt2vard128_maskz,\n+\t__builtin_ia32_vpermi2varq128_mask, __builtin_ia32_vpermi2vard128_mask,\n+\t__builtin_ia32_vpermt2varpd128_mask, __builtin_ia32_vpermt2varpd128_maskz,\n+\t__builtin_ia32_vpermt2varps128_mask, __builtin_ia32_vpermt2varps128_maskz,\n+\t__builtin_ia32_vpermi2varpd128_mask, __builtin_ia32_vpermi2varps128_mask,\n+\t__builtin_ia32_pshufb256_mask, __builtin_ia32_pshufb128_mask,\n+\t__builtin_ia32_pshufhw256_mask, __builtin_ia32_pshufhw128_mask,\n+\t__builtin_ia32_pshuflw256_mask, __builtin_ia32_pshuflw128_mask,\n+\t__builtin_ia32_pshufd256_mask, __builtin_ia32_pshufd128_mask,\n+\t__builtin_ia32_shufpd256_mask, __builtin_ia32_shufpd128_mask,\n+\t__builtin_ia32_shufps256_mask, __builtin_ia32_shufps128_mask,\n+\t__builtin_ia32_prolvq256_mask, __builtin_ia32_prolvq128_mask,\n+\t__builtin_ia32_prolq256_mask, __builtin_ia32_prolq128_mask,\n+\t__builtin_ia32_prorvq256_mask, __builtin_ia32_prorvq128_mask,\n+\t__builtin_ia32_prorq256_mask, __builtin_ia32_prorq128_mask,\n+\t__builtin_ia32_psravq128_mask, __builtin_ia32_psravq256_mask,\n+\t__builtin_ia32_psllv4di_mask, __builtin_ia32_psllv2di_mask,\n+\t__builtin_ia32_psllv8si_mask, __builtin_ia32_psllv4si_mask,\n+\t__builtin_ia32_psrav8si_mask, __builtin_ia32_psrav4si_mask,\n+\t__builtin_ia32_psrlv4di_mask, __builtin_ia32_psrlv2di_mask,\n+\t__builtin_ia32_psrlv8si_mask, __builtin_ia32_psrlv4si_mask,\n+\t__builtin_ia32_psrawi256_mask, __builtin_ia32_psraw256_mask,\n+\t__builtin_ia32_psrawi128_mask, __builtin_ia32_psraw128_mask,\n+\t__builtin_ia32_psrlwi256_mask, __builtin_ia32_psrlw256_mask,\n+\t__builtin_ia32_psrlwi128_mask, __builtin_ia32_psrlw128_mask,\n+\t__builtin_ia32_prorvd256_mask, __builtin_ia32_prolvd256_mask,\n+\t__builtin_ia32_prord256_mask, __builtin_ia32_prold256_mask,\n+\t__builtin_ia32_prorvd128_mask, __builtin_ia32_prolvd128_mask,\n+\t__builtin_ia32_prord128_mask, __builtin_ia32_prold128_mask,\n+\t__builtin_ia32_fpclasspd256_mask, __builtin_ia32_fpclasspd128_mask,\n+\t__builtin_ia32_fpclasssd, __builtin_ia32_fpclassps256_mask,\n+\t__builtin_ia32_fpclassps128_mask, __builtin_ia32_fpclassss,\n+\t__builtin_ia32_cvtb2mask128, __builtin_ia32_cvtb2mask256,\n+\t__builtin_ia32_cvtw2mask128, __builtin_ia32_cvtw2mask256,\n+\t__builtin_ia32_cvtd2mask128, __builtin_ia32_cvtd2mask256,\n+\t__builtin_ia32_cvtq2mask128, __builtin_ia32_cvtq2mask256,\n+\t__builtin_ia32_cvtmask2b128, __builtin_ia32_cvtmask2b256,\n+\t__builtin_ia32_cvtmask2w128, __builtin_ia32_cvtmask2w256,\n+\t__builtin_ia32_cvtmask2d128, __builtin_ia32_cvtmask2d256,\n+\t__builtin_ia32_cvtmask2q128, __builtin_ia32_cvtmask2q256,\n+\t__builtin_ia32_pcmpeqb128_mask, __builtin_ia32_pcmpeqb256_mask,\n+\t__builtin_ia32_pcmpeqw128_mask, __builtin_ia32_pcmpeqw256_mask,\n+\t__builtin_ia32_pcmpeqd128_mask, __builtin_ia32_pcmpeqd256_mask,\n+\t__builtin_ia32_pcmpeqq128_mask, __builtin_ia32_pcmpeqq256_mask,\n+\t__builtin_ia32_pcmpgtb128_mask, __builtin_ia32_pcmpgtb256_mask,\n+\t__builtin_ia32_pcmpgtw128_mask, __builtin_ia32_pcmpgtw256_mask,\n+\t__builtin_ia32_pcmpgtd128_mask, __builtin_ia32_pcmpgtd256_mask,\n+\t__builtin_ia32_pcmpgtq128_mask, __builtin_ia32_pcmpgtq256_mask,\n+\t__builtin_ia32_ptestmb128, __builtin_ia32_ptestmb256,\n+\t__builtin_ia32_ptestmw128, __builtin_ia32_ptestmw256,\n+\t__builtin_ia32_ptestmd128, __builtin_ia32_ptestmd256,\n+\t__builtin_ia32_ptestmq128, __builtin_ia32_ptestmq256,\n+\t__builtin_ia32_ptestnmb128, __builtin_ia32_ptestnmb256,\n+\t__builtin_ia32_ptestnmw128, __builtin_ia32_ptestnmw256,\n+\t__builtin_ia32_ptestnmd128, __builtin_ia32_ptestnmd256,\n+\t__builtin_ia32_ptestnmq128, __builtin_ia32_ptestnmq256,\n+\t__builtin_ia32_broadcastmb128, __builtin_ia32_broadcastmb256,\n+\t__builtin_ia32_broadcastmw128, __builtin_ia32_broadcastmw256,\n+\t__builtin_ia32_compressdf256_mask, __builtin_ia32_compressdf128_mask,\n+\t__builtin_ia32_compresssf256_mask, __builtin_ia32_compresssf128_mask,\n+\t__builtin_ia32_compressdi256_mask, __builtin_ia32_compressdi128_mask,\n+\t__builtin_ia32_compresssi256_mask, __builtin_ia32_compresssi128_mask,\n+\t__builtin_ia32_expanddf256_mask, __builtin_ia32_expanddf128_mask,\n+\t__builtin_ia32_expandsf256_mask, __builtin_ia32_expandsf128_mask,\n+\t__builtin_ia32_expanddi256_mask, __builtin_ia32_expanddi128_mask,\n+\t__builtin_ia32_expandsi256_mask, __builtin_ia32_expandsi128_mask,\n+\t__builtin_ia32_expanddf256_maskz, __builtin_ia32_expanddf128_maskz,\n+\t__builtin_ia32_expandsf256_maskz, __builtin_ia32_expandsf128_maskz,\n+\t__builtin_ia32_expanddi256_maskz, __builtin_ia32_expanddi128_maskz,\n+\t__builtin_ia32_expandsi256_maskz, __builtin_ia32_expandsi128_maskz,\n+\t__builtin_ia32_pmaxsd256_mask, __builtin_ia32_pminsd256_mask,\n+\t__builtin_ia32_pmaxud256_mask, __builtin_ia32_pminud256_mask,\n+\t__builtin_ia32_pmaxsd128_mask, __builtin_ia32_pminsd128_mask,\n+\t__builtin_ia32_pmaxud128_mask, __builtin_ia32_pminud128_mask,\n+\t__builtin_ia32_pmaxsq256_mask, __builtin_ia32_pminsq256_mask,\n+\t__builtin_ia32_pmaxuq256_mask, __builtin_ia32_pminuq256_mask,\n+\t__builtin_ia32_pmaxsq128_mask, __builtin_ia32_pminsq128_mask,\n+\t__builtin_ia32_pmaxuq128_mask, __builtin_ia32_pminuq128_mask,\n+\t__builtin_ia32_pminsb256_mask, __builtin_ia32_pminub256_mask,\n+\t__builtin_ia32_pmaxsb256_mask, __builtin_ia32_pmaxub256_mask,\n+\t__builtin_ia32_pminsb128_mask, __builtin_ia32_pminub128_mask,\n+\t__builtin_ia32_pmaxsb128_mask, __builtin_ia32_pmaxub128_mask,\n+\t__builtin_ia32_pminsw256_mask, __builtin_ia32_pminuw256_mask,\n+\t__builtin_ia32_pmaxsw256_mask, __builtin_ia32_pmaxuw256_mask,\n+\t__builtin_ia32_pminsw128_mask, __builtin_ia32_pminuw128_mask,\n+\t__builtin_ia32_pmaxsw128_mask, __builtin_ia32_pmaxuw128_mask,\n+\t__builtin_ia32_vpconflictdi_256_mask, __builtin_ia32_vpconflictsi_256_mask,\n+\t__builtin_ia32_vplzcntq_256_mask, __builtin_ia32_vplzcntd_256_mask,\n+\t__builtin_ia32_unpckhpd256_mask, __builtin_ia32_unpckhpd128_mask,\n+\t__builtin_ia32_unpckhps256_mask, __builtin_ia32_unpckhps128_mask,\n+\t__builtin_ia32_unpcklpd256_mask, __builtin_ia32_unpcklpd128_mask,\n+\t__builtin_ia32_unpcklps256_mask, __builtin_ia32_vpconflictdi_128_mask,\n+\t__builtin_ia32_vpconflictsi_128_mask, __builtin_ia32_vplzcntq_128_mask,\n+\t__builtin_ia32_vplzcntd_128_mask, __builtin_ia32_unpcklps128_mask,\n+\t__builtin_ia32_alignd256_mask, __builtin_ia32_alignq256_mask,\n+\t__builtin_ia32_alignd128_mask, __builtin_ia32_alignq128_mask,\n+\t__builtin_ia32_vcvtps2ph256_mask, __builtin_ia32_vcvtps2ph_mask,\n+\t__builtin_ia32_vcvtph2ps_mask, __builtin_ia32_vcvtph2ps256_mask,\n+\t__builtin_ia32_punpckhdq128_mask, __builtin_ia32_punpckhdq256_mask,\n+\t__builtin_ia32_punpckhqdq128_mask, __builtin_ia32_punpckhqdq256_mask,\n+\t__builtin_ia32_punpckldq128_mask, __builtin_ia32_punpckldq256_mask,\n+\t__builtin_ia32_punpcklqdq128_mask, __builtin_ia32_punpcklqdq256_mask,\n+\t__builtin_ia32_punpckhbw128_mask, __builtin_ia32_punpckhbw256_mask,\n+\t__builtin_ia32_punpckhwd128_mask, __builtin_ia32_punpckhwd256_mask,\n+\t__builtin_ia32_punpcklbw128_mask, __builtin_ia32_punpcklbw256_mask,\n+\t__builtin_ia32_punpcklwd128_mask, __builtin_ia32_punpcklwd256_mask,\n+\t__builtin_ia32_psllv16hi_mask, __builtin_ia32_psllv8hi_mask,\n+\t__builtin_ia32_packssdw256_mask, __builtin_ia32_packssdw128_mask,\n+\t__builtin_ia32_packusdw256_mask, __builtin_ia32_packusdw128_mask,\n+\t__builtin_ia32_pavgb256_mask, __builtin_ia32_pavgw256_mask,\n+\t__builtin_ia32_pavgb128_mask, __builtin_ia32_pavgw128_mask,\n+\t__builtin_ia32_permvarsf256_mask, __builtin_ia32_permvardf256_mask,\n+\t__builtin_ia32_permdf256_mask, __builtin_ia32_pabsb256_mask,\n+\t__builtin_ia32_pabsb128_mask, __builtin_ia32_pabsw256_mask,\n+\t__builtin_ia32_pabsw128_mask, __builtin_ia32_vpermilvarpd_mask,\n+\t__builtin_ia32_vpermilvarps_mask, __builtin_ia32_vpermilvarpd256_mask,\n+\t__builtin_ia32_vpermilvarps256_mask, __builtin_ia32_vpermilpd_mask,\n+\t__builtin_ia32_vpermilps_mask, __builtin_ia32_vpermilpd256_mask,\n+\t__builtin_ia32_vpermilps256_mask, __builtin_ia32_blendmq_256_mask,\n+\t__builtin_ia32_blendmd_256_mask, __builtin_ia32_blendmpd_256_mask,\n+\t__builtin_ia32_blendmps_256_mask, __builtin_ia32_blendmq_128_mask,\n+\t__builtin_ia32_blendmd_128_mask, __builtin_ia32_blendmpd_128_mask,\n+\t__builtin_ia32_blendmps_128_mask, __builtin_ia32_blendmw_256_mask,\n+\t__builtin_ia32_blendmb_256_mask, __builtin_ia32_blendmw_128_mask,\n+\t__builtin_ia32_blendmb_128_mask, __builtin_ia32_pmulld256_mask,\n+\t__builtin_ia32_pmulld128_mask, __builtin_ia32_pmuludq256_mask,\n+\t__builtin_ia32_pmuldq256_mask, __builtin_ia32_pmuldq128_mask,\n+\t__builtin_ia32_pmuludq128_mask, __builtin_ia32_cvtpd2ps256_mask,\n+\t__builtin_ia32_cvtpd2ps_mask, __builtin_ia32_permvarsi256_mask,\n+\t__builtin_ia32_permvardi256_mask, __builtin_ia32_permdi256_mask,\n+\t__builtin_ia32_cmpq256_mask, __builtin_ia32_cmpd256_mask,\n+\t__builtin_ia32_ucmpq256_mask, __builtin_ia32_ucmpd256_mask,\n+\t__builtin_ia32_cmpb256_mask, __builtin_ia32_cmpw256_mask,\n+\t__builtin_ia32_ucmpb256_mask, __builtin_ia32_ucmpw256_mask,\n+\t__builtin_ia32_cmppd256_mask, __builtin_ia32_cmpps256_mask,\n+\t__builtin_ia32_cmpq128_mask, __builtin_ia32_cmpd128_mask,\n+\t__builtin_ia32_ucmpq128_mask, __builtin_ia32_ucmpd128_mask,\n+\t__builtin_ia32_cmpb128_mask, __builtin_ia32_cmpw128_mask,\n+\t__builtin_ia32_ucmpb128_mask, __builtin_ia32_ucmpw128_mask,\n+\t__builtin_ia32_cmppd128_mask, __builtin_ia32_cmpps128_mask,\n+\t__builtin_ia32_broadcastf32x2_512_mask, __builtin_ia32_broadcasti32x2_512_mask,\n+\t__builtin_ia32_broadcastf64x2_512_mask, __builtin_ia32_broadcasti64x2_512_mask,\n+\t__builtin_ia32_broadcastf32x8_512_mask, __builtin_ia32_broadcasti32x8_512_mask,\n+\t__builtin_ia32_extractf64x2_512_mask, __builtin_ia32_extractf32x8_mask,\n+\t__builtin_ia32_extracti64x2_512_mask, __builtin_ia32_extracti32x8_mask,\n+\t__builtin_ia32_reducepd512_mask, __builtin_ia32_reduceps512_mask,\n+\t__builtin_ia32_pmullq512_mask, __builtin_ia32_xorpd512_mask,\n+\t__builtin_ia32_xorps512_mask, __builtin_ia32_orpd512_mask,\n+\t__builtin_ia32_orps512_mask, __builtin_ia32_andpd512_mask,\n+\t__builtin_ia32_andps512_mask, __builtin_ia32_andnpd512_mask,\n+\t__builtin_ia32_andnps512_mask, __builtin_ia32_insertf32x8_mask,\n+\t__builtin_ia32_inserti32x8_mask, __builtin_ia32_insertf64x2_512_mask,\n+\t__builtin_ia32_inserti64x2_512_mask, __builtin_ia32_fpclasspd512_mask,\n+\t__builtin_ia32_fpclassps512_mask, __builtin_ia32_cvtd2mask512,\n+\t__builtin_ia32_cvtq2mask512, __builtin_ia32_cvtmask2d512,\n+\t__builtin_ia32_cvtmask2q512, __builtin_ia32_kunpcksi,\n+\t__builtin_ia32_kunpckdi, __builtin_ia32_packusdw512_mask,\n+\t__builtin_ia32_pslldq512, __builtin_ia32_psrldq512,\n+\t__builtin_ia32_packssdw512_mask, __builtin_ia32_palignr512,\n+\t__builtin_ia32_palignr512_mask, __builtin_ia32_movdquhi512_mask,\n+\t__builtin_ia32_movdquqi512_mask, __builtin_ia32_psadbw512,\n+\t__builtin_ia32_dbpsadbw512_mask, __builtin_ia32_pbroadcastb512_mask,\n+\t__builtin_ia32_pbroadcastb512_gpr_mask, __builtin_ia32_pbroadcastw512_mask,\n+\t__builtin_ia32_pbroadcastw512_gpr_mask, __builtin_ia32_pmovsxbw512_mask,\n+\t__builtin_ia32_pmovzxbw512_mask, __builtin_ia32_permvarhi512_mask,\n+\t__builtin_ia32_vpermt2varhi512_mask, __builtin_ia32_vpermt2varhi512_maskz,\n+\t__builtin_ia32_vpermi2varhi512_mask, __builtin_ia32_pavgb512_mask,\n+\t__builtin_ia32_pavgw512_mask, __builtin_ia32_paddb512_mask,\n+\t__builtin_ia32_psubb512_mask, __builtin_ia32_psubsb512_mask,\n+\t__builtin_ia32_paddsb512_mask, __builtin_ia32_psubusb512_mask,\n+\t__builtin_ia32_paddusb512_mask, __builtin_ia32_psubw512_mask,\n+\t__builtin_ia32_paddw512_mask, __builtin_ia32_psubsw512_mask,\n+\t__builtin_ia32_paddsw512_mask, __builtin_ia32_psubusw512_mask,\n+\t__builtin_ia32_paddusw512_mask, __builtin_ia32_pmaxuw512_mask,\n+\t__builtin_ia32_pmaxsw512_mask, __builtin_ia32_pminuw512_mask,\n+\t__builtin_ia32_pminsw512_mask, __builtin_ia32_pmaxub512_mask,\n+\t__builtin_ia32_pmaxsb512_mask, __builtin_ia32_pminub512_mask,\n+\t__builtin_ia32_pminsb512_mask, __builtin_ia32_pmovwb512_mask,\n+\t__builtin_ia32_pmovswb512_mask, __builtin_ia32_pmovuswb512_mask,\n+\t__builtin_ia32_pmulhrsw512_mask, __builtin_ia32_pmulhuw512_mask,\n+\t__builtin_ia32_pmulhw512_mask, __builtin_ia32_pmullw512_mask,\n+\t__builtin_ia32_psllwi512_mask, __builtin_ia32_psllw512_mask,\n+\t__builtin_ia32_packsswb512_mask, __builtin_ia32_packuswb512_mask,\n+\t__builtin_ia32_psrav32hi_mask, __builtin_ia32_pmaddubsw512_mask,\n+\t__builtin_ia32_pmaddwd512_mask, __builtin_ia32_psrlv32hi_mask,\n+\t__builtin_ia32_punpckhbw512_mask, __builtin_ia32_punpckhwd512_mask,\n+\t__builtin_ia32_punpcklbw512_mask, __builtin_ia32_punpcklwd512_mask,\n+\t__builtin_ia32_pshufb512_mask, __builtin_ia32_pshufhw512_mask,\n+\t__builtin_ia32_pshuflw512_mask, __builtin_ia32_psrawi512_mask,\n+\t__builtin_ia32_psraw512_mask, __builtin_ia32_psrlwi512_mask,\n+\t__builtin_ia32_psrlw512_mask, __builtin_ia32_cvtb2mask512,\n+\t__builtin_ia32_cvtw2mask512, __builtin_ia32_cvtmask2b512,\n+\t__builtin_ia32_cvtmask2w512, __builtin_ia32_pcmpeqb512_mask,\n+\t__builtin_ia32_pcmpeqw512_mask, __builtin_ia32_pcmpgtb512_mask,\n+\t__builtin_ia32_pcmpgtw512_mask, __builtin_ia32_ptestmb512,\n+\t__builtin_ia32_ptestmw512, __builtin_ia32_ptestnmb512,\n+\t__builtin_ia32_ptestnmw512, __builtin_ia32_psllv32hi_mask,\n+\t__builtin_ia32_pabsb512_mask, __builtin_ia32_pabsw512_mask,\n+\t__builtin_ia32_blendmw_512_mask, __builtin_ia32_blendmb_512_mask,\n+\t__builtin_ia32_cmpb512_mask, __builtin_ia32_cmpw512_mask,\n+\t__builtin_ia32_ucmpb512_mask, __builtin_ia32_ucmpw512_mask,\n+\t__builtin_ia32_rangesd128_round, __builtin_ia32_rangess128_round,\n+\t__builtin_ia32_cvtpd2qq512_mask, __builtin_ia32_cvtps2qq512_mask,\n+\t__builtin_ia32_cvtpd2uqq512_mask, __builtin_ia32_cvtps2uqq512_mask,\n+\t__builtin_ia32_cvtqq2ps512_mask, __builtin_ia32_cvtuqq2ps512_mask,\n+\t__builtin_ia32_cvtqq2pd512_mask, __builtin_ia32_cvtuqq2pd512_mask,\n+\t__builtin_ia32_cvttps2qq512_mask, __builtin_ia32_cvttps2uqq512_mask,\n+\t__builtin_ia32_cvttpd2qq512_mask, __builtin_ia32_cvttpd2uqq512_mask,\n+\t__builtin_ia32_rangeps512_mask, __builtin_ia32_rangepd512_mask.\n+\t(ix86_expand_args_builtin): Handle HI_FTYPE_V16QI, SI_FTYPE_V32QI,\n+\tDI_FTYPE_V64QI, V16QI_FTYPE_HI, V32QI_FTYPE_SI, V64QI_FTYPE_DI,\n+\tV8HI_FTYPE_QI, V16HI_FTYPE_HI, V32HI_FTYPE_SI, V4SI_FTYPE_QI,\n+\tV8SI_FTYPE_QI, V4SI_FTYPE_HI, V8SI_FTYPE_HI, QI_FTYPE_V8HI,\n+\tHI_FTYPE_V16HI, SI_FTYPE_V32HI, QI_FTYPE_V4SI, QI_FTYPE_V8SI,\n+\tHI_FTYPE_V16SI, QI_FTYPE_V2DI, QI_FTYPE_V4DI, QI_FTYPE_V8DI,\n+\tV2DI_FTYPE_QI, V4DI_FTYPE_QI, V8DI_FTYPE_V64QI_V64QI,\n+\tSI_FTYPE_SI_SI,DI_FTYPE_DI_DI, V8DI_FTYPE_V8DI_INT_CONVERT,\n+\tQI_FTYPE_V4SF_INT, QI_FTYPE_V2DF_INT,\n+\tV8SF_FTYPE_V4SF_V8SF_QI, V4DF_FTYPE_V2DF_V4DF_QI,\n+\tV8SI_FTYPE_V4SI_V8SI_QI, V8SI_FTYPE_SI_V8SI_QI,\n+\tV4SI_FTYPE_V4SI_V4SI_QI, V4SI_FTYPE_SI_V4SI_QI,\n+\tV4DI_FTYPE_V2DI_V4DI_QI, V4DI_FTYPE_DI_V4DI_QI,\n+\tV2DI_FTYPE_V2DI_V2DI_QI, V2DI_FTYPE_DI_V2DI_QI,\n+\tV64QI_FTYPE_V64QI_V64QI_DI, V64QI_FTYPE_V16QI_V64QI_DI,\n+\tV64QI_FTYPE_QI_V64QI_DI, V32QI_FTYPE_V32QI_V32QI_SI,\n+\tV32QI_FTYPE_V16QI_V32QI_SI, V32QI_FTYPE_QI_V32QI_SI,\n+\tV16QI_FTYPE_V16QI_V16QI_HI, V16QI_FTYPE_QI_V16QI_HI,\n+\tV32HI_FTYPE_V8HI_V32HI_SI, V32HI_FTYPE_HI_V32HI_SI,\n+\tV16HI_FTYPE_V8HI_V16HI_HI, V16HI_FTYPE_HI_V16HI_HI,\n+\tV8HI_FTYPE_V8HI_V8HI_QI, V8HI_FTYPE_HI_V8HI_QI,\n+\tV8SF_FTYPE_V8HI_V8SF_QI, V4SF_FTYPE_V8HI_V4SF_QI,\n+\tV8SI_FTYPE_V8SF_V8SI_QI, V4SI_FTYPE_V4SF_V4SI_QI,\n+\tV8DI_FTYPE_V8SF_V8DI_QI, V4DI_FTYPE_V4SF_V4DI_QI,\n+\tV2DI_FTYPE_V4SF_V2DI_QI, V8SF_FTYPE_V8DI_V8SF_QI,\n+\tV4SF_FTYPE_V4DI_V4SF_QI, V4SF_FTYPE_V2DI_V4SF_QI,\n+\tV8DF_FTYPE_V8DI_V8DF_QI, V4DF_FTYPE_V4DI_V4DF_QI,\n+\tV2DF_FTYPE_V2DI_V2DF_QI, V16QI_FTYPE_V8HI_V16QI_QI,\n+\tV16QI_FTYPE_V16HI_V16QI_HI, V16QI_FTYPE_V4SI_V16QI_QI,\n+\tV16QI_FTYPE_V8SI_V16QI_QI, V8HI_FTYPE_V4SI_V8HI_QI,\n+\tV8HI_FTYPE_V8SI_V8HI_QI, V16QI_FTYPE_V2DI_V16QI_QI,\n+\tV16QI_FTYPE_V4DI_V16QI_QI, V8HI_FTYPE_V2DI_V8HI_QI,\n+\tV8HI_FTYPE_V4DI_V8HI_QI, V4SI_FTYPE_V2DI_V4SI_QI,\n+\tV4SI_FTYPE_V4DI_V4SI_QI, V32QI_FTYPE_V32HI_V32QI_SI,\n+\tHI_FTYPE_V16QI_V16QI_HI, SI_FTYPE_V32QI_V32QI_SI,\n+\tDI_FTYPE_V64QI_V64QI_DI, QI_FTYPE_V8HI_V8HI_QI,\n+\tHI_FTYPE_V16HI_V16HI_HI, SI_FTYPE_V32HI_V32HI_SI,\n+\tQI_FTYPE_V4SI_V4SI_QI, QI_FTYPE_V8SI_V8SI_QI,\n+\tQI_FTYPE_V2DI_V2DI_QI, QI_FTYPE_V4DI_V4DI_QI,\n+\tV4SF_FTYPE_V2DF_V4SF_QI, V4SF_FTYPE_V4DF_V4SF_QI,\n+\tV2DI_FTYPE_V4SI_V2DI_QI, V2DI_FTYPE_V8HI_V2DI_QI,\n+\tV2DI_FTYPE_V16QI_V2DI_QI, V4DI_FTYPE_V4DI_V4DI_QI,\n+\tV4DI_FTYPE_V4SI_V4DI_QI, V4DI_FTYPE_V8HI_V4DI_QI,\n+\tV4DI_FTYPE_V16QI_V4DI_QI, V8DI_FTYPE_V8DF_V8DI_QI,\n+\tV4DI_FTYPE_V4DF_V4DI_QI, V2DI_FTYPE_V2DF_V2DI_QI,\n+\tV4SI_FTYPE_V4DF_V4SI_QI, V4SI_FTYPE_V2DF_V4SI_QI,\n+\tV4SI_FTYPE_V8HI_V4SI_QI, V4SI_FTYPE_V16QI_V4SI_QI,\n+\tV8SI_FTYPE_V8SI_V8SI_V8SI, V8SF_FTYPE_V8SF_V8SF_QI,\n+\tV8SF_FTYPE_V8SI_V8SF_QI, V4DF_FTYPE_V4DF_V4DF_QI,\n+\tV4SF_FTYPE_V4SF_V4SF_QI, V2DF_FTYPE_V2DF_V2DF_QI,\n+\tV2DF_FTYPE_V4SF_V2DF_QI, V2DF_FTYPE_V4SI_V2DF_QI,\n+\tV4SF_FTYPE_V4SI_V4SF_QI, V4DF_FTYPE_V4SF_V4DF_QI,\n+\tV4DF_FTYPE_V4SI_V4DF_QI, V8SI_FTYPE_V8SI_V8SI_QI,\n+\tV8SI_FTYPE_V8HI_V8SI_QI, V8SI_FTYPE_V16QI_V8SI_QI,\n+\tV16SF_FTYPE_V8SF_V16SF_HI, V16SI_FTYPE_V8SI_V16SI_HI,\n+\tV16HI_FTYPE_V16HI_V16HI_HI, V8HI_FTYPE_V16QI_V8HI_QI,\n+\tV16HI_FTYPE_V16QI_V16HI_HI, V32HI_FTYPE_V32HI_V32HI_SI,\n+\tV32HI_FTYPE_V32QI_V32HI_SI, V8DI_FTYPE_V8DI_V8DI_INT_CONVERT,\n+\tV8DI_FTYPE_V8DI_V8DI_INT_V8DI_DI_CONVERT, QI_FTYPE_V8DF_INT_QI,\n+\tQI_FTYPE_V4DF_INT_QI, QI_FTYPE_V2DF_INT_QI,\n+\tHI_FTYPE_V16SF_INT_HI, QI_FTYPE_V8SF_INT_QI,\n+\tQI_FTYPE_V4SF_INT_QI, V4DI_FTYPE_V4DI_V4DI_INT_V4DI_SI_CONVERT,\n+\tV2DI_FTYPE_V2DI_V2DI_INT_V2DI_HI_CONVERT, V32QI_FTYPE_V32QI_V32QI_V32QI_SI,\n+\tV32HI_FTYPE_V32HI_V32HI_V32HI_SI, V32HI_FTYPE_V64QI_V64QI_V32HI_SI,\n+\tV16SI_FTYPE_V32HI_V32HI_V16SI_HI, V64QI_FTYPE_V64QI_V64QI_V64QI_DI,\n+\tV32HI_FTYPE_V32HI_V8HI_V32HI_SI, V16HI_FTYPE_V16HI_V8HI_V16HI_HI,\n+\tV8SI_FTYPE_V8SI_V4SI_V8SI_QI, V4DI_FTYPE_V4DI_V2DI_V4DI_QI,\n+\tV64QI_FTYPE_V32HI_V32HI_V64QI_DI, V32QI_FTYPE_V16HI_V16HI_V32QI_SI,\n+\tV16QI_FTYPE_V8HI_V8HI_V16QI_HI, V32HI_FTYPE_V16SI_V16SI_V32HI_SI,\n+\tV16HI_FTYPE_V8SI_V8SI_V16HI_HI, V8HI_FTYPE_V4SI_V4SI_V8HI_QI,\n+\tV4DF_FTYPE_V4DF_V4DI_V4DF_QI, V8SF_FTYPE_V8SF_V8SI_V8SF_QI,\n+\tV4SF_FTYPE_V4SF_V4SI_V4SF_QI, V2DF_FTYPE_V2DF_V2DI_V2DF_QI,\n+\tV2DI_FTYPE_V4SI_V4SI_V2DI_QI, V4DI_FTYPE_V8SI_V8SI_V4DI_QI,\n+\tV4DF_FTYPE_V4DI_V4DF_V4DF_QI, V8SF_FTYPE_V8SI_V8SF_V8SF_QI,\n+\tV2DF_FTYPE_V2DI_V2DF_V2DF_QI, V4SF_FTYPE_V4SI_V4SF_V4SF_QI,\n+\tV8HI_FTYPE_V8HI_V8HI_V8HI_QI, V8SI_FTYPE_V8SI_V8SI_V8SI_QI,\n+\tV4SI_FTYPE_V4SI_V4SI_V4SI_QI, V8SF_FTYPE_V8SF_V8SF_V8SF_QI,\n+\tV16QI_FTYPE_V16QI_V16QI_V16QI_HI, V16HI_FTYPE_V16HI_V16HI_V16HI_HI,\n+\tV2DI_FTYPE_V2DI_V2DI_V2DI_QI, V4DI_FTYPE_V4DI_V4DI_V4DI_QI,\n+\tV4DF_FTYPE_V4DF_V4DF_V4DF_QI, V8HI_FTYPE_V16QI_V16QI_V8HI_QI,\n+\tV16HI_FTYPE_V32QI_V32QI_V16HI_HI, V8SI_FTYPE_V16HI_V16HI_V8SI_QI,\n+\tV4SI_FTYPE_V8HI_V8HI_V4SI_QI, QI_FTYPE_V4DI_V4DI_INT_QI,\n+\tQI_FTYPE_V8SI_V8SI_INT_QI, QI_FTYPE_V4DF_V4DF_INT_QI,\n+\tQI_FTYPE_V8SF_V8SF_INT_QI, QI_FTYPE_V2DI_V2DI_INT_QI,\n+\tQI_FTYPE_V4SI_V4SI_INT_QI, DI_FTYPE_V64QI_V64QI_INT_DI,\n+\tSI_FTYPE_V32QI_V32QI_INT_SI, HI_FTYPE_V16QI_V16QI_INT_HI,\n+\tSI_FTYPE_V32HI_V32HI_INT_SI, HI_FTYPE_V16HI_V16HI_INT_HI,\n+\tQI_FTYPE_V8HI_V8HI_INT_QI, V8SF_FTYPE_V8SF_INT_V8SF_QI,\n+\tV4SF_FTYPE_V4SF_INT_V4SF_QI, V2DF_FTYPE_V4DF_INT_V2DF_QI,\n+\tV2DI_FTYPE_V4DI_INT_V2DI_QI, V8SF_FTYPE_V16SF_INT_V8SF_QI,\n+\tV8SI_FTYPE_V16SI_INT_V8SI_QI, V2DF_FTYPE_V8DF_INT_V2DF_QI,\n+\tV2DI_FTYPE_V8DI_INT_V2DI_QI, V4SF_FTYPE_V8SF_INT_V4SF_QI,\n+\tV4SI_FTYPE_V8SI_INT_V4SI_QI, V8HI_FTYPE_V8SF_INT_V8HI_QI,\n+\tV8HI_FTYPE_V4SF_INT_V8HI_QI, V32HI_FTYPE_V32HI_INT_V32HI_SI,\n+\tV16HI_FTYPE_V16HI_INT_V16HI_HI, V8HI_FTYPE_V8HI_INT_V8HI_QI,\n+\tV4DI_FTYPE_V4DI_INT_V4DI_QI, V2DI_FTYPE_V2DI_INT_V2DI_QI,\n+\tV8SI_FTYPE_V8SI_INT_V8SI_QI, V4SI_FTYPE_V4SI_INT_V4SI_QI,\n+\tV4DF_FTYPE_V4DF_INT_V4DF_QI, V2DF_FTYPE_V2DF_INT_V2DF_QI,\n+\tV4DF_FTYPE_V4DF_V4DF_INT_V4DF_QI, V8SF_FTYPE_V8SF_V8SF_INT_V8SF_QI,\n+\tV8DF_FTYPE_V8DF_V2DF_INT_V8DF_QI, V8DI_FTYPE_V8DI_V2DI_INT_V8DI_QI,\n+\tV8SI_FTYPE_V8SI_V8SI_INT_V8SI_QI, V4DI_FTYPE_V4DI_V4DI_INT_V4DI_QI,\n+\tV4SI_FTYPE_V4SI_V4SI_INT_V4SI_QI, V2DI_FTYPE_V2DI_V2DI_INT_V2DI_QI,\n+\tV32HI_FTYPE_V64QI_V64QI_INT_V32HI_SI, V16HI_FTYPE_V32QI_V32QI_INT_V16HI_HI,\n+\tV8HI_FTYPE_V16QI_V16QI_INT_V8HI_QI, V16SF_FTYPE_V16SF_V8SF_INT_V16SF_HI,\n+\tV16SI_FTYPE_V16SI_V8SI_INT_V16SI_HI, V8SF_FTYPE_V8SF_V4SF_INT_V8SF_QI,\n+\tV8SI_FTYPE_V8SI_V4SI_INT_V8SI_QI, V4DI_FTYPE_V4DI_V2DI_INT_V4DI_QI,\n+\tV4DF_FTYPE_V4DF_V2DF_INT_V4DF_QI, V8SF_FTYPE_V8SF_V8SF_V8SI_INT_QI,\n+\tV8SI_FTYPE_V8SI_V8SI_V8SI_INT_QI, V4DF_FTYPE_V4DF_V4DF_V4DI_INT_QI,\n+\tV4DI_FTYPE_V4DI_V4DI_V4DI_INT_QI, V4SI_FTYPE_V4SI_V4SI_V4SI_INT_QI,\n+\tV2DI_FTYPE_V2DI_V2DI_V2DI_INT_QI, V8DI_FTYPE_V8DF_V8DI_QI_INT,\n+\tV8SF_FTYPE_V8DI_V8SF_QI_INT, V8DF_FTYPE_V8DI_V8DF_QI_INT,\n+\tV8DI_FTYPE_V8SF_V8DI_QI_INT, V16SF_FTYPE_V16SF_V16SF_INT_V16SF_HI_INT,\n+\tV8DF_FTYPE_V8DF_V8DF_INT_V8DF_QI_INT, VOID_FTYPE_PV4DI_V4DI_QI,\n+\tVOID_FTYPE_PV2DI_V2DI_QI, VOID_FTYPE_PV8SI_V8SI_QI,\n+\tVOID_FTYPE_PV4SI_V4SI_QI, VOID_FTYPE_PV4SI_V4DI_QI,\n+\tVOID_FTYPE_PV4SI_V2DI_QI, VOID_FTYPE_PV8HI_V4DI_QI,\n+\tVOID_FTYPE_PV8HI_V2DI_QI, VOID_FTYPE_PV8HI_V8SI_QI,\n+\tVOID_FTYPE_PV8HI_V4SI_QI, VOID_FTYPE_PV16QI_V4DI_QI,\n+\tVOID_FTYPE_PV16QI_V2DI_QI, VOID_FTYPE_PV16QI_V8SI_QI,\n+\tVOID_FTYPE_PV16QI_V4SI_QI, VOID_FTYPE_PV8HI_V8HI_QI,\n+\tVOID_FTYPE_PV16HI_V16HI_HI, VOID_FTYPE_PV32HI_V32HI_SI,\n+\tVOID_FTYPE_PV16QI_V16QI_HI, VOID_FTYPE_PV32QI_V32QI_SI,\n+\tVOID_FTYPE_PV64QI_V64QI_DI, VOID_FTYPE_PV4DF_V4DF_QI,\n+\tVOID_FTYPE_PV2DF_V2DF_QI, VOID_FTYPE_PV8SF_V8SF_QI,\n+\tVOID_FTYPE_PV4SF_V4SF_QI, V4SF_FTYPE_PCV4SF_V4SF_QI,\n+\tV8SF_FTYPE_PCV8SF_V8SF_QI, V4SI_FTYPE_PCV4SI_V4SI_QI,\n+\tV8SI_FTYPE_PCV8SI_V8SI_QI, V2DF_FTYPE_PCV2DF_V2DF_QI,\n+\tV4DF_FTYPE_PCV4DF_V4DF_QI, V2DI_FTYPE_PCV2DI_V2DI_QI,\n+\tV4DI_FTYPE_PCV4DI_V4DI_QI, V8HI_FTYPE_PCV8HI_V8HI_QI,\n+\tV16HI_FTYPE_PCV16HI_V16HI_HI, V32HI_FTYPE_PCV32HI_V32HI_SI,\n+\tV16QI_FTYPE_PCV16QI_V16QI_HI, V32QI_FTYPE_PCV32QI_V32QI_SI,\n+\tV64QI_FTYPE_PCV64QI_V64QI_DI, do not handle V8USI_FTYPE_V8USI.\n+\n 2014-10-28  Jakub Jelinek  <jakub@redhat.com>\n \n \t* tree-ssa-math-opts.c (find_bswap_or_nop_1): Use uint64_t"}, {"sha": "8315c5e5f065ea8136bb27bfd0b52f765405b387", "filename": "gcc/config/i386/i386-builtin-types.def", "status": "modified", "additions": 442, "deletions": 10, "changes": 452, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e83507ebdc0179775192aa9e15ff194184fe0d50/gcc%2Fconfig%2Fi386%2Fi386-builtin-types.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e83507ebdc0179775192aa9e15ff194184fe0d50/gcc%2Fconfig%2Fi386%2Fi386-builtin-types.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386-builtin-types.def?ref=e83507ebdc0179775192aa9e15ff194184fe0d50", "patch": "@@ -56,6 +56,7 @@ DEF_PRIMITIVE_TYPE (UHI, unsigned_intHI_type_node)\n DEF_PRIMITIVE_TYPE (USI, unsigned_intSI_type_node)\n DEF_PRIMITIVE_TYPE (UDI, long_long_unsigned_type_node)\n # ??? Some of the types below should use the mode types above.\n+DEF_PRIMITIVE_TYPE (SHORT, short_integer_type_node)\n DEF_PRIMITIVE_TYPE (USHORT, short_unsigned_type_node)\n DEF_PRIMITIVE_TYPE (INT, integer_type_node)\n DEF_PRIMITIVE_TYPE (UINT, unsigned_type_node)\n@@ -107,7 +108,14 @@ DEF_VECTOR_TYPE (V16SF, FLOAT)\n DEF_VECTOR_TYPE (V8DF, DOUBLE)\n DEF_VECTOR_TYPE (V8DI, DI)\n DEF_VECTOR_TYPE (V16SI, SI)\n+DEF_VECTOR_TYPE (V32HI, HI)\n DEF_VECTOR_TYPE (V64QI, QI)\n+DEF_VECTOR_TYPE (V12QI, QI)\n+DEF_VECTOR_TYPE (V14QI, QI)\n+DEF_VECTOR_TYPE (V32SI, SI)\n+DEF_VECTOR_TYPE (V8UDI, UDI, V8DI)\n+DEF_VECTOR_TYPE (V16USI, USI, V16SI)\n+DEF_VECTOR_TYPE (V32UHI, UHI, V32HI)\n \n DEF_POINTER_TYPE (PCCHAR, CHAR, CONST)\n DEF_POINTER_TYPE (PCDOUBLE, DOUBLE, CONST)\n@@ -119,6 +127,7 @@ DEF_POINTER_TYPE (PCVOID, VOID, CONST)\n DEF_POINTER_TYPE (PVOID, VOID)\n DEF_POINTER_TYPE (PDOUBLE, DOUBLE)\n DEF_POINTER_TYPE (PFLOAT, FLOAT)\n+DEF_POINTER_TYPE (PSHORT, SHORT)\n DEF_POINTER_TYPE (PUSHORT, USHORT)\n DEF_POINTER_TYPE (PINT, INT)\n DEF_POINTER_TYPE (PLONGLONG, LONGLONG)\n@@ -142,6 +151,9 @@ DEF_POINTER_TYPE (PV16QI, V16QI)\n DEF_POINTER_TYPE (PV16HI, V16HI)\n DEF_POINTER_TYPE (PV16SI, V16SI)\n DEF_POINTER_TYPE (PV16SF, V16SF)\n+DEF_POINTER_TYPE (PV32QI, V32QI)\n+DEF_POINTER_TYPE (PV32HI, V32HI)\n+DEF_POINTER_TYPE (PV64QI, V64QI)\n \n DEF_POINTER_TYPE (PCV2SI, V2SI, CONST)\n DEF_POINTER_TYPE (PCV2DF, V2DF, CONST)\n@@ -155,9 +167,15 @@ DEF_POINTER_TYPE (PCV16SF, V16SF, CONST)\n DEF_POINTER_TYPE (PCV2DI, V2DI, CONST)\n DEF_POINTER_TYPE (PCV4SI, V4SI, CONST)\n DEF_POINTER_TYPE (PCV4DI, V4DI, CONST)\n+DEF_POINTER_TYPE (PCV8HI, V8HI, CONST)\n DEF_POINTER_TYPE (PCV8SI, V8SI, CONST)\n DEF_POINTER_TYPE (PCV8DI, V8DI, CONST)\n+DEF_POINTER_TYPE (PCV16QI, V16QI, CONST)\n+DEF_POINTER_TYPE (PCV16HI, V16HI, CONST)\n DEF_POINTER_TYPE (PCV16SI, V16SI, CONST)\n+DEF_POINTER_TYPE (PCV32QI, V32QI, CONST)\n+DEF_POINTER_TYPE (PCV32HI, V32HI, CONST)\n+DEF_POINTER_TYPE (PCV64QI, V64QI, CONST)\n \n DEF_FUNCTION_TYPE (FLOAT128)\n DEF_FUNCTION_TYPE (UINT64)\n@@ -217,12 +235,15 @@ DEF_FUNCTION_TYPE (V8DF, V8DF)\n DEF_FUNCTION_TYPE (V4HI, V4HI)\n DEF_FUNCTION_TYPE (V4SF, PCFLOAT)\n DEF_FUNCTION_TYPE (V4SF, V2DF)\n+DEF_FUNCTION_TYPE (V4SF, V2DF, V4SF, QI)\n DEF_FUNCTION_TYPE (V4SF, V4DF)\n+DEF_FUNCTION_TYPE (V4SF, V4DF, V4SF, QI)\n DEF_FUNCTION_TYPE (V4SF, V4SF)\n DEF_FUNCTION_TYPE (V4SF, PCV4SF)\n DEF_FUNCTION_TYPE (V4SF, V4SI)\n DEF_FUNCTION_TYPE (V4SF, V8SF)\n DEF_FUNCTION_TYPE (V4SF, V8HI)\n+DEF_FUNCTION_TYPE (V4SF, V8HI, V4SF, QI)\n DEF_FUNCTION_TYPE (V4SI, V16QI)\n DEF_FUNCTION_TYPE (V4SI, V2DF)\n DEF_FUNCTION_TYPE (V4SI, V4DF)\n@@ -241,6 +262,7 @@ DEF_FUNCTION_TYPE (V8SF, V4SF)\n DEF_FUNCTION_TYPE (V8SF, V8SF)\n DEF_FUNCTION_TYPE (V8SF, V8SI)\n DEF_FUNCTION_TYPE (V8SF, V8HI)\n+DEF_FUNCTION_TYPE (V8SF, V8HI, V8SF, QI)\n DEF_FUNCTION_TYPE (V16SF, V16SF)\n DEF_FUNCTION_TYPE (V8SI, V8DI)\n DEF_FUNCTION_TYPE (V8SI, V4SI)\n@@ -251,6 +273,9 @@ DEF_FUNCTION_TYPE (V32QI, V32QI)\n DEF_FUNCTION_TYPE (V32QI, V16QI)\n DEF_FUNCTION_TYPE (V16HI, V16SI)\n DEF_FUNCTION_TYPE (V16HI, V16HI)\n+DEF_FUNCTION_TYPE (V16SF, V16HI)\n+DEF_FUNCTION_TYPE (V16SF, V16HI, V16SF, HI)\n+DEF_FUNCTION_TYPE (V16SF, V16SI)\n DEF_FUNCTION_TYPE (V16HI, V8HI)\n DEF_FUNCTION_TYPE (V8SI, V8SI)\n DEF_FUNCTION_TYPE (VOID, PCVOID)\n@@ -266,8 +291,10 @@ DEF_FUNCTION_TYPE (V4DI, V16QI)\n DEF_FUNCTION_TYPE (V8SI, V8HI)\n DEF_FUNCTION_TYPE (V4DI, V8HI)\n DEF_FUNCTION_TYPE (V4DI, V4SI)\n+DEF_FUNCTION_TYPE (V4DI, V4DI)\n DEF_FUNCTION_TYPE (V4DI, PV4DI)\n DEF_FUNCTION_TYPE (V4DI, V2DI)\n+DEF_FUNCTION_TYPE (V16SI, V16SF)\n DEF_FUNCTION_TYPE (V16SF, FLOAT)\n DEF_FUNCTION_TYPE (V16SI, INT)\n DEF_FUNCTION_TYPE (V8DF, DOUBLE)\n@@ -290,10 +317,38 @@ DEF_FUNCTION_TYPE (V8DI, V8DI)\n DEF_FUNCTION_TYPE (V8DI, V8DI, V8DI, QI)\n DEF_FUNCTION_TYPE (V16SI, PV4SI)\n DEF_FUNCTION_TYPE (V16SF, PV4SF)\n+DEF_FUNCTION_TYPE (V8DI, PV2DI)\n+DEF_FUNCTION_TYPE (V8DF, PV2DF)\n+DEF_FUNCTION_TYPE (V4DI, PV2DI)\n+DEF_FUNCTION_TYPE (V4DF, PV2DF)\n+DEF_FUNCTION_TYPE (V16SI, PV2SI)\n+DEF_FUNCTION_TYPE (V16SF, PV2SF)\n DEF_FUNCTION_TYPE (V8DI, PV4DI)\n DEF_FUNCTION_TYPE (V8DF, PV4DF)\n+DEF_FUNCTION_TYPE (V8SF, FLOAT)\n+DEF_FUNCTION_TYPE (V4SF, FLOAT)\n+DEF_FUNCTION_TYPE (V4DF, DOUBLE)\n+DEF_FUNCTION_TYPE (V8SF, PV4SF)\n+DEF_FUNCTION_TYPE (V8SI, PV4SI)\n+DEF_FUNCTION_TYPE (V4SI, PV2SI)\n+DEF_FUNCTION_TYPE (V8SF, PV2SF)\n+DEF_FUNCTION_TYPE (V8SI, PV2SI)\n+DEF_FUNCTION_TYPE (V16SF, PV8SF)\n+DEF_FUNCTION_TYPE (V16SI, PV8SI)\n+DEF_FUNCTION_TYPE (V8DI, V8SF)\n+DEF_FUNCTION_TYPE (V4DI, V4SF)\n+DEF_FUNCTION_TYPE (V2DI, V4SF)\n+DEF_FUNCTION_TYPE (V64QI, QI)\n+DEF_FUNCTION_TYPE (V32HI, HI)\n DEF_FUNCTION_TYPE (V8UHI, V8UHI)\n+DEF_FUNCTION_TYPE (V16UHI, V16UHI)\n+DEF_FUNCTION_TYPE (V32UHI, V32UHI)\n+DEF_FUNCTION_TYPE (V2UDI, V2UDI)\n+DEF_FUNCTION_TYPE (V4UDI, V4UDI)\n+DEF_FUNCTION_TYPE (V8UDI, V8UDI)\n+DEF_FUNCTION_TYPE (V4USI, V4USI)\n DEF_FUNCTION_TYPE (V8USI, V8USI)\n+DEF_FUNCTION_TYPE (V16USI, V16USI)\n DEF_FUNCTION_TYPE (V8DI, PV8DI)\n \n DEF_FUNCTION_TYPE (DI, V2DI, INT)\n@@ -336,9 +391,13 @@ DEF_FUNCTION_TYPE (V2DF, V2DF, V2DF)\n DEF_FUNCTION_TYPE (V2DF, V2DF, V2DI)\n DEF_FUNCTION_TYPE (V2DF, V2DF, V4SF)\n DEF_FUNCTION_TYPE (V2DF, V4DF, INT)\n+DEF_FUNCTION_TYPE (V2DF, V4DF, INT, V2DF, QI)\n+DEF_FUNCTION_TYPE (V2DF, V8DF, INT)\n+DEF_FUNCTION_TYPE (V2DF, V8DF, INT, V2DF, QI)\n DEF_FUNCTION_TYPE (V2DI, V16QI, V16QI)\n DEF_FUNCTION_TYPE (V2DI, V2DF, V2DF)\n DEF_FUNCTION_TYPE (V2DI, V2DI, INT)\n+DEF_FUNCTION_TYPE (V2DI, V2DI, INT, V2DI, QI)\n DEF_FUNCTION_TYPE (V2DI, V2DI, SI)\n DEF_FUNCTION_TYPE (V2DI, V2DI, V16QI)\n DEF_FUNCTION_TYPE (V2DI, V2DI, V2DI)\n@@ -353,6 +412,7 @@ DEF_FUNCTION_TYPE (V2SI, V2SI, V2SI)\n DEF_FUNCTION_TYPE (V2SI, V4HI, V4HI)\n DEF_FUNCTION_TYPE (V4DF, PCV4DF, V4DI)\n DEF_FUNCTION_TYPE (V4DF, V4DF, INT)\n+DEF_FUNCTION_TYPE (V8DF, V8DF, INT)\n DEF_FUNCTION_TYPE (V4DF, V8DF, INT)\n DEF_FUNCTION_TYPE (V4DF, V8DF, INT, V4DF, QI)\n DEF_FUNCTION_TYPE (V4DF, V4DF, V4DF)\n@@ -377,25 +437,36 @@ DEF_FUNCTION_TYPE (V4SF, V4SF, V2SI)\n DEF_FUNCTION_TYPE (V4SF, V4SF, V4SF)\n DEF_FUNCTION_TYPE (V4SF, V4SF, V4SI)\n DEF_FUNCTION_TYPE (V4SF, V8SF, INT)\n+DEF_FUNCTION_TYPE (V4SF, V8SF, INT, V4SF, QI)\n DEF_FUNCTION_TYPE (V4SI, V2DF, V2DF)\n+DEF_FUNCTION_TYPE (V4SI, V2DF, V4SI, QI)\n DEF_FUNCTION_TYPE (V4SI, V4SF, V4SF)\n DEF_FUNCTION_TYPE (V4SI, V4SI, INT)\n+DEF_FUNCTION_TYPE (V4SI, V4SI, INT, V4SI, QI)\n DEF_FUNCTION_TYPE (V4SI, V4SI, SI)\n DEF_FUNCTION_TYPE (V4SI, V4SI, V4SI)\n DEF_FUNCTION_TYPE (V4SI, V8HI, V8HI)\n+DEF_FUNCTION_TYPE (V4SI, V8HI, V8HI, V4SI, QI)\n DEF_FUNCTION_TYPE (V4SI, V8SI, INT)\n+DEF_FUNCTION_TYPE (V4SI, V8SI, INT, V4SI, QI)\n DEF_FUNCTION_TYPE (V4SI, PCV4SI, V4SI)\n DEF_FUNCTION_TYPE (V8HI, V16QI, V16QI)\n+DEF_FUNCTION_TYPE (V8HI, V16QI, V16QI, V8HI, QI)\n DEF_FUNCTION_TYPE (V8HI, V4SI, V4SI)\n DEF_FUNCTION_TYPE (V8HI, V8HI, INT)\n+DEF_FUNCTION_TYPE (V8DI, V8DI, INT)\n DEF_FUNCTION_TYPE (V8HI, V8HI, SI)\n DEF_FUNCTION_TYPE (V8HI, V8HI, V8HI)\n DEF_FUNCTION_TYPE (V8HI, V8SF, INT)\n+DEF_FUNCTION_TYPE (V8HI, V8SF, INT, V8HI, QI)\n DEF_FUNCTION_TYPE (V8HI, V4SF, INT)\n+DEF_FUNCTION_TYPE (V8HI, V4SF, INT, V8HI, QI)\n DEF_FUNCTION_TYPE (V8QI, V4HI, V4HI)\n DEF_FUNCTION_TYPE (V8QI, V8QI, V8QI)\n DEF_FUNCTION_TYPE (V8SF, PCV8SF, V8SI)\n DEF_FUNCTION_TYPE (V8SF, V8SF, INT)\n+DEF_FUNCTION_TYPE (V8SF, V16SF, INT)\n+DEF_FUNCTION_TYPE (V8SF, V16SF, INT, V8SF, QI)\n DEF_FUNCTION_TYPE (V16SF, V16SF, INT)\n DEF_FUNCTION_TYPE (V4SF, V16SF, INT)\n DEF_FUNCTION_TYPE (V4SF, V16SF, INT, V4SF, QI)\n@@ -404,29 +475,46 @@ DEF_FUNCTION_TYPE (V16SF, V16SF, V16SF)\n DEF_FUNCTION_TYPE (V8SF, V8SF, V8SI)\n DEF_FUNCTION_TYPE (V16SF, V16SF, V16SI)\n DEF_FUNCTION_TYPE (V32QI, V16HI, V16HI)\n+DEF_FUNCTION_TYPE (V64QI, V32HI, V32HI)\n DEF_FUNCTION_TYPE (V16HI, V8SI, V8SI)\n+DEF_FUNCTION_TYPE (V32HI, V16SI, V16SI)\n+DEF_FUNCTION_TYPE (V8DF, V8DF, V2DF, INT)\n+DEF_FUNCTION_TYPE (V8DF, V8DF, V2DF, INT, V8DF, QI)\n DEF_FUNCTION_TYPE (V8DF, V8DF, V4DF, INT, V8DF, QI)\n+DEF_FUNCTION_TYPE (V8DF, V8DF, V8DF, INT)\n DEF_FUNCTION_TYPE (V8DF, V8DF, V8DF, INT, V8DF, QI)\n+DEF_FUNCTION_TYPE (V8DF, V8DF, V8DF, INT, V8DF, QI, INT)\n DEF_FUNCTION_TYPE (V8DF, V8DF, INT, V8DF, QI)\n+DEF_FUNCTION_TYPE (V8DF, V8DF, V8DF, V8DI, INT)\n+DEF_FUNCTION_TYPE (V8DF, V8DF, V8DF, V8DI, INT, QI)\n+DEF_FUNCTION_TYPE (V4DF, V4DF, V4DF, V4DI, INT, QI)\n+DEF_FUNCTION_TYPE (V2DF, V2DF, V2DF, V2DI, INT, QI)\n DEF_FUNCTION_TYPE (V8DF, V8DF, V8DF, V8DI, INT, QI, INT)\n DEF_FUNCTION_TYPE (V8DF, V8DF, V8DF)\n DEF_FUNCTION_TYPE (V16SF, V16SF, V16SF, INT)\n DEF_FUNCTION_TYPE (V16SF, V16SF, V16SF, INT, V16SF, HI)\n+DEF_FUNCTION_TYPE (V16SF, V16SF, V16SF, INT, V16SF, HI, INT)\n DEF_FUNCTION_TYPE (V16SF, V16SF, INT, V16SF, HI)\n DEF_FUNCTION_TYPE (V16SI, V16SI, V4SI, INT, V16SI, HI)\n DEF_FUNCTION_TYPE (V16SF, V16SF, V16SF, V16SI, INT)\n DEF_FUNCTION_TYPE (V16SF, V16SF, V16SF, V16SI, INT, HI)\n DEF_FUNCTION_TYPE (V16SF, V16SF, V16SF, V16SI, INT, HI, INT)\n+DEF_FUNCTION_TYPE (V8SF, V8SF, V8SF, V8SI, INT, QI)\n DEF_FUNCTION_TYPE (V4SF, V4SF, V4SF, V4SI, INT, QI)\n DEF_FUNCTION_TYPE (V4SF, V4SF, V4SF, V4SI, INT, QI, INT)\n-DEF_FUNCTION_TYPE (V2DF, V2DF, V2DF, V2DI, INT, QI)\n DEF_FUNCTION_TYPE (V2DF, V2DF, V2DF, V2DI, INT, QI, INT)\n DEF_FUNCTION_TYPE (V16SF, V16SF, V4SF, INT)\n DEF_FUNCTION_TYPE (V16SF, V16SF, V4SF, INT, V16SF, HI)\n+DEF_FUNCTION_TYPE (V16SF, V16SF, V8SF, INT, V16SF, HI)\n DEF_FUNCTION_TYPE (V32QI, V32QI, V32QI)\n DEF_FUNCTION_TYPE (V16HI, V32QI, V32QI)\n+DEF_FUNCTION_TYPE (V32HI, V64QI, V64QI)\n+DEF_FUNCTION_TYPE (V16HI, V32QI, V32QI, V16HI, HI)\n+DEF_FUNCTION_TYPE (V32HI, V64QI, V64QI, V32HI, SI)\n DEF_FUNCTION_TYPE (V16HI, V16HI, V8HI)\n DEF_FUNCTION_TYPE (V16HI, V16HI, V16HI)\n+DEF_FUNCTION_TYPE (V32HI, V32HI, V32HI)\n+DEF_FUNCTION_TYPE (V32HI, V32HI, INT)\n DEF_FUNCTION_TYPE (V16HI, V16HI, INT)\n DEF_FUNCTION_TYPE (V16HI, V16SF, INT)\n DEF_FUNCTION_TYPE (V16HI, V16SF, INT, V16HI, HI)\n@@ -438,13 +526,20 @@ DEF_FUNCTION_TYPE (V8SI, V4DF, V4DF)\n DEF_FUNCTION_TYPE (V8SI, V8SI, V4SI)\n DEF_FUNCTION_TYPE (V16SI, V16SI, V4SI)\n DEF_FUNCTION_TYPE (V16SI, V16SI, V4SI, INT)\n+DEF_FUNCTION_TYPE (V16SI, V16SI, V8SI, INT, V16SI, HI)\n DEF_FUNCTION_TYPE (V4SI, V16SI, INT)\n DEF_FUNCTION_TYPE (V4SI, V16SI, INT, V4SI, QI)\n DEF_FUNCTION_TYPE (V8SI, V8SI, V8SI)\n DEF_FUNCTION_TYPE (V16SI, V16SI, V16SI)\n DEF_FUNCTION_TYPE (V16SI, V16SI, V16SI, INT, V16SI, HI)\n DEF_FUNCTION_TYPE (V8SI, V16HI, V16HI)\n+DEF_FUNCTION_TYPE (V16SI, V32HI, V32HI)\n+DEF_FUNCTION_TYPE (V8SI, V16HI, V16HI, V8SI, QI)\n+DEF_FUNCTION_TYPE (V16SI, V32HI, V32HI, V16SI, HI)\n DEF_FUNCTION_TYPE (V8SI, V8SI, INT)\n+DEF_FUNCTION_TYPE (V8SI, V8SI, INT, V8SI, QI)\n+DEF_FUNCTION_TYPE (V8SI, V16SI, INT)\n+DEF_FUNCTION_TYPE (V8SI, V16SI, INT, V8SI, QI)\n DEF_FUNCTION_TYPE (V8SI, V8SI, SI)\n DEF_FUNCTION_TYPE (V16SI, V16SI, SI)\n DEF_FUNCTION_TYPE (V16SI, V16SI, INT)\n@@ -455,9 +550,17 @@ DEF_FUNCTION_TYPE (V4DI, V4DI, V4DI)\n DEF_FUNCTION_TYPE (V8DI, V8DI, V8DI)\n DEF_FUNCTION_TYPE (V16SI, V8DF, V8DF)\n DEF_FUNCTION_TYPE (V8DI, V8DI, V8DI, INT, V8DI, QI)\n+DEF_FUNCTION_TYPE (V8DI, V8DI, V8DI, INT, V8DI, DI)\n+DEF_FUNCTION_TYPE (V4DI, V4DI, V4DI, INT, V4DI, SI)\n+DEF_FUNCTION_TYPE (V2DI, V2DI, V2DI, INT, V2DI, HI)\n+DEF_FUNCTION_TYPE (V8DI, V8DI, V4DI, INT)\n+DEF_FUNCTION_TYPE (V8DI, V8DI, V2DI, INT)\n+DEF_FUNCTION_TYPE (V8DI, V8DI, V2DI, INT, V8DI, QI)\n DEF_FUNCTION_TYPE (V8DI, V8DI, V4DI, INT, V8DI, QI)\n DEF_FUNCTION_TYPE (V4DI, V8SI, V8SI)\n DEF_FUNCTION_TYPE (V4UDI, V8USI, V8USI)\n+DEF_FUNCTION_TYPE (V8DI, V16SI, V16SI)\n+DEF_FUNCTION_TYPE (V8DI, V64QI, V64QI)\n DEF_FUNCTION_TYPE (V4DI, V4DI, V2DI)\n DEF_FUNCTION_TYPE (V8DI, V8DI, V2DI)\n DEF_FUNCTION_TYPE (V4DI, PCV4DI, V4DI)\n@@ -466,8 +569,12 @@ DEF_FUNCTION_TYPE (V4DI, V8DI, INT, V4DI, QI)\n DEF_FUNCTION_TYPE (V8DI, V8DI, V2DI, V8DI, QI)\n DEF_FUNCTION_TYPE (V8DI, V8DI, INT, V8DI, QI)\n DEF_FUNCTION_TYPE (V4DI, V4DI, INT)\n+DEF_FUNCTION_TYPE (V4DI, V4DI, INT, V4DI, QI)\n DEF_FUNCTION_TYPE (V2DI, V4DI, INT)\n DEF_FUNCTION_TYPE (VOID, PVOID, INT64)\n+DEF_FUNCTION_TYPE (V2DI, V4DI, INT, V2DI, QI)\n+DEF_FUNCTION_TYPE (V2DI, V8DI, INT)\n+DEF_FUNCTION_TYPE (V2DI, V8DI, INT, V2DI, QI)\n DEF_FUNCTION_TYPE (VOID, PCHAR, V16QI)\n DEF_FUNCTION_TYPE (VOID, PCHAR, V32QI)\n DEF_FUNCTION_TYPE (VOID, PDOUBLE, V2DF)\n@@ -489,9 +596,72 @@ DEF_FUNCTION_TYPE (VOID, UNSIGNED, UNSIGNED)\n DEF_FUNCTION_TYPE (VOID, PV8DI, V8DI)\n \n # Instructions returning mask\n+DEF_FUNCTION_TYPE (QI, QI)\n DEF_FUNCTION_TYPE (HI, HI)\n+DEF_FUNCTION_TYPE (SI, SI)\n+DEF_FUNCTION_TYPE (DI, DI)\n+DEF_FUNCTION_TYPE (HI, V16QI)\n+DEF_FUNCTION_TYPE (SI, V32QI)\n+DEF_FUNCTION_TYPE (DI, V64QI)\n+DEF_FUNCTION_TYPE (QI, V8HI)\n+DEF_FUNCTION_TYPE (HI, V16HI)\n+DEF_FUNCTION_TYPE (SI, V32HI)\n+DEF_FUNCTION_TYPE (QI, V4SI)\n+DEF_FUNCTION_TYPE (QI, V8SI)\n+DEF_FUNCTION_TYPE (HI, V16SI)\n+DEF_FUNCTION_TYPE (QI, V2DI)\n+DEF_FUNCTION_TYPE (QI, V4DI)\n+DEF_FUNCTION_TYPE (QI, V8DI)\n+DEF_FUNCTION_TYPE (V16QI, HI)\n+DEF_FUNCTION_TYPE (V32QI, SI)\n+DEF_FUNCTION_TYPE (V64QI, DI)\n+DEF_FUNCTION_TYPE (V8HI, QI)\n+DEF_FUNCTION_TYPE (V16HI, HI)\n+DEF_FUNCTION_TYPE (V32HI, SI)\n+DEF_FUNCTION_TYPE (V4SI, QI)\n+DEF_FUNCTION_TYPE (V4SI, HI)\n+DEF_FUNCTION_TYPE (V8SI, QI)\n+DEF_FUNCTION_TYPE (V8SI, HI)\n+DEF_FUNCTION_TYPE (V2DI, QI)\n+DEF_FUNCTION_TYPE (V4DI, QI)\n+DEF_FUNCTION_TYPE (QI, QI, QI)\n DEF_FUNCTION_TYPE (HI, HI, HI)\n+DEF_FUNCTION_TYPE (SI, SI, SI)\n+DEF_FUNCTION_TYPE (DI, DI, DI)\n+DEF_FUNCTION_TYPE (QI, QI, INT)\n DEF_FUNCTION_TYPE (HI, HI, INT)\n+DEF_FUNCTION_TYPE (SI, SI, INT)\n+DEF_FUNCTION_TYPE (DI, DI, INT)\n+DEF_FUNCTION_TYPE (HI, V16QI, V16QI)\n+DEF_FUNCTION_TYPE (HI, V16QI, V16QI, HI)\n+DEF_FUNCTION_TYPE (HI, V16QI, V16QI, INT, HI)\n+DEF_FUNCTION_TYPE (SI, V32QI, V32QI)\n+DEF_FUNCTION_TYPE (SI, V32QI, V32QI, SI)\n+DEF_FUNCTION_TYPE (SI, V32QI, V32QI, INT, SI)\n+DEF_FUNCTION_TYPE (DI, V64QI, V64QI)\n+DEF_FUNCTION_TYPE (DI, V64QI, V64QI, DI)\n+DEF_FUNCTION_TYPE (DI, V64QI, V64QI, INT, DI)\n+DEF_FUNCTION_TYPE (QI, V8HI, V8HI)\n+DEF_FUNCTION_TYPE (QI, V8HI, V8HI, QI)\n+DEF_FUNCTION_TYPE (QI, V8HI, V8HI, INT, QI)\n+DEF_FUNCTION_TYPE (HI, V16HI, V16HI)\n+DEF_FUNCTION_TYPE (HI, V16HI, V16HI, HI)\n+DEF_FUNCTION_TYPE (HI, V16HI, V16HI, INT, HI)\n+DEF_FUNCTION_TYPE (SI, V32HI, V32HI)\n+DEF_FUNCTION_TYPE (SI, V32HI, V32HI, SI)\n+DEF_FUNCTION_TYPE (SI, V32HI, V32HI, INT, SI)\n+DEF_FUNCTION_TYPE (QI, V4SI, V4SI)\n+DEF_FUNCTION_TYPE (QI, V4SI, V4SI, QI)\n+DEF_FUNCTION_TYPE (QI, V4SI, V4SI, INT, QI)\n+DEF_FUNCTION_TYPE (QI, V8SI, V8SI)\n+DEF_FUNCTION_TYPE (QI, V8SI, V8SI, QI)\n+DEF_FUNCTION_TYPE (QI, V8SI, V8SI, INT, QI)\n+DEF_FUNCTION_TYPE (QI, V2DI, V2DI)\n+DEF_FUNCTION_TYPE (QI, V2DI, V2DI, QI)\n+DEF_FUNCTION_TYPE (QI, V2DI, V2DI, INT, QI)\n+DEF_FUNCTION_TYPE (QI, V4DI, V4DI)\n+DEF_FUNCTION_TYPE (QI, V4DI, V4DI, QI)\n+DEF_FUNCTION_TYPE (QI, V4DI, V4DI, INT, QI)\n DEF_FUNCTION_TYPE (QI, V8DI, V8DI)\n DEF_FUNCTION_TYPE (QI, V8DI, V8DI, QI)\n DEF_FUNCTION_TYPE (HI, V16SI, V16SI)\n@@ -518,24 +688,30 @@ DEF_FUNCTION_TYPE (V8DI, QI)\n DEF_FUNCTION_TYPE (INT, V16QI, V16QI, INT)\n DEF_FUNCTION_TYPE (UCHAR, UINT, UINT, UINT)\n DEF_FUNCTION_TYPE (UCHAR, UINT64, UINT, UINT)\n+DEF_FUNCTION_TYPE (V32HI, V32HI, V32HI, V32HI)\n DEF_FUNCTION_TYPE (V16HI, V16HI, V16HI, V16HI)\n DEF_FUNCTION_TYPE (V16QI, V16QI, QI, INT)\n DEF_FUNCTION_TYPE (V16QI, V16QI, V16QI, INT)\n DEF_FUNCTION_TYPE (V16QI, V16QI, V16QI, V16QI)\n DEF_FUNCTION_TYPE (V1DI, V1DI, V1DI, INT)\n DEF_FUNCTION_TYPE (V2DF, V2DF, V2DF, INT)\n DEF_FUNCTION_TYPE (V2DF, V2DF, V2DF, INT, INT)\n+DEF_FUNCTION_TYPE (V4DF, V4DF, V4DI, INT)\n DEF_FUNCTION_TYPE (V2DF, V2DF, V2DF, V2DF)\n+DEF_FUNCTION_TYPE (V2DF, V2DI, V2DF, V2DF, QI)\n+DEF_FUNCTION_TYPE (V2DF, V2DF, V2DI, V2DF, QI)\n DEF_FUNCTION_TYPE (V2DF, V2DF, V2DF, V2DI, INT)\n DEF_FUNCTION_TYPE (V2DI, V2DI, DI, INT)\n DEF_FUNCTION_TYPE (V2DI, V2DI, UINT, UINT)\n DEF_FUNCTION_TYPE (V2DI, V2DI, V2DI, INT)\n DEF_FUNCTION_TYPE (V2DI, V2DI, V2DI, V2DI)\n DEF_FUNCTION_TYPE (V32QI, V32QI, V32QI, V32QI)\n DEF_FUNCTION_TYPE (V4DF, V4DF, V2DF, INT)\n+DEF_FUNCTION_TYPE (V4DF, V4DF, V2DF, INT, V4DF, QI)\n DEF_FUNCTION_TYPE (V4DF, V4DF, V4DF, INT)\n DEF_FUNCTION_TYPE (V4DF, V4DF, V4DF, V4DF)\n DEF_FUNCTION_TYPE (V4DF, V4DF, V4DF, V4DI, INT)\n+DEF_FUNCTION_TYPE (V8DI, V8DI, V8DI, INT)\n DEF_FUNCTION_TYPE (V4DI, V4DI, V4DI, V4DI)\n DEF_FUNCTION_TYPE (V4HI, V4HI, HI, INT)\n DEF_FUNCTION_TYPE (V4SF, V4SF, FLOAT, INT)\n@@ -544,6 +720,10 @@ DEF_FUNCTION_TYPE (V4SF, V4SF, V4SF, INT, INT)\n DEF_FUNCTION_TYPE (V4SF, V4SF, V2DF, INT)\n DEF_FUNCTION_TYPE (V2DF, V2DF, V4SF, INT)\n DEF_FUNCTION_TYPE (V4SF, V4SF, V4SF, V4SF)\n+DEF_FUNCTION_TYPE (V4SF, V4SI, V4SF, V4SF, QI)\n+DEF_FUNCTION_TYPE (V4SF, V4SF, V4SI, V4SF, QI)\n+DEF_FUNCTION_TYPE (V4SF, V4SF, V4SF, V4SF, QI)\n+DEF_FUNCTION_TYPE (V4SF, V4SF, V2DF, V4SF, QI)\n DEF_FUNCTION_TYPE (V4SF, V4SF, V4SF, V4SI, INT)\n DEF_FUNCTION_TYPE (V4SI, V4SI, SI, INT)\n DEF_FUNCTION_TYPE (V4SI, V4SI, V4SI, INT)\n@@ -554,76 +734,263 @@ DEF_FUNCTION_TYPE (V8HI, V8HI, V8HI, INT)\n DEF_FUNCTION_TYPE (V8HI, V8HI, V8HI, V4SI)\n DEF_FUNCTION_TYPE (V8HI, V8HI, V8HI, V8HI)\n DEF_FUNCTION_TYPE (V8SF, V8SF, V4SF, INT)\n+DEF_FUNCTION_TYPE (V8SF, V8SF, V4SF, INT, V8SF, QI)\n DEF_FUNCTION_TYPE (V8SF, V8SF, V8SF, INT)\n DEF_FUNCTION_TYPE (V8SF, V8SF, V8SF, V8SF)\n DEF_FUNCTION_TYPE (V8SF, V8SF, V8SF, V8SI, INT)\n DEF_FUNCTION_TYPE (V8DF, V8DF, V8DF, V8DF)\n DEF_FUNCTION_TYPE (V16SF, V16SF, V16SF, V16SF)\n DEF_FUNCTION_TYPE (V8SI, V8SI, V4SI, INT)\n+DEF_FUNCTION_TYPE (V8SI, V8SI, V4SI, INT, V8SI, QI)\n DEF_FUNCTION_TYPE (V8SI, V8SI, V8SI, INT)\n DEF_FUNCTION_TYPE (V8SI, V8SI, V8SI, V8SI)\n DEF_FUNCTION_TYPE (V4DI, V4DI, V4DI, INT)\n DEF_FUNCTION_TYPE (V4DI, V4DI, V2DI, INT)\n+DEF_FUNCTION_TYPE (V4DI, V4DI, V2DI, INT, V4DI, QI)\n \n # Instructions with masking\n+DEF_FUNCTION_TYPE (V2DF, V2DF, V2DF, QI)\n+DEF_FUNCTION_TYPE (V2DF, V4SF, V2DF, QI)\n+DEF_FUNCTION_TYPE (V2DF, V4SI, V2DF, QI)\n+DEF_FUNCTION_TYPE (V4DF, V4DF, V4DF, QI)\n+DEF_FUNCTION_TYPE (V4DF, V4SF, V4DF, QI)\n+DEF_FUNCTION_TYPE (V4DF, V4SI, V4DF, QI)\n DEF_FUNCTION_TYPE (V8DF, V8DF, V8DF, QI)\n DEF_FUNCTION_TYPE (V8DF, V8SF, V8DF, QI)\n DEF_FUNCTION_TYPE (V8DF, V8SI, V8DF, QI)\n+DEF_FUNCTION_TYPE (V2DI, V4SI, V2DI, QI)\n+DEF_FUNCTION_TYPE (V2DI, V8HI, V2DI, QI)\n+DEF_FUNCTION_TYPE (V8DI, V8DF, V8DI, QI)\n+DEF_FUNCTION_TYPE (V4DI, V4DF, V4DI, QI)\n+DEF_FUNCTION_TYPE (V2DI, V2DF, V2DI, QI)\n+DEF_FUNCTION_TYPE (V2DI, V2DI, V2DI, V2DI, QI)\n+DEF_FUNCTION_TYPE (V2DI, V2DI, V2DI, INT, V2DI, QI)\n+DEF_FUNCTION_TYPE (V4DI, V4DI, V4DI, V4DI, QI)\n+DEF_FUNCTION_TYPE (V4DI, V4DI, V4DI, INT, V4DI, QI)\n DEF_FUNCTION_TYPE (V8DI, V8SI, V8DI, QI)\n DEF_FUNCTION_TYPE (V8DI, V8HI, V8DI, QI)\n DEF_FUNCTION_TYPE (V8DI, V16QI, V8DI, QI)\n+DEF_FUNCTION_TYPE (V2DI, V16QI, V2DI, QI)\n+DEF_FUNCTION_TYPE (V4DI, V16QI, V4DI, QI)\n+DEF_FUNCTION_TYPE (V4DI, V4DI, V4DI, QI)\n+DEF_FUNCTION_TYPE (V4DI, V4SI, V4DI, QI)\n+DEF_FUNCTION_TYPE (V4DI, V8HI, V4DI, QI)\n DEF_FUNCTION_TYPE (V8DI, V8DI, V8DI, V8DI, QI)\n DEF_FUNCTION_TYPE (V8DF, V8DI, V8DF, V8DF)\n DEF_FUNCTION_TYPE (V8DF, V8DI, V8DF, V8DF, QI)\n DEF_FUNCTION_TYPE (V8DF, V8DF, V8DI, V8DF, QI)\n+DEF_FUNCTION_TYPE (V4DF, V4DI, V4DF, V4DF, QI)\n+DEF_FUNCTION_TYPE (V4DF, V4DF, V4DI, V4DF, QI)\n+DEF_FUNCTION_TYPE (V4DF, V4DF, V4DF, V4DF, QI)\n DEF_FUNCTION_TYPE (V8DF, V8DF, V8DF, V8DF, QI)\n+DEF_FUNCTION_TYPE (V16QI, V16QI, V16QI, V16QI, HI)\n+DEF_FUNCTION_TYPE (V16HI, V16HI, V16HI, V16HI, HI)\n DEF_FUNCTION_TYPE (V16SI, V16SI, V16SI, V16SI, HI)\n DEF_FUNCTION_TYPE (V2DF, V2DF, V2DF, V2DF, QI)\n DEF_FUNCTION_TYPE (V2DF, V2DF, V4SF, V2DF, QI)\n+DEF_FUNCTION_TYPE (V32HI, V32HI, V32HI, V32HI, SI)\n+DEF_FUNCTION_TYPE (V64QI, V64QI, V64QI, V64QI, DI)\n+DEF_FUNCTION_TYPE (V32QI, V32QI, V32QI, V32QI, SI)\n+DEF_FUNCTION_TYPE (V8HI, V8HI, V8HI, V8HI, QI)\n+DEF_FUNCTION_TYPE (V4SF, V4SF, V4SF, QI)\n+DEF_FUNCTION_TYPE (V4SF, V4SI, V4SF, QI)\n+DEF_FUNCTION_TYPE (V8SF, V8SF, V8SF, QI)\n+DEF_FUNCTION_TYPE (V8SF, V8SI, V8SF, QI)\n DEF_FUNCTION_TYPE (V16SF, V16SF, V16SF, HI)\n DEF_FUNCTION_TYPE (V16SF, V16SI, V16SF, HI)\n+DEF_FUNCTION_TYPE (V4SI, V16QI, V4SI, QI)\n+DEF_FUNCTION_TYPE (V4SI, V8HI, V4SI, QI)\n+DEF_FUNCTION_TYPE (V8SI, V8SI, V8SI, QI)\n+DEF_FUNCTION_TYPE (V8SI, V8HI, V8SI, QI)\n+DEF_FUNCTION_TYPE (V8SI, V16QI, V8SI, QI)\n+DEF_FUNCTION_TYPE (V4SI, V4SI, V4SI, V4SI, QI)\n+DEF_FUNCTION_TYPE (V4SI, V4SI, V4SI, INT, V4SI, QI)\n+DEF_FUNCTION_TYPE (V8SF, V8SF, V8SF, V8SF, QI)\n+DEF_FUNCTION_TYPE (V8SF, V8SI, V8SF, V8SF, QI)\n+DEF_FUNCTION_TYPE (V8SF, V8SF, V8SI, V8SF, QI)\n+DEF_FUNCTION_TYPE (V8SI, V8SI, V8SI, V8SI, QI)\n+DEF_FUNCTION_TYPE (V8SI, V8SI, V8SI, INT, V8SI, QI)\n DEF_FUNCTION_TYPE (V16SF, V16SF, V16SF, V16SF, HI)\n DEF_FUNCTION_TYPE (V16SF, V16SI, V16SF, V16SF)\n DEF_FUNCTION_TYPE (V16SF, V16SI, V16SF, V16SF, HI)\n DEF_FUNCTION_TYPE (V16SF, V16SF, V16SI, V16SF, HI)\n-DEF_FUNCTION_TYPE (V4SF, V4SF, V2DF, V4SF, QI)\n-DEF_FUNCTION_TYPE (V4SF, V4SF, V4SF, V4SF, QI)\n+DEF_FUNCTION_TYPE (V16SF, V8SF, V16SF, HI)\n DEF_FUNCTION_TYPE (V16SF, V4SF, V16SF, HI)\n DEF_FUNCTION_TYPE (V8DF, V4DF, V8DF, QI)\n DEF_FUNCTION_TYPE (V8DF, V2DF, V8DF, QI)\n+DEF_FUNCTION_TYPE (V16SI, V8SI, V16SI, HI)\n DEF_FUNCTION_TYPE (V16SI, V4SI, V16SI, HI)\n DEF_FUNCTION_TYPE (V16SI, SI, V16SI, HI)\n DEF_FUNCTION_TYPE (V16SI, V16HI, V16SI, HI)\n DEF_FUNCTION_TYPE (V16SI, V16QI, V16SI, HI)\n DEF_FUNCTION_TYPE (V8SI, V8DF, V8SI, QI)\n DEF_FUNCTION_TYPE (V8DI, V4DI, V8DI, QI)\n+DEF_FUNCTION_TYPE (V4SI, V4DF, V4SI, QI)\n DEF_FUNCTION_TYPE (V8DI, V2DI, V8DI, QI)\n DEF_FUNCTION_TYPE (V8DI, DI, V8DI, QI)\n+DEF_FUNCTION_TYPE (V8DI, PCCHAR, V8DI, QI)\n+DEF_FUNCTION_TYPE (V8SF, PCFLOAT, V8SF, QI)\n+DEF_FUNCTION_TYPE (V4SF, PCFLOAT, V4SF, QI)\n+DEF_FUNCTION_TYPE (V4DF, PCDOUBLE, V4DF, QI)\n+DEF_FUNCTION_TYPE (V2DF, PCDOUBLE, V2DF, QI)\n+DEF_FUNCTION_TYPE (V8SI, PCCHAR, V8SI, QI)\n+DEF_FUNCTION_TYPE (V4SI, PCCHAR, V4SI, QI)\n+DEF_FUNCTION_TYPE (V4DI, PCCHAR, V4DI, QI)\n+DEF_FUNCTION_TYPE (V2DI, PCCHAR, V2DI, QI)\n+DEF_FUNCTION_TYPE (V16QI, V16SI, V16QI, HI)\n+DEF_FUNCTION_TYPE (V16QI, V8DI, V16QI, QI)\n+DEF_FUNCTION_TYPE (V32HI, V32HI, V32HI, SI)\n+DEF_FUNCTION_TYPE (V32HI, V64QI, V64QI, INT)\n+DEF_FUNCTION_TYPE (V32HI, V32QI, V32HI, SI)\n+DEF_FUNCTION_TYPE (V16HI, V16HI, V16HI, HI)\n+DEF_FUNCTION_TYPE (V16HI, V32QI, V32QI, INT)\n+DEF_FUNCTION_TYPE (V16HI, V16QI, V16HI, HI)\n+DEF_FUNCTION_TYPE (V8HI, V16QI, V8HI, QI)\n+DEF_FUNCTION_TYPE (V8HI, V16QI, V16QI, INT)\n+DEF_FUNCTION_TYPE (V8SF, V4SF, V8SF, QI)\n+DEF_FUNCTION_TYPE (V4DF, V2DF, V4DF, QI)\n+DEF_FUNCTION_TYPE (V8SI, V4SI, V8SI, QI)\n+DEF_FUNCTION_TYPE (V8SI, SI, V8SI, QI)\n+DEF_FUNCTION_TYPE (V4SI, V4SI, V4SI, QI)\n+DEF_FUNCTION_TYPE (V4SI, SI, V4SI, QI)\n+DEF_FUNCTION_TYPE (V4DI, V2DI, V4DI, QI)\n+DEF_FUNCTION_TYPE (V4DI, DI, V4DI, QI)\n+DEF_FUNCTION_TYPE (V2DI, V2DI, V2DI, QI)\n+DEF_FUNCTION_TYPE (V2DI, DI, V2DI, QI)\n+DEF_FUNCTION_TYPE (V64QI, V64QI, V64QI, DI)\n+DEF_FUNCTION_TYPE (V64QI, V16QI, V64QI, DI)\n+DEF_FUNCTION_TYPE (V64QI, QI, V64QI, DI)\n+DEF_FUNCTION_TYPE (V32QI, V32QI, V32QI, SI)\n+DEF_FUNCTION_TYPE (V32QI, V16QI, V32QI, SI)\n+DEF_FUNCTION_TYPE (V32QI, QI, V32QI, SI)\n+DEF_FUNCTION_TYPE (V16QI, V16QI, V16QI, HI)\n+DEF_FUNCTION_TYPE (V16QI, QI, V16QI, HI)\n+DEF_FUNCTION_TYPE (V32HI, V8HI, V32HI, SI)\n+DEF_FUNCTION_TYPE (V32HI, HI, V32HI, SI)\n+DEF_FUNCTION_TYPE (V16HI, V8HI, V16HI, HI)\n+DEF_FUNCTION_TYPE (V16HI, HI, V16HI, HI)\n+DEF_FUNCTION_TYPE (V8HI, V8HI, V8HI, QI)\n+DEF_FUNCTION_TYPE (V8HI, HI, V8HI, QI)\n+DEF_FUNCTION_TYPE (V64QI, PCV64QI, V64QI, DI)\n+DEF_FUNCTION_TYPE (V32HI, PCV32HI, V32HI, SI)\n+DEF_FUNCTION_TYPE (V32QI, PCV32QI, V32QI, SI)\n DEF_FUNCTION_TYPE (V16SF, PCV16SF, V16SF, HI)\n+DEF_FUNCTION_TYPE (V16SF, PCV8SF, V16SF, HI)\n DEF_FUNCTION_TYPE (V8DF, PCV8DF, V8DF, QI)\n DEF_FUNCTION_TYPE (V16SI, PCV16SI, V16SI, HI)\n+DEF_FUNCTION_TYPE (V16SI, PCV8SI, V16SI, HI)\n+DEF_FUNCTION_TYPE (V16HI, PCV16HI, V16HI, HI)\n+DEF_FUNCTION_TYPE (V16QI, PCV16QI, V16QI, HI)\n+DEF_FUNCTION_TYPE (V8DF, PCV2DF, V8DF, QI)\n+DEF_FUNCTION_TYPE (V8SF, PCV8SF, V8SF, QI)\n+DEF_FUNCTION_TYPE (V8SF, PCV4SF, V8SF, QI)\n DEF_FUNCTION_TYPE (V8DI, PCV8DI, V8DI, QI)\n-DEF_FUNCTION_TYPE (V2DF, PCDOUBLE, V2DF, QI)\n-DEF_FUNCTION_TYPE (V4SF, PCFLOAT, V4SF, QI)\n-DEF_FUNCTION_TYPE (V16QI, V16SI, V16QI, HI)\n+DEF_FUNCTION_TYPE (V8DI, PCV2DI, V8DI, QI)\n+DEF_FUNCTION_TYPE (V8SI, PCV8SI, V8SI, QI)\n+DEF_FUNCTION_TYPE (V8SI, PCV4SI, V8SI, QI)\n+DEF_FUNCTION_TYPE (V8HI, PCV8HI, V8HI, QI)\n+DEF_FUNCTION_TYPE (V4DF, PCV2DF, V4DF, QI)\n+DEF_FUNCTION_TYPE (V4DF, PCV4DF, V4DF, QI)\n+DEF_FUNCTION_TYPE (V4SF, PCV4SF, V4SF, QI)\n+DEF_FUNCTION_TYPE (V4DI, PCV4DI, V4DI, QI)\n+DEF_FUNCTION_TYPE (V4DI, PCV2DI, V4DI, QI)\n+DEF_FUNCTION_TYPE (V4SI, PCV4SI, V4SI, QI)\n+DEF_FUNCTION_TYPE (V2DF, PCV2DF, V2DF, QI)\n+DEF_FUNCTION_TYPE (V2DI, PCV2DI, V2DI, QI)\n DEF_FUNCTION_TYPE (V16HI, V16SI, V16HI, HI)\n DEF_FUNCTION_TYPE (V8SI, V8DI, V8SI, QI)\n DEF_FUNCTION_TYPE (V8HI, V8DI, V8HI, QI)\n-DEF_FUNCTION_TYPE (V16QI, V8DI, V16QI, QI)\n+DEF_FUNCTION_TYPE (V16QI, V8HI, V16QI, QI)\n+DEF_FUNCTION_TYPE (V16QI, V16HI, V16QI, HI)\n+DEF_FUNCTION_TYPE (V16QI, V4SI, V16QI, QI)\n+DEF_FUNCTION_TYPE (V16QI, V8SI, V16QI, QI)\n+DEF_FUNCTION_TYPE (V8HI, V4SI, V8HI, QI)\n+DEF_FUNCTION_TYPE (V8HI, V8SI, V8HI, QI)\n+DEF_FUNCTION_TYPE (V16QI, V2DI, V16QI, QI)\n+DEF_FUNCTION_TYPE (V16QI, V4DI, V16QI, QI)\n+DEF_FUNCTION_TYPE (V8HI, V2DI, V8HI, QI)\n+DEF_FUNCTION_TYPE (V8HI, V4DI, V8HI, QI)\n+DEF_FUNCTION_TYPE (V4SI, V2DI, V4SI, QI)\n+DEF_FUNCTION_TYPE (V4SI, V4DI, V4SI, QI)\n+DEF_FUNCTION_TYPE (V32QI, V32HI, V32QI, SI)\n+DEF_FUNCTION_TYPE (V2DF, V2DF, INT, V2DF, QI)\n+DEF_FUNCTION_TYPE (V4DF, V4DF, INT, V4DF, QI)\n+DEF_FUNCTION_TYPE (V4SF, V4SF, INT, V4SF, QI)\n+DEF_FUNCTION_TYPE (V8SF, V8SF, INT, V8SF, QI)\n+DEF_FUNCTION_TYPE (V4DF, V4DF, V4DF, INT, V4DF, QI)\n+DEF_FUNCTION_TYPE (V2DF, V2DF, V2DF, INT, V2DF, QI)\n+DEF_FUNCTION_TYPE (V8SF, V8SF, V8SF, INT, V8SF, QI)\n+DEF_FUNCTION_TYPE (V4SF, V4SF, V4SF, INT, V4SF, QI)\n DEF_FUNCTION_TYPE (VOID, PV8DF, V8DF, QI)\n DEF_FUNCTION_TYPE (VOID, PV8SI, V8DI, QI)\n DEF_FUNCTION_TYPE (VOID, PV8HI, V8DI, QI)\n+DEF_FUNCTION_TYPE (VOID, PV8HI, V4DI, QI)\n+DEF_FUNCTION_TYPE (VOID, PV8HI, V2DI, QI)\n+DEF_FUNCTION_TYPE (VOID, PV4SI, V4DI, QI)\n+DEF_FUNCTION_TYPE (VOID, PV4SI, V2DI, QI)\n+DEF_FUNCTION_TYPE (VOID, PV8HI, V8SI, QI)\n+DEF_FUNCTION_TYPE (VOID, PV8HI, V4SI, QI)\n+DEF_FUNCTION_TYPE (VOID, PV4DF, V4DF, QI)\n+DEF_FUNCTION_TYPE (VOID, PV2DF, V2DF, QI)\n DEF_FUNCTION_TYPE (VOID, PV16SF, V16SF, HI)\n+DEF_FUNCTION_TYPE (VOID, PV8SF, V8SF, QI)\n+DEF_FUNCTION_TYPE (VOID, PV4SF, V4SF, QI)\n DEF_FUNCTION_TYPE (VOID, PV8DI, V8DI, QI)\n+DEF_FUNCTION_TYPE (VOID, PV4DI, V4DI, QI)\n+DEF_FUNCTION_TYPE (VOID, PV2DI, V2DI, QI)\n DEF_FUNCTION_TYPE (VOID, PV16SI, V16SI, HI)\n DEF_FUNCTION_TYPE (VOID, PV16HI, V16SI, HI)\n DEF_FUNCTION_TYPE (VOID, PV16QI, V16SI, HI)\n+DEF_FUNCTION_TYPE (VOID, PV16QI, V8SI, QI)\n+DEF_FUNCTION_TYPE (VOID, PV16QI, V4SI, QI)\n DEF_FUNCTION_TYPE (VOID, PV16QI, V8DI, QI)\n+DEF_FUNCTION_TYPE (VOID, PV16QI, V4DI, QI)\n+DEF_FUNCTION_TYPE (VOID, PV16QI, V2DI, QI)\n+DEF_FUNCTION_TYPE (VOID, PV8SI, V8SI, QI)\n+DEF_FUNCTION_TYPE (VOID, PV4SI, V4SI, QI)\n+DEF_FUNCTION_TYPE (VOID, PV32HI, V32HI, SI)\n+DEF_FUNCTION_TYPE (VOID, PV16HI, V16HI, HI)\n+DEF_FUNCTION_TYPE (VOID, PV8HI, V8HI, QI)\n+DEF_FUNCTION_TYPE (VOID, PV64QI, V64QI, DI)\n+DEF_FUNCTION_TYPE (VOID, PV32QI, V32QI, SI)\n+DEF_FUNCTION_TYPE (VOID, PV16QI, V16QI, HI)\n DEF_FUNCTION_TYPE (VOID, PDOUBLE, V2DF, QI)\n DEF_FUNCTION_TYPE (VOID, PFLOAT, V4SF, QI)\n DEF_FUNCTION_TYPE (V16SI, V16SF, V16SI, HI)\n DEF_FUNCTION_TYPE (V8DI, V8DI, V8DI, V8DI, INT, QI)\n+DEF_FUNCTION_TYPE (V8SI, V8SF, V8SI, QI)\n+DEF_FUNCTION_TYPE (V4SI, V4SF, V4SI, QI)\n+DEF_FUNCTION_TYPE (V8DI, V8SF, V8DI, QI)\n+DEF_FUNCTION_TYPE (V4DI, V4SF, V4DI, QI)\n+DEF_FUNCTION_TYPE (V2DI, V4SF, V2DI, QI)\n+DEF_FUNCTION_TYPE (V8SF, V8DI, V8SF, QI)\n+DEF_FUNCTION_TYPE (V4SF, V4DI, V4SF, QI)\n+DEF_FUNCTION_TYPE (V4SF, V2DI, V4SF, QI)\n+DEF_FUNCTION_TYPE (V8DF, V8DI, V8DF, QI)\n+DEF_FUNCTION_TYPE (V4DF, V4DI, V4DF, QI)\n+DEF_FUNCTION_TYPE (V2DF, V2DI, V2DF, QI)\n+DEF_FUNCTION_TYPE (V32HI, V32HI, INT, V32HI, SI)\n+DEF_FUNCTION_TYPE (V32HI, V32HI, V8HI, V32HI, SI)\n+DEF_FUNCTION_TYPE (V16HI, V16HI, INT, V16HI, HI)\n+DEF_FUNCTION_TYPE (V16HI, V16HI, V8HI, V16HI, HI)\n+DEF_FUNCTION_TYPE (V8HI, V8HI, INT, V8HI, QI)\n+DEF_FUNCTION_TYPE (V32HI, V64QI, V64QI, INT, V32HI, SI)\n+DEF_FUNCTION_TYPE (V16HI, V32QI, V32QI, INT, V16HI, HI)\n+DEF_FUNCTION_TYPE (V8HI, V16QI, V16QI, INT, V8HI, QI)\n+DEF_FUNCTION_TYPE (V64QI, V32HI, V32HI, V64QI, DI)\n+DEF_FUNCTION_TYPE (V32QI, V16HI, V16HI, V32QI, SI)\n+DEF_FUNCTION_TYPE (V16QI, V8HI, V8HI, V16QI, HI)\n+DEF_FUNCTION_TYPE (V32HI, V16SI, V16SI, V32HI, SI)\n+DEF_FUNCTION_TYPE (V16HI, V8SI, V8SI, V16HI, HI)\n+DEF_FUNCTION_TYPE (V8HI, V4SI, V4SI, V8HI, QI)\n+DEF_FUNCTION_TYPE (V8DI, V16SI, V16SI, V8DI, QI)\n+DEF_FUNCTION_TYPE (V4DI, V8SI, V8SI, V4DI, QI)\n+DEF_FUNCTION_TYPE (V2DI, V4SI, V4SI, V2DI, QI)\n DEF_FUNCTION_TYPE (V16SI, V16SI, V16SI, V16SI, INT, HI)\n+DEF_FUNCTION_TYPE (V8SI, V8SI, V8SI, V8SI, INT, QI)\n+DEF_FUNCTION_TYPE (V4DI, V4DI, V4DI, V4DI, INT, QI)\n+DEF_FUNCTION_TYPE (V4SI, V4SI, V4SI, V4SI, INT, QI)\n+DEF_FUNCTION_TYPE (V2DI, V2DI, V2DI, V2DI, INT, QI)\n \n DEF_FUNCTION_TYPE (VOID, PCVOID, UNSIGNED, UNSIGNED)\n DEF_FUNCTION_TYPE (VOID, PV2DF, V2DI, V2DF)\n@@ -648,11 +1015,30 @@ DEF_FUNCTION_TYPE (V4DF, V4DF, V4DF, V4DI)\n DEF_FUNCTION_TYPE (V8SF, V8SF, V8SF, V8SI)\n DEF_FUNCTION_TYPE (V8DI, V8DI, V8DI, V8DI)\n DEF_FUNCTION_TYPE (V16SI, V16SI, V16SI, V16SI)\n+DEF_FUNCTION_TYPE (V2DF, V2DF, V2DI, V2DF)\n+DEF_FUNCTION_TYPE (V4DF, V4DF, V4DI, V4DF)\n DEF_FUNCTION_TYPE (V8DF, V8DF, V8DI, V8DF)\n+DEF_FUNCTION_TYPE (V4SF, V4SF, V4SI, V4SF)\n+DEF_FUNCTION_TYPE (V8SF, V8SF, V8SI, V8SF)\n DEF_FUNCTION_TYPE (V16SF, V16SF, V16SI, V16SF)\n-DEF_FUNCTION_TYPE (V4SF, V4SF, V4SF, INT, V4SF, QI)\n-DEF_FUNCTION_TYPE (V2DF, V2DF, V2DF, INT, V2DF, QI)\n-DEF_FUNCTION_TYPE (V8DI, V16SI, V16SI, V8DI, QI)\n+\n+DEF_FUNCTION_TYPE (V8SI, V8SI, V4SI, V8SI, QI)\n+DEF_FUNCTION_TYPE (V4DI, V4DI, V2DI, V4DI, QI)\n+\n+DEF_FUNCTION_TYPE (QI, V8DF, INT)\n+DEF_FUNCTION_TYPE (QI, V4DF, INT)\n+DEF_FUNCTION_TYPE (QI, V4DF, V4DF, INT, QI)\n+DEF_FUNCTION_TYPE (QI, V2DF, INT)\n+DEF_FUNCTION_TYPE (HI, V16SF, INT)\n+DEF_FUNCTION_TYPE (QI, V8SF, INT)\n+DEF_FUNCTION_TYPE (QI, V8SF, V8SF, INT, QI)\n+DEF_FUNCTION_TYPE (QI, V4SF, INT)\n+DEF_FUNCTION_TYPE (QI, V8DF, INT, QI)\n+DEF_FUNCTION_TYPE (QI, V4DF, INT, QI)\n+DEF_FUNCTION_TYPE (QI, V2DF, INT, QI)\n+DEF_FUNCTION_TYPE (HI, V16SF, INT, HI)\n+DEF_FUNCTION_TYPE (QI, V8SF, INT, QI)\n+DEF_FUNCTION_TYPE (QI, V4SF, INT, QI)\n \n DEF_FUNCTION_TYPE (V2DI, V2DI, V2DI, UINT, UINT)\n DEF_FUNCTION_TYPE (V4HI, HI, HI, HI, HI)\n@@ -688,6 +1074,10 @@ DEF_FUNCTION_TYPE (V8SI, V8DF, V8SI, QI, INT)\n DEF_FUNCTION_TYPE (V8SF, V8DF, V8SF, QI, INT)\n DEF_FUNCTION_TYPE (V8DF, V8DF, V8DF, QI, INT)\n DEF_FUNCTION_TYPE (V8DF, V8SF, V8DF, QI, INT)\n+DEF_FUNCTION_TYPE (V8DI, V8DF, V8DI, QI, INT)\n+DEF_FUNCTION_TYPE (V8DI, V8SF, V8DI, QI, INT)\n+DEF_FUNCTION_TYPE (V8DF, V8DI, V8DF, QI, INT)\n+DEF_FUNCTION_TYPE (V8SF, V8DI, V8SF, QI, INT)\n DEF_FUNCTION_TYPE (V16SF, V16SF, V16SF, V16SF, HI, INT)\n DEF_FUNCTION_TYPE (V8DF, V8DF, V8DF, V8DF, QI, INT)\n DEF_FUNCTION_TYPE (V4SF, V4SF, V4SF, V4SF, QI, INT)\n@@ -736,16 +1126,53 @@ DEF_FUNCTION_TYPE (V8DI, V8DI, PCINT64, V8SI, QI, INT)\n DEF_FUNCTION_TYPE (V8DI, V8DI, PCINT64, V16SI, QI, INT)\n DEF_FUNCTION_TYPE (V8SI, V8SI, PCINT, V8DI, QI, INT)\n DEF_FUNCTION_TYPE (V8DI, V8DI, PCINT64, V8DI, QI, INT)\n+DEF_FUNCTION_TYPE (V2DF, V2DF, PCDOUBLE, V4SI, QI, INT)\n+DEF_FUNCTION_TYPE (V4DF, V4DF, PCDOUBLE, V4SI, QI, INT)\n+DEF_FUNCTION_TYPE (V4DF, V4DF, PCDOUBLE, V8SI, QI, INT)\n+DEF_FUNCTION_TYPE (V2DF, V2DF, PCDOUBLE, V2DI, QI, INT)\n+DEF_FUNCTION_TYPE (V4DF, V4DF, PCDOUBLE, V4DI, QI, INT)\n+DEF_FUNCTION_TYPE (V4SF, V4SF, PCFLOAT, V4SI, QI, INT)\n+DEF_FUNCTION_TYPE (V8SF, V8SF, PCFLOAT, V8SI, QI, INT)\n+DEF_FUNCTION_TYPE (V4SF, V4SF, PCFLOAT, V2DI, QI, INT)\n+DEF_FUNCTION_TYPE (V4SF, V4SF, PCFLOAT, V4DI, QI, INT)\n+DEF_FUNCTION_TYPE (V8SF, V8SF, PCFLOAT, V4DI, QI, INT)\n+DEF_FUNCTION_TYPE (V2DI, V2DI, PCINT64, V4SI, QI, INT)\n+DEF_FUNCTION_TYPE (V4DI, V4DI, PCINT64, V4SI, QI, INT)\n+DEF_FUNCTION_TYPE (V4DI, V4DI, PCINT64, V8SI, QI, INT)\n+DEF_FUNCTION_TYPE (V2DI, V2DI, PCINT64, V2DI, QI, INT)\n+DEF_FUNCTION_TYPE (V4DI, V4DI, PCINT64, V4DI, QI, INT)\n+DEF_FUNCTION_TYPE (V4SI, V4SI, PCINT, V4SI, QI, INT)\n+DEF_FUNCTION_TYPE (V8SI, V8SI, PCINT, V8SI, QI, INT)\n+DEF_FUNCTION_TYPE (V4SI, V4SI, PCINT, V2DI, QI, INT)\n+DEF_FUNCTION_TYPE (V4SI, V4SI, PCINT, V4DI, QI, INT)\n+DEF_FUNCTION_TYPE (V8SI, V8SI, PCINT, V4DI, QI, INT)\n+\n DEF_FUNCTION_TYPE (VOID, PFLOAT, HI, V16SI, V16SF, INT)\n+DEF_FUNCTION_TYPE (VOID, PFLOAT, QI, V8SI, V8SF, INT)\n+DEF_FUNCTION_TYPE (VOID, PFLOAT, QI, V4SI, V4SF, INT)\n DEF_FUNCTION_TYPE (VOID, PDOUBLE, QI, V8SI, V8DF, INT)\n+DEF_FUNCTION_TYPE (VOID, PDOUBLE, QI, V4SI, V4DF, INT)\n+DEF_FUNCTION_TYPE (VOID, PDOUBLE, QI, V4SI, V2DF, INT)\n DEF_FUNCTION_TYPE (VOID, PFLOAT, QI, V8DI, V8SF, INT)\n+DEF_FUNCTION_TYPE (VOID, PFLOAT, QI, V4DI, V4SF, INT)\n+DEF_FUNCTION_TYPE (VOID, PFLOAT, QI, V2DI, V4SF, INT)\n DEF_FUNCTION_TYPE (VOID, PDOUBLE, QI, V8DI, V8DF, INT)\n+DEF_FUNCTION_TYPE (VOID, PDOUBLE, QI, V4DI, V4DF, INT)\n+DEF_FUNCTION_TYPE (VOID, PDOUBLE, QI, V2DI, V2DF, INT)\n DEF_FUNCTION_TYPE (VOID, PINT, HI, V16SI, V16SI, INT)\n+DEF_FUNCTION_TYPE (VOID, PINT, QI, V8SI, V8SI, INT)\n+DEF_FUNCTION_TYPE (VOID, PINT, QI, V4SI, V4SI, INT)\n DEF_FUNCTION_TYPE (VOID, PLONGLONG, QI, V8SI, V8DI, INT)\n+DEF_FUNCTION_TYPE (VOID, PLONGLONG, QI, V4SI, V4DI, INT)\n+DEF_FUNCTION_TYPE (VOID, PLONGLONG, QI, V4SI, V2DI, INT)\n DEF_FUNCTION_TYPE (VOID, PINT, QI, V8DI, V8SI, INT)\n+DEF_FUNCTION_TYPE (VOID, PINT, QI, V4DI, V4SI, INT)\n+DEF_FUNCTION_TYPE (VOID, PINT, QI, V2DI, V4SI, INT)\n DEF_FUNCTION_TYPE (VOID, PLONGLONG, QI, V8DI, V8DI, INT)\n \n DEF_FUNCTION_TYPE (VOID, QI, V8SI, PCINT64, INT, INT)\n+DEF_FUNCTION_TYPE (VOID, PLONGLONG, QI, V4DI, V4DI, INT)\n+DEF_FUNCTION_TYPE (VOID, PLONGLONG, QI, V2DI, V2DI, INT)\n DEF_FUNCTION_TYPE (VOID, HI, V16SI, PCINT, INT, INT)\n DEF_FUNCTION_TYPE (VOID, QI, V8DI, PCINT64, INT, INT)\n DEF_FUNCTION_TYPE (VOID, QI, V8DI, PCINT, INT, INT)\n@@ -793,8 +1220,13 @@ DEF_FUNCTION_TYPE_ALIAS (V4DI_FTYPE_V4DI_V2DI, COUNT)\n DEF_FUNCTION_TYPE_ALIAS (V2DF_FTYPE_V2DF_V2DF, SWAP)\n DEF_FUNCTION_TYPE_ALIAS (V4SF_FTYPE_V4SF_V4SF, SWAP)\n \n+DEF_FUNCTION_TYPE_ALIAS (V8DI_FTYPE_V8DI_INT, CONVERT)\n DEF_FUNCTION_TYPE_ALIAS (V4DI_FTYPE_V4DI_INT, CONVERT)\n DEF_FUNCTION_TYPE_ALIAS (V2DI_FTYPE_V2DI_INT, CONVERT)\n+DEF_FUNCTION_TYPE_ALIAS (V8DI_FTYPE_V8DI_V8DI_INT, CONVERT)\n+DEF_FUNCTION_TYPE_ALIAS (V8DI_FTYPE_V8DI_V8DI_INT_V8DI_DI, CONVERT)\n+DEF_FUNCTION_TYPE_ALIAS (V4DI_FTYPE_V4DI_V4DI_INT_V4DI_SI, CONVERT)\n+DEF_FUNCTION_TYPE_ALIAS (V2DI_FTYPE_V2DI_V2DI_INT_V2DI_HI, CONVERT)\n DEF_FUNCTION_TYPE_ALIAS (V4DI_FTYPE_V4DI_V4DI_INT, CONVERT)\n DEF_FUNCTION_TYPE_ALIAS (V2DI_FTYPE_V2DI_V2DI_INT, CONVERT)\n DEF_FUNCTION_TYPE_ALIAS (V1DI_FTYPE_V1DI_V1DI_INT, CONVERT)"}, {"sha": "6c2e5dfba7c9fc337bae5ae0c613ac0b59951fdb", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 2255, "deletions": 1, "changes": 2256, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e83507ebdc0179775192aa9e15ff194184fe0d50/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e83507ebdc0179775192aa9e15ff194184fe0d50/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=e83507ebdc0179775192aa9e15ff194184fe0d50"}]}