# //  Questa Sim-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
#  do /cadtools5/questa_custom/comp121/start_vsim.tcl /cadtools5/questa_custom
# /cadtools5/questa_custom
# /home/y26054md/Questa/COMP12111
# .main_pane
# fpgaLoad
# after#451
# Info: Startup continues, no compilation required.
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:52:31 on Oct 10,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex1/Display_Decoder_Board.v 
# -- Compiling module Display_Decoder_Board
# 
# Top level modules:
# 	Display_Decoder_Board
# End time: 14:52:31 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:52:31 on Oct 10,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex1/Display_Decoder_Testbench.v 
# -- Compiling module Display_Decoder_Testbench
# 
# Top level modules:
# 	Display_Decoder_Testbench
# End time: 14:52:31 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:52:31 on Oct 10,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex1/Display_Decoder.v 
# -- Compiling module Display_Decoder
# 
# Top level modules:
# 	Display_Decoder
# End time: 14:52:31 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Ex1.Display_Decoder_Testbench GLIB.glbl 
# Start time: 14:53:19 on Oct 10,2024
# Loading libssl.so
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.Display_Decoder_Testbench(fast)
# Loading work.Display_Decoder(fast)
# Loading GLIB.glbl(fast)
quit -sim
# End time: 14:56:04 on Oct 10,2024, Elapsed time: 0:02:45
# Errors: 0, Warnings: 2
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:06:38 on Oct 10,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex1/Display_Decoder_Board.v 
# -- Compiling module Display_Decoder_Board
# 
# Top level modules:
# 	Display_Decoder_Board
# End time: 15:06:38 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:06:38 on Oct 10,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex1/Display_Decoder_Testbench.v 
# -- Compiling module Display_Decoder_Testbench
# 
# Top level modules:
# 	Display_Decoder_Testbench
# End time: 15:06:39 on Oct 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:06:39 on Oct 10,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex1/Display_Decoder.v 
# -- Compiling module Display_Decoder
# 
# Top level modules:
# 	Display_Decoder
# End time: 15:06:39 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Ex1.Display_Decoder_Board GLIB.glbl -L BoardLib -L Ex1 
# Start time: 15:07:03 on Oct 10,2024
# Loading libssl.so
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vopt-143) Recognized 2 FSMs in module "AckieV2(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "Uart_S7(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Keyboard(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Segments_Scan(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Board_reset(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.Display_Decoder_Board(fast)
# Loading work.Display_Decoder(fast)
# Loading BoardLib.BoardV3(fast)
# Loading BoardLib.Board_reset(fast)
# Loading unisims.ICAPE2(fast)
# Loading unisims.SIM_CONFIGE2(fast)
# Loading BoardLib.Clocks(fast)
# Loading BoardLib.Keyboard(fast)
# Loading BoardLib.Segments_Scan(fast)
# Loading BoardLib.Uart_S7(fast)
# Loading BoardLib.AckieV2(fast)
# Loading GLIB.glbl(fast)
# End time: 15:07:07 on Oct 10,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2, Suppressed Warnings: 1
# vsim -voptargs="+acc" Ex1.Display_Decoder_Board GLIB.glbl -L BoardLib 
# Start time: 15:09:41 on Oct 10,2024
# Loading libssl.so
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vopt-143) Recognized 2 FSMs in module "AckieV2(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "Uart_S7(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Keyboard(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Segments_Scan(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Board_reset(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.Display_Decoder_Board(fast)
# Loading work.Display_Decoder(fast)
# Loading BoardLib.BoardV3(fast)
# Loading BoardLib.Board_reset(fast)
# Loading unisims.ICAPE2(fast)
# Loading unisims.SIM_CONFIGE2(fast)
# Loading BoardLib.Clocks(fast)
# Loading BoardLib.Keyboard(fast)
# Loading BoardLib.Segments_Scan(fast)
# Loading BoardLib.Uart_S7(fast)
# Loading BoardLib.AckieV2(fast)
# Loading GLIB.glbl(fast)
# End time: 15:13:30 on Oct 10,2024, Elapsed time: 0:03:49
# Errors: 0, Warnings: 2, Suppressed Warnings: 1
