#ifndef CYGONCE_PKGCONF_HAL_POWERPC_MPC5XX_H
#define CYGONCE_PKGCONF_HAL_POWERPC_MPC5XX_H
/*
 * File <pkgconf/hal_powerpc_mpc5xx.h>
 *
 * This file is generated automatically by the configuration
 * system. It should not be edited. Any changes to this file
 * may be overwritten.
 */

#define CYGHWR_HAL_VSR_TABLE (CYGHWR_HAL_POWERPC_VECTOR_BASE + 0x3f9800)
#define CYGHWR_HAL_VIRTUAL_VECTOR_TABLE (CYGHWR_HAL_VSR_TABLE + 0x200)
#include <pkgconf/hal_powerpc.h>
#define CYGSEM_HAL_USE_ROM_MONITOR 1
#define CYGSEM_HAL_USE_ROM_MONITOR_GDB_stubs 1
#define CYGPKG_HAL_POWERPC_MPC555 1
#define CYGSEM_HAL_POWERPC_MPC5XX_IFLASH_DUAL_MAP 1
#define CYGHWR_HAL_POWERPC_DISABLE_MMU 1
#define CYGSEM_HAL_POWERPC_MPC5XX_IMB3_ARBITER 1
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_TB 0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_TB_0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_PIT 0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_PIT_0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_RTC 0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_RTC_0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_PLL 0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_PLL_0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_QUADC_A_QUEUE1 0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_QUADC_A_QUEUE1_0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_QUADC_A_QUEUE2 0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_QUADC_A_QUEUE2_0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_QUADC_B_QUEUE1 0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_QUADC_B_QUEUE1_0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_QUADC_B_QUEUE2 0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_QUADC_B_QUEUE2_0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_QSCI 0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_QSCI_0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_QSPI 0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_QSPI_0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_TOUCAN_A 0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_TOUCAN_A_0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_TOUCAN_B 0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_TOUCAN_B_0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_TPU_A 0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_TPU_A_0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_TPU_B 0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_TPU_B_0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_MIOS_A 0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_MIOS_A_0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_MIOS_B 0
#define CYGNUM_HAL_ISR_SOURCE_PRIORITY_MIOS_B_0

#endif
