$date
  Tue Dec 21 11:36:28 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module fa $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c_in $end
$var reg 1 $ s $end
$var reg 1 % c_out $end
$var reg 1 & s1 $end
$var reg 1 ' c1 $end
$var reg 1 ( c2 $end
$scope module halbaddierer1 $end
$var reg 1 ) a $end
$var reg 1 * b $end
$var reg 1 + s $end
$var reg 1 , c $end
$upscope $end
$scope module halbaddierer2 $end
$var reg 1 - a $end
$var reg 1 . b $end
$var reg 1 / s $end
$var reg 1 0 c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
U$
U%
U&
U'
U(
U)
U*
U+
U,
U-
U.
U/
U0
