----------------------------------------------------------------------------------
--
-- Author(s):        David Keltgen
-- 					 	Matthew Handley
--
-- Create Date:      01/27/2015
-- Modified Date:		01/27/2015
----------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity 8bit_tobit8_to_3xBCD_3xBCD is 
	port(
		INPUT_CODE		: in  STD_LOGIC_VECTOR(7 downto 0);
		OUTPUT0			: out STD_LOGIC_VECTOR(3 downto 0);
		OUTPUT1			: out STD_LOGIC_VECTOR(3 downto 0);
		OUTPUT2			: out STD_LOGIC_VECTOR(3 downto 0)
	);
	  
end entity;

architecture bit8_to_3xBCD_arch  of bit8_to_3xBCD is

signal input_int : INTEGER RANGE 0 to 255;

begin

	input_int <= integer(to_unsigned(INPUT_CODE, 8));
	
	OUTPUT0 <= x"0";
	OUTPUT1 <= x"1";
	OUTPUT2 <= x"2";
	
end architecture;