#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG0` reader"]
pub type R = crate::R<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec>;
#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG0` writer"]
pub type W = crate::W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec>;
#[doc = "Field `ENABLE_0` reader - 0:0\\]
Enable (set) for intr_in\\[0\\]"]
pub type Enable0R = crate::BitReader;
#[doc = "Field `ENABLE_0` writer - 0:0\\]
Enable (set) for intr_in\\[0\\]"]
pub type Enable0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_1` reader - 1:1\\]
Enable (set) for intr_in\\[1\\]"]
pub type Enable1R = crate::BitReader;
#[doc = "Field `ENABLE_1` writer - 1:1\\]
Enable (set) for intr_in\\[1\\]"]
pub type Enable1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_2` reader - 2:2\\]
Enable (set) for intr_in\\[2\\]"]
pub type Enable2R = crate::BitReader;
#[doc = "Field `ENABLE_2` writer - 2:2\\]
Enable (set) for intr_in\\[2\\]"]
pub type Enable2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_3` reader - 3:3\\]
Enable (set) for intr_in\\[3\\]"]
pub type Enable3R = crate::BitReader;
#[doc = "Field `ENABLE_3` writer - 3:3\\]
Enable (set) for intr_in\\[3\\]"]
pub type Enable3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_4` reader - 4:4\\]
Enable (set) for intr_in\\[4\\]"]
pub type Enable4R = crate::BitReader;
#[doc = "Field `ENABLE_4` writer - 4:4\\]
Enable (set) for intr_in\\[4\\]"]
pub type Enable4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_5` reader - 5:5\\]
Enable (set) for intr_in\\[5\\]"]
pub type Enable5R = crate::BitReader;
#[doc = "Field `ENABLE_5` writer - 5:5\\]
Enable (set) for intr_in\\[5\\]"]
pub type Enable5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_6` reader - 6:6\\]
Enable (set) for intr_in\\[6\\]"]
pub type Enable6R = crate::BitReader;
#[doc = "Field `ENABLE_6` writer - 6:6\\]
Enable (set) for intr_in\\[6\\]"]
pub type Enable6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_7` reader - 7:7\\]
Enable (set) for intr_in\\[7\\]"]
pub type Enable7R = crate::BitReader;
#[doc = "Field `ENABLE_7` writer - 7:7\\]
Enable (set) for intr_in\\[7\\]"]
pub type Enable7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_8` reader - 8:8\\]
Enable (set) for intr_in\\[8\\]"]
pub type Enable8R = crate::BitReader;
#[doc = "Field `ENABLE_8` writer - 8:8\\]
Enable (set) for intr_in\\[8\\]"]
pub type Enable8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_9` reader - 9:9\\]
Enable (set) for intr_in\\[9\\]"]
pub type Enable9R = crate::BitReader;
#[doc = "Field `ENABLE_9` writer - 9:9\\]
Enable (set) for intr_in\\[9\\]"]
pub type Enable9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_10` reader - 10:10\\]
Enable (set) for intr_in\\[10\\]"]
pub type Enable10R = crate::BitReader;
#[doc = "Field `ENABLE_10` writer - 10:10\\]
Enable (set) for intr_in\\[10\\]"]
pub type Enable10W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_11` reader - 11:11\\]
Enable (set) for intr_in\\[11\\]"]
pub type Enable11R = crate::BitReader;
#[doc = "Field `ENABLE_11` writer - 11:11\\]
Enable (set) for intr_in\\[11\\]"]
pub type Enable11W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_12` reader - 12:12\\]
Enable (set) for intr_in\\[12\\]"]
pub type Enable12R = crate::BitReader;
#[doc = "Field `ENABLE_12` writer - 12:12\\]
Enable (set) for intr_in\\[12\\]"]
pub type Enable12W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_13` reader - 13:13\\]
Enable (set) for intr_in\\[13\\]"]
pub type Enable13R = crate::BitReader;
#[doc = "Field `ENABLE_13` writer - 13:13\\]
Enable (set) for intr_in\\[13\\]"]
pub type Enable13W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_14` reader - 14:14\\]
Enable (set) for intr_in\\[14\\]"]
pub type Enable14R = crate::BitReader;
#[doc = "Field `ENABLE_14` writer - 14:14\\]
Enable (set) for intr_in\\[14\\]"]
pub type Enable14W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_15` reader - 15:15\\]
Enable (set) for intr_in\\[15\\]"]
pub type Enable15R = crate::BitReader;
#[doc = "Field `ENABLE_15` writer - 15:15\\]
Enable (set) for intr_in\\[15\\]"]
pub type Enable15W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_16` reader - 16:16\\]
Enable (set) for intr_in\\[16\\]"]
pub type Enable16R = crate::BitReader;
#[doc = "Field `ENABLE_16` writer - 16:16\\]
Enable (set) for intr_in\\[16\\]"]
pub type Enable16W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_17` reader - 17:17\\]
Enable (set) for intr_in\\[17\\]"]
pub type Enable17R = crate::BitReader;
#[doc = "Field `ENABLE_17` writer - 17:17\\]
Enable (set) for intr_in\\[17\\]"]
pub type Enable17W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_18` reader - 18:18\\]
Enable (set) for intr_in\\[18\\]"]
pub type Enable18R = crate::BitReader;
#[doc = "Field `ENABLE_18` writer - 18:18\\]
Enable (set) for intr_in\\[18\\]"]
pub type Enable18W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_19` reader - 19:19\\]
Enable (set) for intr_in\\[19\\]"]
pub type Enable19R = crate::BitReader;
#[doc = "Field `ENABLE_19` writer - 19:19\\]
Enable (set) for intr_in\\[19\\]"]
pub type Enable19W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_20` reader - 20:20\\]
Enable (set) for intr_in\\[20\\]"]
pub type Enable20R = crate::BitReader;
#[doc = "Field `ENABLE_20` writer - 20:20\\]
Enable (set) for intr_in\\[20\\]"]
pub type Enable20W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_21` reader - 21:21\\]
Enable (set) for intr_in\\[21\\]"]
pub type Enable21R = crate::BitReader;
#[doc = "Field `ENABLE_21` writer - 21:21\\]
Enable (set) for intr_in\\[21\\]"]
pub type Enable21W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_22` reader - 22:22\\]
Enable (set) for intr_in\\[22\\]"]
pub type Enable22R = crate::BitReader;
#[doc = "Field `ENABLE_22` writer - 22:22\\]
Enable (set) for intr_in\\[22\\]"]
pub type Enable22W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_23` reader - 23:23\\]
Enable (set) for intr_in\\[23\\]"]
pub type Enable23R = crate::BitReader;
#[doc = "Field `ENABLE_23` writer - 23:23\\]
Enable (set) for intr_in\\[23\\]"]
pub type Enable23W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_24` reader - 24:24\\]
Enable (set) for intr_in\\[24\\]"]
pub type Enable24R = crate::BitReader;
#[doc = "Field `ENABLE_24` writer - 24:24\\]
Enable (set) for intr_in\\[24\\]"]
pub type Enable24W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_25` reader - 25:25\\]
Enable (set) for intr_in\\[25\\]"]
pub type Enable25R = crate::BitReader;
#[doc = "Field `ENABLE_25` writer - 25:25\\]
Enable (set) for intr_in\\[25\\]"]
pub type Enable25W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_26` reader - 26:26\\]
Enable (set) for intr_in\\[26\\]"]
pub type Enable26R = crate::BitReader;
#[doc = "Field `ENABLE_26` writer - 26:26\\]
Enable (set) for intr_in\\[26\\]"]
pub type Enable26W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_27` reader - 27:27\\]
Enable (set) for intr_in\\[27\\]"]
pub type Enable27R = crate::BitReader;
#[doc = "Field `ENABLE_27` writer - 27:27\\]
Enable (set) for intr_in\\[27\\]"]
pub type Enable27W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_28` reader - 28:28\\]
Enable (set) for intr_in\\[28\\]"]
pub type Enable28R = crate::BitReader;
#[doc = "Field `ENABLE_28` writer - 28:28\\]
Enable (set) for intr_in\\[28\\]"]
pub type Enable28W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_29` reader - 29:29\\]
Enable (set) for intr_in\\[29\\]"]
pub type Enable29R = crate::BitReader;
#[doc = "Field `ENABLE_29` writer - 29:29\\]
Enable (set) for intr_in\\[29\\]"]
pub type Enable29W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_30` reader - 30:30\\]
Enable (set) for intr_in\\[30\\]"]
pub type Enable30R = crate::BitReader;
#[doc = "Field `ENABLE_30` writer - 30:30\\]
Enable (set) for intr_in\\[30\\]"]
pub type Enable30W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_31` reader - 31:31\\]
Enable (set) for intr_in\\[31\\]"]
pub type Enable31R = crate::BitReader;
#[doc = "Field `ENABLE_31` writer - 31:31\\]
Enable (set) for intr_in\\[31\\]"]
pub type Enable31W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Enable (set) for intr_in\\[0\\]"]
    #[inline(always)]
    pub fn enable_0(&self) -> Enable0R {
        Enable0R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable (set) for intr_in\\[1\\]"]
    #[inline(always)]
    pub fn enable_1(&self) -> Enable1R {
        Enable1R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable (set) for intr_in\\[2\\]"]
    #[inline(always)]
    pub fn enable_2(&self) -> Enable2R {
        Enable2R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable (set) for intr_in\\[3\\]"]
    #[inline(always)]
    pub fn enable_3(&self) -> Enable3R {
        Enable3R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable (set) for intr_in\\[4\\]"]
    #[inline(always)]
    pub fn enable_4(&self) -> Enable4R {
        Enable4R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable (set) for intr_in\\[5\\]"]
    #[inline(always)]
    pub fn enable_5(&self) -> Enable5R {
        Enable5R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable (set) for intr_in\\[6\\]"]
    #[inline(always)]
    pub fn enable_6(&self) -> Enable6R {
        Enable6R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable (set) for intr_in\\[7\\]"]
    #[inline(always)]
    pub fn enable_7(&self) -> Enable7R {
        Enable7R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable (set) for intr_in\\[8\\]"]
    #[inline(always)]
    pub fn enable_8(&self) -> Enable8R {
        Enable8R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable (set) for intr_in\\[9\\]"]
    #[inline(always)]
    pub fn enable_9(&self) -> Enable9R {
        Enable9R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable (set) for intr_in\\[10\\]"]
    #[inline(always)]
    pub fn enable_10(&self) -> Enable10R {
        Enable10R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable (set) for intr_in\\[11\\]"]
    #[inline(always)]
    pub fn enable_11(&self) -> Enable11R {
        Enable11R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable (set) for intr_in\\[12\\]"]
    #[inline(always)]
    pub fn enable_12(&self) -> Enable12R {
        Enable12R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable (set) for intr_in\\[13\\]"]
    #[inline(always)]
    pub fn enable_13(&self) -> Enable13R {
        Enable13R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable (set) for intr_in\\[14\\]"]
    #[inline(always)]
    pub fn enable_14(&self) -> Enable14R {
        Enable14R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable (set) for intr_in\\[15\\]"]
    #[inline(always)]
    pub fn enable_15(&self) -> Enable15R {
        Enable15R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable (set) for intr_in\\[16\\]"]
    #[inline(always)]
    pub fn enable_16(&self) -> Enable16R {
        Enable16R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable (set) for intr_in\\[17\\]"]
    #[inline(always)]
    pub fn enable_17(&self) -> Enable17R {
        Enable17R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable (set) for intr_in\\[18\\]"]
    #[inline(always)]
    pub fn enable_18(&self) -> Enable18R {
        Enable18R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable (set) for intr_in\\[19\\]"]
    #[inline(always)]
    pub fn enable_19(&self) -> Enable19R {
        Enable19R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Enable (set) for intr_in\\[20\\]"]
    #[inline(always)]
    pub fn enable_20(&self) -> Enable20R {
        Enable20R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Enable (set) for intr_in\\[21\\]"]
    #[inline(always)]
    pub fn enable_21(&self) -> Enable21R {
        Enable21R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Enable (set) for intr_in\\[22\\]"]
    #[inline(always)]
    pub fn enable_22(&self) -> Enable22R {
        Enable22R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Enable (set) for intr_in\\[23\\]"]
    #[inline(always)]
    pub fn enable_23(&self) -> Enable23R {
        Enable23R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Enable (set) for intr_in\\[24\\]"]
    #[inline(always)]
    pub fn enable_24(&self) -> Enable24R {
        Enable24R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Enable (set) for intr_in\\[25\\]"]
    #[inline(always)]
    pub fn enable_25(&self) -> Enable25R {
        Enable25R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Enable (set) for intr_in\\[26\\]"]
    #[inline(always)]
    pub fn enable_26(&self) -> Enable26R {
        Enable26R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Enable (set) for intr_in\\[27\\]"]
    #[inline(always)]
    pub fn enable_27(&self) -> Enable27R {
        Enable27R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Enable (set) for intr_in\\[28\\]"]
    #[inline(always)]
    pub fn enable_28(&self) -> Enable28R {
        Enable28R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Enable (set) for intr_in\\[29\\]"]
    #[inline(always)]
    pub fn enable_29(&self) -> Enable29R {
        Enable29R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Enable (set) for intr_in\\[30\\]"]
    #[inline(always)]
    pub fn enable_30(&self) -> Enable30R {
        Enable30R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Enable (set) for intr_in\\[31\\]"]
    #[inline(always)]
    pub fn enable_31(&self) -> Enable31R {
        Enable31R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Enable (set) for intr_in\\[0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_0(&mut self) -> Enable0W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable0W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable (set) for intr_in\\[1\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_1(&mut self) -> Enable1W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable1W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable (set) for intr_in\\[2\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_2(&mut self) -> Enable2W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable2W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable (set) for intr_in\\[3\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_3(&mut self) -> Enable3W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable3W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable (set) for intr_in\\[4\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_4(&mut self) -> Enable4W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable4W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable (set) for intr_in\\[5\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_5(&mut self) -> Enable5W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable5W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable (set) for intr_in\\[6\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_6(&mut self) -> Enable6W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable6W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable (set) for intr_in\\[7\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_7(&mut self) -> Enable7W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable7W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable (set) for intr_in\\[8\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_8(&mut self) -> Enable8W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable8W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable (set) for intr_in\\[9\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_9(&mut self) -> Enable9W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable9W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable (set) for intr_in\\[10\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_10(&mut self) -> Enable10W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable10W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable (set) for intr_in\\[11\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_11(&mut self) -> Enable11W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable11W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable (set) for intr_in\\[12\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_12(&mut self) -> Enable12W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable12W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable (set) for intr_in\\[13\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_13(&mut self) -> Enable13W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable13W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable (set) for intr_in\\[14\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_14(&mut self) -> Enable14W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable14W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable (set) for intr_in\\[15\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_15(&mut self) -> Enable15W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable15W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable (set) for intr_in\\[16\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_16(&mut self) -> Enable16W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable16W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable (set) for intr_in\\[17\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_17(&mut self) -> Enable17W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable17W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable (set) for intr_in\\[18\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_18(&mut self) -> Enable18W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable18W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable (set) for intr_in\\[19\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_19(&mut self) -> Enable19W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable19W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Enable (set) for intr_in\\[20\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_20(&mut self) -> Enable20W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable20W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Enable (set) for intr_in\\[21\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_21(&mut self) -> Enable21W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable21W::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Enable (set) for intr_in\\[22\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_22(&mut self) -> Enable22W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable22W::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Enable (set) for intr_in\\[23\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_23(&mut self) -> Enable23W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable23W::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Enable (set) for intr_in\\[24\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_24(&mut self) -> Enable24W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable24W::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Enable (set) for intr_in\\[25\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_25(&mut self) -> Enable25W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable25W::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Enable (set) for intr_in\\[26\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_26(&mut self) -> Enable26W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable26W::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Enable (set) for intr_in\\[27\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_27(&mut self) -> Enable27W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable27W::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Enable (set) for intr_in\\[28\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_28(&mut self) -> Enable28W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable28W::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Enable (set) for intr_in\\[29\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_29(&mut self) -> Enable29W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable29W::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Enable (set) for intr_in\\[30\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_30(&mut self) -> Enable30W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable30W::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Enable (set) for intr_in\\[31\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_31(&mut self) -> Enable31W<Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec> {
        Enable31W::new(self, 31)
    }
}
#[doc = "PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG0\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_icss_intc__intc_slv__regs_enable_reg0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_icss_intc__intc_slv__regs_enable_reg0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec;
impl crate::RegisterSpec for Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_icss_intc__intc_slv__regs_enable_reg0::R`](R) reader structure"]
impl crate::Readable for Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_icss_intc__intc_slv__regs_enable_reg0::W`](W) writer structure"]
impl crate::Writable for Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG0 to value 0"]
impl crate::Resettable for Pr1IcssIntc_IntcSlv_RegsEnableReg0Spec {
    const RESET_VALUE: u32 = 0;
}
