<stg><name>slt</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %state_addr = getelementptr i256 %state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="14">
<![CDATA[
:3 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="14">
<![CDATA[
:3 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="256">
<![CDATA[
:4 %trunc_ln60 = trunc i256 %state_load

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="14" op_0_bw="256">
<![CDATA[
:5 %trunc_ln60_1 = trunc i256 %state_load

]]></Node>
<StgValue><ssdm name="trunc_ln60_1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %add_ln60 = add i32 %trunc_ln60, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="256" op_0_bw="32">
<![CDATA[
:7 %zext_ln60 = zext i32 %add_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:8 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:9 %add_ln60_2 = add i14 %trunc_ln60_1, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_2"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:10 %shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:11 %add_ln60_1 = add i19 %shl_ln, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %lshr_ln60_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_1, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_3"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln60_1 = zext i14 %lshr_ln60_3

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %state_addr_4 = getelementptr i256 %state, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="state_addr_4"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_4 = load i14 %state_addr_4

]]></Node>
<StgValue><ssdm name="state_load_4"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:20 %add_ln45 = add i14 %trunc_ln60_1, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:21 %shl_ln5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:22 %y = add i19 %shl_ln5, i19 64

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24 %lshr_ln = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %y, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="14">
<![CDATA[
:25 %zext_ln193 = zext i14 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln193"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %state_addr_5 = getelementptr i256 %state, i64 0, i64 %zext_ln193

]]></Node>
<StgValue><ssdm name="state_addr_5"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:27 %state_load_5 = load i14 %state_addr_5

]]></Node>
<StgValue><ssdm name="state_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_4 = load i14 %state_addr_4

]]></Node>
<StgValue><ssdm name="state_load_4"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="256">
<![CDATA[
:16 %trunc_ln60_2 = trunc i256 %state_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln60_2"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17 %trunc_ln60_6 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_4, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_6"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18 %trunc_ln60_7 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_4, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_7"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19 %trunc_ln60_8 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_4, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_8"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:23 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %state_load_4, i32 63

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:27 %state_load_5 = load i14 %state_addr_5

]]></Node>
<StgValue><ssdm name="state_load_5"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="256">
<![CDATA[
:28 %trunc_ln193 = trunc i256 %state_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln193"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29 %xor_ln194 = xor i64 %trunc_ln193, i64 %trunc_ln60_2

]]></Node>
<StgValue><ssdm name="xor_ln194"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:30 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln194, i32 63

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:31 %br_ln194 = br i1 %tmp_6, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:0 %br_ln211 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:0 %i_4 = phi i3 %i, void %.split, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:1 %k = phi i1 %k_9, void %.split, i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:2 %i = add i3 %i_4, i3 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:3 %icmp_ln211 = icmp_eq  i3 %i_4, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:5 %br_ln211 = br i1 %icmp_ln211, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="3">
<![CDATA[
.split:0 %trunc_ln50 = trunc i3 %i_4

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:1 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_2, i64 %trunc_ln60_6, i64 %trunc_ln60_7, i64 %trunc_ln60_8, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split:2 %shl_ln6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="256" op_0_bw="8">
<![CDATA[
.split:3 %zext_ln213 = zext i8 %shl_ln6

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split:4 %lshr_ln213 = lshr i256 %state_load_5, i256 %zext_ln213

]]></Node>
<StgValue><ssdm name="lshr_ln213"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="256">
<![CDATA[
.split:5 %trunc_ln213 = trunc i256 %lshr_ln213

]]></Node>
<StgValue><ssdm name="trunc_ln213"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:6 %sub_ln213 = sub i64 %tmp, i64 %trunc_ln213

]]></Node>
<StgValue><ssdm name="sub_ln213"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:7 %k1 = icmp_ult  i64 %tmp, i64 %trunc_ln213

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="1">
<![CDATA[
.split:8 %zext_ln215 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:9 %k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:10 %k_9 = or i1 %k1, i1 %k2

]]></Node>
<StgValue><ssdm name="k_9"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.split:11 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge:0 %cond = phi i1 %tmp_5, void, i1 %k, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="cond"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="256" op_0_bw="1">
<![CDATA[
._crit_edge:1 %zext_ln194 = zext i1 %cond

]]></Node>
<StgValue><ssdm name="zext_ln194"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
._crit_edge:2 %store_ln194 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_5, i256 %zext_ln194, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0">
<![CDATA[
._crit_edge:3 %ret_ln195 = ret

]]></Node>
<StgValue><ssdm name="ret_ln195"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="71" name="state" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="72" from="state" to="state_addr" fromId="71" toId="6">
</dataflow>
<dataflow id="74" from="StgValue_73" to="state_addr" fromId="73" toId="6">
</dataflow>
<dataflow id="76" from="StgValue_75" to="state_addr" fromId="75" toId="6">
</dataflow>
<dataflow id="77" from="state_addr" to="state_load" fromId="6" toId="7">
</dataflow>
<dataflow id="78" from="state_addr" to="state_load" fromId="6" toId="8">
</dataflow>
<dataflow id="79" from="state_load" to="trunc_ln60" fromId="8" toId="9">
</dataflow>
<dataflow id="80" from="state_load" to="trunc_ln60_1" fromId="8" toId="10">
</dataflow>
<dataflow id="81" from="trunc_ln60" to="add_ln60" fromId="9" toId="11">
</dataflow>
<dataflow id="83" from="StgValue_82" to="add_ln60" fromId="82" toId="11">
</dataflow>
<dataflow id="84" from="add_ln60" to="zext_ln60" fromId="11" toId="12">
</dataflow>
<dataflow id="86" from="_ssdm_op_Write.bram.p0L_a4i64packedL" to="store_ln60" fromId="85" toId="13">
</dataflow>
<dataflow id="87" from="state_addr" to="store_ln60" fromId="6" toId="13">
</dataflow>
<dataflow id="88" from="zext_ln60" to="store_ln60" fromId="12" toId="13">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln60" fromId="89" toId="13">
</dataflow>
<dataflow id="91" from="trunc_ln60_1" to="add_ln60_2" fromId="10" toId="14">
</dataflow>
<dataflow id="93" from="StgValue_92" to="add_ln60_2" fromId="92" toId="14">
</dataflow>
<dataflow id="95" from="_ssdm_op_BitConcatenate.i19.i14.i5" to="shl_ln" fromId="94" toId="15">
</dataflow>
<dataflow id="96" from="add_ln60_2" to="shl_ln" fromId="14" toId="15">
</dataflow>
<dataflow id="98" from="StgValue_97" to="shl_ln" fromId="97" toId="15">
</dataflow>
<dataflow id="99" from="shl_ln" to="add_ln60_1" fromId="15" toId="16">
</dataflow>
<dataflow id="101" from="StgValue_100" to="add_ln60_1" fromId="100" toId="16">
</dataflow>
<dataflow id="103" from="_ssdm_op_PartSelect.i14.i19.i32.i32" to="lshr_ln60_3" fromId="102" toId="17">
</dataflow>
<dataflow id="104" from="add_ln60_1" to="lshr_ln60_3" fromId="16" toId="17">
</dataflow>
<dataflow id="106" from="StgValue_105" to="lshr_ln60_3" fromId="105" toId="17">
</dataflow>
<dataflow id="108" from="StgValue_107" to="lshr_ln60_3" fromId="107" toId="17">
</dataflow>
<dataflow id="109" from="lshr_ln60_3" to="zext_ln60_1" fromId="17" toId="18">
</dataflow>
<dataflow id="110" from="state" to="state_addr_4" fromId="71" toId="19">
</dataflow>
<dataflow id="111" from="StgValue_73" to="state_addr_4" fromId="73" toId="19">
</dataflow>
<dataflow id="112" from="zext_ln60_1" to="state_addr_4" fromId="18" toId="19">
</dataflow>
<dataflow id="113" from="state_addr_4" to="state_load_4" fromId="19" toId="20">
</dataflow>
<dataflow id="114" from="trunc_ln60_1" to="add_ln45" fromId="10" toId="21">
</dataflow>
<dataflow id="116" from="StgValue_115" to="add_ln45" fromId="115" toId="21">
</dataflow>
<dataflow id="117" from="_ssdm_op_BitConcatenate.i19.i14.i5" to="shl_ln5" fromId="94" toId="22">
</dataflow>
<dataflow id="118" from="add_ln45" to="shl_ln5" fromId="21" toId="22">
</dataflow>
<dataflow id="119" from="StgValue_97" to="shl_ln5" fromId="97" toId="22">
</dataflow>
<dataflow id="120" from="shl_ln5" to="y" fromId="22" toId="23">
</dataflow>
<dataflow id="121" from="StgValue_100" to="y" fromId="100" toId="23">
</dataflow>
<dataflow id="122" from="_ssdm_op_PartSelect.i14.i19.i32.i32" to="lshr_ln" fromId="102" toId="24">
</dataflow>
<dataflow id="123" from="y" to="lshr_ln" fromId="23" toId="24">
</dataflow>
<dataflow id="124" from="StgValue_105" to="lshr_ln" fromId="105" toId="24">
</dataflow>
<dataflow id="125" from="StgValue_107" to="lshr_ln" fromId="107" toId="24">
</dataflow>
<dataflow id="126" from="lshr_ln" to="zext_ln193" fromId="24" toId="25">
</dataflow>
<dataflow id="127" from="state" to="state_addr_5" fromId="71" toId="26">
</dataflow>
<dataflow id="128" from="StgValue_73" to="state_addr_5" fromId="73" toId="26">
</dataflow>
<dataflow id="129" from="zext_ln193" to="state_addr_5" fromId="25" toId="26">
</dataflow>
<dataflow id="130" from="state_addr_5" to="state_load_5" fromId="26" toId="27">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="131" toId="28">
</dataflow>
<dataflow id="133" from="state" to="specinterface_ln0" fromId="71" toId="28">
</dataflow>
<dataflow id="135" from="empty_17" to="specinterface_ln0" fromId="134" toId="28">
</dataflow>
<dataflow id="137" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="28">
</dataflow>
<dataflow id="138" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="28">
</dataflow>
<dataflow id="140" from="empty_18" to="specinterface_ln0" fromId="139" toId="28">
</dataflow>
<dataflow id="141" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="28">
</dataflow>
<dataflow id="142" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="28">
</dataflow>
<dataflow id="143" from="empty_18" to="specinterface_ln0" fromId="139" toId="28">
</dataflow>
<dataflow id="144" from="empty_18" to="specinterface_ln0" fromId="139" toId="28">
</dataflow>
<dataflow id="145" from="empty_18" to="specinterface_ln0" fromId="139" toId="28">
</dataflow>
<dataflow id="146" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="28">
</dataflow>
<dataflow id="147" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="28">
</dataflow>
<dataflow id="148" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="28">
</dataflow>
<dataflow id="149" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="28">
</dataflow>
<dataflow id="150" from="empty_18" to="specinterface_ln0" fromId="139" toId="28">
</dataflow>
<dataflow id="151" from="empty_18" to="specinterface_ln0" fromId="139" toId="28">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="152" toId="29">
</dataflow>
<dataflow id="154" from="state" to="specbramwithbyteenable_ln0" fromId="71" toId="29">
</dataflow>
<dataflow id="155" from="state_addr_4" to="state_load_4" fromId="19" toId="30">
</dataflow>
<dataflow id="156" from="state_load_4" to="trunc_ln60_2" fromId="30" toId="31">
</dataflow>
<dataflow id="158" from="_ssdm_op_PartSelect.i64.i256.i32.i32" to="trunc_ln60_6" fromId="157" toId="32">
</dataflow>
<dataflow id="159" from="state_load_4" to="trunc_ln60_6" fromId="30" toId="32">
</dataflow>
<dataflow id="161" from="StgValue_160" to="trunc_ln60_6" fromId="160" toId="32">
</dataflow>
<dataflow id="163" from="StgValue_162" to="trunc_ln60_6" fromId="162" toId="32">
</dataflow>
<dataflow id="164" from="_ssdm_op_PartSelect.i64.i256.i32.i32" to="trunc_ln60_7" fromId="157" toId="33">
</dataflow>
<dataflow id="165" from="state_load_4" to="trunc_ln60_7" fromId="30" toId="33">
</dataflow>
<dataflow id="167" from="StgValue_166" to="trunc_ln60_7" fromId="166" toId="33">
</dataflow>
<dataflow id="169" from="StgValue_168" to="trunc_ln60_7" fromId="168" toId="33">
</dataflow>
<dataflow id="170" from="_ssdm_op_PartSelect.i64.i256.i32.i32" to="trunc_ln60_8" fromId="157" toId="34">
</dataflow>
<dataflow id="171" from="state_load_4" to="trunc_ln60_8" fromId="30" toId="34">
</dataflow>
<dataflow id="173" from="StgValue_172" to="trunc_ln60_8" fromId="172" toId="34">
</dataflow>
<dataflow id="175" from="StgValue_174" to="trunc_ln60_8" fromId="174" toId="34">
</dataflow>
<dataflow id="177" from="_ssdm_op_BitSelect.i1.i256.i32" to="tmp_5" fromId="176" toId="35">
</dataflow>
<dataflow id="178" from="state_load_4" to="tmp_5" fromId="30" toId="35">
</dataflow>
<dataflow id="180" from="StgValue_179" to="tmp_5" fromId="179" toId="35">
</dataflow>
<dataflow id="181" from="state_addr_5" to="state_load_5" fromId="26" toId="36">
</dataflow>
<dataflow id="182" from="state_load_5" to="trunc_ln193" fromId="36" toId="37">
</dataflow>
<dataflow id="183" from="trunc_ln193" to="xor_ln194" fromId="37" toId="38">
</dataflow>
<dataflow id="184" from="trunc_ln60_2" to="xor_ln194" fromId="31" toId="38">
</dataflow>
<dataflow id="186" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_6" fromId="185" toId="39">
</dataflow>
<dataflow id="187" from="xor_ln194" to="tmp_6" fromId="38" toId="39">
</dataflow>
<dataflow id="188" from="StgValue_179" to="tmp_6" fromId="179" toId="39">
</dataflow>
<dataflow id="189" from="tmp_6" to="br_ln194" fromId="39" toId="40">
</dataflow>
<dataflow id="190" from="i" to="i_4" fromId="44" toId="42">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="191" from="br_ln0" to="i_4" fromId="59" toId="42">
<BackEdge/>
</dataflow>
<dataflow id="193" from="StgValue_192" to="i_4" fromId="192" toId="42">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="194" from="br_ln211" to="i_4" fromId="41" toId="42">
</dataflow>
<dataflow id="195" from="k_9" to="k" fromId="58" toId="43">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="196" from="br_ln0" to="k" fromId="59" toId="43">
<BackEdge/>
</dataflow>
<dataflow id="198" from="StgValue_197" to="k" fromId="197" toId="43">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="199" from="br_ln211" to="k" fromId="41" toId="43">
</dataflow>
<dataflow id="200" from="i_4" to="i" fromId="42" toId="44">
</dataflow>
<dataflow id="202" from="StgValue_201" to="i" fromId="201" toId="44">
</dataflow>
<dataflow id="203" from="i_4" to="icmp_ln211" fromId="42" toId="45">
</dataflow>
<dataflow id="205" from="StgValue_204" to="icmp_ln211" fromId="204" toId="45">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="206" toId="46">
</dataflow>
<dataflow id="209" from="StgValue_208" to="empty" fromId="208" toId="46">
</dataflow>
<dataflow id="210" from="StgValue_208" to="empty" fromId="208" toId="46">
</dataflow>
<dataflow id="211" from="StgValue_208" to="empty" fromId="208" toId="46">
</dataflow>
<dataflow id="212" from="icmp_ln211" to="br_ln211" fromId="45" toId="47">
</dataflow>
<dataflow id="213" from="i_4" to="trunc_ln50" fromId="42" toId="48">
</dataflow>
<dataflow id="215" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp" fromId="214" toId="49">
</dataflow>
<dataflow id="216" from="trunc_ln60_2" to="tmp" fromId="31" toId="49">
</dataflow>
<dataflow id="217" from="trunc_ln60_6" to="tmp" fromId="32" toId="49">
</dataflow>
<dataflow id="218" from="trunc_ln60_7" to="tmp" fromId="33" toId="49">
</dataflow>
<dataflow id="219" from="trunc_ln60_8" to="tmp" fromId="34" toId="49">
</dataflow>
<dataflow id="220" from="trunc_ln50" to="tmp" fromId="48" toId="49">
</dataflow>
<dataflow id="222" from="_ssdm_op_BitConcatenate.i8.i2.i6" to="shl_ln6" fromId="221" toId="50">
</dataflow>
<dataflow id="223" from="trunc_ln50" to="shl_ln6" fromId="48" toId="50">
</dataflow>
<dataflow id="225" from="StgValue_224" to="shl_ln6" fromId="224" toId="50">
</dataflow>
<dataflow id="226" from="shl_ln6" to="zext_ln213" fromId="50" toId="51">
</dataflow>
<dataflow id="227" from="state_load_5" to="lshr_ln213" fromId="36" toId="52">
</dataflow>
<dataflow id="228" from="zext_ln213" to="lshr_ln213" fromId="51" toId="52">
</dataflow>
<dataflow id="229" from="lshr_ln213" to="trunc_ln213" fromId="52" toId="53">
</dataflow>
<dataflow id="230" from="tmp" to="sub_ln213" fromId="49" toId="54">
</dataflow>
<dataflow id="231" from="trunc_ln213" to="sub_ln213" fromId="53" toId="54">
</dataflow>
<dataflow id="232" from="tmp" to="k1" fromId="49" toId="55">
</dataflow>
<dataflow id="233" from="trunc_ln213" to="k1" fromId="53" toId="55">
</dataflow>
<dataflow id="234" from="k" to="zext_ln215" fromId="43" toId="56">
</dataflow>
<dataflow id="235" from="sub_ln213" to="k2" fromId="54" toId="57">
</dataflow>
<dataflow id="236" from="zext_ln215" to="k2" fromId="56" toId="57">
</dataflow>
<dataflow id="237" from="k1" to="k_9" fromId="55" toId="58">
</dataflow>
<dataflow id="238" from="k2" to="k_9" fromId="57" toId="58">
</dataflow>
<dataflow id="239" from="tmp_5" to="cond" fromId="35" toId="61">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="240" from="br_ln194" to="cond" fromId="40" toId="61">
</dataflow>
<dataflow id="241" from="k" to="cond" fromId="43" toId="61">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="242" from="br_ln0" to="cond" fromId="60" toId="61">
</dataflow>
<dataflow id="243" from="cond" to="zext_ln194" fromId="61" toId="62">
</dataflow>
<dataflow id="244" from="_ssdm_op_Write.bram.p0L_a4i64packedL" to="store_ln194" fromId="85" toId="63">
</dataflow>
<dataflow id="245" from="state_addr_5" to="store_ln194" fromId="26" toId="63">
</dataflow>
<dataflow id="246" from="zext_ln194" to="store_ln194" fromId="62" toId="63">
</dataflow>
<dataflow id="247" from="StgValue_82" to="store_ln194" fromId="82" toId="63">
</dataflow>
<dataflow id="248" from="tmp_6" to="StgValue_4" fromId="39" toId="4">
</dataflow>
<dataflow id="249" from="tmp_6" to="StgValue_5" fromId="39" toId="5">
</dataflow>
<dataflow id="250" from="icmp_ln211" to="StgValue_5" fromId="45" toId="5">
</dataflow>
</dataflows>


</stg>
