INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.srcs/sources_1/new/FLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fls
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.srcs/sources_1/new/Sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sig
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD-experiment/Lab1-ALU/Lab1-ALU.srcs/sim_1/new/sim11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim11
