INFO: [VRFC 10-163] Analyzing VHDL file "C:/devWorks/PETEMP/VHDL_1920_TestbenchExample/VHDL_1920_TestbenchExample.srcs/sim_1/new/VHDL_Example2_FSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VHDL_Example2_FSM_tb'
