Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Feb 12 20:26:37 2021
| Host         : Alex-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file urcRover_timing_summary_routed.rpt -pb urcRover_timing_summary_routed.pb -rpx urcRover_timing_summary_routed.rpx -warn_on_violation
| Design       : urcRover
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (56)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (56)
-------------------------------
 There are 56 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.727        0.000                      0                  100        0.068        0.000                      0                  100        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
OSCCLK                  {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
OSCCLK                                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.727        0.000                      0                  100        0.310        0.000                      0                  100        4.500        0.000                       0                    58  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.744        0.000                      0                  100        0.310        0.000                      0                  100        4.500        0.000                       0                    58  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.727        0.000                      0                  100        0.068        0.000                      0                  100  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.727        0.000                      0                  100        0.068        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  OSCCLK
  To Clock:  OSCCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OSCCLK
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { OSCCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 2.150ns (53.186%)  route 1.892ns (46.814%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.624    -0.869    gottaBlast/CLK
    SLICE_X63Y28         FDRE                                         r  gottaBlast/baudCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  gottaBlast/baudCounter_reg[0]/Q
                         net (fo=3, routed)           1.091     0.678    gottaBlast/baudCounter[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.273 r  gottaBlast/baudCounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.273    gottaBlast/baudCounter_reg[4]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.390 r  gottaBlast/baudCounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.390    gottaBlast/baudCounter_reg[8]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.507 r  gottaBlast/baudCounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.507    gottaBlast/baudCounter_reg[12]_i_2_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.624 r  gottaBlast/baudCounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.624    gottaBlast/baudCounter_reg[16]_i_2_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.741 r  gottaBlast/baudCounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.741    gottaBlast/baudCounter_reg[20]_i_2_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.858 r  gottaBlast/baudCounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.858    gottaBlast/baudCounter_reg[24]_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.077 r  gottaBlast/baudCounter_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.802     2.879    gottaBlast/data0[25]
    SLICE_X63Y34         LUT5 (Prop_lut5_I4_O)        0.295     3.174 r  gottaBlast/baudCounter[25]_i_1/O
                         net (fo=1, routed)           0.000     3.174    gottaBlast/baudCounter_0[25]
    SLICE_X63Y34         FDRE                                         r  gottaBlast/baudCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.513     8.537    gottaBlast/CLK
    SLICE_X63Y34         FDRE                                         r  gottaBlast/baudCounter_reg[25]/C
                         clock pessimism              0.577     9.114    
                         clock uncertainty           -0.242     8.872    
    SLICE_X63Y34         FDRE (Setup_fdre_C_D)        0.029     8.901    gottaBlast/baudCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 2.267ns (56.612%)  route 1.737ns (43.388%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.624    -0.869    gottaBlast/CLK
    SLICE_X63Y28         FDRE                                         r  gottaBlast/baudCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  gottaBlast/baudCounter_reg[0]/Q
                         net (fo=3, routed)           1.091     0.678    gottaBlast/baudCounter[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.273 r  gottaBlast/baudCounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.273    gottaBlast/baudCounter_reg[4]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.390 r  gottaBlast/baudCounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.390    gottaBlast/baudCounter_reg[8]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.507 r  gottaBlast/baudCounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.507    gottaBlast/baudCounter_reg[12]_i_2_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.624 r  gottaBlast/baudCounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.624    gottaBlast/baudCounter_reg[16]_i_2_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.741 r  gottaBlast/baudCounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.741    gottaBlast/baudCounter_reg[20]_i_2_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.858 r  gottaBlast/baudCounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.858    gottaBlast/baudCounter_reg[24]_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.975 r  gottaBlast/baudCounter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.975    gottaBlast/baudCounter_reg[28]_i_2_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.194 r  gottaBlast/baudCounter_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.647     2.841    gottaBlast/data0[29]
    SLICE_X65Y35         LUT5 (Prop_lut5_I4_O)        0.295     3.136 r  gottaBlast/baudCounter[29]_i_1/O
                         net (fo=1, routed)           0.000     3.136    gottaBlast/baudCounter_0[29]
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.514     8.538    gottaBlast/CLK
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[29]/C
                         clock pessimism              0.577     9.115    
                         clock uncertainty           -0.242     8.873    
    SLICE_X65Y35         FDRE (Setup_fdre_C_D)        0.029     8.902    gottaBlast/baudCounter_reg[29]
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 2.258ns (56.554%)  route 1.735ns (43.446%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.624    -0.869    gottaBlast/CLK
    SLICE_X63Y28         FDRE                                         r  gottaBlast/baudCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  gottaBlast/baudCounter_reg[0]/Q
                         net (fo=3, routed)           1.091     0.678    gottaBlast/baudCounter[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.273 r  gottaBlast/baudCounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.273    gottaBlast/baudCounter_reg[4]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.390 r  gottaBlast/baudCounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.390    gottaBlast/baudCounter_reg[8]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.507 r  gottaBlast/baudCounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.507    gottaBlast/baudCounter_reg[12]_i_2_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.624 r  gottaBlast/baudCounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.624    gottaBlast/baudCounter_reg[16]_i_2_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.741 r  gottaBlast/baudCounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.741    gottaBlast/baudCounter_reg[20]_i_2_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.858 r  gottaBlast/baudCounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.858    gottaBlast/baudCounter_reg[24]_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.173 r  gottaBlast/baudCounter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.644     2.817    gottaBlast/data0[28]
    SLICE_X65Y34         LUT5 (Prop_lut5_I4_O)        0.307     3.124 r  gottaBlast/baudCounter[28]_i_1/O
                         net (fo=1, routed)           0.000     3.124    gottaBlast/baudCounter_0[28]
    SLICE_X65Y34         FDRE                                         r  gottaBlast/baudCounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.513     8.537    gottaBlast/CLK
    SLICE_X65Y34         FDRE                                         r  gottaBlast/baudCounter_reg[28]/C
                         clock pessimism              0.577     9.114    
                         clock uncertainty           -0.242     8.872    
    SLICE_X65Y34         FDRE (Setup_fdre_C_D)        0.031     8.903    gottaBlast/baudCounter_reg[28]
  -------------------------------------------------------------------
                         required time                          8.903    
                         arrival time                          -3.124    
  -------------------------------------------------------------------
                         slack                                  5.779    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.704ns (17.680%)  route 3.278ns (82.320%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.624    -0.869    gottaBlast/CLK
    SLICE_X63Y28         FDRE                                         r  gottaBlast/baudCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  gottaBlast/baudCounter_reg[0]/Q
                         net (fo=3, routed)           1.572     1.159    gottaBlast/baudCounter[0]
    SLICE_X65Y28         LUT5 (Prop_lut5_I2_O)        0.124     1.283 r  gottaBlast/baudCounter[31]_i_4/O
                         net (fo=32, routed)          1.706     2.989    gottaBlast/baudCounter[31]_i_4_n_0
    SLICE_X65Y35         LUT5 (Prop_lut5_I2_O)        0.124     3.113 r  gottaBlast/baudCounter[31]_i_1/O
                         net (fo=1, routed)           0.000     3.113    gottaBlast/baudCounter_0[31]
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.514     8.538    gottaBlast/CLK
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[31]/C
                         clock pessimism              0.577     9.115    
                         clock uncertainty           -0.242     8.873    
    SLICE_X65Y35         FDRE (Setup_fdre_C_D)        0.031     8.904    gottaBlast/baudCounter_reg[31]
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.828ns (20.918%)  route 3.130ns (79.082%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.630    -0.863    gottaBlast/CLK
    SLICE_X65Y33         FDRE                                         r  gottaBlast/baudCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.407 r  gottaBlast/baudCounter_reg[21]/Q
                         net (fo=2, routed)           0.698     0.291    gottaBlast/baudCounter[21]
    SLICE_X65Y33         LUT4 (Prop_lut4_I0_O)        0.124     0.415 r  gottaBlast/baudCounter[31]_i_7/O
                         net (fo=1, routed)           0.403     0.818    gottaBlast/baudCounter[31]_i_7_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I4_O)        0.124     0.942 r  gottaBlast/baudCounter[31]_i_2/O
                         net (fo=32, routed)          2.029     2.971    gottaBlast/baudCounter[31]_i_2_n_0
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.124     3.095 r  gottaBlast/baudCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     3.095    gottaBlast/baudCounter_0[3]
    SLICE_X65Y28         FDRE                                         r  gottaBlast/baudCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.507     8.531    gottaBlast/CLK
    SLICE_X65Y28         FDRE                                         r  gottaBlast/baudCounter_reg[3]/C
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.242     8.866    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.031     8.897    gottaBlast/baudCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.897    
                         arrival time                          -3.095    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.828ns (21.057%)  route 3.104ns (78.943%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.630    -0.863    gottaBlast/CLK
    SLICE_X65Y33         FDRE                                         r  gottaBlast/baudCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.407 r  gottaBlast/baudCounter_reg[21]/Q
                         net (fo=2, routed)           0.698     0.291    gottaBlast/baudCounter[21]
    SLICE_X65Y33         LUT4 (Prop_lut4_I0_O)        0.124     0.415 r  gottaBlast/baudCounter[31]_i_7/O
                         net (fo=1, routed)           0.403     0.818    gottaBlast/baudCounter[31]_i_7_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I4_O)        0.124     0.942 r  gottaBlast/baudCounter[31]_i_2/O
                         net (fo=32, routed)          2.003     2.945    gottaBlast/baudCounter[31]_i_2_n_0
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.124     3.069 r  gottaBlast/baudCounter[6]_i_1/O
                         net (fo=1, routed)           0.000     3.069    gottaBlast/baudCounter_0[6]
    SLICE_X63Y29         FDRE                                         r  gottaBlast/baudCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.508     8.532    gottaBlast/CLK
    SLICE_X63Y29         FDRE                                         r  gottaBlast/baudCounter_reg[6]/C
                         clock pessimism              0.577     9.109    
                         clock uncertainty           -0.242     8.867    
    SLICE_X63Y29         FDRE (Setup_fdre_C_D)        0.029     8.896    gottaBlast/baudCounter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.896    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 2.382ns (61.328%)  route 1.502ns (38.672%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.624    -0.869    gottaBlast/CLK
    SLICE_X63Y28         FDRE                                         r  gottaBlast/baudCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  gottaBlast/baudCounter_reg[0]/Q
                         net (fo=3, routed)           1.091     0.678    gottaBlast/baudCounter[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.273 r  gottaBlast/baudCounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.273    gottaBlast/baudCounter_reg[4]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.390 r  gottaBlast/baudCounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.390    gottaBlast/baudCounter_reg[8]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.507 r  gottaBlast/baudCounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.507    gottaBlast/baudCounter_reg[12]_i_2_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.624 r  gottaBlast/baudCounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.624    gottaBlast/baudCounter_reg[16]_i_2_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.741 r  gottaBlast/baudCounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.741    gottaBlast/baudCounter_reg[20]_i_2_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.858 r  gottaBlast/baudCounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.858    gottaBlast/baudCounter_reg[24]_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.975 r  gottaBlast/baudCounter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.975    gottaBlast/baudCounter_reg[28]_i_2_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.298 r  gottaBlast/baudCounter_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.411     2.709    gottaBlast/data0[30]
    SLICE_X65Y35         LUT5 (Prop_lut5_I4_O)        0.306     3.015 r  gottaBlast/baudCounter[30]_i_1/O
                         net (fo=1, routed)           0.000     3.015    gottaBlast/baudCounter_0[30]
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.514     8.538    gottaBlast/CLK
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[30]/C
                         clock pessimism              0.577     9.115    
                         clock uncertainty           -0.242     8.873    
    SLICE_X65Y35         FDRE (Setup_fdre_C_D)        0.031     8.904    gottaBlast/baudCounter_reg[30]
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 gottaBlast/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.934ns (25.781%)  route 2.689ns (74.219%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -0.864    gottaBlast/CLK
    SLICE_X63Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  gottaBlast/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           1.599     1.192    gottaBlast/FSM_onehot_state_reg_n_0_[8]
    SLICE_X63Y32         LUT5 (Prop_lut5_I2_O)        0.152     1.344 r  gottaBlast/FSM_onehot_state[12]_i_2/O
                         net (fo=1, routed)           0.439     1.782    gottaBlast/FSM_onehot_state[12]_i_2_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I0_O)        0.326     2.108 r  gottaBlast/FSM_onehot_state[12]_i_1/O
                         net (fo=13, routed)          0.651     2.759    gottaBlast/FSM_onehot_state[12]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511     8.535    gottaBlast/CLK
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.870    
    SLICE_X64Y32         FDRE (Setup_fdre_C_CE)      -0.169     8.701    gottaBlast/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 gottaBlast/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.934ns (25.781%)  route 2.689ns (74.219%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -0.864    gottaBlast/CLK
    SLICE_X63Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  gottaBlast/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           1.599     1.192    gottaBlast/FSM_onehot_state_reg_n_0_[8]
    SLICE_X63Y32         LUT5 (Prop_lut5_I2_O)        0.152     1.344 r  gottaBlast/FSM_onehot_state[12]_i_2/O
                         net (fo=1, routed)           0.439     1.782    gottaBlast/FSM_onehot_state[12]_i_2_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I0_O)        0.326     2.108 r  gottaBlast/FSM_onehot_state[12]_i_1/O
                         net (fo=13, routed)          0.651     2.759    gottaBlast/FSM_onehot_state[12]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511     8.535    gottaBlast/CLK
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.870    
    SLICE_X64Y32         FDRE (Setup_fdre_C_CE)      -0.169     8.701    gottaBlast/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 gottaBlast/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.934ns (25.781%)  route 2.689ns (74.219%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -0.864    gottaBlast/CLK
    SLICE_X63Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  gottaBlast/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           1.599     1.192    gottaBlast/FSM_onehot_state_reg_n_0_[8]
    SLICE_X63Y32         LUT5 (Prop_lut5_I2_O)        0.152     1.344 r  gottaBlast/FSM_onehot_state[12]_i_2/O
                         net (fo=1, routed)           0.439     1.782    gottaBlast/FSM_onehot_state[12]_i_2_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I0_O)        0.326     2.108 r  gottaBlast/FSM_onehot_state[12]_i_1/O
                         net (fo=13, routed)          0.651     2.759    gottaBlast/FSM_onehot_state[12]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511     8.535    gottaBlast/CLK
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.870    
    SLICE_X64Y32         FDRE (Setup_fdre_C_CE)      -0.169     8.701    gottaBlast/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  5.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 clkgen/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.091%)  route 0.176ns (57.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.984ns
    Clock Pessimism Removal (CPR):    -0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.369    -1.309    clkgen/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.289 r  clkgen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.305    -0.984    clkgen/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X0Y45          FDCE                                         r  clkgen/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.128    -0.856 r  clkgen/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.680    clkgen/inst/seq_reg1[4]
    SLICE_X0Y45          FDCE                                         r  clkgen/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.822    clkgen/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.779 r  clkgen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.532    -1.247    clkgen/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X0Y45          FDCE                                         r  clkgen/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.263    -0.984    
    SLICE_X0Y45          FDCE (Hold_fdce_C_D)        -0.006    -0.990    clkgen/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.990    
                         arrival time                          -0.680    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.955%)  route 0.236ns (59.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.589    -0.575    gottaBlast/CLK
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  gottaBlast/FSM_onehot_state_reg[3]/Q
                         net (fo=2, routed)           0.236    -0.174    gottaBlast/FSM_onehot_state_reg_n_0_[3]
    SLICE_X62Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.858    -0.813    gottaBlast/CLK
    SLICE_X62Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.252    -0.561    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.070    -0.491    gottaBlast/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/BaudTick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.478%)  route 0.222ns (51.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.222    -0.190    gottaBlast/uartReady
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.145 r  gottaBlast/BaudTick_i_1/O
                         net (fo=1, routed)           0.000    -0.145    gottaBlast/BaudTick_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  gottaBlast/BaudTick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X62Y31         FDRE                                         r  gottaBlast/BaudTick_reg/C
                         clock pessimism              0.252    -0.562    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.091    -0.471    gottaBlast/BaudTick_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.186    -0.226    gottaBlast/uartReady
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[10]/C
                         clock pessimism              0.251    -0.563    
    SLICE_X65Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.581    gottaBlast/baudCounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.186    -0.226    gottaBlast/uartReady
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[12]/C
                         clock pessimism              0.251    -0.563    
    SLICE_X65Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.581    gottaBlast/baudCounter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.186    -0.226    gottaBlast/uartReady
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[16]/C
                         clock pessimism              0.251    -0.563    
    SLICE_X65Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.581    gottaBlast/baudCounter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.623%)  route 0.195ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.195    -0.216    gottaBlast/uartReady
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[13]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X63Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.580    gottaBlast/baudCounter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.623%)  route 0.195ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.195    -0.216    gottaBlast/uartReady
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[14]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X63Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.580    gottaBlast/baudCounter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.623%)  route 0.195ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.195    -0.216    gottaBlast/uartReady
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[15]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X63Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.580    gottaBlast/baudCounter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.020%)  route 0.291ns (63.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[12]/Q
                         net (fo=2, routed)           0.291    -0.121    gottaBlast/FSM_onehot_state_reg_n_0_[12]
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.089    -0.487    gottaBlast/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.366    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clkgen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      clkgen/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y31     gottaBlast/BaudTick_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y31     gottaBlast/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y31     gottaBlast/FSM_onehot_state_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y31     gottaBlast/FSM_onehot_state_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y31     gottaBlast/FSM_onehot_state_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y31     gottaBlast/baudCounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y30     gottaBlast/baudCounter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y31     gottaBlast/baudCounter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y31     gottaBlast/baudCounter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y31     gottaBlast/baudCounter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { OSCCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.744ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 2.150ns (53.186%)  route 1.892ns (46.814%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.624    -0.869    gottaBlast/CLK
    SLICE_X63Y28         FDRE                                         r  gottaBlast/baudCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  gottaBlast/baudCounter_reg[0]/Q
                         net (fo=3, routed)           1.091     0.678    gottaBlast/baudCounter[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.273 r  gottaBlast/baudCounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.273    gottaBlast/baudCounter_reg[4]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.390 r  gottaBlast/baudCounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.390    gottaBlast/baudCounter_reg[8]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.507 r  gottaBlast/baudCounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.507    gottaBlast/baudCounter_reg[12]_i_2_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.624 r  gottaBlast/baudCounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.624    gottaBlast/baudCounter_reg[16]_i_2_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.741 r  gottaBlast/baudCounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.741    gottaBlast/baudCounter_reg[20]_i_2_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.858 r  gottaBlast/baudCounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.858    gottaBlast/baudCounter_reg[24]_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.077 r  gottaBlast/baudCounter_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.802     2.879    gottaBlast/data0[25]
    SLICE_X63Y34         LUT5 (Prop_lut5_I4_O)        0.295     3.174 r  gottaBlast/baudCounter[25]_i_1/O
                         net (fo=1, routed)           0.000     3.174    gottaBlast/baudCounter_0[25]
    SLICE_X63Y34         FDRE                                         r  gottaBlast/baudCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.513     8.537    gottaBlast/CLK
    SLICE_X63Y34         FDRE                                         r  gottaBlast/baudCounter_reg[25]/C
                         clock pessimism              0.577     9.114    
                         clock uncertainty           -0.226     8.888    
    SLICE_X63Y34         FDRE (Setup_fdre_C_D)        0.029     8.917    gottaBlast/baudCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          8.917    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                  5.744    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 2.267ns (56.612%)  route 1.737ns (43.388%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.624    -0.869    gottaBlast/CLK
    SLICE_X63Y28         FDRE                                         r  gottaBlast/baudCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  gottaBlast/baudCounter_reg[0]/Q
                         net (fo=3, routed)           1.091     0.678    gottaBlast/baudCounter[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.273 r  gottaBlast/baudCounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.273    gottaBlast/baudCounter_reg[4]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.390 r  gottaBlast/baudCounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.390    gottaBlast/baudCounter_reg[8]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.507 r  gottaBlast/baudCounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.507    gottaBlast/baudCounter_reg[12]_i_2_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.624 r  gottaBlast/baudCounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.624    gottaBlast/baudCounter_reg[16]_i_2_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.741 r  gottaBlast/baudCounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.741    gottaBlast/baudCounter_reg[20]_i_2_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.858 r  gottaBlast/baudCounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.858    gottaBlast/baudCounter_reg[24]_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.975 r  gottaBlast/baudCounter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.975    gottaBlast/baudCounter_reg[28]_i_2_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.194 r  gottaBlast/baudCounter_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.647     2.841    gottaBlast/data0[29]
    SLICE_X65Y35         LUT5 (Prop_lut5_I4_O)        0.295     3.136 r  gottaBlast/baudCounter[29]_i_1/O
                         net (fo=1, routed)           0.000     3.136    gottaBlast/baudCounter_0[29]
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.514     8.538    gottaBlast/CLK
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[29]/C
                         clock pessimism              0.577     9.115    
                         clock uncertainty           -0.226     8.889    
    SLICE_X65Y35         FDRE (Setup_fdre_C_D)        0.029     8.918    gottaBlast/baudCounter_reg[29]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 2.258ns (56.554%)  route 1.735ns (43.446%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.624    -0.869    gottaBlast/CLK
    SLICE_X63Y28         FDRE                                         r  gottaBlast/baudCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  gottaBlast/baudCounter_reg[0]/Q
                         net (fo=3, routed)           1.091     0.678    gottaBlast/baudCounter[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.273 r  gottaBlast/baudCounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.273    gottaBlast/baudCounter_reg[4]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.390 r  gottaBlast/baudCounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.390    gottaBlast/baudCounter_reg[8]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.507 r  gottaBlast/baudCounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.507    gottaBlast/baudCounter_reg[12]_i_2_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.624 r  gottaBlast/baudCounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.624    gottaBlast/baudCounter_reg[16]_i_2_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.741 r  gottaBlast/baudCounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.741    gottaBlast/baudCounter_reg[20]_i_2_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.858 r  gottaBlast/baudCounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.858    gottaBlast/baudCounter_reg[24]_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.173 r  gottaBlast/baudCounter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.644     2.817    gottaBlast/data0[28]
    SLICE_X65Y34         LUT5 (Prop_lut5_I4_O)        0.307     3.124 r  gottaBlast/baudCounter[28]_i_1/O
                         net (fo=1, routed)           0.000     3.124    gottaBlast/baudCounter_0[28]
    SLICE_X65Y34         FDRE                                         r  gottaBlast/baudCounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.513     8.537    gottaBlast/CLK
    SLICE_X65Y34         FDRE                                         r  gottaBlast/baudCounter_reg[28]/C
                         clock pessimism              0.577     9.114    
                         clock uncertainty           -0.226     8.888    
    SLICE_X65Y34         FDRE (Setup_fdre_C_D)        0.031     8.919    gottaBlast/baudCounter_reg[28]
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -3.124    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.704ns (17.680%)  route 3.278ns (82.320%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.624    -0.869    gottaBlast/CLK
    SLICE_X63Y28         FDRE                                         r  gottaBlast/baudCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  gottaBlast/baudCounter_reg[0]/Q
                         net (fo=3, routed)           1.572     1.159    gottaBlast/baudCounter[0]
    SLICE_X65Y28         LUT5 (Prop_lut5_I2_O)        0.124     1.283 r  gottaBlast/baudCounter[31]_i_4/O
                         net (fo=32, routed)          1.706     2.989    gottaBlast/baudCounter[31]_i_4_n_0
    SLICE_X65Y35         LUT5 (Prop_lut5_I2_O)        0.124     3.113 r  gottaBlast/baudCounter[31]_i_1/O
                         net (fo=1, routed)           0.000     3.113    gottaBlast/baudCounter_0[31]
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.514     8.538    gottaBlast/CLK
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[31]/C
                         clock pessimism              0.577     9.115    
                         clock uncertainty           -0.226     8.889    
    SLICE_X65Y35         FDRE (Setup_fdre_C_D)        0.031     8.920    gottaBlast/baudCounter_reg[31]
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.828ns (20.918%)  route 3.130ns (79.082%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.630    -0.863    gottaBlast/CLK
    SLICE_X65Y33         FDRE                                         r  gottaBlast/baudCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.407 r  gottaBlast/baudCounter_reg[21]/Q
                         net (fo=2, routed)           0.698     0.291    gottaBlast/baudCounter[21]
    SLICE_X65Y33         LUT4 (Prop_lut4_I0_O)        0.124     0.415 r  gottaBlast/baudCounter[31]_i_7/O
                         net (fo=1, routed)           0.403     0.818    gottaBlast/baudCounter[31]_i_7_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I4_O)        0.124     0.942 r  gottaBlast/baudCounter[31]_i_2/O
                         net (fo=32, routed)          2.029     2.971    gottaBlast/baudCounter[31]_i_2_n_0
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.124     3.095 r  gottaBlast/baudCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     3.095    gottaBlast/baudCounter_0[3]
    SLICE_X65Y28         FDRE                                         r  gottaBlast/baudCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.507     8.531    gottaBlast/CLK
    SLICE_X65Y28         FDRE                                         r  gottaBlast/baudCounter_reg[3]/C
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.226     8.882    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.031     8.913    gottaBlast/baudCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.913    
                         arrival time                          -3.095    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.828ns (21.057%)  route 3.104ns (78.943%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.630    -0.863    gottaBlast/CLK
    SLICE_X65Y33         FDRE                                         r  gottaBlast/baudCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.407 r  gottaBlast/baudCounter_reg[21]/Q
                         net (fo=2, routed)           0.698     0.291    gottaBlast/baudCounter[21]
    SLICE_X65Y33         LUT4 (Prop_lut4_I0_O)        0.124     0.415 r  gottaBlast/baudCounter[31]_i_7/O
                         net (fo=1, routed)           0.403     0.818    gottaBlast/baudCounter[31]_i_7_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I4_O)        0.124     0.942 r  gottaBlast/baudCounter[31]_i_2/O
                         net (fo=32, routed)          2.003     2.945    gottaBlast/baudCounter[31]_i_2_n_0
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.124     3.069 r  gottaBlast/baudCounter[6]_i_1/O
                         net (fo=1, routed)           0.000     3.069    gottaBlast/baudCounter_0[6]
    SLICE_X63Y29         FDRE                                         r  gottaBlast/baudCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.508     8.532    gottaBlast/CLK
    SLICE_X63Y29         FDRE                                         r  gottaBlast/baudCounter_reg[6]/C
                         clock pessimism              0.577     9.109    
                         clock uncertainty           -0.226     8.883    
    SLICE_X63Y29         FDRE (Setup_fdre_C_D)        0.029     8.912    gottaBlast/baudCounter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.912    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 2.382ns (61.328%)  route 1.502ns (38.672%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.624    -0.869    gottaBlast/CLK
    SLICE_X63Y28         FDRE                                         r  gottaBlast/baudCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  gottaBlast/baudCounter_reg[0]/Q
                         net (fo=3, routed)           1.091     0.678    gottaBlast/baudCounter[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.273 r  gottaBlast/baudCounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.273    gottaBlast/baudCounter_reg[4]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.390 r  gottaBlast/baudCounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.390    gottaBlast/baudCounter_reg[8]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.507 r  gottaBlast/baudCounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.507    gottaBlast/baudCounter_reg[12]_i_2_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.624 r  gottaBlast/baudCounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.624    gottaBlast/baudCounter_reg[16]_i_2_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.741 r  gottaBlast/baudCounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.741    gottaBlast/baudCounter_reg[20]_i_2_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.858 r  gottaBlast/baudCounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.858    gottaBlast/baudCounter_reg[24]_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.975 r  gottaBlast/baudCounter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.975    gottaBlast/baudCounter_reg[28]_i_2_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.298 r  gottaBlast/baudCounter_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.411     2.709    gottaBlast/data0[30]
    SLICE_X65Y35         LUT5 (Prop_lut5_I4_O)        0.306     3.015 r  gottaBlast/baudCounter[30]_i_1/O
                         net (fo=1, routed)           0.000     3.015    gottaBlast/baudCounter_0[30]
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.514     8.538    gottaBlast/CLK
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[30]/C
                         clock pessimism              0.577     9.115    
                         clock uncertainty           -0.226     8.889    
    SLICE_X65Y35         FDRE (Setup_fdre_C_D)        0.031     8.920    gottaBlast/baudCounter_reg[30]
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 gottaBlast/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.934ns (25.781%)  route 2.689ns (74.219%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -0.864    gottaBlast/CLK
    SLICE_X63Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  gottaBlast/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           1.599     1.192    gottaBlast/FSM_onehot_state_reg_n_0_[8]
    SLICE_X63Y32         LUT5 (Prop_lut5_I2_O)        0.152     1.344 r  gottaBlast/FSM_onehot_state[12]_i_2/O
                         net (fo=1, routed)           0.439     1.782    gottaBlast/FSM_onehot_state[12]_i_2_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I0_O)        0.326     2.108 r  gottaBlast/FSM_onehot_state[12]_i_1/O
                         net (fo=13, routed)          0.651     2.759    gottaBlast/FSM_onehot_state[12]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511     8.535    gottaBlast/CLK
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.226     8.886    
    SLICE_X64Y32         FDRE (Setup_fdre_C_CE)      -0.169     8.717    gottaBlast/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 gottaBlast/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.934ns (25.781%)  route 2.689ns (74.219%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -0.864    gottaBlast/CLK
    SLICE_X63Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  gottaBlast/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           1.599     1.192    gottaBlast/FSM_onehot_state_reg_n_0_[8]
    SLICE_X63Y32         LUT5 (Prop_lut5_I2_O)        0.152     1.344 r  gottaBlast/FSM_onehot_state[12]_i_2/O
                         net (fo=1, routed)           0.439     1.782    gottaBlast/FSM_onehot_state[12]_i_2_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I0_O)        0.326     2.108 r  gottaBlast/FSM_onehot_state[12]_i_1/O
                         net (fo=13, routed)          0.651     2.759    gottaBlast/FSM_onehot_state[12]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511     8.535    gottaBlast/CLK
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.226     8.886    
    SLICE_X64Y32         FDRE (Setup_fdre_C_CE)      -0.169     8.717    gottaBlast/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 gottaBlast/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.934ns (25.781%)  route 2.689ns (74.219%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -0.864    gottaBlast/CLK
    SLICE_X63Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  gottaBlast/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           1.599     1.192    gottaBlast/FSM_onehot_state_reg_n_0_[8]
    SLICE_X63Y32         LUT5 (Prop_lut5_I2_O)        0.152     1.344 r  gottaBlast/FSM_onehot_state[12]_i_2/O
                         net (fo=1, routed)           0.439     1.782    gottaBlast/FSM_onehot_state[12]_i_2_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I0_O)        0.326     2.108 r  gottaBlast/FSM_onehot_state[12]_i_1/O
                         net (fo=13, routed)          0.651     2.759    gottaBlast/FSM_onehot_state[12]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511     8.535    gottaBlast/CLK
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.226     8.886    
    SLICE_X64Y32         FDRE (Setup_fdre_C_CE)      -0.169     8.717    gottaBlast/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  5.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 clkgen/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.091%)  route 0.176ns (57.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.984ns
    Clock Pessimism Removal (CPR):    -0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.369    -1.309    clkgen/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.289 r  clkgen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.305    -0.984    clkgen/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X0Y45          FDCE                                         r  clkgen/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.128    -0.856 r  clkgen/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.680    clkgen/inst/seq_reg1[4]
    SLICE_X0Y45          FDCE                                         r  clkgen/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.822    clkgen/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.779 r  clkgen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.532    -1.247    clkgen/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X0Y45          FDCE                                         r  clkgen/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.263    -0.984    
    SLICE_X0Y45          FDCE (Hold_fdce_C_D)        -0.006    -0.990    clkgen/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.990    
                         arrival time                          -0.680    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.955%)  route 0.236ns (59.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.589    -0.575    gottaBlast/CLK
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  gottaBlast/FSM_onehot_state_reg[3]/Q
                         net (fo=2, routed)           0.236    -0.174    gottaBlast/FSM_onehot_state_reg_n_0_[3]
    SLICE_X62Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.858    -0.813    gottaBlast/CLK
    SLICE_X62Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.252    -0.561    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.070    -0.491    gottaBlast/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/BaudTick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.478%)  route 0.222ns (51.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.222    -0.190    gottaBlast/uartReady
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.145 r  gottaBlast/BaudTick_i_1/O
                         net (fo=1, routed)           0.000    -0.145    gottaBlast/BaudTick_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  gottaBlast/BaudTick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X62Y31         FDRE                                         r  gottaBlast/BaudTick_reg/C
                         clock pessimism              0.252    -0.562    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.091    -0.471    gottaBlast/BaudTick_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.186    -0.226    gottaBlast/uartReady
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[10]/C
                         clock pessimism              0.251    -0.563    
    SLICE_X65Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.581    gottaBlast/baudCounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.186    -0.226    gottaBlast/uartReady
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[12]/C
                         clock pessimism              0.251    -0.563    
    SLICE_X65Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.581    gottaBlast/baudCounter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.186    -0.226    gottaBlast/uartReady
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[16]/C
                         clock pessimism              0.251    -0.563    
    SLICE_X65Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.581    gottaBlast/baudCounter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.623%)  route 0.195ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.195    -0.216    gottaBlast/uartReady
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[13]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X63Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.580    gottaBlast/baudCounter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.623%)  route 0.195ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.195    -0.216    gottaBlast/uartReady
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[14]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X63Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.580    gottaBlast/baudCounter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.623%)  route 0.195ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.195    -0.216    gottaBlast/uartReady
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[15]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X63Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.580    gottaBlast/baudCounter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.020%)  route 0.291ns (63.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[12]/Q
                         net (fo=2, routed)           0.291    -0.121    gottaBlast/FSM_onehot_state_reg_n_0_[12]
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.089    -0.487    gottaBlast/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.366    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.844      BUFGCTRL_X0Y0    clkgen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.844      BUFHCE_X0Y0      clkgen/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45      clkgen/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y31     gottaBlast/BaudTick_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y31     gottaBlast/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y31     gottaBlast/FSM_onehot_state_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y31     gottaBlast/FSM_onehot_state_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y31     gottaBlast/FSM_onehot_state_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y31     gottaBlast/baudCounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y30     gottaBlast/baudCounter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y31     gottaBlast/baudCounter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y31     gottaBlast/baudCounter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y31     gottaBlast/baudCounter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 2.150ns (53.186%)  route 1.892ns (46.814%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.624    -0.869    gottaBlast/CLK
    SLICE_X63Y28         FDRE                                         r  gottaBlast/baudCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  gottaBlast/baudCounter_reg[0]/Q
                         net (fo=3, routed)           1.091     0.678    gottaBlast/baudCounter[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.273 r  gottaBlast/baudCounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.273    gottaBlast/baudCounter_reg[4]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.390 r  gottaBlast/baudCounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.390    gottaBlast/baudCounter_reg[8]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.507 r  gottaBlast/baudCounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.507    gottaBlast/baudCounter_reg[12]_i_2_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.624 r  gottaBlast/baudCounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.624    gottaBlast/baudCounter_reg[16]_i_2_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.741 r  gottaBlast/baudCounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.741    gottaBlast/baudCounter_reg[20]_i_2_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.858 r  gottaBlast/baudCounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.858    gottaBlast/baudCounter_reg[24]_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.077 r  gottaBlast/baudCounter_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.802     2.879    gottaBlast/data0[25]
    SLICE_X63Y34         LUT5 (Prop_lut5_I4_O)        0.295     3.174 r  gottaBlast/baudCounter[25]_i_1/O
                         net (fo=1, routed)           0.000     3.174    gottaBlast/baudCounter_0[25]
    SLICE_X63Y34         FDRE                                         r  gottaBlast/baudCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.513     8.537    gottaBlast/CLK
    SLICE_X63Y34         FDRE                                         r  gottaBlast/baudCounter_reg[25]/C
                         clock pessimism              0.577     9.114    
                         clock uncertainty           -0.242     8.872    
    SLICE_X63Y34         FDRE (Setup_fdre_C_D)        0.029     8.901    gottaBlast/baudCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 2.267ns (56.612%)  route 1.737ns (43.388%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.624    -0.869    gottaBlast/CLK
    SLICE_X63Y28         FDRE                                         r  gottaBlast/baudCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  gottaBlast/baudCounter_reg[0]/Q
                         net (fo=3, routed)           1.091     0.678    gottaBlast/baudCounter[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.273 r  gottaBlast/baudCounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.273    gottaBlast/baudCounter_reg[4]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.390 r  gottaBlast/baudCounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.390    gottaBlast/baudCounter_reg[8]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.507 r  gottaBlast/baudCounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.507    gottaBlast/baudCounter_reg[12]_i_2_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.624 r  gottaBlast/baudCounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.624    gottaBlast/baudCounter_reg[16]_i_2_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.741 r  gottaBlast/baudCounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.741    gottaBlast/baudCounter_reg[20]_i_2_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.858 r  gottaBlast/baudCounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.858    gottaBlast/baudCounter_reg[24]_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.975 r  gottaBlast/baudCounter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.975    gottaBlast/baudCounter_reg[28]_i_2_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.194 r  gottaBlast/baudCounter_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.647     2.841    gottaBlast/data0[29]
    SLICE_X65Y35         LUT5 (Prop_lut5_I4_O)        0.295     3.136 r  gottaBlast/baudCounter[29]_i_1/O
                         net (fo=1, routed)           0.000     3.136    gottaBlast/baudCounter_0[29]
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.514     8.538    gottaBlast/CLK
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[29]/C
                         clock pessimism              0.577     9.115    
                         clock uncertainty           -0.242     8.873    
    SLICE_X65Y35         FDRE (Setup_fdre_C_D)        0.029     8.902    gottaBlast/baudCounter_reg[29]
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 2.258ns (56.554%)  route 1.735ns (43.446%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.624    -0.869    gottaBlast/CLK
    SLICE_X63Y28         FDRE                                         r  gottaBlast/baudCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  gottaBlast/baudCounter_reg[0]/Q
                         net (fo=3, routed)           1.091     0.678    gottaBlast/baudCounter[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.273 r  gottaBlast/baudCounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.273    gottaBlast/baudCounter_reg[4]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.390 r  gottaBlast/baudCounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.390    gottaBlast/baudCounter_reg[8]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.507 r  gottaBlast/baudCounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.507    gottaBlast/baudCounter_reg[12]_i_2_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.624 r  gottaBlast/baudCounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.624    gottaBlast/baudCounter_reg[16]_i_2_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.741 r  gottaBlast/baudCounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.741    gottaBlast/baudCounter_reg[20]_i_2_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.858 r  gottaBlast/baudCounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.858    gottaBlast/baudCounter_reg[24]_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.173 r  gottaBlast/baudCounter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.644     2.817    gottaBlast/data0[28]
    SLICE_X65Y34         LUT5 (Prop_lut5_I4_O)        0.307     3.124 r  gottaBlast/baudCounter[28]_i_1/O
                         net (fo=1, routed)           0.000     3.124    gottaBlast/baudCounter_0[28]
    SLICE_X65Y34         FDRE                                         r  gottaBlast/baudCounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.513     8.537    gottaBlast/CLK
    SLICE_X65Y34         FDRE                                         r  gottaBlast/baudCounter_reg[28]/C
                         clock pessimism              0.577     9.114    
                         clock uncertainty           -0.242     8.872    
    SLICE_X65Y34         FDRE (Setup_fdre_C_D)        0.031     8.903    gottaBlast/baudCounter_reg[28]
  -------------------------------------------------------------------
                         required time                          8.903    
                         arrival time                          -3.124    
  -------------------------------------------------------------------
                         slack                                  5.779    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.704ns (17.680%)  route 3.278ns (82.320%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.624    -0.869    gottaBlast/CLK
    SLICE_X63Y28         FDRE                                         r  gottaBlast/baudCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  gottaBlast/baudCounter_reg[0]/Q
                         net (fo=3, routed)           1.572     1.159    gottaBlast/baudCounter[0]
    SLICE_X65Y28         LUT5 (Prop_lut5_I2_O)        0.124     1.283 r  gottaBlast/baudCounter[31]_i_4/O
                         net (fo=32, routed)          1.706     2.989    gottaBlast/baudCounter[31]_i_4_n_0
    SLICE_X65Y35         LUT5 (Prop_lut5_I2_O)        0.124     3.113 r  gottaBlast/baudCounter[31]_i_1/O
                         net (fo=1, routed)           0.000     3.113    gottaBlast/baudCounter_0[31]
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.514     8.538    gottaBlast/CLK
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[31]/C
                         clock pessimism              0.577     9.115    
                         clock uncertainty           -0.242     8.873    
    SLICE_X65Y35         FDRE (Setup_fdre_C_D)        0.031     8.904    gottaBlast/baudCounter_reg[31]
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.828ns (20.918%)  route 3.130ns (79.082%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.630    -0.863    gottaBlast/CLK
    SLICE_X65Y33         FDRE                                         r  gottaBlast/baudCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.407 r  gottaBlast/baudCounter_reg[21]/Q
                         net (fo=2, routed)           0.698     0.291    gottaBlast/baudCounter[21]
    SLICE_X65Y33         LUT4 (Prop_lut4_I0_O)        0.124     0.415 r  gottaBlast/baudCounter[31]_i_7/O
                         net (fo=1, routed)           0.403     0.818    gottaBlast/baudCounter[31]_i_7_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I4_O)        0.124     0.942 r  gottaBlast/baudCounter[31]_i_2/O
                         net (fo=32, routed)          2.029     2.971    gottaBlast/baudCounter[31]_i_2_n_0
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.124     3.095 r  gottaBlast/baudCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     3.095    gottaBlast/baudCounter_0[3]
    SLICE_X65Y28         FDRE                                         r  gottaBlast/baudCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.507     8.531    gottaBlast/CLK
    SLICE_X65Y28         FDRE                                         r  gottaBlast/baudCounter_reg[3]/C
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.242     8.866    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.031     8.897    gottaBlast/baudCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.897    
                         arrival time                          -3.095    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.828ns (21.057%)  route 3.104ns (78.943%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.630    -0.863    gottaBlast/CLK
    SLICE_X65Y33         FDRE                                         r  gottaBlast/baudCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.407 r  gottaBlast/baudCounter_reg[21]/Q
                         net (fo=2, routed)           0.698     0.291    gottaBlast/baudCounter[21]
    SLICE_X65Y33         LUT4 (Prop_lut4_I0_O)        0.124     0.415 r  gottaBlast/baudCounter[31]_i_7/O
                         net (fo=1, routed)           0.403     0.818    gottaBlast/baudCounter[31]_i_7_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I4_O)        0.124     0.942 r  gottaBlast/baudCounter[31]_i_2/O
                         net (fo=32, routed)          2.003     2.945    gottaBlast/baudCounter[31]_i_2_n_0
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.124     3.069 r  gottaBlast/baudCounter[6]_i_1/O
                         net (fo=1, routed)           0.000     3.069    gottaBlast/baudCounter_0[6]
    SLICE_X63Y29         FDRE                                         r  gottaBlast/baudCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.508     8.532    gottaBlast/CLK
    SLICE_X63Y29         FDRE                                         r  gottaBlast/baudCounter_reg[6]/C
                         clock pessimism              0.577     9.109    
                         clock uncertainty           -0.242     8.867    
    SLICE_X63Y29         FDRE (Setup_fdre_C_D)        0.029     8.896    gottaBlast/baudCounter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.896    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 2.382ns (61.328%)  route 1.502ns (38.672%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.624    -0.869    gottaBlast/CLK
    SLICE_X63Y28         FDRE                                         r  gottaBlast/baudCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  gottaBlast/baudCounter_reg[0]/Q
                         net (fo=3, routed)           1.091     0.678    gottaBlast/baudCounter[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.273 r  gottaBlast/baudCounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.273    gottaBlast/baudCounter_reg[4]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.390 r  gottaBlast/baudCounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.390    gottaBlast/baudCounter_reg[8]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.507 r  gottaBlast/baudCounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.507    gottaBlast/baudCounter_reg[12]_i_2_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.624 r  gottaBlast/baudCounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.624    gottaBlast/baudCounter_reg[16]_i_2_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.741 r  gottaBlast/baudCounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.741    gottaBlast/baudCounter_reg[20]_i_2_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.858 r  gottaBlast/baudCounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.858    gottaBlast/baudCounter_reg[24]_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.975 r  gottaBlast/baudCounter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.975    gottaBlast/baudCounter_reg[28]_i_2_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.298 r  gottaBlast/baudCounter_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.411     2.709    gottaBlast/data0[30]
    SLICE_X65Y35         LUT5 (Prop_lut5_I4_O)        0.306     3.015 r  gottaBlast/baudCounter[30]_i_1/O
                         net (fo=1, routed)           0.000     3.015    gottaBlast/baudCounter_0[30]
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.514     8.538    gottaBlast/CLK
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[30]/C
                         clock pessimism              0.577     9.115    
                         clock uncertainty           -0.242     8.873    
    SLICE_X65Y35         FDRE (Setup_fdre_C_D)        0.031     8.904    gottaBlast/baudCounter_reg[30]
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 gottaBlast/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.934ns (25.781%)  route 2.689ns (74.219%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -0.864    gottaBlast/CLK
    SLICE_X63Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  gottaBlast/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           1.599     1.192    gottaBlast/FSM_onehot_state_reg_n_0_[8]
    SLICE_X63Y32         LUT5 (Prop_lut5_I2_O)        0.152     1.344 r  gottaBlast/FSM_onehot_state[12]_i_2/O
                         net (fo=1, routed)           0.439     1.782    gottaBlast/FSM_onehot_state[12]_i_2_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I0_O)        0.326     2.108 r  gottaBlast/FSM_onehot_state[12]_i_1/O
                         net (fo=13, routed)          0.651     2.759    gottaBlast/FSM_onehot_state[12]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511     8.535    gottaBlast/CLK
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.870    
    SLICE_X64Y32         FDRE (Setup_fdre_C_CE)      -0.169     8.701    gottaBlast/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 gottaBlast/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.934ns (25.781%)  route 2.689ns (74.219%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -0.864    gottaBlast/CLK
    SLICE_X63Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  gottaBlast/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           1.599     1.192    gottaBlast/FSM_onehot_state_reg_n_0_[8]
    SLICE_X63Y32         LUT5 (Prop_lut5_I2_O)        0.152     1.344 r  gottaBlast/FSM_onehot_state[12]_i_2/O
                         net (fo=1, routed)           0.439     1.782    gottaBlast/FSM_onehot_state[12]_i_2_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I0_O)        0.326     2.108 r  gottaBlast/FSM_onehot_state[12]_i_1/O
                         net (fo=13, routed)          0.651     2.759    gottaBlast/FSM_onehot_state[12]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511     8.535    gottaBlast/CLK
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.870    
    SLICE_X64Y32         FDRE (Setup_fdre_C_CE)      -0.169     8.701    gottaBlast/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 gottaBlast/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.934ns (25.781%)  route 2.689ns (74.219%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -0.864    gottaBlast/CLK
    SLICE_X63Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  gottaBlast/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           1.599     1.192    gottaBlast/FSM_onehot_state_reg_n_0_[8]
    SLICE_X63Y32         LUT5 (Prop_lut5_I2_O)        0.152     1.344 r  gottaBlast/FSM_onehot_state[12]_i_2/O
                         net (fo=1, routed)           0.439     1.782    gottaBlast/FSM_onehot_state[12]_i_2_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I0_O)        0.326     2.108 r  gottaBlast/FSM_onehot_state[12]_i_1/O
                         net (fo=13, routed)          0.651     2.759    gottaBlast/FSM_onehot_state[12]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511     8.535    gottaBlast/CLK
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.870    
    SLICE_X64Y32         FDRE (Setup_fdre_C_CE)      -0.169     8.701    gottaBlast/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  5.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 clkgen/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.091%)  route 0.176ns (57.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.984ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.369    -1.309    clkgen/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.289 r  clkgen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.305    -0.984    clkgen/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X0Y45          FDCE                                         r  clkgen/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.128    -0.856 r  clkgen/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.680    clkgen/inst/seq_reg1[4]
    SLICE_X0Y45          FDCE                                         r  clkgen/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.822    clkgen/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.779 r  clkgen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.532    -1.247    clkgen/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X0Y45          FDCE                                         r  clkgen/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.263    -0.984    
                         clock uncertainty            0.242    -0.742    
    SLICE_X0Y45          FDCE (Hold_fdce_C_D)        -0.006    -0.748    clkgen/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                          -0.680    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.955%)  route 0.236ns (59.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.589    -0.575    gottaBlast/CLK
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  gottaBlast/FSM_onehot_state_reg[3]/Q
                         net (fo=2, routed)           0.236    -0.174    gottaBlast/FSM_onehot_state_reg_n_0_[3]
    SLICE_X62Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.858    -0.813    gottaBlast/CLK
    SLICE_X62Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.242    -0.318    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.070    -0.248    gottaBlast/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/BaudTick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.478%)  route 0.222ns (51.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.222    -0.190    gottaBlast/uartReady
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.145 r  gottaBlast/BaudTick_i_1/O
                         net (fo=1, routed)           0.000    -0.145    gottaBlast/BaudTick_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  gottaBlast/BaudTick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X62Y31         FDRE                                         r  gottaBlast/BaudTick_reg/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.242    -0.319    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.091    -0.228    gottaBlast/BaudTick_reg
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.186    -0.226    gottaBlast/uartReady
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[10]/C
                         clock pessimism              0.251    -0.563    
                         clock uncertainty            0.242    -0.320    
    SLICE_X65Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.338    gottaBlast/baudCounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.186    -0.226    gottaBlast/uartReady
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[12]/C
                         clock pessimism              0.251    -0.563    
                         clock uncertainty            0.242    -0.320    
    SLICE_X65Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.338    gottaBlast/baudCounter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.186    -0.226    gottaBlast/uartReady
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[16]/C
                         clock pessimism              0.251    -0.563    
                         clock uncertainty            0.242    -0.320    
    SLICE_X65Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.338    gottaBlast/baudCounter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.623%)  route 0.195ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.195    -0.216    gottaBlast/uartReady
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[13]/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.242    -0.319    
    SLICE_X63Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.337    gottaBlast/baudCounter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.623%)  route 0.195ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.195    -0.216    gottaBlast/uartReady
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[14]/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.242    -0.319    
    SLICE_X63Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.337    gottaBlast/baudCounter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.623%)  route 0.195ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.195    -0.216    gottaBlast/uartReady
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[15]/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.242    -0.319    
    SLICE_X63Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.337    gottaBlast/baudCounter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.020%)  route 0.291ns (63.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[12]/Q
                         net (fo=2, routed)           0.291    -0.121    gottaBlast/FSM_onehot_state_reg_n_0_[12]
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.242    -0.333    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.089    -0.244    gottaBlast/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 2.150ns (53.186%)  route 1.892ns (46.814%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.624    -0.869    gottaBlast/CLK
    SLICE_X63Y28         FDRE                                         r  gottaBlast/baudCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  gottaBlast/baudCounter_reg[0]/Q
                         net (fo=3, routed)           1.091     0.678    gottaBlast/baudCounter[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.273 r  gottaBlast/baudCounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.273    gottaBlast/baudCounter_reg[4]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.390 r  gottaBlast/baudCounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.390    gottaBlast/baudCounter_reg[8]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.507 r  gottaBlast/baudCounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.507    gottaBlast/baudCounter_reg[12]_i_2_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.624 r  gottaBlast/baudCounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.624    gottaBlast/baudCounter_reg[16]_i_2_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.741 r  gottaBlast/baudCounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.741    gottaBlast/baudCounter_reg[20]_i_2_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.858 r  gottaBlast/baudCounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.858    gottaBlast/baudCounter_reg[24]_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.077 r  gottaBlast/baudCounter_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.802     2.879    gottaBlast/data0[25]
    SLICE_X63Y34         LUT5 (Prop_lut5_I4_O)        0.295     3.174 r  gottaBlast/baudCounter[25]_i_1/O
                         net (fo=1, routed)           0.000     3.174    gottaBlast/baudCounter_0[25]
    SLICE_X63Y34         FDRE                                         r  gottaBlast/baudCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.513     8.537    gottaBlast/CLK
    SLICE_X63Y34         FDRE                                         r  gottaBlast/baudCounter_reg[25]/C
                         clock pessimism              0.577     9.114    
                         clock uncertainty           -0.242     8.871    
    SLICE_X63Y34         FDRE (Setup_fdre_C_D)        0.029     8.900    gottaBlast/baudCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          8.900    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 2.267ns (56.612%)  route 1.737ns (43.388%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.624    -0.869    gottaBlast/CLK
    SLICE_X63Y28         FDRE                                         r  gottaBlast/baudCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  gottaBlast/baudCounter_reg[0]/Q
                         net (fo=3, routed)           1.091     0.678    gottaBlast/baudCounter[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.273 r  gottaBlast/baudCounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.273    gottaBlast/baudCounter_reg[4]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.390 r  gottaBlast/baudCounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.390    gottaBlast/baudCounter_reg[8]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.507 r  gottaBlast/baudCounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.507    gottaBlast/baudCounter_reg[12]_i_2_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.624 r  gottaBlast/baudCounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.624    gottaBlast/baudCounter_reg[16]_i_2_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.741 r  gottaBlast/baudCounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.741    gottaBlast/baudCounter_reg[20]_i_2_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.858 r  gottaBlast/baudCounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.858    gottaBlast/baudCounter_reg[24]_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.975 r  gottaBlast/baudCounter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.975    gottaBlast/baudCounter_reg[28]_i_2_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.194 r  gottaBlast/baudCounter_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.647     2.841    gottaBlast/data0[29]
    SLICE_X65Y35         LUT5 (Prop_lut5_I4_O)        0.295     3.136 r  gottaBlast/baudCounter[29]_i_1/O
                         net (fo=1, routed)           0.000     3.136    gottaBlast/baudCounter_0[29]
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.514     8.538    gottaBlast/CLK
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[29]/C
                         clock pessimism              0.577     9.115    
                         clock uncertainty           -0.242     8.872    
    SLICE_X65Y35         FDRE (Setup_fdre_C_D)        0.029     8.901    gottaBlast/baudCounter_reg[29]
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 2.258ns (56.554%)  route 1.735ns (43.446%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.624    -0.869    gottaBlast/CLK
    SLICE_X63Y28         FDRE                                         r  gottaBlast/baudCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  gottaBlast/baudCounter_reg[0]/Q
                         net (fo=3, routed)           1.091     0.678    gottaBlast/baudCounter[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.273 r  gottaBlast/baudCounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.273    gottaBlast/baudCounter_reg[4]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.390 r  gottaBlast/baudCounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.390    gottaBlast/baudCounter_reg[8]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.507 r  gottaBlast/baudCounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.507    gottaBlast/baudCounter_reg[12]_i_2_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.624 r  gottaBlast/baudCounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.624    gottaBlast/baudCounter_reg[16]_i_2_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.741 r  gottaBlast/baudCounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.741    gottaBlast/baudCounter_reg[20]_i_2_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.858 r  gottaBlast/baudCounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.858    gottaBlast/baudCounter_reg[24]_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.173 r  gottaBlast/baudCounter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.644     2.817    gottaBlast/data0[28]
    SLICE_X65Y34         LUT5 (Prop_lut5_I4_O)        0.307     3.124 r  gottaBlast/baudCounter[28]_i_1/O
                         net (fo=1, routed)           0.000     3.124    gottaBlast/baudCounter_0[28]
    SLICE_X65Y34         FDRE                                         r  gottaBlast/baudCounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.513     8.537    gottaBlast/CLK
    SLICE_X65Y34         FDRE                                         r  gottaBlast/baudCounter_reg[28]/C
                         clock pessimism              0.577     9.114    
                         clock uncertainty           -0.242     8.871    
    SLICE_X65Y34         FDRE (Setup_fdre_C_D)        0.031     8.902    gottaBlast/baudCounter_reg[28]
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                          -3.124    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.704ns (17.680%)  route 3.278ns (82.320%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.624    -0.869    gottaBlast/CLK
    SLICE_X63Y28         FDRE                                         r  gottaBlast/baudCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  gottaBlast/baudCounter_reg[0]/Q
                         net (fo=3, routed)           1.572     1.159    gottaBlast/baudCounter[0]
    SLICE_X65Y28         LUT5 (Prop_lut5_I2_O)        0.124     1.283 r  gottaBlast/baudCounter[31]_i_4/O
                         net (fo=32, routed)          1.706     2.989    gottaBlast/baudCounter[31]_i_4_n_0
    SLICE_X65Y35         LUT5 (Prop_lut5_I2_O)        0.124     3.113 r  gottaBlast/baudCounter[31]_i_1/O
                         net (fo=1, routed)           0.000     3.113    gottaBlast/baudCounter_0[31]
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.514     8.538    gottaBlast/CLK
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[31]/C
                         clock pessimism              0.577     9.115    
                         clock uncertainty           -0.242     8.872    
    SLICE_X65Y35         FDRE (Setup_fdre_C_D)        0.031     8.903    gottaBlast/baudCounter_reg[31]
  -------------------------------------------------------------------
                         required time                          8.903    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.828ns (20.918%)  route 3.130ns (79.082%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.630    -0.863    gottaBlast/CLK
    SLICE_X65Y33         FDRE                                         r  gottaBlast/baudCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.407 r  gottaBlast/baudCounter_reg[21]/Q
                         net (fo=2, routed)           0.698     0.291    gottaBlast/baudCounter[21]
    SLICE_X65Y33         LUT4 (Prop_lut4_I0_O)        0.124     0.415 r  gottaBlast/baudCounter[31]_i_7/O
                         net (fo=1, routed)           0.403     0.818    gottaBlast/baudCounter[31]_i_7_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I4_O)        0.124     0.942 r  gottaBlast/baudCounter[31]_i_2/O
                         net (fo=32, routed)          2.029     2.971    gottaBlast/baudCounter[31]_i_2_n_0
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.124     3.095 r  gottaBlast/baudCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     3.095    gottaBlast/baudCounter_0[3]
    SLICE_X65Y28         FDRE                                         r  gottaBlast/baudCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.507     8.531    gottaBlast/CLK
    SLICE_X65Y28         FDRE                                         r  gottaBlast/baudCounter_reg[3]/C
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.242     8.865    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.031     8.896    gottaBlast/baudCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.896    
                         arrival time                          -3.095    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.828ns (21.057%)  route 3.104ns (78.943%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.630    -0.863    gottaBlast/CLK
    SLICE_X65Y33         FDRE                                         r  gottaBlast/baudCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.407 r  gottaBlast/baudCounter_reg[21]/Q
                         net (fo=2, routed)           0.698     0.291    gottaBlast/baudCounter[21]
    SLICE_X65Y33         LUT4 (Prop_lut4_I0_O)        0.124     0.415 r  gottaBlast/baudCounter[31]_i_7/O
                         net (fo=1, routed)           0.403     0.818    gottaBlast/baudCounter[31]_i_7_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I4_O)        0.124     0.942 r  gottaBlast/baudCounter[31]_i_2/O
                         net (fo=32, routed)          2.003     2.945    gottaBlast/baudCounter[31]_i_2_n_0
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.124     3.069 r  gottaBlast/baudCounter[6]_i_1/O
                         net (fo=1, routed)           0.000     3.069    gottaBlast/baudCounter_0[6]
    SLICE_X63Y29         FDRE                                         r  gottaBlast/baudCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.508     8.532    gottaBlast/CLK
    SLICE_X63Y29         FDRE                                         r  gottaBlast/baudCounter_reg[6]/C
                         clock pessimism              0.577     9.109    
                         clock uncertainty           -0.242     8.866    
    SLICE_X63Y29         FDRE (Setup_fdre_C_D)        0.029     8.895    gottaBlast/baudCounter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 gottaBlast/baudCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 2.382ns (61.328%)  route 1.502ns (38.672%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.624    -0.869    gottaBlast/CLK
    SLICE_X63Y28         FDRE                                         r  gottaBlast/baudCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  gottaBlast/baudCounter_reg[0]/Q
                         net (fo=3, routed)           1.091     0.678    gottaBlast/baudCounter[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.273 r  gottaBlast/baudCounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.273    gottaBlast/baudCounter_reg[4]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.390 r  gottaBlast/baudCounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.390    gottaBlast/baudCounter_reg[8]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.507 r  gottaBlast/baudCounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.507    gottaBlast/baudCounter_reg[12]_i_2_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.624 r  gottaBlast/baudCounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.624    gottaBlast/baudCounter_reg[16]_i_2_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.741 r  gottaBlast/baudCounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.741    gottaBlast/baudCounter_reg[20]_i_2_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.858 r  gottaBlast/baudCounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.858    gottaBlast/baudCounter_reg[24]_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.975 r  gottaBlast/baudCounter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.975    gottaBlast/baudCounter_reg[28]_i_2_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.298 r  gottaBlast/baudCounter_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.411     2.709    gottaBlast/data0[30]
    SLICE_X65Y35         LUT5 (Prop_lut5_I4_O)        0.306     3.015 r  gottaBlast/baudCounter[30]_i_1/O
                         net (fo=1, routed)           0.000     3.015    gottaBlast/baudCounter_0[30]
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.514     8.538    gottaBlast/CLK
    SLICE_X65Y35         FDRE                                         r  gottaBlast/baudCounter_reg[30]/C
                         clock pessimism              0.577     9.115    
                         clock uncertainty           -0.242     8.872    
    SLICE_X65Y35         FDRE (Setup_fdre_C_D)        0.031     8.903    gottaBlast/baudCounter_reg[30]
  -------------------------------------------------------------------
                         required time                          8.903    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 gottaBlast/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.934ns (25.781%)  route 2.689ns (74.219%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -0.864    gottaBlast/CLK
    SLICE_X63Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  gottaBlast/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           1.599     1.192    gottaBlast/FSM_onehot_state_reg_n_0_[8]
    SLICE_X63Y32         LUT5 (Prop_lut5_I2_O)        0.152     1.344 r  gottaBlast/FSM_onehot_state[12]_i_2/O
                         net (fo=1, routed)           0.439     1.782    gottaBlast/FSM_onehot_state[12]_i_2_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I0_O)        0.326     2.108 r  gottaBlast/FSM_onehot_state[12]_i_1/O
                         net (fo=13, routed)          0.651     2.759    gottaBlast/FSM_onehot_state[12]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511     8.535    gottaBlast/CLK
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.869    
    SLICE_X64Y32         FDRE (Setup_fdre_C_CE)      -0.169     8.700    gottaBlast/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 gottaBlast/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.934ns (25.781%)  route 2.689ns (74.219%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -0.864    gottaBlast/CLK
    SLICE_X63Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  gottaBlast/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           1.599     1.192    gottaBlast/FSM_onehot_state_reg_n_0_[8]
    SLICE_X63Y32         LUT5 (Prop_lut5_I2_O)        0.152     1.344 r  gottaBlast/FSM_onehot_state[12]_i_2/O
                         net (fo=1, routed)           0.439     1.782    gottaBlast/FSM_onehot_state[12]_i_2_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I0_O)        0.326     2.108 r  gottaBlast/FSM_onehot_state[12]_i_1/O
                         net (fo=13, routed)          0.651     2.759    gottaBlast/FSM_onehot_state[12]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511     8.535    gottaBlast/CLK
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.869    
    SLICE_X64Y32         FDRE (Setup_fdre_C_CE)      -0.169     8.700    gottaBlast/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 gottaBlast/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.934ns (25.781%)  route 2.689ns (74.219%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -0.864    gottaBlast/CLK
    SLICE_X63Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  gottaBlast/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           1.599     1.192    gottaBlast/FSM_onehot_state_reg_n_0_[8]
    SLICE_X63Y32         LUT5 (Prop_lut5_I2_O)        0.152     1.344 r  gottaBlast/FSM_onehot_state[12]_i_2/O
                         net (fo=1, routed)           0.439     1.782    gottaBlast/FSM_onehot_state[12]_i_2_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I0_O)        0.326     2.108 r  gottaBlast/FSM_onehot_state[12]_i_1/O
                         net (fo=13, routed)          0.651     2.759    gottaBlast/FSM_onehot_state[12]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511     8.535    gottaBlast/CLK
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.242     8.869    
    SLICE_X64Y32         FDRE (Setup_fdre_C_CE)      -0.169     8.700    gottaBlast/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  5.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 clkgen/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.091%)  route 0.176ns (57.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.984ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.369    -1.309    clkgen/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.289 r  clkgen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.305    -0.984    clkgen/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X0Y45          FDCE                                         r  clkgen/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.128    -0.856 r  clkgen/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.680    clkgen/inst/seq_reg1[4]
    SLICE_X0Y45          FDCE                                         r  clkgen/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.822    clkgen/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.779 r  clkgen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.532    -1.247    clkgen/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X0Y45          FDCE                                         r  clkgen/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.263    -0.984    
                         clock uncertainty            0.242    -0.742    
    SLICE_X0Y45          FDCE (Hold_fdce_C_D)        -0.006    -0.748    clkgen/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                          -0.680    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.955%)  route 0.236ns (59.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.589    -0.575    gottaBlast/CLK
    SLICE_X64Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  gottaBlast/FSM_onehot_state_reg[3]/Q
                         net (fo=2, routed)           0.236    -0.174    gottaBlast/FSM_onehot_state_reg_n_0_[3]
    SLICE_X62Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.858    -0.813    gottaBlast/CLK
    SLICE_X62Y32         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.242    -0.318    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.070    -0.248    gottaBlast/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/BaudTick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.478%)  route 0.222ns (51.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.222    -0.190    gottaBlast/uartReady
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.145 r  gottaBlast/BaudTick_i_1/O
                         net (fo=1, routed)           0.000    -0.145    gottaBlast/BaudTick_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  gottaBlast/BaudTick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X62Y31         FDRE                                         r  gottaBlast/BaudTick_reg/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.242    -0.319    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.091    -0.228    gottaBlast/BaudTick_reg
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.186    -0.226    gottaBlast/uartReady
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[10]/C
                         clock pessimism              0.251    -0.563    
                         clock uncertainty            0.242    -0.320    
    SLICE_X65Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.338    gottaBlast/baudCounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.186    -0.226    gottaBlast/uartReady
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[12]/C
                         clock pessimism              0.251    -0.563    
                         clock uncertainty            0.242    -0.320    
    SLICE_X65Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.338    gottaBlast/baudCounter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.917%)  route 0.186ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.186    -0.226    gottaBlast/uartReady
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X65Y31         FDRE                                         r  gottaBlast/baudCounter_reg[16]/C
                         clock pessimism              0.251    -0.563    
                         clock uncertainty            0.242    -0.320    
    SLICE_X65Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.338    gottaBlast/baudCounter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.623%)  route 0.195ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.195    -0.216    gottaBlast/uartReady
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[13]/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.242    -0.319    
    SLICE_X63Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.337    gottaBlast/baudCounter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.623%)  route 0.195ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.195    -0.216    gottaBlast/uartReady
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[14]/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.242    -0.319    
    SLICE_X63Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.337    gottaBlast/baudCounter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/baudCounter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.623%)  route 0.195ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.195    -0.216    gottaBlast/uartReady
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X63Y31         FDRE                                         r  gottaBlast/baudCounter_reg[15]/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.242    -0.319    
    SLICE_X63Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.337    gottaBlast/baudCounter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 gottaBlast/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gottaBlast/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.020%)  route 0.291ns (63.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.588    -0.576    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  gottaBlast/FSM_onehot_state_reg[12]/Q
                         net (fo=2, routed)           0.291    -0.121    gottaBlast/FSM_onehot_state_reg_n_0_[12]
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  OSCCLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  clkgen/inst/clkout1_buf/O
                         net (fo=47, routed)          0.857    -0.814    gottaBlast/CLK
    SLICE_X64Y31         FDRE                                         r  gottaBlast/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.242    -0.333    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.089    -0.244    gottaBlast/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.124    





