{"top":"global.simple",
"namespaces":{
  "global":{
    "modules":{
      "Add2_cout":{
        "type":["Record",{
          "I0":["Array",2,"BitIn"],
          "I1":["Array",2,"BitIn"],
          "O":["Array",2,"Bit"],
          "COUT":"Bit"
        }],
        "instances":{
          "bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",3]}
          }
        },
        "connections":[
          ["bit_const_GND.out","inst0.in0.2"],
          ["bit_const_GND.out","inst0.in1.2"],
          ["self.COUT","inst0.out.2"],
          ["inst0.in0.0","self.I0.0"],
          ["inst0.in0.1","self.I0.1"],
          ["inst0.in1.0","self.I1.0"],
          ["inst0.in1.1","self.I1.1"],
          ["inst0.out.0","self.O.0"],
          ["inst0.out.1","self.O.1"]
        ]
      },
      "Counter2":{
        "type":["Record",{
          "O":["Array",2,"Bit"],
          "COUT":"Bit",
          "CLK":["Named","coreir.clkIn"]
        }],
        "instances":{
          "bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_VCC":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inst0":{
            "modref":"global.Add2_cout"
          },
          "inst1":{
            "modref":"global.Register2"
          }
        },
        "connections":[
          ["bit_const_GND.out","inst0.I1.1"],
          ["bit_const_VCC.out","inst0.I1.0"],
          ["inst0.COUT","self.COUT"],
          ["inst0.I0","inst1.O"],
          ["inst0.O","inst1.I"],
          ["inst1.CLK","self.CLK"],
          ["inst1.O","self.O"]
        ]
      },
      "DFF_init0_has_ceFalse_has_resetFalse":{
        "type":["Record",{
          "I":"BitIn",
          "O":"Bit",
          "CLK":["Named","coreir.clkIn"]
        }],
        "instances":{
          "inst0":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",1]},
            "modargs":{"init":[["BitVector",1],0]}
          }
        },
        "connections":[
          ["inst0.clk","self.CLK"],
          ["self.I","inst0.in.0"],
          ["self.O","inst0.out.0"]
        ]
      },
      "Register2":{
        "type":["Record",{
          "I":["Array",2,"BitIn"],
          "O":["Array",2,"Bit"],
          "CLK":["Named","coreir.clkIn"]
        }],
        "instances":{
          "inst0":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse"
          },
          "inst1":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse"
          }
        },
        "connections":[
          ["inst0.CLK","self.CLK"],
          ["inst0.I","self.I.0"],
          ["inst0.O","self.O.0"],
          ["inst1.CLK","self.CLK"],
          ["inst1.I","self.I.1"],
          ["inst1.O","self.O.1"]
        ]
      },
      "simple":{
        "type":["Record",{
          "O":["Array",2,"Bit"],
          "COUT":"Bit",
          "CLK":["Named","coreir.clkIn"]
        }],
        "instances":{
          "inst0":{
            "modref":"global.Counter2"
          }
        },
        "connections":[
          ["inst0.CLK","self.CLK"],
          ["inst0.COUT","self.COUT"],
          ["inst0.O","self.O"]
        ]
      }
    }
  }
}
}