<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PCIeMini_CAN_FD: TcanInterface Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PCIeMini_CAN_FD
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="class_tcan_interface-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">TcanInterface Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This class implements the <a class="el" href="class_t_c_a_n4550.html" title="TI CAN library.">TCAN4550</a> SPI interface.  
 <a href="class_tcan_interface.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_tcan_interface_8h_source.html">TcanInterface.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af528aea326236550c55a6d6d86485037"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#af528aea326236550c55a6d6d86485037">TcanInterface</a> (volatile void *spiAddr, uint8_t nbr)</td></tr>
<tr class="memdesc:af528aea326236550c55a6d6d86485037"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor.  <a href="class_tcan_interface.html#af528aea326236550c55a6d6d86485037">More...</a><br /></td></tr>
<tr class="separator:af528aea326236550c55a6d6d86485037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3c0fd4c35e9e3c69ea207dc752c4ed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a2c3c0fd4c35e9e3c69ea207dc752c4ed">reset</a> ()</td></tr>
<tr class="memdesc:a2c3c0fd4c35e9e3c69ea207dc752c4ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">reset the <a class="el" href="class_t_c_a_n4550.html" title="TI CAN library.">TCAN4550</a> chip  <a href="class_tcan_interface.html#a2c3c0fd4c35e9e3c69ea207dc752c4ed">More...</a><br /></td></tr>
<tr class="separator:a2c3c0fd4c35e9e3c69ea207dc752c4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab58260e06fba7d4cbaabe299c04c800e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#ab58260e06fba7d4cbaabe299c04c800e">resetStatus</a> ()</td></tr>
<tr class="separator:ab58260e06fba7d4cbaabe299c04c800e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec85118b41026ab49d318997d8ee58f2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#aec85118b41026ab49d318997d8ee58f2">getStatus</a> ()</td></tr>
<tr class="memdesc:aec85118b41026ab49d318997d8ee58f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SPI interface status.  <a href="class_tcan_interface.html#aec85118b41026ab49d318997d8ee58f2">More...</a><br /></td></tr>
<tr class="separator:aec85118b41026ab49d318997d8ee58f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad694a6cd13e2042e439e81906979e805"><td class="memItemLeft" align="right" valign="top">volatile void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#ad694a6cd13e2042e439e81906979e805">getAddress</a> ()</td></tr>
<tr class="memdesc:ad694a6cd13e2042e439e81906979e805"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the address of the SPI controller.  <a href="class_tcan_interface.html#ad694a6cd13e2042e439e81906979e805">More...</a><br /></td></tr>
<tr class="separator:ad694a6cd13e2042e439e81906979e805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8ae5a9d142113d09db58d237e51ec0b"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#ad8ae5a9d142113d09db58d237e51ec0b">getRxData</a> ()</td></tr>
<tr class="memdesc:ad8ae5a9d142113d09db58d237e51ec0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the content of the receive data register.  <a href="class_tcan_interface.html#ad8ae5a9d142113d09db58d237e51ec0b">More...</a><br /></td></tr>
<tr class="separator:ad8ae5a9d142113d09db58d237e51ec0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac892a48848410f01d085c11ff301ee69"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#ac892a48848410f01d085c11ff301ee69">setTxData</a> (uint32_t data)</td></tr>
<tr class="memdesc:ac892a48848410f01d085c11ff301ee69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add data to the transmit FIFO.  <a href="class_tcan_interface.html#ac892a48848410f01d085c11ff301ee69">More...</a><br /></td></tr>
<tr class="separator:ac892a48848410f01d085c11ff301ee69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab15563e444625a178138a17e239fa2dc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#ab15563e444625a178138a17e239fa2dc">setControl</a> (uint32_t data)</td></tr>
<tr class="memdesc:ab15563e444625a178138a17e239fa2dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write in the control register.  <a href="class_tcan_interface.html#ab15563e444625a178138a17e239fa2dc">More...</a><br /></td></tr>
<tr class="separator:ab15563e444625a178138a17e239fa2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1671c8e09add7015ae5e15549a52c290"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a1671c8e09add7015ae5e15549a52c290">setControlBits</a> (uint32_t mask)</td></tr>
<tr class="separator:a1671c8e09add7015ae5e15549a52c290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab77af338fd3fa1958f95e4838d3471a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#aab77af338fd3fa1958f95e4838d3471a">resetControlBits</a> (uint32_t mask)</td></tr>
<tr class="separator:aab77af338fd3fa1958f95e4838d3471a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a80598259cd8655cabbbdc9dcc951ac"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a7a80598259cd8655cabbbdc9dcc951ac">getRxFifoLevel</a> ()</td></tr>
<tr class="separator:a7a80598259cd8655cabbbdc9dcc951ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4e49d080770cc005296936de9b3de16"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#ae4e49d080770cc005296936de9b3de16">getRxFifoLevel</a> (uint64_t data64)</td></tr>
<tr class="separator:ae4e49d080770cc005296936de9b3de16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7845bf228dfc3ef0c1308e88d657cda"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#ad7845bf228dfc3ef0c1308e88d657cda">getTxFifoLevel</a> ()</td></tr>
<tr class="separator:ad7845bf228dfc3ef0c1308e88d657cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64aa73cf9f38c68a39f433dcf814b705"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a64aa73cf9f38c68a39f433dcf814b705">AHB_WRITE_32</a> (uint16_t address, uint32_t data)</td></tr>
<tr class="memdesc:a64aa73cf9f38c68a39f433dcf814b705"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single word write.  <a href="class_tcan_interface.html#a64aa73cf9f38c68a39f433dcf814b705">More...</a><br /></td></tr>
<tr class="separator:a64aa73cf9f38c68a39f433dcf814b705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f783dcdb840e0e89dcc3290d3b8832e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a1f783dcdb840e0e89dcc3290d3b8832e">AHB_WRITE_BURST_START</a> (uint16_t address, uint8_t words)</td></tr>
<tr class="memdesc:a1f783dcdb840e0e89dcc3290d3b8832e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Burst write start.  <a href="class_tcan_interface.html#a1f783dcdb840e0e89dcc3290d3b8832e">More...</a><br /></td></tr>
<tr class="separator:a1f783dcdb840e0e89dcc3290d3b8832e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4a0ea94fe2b01e8ff8768bfb1dbef2f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#ac4a0ea94fe2b01e8ff8768bfb1dbef2f">AHB_WRITE_BURST_WRITE</a> (uint32_t data)</td></tr>
<tr class="memdesc:ac4a0ea94fe2b01e8ff8768bfb1dbef2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Burst write.  <a href="class_tcan_interface.html#ac4a0ea94fe2b01e8ff8768bfb1dbef2f">More...</a><br /></td></tr>
<tr class="separator:ac4a0ea94fe2b01e8ff8768bfb1dbef2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04117227278f329795b3cd24670cf07"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#ad04117227278f329795b3cd24670cf07">AHB_WRITE_BURST_END</a> (void)</td></tr>
<tr class="memdesc:ad04117227278f329795b3cd24670cf07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Burst write end.  <a href="class_tcan_interface.html#ad04117227278f329795b3cd24670cf07">More...</a><br /></td></tr>
<tr class="separator:ad04117227278f329795b3cd24670cf07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9233143a9066cc09457f84258dd6342e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a9233143a9066cc09457f84258dd6342e">AHB_READ_32</a> (uint16_t address)</td></tr>
<tr class="memdesc:a9233143a9066cc09457f84258dd6342e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single word read.  <a href="class_tcan_interface.html#a9233143a9066cc09457f84258dd6342e">More...</a><br /></td></tr>
<tr class="separator:a9233143a9066cc09457f84258dd6342e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6587cadb3dfd4a554deb627797f63119"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a6587cadb3dfd4a554deb627797f63119">AHB_READ_BURST_START</a> (uint16_t address, uint8_t words)</td></tr>
<tr class="memdesc:a6587cadb3dfd4a554deb627797f63119"><td class="mdescLeft">&#160;</td><td class="mdescRight">Burst read start.  <a href="class_tcan_interface.html#a6587cadb3dfd4a554deb627797f63119">More...</a><br /></td></tr>
<tr class="separator:a6587cadb3dfd4a554deb627797f63119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dc8f8b7a89392924c144cc6b22cadbe"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a7dc8f8b7a89392924c144cc6b22cadbe">AHB_READ_BURST_READ</a> (void)</td></tr>
<tr class="memdesc:a7dc8f8b7a89392924c144cc6b22cadbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Burst read start.  <a href="class_tcan_interface.html#a7dc8f8b7a89392924c144cc6b22cadbe">More...</a><br /></td></tr>
<tr class="separator:a7dc8f8b7a89392924c144cc6b22cadbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd04083eadaf2c446abe18d265d2369"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a0dd04083eadaf2c446abe18d265d2369">AHB_READ_BURST_END</a> (void)</td></tr>
<tr class="memdesc:a0dd04083eadaf2c446abe18d265d2369"><td class="mdescLeft">&#160;</td><td class="mdescRight">Burst write end.  <a href="class_tcan_interface.html#a0dd04083eadaf2c446abe18d265d2369">More...</a><br /></td></tr>
<tr class="separator:a0dd04083eadaf2c446abe18d265d2369"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a026f0c477791314db958ce5d19707b04"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a026f0c477791314db958ce5d19707b04">slave</a></td></tr>
<tr class="memdesc:a026f0c477791314db958ce5d19707b04"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="class_t_c_a_n4550.html" title="TI CAN library.">TCAN4550</a> chip select index.  <a href="class_tcan_interface.html#a026f0c477791314db958ce5d19707b04">More...</a><br /></td></tr>
<tr class="separator:a026f0c477791314db958ce5d19707b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a9366bb0148ebc5002d8471c9f74200"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a5a9366bb0148ebc5002d8471c9f74200">maxRxFifoLevel</a></td></tr>
<tr class="memdesc:a5a9366bb0148ebc5002d8471c9f74200"><td class="mdescLeft">&#160;</td><td class="mdescRight">diagnostic value of FIFO usage during an access  <a href="class_tcan_interface.html#a5a9366bb0148ebc5002d8471c9f74200">More...</a><br /></td></tr>
<tr class="separator:a5a9366bb0148ebc5002d8471c9f74200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4983ad3ad4a5c717a2c13e707ce88963"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a4983ad3ad4a5c717a2c13e707ce88963">maxTxFifoLevel</a></td></tr>
<tr class="memdesc:a4983ad3ad4a5c717a2c13e707ce88963"><td class="mdescLeft">&#160;</td><td class="mdescRight">diagnostic value of FIFO usage during an access  <a href="class_tcan_interface.html#a4983ad3ad4a5c717a2c13e707ce88963">More...</a><br /></td></tr>
<tr class="separator:a4983ad3ad4a5c717a2c13e707ce88963"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:afad3f3057e6d4f1b05bab14a2ac30909"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#afad3f3057e6d4f1b05bab14a2ac30909">control_txDis_mask</a> = 0x001</td></tr>
<tr class="memdesc:afad3f3057e6d4f1b05bab14a2ac30909"><td class="mdescLeft">&#160;</td><td class="mdescRight">The transmitter is disabled. the data stays in the transmit FIFO.  <a href="class_tcan_interface.html#afad3f3057e6d4f1b05bab14a2ac30909">More...</a><br /></td></tr>
<tr class="separator:afad3f3057e6d4f1b05bab14a2ac30909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addef1484e61f31531dec74f77bb4a4bb"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#addef1484e61f31531dec74f77bb4a4bb">control_irqROE_mask</a> = 0x008</td></tr>
<tr class="memdesc:addef1484e61f31531dec74f77bb4a4bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows an IRQ when the Rx FIFO overflow error is set.  <a href="class_tcan_interface.html#addef1484e61f31531dec74f77bb4a4bb">More...</a><br /></td></tr>
<tr class="separator:addef1484e61f31531dec74f77bb4a4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafd67152a1b042d4357adf974cc46f84"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#aafd67152a1b042d4357adf974cc46f84">control_irqTOE_mask</a> = 0x010</td></tr>
<tr class="memdesc:aafd67152a1b042d4357adf974cc46f84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows an IRQ when the Tx FIFO overflow error is set.  <a href="class_tcan_interface.html#aafd67152a1b042d4357adf974cc46f84">More...</a><br /></td></tr>
<tr class="separator:aafd67152a1b042d4357adf974cc46f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f733247e738de9f29ae12dd10df539d"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a4f733247e738de9f29ae12dd10df539d">control_irqTMT_mask</a> = 0x020</td></tr>
<tr class="memdesc:a4f733247e738de9f29ae12dd10df539d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows an IRQ when the TMT flag is set.  <a href="class_tcan_interface.html#a4f733247e738de9f29ae12dd10df539d">More...</a><br /></td></tr>
<tr class="separator:a4f733247e738de9f29ae12dd10df539d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b13dc3e4508d2ca62f2c6238c99391"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a48b13dc3e4508d2ca62f2c6238c99391">control_irqTRDY_mask</a> = 0x040</td></tr>
<tr class="memdesc:a48b13dc3e4508d2ca62f2c6238c99391"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows an IRQ when the TRDY flag is set.  <a href="class_tcan_interface.html#a48b13dc3e4508d2ca62f2c6238c99391">More...</a><br /></td></tr>
<tr class="separator:a48b13dc3e4508d2ca62f2c6238c99391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f78e712993b965aeba03cc208017080"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a6f78e712993b965aeba03cc208017080">control_irqRRDY_mask</a> = 0x080</td></tr>
<tr class="memdesc:a6f78e712993b965aeba03cc208017080"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows an IRQ when the RRDY flag is set.  <a href="class_tcan_interface.html#a6f78e712993b965aeba03cc208017080">More...</a><br /></td></tr>
<tr class="separator:a6f78e712993b965aeba03cc208017080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bdbaa3ba7ce9ad78539db419864a70c"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a2bdbaa3ba7ce9ad78539db419864a70c">control_irqErr_mask</a> = 0x100</td></tr>
<tr class="memdesc:a2bdbaa3ba7ce9ad78539db419864a70c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows an IRQ when the Error flag is set.  <a href="class_tcan_interface.html#a2bdbaa3ba7ce9ad78539db419864a70c">More...</a><br /></td></tr>
<tr class="separator:a2bdbaa3ba7ce9ad78539db419864a70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab277e5999bd643f9110671a33cbe7dfd"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#ab277e5999bd643f9110671a33cbe7dfd">control_irqEOP_mask</a> = 0x200</td></tr>
<tr class="memdesc:ab277e5999bd643f9110671a33cbe7dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows an IRQ when the EOP flag is set.  <a href="class_tcan_interface.html#ab277e5999bd643f9110671a33cbe7dfd">More...</a><br /></td></tr>
<tr class="separator:ab277e5999bd643f9110671a33cbe7dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dbb0d6039b89fdafdaf4bd8c6e43871"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a3dbb0d6039b89fdafdaf4bd8c6e43871">control_SSO_mask</a> = 0x400</td></tr>
<tr class="memdesc:a3dbb0d6039b89fdafdaf4bd8c6e43871"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces the SPI chip select to stay asserted during the length of the transaction.  <a href="class_tcan_interface.html#a3dbb0d6039b89fdafdaf4bd8c6e43871">More...</a><br /></td></tr>
<tr class="separator:a3dbb0d6039b89fdafdaf4bd8c6e43871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa656d2e2eb418839057979363139b7"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a5fa656d2e2eb418839057979363139b7">control_resetFifo_mask</a> = 0x800</td></tr>
<tr class="memdesc:a5fa656d2e2eb418839057979363139b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">A transient bit, resets the FIFO and deasserts itself.  <a href="class_tcan_interface.html#a5fa656d2e2eb418839057979363139b7">More...</a><br /></td></tr>
<tr class="separator:a5fa656d2e2eb418839057979363139b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa20337395880d129be05ecb154c6fe23"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#aa20337395880d129be05ecb154c6fe23">control_purgeRxFifo_mask</a> = 0x1000</td></tr>
<tr class="memdesc:aa20337395880d129be05ecb154c6fe23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove the first value from the receive FIFO. Might be faster than reading it.  <a href="class_tcan_interface.html#aa20337395880d129be05ecb154c6fe23">More...</a><br /></td></tr>
<tr class="separator:aa20337395880d129be05ecb154c6fe23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0284418fda3eadb979853fe93dc80d2b"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a0284418fda3eadb979853fe93dc80d2b">control_resetRxFifo_mask</a> = 0x2000</td></tr>
<tr class="memdesc:a0284418fda3eadb979853fe93dc80d2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the receive FIFO <br  />
  <a href="class_tcan_interface.html#a0284418fda3eadb979853fe93dc80d2b">More...</a><br /></td></tr>
<tr class="separator:a0284418fda3eadb979853fe93dc80d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a09b1f33c8cb4bb6b35108cc705d508"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a9a09b1f33c8cb4bb6b35108cc705d508">status_rxOvfErr_mask</a> = 0x008</td></tr>
<tr class="memdesc:a9a09b1f33c8cb4bb6b35108cc705d508"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx FIFO overflow, or underflow (trying to read from an empty Rx FIFO)  <a href="class_tcan_interface.html#a9a09b1f33c8cb4bb6b35108cc705d508">More...</a><br /></td></tr>
<tr class="separator:a9a09b1f33c8cb4bb6b35108cc705d508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a245978ee664edd870fd125ac632fd23b"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a245978ee664edd870fd125ac632fd23b">status_txOvfErr_mask</a> = 0x010</td></tr>
<tr class="memdesc:a245978ee664edd870fd125ac632fd23b"><td class="mdescLeft">&#160;</td><td class="mdescRight">tx FIFO overflow  <a href="class_tcan_interface.html#a245978ee664edd870fd125ac632fd23b">More...</a><br /></td></tr>
<tr class="separator:a245978ee664edd870fd125ac632fd23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0d277fcc9f76954f0cdba48f00fae9"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#aee0d277fcc9f76954f0cdba48f00fae9">status_TMT_mask</a> = 0x020</td></tr>
<tr class="memdesc:aee0d277fcc9f76954f0cdba48f00fae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitting.  <a href="class_tcan_interface.html#aee0d277fcc9f76954f0cdba48f00fae9">More...</a><br /></td></tr>
<tr class="separator:aee0d277fcc9f76954f0cdba48f00fae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fddb5d82b327db0d29dea0eccdcd92c"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a6fddb5d82b327db0d29dea0eccdcd92c">status_TRDY_mask</a> = 0x0040</td></tr>
<tr class="memdesc:a6fddb5d82b327db0d29dea0eccdcd92c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 when the transmit FIFO is not full.  <a href="class_tcan_interface.html#a6fddb5d82b327db0d29dea0eccdcd92c">More...</a><br /></td></tr>
<tr class="separator:a6fddb5d82b327db0d29dea0eccdcd92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a229b9e0df3443e7d4bd3b2cd1e1b6a05"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a229b9e0df3443e7d4bd3b2cd1e1b6a05">status_RRDY_mask</a> = 0x0080</td></tr>
<tr class="memdesc:a229b9e0df3443e7d4bd3b2cd1e1b6a05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 when the receive FIFO is not empty.  <a href="class_tcan_interface.html#a229b9e0df3443e7d4bd3b2cd1e1b6a05">More...</a><br /></td></tr>
<tr class="separator:a229b9e0df3443e7d4bd3b2cd1e1b6a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa0c9eb5d39f3c0fea694569fe8070b"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a0fa0c9eb5d39f3c0fea694569fe8070b">status_Error_mask</a> = 0x0100</td></tr>
<tr class="memdesc:a0fa0c9eb5d39f3c0fea694569fe8070b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 when there is any error flag.  <a href="class_tcan_interface.html#a0fa0c9eb5d39f3c0fea694569fe8070b">More...</a><br /></td></tr>
<tr class="separator:a0fa0c9eb5d39f3c0fea694569fe8070b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8531a44a763981a31f41b2dabbea66ac"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a8531a44a763981a31f41b2dabbea66ac">status_EOP_mask</a> = 0x0200</td></tr>
<tr class="memdesc:a8531a44a763981a31f41b2dabbea66ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 the most recent word received is an end of packet.  <a href="class_tcan_interface.html#a8531a44a763981a31f41b2dabbea66ac">More...</a><br /></td></tr>
<tr class="separator:a8531a44a763981a31f41b2dabbea66ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec68b8983bcb6e5eb393720f491e145f"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#aec68b8983bcb6e5eb393720f491e145f">status_rxFifoUsed_mask</a> = 0x00ff0000</td></tr>
<tr class="memdesc:aec68b8983bcb6e5eb393720f491e145f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Part of the word containing the rx FIFO level.  <a href="class_tcan_interface.html#aec68b8983bcb6e5eb393720f491e145f">More...</a><br /></td></tr>
<tr class="separator:aec68b8983bcb6e5eb393720f491e145f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02240f480ede2de248788afaf8596a9a"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a02240f480ede2de248788afaf8596a9a">status_rxFifoUsed_bitNbr</a> = 16</td></tr>
<tr class="memdesc:a02240f480ede2de248788afaf8596a9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit offset of the rx FIFO level  <a href="class_tcan_interface.html#a02240f480ede2de248788afaf8596a9a">More...</a><br /></td></tr>
<tr class="separator:a02240f480ede2de248788afaf8596a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7a1af09e9430c0868bda646d3fea5cf"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#ab7a1af09e9430c0868bda646d3fea5cf">status_txFifoUsed_mask</a> = 0xff000000</td></tr>
<tr class="memdesc:ab7a1af09e9430c0868bda646d3fea5cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Part of the word containing the tx FIFO level.  <a href="class_tcan_interface.html#ab7a1af09e9430c0868bda646d3fea5cf">More...</a><br /></td></tr>
<tr class="separator:ab7a1af09e9430c0868bda646d3fea5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c2107336d8500547c70f2bf13f3b12"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a91c2107336d8500547c70f2bf13f3b12">status_txFifoUsed_bitNbr</a> = 24</td></tr>
<tr class="memdesc:a91c2107336d8500547c70f2bf13f3b12"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit offset of the tx FIFO level  <a href="class_tcan_interface.html#a91c2107336d8500547c70f2bf13f3b12">More...</a><br /></td></tr>
<tr class="separator:a91c2107336d8500547c70f2bf13f3b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:ada4ccdc43b476cb7dcfb7fe4b7fea950"><td class="memItemLeft" align="right" valign="top">volatile uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#ada4ccdc43b476cb7dcfb7fe4b7fea950">base</a></td></tr>
<tr class="separator:ada4ccdc43b476cb7dcfb7fe4b7fea950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0b114c819cb6c893cfdb1a8d28babd8"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#ad0b114c819cb6c893cfdb1a8d28babd8">wordSize</a> = 4</td></tr>
<tr class="separator:ad0b114c819cb6c893cfdb1a8d28babd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af78898521abef368aacc1027c8be9a15"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#af78898521abef368aacc1027c8be9a15">controlRegCached</a></td></tr>
<tr class="separator:af78898521abef368aacc1027c8be9a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f798c8619a24c3a22bfa814a83aebf6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a1f798c8619a24c3a22bfa814a83aebf6">lastRxFifoLevel</a></td></tr>
<tr class="separator:a1f798c8619a24c3a22bfa814a83aebf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b7be7d528d78156c4df1b5618f9572"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a25b7be7d528d78156c4df1b5618f9572">rxData_index</a> = 16</td></tr>
<tr class="separator:a25b7be7d528d78156c4df1b5618f9572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5df0c71caf366bd2856bedf5c1e5435"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#ad5df0c71caf366bd2856bedf5c1e5435">txData_index</a> = 1</td></tr>
<tr class="separator:ad5df0c71caf366bd2856bedf5c1e5435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa36989634b128dcb6074a9a88de1a47a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#aa36989634b128dcb6074a9a88de1a47a">status_Index</a> = 2</td></tr>
<tr class="separator:aa36989634b128dcb6074a9a88de1a47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d1a66b24b8ab942bbee54ea4b3bdc70"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_tcan_interface.html#a5d1a66b24b8ab942bbee54ea4b3bdc70">control_index</a> = 3</td></tr>
<tr class="separator:a5d1a66b24b8ab942bbee54ea4b3bdc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This class implements the <a class="el" href="class_t_c_a_n4550.html" title="TI CAN library.">TCAN4550</a> SPI interface. </p>
<p>The interface is responsible for the low level communications with the <a class="el" href="class_t_c_a_n4550.html" title="TI CAN library.">TCAN4550</a> chip through the SPI interface. Because it can be used to talk to several independent SPI slaves using the slave select lines, it doesn't include direct PIO to the state. </p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="af528aea326236550c55a6d6d86485037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af528aea326236550c55a6d6d86485037">&#9670;&nbsp;</a></span>TcanInterface()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TcanInterface::TcanInterface </td>
          <td>(</td>
          <td class="paramtype">volatile void *&#160;</td>
          <td class="paramname"><em>spiAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>nbr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constructor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">spiAddr</td><td>Address of the SPI controller </td></tr>
    <tr><td class="paramname">rst</td><td>Address of the PIO controlling the reset line </td></tr>
    <tr><td class="paramname">nbr</td><td>Chip select line number. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a9233143a9066cc09457f84258dd6342e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9233143a9066cc09457f84258dd6342e">&#9670;&nbsp;</a></span>AHB_READ_32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TcanInterface::AHB_READ_32 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Single word read. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">address</td><td>A 16-bit address of the source register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 32-bit word of data from source register </dd></dl>

</div>
</div>
<a id="a0dd04083eadaf2c446abe18d265d2369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dd04083eadaf2c446abe18d265d2369">&#9670;&nbsp;</a></span>AHB_READ_BURST_END()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TcanInterface::AHB_READ_BURST_END </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Burst write end. </p>
<p>The SPI transaction contains 3 parts: the header (start), the payload, and the end of data (end) This function ends the burst transaction by pulling nCS high. We have already received everything so we don't need to wait. </p>

</div>
</div>
<a id="a7dc8f8b7a89392924c144cc6b22cadbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dc8f8b7a89392924c144cc6b22cadbe">&#9670;&nbsp;</a></span>AHB_READ_BURST_READ()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TcanInterface::AHB_READ_BURST_READ </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Burst read start. </p>
<p>The SPI transaction contains 3 parts: the header (start), the payload, and the end of data (end) This function where each word of data is read from the TCAN4x5x</p>
<dl class="section return"><dt>Returns</dt><dd>A 32-bit single data word that is read at a time </dd></dl>

</div>
</div>
<a id="a6587cadb3dfd4a554deb627797f63119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6587cadb3dfd4a554deb627797f63119">&#9670;&nbsp;</a></span>AHB_READ_BURST_START()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TcanInterface::AHB_READ_BURST_START </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>words</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Burst read start. </p>
<p>The SPI transaction contains 3 parts: the header (start), the payload, and the end of data (end) This function is the start, where the register address and number of words are transmitted</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">address</td><td>A 16-bit start address to begin the burst read </td></tr>
    <tr><td class="paramname">words</td><td>The number of 4-byte words that will be transferred. 0 = 256 words </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a64aa73cf9f38c68a39f433dcf814b705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64aa73cf9f38c68a39f433dcf814b705">&#9670;&nbsp;</a></span>AHB_WRITE_32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TcanInterface::AHB_WRITE_32 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Single word write. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">address</td><td>A 16-bit address of the destination register </td></tr>
    <tr><td class="paramname">data</td><td>A 32-bit word of data to write to the destination register </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad04117227278f329795b3cd24670cf07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad04117227278f329795b3cd24670cf07">&#9670;&nbsp;</a></span>AHB_WRITE_BURST_END()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TcanInterface::AHB_WRITE_BURST_END </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Burst write end. </p>
<p>The SPI transaction contains 3 parts: the header (start), the payload, and the end of data (end) This function ends the burst transaction by pulling nCS high </p>

</div>
</div>
<a id="a1f783dcdb840e0e89dcc3290d3b8832e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f783dcdb840e0e89dcc3290d3b8832e">&#9670;&nbsp;</a></span>AHB_WRITE_BURST_START()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TcanInterface::AHB_WRITE_BURST_START </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>words</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Burst write start. </p>
<p>The SPI transaction contains 3 parts: the header (start), the payload, and the end of data (end) This function is the start, where the register address and number of words are transmitted</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">address</td><td>A 16-bit address of the destination register </td></tr>
    <tr><td class="paramname">words</td><td>The number of 4-byte words that will be transferred. 0 = 256 words </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac4a0ea94fe2b01e8ff8768bfb1dbef2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4a0ea94fe2b01e8ff8768bfb1dbef2f">&#9670;&nbsp;</a></span>AHB_WRITE_BURST_WRITE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TcanInterface::AHB_WRITE_BURST_WRITE </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Burst write. </p>
<p>The SPI transaction contains 3 parts: the header (start), the payload, and the end of data (end) This function writes a single word at a time</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">data</td><td>A 32-bit word of data to write to the destination register </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad694a6cd13e2042e439e81906979e805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad694a6cd13e2042e439e81906979e805">&#9670;&nbsp;</a></span>getAddress()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile void* TcanInterface::getAddress </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the address of the SPI controller. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Address</td><td>in user space. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad8ae5a9d142113d09db58d237e51ec0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8ae5a9d142113d09db58d237e51ec0b">&#9670;&nbsp;</a></span>getRxData()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t TcanInterface::getRxData </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the content of the receive data register. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Content</td><td>of the receive data register </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7a80598259cd8655cabbbdc9dcc951ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a80598259cd8655cabbbdc9dcc951ac">&#9670;&nbsp;</a></span>getRxFifoLevel() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TcanInterface::getRxFifoLevel </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4e49d080770cc005296936de9b3de16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4e49d080770cc005296936de9b3de16">&#9670;&nbsp;</a></span>getRxFifoLevel() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TcanInterface::getRxFifoLevel </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>data64</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aec85118b41026ab49d318997d8ee58f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec85118b41026ab49d318997d8ee58f2">&#9670;&nbsp;</a></span>getStatus()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TcanInterface::getStatus </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the SPI interface status. </p>
<p>The bits are defined by the <a class="el" href="class_altera_spi.html" title="Low level SPI interface to the SPI hardware.">AlteraSpi</a> class. </p><dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Status</td><td>register content. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad7845bf228dfc3ef0c1308e88d657cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7845bf228dfc3ef0c1308e88d657cda">&#9670;&nbsp;</a></span>getTxFifoLevel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TcanInterface::getTxFifoLevel </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c3c0fd4c35e9e3c69ea207dc752c4ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c3c0fd4c35e9e3c69ea207dc752c4ed">&#9670;&nbsp;</a></span>reset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TcanInterface::reset </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>reset the <a class="el" href="class_t_c_a_n4550.html" title="TI CAN library.">TCAN4550</a> chip </p>

</div>
</div>
<a id="aab77af338fd3fa1958f95e4838d3471a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab77af338fd3fa1958f95e4838d3471a">&#9670;&nbsp;</a></span>resetControlBits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TcanInterface::resetControlBits </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab58260e06fba7d4cbaabe299c04c800e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab58260e06fba7d4cbaabe299c04c800e">&#9670;&nbsp;</a></span>resetStatus()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TcanInterface::resetStatus </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab15563e444625a178138a17e239fa2dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab15563e444625a178138a17e239fa2dc">&#9670;&nbsp;</a></span>setControl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TcanInterface::setControl </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write in the control register. </p>
<p>The method keeps a local copy to avoid having to read back the control register. Only the bits that will actually stay set in the control register are saved - Reset FIFO and PURGE_RX_FIFO are transient bits that are not saved</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">data</td><td>Value to write to the control register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1671c8e09add7015ae5e15549a52c290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1671c8e09add7015ae5e15549a52c290">&#9670;&nbsp;</a></span>setControlBits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TcanInterface::setControlBits </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac892a48848410f01d085c11ff301ee69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac892a48848410f01d085c11ff301ee69">&#9670;&nbsp;</a></span>setTxData()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TcanInterface::setTxData </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Add data to the transmit FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">data</td><td>Data word to add to the FIFO </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ada4ccdc43b476cb7dcfb7fe4b7fea950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada4ccdc43b476cb7dcfb7fe4b7fea950">&#9670;&nbsp;</a></span>base</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t* TcanInterface::base</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d1a66b24b8ab942bbee54ea4b3bdc70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d1a66b24b8ab942bbee54ea4b3bdc70">&#9670;&nbsp;</a></span>control_index</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int TcanInterface::control_index = 3</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab277e5999bd643f9110671a33cbe7dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab277e5999bd643f9110671a33cbe7dfd">&#9670;&nbsp;</a></span>control_irqEOP_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::control_irqEOP_mask = 0x200</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allows an IRQ when the EOP flag is set. </p>

</div>
</div>
<a id="a2bdbaa3ba7ce9ad78539db419864a70c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bdbaa3ba7ce9ad78539db419864a70c">&#9670;&nbsp;</a></span>control_irqErr_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::control_irqErr_mask = 0x100</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allows an IRQ when the Error flag is set. </p>

</div>
</div>
<a id="addef1484e61f31531dec74f77bb4a4bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addef1484e61f31531dec74f77bb4a4bb">&#9670;&nbsp;</a></span>control_irqROE_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::control_irqROE_mask = 0x008</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allows an IRQ when the Rx FIFO overflow error is set. </p>

</div>
</div>
<a id="a6f78e712993b965aeba03cc208017080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f78e712993b965aeba03cc208017080">&#9670;&nbsp;</a></span>control_irqRRDY_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::control_irqRRDY_mask = 0x080</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allows an IRQ when the RRDY flag is set. </p>

</div>
</div>
<a id="a4f733247e738de9f29ae12dd10df539d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f733247e738de9f29ae12dd10df539d">&#9670;&nbsp;</a></span>control_irqTMT_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::control_irqTMT_mask = 0x020</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allows an IRQ when the TMT flag is set. </p>

</div>
</div>
<a id="aafd67152a1b042d4357adf974cc46f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafd67152a1b042d4357adf974cc46f84">&#9670;&nbsp;</a></span>control_irqTOE_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::control_irqTOE_mask = 0x010</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allows an IRQ when the Tx FIFO overflow error is set. </p>

</div>
</div>
<a id="a48b13dc3e4508d2ca62f2c6238c99391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48b13dc3e4508d2ca62f2c6238c99391">&#9670;&nbsp;</a></span>control_irqTRDY_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::control_irqTRDY_mask = 0x040</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allows an IRQ when the TRDY flag is set. </p>

</div>
</div>
<a id="aa20337395880d129be05ecb154c6fe23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa20337395880d129be05ecb154c6fe23">&#9670;&nbsp;</a></span>control_purgeRxFifo_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::control_purgeRxFifo_mask = 0x1000</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Remove the first value from the receive FIFO. Might be faster than reading it. </p>

</div>
</div>
<a id="a5fa656d2e2eb418839057979363139b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fa656d2e2eb418839057979363139b7">&#9670;&nbsp;</a></span>control_resetFifo_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::control_resetFifo_mask = 0x800</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>A transient bit, resets the FIFO and deasserts itself. </p>

</div>
</div>
<a id="a0284418fda3eadb979853fe93dc80d2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0284418fda3eadb979853fe93dc80d2b">&#9670;&nbsp;</a></span>control_resetRxFifo_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::control_resetRxFifo_mask = 0x2000</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Disable the receive FIFO <br  />
 </p>

</div>
</div>
<a id="a3dbb0d6039b89fdafdaf4bd8c6e43871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dbb0d6039b89fdafdaf4bd8c6e43871">&#9670;&nbsp;</a></span>control_SSO_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::control_SSO_mask = 0x400</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Forces the SPI chip select to stay asserted during the length of the transaction. </p>

</div>
</div>
<a id="afad3f3057e6d4f1b05bab14a2ac30909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afad3f3057e6d4f1b05bab14a2ac30909">&#9670;&nbsp;</a></span>control_txDis_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::control_txDis_mask = 0x001</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The transmitter is disabled. the data stays in the transmit FIFO. </p>

</div>
</div>
<a id="af78898521abef368aacc1027c8be9a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af78898521abef368aacc1027c8be9a15">&#9670;&nbsp;</a></span>controlRegCached</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TcanInterface::controlRegCached</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f798c8619a24c3a22bfa814a83aebf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f798c8619a24c3a22bfa814a83aebf6">&#9670;&nbsp;</a></span>lastRxFifoLevel</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TcanInterface::lastRxFifoLevel</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a9366bb0148ebc5002d8471c9f74200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a9366bb0148ebc5002d8471c9f74200">&#9670;&nbsp;</a></span>maxRxFifoLevel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TcanInterface::maxRxFifoLevel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>diagnostic value of FIFO usage during an access </p>

</div>
</div>
<a id="a4983ad3ad4a5c717a2c13e707ce88963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4983ad3ad4a5c717a2c13e707ce88963">&#9670;&nbsp;</a></span>maxTxFifoLevel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TcanInterface::maxTxFifoLevel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>diagnostic value of FIFO usage during an access </p>

</div>
</div>
<a id="a25b7be7d528d78156c4df1b5618f9572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25b7be7d528d78156c4df1b5618f9572">&#9670;&nbsp;</a></span>rxData_index</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int TcanInterface::rxData_index = 16</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a026f0c477791314db958ce5d19707b04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a026f0c477791314db958ce5d19707b04">&#9670;&nbsp;</a></span>slave</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TcanInterface::slave</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="class_t_c_a_n4550.html" title="TI CAN library.">TCAN4550</a> chip select index. </p>

</div>
</div>
<a id="a8531a44a763981a31f41b2dabbea66ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8531a44a763981a31f41b2dabbea66ac">&#9670;&nbsp;</a></span>status_EOP_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::status_EOP_mask = 0x0200</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set to 1 the most recent word received is an end of packet. </p>

</div>
</div>
<a id="a0fa0c9eb5d39f3c0fea694569fe8070b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fa0c9eb5d39f3c0fea694569fe8070b">&#9670;&nbsp;</a></span>status_Error_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::status_Error_mask = 0x0100</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set to 1 when there is any error flag. </p>

</div>
</div>
<a id="aa36989634b128dcb6074a9a88de1a47a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa36989634b128dcb6074a9a88de1a47a">&#9670;&nbsp;</a></span>status_Index</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int TcanInterface::status_Index = 2</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a229b9e0df3443e7d4bd3b2cd1e1b6a05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a229b9e0df3443e7d4bd3b2cd1e1b6a05">&#9670;&nbsp;</a></span>status_RRDY_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::status_RRDY_mask = 0x0080</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set to 1 when the receive FIFO is not empty. </p>

</div>
</div>
<a id="a02240f480ede2de248788afaf8596a9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02240f480ede2de248788afaf8596a9a">&#9670;&nbsp;</a></span>status_rxFifoUsed_bitNbr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::status_rxFifoUsed_bitNbr = 16</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>bit offset of the rx FIFO level </p>

</div>
</div>
<a id="aec68b8983bcb6e5eb393720f491e145f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec68b8983bcb6e5eb393720f491e145f">&#9670;&nbsp;</a></span>status_rxFifoUsed_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::status_rxFifoUsed_mask = 0x00ff0000</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Part of the word containing the rx FIFO level. </p>

</div>
</div>
<a id="a9a09b1f33c8cb4bb6b35108cc705d508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a09b1f33c8cb4bb6b35108cc705d508">&#9670;&nbsp;</a></span>status_rxOvfErr_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::status_rxOvfErr_mask = 0x008</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Rx FIFO overflow, or underflow (trying to read from an empty Rx FIFO) </p>

</div>
</div>
<a id="aee0d277fcc9f76954f0cdba48f00fae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee0d277fcc9f76954f0cdba48f00fae9">&#9670;&nbsp;</a></span>status_TMT_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::status_TMT_mask = 0x020</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transmitting. </p>

</div>
</div>
<a id="a6fddb5d82b327db0d29dea0eccdcd92c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fddb5d82b327db0d29dea0eccdcd92c">&#9670;&nbsp;</a></span>status_TRDY_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::status_TRDY_mask = 0x0040</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set to 1 when the transmit FIFO is not full. </p>

</div>
</div>
<a id="a91c2107336d8500547c70f2bf13f3b12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c2107336d8500547c70f2bf13f3b12">&#9670;&nbsp;</a></span>status_txFifoUsed_bitNbr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::status_txFifoUsed_bitNbr = 24</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>bit offset of the tx FIFO level </p>

</div>
</div>
<a id="ab7a1af09e9430c0868bda646d3fea5cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7a1af09e9430c0868bda646d3fea5cf">&#9670;&nbsp;</a></span>status_txFifoUsed_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::status_txFifoUsed_mask = 0xff000000</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Part of the word containing the tx FIFO level. </p>

</div>
</div>
<a id="a245978ee664edd870fd125ac632fd23b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a245978ee664edd870fd125ac632fd23b">&#9670;&nbsp;</a></span>status_txOvfErr_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t TcanInterface::status_txOvfErr_mask = 0x010</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>tx FIFO overflow </p>

</div>
</div>
<a id="ad5df0c71caf366bd2856bedf5c1e5435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5df0c71caf366bd2856bedf5c1e5435">&#9670;&nbsp;</a></span>txData_index</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int TcanInterface::txData_index = 1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0b114c819cb6c893cfdb1a8d28babd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0b114c819cb6c893cfdb1a8d28babd8">&#9670;&nbsp;</a></span>wordSize</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t TcanInterface::wordSize = 4</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>C:/Alphi/PCIeMiniSoftware/include/<a class="el" href="_tcan_interface_8h_source.html">TcanInterface.h</a></li>
<li><a class="el" href="_t_c_a_n4x5x___s_p_i_8cpp.html">TCAN4x5x_SPI.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
