circuit ALU : @[:@2.0]
  module ALU : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_fSel_addEnable : UInt<1> @[:@6.4]
    input io_fSel_accEnable : UInt<1> @[:@6.4]
    input io_ipu_innerProd : SInt<4> @[:@6.4]
    input io_ipu_bpWeight : SInt<4> @[:@6.4]
    input io_ipu_bpActvtn : SInt<4> @[:@6.4]
    input io_rf : SInt<4> @[:@6.4]
    output io_out : SInt<4> @[:@6.4]
  
    node _T_7 = add(io_ipu_bpWeight, io_ipu_bpActvtn) @[PE.scala 252:50:@13.8]
    node _T_8 = tail(_T_7, 1) @[PE.scala 252:50:@14.8]
    node _T_9 = asSInt(_T_8) @[PE.scala 252:50:@15.8]
    node _T_11 = gt(io_ipu_bpWeight, io_ipu_bpActvtn) @[PE.scala 254:46:@20.10]
    node _GEN_0 = mux(_T_11, io_ipu_bpWeight, io_ipu_bpActvtn) @[PE.scala 254:80:@21.10]
    node _T_12 = add(io_ipu_innerProd, io_rf) @[PE.scala 260:36:@30.12]
    node _T_13 = tail(_T_12, 1) @[PE.scala 260:36:@31.12]
    node _T_14 = asSInt(_T_13) @[PE.scala 260:36:@32.12]
    node _GEN_1 = mux(io_fSel_accEnable, _T_14, asSInt(UInt<1>("h0"))) @[PE.scala 259:56:@29.10]
    node _GEN_2 = mux(UInt<1>("h0"), _GEN_0, _GEN_1) @[PE.scala 253:56:@19.8]
    node _GEN_3 = mux(io_fSel_addEnable, _T_9, _GEN_2) @[PE.scala 251:56:@12.6]
    node _GEN_4 = mux(UInt<1>("h0"), io_ipu_innerProd, _GEN_3) @[PE.scala 249:49:@8.4]
    io_out <= _GEN_4
