// Seed: 2621990447
module module_0 (
    output supply0 id_0,
    input wor id_1,
    input wire id_2,
    input supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wand id_8,
    output tri id_9,
    input uwire id_10,
    input uwire id_11,
    input wor id_12,
    input wor id_13,
    input uwire id_14,
    input uwire id_15,
    input uwire id_16,
    input supply0 id_17,
    input tri id_18,
    input wor id_19,
    input tri1 id_20,
    output tri id_21,
    input wand id_22,
    output supply1 id_23,
    output wand id_24,
    input wire id_25,
    input wand id_26
);
  assign id_4 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    output wire id_3,
    input wire id_4
);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_4,
      id_3,
      id_2,
      id_0,
      id_4,
      id_0,
      id_1,
      id_2,
      id_4,
      id_4,
      id_0,
      id_0,
      id_4,
      id_4,
      id_2,
      id_0,
      id_0,
      id_4,
      id_3,
      id_2,
      id_3,
      id_1,
      id_4,
      id_0
  );
  assign modCall_1.id_18 = 0;
  assign id_1 = id_4;
  tri1 id_6 = id_2 | 1 !== 1'b0;
  wire id_7;
endmodule
