$date
	Thu Apr 11 23:16:51 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! v $end
$var wire 2 " O [1:0] $end
$var reg 4 # I [3:0] $end
$scope module encoder $end
$var wire 4 $ I [3:0] $end
$var wire 1 ! v $end
$var wire 2 % O [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
b0 $
b0 #
bx "
0!
$end
#5
b0 "
b0 %
1!
b1 #
b1 $
#10
b1 "
b1 %
1!
b10 #
b10 $
#15
b11 #
b11 $
#20
b10 "
b10 %
1!
b100 #
b100 $
#25
b101 #
b101 $
#30
b110 #
b110 $
#35
b111 #
b111 $
#40
b11 "
b11 %
b1000 #
b1000 $
#45
b1001 #
b1001 $
#50
b1010 #
b1010 $
#55
b1011 #
b1011 $
#60
b1100 #
b1100 $
#65
b1101 #
b1101 $
#70
b1110 #
b1110 $
#75
b1111 #
b1111 $
#80
