 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fir4rca
Version: K-2015.06-SP2
Date   : Sun Dec  5 21:05:00 2021
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: br_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  br_reg_3_/CP (DFQD4)                     0.00       0.00 r
  br_reg_3_/Q (DFQD4)                      0.13       0.13 f
  U422/ZN (CKND6)                          0.02       0.15 r
  U322/ZN (ND2D8)                          0.03       0.18 f
  U1016/ZN (ND2D4)                         0.02       0.20 r
  U995/ZN (CKND2D8)                        0.03       0.23 f
  U817/ZN (NR2XD2)                         0.03       0.26 r
  U425/ZN (CKND2D4)                        0.02       0.28 f
  U370/ZN (ND2D2)                          0.02       0.30 r
  U702/ZN (ND2D2)                          0.02       0.32 f
  U221/ZN (ND2D3)                          0.03       0.35 r
  U332/ZN (INVD2)                          0.02       0.37 f
  U821/ZN (ND3D2)                          0.02       0.39 r
  U741/ZN (CKND2D2)                        0.03       0.42 f
  U722/ZN (NR2D4)                          0.05       0.46 r
  U420/ZN (ND2D8)                          0.04       0.50 f
  U988/ZN (ND2D2)                          0.03       0.54 r
  U177/ZN (ND3D2)                          0.05       0.59 f
  U302/ZN (ND2D2)                          0.03       0.61 r
  U666/ZN (ND2D2)                          0.03       0.64 f
  U665/ZN (INVD2)                          0.02       0.67 r
  U307/ZN (ND2D3)                          0.02       0.69 f
  U452/ZN (CKND2D4)                        0.02       0.71 r
  U265/ZN (NR2D4)                          0.02       0.73 f
  U143/ZN (NR2XD0)                         0.04       0.78 r
  U703/ZN (OAI22D2)                        0.04       0.81 f
  U785/ZN (NR2XD1)                         0.02       0.84 r
  s_reg_15_/D (DFD2)                       0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  s_reg_15_/CP (DFD2)                      0.00       0.50 r
  library setup time                      -0.03       0.47
  data required time                                  0.47
  -----------------------------------------------------------
  data required time                                  0.47
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.37


1
