<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_R_Req_c5c72aee</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_R_Req_c5c72aee'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_R_Req_c5c72aee')">rsnoc_z_H_R_N_A_G2_R_Req_c5c72aee</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.29</td>
<td class="s9 cl rt"><a href="mod1251.html#Line" > 90.62</a></td>
<td class="s7 cl rt"><a href="mod1251.html#Cond" > 71.43</a></td>
<td class="s9 cl rt"><a href="mod1251.html#Toggle" > 94.02</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1251.html#Branch" > 81.08</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1251.html#inst_tag_78269"  onclick="showContent('inst_tag_78269')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Reqb</a></td>
<td class="s4 cl rt"> 46.30</td>
<td class="s7 cl rt"><a href="mod1251.html#inst_tag_78269_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod1251.html#inst_tag_78269_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1251.html#inst_tag_78269_Toggle" >  0.75</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1251.html#inst_tag_78269_Branch" > 59.46</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251.html#inst_tag_78271"  onclick="showContent('inst_tag_78271')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Reqb</a></td>
<td class="s7 cl rt"> 79.00</td>
<td class="s9 cl rt"><a href="mod1251.html#inst_tag_78271_Line" > 90.62</a></td>
<td class="s6 cl rt"><a href="mod1251.html#inst_tag_78271_Cond" > 64.29</a></td>
<td class="s8 cl rt"><a href="mod1251.html#inst_tag_78271_Toggle" > 82.69</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1251.html#inst_tag_78271_Branch" > 78.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251.html#inst_tag_78268"  onclick="showContent('inst_tag_78268')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Reqb</a></td>
<td class="s8 cl rt"> 82.15</td>
<td class="s9 cl rt"><a href="mod1251.html#inst_tag_78268_Line" > 90.62</a></td>
<td class="s7 cl rt"><a href="mod1251.html#inst_tag_78268_Cond" > 71.43</a></td>
<td class="s8 cl rt"><a href="mod1251.html#inst_tag_78268_Toggle" > 85.47</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1251.html#inst_tag_78268_Branch" > 81.08</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1251.html#inst_tag_78270"  onclick="showContent('inst_tag_78270')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Reqb</a></td>
<td class="s8 cl rt"> 83.89</td>
<td class="s9 cl rt"><a href="mod1251.html#inst_tag_78270_Line" > 90.62</a></td>
<td class="s7 cl rt"><a href="mod1251.html#inst_tag_78270_Cond" > 71.43</a></td>
<td class="s9 cl rt"><a href="mod1251.html#inst_tag_78270_Toggle" > 92.41</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1251.html#inst_tag_78270_Branch" > 81.08</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_78269'>
<hr>
<a name="inst_tag_78269"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_78269" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.30</td>
<td class="s7 cl rt"><a href="mod1251.html#inst_tag_78269_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod1251.html#inst_tag_78269_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1251.html#inst_tag_78269_Toggle" >  0.75</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1251.html#inst_tag_78269_Branch" > 59.46</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.06</td>
<td class="s7 cl rt"> 79.07</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.64</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.52</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.54</td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.46</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod69.html#inst_tag_2462" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod368.html#inst_tag_28589" id="tag_urg_inst_28589">Aap</a></td>
<td class="s4 cl rt"> 49.81</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.04</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod368.html#inst_tag_28590" id="tag_urg_inst_28590">Aap_0</a></td>
<td class="s4 cl rt"> 49.81</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.04</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2244.html#inst_tag_194258" id="tag_urg_inst_194258">Awp</a></td>
<td class="s5 cl rt"> 51.29</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.16</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod776.html#inst_tag_39351" id="tag_urg_inst_39351">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258784" id="tag_urg_inst_258784">ursrrrg</a></td>
<td class="s7 cl rt"> 78.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258785" id="tag_urg_inst_258785">ursrrrg129</a></td>
<td class="s7 cl rt"> 78.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258783" id="tag_urg_inst_258783">ursrrrg560</a></td>
<td class="s7 cl rt"> 78.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258782" id="tag_urg_inst_258782">ursrrrg567</a></td>
<td class="s7 cl rt"> 78.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2044.html#inst_tag_177040" id="tag_urg_inst_177040">usm</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_78271'>
<hr>
<a name="inst_tag_78271"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_78271" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.00</td>
<td class="s9 cl rt"><a href="mod1251.html#inst_tag_78271_Line" > 90.62</a></td>
<td class="s6 cl rt"><a href="mod1251.html#inst_tag_78271_Cond" > 64.29</a></td>
<td class="s8 cl rt"><a href="mod1251.html#inst_tag_78271_Toggle" > 82.69</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1251.html#inst_tag_78271_Branch" > 78.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.52</td>
<td class="s9 cl rt"> 97.67</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s7 cl rt"> 79.51</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.59</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.34</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.68</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td><a href="mod69.html#inst_tag_2464" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod368.html#inst_tag_28593" id="tag_urg_inst_28593">Aap</a></td>
<td class="s8 cl rt"> 87.10</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.30</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod368.html#inst_tag_28594" id="tag_urg_inst_28594">Aap_0</a></td>
<td class="s8 cl rt"> 84.35</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.04</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2244.html#inst_tag_194260" id="tag_urg_inst_194260">Awp</a></td>
<td class="s9 cl rt"> 99.45</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.35</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod776.html#inst_tag_39353" id="tag_urg_inst_39353">ue</a></td>
<td class="s1 cl rt"> 18.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_1.html#inst_tag_258864" id="tag_urg_inst_258864">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_1.html#inst_tag_258865" id="tag_urg_inst_258865">ursrrrg129</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_1.html#inst_tag_258863" id="tag_urg_inst_258863">ursrrrg560</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_1.html#inst_tag_258862" id="tag_urg_inst_258862">ursrrrg567</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2044.html#inst_tag_177042" id="tag_urg_inst_177042">usm</a></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_78268'>
<hr>
<a name="inst_tag_78268"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_78268" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.15</td>
<td class="s9 cl rt"><a href="mod1251.html#inst_tag_78268_Line" > 90.62</a></td>
<td class="s7 cl rt"><a href="mod1251.html#inst_tag_78268_Cond" > 71.43</a></td>
<td class="s8 cl rt"><a href="mod1251.html#inst_tag_78268_Toggle" > 85.47</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1251.html#inst_tag_78268_Branch" > 81.08</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.57</td>
<td class="s9 cl rt"> 97.67</td>
<td class="s7 cl rt"> 71.43</td>
<td class="s8 cl rt"> 83.66</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.52</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.40</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td><a href="mod69.html#inst_tag_2461" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod368.html#inst_tag_28587" id="tag_urg_inst_28587">Aap</a></td>
<td class="s9 cl rt"> 90.58</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.74</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod368.html#inst_tag_28588" id="tag_urg_inst_28588">Aap_0</a></td>
<td class="s8 cl rt"> 87.54</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.61</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2244.html#inst_tag_194257" id="tag_urg_inst_194257">Awp</a></td>
<td class="s9 cl rt"> 99.50</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.51</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod776.html#inst_tag_39350" id="tag_urg_inst_39350">ue</a></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258751" id="tag_urg_inst_258751">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258752" id="tag_urg_inst_258752">ursrrrg129</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258750" id="tag_urg_inst_258750">ursrrrg560</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258749" id="tag_urg_inst_258749">ursrrrg567</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2044.html#inst_tag_177039" id="tag_urg_inst_177039">usm</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_78270'>
<hr>
<a name="inst_tag_78270"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_78270" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.89</td>
<td class="s9 cl rt"><a href="mod1251.html#inst_tag_78270_Line" > 90.62</a></td>
<td class="s7 cl rt"><a href="mod1251.html#inst_tag_78270_Cond" > 71.43</a></td>
<td class="s9 cl rt"><a href="mod1251.html#inst_tag_78270_Toggle" > 92.41</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1251.html#inst_tag_78270_Branch" > 81.08</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.27</td>
<td class="s9 cl rt"> 97.67</td>
<td class="s7 cl rt"> 71.43</td>
<td class="s9 cl rt"> 90.46</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.52</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 92.46</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.04</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td><a href="mod69.html#inst_tag_2463" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod368.html#inst_tag_28591" id="tag_urg_inst_28591">Aap</a></td>
<td class="s9 cl rt"> 93.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.74</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod368.html#inst_tag_28592" id="tag_urg_inst_28592">Aap_0</a></td>
<td class="s9 cl rt"> 93.77</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.30</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2244.html#inst_tag_194259" id="tag_urg_inst_194259">Awp</a></td>
<td class="s9 cl rt"> 99.56</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.68</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod776.html#inst_tag_39352" id="tag_urg_inst_39352">ue</a></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258806" id="tag_urg_inst_258806">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258807" id="tag_urg_inst_258807">ursrrrg129</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258805" id="tag_urg_inst_258805">ursrrrg560</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258804" id="tag_urg_inst_258804">ursrrrg567</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2044.html#inst_tag_177041" id="tag_urg_inst_177041">usm</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_R_Req_c5c72aee'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1251.html" >rsnoc_z_H_R_N_A_G2_R_Req_c5c72aee</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>32</td><td>29</td><td>90.62</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>155847</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>155854</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>155859</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>155864</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>155994</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156079</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156086</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156103</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156110</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156130</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156145</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
155846                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155847     1/1          		if ( ! Sys_Clk_RstN )
155848     1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
155849     1/1          		else if ( ReqIsPreStrm )
155850     <font color = "red">0/1     ==>  			AddrLsb &lt;= #1.0 ( PreAddrLsb );</font>
                        MISSING_ELSE
155851                  	rsnoc_z_T_C_S_C_L_R_S_M_5 usm( .I( { GenAddrForLen [3:0] ^ GenAddrLsbEnd [3:0] , 1'b1 } ) , .O( u_761f ) );
155852                  	rsnoc_z_T_C_S_C_L_R_E_z_5 ue( .I( u_761f ) , .O( u_dade ) );
155853                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155854     1/1          		if ( ! Sys_Clk_RstN )
155855     1/1          			Len1W &lt;= #1.0 ( 8'b0 );
155856     1/1          		else if ( ReqIsPreStrm )
155857     <font color = "red">0/1     ==>  			Len1W &lt;= #1.0 ( PreLen1W );</font>
                        MISSING_ELSE
155858                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155859     1/1          		if ( ! Sys_Clk_RstN )
155860     1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
155861     1/1          		else if ( ReqIsPreStrm )
155862     <font color = "red">0/1     ==>  			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );</font>
                        MISSING_ELSE
155863                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155864     1/1          		if ( ! Sys_Clk_RstN )
155865     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
155866     1/1          		else if ( EnIdReg )
155867     1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
155868                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244213003000 Aap(
155869                  		.Rx_0( u_b31_0 )
155870                  	,	.Rx_1( u_b31_1 )
155871                  	,	.Rx_10( u_b31_10 )
155872                  	,	.Rx_2( u_b31_2 )
155873                  	,	.Rx_3( u_b31_3 )
155874                  	,	.Rx_4( u_b31_4 )
155875                  	,	.Rx_5( u_b31_5 )
155876                  	,	.Rx_6( u_b31_6 )
155877                  	,	.RxRdy( u_705 )
155878                  	,	.RxVld( AxiAwB_Valid )
155879                  	,	.Sys_Clk( Sys_Clk )
155880                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
155881                  	,	.Sys_Clk_En( Sys_Clk_En )
155882                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
155883                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
155884                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
155885                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
155886                  	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
155887                  	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
155888                  	,	.Tx_0( u_474f_0 )
155889                  	,	.Tx_1( u_474f_1 )
155890                  	,	.Tx_10( u_474f_10 )
155891                  	,	.Tx_2( u_474f_2 )
155892                  	,	.Tx_3( u_474f_3 )
155893                  	,	.Tx_4( u_474f_4 )
155894                  	,	.Tx_5( u_474f_5 )
155895                  	,	.Tx_6( u_474f_6 )
155896                  	,	.TxRdy( Axi_aw_ready )
155897                  	,	.TxVld( Axi_aw_valid )
155898                  	);
155899                  	assign AxiAwB_Ready = u_705;
155900                  	assign AxiAw_Ready = AxiAwB_Ready;
155901                  	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
155902                  	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
155903                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg567(
155904                  		.Clk( Sys_Clk )
155905                  	,	.Clk_ClkS( Sys_Clk_ClkS )
155906                  	,	.Clk_En( Sys_Clk_En )
155907                  	,	.Clk_EnS( Sys_Clk_EnS )
155908                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
155909                  	,	.Clk_RstN( Sys_Clk_RstN )
155910                  	,	.Clk_Tm( Sys_Clk_Tm )
155911                  	,	.O( WrDataNotVld )
155912                  	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
155913                  	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
155914                  	);
155915                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg560(
155916                  		.Clk( Sys_Clk )
155917                  	,	.Clk_ClkS( Sys_Clk_ClkS )
155918                  	,	.Clk_En( Sys_Clk_En )
155919                  	,	.Clk_EnS( Sys_Clk_EnS )
155920                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
155921                  	,	.Clk_RstN( Sys_Clk_RstN )
155922                  	,	.Clk_Tm( Sys_Clk_Tm )
155923                  	,	.O( WrAddrCyN )
155924                  	,	.Reset( RstWrAddrCyN )
155925                  	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
155926                  	);
155927                  	rsnoc_z_H_R_U_P_F_0f5d69ac_A12801160 Awp(
155928                  		.Rx_0( u_2e3f_0 )
155929                  	,	.Rx_2( u_2e3f_2 )
155930                  	,	.Rx_4( u_2e3f_4 )
155931                  	,	.RxRdy( u_745 )
155932                  	,	.RxVld( AxiW_Valid )
155933                  	,	.Sys_Clk( Sys_Clk )
155934                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
155935                  	,	.Sys_Clk_En( Sys_Clk_En )
155936                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
155937                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
155938                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
155939                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
155940                  	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
155941                  	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
155942                  	,	.Tx_0( u_d641_0 )
155943                  	,	.Tx_2( u_d641_2 )
155944                  	,	.Tx_4( u_d641_4 )
155945                  	,	.TxRdy( Axi_w_ready )
155946                  	,	.TxVld( Axi_w_valid )
155947                  	);
155948                  	assign AxiW_Ready = u_745;
155949                  	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
155950                  	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
155951                  	assign Gen_Req_Rdy = AxiRdy;
155952                  	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
155953                  	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
155954                  	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
155955                  	assign u_b175 = Gen_Req_Data [127:124];
155956                  	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
155957                  	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
155958                  	assign AxiAr_Addr = ArAddr;
155959                  	assign AxiArD_Addr = AxiAr_Addr;
155960                  	assign AxiArDB_Addr = AxiArD_Addr;
155961                  	assign u_6808_0 = AxiArDB_Addr;
155962                  	assign AxiAr_Burst = ReqBurst;
155963                  	assign AxiArD_Burst = AxiAr_Burst;
155964                  	assign AxiArDB_Burst = AxiArD_Burst;
155965                  	assign u_6808_1 = AxiArDB_Burst;
155966                  	assign AxiAr_Size = ReqAxiSize;
155967                  	assign AxiArD_Size = AxiAr_Size;
155968                  	assign AxiArDB_Size = AxiArD_Size;
155969                  	assign u_6808_10 = AxiArDB_Size;
155970                  	assign AxiAr_Cache = ReqCacheMap;
155971                  	assign AxiArD_Cache = AxiAr_Cache;
155972                  	assign AxiArDB_Cache = AxiArD_Cache;
155973                  	assign u_6808_2 = AxiArDB_Cache;
155974                  	assign AxiAr_Id = { ReqId };
155975                  	assign AxiArD_Id = AxiAr_Id;
155976                  	assign AxiArDB_Id = AxiArD_Id;
155977                  	assign u_6808_3 = AxiArDB_Id;
155978                  	assign AxiAr_Len = ReqAxiLength;
155979                  	assign AxiArD_Len = AxiAr_Len;
155980                  	assign AxiArDB_Len = AxiArD_Len;
155981                  	assign u_6808_4 = AxiArDB_Len;
155982                  	assign AxiAr_Lock = ReqLock [0];
155983                  	assign AxiArD_Lock = AxiAr_Lock;
155984                  	assign AxiArDB_Lock = AxiArD_Lock;
155985                  	assign u_6808_5 = AxiArDB_Lock;
155986                  	assign AxiAr_Prot = ReqProtMap;
155987                  	assign AxiArD_Prot = AxiAr_Prot;
155988                  	assign AxiArDB_Prot = AxiArD_Prot;
155989                  	assign u_6808_6 = AxiArDB_Prot;
155990                  	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
155991                  	assign AxiArD_Valid = AxiAr_Valid;
155992                  	assign AxiArDB_Valid = AxiArD_Valid;
155993                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155994     1/1          		if ( ! Sys_Clk_RstN )
155995     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
155996     1/1          		else if ( EnRegReq )
155997     1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
155998                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
155999                  		.Clk( Sys_Clk )
156000                  	,	.Clk_ClkS( Sys_Clk_ClkS )
156001                  	,	.Clk_En( Sys_Clk_En )
156002                  	,	.Clk_EnS( Sys_Clk_EnS )
156003                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
156004                  	,	.Clk_RstN( Sys_Clk_RstN )
156005                  	,	.Clk_Tm( Sys_Clk_Tm )
156006                  	,	.O( IsLastReq )
156007                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
156008                  	,		.Set(
156009                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
156010                  		)
156011                  	);
156012                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
156013                  		.Clk( Sys_Clk )
156014                  	,	.Clk_ClkS( Sys_Clk_ClkS )
156015                  	,	.Clk_En( Sys_Clk_En )
156016                  	,	.Clk_EnS( Sys_Clk_EnS )
156017                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
156018                  	,	.Clk_RstN( Sys_Clk_RstN )
156019                  	,	.Clk_Tm( Sys_Clk_Tm )
156020                  	,	.O( EnStream )
156021                  	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
156022                  	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
156023                  	);
156024                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244213003000 Aap_0(
156025                  		.Rx_0( u_6808_0 )
156026                  	,	.Rx_1( u_6808_1 )
156027                  	,	.Rx_10( u_6808_10 )
156028                  	,	.Rx_2( u_6808_2 )
156029                  	,	.Rx_3( u_6808_3 )
156030                  	,	.Rx_4( u_6808_4 )
156031                  	,	.Rx_5( u_6808_5 )
156032                  	,	.Rx_6( u_6808_6 )
156033                  	,	.RxRdy( u_335 )
156034                  	,	.RxVld( AxiArDB_Valid )
156035                  	,	.Sys_Clk( Sys_Clk )
156036                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
156037                  	,	.Sys_Clk_En( Sys_Clk_En )
156038                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
156039                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
156040                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
156041                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
156042                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
156043                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
156044                  	,	.Tx_0( u_a246_0 )
156045                  	,	.Tx_1( u_a246_1 )
156046                  	,	.Tx_10( u_a246_10 )
156047                  	,	.Tx_2( u_a246_2 )
156048                  	,	.Tx_3( u_a246_3 )
156049                  	,	.Tx_4( u_a246_4 )
156050                  	,	.Tx_5( u_a246_5 )
156051                  	,	.Tx_6( u_a246_6 )
156052                  	,	.TxRdy( Axi_ar_ready )
156053                  	,	.TxVld( Axi_ar_valid )
156054                  	);
156055                  	assign Axi_ar_addr = u_a246_0;
156056                  	assign Axi_ar_burst = u_a246_1;
156057                  	assign Axi_ar_cache = u_a246_2;
156058                  	assign Axi_ar_id = u_a246_3;
156059                  	assign Axi_ar_len = u_a246_4;
156060                  	assign Axi_ar_lock = u_a246_5;
156061                  	assign Axi_ar_prot = u_a246_6;
156062                  	assign Axi_ar_size = u_a246_10;
156063                  	assign Axi_aw_addr = u_474f_0;
156064                  	assign Axi_aw_burst = u_474f_1;
156065                  	assign Axi_aw_cache = u_474f_2;
156066                  	assign Axi_aw_id = u_474f_3;
156067                  	assign Axi_aw_len = u_474f_4;
156068                  	assign Axi_aw_lock = u_474f_5;
156069                  	assign Axi_aw_prot = u_474f_6;
156070                  	assign Axi_aw_size = u_474f_10;
156071                  	assign Axi_w_data = u_d641_0;
156072                  	assign Axi_w_last = u_d641_2;
156073                  	assign Axi_w_strb = u_d641_4;
156074                  	assign LockAbort = 1'b0;
156075                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
156076                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
156077                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
156078                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156079     1/1          			if ( ! Sys_Clk_RstN )
156080     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
156081     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
156082     1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
156083                  	// synopsys translate_off
156084                  	// synthesis translate_off
156085                  	always @( posedge Sys_Clk )
156086     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156087     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
156088                  			&amp;
156089                  			1'b1
156090                  			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
156091                  			) begin
156092     <font color = "grey">unreachable  </font>				dontStop = 0;
156093     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156094     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156095     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
156096     <font color = "grey">unreachable  </font>					$stop;
156097                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156098                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
156099                  	// synthesis translate_on
156100                  	// synopsys translate_on
156101                  	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
156102                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156103     1/1          			if ( ! Sys_Clk_RstN )
156104     1/1          				u_14a &lt;= #1.0 ( 1'b0 );
156105     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
156106     1/1          				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0100 &gt;= PreStrmWidth ) );
                        MISSING_ELSE
156107                  	// synopsys translate_off
156108                  	// synthesis translate_off
156109                  	always @( posedge Sys_Clk )
156110     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156111     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
156112     <font color = "grey">unreachable  </font>				dontStop = 0;
156113     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156114     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156115     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 4.&quot; );
156116     <font color = "grey">unreachable  </font>					$stop;
156117                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156118                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
156119                  	// synthesis translate_on
156120                  	// synopsys translate_on
156121                  	assign IllStrmLen1W = u_97dd &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
156122                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156123     1/1          			if ( ! Sys_Clk_RstN )
156124     1/1          				u_97dd &lt;= #1.0 ( 1'b0 );
156125     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
156126     1/1          				u_97dd &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );
                        MISSING_ELSE
156127                  	// synopsys translate_off
156128                  	// synthesis translate_off
156129                  	always @( posedge Sys_Clk )
156130     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156131     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
156132     <font color = "grey">unreachable  </font>				dontStop = 0;
156133     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156134     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156135     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
156136     <font color = "grey">unreachable  </font>					$stop;
156137                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156138                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
156139                  	// synthesis translate_on
156140                  	// synopsys translate_on
156141                  	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
156142                  	// synopsys translate_off
156143                  	// synthesis translate_off
156144                  	always @( posedge Sys_Clk )
156145     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156146     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
156147     <font color = "grey">unreachable  </font>				dontStop = 0;
156148     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156149     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156150     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
156151     <font color = "grey">unreachable  </font>					$stop;
156152                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156153                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1251.html" >rsnoc_z_H_R_N_A_G2_R_Req_c5c72aee</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155798
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155814
 EXPRESSION (EnStream ? Len1W[1:0] : GenAddrLsbEnd[5:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155818
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b100 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155818
 SUB-EXPRESSION (u_8130 ? 3'b100 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155828
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155953
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155957
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1251.html" >rsnoc_z_H_R_N_A_G2_R_Req_c5c72aee</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">29</td>
<td class="rt">58.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">936</td>
<td class="rt">880</td>
<td class="rt">94.02 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">468</td>
<td class="rt">442</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">468</td>
<td class="rt">438</td>
<td class="rt">93.59 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">29</td>
<td class="rt">58.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">936</td>
<td class="rt">880</td>
<td class="rt">94.02 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">468</td>
<td class="rt">442</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">468</td>
<td class="rt">438</td>
<td class="rt">93.59 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[30:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[30:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[30:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1251.html" >rsnoc_z_H_R_N_A_G2_R_Req_c5c72aee</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">30</td>
<td class="rt">81.08 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">155798</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">155814</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">155818</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">155828</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">155953</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">155957</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">155847</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">155854</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">155859</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">155864</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">155994</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156079</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156103</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156123</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155798     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155814     	assign AxiLen = EnStream ? Len1W [1:0] : GenAddrLsbEnd [5:4];
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155818     	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b100 : OneWdSize );
           	                          <font color = "red">-1-</font>                    <font color = "green">-2-</font>   
           	                          <font color = "red">==></font>                    <font color = "green">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155828     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155953     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155957     	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155847     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155848     			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
155849     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
155850     			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155854     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155855     			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
155856     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
155857     			Len1W <= #1.0 ( PreLen1W );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155859     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155860     			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
155861     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
155862     			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155864     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155865     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
155866     		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
155867     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155994     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155995     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
155996     		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
155997     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156079     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
156080     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
156081     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
156082     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156103     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
156104     				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
156105     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
156106     				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0100 >= PreStrmWidth ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156123     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
156124     				u_97dd <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
156125     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
156126     				u_97dd <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_78269'>
<a name="inst_tag_78269_Line"></a>
<b>Line Coverage for Instance : <a href="mod1251.html#inst_tag_78269" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>24</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>155847</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>155854</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>155859</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>155864</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>155994</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>156079</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156086</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>156103</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156110</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>156123</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156130</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156145</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
155846                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155847     1/1          		if ( ! Sys_Clk_RstN )
155848     1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
155849     1/1          		else if ( ReqIsPreStrm )
155850     <font color = "red">0/1     ==>  			AddrLsb &lt;= #1.0 ( PreAddrLsb );</font>
                        MISSING_ELSE
155851                  	rsnoc_z_T_C_S_C_L_R_S_M_5 usm( .I( { GenAddrForLen [3:0] ^ GenAddrLsbEnd [3:0] , 1'b1 } ) , .O( u_761f ) );
155852                  	rsnoc_z_T_C_S_C_L_R_E_z_5 ue( .I( u_761f ) , .O( u_dade ) );
155853                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155854     1/1          		if ( ! Sys_Clk_RstN )
155855     1/1          			Len1W &lt;= #1.0 ( 8'b0 );
155856     1/1          		else if ( ReqIsPreStrm )
155857     <font color = "red">0/1     ==>  			Len1W &lt;= #1.0 ( PreLen1W );</font>
                        MISSING_ELSE
155858                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155859     1/1          		if ( ! Sys_Clk_RstN )
155860     1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
155861     1/1          		else if ( ReqIsPreStrm )
155862     <font color = "red">0/1     ==>  			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );</font>
                        MISSING_ELSE
155863                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155864     1/1          		if ( ! Sys_Clk_RstN )
155865     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
155866     1/1          		else if ( EnIdReg )
155867     <font color = "red">0/1     ==>  			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );</font>
                        MISSING_ELSE
155868                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244213003000 Aap(
155869                  		.Rx_0( u_b31_0 )
155870                  	,	.Rx_1( u_b31_1 )
155871                  	,	.Rx_10( u_b31_10 )
155872                  	,	.Rx_2( u_b31_2 )
155873                  	,	.Rx_3( u_b31_3 )
155874                  	,	.Rx_4( u_b31_4 )
155875                  	,	.Rx_5( u_b31_5 )
155876                  	,	.Rx_6( u_b31_6 )
155877                  	,	.RxRdy( u_705 )
155878                  	,	.RxVld( AxiAwB_Valid )
155879                  	,	.Sys_Clk( Sys_Clk )
155880                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
155881                  	,	.Sys_Clk_En( Sys_Clk_En )
155882                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
155883                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
155884                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
155885                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
155886                  	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
155887                  	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
155888                  	,	.Tx_0( u_474f_0 )
155889                  	,	.Tx_1( u_474f_1 )
155890                  	,	.Tx_10( u_474f_10 )
155891                  	,	.Tx_2( u_474f_2 )
155892                  	,	.Tx_3( u_474f_3 )
155893                  	,	.Tx_4( u_474f_4 )
155894                  	,	.Tx_5( u_474f_5 )
155895                  	,	.Tx_6( u_474f_6 )
155896                  	,	.TxRdy( Axi_aw_ready )
155897                  	,	.TxVld( Axi_aw_valid )
155898                  	);
155899                  	assign AxiAwB_Ready = u_705;
155900                  	assign AxiAw_Ready = AxiAwB_Ready;
155901                  	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
155902                  	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
155903                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg567(
155904                  		.Clk( Sys_Clk )
155905                  	,	.Clk_ClkS( Sys_Clk_ClkS )
155906                  	,	.Clk_En( Sys_Clk_En )
155907                  	,	.Clk_EnS( Sys_Clk_EnS )
155908                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
155909                  	,	.Clk_RstN( Sys_Clk_RstN )
155910                  	,	.Clk_Tm( Sys_Clk_Tm )
155911                  	,	.O( WrDataNotVld )
155912                  	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
155913                  	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
155914                  	);
155915                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg560(
155916                  		.Clk( Sys_Clk )
155917                  	,	.Clk_ClkS( Sys_Clk_ClkS )
155918                  	,	.Clk_En( Sys_Clk_En )
155919                  	,	.Clk_EnS( Sys_Clk_EnS )
155920                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
155921                  	,	.Clk_RstN( Sys_Clk_RstN )
155922                  	,	.Clk_Tm( Sys_Clk_Tm )
155923                  	,	.O( WrAddrCyN )
155924                  	,	.Reset( RstWrAddrCyN )
155925                  	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
155926                  	);
155927                  	rsnoc_z_H_R_U_P_F_0f5d69ac_A12801160 Awp(
155928                  		.Rx_0( u_2e3f_0 )
155929                  	,	.Rx_2( u_2e3f_2 )
155930                  	,	.Rx_4( u_2e3f_4 )
155931                  	,	.RxRdy( u_745 )
155932                  	,	.RxVld( AxiW_Valid )
155933                  	,	.Sys_Clk( Sys_Clk )
155934                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
155935                  	,	.Sys_Clk_En( Sys_Clk_En )
155936                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
155937                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
155938                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
155939                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
155940                  	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
155941                  	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
155942                  	,	.Tx_0( u_d641_0 )
155943                  	,	.Tx_2( u_d641_2 )
155944                  	,	.Tx_4( u_d641_4 )
155945                  	,	.TxRdy( Axi_w_ready )
155946                  	,	.TxVld( Axi_w_valid )
155947                  	);
155948                  	assign AxiW_Ready = u_745;
155949                  	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
155950                  	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
155951                  	assign Gen_Req_Rdy = AxiRdy;
155952                  	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
155953                  	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
155954                  	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
155955                  	assign u_b175 = Gen_Req_Data [127:124];
155956                  	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
155957                  	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
155958                  	assign AxiAr_Addr = ArAddr;
155959                  	assign AxiArD_Addr = AxiAr_Addr;
155960                  	assign AxiArDB_Addr = AxiArD_Addr;
155961                  	assign u_6808_0 = AxiArDB_Addr;
155962                  	assign AxiAr_Burst = ReqBurst;
155963                  	assign AxiArD_Burst = AxiAr_Burst;
155964                  	assign AxiArDB_Burst = AxiArD_Burst;
155965                  	assign u_6808_1 = AxiArDB_Burst;
155966                  	assign AxiAr_Size = ReqAxiSize;
155967                  	assign AxiArD_Size = AxiAr_Size;
155968                  	assign AxiArDB_Size = AxiArD_Size;
155969                  	assign u_6808_10 = AxiArDB_Size;
155970                  	assign AxiAr_Cache = ReqCacheMap;
155971                  	assign AxiArD_Cache = AxiAr_Cache;
155972                  	assign AxiArDB_Cache = AxiArD_Cache;
155973                  	assign u_6808_2 = AxiArDB_Cache;
155974                  	assign AxiAr_Id = { ReqId };
155975                  	assign AxiArD_Id = AxiAr_Id;
155976                  	assign AxiArDB_Id = AxiArD_Id;
155977                  	assign u_6808_3 = AxiArDB_Id;
155978                  	assign AxiAr_Len = ReqAxiLength;
155979                  	assign AxiArD_Len = AxiAr_Len;
155980                  	assign AxiArDB_Len = AxiArD_Len;
155981                  	assign u_6808_4 = AxiArDB_Len;
155982                  	assign AxiAr_Lock = ReqLock [0];
155983                  	assign AxiArD_Lock = AxiAr_Lock;
155984                  	assign AxiArDB_Lock = AxiArD_Lock;
155985                  	assign u_6808_5 = AxiArDB_Lock;
155986                  	assign AxiAr_Prot = ReqProtMap;
155987                  	assign AxiArD_Prot = AxiAr_Prot;
155988                  	assign AxiArDB_Prot = AxiArD_Prot;
155989                  	assign u_6808_6 = AxiArDB_Prot;
155990                  	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
155991                  	assign AxiArD_Valid = AxiAr_Valid;
155992                  	assign AxiArDB_Valid = AxiArD_Valid;
155993                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155994     1/1          		if ( ! Sys_Clk_RstN )
155995     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
155996     1/1          		else if ( EnRegReq )
155997     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );</font>
                        MISSING_ELSE
155998                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
155999                  		.Clk( Sys_Clk )
156000                  	,	.Clk_ClkS( Sys_Clk_ClkS )
156001                  	,	.Clk_En( Sys_Clk_En )
156002                  	,	.Clk_EnS( Sys_Clk_EnS )
156003                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
156004                  	,	.Clk_RstN( Sys_Clk_RstN )
156005                  	,	.Clk_Tm( Sys_Clk_Tm )
156006                  	,	.O( IsLastReq )
156007                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
156008                  	,		.Set(
156009                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
156010                  		)
156011                  	);
156012                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
156013                  		.Clk( Sys_Clk )
156014                  	,	.Clk_ClkS( Sys_Clk_ClkS )
156015                  	,	.Clk_En( Sys_Clk_En )
156016                  	,	.Clk_EnS( Sys_Clk_EnS )
156017                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
156018                  	,	.Clk_RstN( Sys_Clk_RstN )
156019                  	,	.Clk_Tm( Sys_Clk_Tm )
156020                  	,	.O( EnStream )
156021                  	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
156022                  	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
156023                  	);
156024                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244213003000 Aap_0(
156025                  		.Rx_0( u_6808_0 )
156026                  	,	.Rx_1( u_6808_1 )
156027                  	,	.Rx_10( u_6808_10 )
156028                  	,	.Rx_2( u_6808_2 )
156029                  	,	.Rx_3( u_6808_3 )
156030                  	,	.Rx_4( u_6808_4 )
156031                  	,	.Rx_5( u_6808_5 )
156032                  	,	.Rx_6( u_6808_6 )
156033                  	,	.RxRdy( u_335 )
156034                  	,	.RxVld( AxiArDB_Valid )
156035                  	,	.Sys_Clk( Sys_Clk )
156036                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
156037                  	,	.Sys_Clk_En( Sys_Clk_En )
156038                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
156039                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
156040                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
156041                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
156042                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
156043                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
156044                  	,	.Tx_0( u_a246_0 )
156045                  	,	.Tx_1( u_a246_1 )
156046                  	,	.Tx_10( u_a246_10 )
156047                  	,	.Tx_2( u_a246_2 )
156048                  	,	.Tx_3( u_a246_3 )
156049                  	,	.Tx_4( u_a246_4 )
156050                  	,	.Tx_5( u_a246_5 )
156051                  	,	.Tx_6( u_a246_6 )
156052                  	,	.TxRdy( Axi_ar_ready )
156053                  	,	.TxVld( Axi_ar_valid )
156054                  	);
156055                  	assign Axi_ar_addr = u_a246_0;
156056                  	assign Axi_ar_burst = u_a246_1;
156057                  	assign Axi_ar_cache = u_a246_2;
156058                  	assign Axi_ar_id = u_a246_3;
156059                  	assign Axi_ar_len = u_a246_4;
156060                  	assign Axi_ar_lock = u_a246_5;
156061                  	assign Axi_ar_prot = u_a246_6;
156062                  	assign Axi_ar_size = u_a246_10;
156063                  	assign Axi_aw_addr = u_474f_0;
156064                  	assign Axi_aw_burst = u_474f_1;
156065                  	assign Axi_aw_cache = u_474f_2;
156066                  	assign Axi_aw_id = u_474f_3;
156067                  	assign Axi_aw_len = u_474f_4;
156068                  	assign Axi_aw_lock = u_474f_5;
156069                  	assign Axi_aw_prot = u_474f_6;
156070                  	assign Axi_aw_size = u_474f_10;
156071                  	assign Axi_w_data = u_d641_0;
156072                  	assign Axi_w_last = u_d641_2;
156073                  	assign Axi_w_strb = u_d641_4;
156074                  	assign LockAbort = 1'b0;
156075                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
156076                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
156077                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
156078                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156079     1/1          			if ( ! Sys_Clk_RstN )
156080     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
156081     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
156082     <font color = "red">0/1     ==>  				ReqHead &lt;= #1.0 ( Gen_Req_Last );</font>
                        MISSING_ELSE
156083                  	// synopsys translate_off
156084                  	// synthesis translate_off
156085                  	always @( posedge Sys_Clk )
156086     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156087     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
156088                  			&amp;
156089                  			1'b1
156090                  			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
156091                  			) begin
156092     <font color = "grey">unreachable  </font>				dontStop = 0;
156093     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156094     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156095     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
156096     <font color = "grey">unreachable  </font>					$stop;
156097                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156098                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
156099                  	// synthesis translate_on
156100                  	// synopsys translate_on
156101                  	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
156102                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156103     1/1          			if ( ! Sys_Clk_RstN )
156104     1/1          				u_14a &lt;= #1.0 ( 1'b0 );
156105     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
156106     <font color = "red">0/1     ==>  				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0100 &gt;= PreStrmWidth ) );</font>
                        MISSING_ELSE
156107                  	// synopsys translate_off
156108                  	// synthesis translate_off
156109                  	always @( posedge Sys_Clk )
156110     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156111     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
156112     <font color = "grey">unreachable  </font>				dontStop = 0;
156113     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156114     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156115     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 4.&quot; );
156116     <font color = "grey">unreachable  </font>					$stop;
156117                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156118                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
156119                  	// synthesis translate_on
156120                  	// synopsys translate_on
156121                  	assign IllStrmLen1W = u_97dd &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
156122                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156123     1/1          			if ( ! Sys_Clk_RstN )
156124     1/1          				u_97dd &lt;= #1.0 ( 1'b0 );
156125     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
156126     <font color = "red">0/1     ==>  				u_97dd &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );</font>
                        MISSING_ELSE
156127                  	// synopsys translate_off
156128                  	// synthesis translate_off
156129                  	always @( posedge Sys_Clk )
156130     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156131     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
156132     <font color = "grey">unreachable  </font>				dontStop = 0;
156133     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156134     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156135     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
156136     <font color = "grey">unreachable  </font>					$stop;
156137                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156138                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
156139                  	// synthesis translate_on
156140                  	// synopsys translate_on
156141                  	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
156142                  	// synopsys translate_off
156143                  	// synthesis translate_off
156144                  	always @( posedge Sys_Clk )
156145     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156146     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
156147     <font color = "grey">unreachable  </font>				dontStop = 0;
156148     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156149     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156150     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
156151     <font color = "grey">unreachable  </font>					$stop;
156152                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156153                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_78269_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1251.html#inst_tag_78269" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>14</td><td>7</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>14</td><td>7</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155798
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155814
 EXPRESSION (EnStream ? Len1W[1:0] : GenAddrLsbEnd[5:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155818
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b100 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155818
 SUB-EXPRESSION (u_8130 ? 3'b100 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155828
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155953
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155957
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_78269_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1251.html#inst_tag_78269" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">2</td>
<td class="rt">4.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">936</td>
<td class="rt">7</td>
<td class="rt">0.75  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">468</td>
<td class="rt">4</td>
<td class="rt">0.85  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">468</td>
<td class="rt">3</td>
<td class="rt">0.64  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">2</td>
<td class="rt">4.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">936</td>
<td class="rt">7</td>
<td class="rt">0.75  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">468</td>
<td class="rt">4</td>
<td class="rt">0.85  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">468</td>
<td class="rt">3</td>
<td class="rt">0.64  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_78269_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1251.html#inst_tag_78269" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">22</td>
<td class="rt">59.46 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">155798</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">155814</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">155818</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">155828</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">155953</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">155957</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">155847</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">155854</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">155859</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">155864</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">155994</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">156079</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">156103</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">156123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155798     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155814     	assign AxiLen = EnStream ? Len1W [1:0] : GenAddrLsbEnd [5:4];
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155818     	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b100 : OneWdSize );
           	                          <font color = "red">-1-</font>                    <font color = "red">-2-</font>   
           	                          <font color = "red">==></font>                    <font color = "red">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155828     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155953     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155957     	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155847     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155848     			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
155849     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
155850     			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155854     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155855     			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
155856     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
155857     			Len1W <= #1.0 ( PreLen1W );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155859     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155860     			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
155861     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
155862     			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155864     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155865     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
155866     		else if ( EnIdReg )
           		     <font color = "red">-2-</font>  
155867     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155994     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155995     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
155996     		else if ( EnRegReq )
           		     <font color = "red">-2-</font>  
155997     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156079     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
156080     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
156081     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
156082     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156103     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
156104     				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
156105     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
156106     				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0100 >= PreStrmWidth ) );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156123     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
156124     				u_97dd <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
156125     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
156126     				u_97dd <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_78271'>
<a name="inst_tag_78271_Line"></a>
<b>Line Coverage for Instance : <a href="mod1251.html#inst_tag_78271" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>32</td><td>29</td><td>90.62</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>155847</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>155854</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>155859</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>155864</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>155994</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156079</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156086</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156103</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156110</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156130</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156145</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
155846                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155847     1/1          		if ( ! Sys_Clk_RstN )
155848     1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
155849     1/1          		else if ( ReqIsPreStrm )
155850     <font color = "red">0/1     ==>  			AddrLsb &lt;= #1.0 ( PreAddrLsb );</font>
                        MISSING_ELSE
155851                  	rsnoc_z_T_C_S_C_L_R_S_M_5 usm( .I( { GenAddrForLen [3:0] ^ GenAddrLsbEnd [3:0] , 1'b1 } ) , .O( u_761f ) );
155852                  	rsnoc_z_T_C_S_C_L_R_E_z_5 ue( .I( u_761f ) , .O( u_dade ) );
155853                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155854     1/1          		if ( ! Sys_Clk_RstN )
155855     1/1          			Len1W &lt;= #1.0 ( 8'b0 );
155856     1/1          		else if ( ReqIsPreStrm )
155857     <font color = "red">0/1     ==>  			Len1W &lt;= #1.0 ( PreLen1W );</font>
                        MISSING_ELSE
155858                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155859     1/1          		if ( ! Sys_Clk_RstN )
155860     1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
155861     1/1          		else if ( ReqIsPreStrm )
155862     <font color = "red">0/1     ==>  			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );</font>
                        MISSING_ELSE
155863                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155864     1/1          		if ( ! Sys_Clk_RstN )
155865     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
155866     1/1          		else if ( EnIdReg )
155867     1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
155868                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244213003000 Aap(
155869                  		.Rx_0( u_b31_0 )
155870                  	,	.Rx_1( u_b31_1 )
155871                  	,	.Rx_10( u_b31_10 )
155872                  	,	.Rx_2( u_b31_2 )
155873                  	,	.Rx_3( u_b31_3 )
155874                  	,	.Rx_4( u_b31_4 )
155875                  	,	.Rx_5( u_b31_5 )
155876                  	,	.Rx_6( u_b31_6 )
155877                  	,	.RxRdy( u_705 )
155878                  	,	.RxVld( AxiAwB_Valid )
155879                  	,	.Sys_Clk( Sys_Clk )
155880                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
155881                  	,	.Sys_Clk_En( Sys_Clk_En )
155882                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
155883                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
155884                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
155885                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
155886                  	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
155887                  	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
155888                  	,	.Tx_0( u_474f_0 )
155889                  	,	.Tx_1( u_474f_1 )
155890                  	,	.Tx_10( u_474f_10 )
155891                  	,	.Tx_2( u_474f_2 )
155892                  	,	.Tx_3( u_474f_3 )
155893                  	,	.Tx_4( u_474f_4 )
155894                  	,	.Tx_5( u_474f_5 )
155895                  	,	.Tx_6( u_474f_6 )
155896                  	,	.TxRdy( Axi_aw_ready )
155897                  	,	.TxVld( Axi_aw_valid )
155898                  	);
155899                  	assign AxiAwB_Ready = u_705;
155900                  	assign AxiAw_Ready = AxiAwB_Ready;
155901                  	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
155902                  	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
155903                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg567(
155904                  		.Clk( Sys_Clk )
155905                  	,	.Clk_ClkS( Sys_Clk_ClkS )
155906                  	,	.Clk_En( Sys_Clk_En )
155907                  	,	.Clk_EnS( Sys_Clk_EnS )
155908                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
155909                  	,	.Clk_RstN( Sys_Clk_RstN )
155910                  	,	.Clk_Tm( Sys_Clk_Tm )
155911                  	,	.O( WrDataNotVld )
155912                  	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
155913                  	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
155914                  	);
155915                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg560(
155916                  		.Clk( Sys_Clk )
155917                  	,	.Clk_ClkS( Sys_Clk_ClkS )
155918                  	,	.Clk_En( Sys_Clk_En )
155919                  	,	.Clk_EnS( Sys_Clk_EnS )
155920                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
155921                  	,	.Clk_RstN( Sys_Clk_RstN )
155922                  	,	.Clk_Tm( Sys_Clk_Tm )
155923                  	,	.O( WrAddrCyN )
155924                  	,	.Reset( RstWrAddrCyN )
155925                  	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
155926                  	);
155927                  	rsnoc_z_H_R_U_P_F_0f5d69ac_A12801160 Awp(
155928                  		.Rx_0( u_2e3f_0 )
155929                  	,	.Rx_2( u_2e3f_2 )
155930                  	,	.Rx_4( u_2e3f_4 )
155931                  	,	.RxRdy( u_745 )
155932                  	,	.RxVld( AxiW_Valid )
155933                  	,	.Sys_Clk( Sys_Clk )
155934                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
155935                  	,	.Sys_Clk_En( Sys_Clk_En )
155936                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
155937                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
155938                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
155939                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
155940                  	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
155941                  	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
155942                  	,	.Tx_0( u_d641_0 )
155943                  	,	.Tx_2( u_d641_2 )
155944                  	,	.Tx_4( u_d641_4 )
155945                  	,	.TxRdy( Axi_w_ready )
155946                  	,	.TxVld( Axi_w_valid )
155947                  	);
155948                  	assign AxiW_Ready = u_745;
155949                  	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
155950                  	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
155951                  	assign Gen_Req_Rdy = AxiRdy;
155952                  	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
155953                  	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
155954                  	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
155955                  	assign u_b175 = Gen_Req_Data [127:124];
155956                  	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
155957                  	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
155958                  	assign AxiAr_Addr = ArAddr;
155959                  	assign AxiArD_Addr = AxiAr_Addr;
155960                  	assign AxiArDB_Addr = AxiArD_Addr;
155961                  	assign u_6808_0 = AxiArDB_Addr;
155962                  	assign AxiAr_Burst = ReqBurst;
155963                  	assign AxiArD_Burst = AxiAr_Burst;
155964                  	assign AxiArDB_Burst = AxiArD_Burst;
155965                  	assign u_6808_1 = AxiArDB_Burst;
155966                  	assign AxiAr_Size = ReqAxiSize;
155967                  	assign AxiArD_Size = AxiAr_Size;
155968                  	assign AxiArDB_Size = AxiArD_Size;
155969                  	assign u_6808_10 = AxiArDB_Size;
155970                  	assign AxiAr_Cache = ReqCacheMap;
155971                  	assign AxiArD_Cache = AxiAr_Cache;
155972                  	assign AxiArDB_Cache = AxiArD_Cache;
155973                  	assign u_6808_2 = AxiArDB_Cache;
155974                  	assign AxiAr_Id = { ReqId };
155975                  	assign AxiArD_Id = AxiAr_Id;
155976                  	assign AxiArDB_Id = AxiArD_Id;
155977                  	assign u_6808_3 = AxiArDB_Id;
155978                  	assign AxiAr_Len = ReqAxiLength;
155979                  	assign AxiArD_Len = AxiAr_Len;
155980                  	assign AxiArDB_Len = AxiArD_Len;
155981                  	assign u_6808_4 = AxiArDB_Len;
155982                  	assign AxiAr_Lock = ReqLock [0];
155983                  	assign AxiArD_Lock = AxiAr_Lock;
155984                  	assign AxiArDB_Lock = AxiArD_Lock;
155985                  	assign u_6808_5 = AxiArDB_Lock;
155986                  	assign AxiAr_Prot = ReqProtMap;
155987                  	assign AxiArD_Prot = AxiAr_Prot;
155988                  	assign AxiArDB_Prot = AxiArD_Prot;
155989                  	assign u_6808_6 = AxiArDB_Prot;
155990                  	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
155991                  	assign AxiArD_Valid = AxiAr_Valid;
155992                  	assign AxiArDB_Valid = AxiArD_Valid;
155993                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155994     1/1          		if ( ! Sys_Clk_RstN )
155995     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
155996     1/1          		else if ( EnRegReq )
155997     1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
155998                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
155999                  		.Clk( Sys_Clk )
156000                  	,	.Clk_ClkS( Sys_Clk_ClkS )
156001                  	,	.Clk_En( Sys_Clk_En )
156002                  	,	.Clk_EnS( Sys_Clk_EnS )
156003                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
156004                  	,	.Clk_RstN( Sys_Clk_RstN )
156005                  	,	.Clk_Tm( Sys_Clk_Tm )
156006                  	,	.O( IsLastReq )
156007                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
156008                  	,		.Set(
156009                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
156010                  		)
156011                  	);
156012                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
156013                  		.Clk( Sys_Clk )
156014                  	,	.Clk_ClkS( Sys_Clk_ClkS )
156015                  	,	.Clk_En( Sys_Clk_En )
156016                  	,	.Clk_EnS( Sys_Clk_EnS )
156017                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
156018                  	,	.Clk_RstN( Sys_Clk_RstN )
156019                  	,	.Clk_Tm( Sys_Clk_Tm )
156020                  	,	.O( EnStream )
156021                  	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
156022                  	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
156023                  	);
156024                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244213003000 Aap_0(
156025                  		.Rx_0( u_6808_0 )
156026                  	,	.Rx_1( u_6808_1 )
156027                  	,	.Rx_10( u_6808_10 )
156028                  	,	.Rx_2( u_6808_2 )
156029                  	,	.Rx_3( u_6808_3 )
156030                  	,	.Rx_4( u_6808_4 )
156031                  	,	.Rx_5( u_6808_5 )
156032                  	,	.Rx_6( u_6808_6 )
156033                  	,	.RxRdy( u_335 )
156034                  	,	.RxVld( AxiArDB_Valid )
156035                  	,	.Sys_Clk( Sys_Clk )
156036                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
156037                  	,	.Sys_Clk_En( Sys_Clk_En )
156038                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
156039                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
156040                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
156041                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
156042                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
156043                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
156044                  	,	.Tx_0( u_a246_0 )
156045                  	,	.Tx_1( u_a246_1 )
156046                  	,	.Tx_10( u_a246_10 )
156047                  	,	.Tx_2( u_a246_2 )
156048                  	,	.Tx_3( u_a246_3 )
156049                  	,	.Tx_4( u_a246_4 )
156050                  	,	.Tx_5( u_a246_5 )
156051                  	,	.Tx_6( u_a246_6 )
156052                  	,	.TxRdy( Axi_ar_ready )
156053                  	,	.TxVld( Axi_ar_valid )
156054                  	);
156055                  	assign Axi_ar_addr = u_a246_0;
156056                  	assign Axi_ar_burst = u_a246_1;
156057                  	assign Axi_ar_cache = u_a246_2;
156058                  	assign Axi_ar_id = u_a246_3;
156059                  	assign Axi_ar_len = u_a246_4;
156060                  	assign Axi_ar_lock = u_a246_5;
156061                  	assign Axi_ar_prot = u_a246_6;
156062                  	assign Axi_ar_size = u_a246_10;
156063                  	assign Axi_aw_addr = u_474f_0;
156064                  	assign Axi_aw_burst = u_474f_1;
156065                  	assign Axi_aw_cache = u_474f_2;
156066                  	assign Axi_aw_id = u_474f_3;
156067                  	assign Axi_aw_len = u_474f_4;
156068                  	assign Axi_aw_lock = u_474f_5;
156069                  	assign Axi_aw_prot = u_474f_6;
156070                  	assign Axi_aw_size = u_474f_10;
156071                  	assign Axi_w_data = u_d641_0;
156072                  	assign Axi_w_last = u_d641_2;
156073                  	assign Axi_w_strb = u_d641_4;
156074                  	assign LockAbort = 1'b0;
156075                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
156076                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
156077                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
156078                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156079     1/1          			if ( ! Sys_Clk_RstN )
156080     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
156081     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
156082     1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
156083                  	// synopsys translate_off
156084                  	// synthesis translate_off
156085                  	always @( posedge Sys_Clk )
156086     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156087     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
156088                  			&amp;
156089                  			1'b1
156090                  			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
156091                  			) begin
156092     <font color = "grey">unreachable  </font>				dontStop = 0;
156093     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156094     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156095     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
156096     <font color = "grey">unreachable  </font>					$stop;
156097                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156098                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
156099                  	// synthesis translate_on
156100                  	// synopsys translate_on
156101                  	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
156102                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156103     1/1          			if ( ! Sys_Clk_RstN )
156104     1/1          				u_14a &lt;= #1.0 ( 1'b0 );
156105     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
156106     1/1          				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0100 &gt;= PreStrmWidth ) );
                        MISSING_ELSE
156107                  	// synopsys translate_off
156108                  	// synthesis translate_off
156109                  	always @( posedge Sys_Clk )
156110     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156111     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
156112     <font color = "grey">unreachable  </font>				dontStop = 0;
156113     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156114     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156115     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 4.&quot; );
156116     <font color = "grey">unreachable  </font>					$stop;
156117                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156118                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
156119                  	// synthesis translate_on
156120                  	// synopsys translate_on
156121                  	assign IllStrmLen1W = u_97dd &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
156122                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156123     1/1          			if ( ! Sys_Clk_RstN )
156124     1/1          				u_97dd &lt;= #1.0 ( 1'b0 );
156125     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
156126     1/1          				u_97dd &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );
                        MISSING_ELSE
156127                  	// synopsys translate_off
156128                  	// synthesis translate_off
156129                  	always @( posedge Sys_Clk )
156130     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156131     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
156132     <font color = "grey">unreachable  </font>				dontStop = 0;
156133     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156134     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156135     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
156136     <font color = "grey">unreachable  </font>					$stop;
156137                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156138                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
156139                  	// synthesis translate_on
156140                  	// synopsys translate_on
156141                  	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
156142                  	// synopsys translate_off
156143                  	// synthesis translate_off
156144                  	always @( posedge Sys_Clk )
156145     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156146     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
156147     <font color = "grey">unreachable  </font>				dontStop = 0;
156148     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156149     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156150     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
156151     <font color = "grey">unreachable  </font>					$stop;
156152                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156153                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_78271_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1251.html#inst_tag_78271" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155798
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155814
 EXPRESSION (EnStream ? Len1W[1:0] : GenAddrLsbEnd[5:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155818
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b100 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155818
 SUB-EXPRESSION (u_8130 ? 3'b100 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155828
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155953
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155957
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_78271_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1251.html#inst_tag_78271" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">22</td>
<td class="rt">44.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">936</td>
<td class="rt">774</td>
<td class="rt">82.69 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">468</td>
<td class="rt">411</td>
<td class="rt">87.82 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">468</td>
<td class="rt">363</td>
<td class="rt">77.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">22</td>
<td class="rt">44.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">936</td>
<td class="rt">774</td>
<td class="rt">82.69 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">468</td>
<td class="rt">411</td>
<td class="rt">87.82 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">468</td>
<td class="rt">363</td>
<td class="rt">77.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[30:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[30:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_78271_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1251.html#inst_tag_78271" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">29</td>
<td class="rt">78.38 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">155798</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">155814</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">155818</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">155828</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">155953</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">155957</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">155847</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">155854</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">155859</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">155864</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">155994</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156079</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156103</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156123</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155798     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155814     	assign AxiLen = EnStream ? Len1W [1:0] : GenAddrLsbEnd [5:4];
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155818     	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b100 : OneWdSize );
           	                          <font color = "red">-1-</font>                    <font color = "red">-2-</font>   
           	                          <font color = "red">==></font>                    <font color = "red">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155828     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155953     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155957     	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155847     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155848     			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
155849     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
155850     			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155854     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155855     			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
155856     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
155857     			Len1W <= #1.0 ( PreLen1W );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155859     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155860     			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
155861     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
155862     			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155864     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155865     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
155866     		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
155867     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155994     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155995     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
155996     		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
155997     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156079     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
156080     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
156081     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
156082     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156103     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
156104     				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
156105     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
156106     				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0100 >= PreStrmWidth ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156123     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
156124     				u_97dd <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
156125     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
156126     				u_97dd <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_78268'>
<a name="inst_tag_78268_Line"></a>
<b>Line Coverage for Instance : <a href="mod1251.html#inst_tag_78268" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>32</td><td>29</td><td>90.62</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>155847</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>155854</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>155859</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>155864</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>155994</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156079</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156086</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156103</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156110</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156130</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156145</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
155846                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155847     1/1          		if ( ! Sys_Clk_RstN )
155848     1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
155849     1/1          		else if ( ReqIsPreStrm )
155850     <font color = "red">0/1     ==>  			AddrLsb &lt;= #1.0 ( PreAddrLsb );</font>
                        MISSING_ELSE
155851                  	rsnoc_z_T_C_S_C_L_R_S_M_5 usm( .I( { GenAddrForLen [3:0] ^ GenAddrLsbEnd [3:0] , 1'b1 } ) , .O( u_761f ) );
155852                  	rsnoc_z_T_C_S_C_L_R_E_z_5 ue( .I( u_761f ) , .O( u_dade ) );
155853                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155854     1/1          		if ( ! Sys_Clk_RstN )
155855     1/1          			Len1W &lt;= #1.0 ( 8'b0 );
155856     1/1          		else if ( ReqIsPreStrm )
155857     <font color = "red">0/1     ==>  			Len1W &lt;= #1.0 ( PreLen1W );</font>
                        MISSING_ELSE
155858                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155859     1/1          		if ( ! Sys_Clk_RstN )
155860     1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
155861     1/1          		else if ( ReqIsPreStrm )
155862     <font color = "red">0/1     ==>  			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );</font>
                        MISSING_ELSE
155863                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155864     1/1          		if ( ! Sys_Clk_RstN )
155865     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
155866     1/1          		else if ( EnIdReg )
155867     1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
155868                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244213003000 Aap(
155869                  		.Rx_0( u_b31_0 )
155870                  	,	.Rx_1( u_b31_1 )
155871                  	,	.Rx_10( u_b31_10 )
155872                  	,	.Rx_2( u_b31_2 )
155873                  	,	.Rx_3( u_b31_3 )
155874                  	,	.Rx_4( u_b31_4 )
155875                  	,	.Rx_5( u_b31_5 )
155876                  	,	.Rx_6( u_b31_6 )
155877                  	,	.RxRdy( u_705 )
155878                  	,	.RxVld( AxiAwB_Valid )
155879                  	,	.Sys_Clk( Sys_Clk )
155880                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
155881                  	,	.Sys_Clk_En( Sys_Clk_En )
155882                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
155883                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
155884                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
155885                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
155886                  	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
155887                  	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
155888                  	,	.Tx_0( u_474f_0 )
155889                  	,	.Tx_1( u_474f_1 )
155890                  	,	.Tx_10( u_474f_10 )
155891                  	,	.Tx_2( u_474f_2 )
155892                  	,	.Tx_3( u_474f_3 )
155893                  	,	.Tx_4( u_474f_4 )
155894                  	,	.Tx_5( u_474f_5 )
155895                  	,	.Tx_6( u_474f_6 )
155896                  	,	.TxRdy( Axi_aw_ready )
155897                  	,	.TxVld( Axi_aw_valid )
155898                  	);
155899                  	assign AxiAwB_Ready = u_705;
155900                  	assign AxiAw_Ready = AxiAwB_Ready;
155901                  	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
155902                  	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
155903                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg567(
155904                  		.Clk( Sys_Clk )
155905                  	,	.Clk_ClkS( Sys_Clk_ClkS )
155906                  	,	.Clk_En( Sys_Clk_En )
155907                  	,	.Clk_EnS( Sys_Clk_EnS )
155908                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
155909                  	,	.Clk_RstN( Sys_Clk_RstN )
155910                  	,	.Clk_Tm( Sys_Clk_Tm )
155911                  	,	.O( WrDataNotVld )
155912                  	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
155913                  	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
155914                  	);
155915                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg560(
155916                  		.Clk( Sys_Clk )
155917                  	,	.Clk_ClkS( Sys_Clk_ClkS )
155918                  	,	.Clk_En( Sys_Clk_En )
155919                  	,	.Clk_EnS( Sys_Clk_EnS )
155920                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
155921                  	,	.Clk_RstN( Sys_Clk_RstN )
155922                  	,	.Clk_Tm( Sys_Clk_Tm )
155923                  	,	.O( WrAddrCyN )
155924                  	,	.Reset( RstWrAddrCyN )
155925                  	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
155926                  	);
155927                  	rsnoc_z_H_R_U_P_F_0f5d69ac_A12801160 Awp(
155928                  		.Rx_0( u_2e3f_0 )
155929                  	,	.Rx_2( u_2e3f_2 )
155930                  	,	.Rx_4( u_2e3f_4 )
155931                  	,	.RxRdy( u_745 )
155932                  	,	.RxVld( AxiW_Valid )
155933                  	,	.Sys_Clk( Sys_Clk )
155934                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
155935                  	,	.Sys_Clk_En( Sys_Clk_En )
155936                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
155937                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
155938                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
155939                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
155940                  	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
155941                  	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
155942                  	,	.Tx_0( u_d641_0 )
155943                  	,	.Tx_2( u_d641_2 )
155944                  	,	.Tx_4( u_d641_4 )
155945                  	,	.TxRdy( Axi_w_ready )
155946                  	,	.TxVld( Axi_w_valid )
155947                  	);
155948                  	assign AxiW_Ready = u_745;
155949                  	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
155950                  	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
155951                  	assign Gen_Req_Rdy = AxiRdy;
155952                  	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
155953                  	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
155954                  	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
155955                  	assign u_b175 = Gen_Req_Data [127:124];
155956                  	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
155957                  	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
155958                  	assign AxiAr_Addr = ArAddr;
155959                  	assign AxiArD_Addr = AxiAr_Addr;
155960                  	assign AxiArDB_Addr = AxiArD_Addr;
155961                  	assign u_6808_0 = AxiArDB_Addr;
155962                  	assign AxiAr_Burst = ReqBurst;
155963                  	assign AxiArD_Burst = AxiAr_Burst;
155964                  	assign AxiArDB_Burst = AxiArD_Burst;
155965                  	assign u_6808_1 = AxiArDB_Burst;
155966                  	assign AxiAr_Size = ReqAxiSize;
155967                  	assign AxiArD_Size = AxiAr_Size;
155968                  	assign AxiArDB_Size = AxiArD_Size;
155969                  	assign u_6808_10 = AxiArDB_Size;
155970                  	assign AxiAr_Cache = ReqCacheMap;
155971                  	assign AxiArD_Cache = AxiAr_Cache;
155972                  	assign AxiArDB_Cache = AxiArD_Cache;
155973                  	assign u_6808_2 = AxiArDB_Cache;
155974                  	assign AxiAr_Id = { ReqId };
155975                  	assign AxiArD_Id = AxiAr_Id;
155976                  	assign AxiArDB_Id = AxiArD_Id;
155977                  	assign u_6808_3 = AxiArDB_Id;
155978                  	assign AxiAr_Len = ReqAxiLength;
155979                  	assign AxiArD_Len = AxiAr_Len;
155980                  	assign AxiArDB_Len = AxiArD_Len;
155981                  	assign u_6808_4 = AxiArDB_Len;
155982                  	assign AxiAr_Lock = ReqLock [0];
155983                  	assign AxiArD_Lock = AxiAr_Lock;
155984                  	assign AxiArDB_Lock = AxiArD_Lock;
155985                  	assign u_6808_5 = AxiArDB_Lock;
155986                  	assign AxiAr_Prot = ReqProtMap;
155987                  	assign AxiArD_Prot = AxiAr_Prot;
155988                  	assign AxiArDB_Prot = AxiArD_Prot;
155989                  	assign u_6808_6 = AxiArDB_Prot;
155990                  	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
155991                  	assign AxiArD_Valid = AxiAr_Valid;
155992                  	assign AxiArDB_Valid = AxiArD_Valid;
155993                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155994     1/1          		if ( ! Sys_Clk_RstN )
155995     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
155996     1/1          		else if ( EnRegReq )
155997     1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
155998                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
155999                  		.Clk( Sys_Clk )
156000                  	,	.Clk_ClkS( Sys_Clk_ClkS )
156001                  	,	.Clk_En( Sys_Clk_En )
156002                  	,	.Clk_EnS( Sys_Clk_EnS )
156003                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
156004                  	,	.Clk_RstN( Sys_Clk_RstN )
156005                  	,	.Clk_Tm( Sys_Clk_Tm )
156006                  	,	.O( IsLastReq )
156007                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
156008                  	,		.Set(
156009                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
156010                  		)
156011                  	);
156012                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
156013                  		.Clk( Sys_Clk )
156014                  	,	.Clk_ClkS( Sys_Clk_ClkS )
156015                  	,	.Clk_En( Sys_Clk_En )
156016                  	,	.Clk_EnS( Sys_Clk_EnS )
156017                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
156018                  	,	.Clk_RstN( Sys_Clk_RstN )
156019                  	,	.Clk_Tm( Sys_Clk_Tm )
156020                  	,	.O( EnStream )
156021                  	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
156022                  	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
156023                  	);
156024                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244213003000 Aap_0(
156025                  		.Rx_0( u_6808_0 )
156026                  	,	.Rx_1( u_6808_1 )
156027                  	,	.Rx_10( u_6808_10 )
156028                  	,	.Rx_2( u_6808_2 )
156029                  	,	.Rx_3( u_6808_3 )
156030                  	,	.Rx_4( u_6808_4 )
156031                  	,	.Rx_5( u_6808_5 )
156032                  	,	.Rx_6( u_6808_6 )
156033                  	,	.RxRdy( u_335 )
156034                  	,	.RxVld( AxiArDB_Valid )
156035                  	,	.Sys_Clk( Sys_Clk )
156036                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
156037                  	,	.Sys_Clk_En( Sys_Clk_En )
156038                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
156039                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
156040                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
156041                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
156042                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
156043                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
156044                  	,	.Tx_0( u_a246_0 )
156045                  	,	.Tx_1( u_a246_1 )
156046                  	,	.Tx_10( u_a246_10 )
156047                  	,	.Tx_2( u_a246_2 )
156048                  	,	.Tx_3( u_a246_3 )
156049                  	,	.Tx_4( u_a246_4 )
156050                  	,	.Tx_5( u_a246_5 )
156051                  	,	.Tx_6( u_a246_6 )
156052                  	,	.TxRdy( Axi_ar_ready )
156053                  	,	.TxVld( Axi_ar_valid )
156054                  	);
156055                  	assign Axi_ar_addr = u_a246_0;
156056                  	assign Axi_ar_burst = u_a246_1;
156057                  	assign Axi_ar_cache = u_a246_2;
156058                  	assign Axi_ar_id = u_a246_3;
156059                  	assign Axi_ar_len = u_a246_4;
156060                  	assign Axi_ar_lock = u_a246_5;
156061                  	assign Axi_ar_prot = u_a246_6;
156062                  	assign Axi_ar_size = u_a246_10;
156063                  	assign Axi_aw_addr = u_474f_0;
156064                  	assign Axi_aw_burst = u_474f_1;
156065                  	assign Axi_aw_cache = u_474f_2;
156066                  	assign Axi_aw_id = u_474f_3;
156067                  	assign Axi_aw_len = u_474f_4;
156068                  	assign Axi_aw_lock = u_474f_5;
156069                  	assign Axi_aw_prot = u_474f_6;
156070                  	assign Axi_aw_size = u_474f_10;
156071                  	assign Axi_w_data = u_d641_0;
156072                  	assign Axi_w_last = u_d641_2;
156073                  	assign Axi_w_strb = u_d641_4;
156074                  	assign LockAbort = 1'b0;
156075                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
156076                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
156077                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
156078                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156079     1/1          			if ( ! Sys_Clk_RstN )
156080     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
156081     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
156082     1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
156083                  	// synopsys translate_off
156084                  	// synthesis translate_off
156085                  	always @( posedge Sys_Clk )
156086     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156087     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
156088                  			&amp;
156089                  			1'b1
156090                  			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
156091                  			) begin
156092     <font color = "grey">unreachable  </font>				dontStop = 0;
156093     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156094     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156095     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
156096     <font color = "grey">unreachable  </font>					$stop;
156097                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156098                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
156099                  	// synthesis translate_on
156100                  	// synopsys translate_on
156101                  	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
156102                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156103     1/1          			if ( ! Sys_Clk_RstN )
156104     1/1          				u_14a &lt;= #1.0 ( 1'b0 );
156105     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
156106     1/1          				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0100 &gt;= PreStrmWidth ) );
                        MISSING_ELSE
156107                  	// synopsys translate_off
156108                  	// synthesis translate_off
156109                  	always @( posedge Sys_Clk )
156110     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156111     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
156112     <font color = "grey">unreachable  </font>				dontStop = 0;
156113     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156114     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156115     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 4.&quot; );
156116     <font color = "grey">unreachable  </font>					$stop;
156117                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156118                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
156119                  	// synthesis translate_on
156120                  	// synopsys translate_on
156121                  	assign IllStrmLen1W = u_97dd &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
156122                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156123     1/1          			if ( ! Sys_Clk_RstN )
156124     1/1          				u_97dd &lt;= #1.0 ( 1'b0 );
156125     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
156126     1/1          				u_97dd &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );
                        MISSING_ELSE
156127                  	// synopsys translate_off
156128                  	// synthesis translate_off
156129                  	always @( posedge Sys_Clk )
156130     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156131     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
156132     <font color = "grey">unreachable  </font>				dontStop = 0;
156133     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156134     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156135     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
156136     <font color = "grey">unreachable  </font>					$stop;
156137                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156138                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
156139                  	// synthesis translate_on
156140                  	// synopsys translate_on
156141                  	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
156142                  	// synopsys translate_off
156143                  	// synthesis translate_off
156144                  	always @( posedge Sys_Clk )
156145     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156146     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
156147     <font color = "grey">unreachable  </font>				dontStop = 0;
156148     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156149     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156150     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
156151     <font color = "grey">unreachable  </font>					$stop;
156152                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156153                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_78268_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1251.html#inst_tag_78268" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155798
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155814
 EXPRESSION (EnStream ? Len1W[1:0] : GenAddrLsbEnd[5:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155818
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b100 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155818
 SUB-EXPRESSION (u_8130 ? 3'b100 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155828
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155953
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155957
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_78268_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1251.html#inst_tag_78268" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">23</td>
<td class="rt">46.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">936</td>
<td class="rt">800</td>
<td class="rt">85.47 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">468</td>
<td class="rt">413</td>
<td class="rt">88.25 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">468</td>
<td class="rt">387</td>
<td class="rt">82.69 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">23</td>
<td class="rt">46.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">936</td>
<td class="rt">800</td>
<td class="rt">85.47 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">468</td>
<td class="rt">413</td>
<td class="rt">88.25 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">468</td>
<td class="rt">387</td>
<td class="rt">82.69 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[30:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[30:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_78268_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1251.html#inst_tag_78268" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">30</td>
<td class="rt">81.08 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">155798</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">155814</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">155818</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">155828</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">155953</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">155957</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">155847</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">155854</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">155859</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">155864</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">155994</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156079</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156103</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156123</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155798     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155814     	assign AxiLen = EnStream ? Len1W [1:0] : GenAddrLsbEnd [5:4];
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155818     	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b100 : OneWdSize );
           	                          <font color = "red">-1-</font>                    <font color = "green">-2-</font>   
           	                          <font color = "red">==></font>                    <font color = "green">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155828     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155953     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155957     	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155847     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155848     			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
155849     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
155850     			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155854     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155855     			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
155856     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
155857     			Len1W <= #1.0 ( PreLen1W );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155859     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155860     			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
155861     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
155862     			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155864     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155865     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
155866     		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
155867     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155994     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155995     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
155996     		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
155997     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156079     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
156080     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
156081     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
156082     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156103     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
156104     				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
156105     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
156106     				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0100 >= PreStrmWidth ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156123     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
156124     				u_97dd <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
156125     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
156126     				u_97dd <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_78270'>
<a name="inst_tag_78270_Line"></a>
<b>Line Coverage for Instance : <a href="mod1251.html#inst_tag_78270" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>32</td><td>29</td><td>90.62</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>155847</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>155854</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>155859</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>155864</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>155994</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156079</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156086</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156103</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156110</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156130</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156145</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
155846                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155847     1/1          		if ( ! Sys_Clk_RstN )
155848     1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
155849     1/1          		else if ( ReqIsPreStrm )
155850     <font color = "red">0/1     ==>  			AddrLsb &lt;= #1.0 ( PreAddrLsb );</font>
                        MISSING_ELSE
155851                  	rsnoc_z_T_C_S_C_L_R_S_M_5 usm( .I( { GenAddrForLen [3:0] ^ GenAddrLsbEnd [3:0] , 1'b1 } ) , .O( u_761f ) );
155852                  	rsnoc_z_T_C_S_C_L_R_E_z_5 ue( .I( u_761f ) , .O( u_dade ) );
155853                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155854     1/1          		if ( ! Sys_Clk_RstN )
155855     1/1          			Len1W &lt;= #1.0 ( 8'b0 );
155856     1/1          		else if ( ReqIsPreStrm )
155857     <font color = "red">0/1     ==>  			Len1W &lt;= #1.0 ( PreLen1W );</font>
                        MISSING_ELSE
155858                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155859     1/1          		if ( ! Sys_Clk_RstN )
155860     1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
155861     1/1          		else if ( ReqIsPreStrm )
155862     <font color = "red">0/1     ==>  			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );</font>
                        MISSING_ELSE
155863                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155864     1/1          		if ( ! Sys_Clk_RstN )
155865     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
155866     1/1          		else if ( EnIdReg )
155867     1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
155868                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244213003000 Aap(
155869                  		.Rx_0( u_b31_0 )
155870                  	,	.Rx_1( u_b31_1 )
155871                  	,	.Rx_10( u_b31_10 )
155872                  	,	.Rx_2( u_b31_2 )
155873                  	,	.Rx_3( u_b31_3 )
155874                  	,	.Rx_4( u_b31_4 )
155875                  	,	.Rx_5( u_b31_5 )
155876                  	,	.Rx_6( u_b31_6 )
155877                  	,	.RxRdy( u_705 )
155878                  	,	.RxVld( AxiAwB_Valid )
155879                  	,	.Sys_Clk( Sys_Clk )
155880                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
155881                  	,	.Sys_Clk_En( Sys_Clk_En )
155882                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
155883                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
155884                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
155885                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
155886                  	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
155887                  	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
155888                  	,	.Tx_0( u_474f_0 )
155889                  	,	.Tx_1( u_474f_1 )
155890                  	,	.Tx_10( u_474f_10 )
155891                  	,	.Tx_2( u_474f_2 )
155892                  	,	.Tx_3( u_474f_3 )
155893                  	,	.Tx_4( u_474f_4 )
155894                  	,	.Tx_5( u_474f_5 )
155895                  	,	.Tx_6( u_474f_6 )
155896                  	,	.TxRdy( Axi_aw_ready )
155897                  	,	.TxVld( Axi_aw_valid )
155898                  	);
155899                  	assign AxiAwB_Ready = u_705;
155900                  	assign AxiAw_Ready = AxiAwB_Ready;
155901                  	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
155902                  	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
155903                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg567(
155904                  		.Clk( Sys_Clk )
155905                  	,	.Clk_ClkS( Sys_Clk_ClkS )
155906                  	,	.Clk_En( Sys_Clk_En )
155907                  	,	.Clk_EnS( Sys_Clk_EnS )
155908                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
155909                  	,	.Clk_RstN( Sys_Clk_RstN )
155910                  	,	.Clk_Tm( Sys_Clk_Tm )
155911                  	,	.O( WrDataNotVld )
155912                  	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
155913                  	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
155914                  	);
155915                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg560(
155916                  		.Clk( Sys_Clk )
155917                  	,	.Clk_ClkS( Sys_Clk_ClkS )
155918                  	,	.Clk_En( Sys_Clk_En )
155919                  	,	.Clk_EnS( Sys_Clk_EnS )
155920                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
155921                  	,	.Clk_RstN( Sys_Clk_RstN )
155922                  	,	.Clk_Tm( Sys_Clk_Tm )
155923                  	,	.O( WrAddrCyN )
155924                  	,	.Reset( RstWrAddrCyN )
155925                  	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
155926                  	);
155927                  	rsnoc_z_H_R_U_P_F_0f5d69ac_A12801160 Awp(
155928                  		.Rx_0( u_2e3f_0 )
155929                  	,	.Rx_2( u_2e3f_2 )
155930                  	,	.Rx_4( u_2e3f_4 )
155931                  	,	.RxRdy( u_745 )
155932                  	,	.RxVld( AxiW_Valid )
155933                  	,	.Sys_Clk( Sys_Clk )
155934                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
155935                  	,	.Sys_Clk_En( Sys_Clk_En )
155936                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
155937                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
155938                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
155939                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
155940                  	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
155941                  	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
155942                  	,	.Tx_0( u_d641_0 )
155943                  	,	.Tx_2( u_d641_2 )
155944                  	,	.Tx_4( u_d641_4 )
155945                  	,	.TxRdy( Axi_w_ready )
155946                  	,	.TxVld( Axi_w_valid )
155947                  	);
155948                  	assign AxiW_Ready = u_745;
155949                  	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
155950                  	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
155951                  	assign Gen_Req_Rdy = AxiRdy;
155952                  	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
155953                  	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
155954                  	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
155955                  	assign u_b175 = Gen_Req_Data [127:124];
155956                  	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
155957                  	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
155958                  	assign AxiAr_Addr = ArAddr;
155959                  	assign AxiArD_Addr = AxiAr_Addr;
155960                  	assign AxiArDB_Addr = AxiArD_Addr;
155961                  	assign u_6808_0 = AxiArDB_Addr;
155962                  	assign AxiAr_Burst = ReqBurst;
155963                  	assign AxiArD_Burst = AxiAr_Burst;
155964                  	assign AxiArDB_Burst = AxiArD_Burst;
155965                  	assign u_6808_1 = AxiArDB_Burst;
155966                  	assign AxiAr_Size = ReqAxiSize;
155967                  	assign AxiArD_Size = AxiAr_Size;
155968                  	assign AxiArDB_Size = AxiArD_Size;
155969                  	assign u_6808_10 = AxiArDB_Size;
155970                  	assign AxiAr_Cache = ReqCacheMap;
155971                  	assign AxiArD_Cache = AxiAr_Cache;
155972                  	assign AxiArDB_Cache = AxiArD_Cache;
155973                  	assign u_6808_2 = AxiArDB_Cache;
155974                  	assign AxiAr_Id = { ReqId };
155975                  	assign AxiArD_Id = AxiAr_Id;
155976                  	assign AxiArDB_Id = AxiArD_Id;
155977                  	assign u_6808_3 = AxiArDB_Id;
155978                  	assign AxiAr_Len = ReqAxiLength;
155979                  	assign AxiArD_Len = AxiAr_Len;
155980                  	assign AxiArDB_Len = AxiArD_Len;
155981                  	assign u_6808_4 = AxiArDB_Len;
155982                  	assign AxiAr_Lock = ReqLock [0];
155983                  	assign AxiArD_Lock = AxiAr_Lock;
155984                  	assign AxiArDB_Lock = AxiArD_Lock;
155985                  	assign u_6808_5 = AxiArDB_Lock;
155986                  	assign AxiAr_Prot = ReqProtMap;
155987                  	assign AxiArD_Prot = AxiAr_Prot;
155988                  	assign AxiArDB_Prot = AxiArD_Prot;
155989                  	assign u_6808_6 = AxiArDB_Prot;
155990                  	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
155991                  	assign AxiArD_Valid = AxiAr_Valid;
155992                  	assign AxiArDB_Valid = AxiArD_Valid;
155993                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
155994     1/1          		if ( ! Sys_Clk_RstN )
155995     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
155996     1/1          		else if ( EnRegReq )
155997     1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
155998                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
155999                  		.Clk( Sys_Clk )
156000                  	,	.Clk_ClkS( Sys_Clk_ClkS )
156001                  	,	.Clk_En( Sys_Clk_En )
156002                  	,	.Clk_EnS( Sys_Clk_EnS )
156003                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
156004                  	,	.Clk_RstN( Sys_Clk_RstN )
156005                  	,	.Clk_Tm( Sys_Clk_Tm )
156006                  	,	.O( IsLastReq )
156007                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
156008                  	,		.Set(
156009                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
156010                  		)
156011                  	);
156012                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
156013                  		.Clk( Sys_Clk )
156014                  	,	.Clk_ClkS( Sys_Clk_ClkS )
156015                  	,	.Clk_En( Sys_Clk_En )
156016                  	,	.Clk_EnS( Sys_Clk_EnS )
156017                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
156018                  	,	.Clk_RstN( Sys_Clk_RstN )
156019                  	,	.Clk_Tm( Sys_Clk_Tm )
156020                  	,	.O( EnStream )
156021                  	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
156022                  	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
156023                  	);
156024                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244213003000 Aap_0(
156025                  		.Rx_0( u_6808_0 )
156026                  	,	.Rx_1( u_6808_1 )
156027                  	,	.Rx_10( u_6808_10 )
156028                  	,	.Rx_2( u_6808_2 )
156029                  	,	.Rx_3( u_6808_3 )
156030                  	,	.Rx_4( u_6808_4 )
156031                  	,	.Rx_5( u_6808_5 )
156032                  	,	.Rx_6( u_6808_6 )
156033                  	,	.RxRdy( u_335 )
156034                  	,	.RxVld( AxiArDB_Valid )
156035                  	,	.Sys_Clk( Sys_Clk )
156036                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
156037                  	,	.Sys_Clk_En( Sys_Clk_En )
156038                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
156039                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
156040                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
156041                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
156042                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
156043                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
156044                  	,	.Tx_0( u_a246_0 )
156045                  	,	.Tx_1( u_a246_1 )
156046                  	,	.Tx_10( u_a246_10 )
156047                  	,	.Tx_2( u_a246_2 )
156048                  	,	.Tx_3( u_a246_3 )
156049                  	,	.Tx_4( u_a246_4 )
156050                  	,	.Tx_5( u_a246_5 )
156051                  	,	.Tx_6( u_a246_6 )
156052                  	,	.TxRdy( Axi_ar_ready )
156053                  	,	.TxVld( Axi_ar_valid )
156054                  	);
156055                  	assign Axi_ar_addr = u_a246_0;
156056                  	assign Axi_ar_burst = u_a246_1;
156057                  	assign Axi_ar_cache = u_a246_2;
156058                  	assign Axi_ar_id = u_a246_3;
156059                  	assign Axi_ar_len = u_a246_4;
156060                  	assign Axi_ar_lock = u_a246_5;
156061                  	assign Axi_ar_prot = u_a246_6;
156062                  	assign Axi_ar_size = u_a246_10;
156063                  	assign Axi_aw_addr = u_474f_0;
156064                  	assign Axi_aw_burst = u_474f_1;
156065                  	assign Axi_aw_cache = u_474f_2;
156066                  	assign Axi_aw_id = u_474f_3;
156067                  	assign Axi_aw_len = u_474f_4;
156068                  	assign Axi_aw_lock = u_474f_5;
156069                  	assign Axi_aw_prot = u_474f_6;
156070                  	assign Axi_aw_size = u_474f_10;
156071                  	assign Axi_w_data = u_d641_0;
156072                  	assign Axi_w_last = u_d641_2;
156073                  	assign Axi_w_strb = u_d641_4;
156074                  	assign LockAbort = 1'b0;
156075                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
156076                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
156077                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
156078                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156079     1/1          			if ( ! Sys_Clk_RstN )
156080     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
156081     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
156082     1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
156083                  	// synopsys translate_off
156084                  	// synthesis translate_off
156085                  	always @( posedge Sys_Clk )
156086     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156087     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
156088                  			&amp;
156089                  			1'b1
156090                  			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
156091                  			) begin
156092     <font color = "grey">unreachable  </font>				dontStop = 0;
156093     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156094     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156095     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
156096     <font color = "grey">unreachable  </font>					$stop;
156097                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156098                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
156099                  	// synthesis translate_on
156100                  	// synopsys translate_on
156101                  	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
156102                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156103     1/1          			if ( ! Sys_Clk_RstN )
156104     1/1          				u_14a &lt;= #1.0 ( 1'b0 );
156105     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
156106     1/1          				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0100 &gt;= PreStrmWidth ) );
                        MISSING_ELSE
156107                  	// synopsys translate_off
156108                  	// synthesis translate_off
156109                  	always @( posedge Sys_Clk )
156110     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156111     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
156112     <font color = "grey">unreachable  </font>				dontStop = 0;
156113     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156114     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156115     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 4.&quot; );
156116     <font color = "grey">unreachable  </font>					$stop;
156117                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156118                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
156119                  	// synthesis translate_on
156120                  	// synopsys translate_on
156121                  	assign IllStrmLen1W = u_97dd &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
156122                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156123     1/1          			if ( ! Sys_Clk_RstN )
156124     1/1          				u_97dd &lt;= #1.0 ( 1'b0 );
156125     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
156126     1/1          				u_97dd &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );
                        MISSING_ELSE
156127                  	// synopsys translate_off
156128                  	// synthesis translate_off
156129                  	always @( posedge Sys_Clk )
156130     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156131     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
156132     <font color = "grey">unreachable  </font>				dontStop = 0;
156133     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156134     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156135     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
156136     <font color = "grey">unreachable  </font>					$stop;
156137                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156138                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
156139                  	// synthesis translate_on
156140                  	// synopsys translate_on
156141                  	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
156142                  	// synopsys translate_off
156143                  	// synthesis translate_off
156144                  	always @( posedge Sys_Clk )
156145     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156146     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
156147     <font color = "grey">unreachable  </font>				dontStop = 0;
156148     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156149     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156150     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
156151     <font color = "grey">unreachable  </font>					$stop;
156152                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156153                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_78270_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1251.html#inst_tag_78270" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155798
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155814
 EXPRESSION (EnStream ? Len1W[1:0] : GenAddrLsbEnd[5:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155818
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b100 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155818
 SUB-EXPRESSION (u_8130 ? 3'b100 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155828
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155953
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155957
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_78270_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1251.html#inst_tag_78270" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">25</td>
<td class="rt">50.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">936</td>
<td class="rt">865</td>
<td class="rt">92.41 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">468</td>
<td class="rt">435</td>
<td class="rt">92.95 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">468</td>
<td class="rt">430</td>
<td class="rt">91.88 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">25</td>
<td class="rt">50.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">936</td>
<td class="rt">865</td>
<td class="rt">92.41 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">468</td>
<td class="rt">435</td>
<td class="rt">92.95 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">468</td>
<td class="rt">430</td>
<td class="rt">91.88 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[30:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[30:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[30:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_78270_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1251.html#inst_tag_78270" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">30</td>
<td class="rt">81.08 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">155798</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">155814</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">155818</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">155828</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">155953</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">155957</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">155847</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">155854</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">155859</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">155864</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">155994</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156079</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156103</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156123</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155798     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155814     	assign AxiLen = EnStream ? Len1W [1:0] : GenAddrLsbEnd [5:4];
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155818     	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b100 : OneWdSize );
           	                          <font color = "red">-1-</font>                    <font color = "green">-2-</font>   
           	                          <font color = "red">==></font>                    <font color = "green">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155828     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155953     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155957     	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155847     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155848     			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
155849     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
155850     			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155854     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155855     			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
155856     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
155857     			Len1W <= #1.0 ( PreLen1W );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155859     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155860     			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
155861     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
155862     			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155864     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155865     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
155866     		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
155867     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155994     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
155995     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
155996     		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
155997     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156079     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
156080     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
156081     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
156082     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156103     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
156104     				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
156105     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
156106     				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0100 >= PreStrmWidth ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156123     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
156124     				u_97dd <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
156125     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
156126     				u_97dd <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_78268">
    <li>
      <a href="#inst_tag_78268_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_78268_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_78268_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_78268_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_78269">
    <li>
      <a href="#inst_tag_78269_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_78269_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_78269_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_78269_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_78270">
    <li>
      <a href="#inst_tag_78270_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_78270_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_78270_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_78270_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_78271">
    <li>
      <a href="#inst_tag_78271_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_78271_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_78271_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_78271_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_R_Req_c5c72aee">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
