{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79992,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 8.25336e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 8.50499e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.25097e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 8.50499e-05,
	"finish__design__instance__count__class:fill_cell": 1507,
	"finish__design__instance__area__class:fill_cell": 7161.87,
	"finish__design__instance__count__class:tap_cell": 188,
	"finish__design__instance__area__class:tap_cell": 235.226,
	"finish__design__instance__count__class:clock_buffer": 9,
	"finish__design__instance__area__class:clock_buffer": 225.216,
	"finish__design__instance__count__class:timing_repair_buffer": 9,
	"finish__design__instance__area__class:timing_repair_buffer": 70.0672,
	"finish__design__instance__count__class:inverter": 110,
	"finish__design__instance__area__class:inverter": 412.896,
	"finish__design__instance__count__class:clock_inverter": 7,
	"finish__design__instance__area__class:clock_inverter": 60.0576,
	"finish__design__instance__count__class:sequential_cell": 89,
	"finish__design__instance__area__class:sequential_cell": 2422.32,
	"finish__design__instance__count__class:multi_input_combinational_cell": 815,
	"finish__design__instance__area__class:multi_input_combinational_cell": 4276.6,
	"finish__design__instance__count": 2734,
	"finish__design__instance__area": 14864.3,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 4.97965,
	"finish__timing__hold__ws": 0.42327,
	"finish__timing__fmax__clock:core_clock": 2.06609e+08,
	"finish__timing__fmax": 2.06609e+08,
	"finish__clock__skew__setup": 0.0184743,
	"finish__clock__skew__hold": 0.0184743,
	"finish__timing__drv__max_slew_limit": 0.509449,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.91139,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000617476,
	"finish__power__switching__total": 0.000249686,
	"finish__power__leakage__total": 3.44938e-09,
	"finish__power__total": 0.000867165,
	"finish__design__io": 36,
	"finish__design__die__area": 16295.9,
	"finish__design__core__area": 14864.3,
	"finish__design__instance__count": 1227,
	"finish__design__instance__area": 7702.39,
	"finish__design__instance__count__stdcell": 1227,
	"finish__design__instance__area__stdcell": 7702.39,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.518182,
	"finish__design__instance__utilization__stdcell": 0.518182,
	"finish__design__rows": 45,
	"finish__design__rows:unithd": 45,
	"finish__design__sites": 11880,
	"finish__design__sites:unithd": 11880,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0,
	"finish__flow__warnings__count:GUI-0076": 1,
	"finish__flow__warnings__type_count": 1
}