Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win64) Build 881834 Fri Apr  4 14:15:54 MDT 2014
| Date         : Sat Feb 21 11:14:14 2015
| Host         : AMANJIT running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file ov7670_top_clock_utilization_placed.rpt
| Design       : ov7670_top
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y2
9. Net wise resources used in clock region X1Y2
10. Net wise resources used in clock region X0Y3
11. Net wise resources used in clock region X1Y3

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+------------+
| Type  | Used | Available | Num Locked |
+-------+------+-----------+------------+
| BUFG  |    4 |        32 |          0 |
| BUFH  |    0 |        96 |          0 |
| BUFIO |    0 |        24 |          0 |
| MMCM  |    0 |         6 |          0 |
| PLL   |    1 |         6 |          0 |
| BUFR  |    0 |        24 |          0 |
| BUFMR |    0 |        12 |          0 |
+-------+------+-----------+------------+


2. Details of Global Clocks
---------------------------

+-------+--------------------------+-------------------------------------+--------------+--------+---------------+-----------+
|       |                          |                                     |   Num Loads  |        |               |           |
+-------+--------------------------+-------------------------------------+------+-------+--------+---------------+-----------+
| Index | BUFG Cell                | Net Name                            | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+--------------------------+-------------------------------------+------+-------+--------+---------------+-----------+
|     1 | u_clock/inst/clkf_buf    | u_clock/inst/clkfbout_buf_clk_wiz_0 |    1 |     1 |     no |         1.712 |     0.086 |
|     2 | u_clock/inst/clkout1_buf | u_clock/inst/clk_out1               |   25 |     7 |     no |         1.817 |     0.114 |
|     3 | xlnx_opt_BUFG            | xlnx_opt__3                         |   68 |    21 |     no |         1.860 |     0.233 |
|     4 | u_clock/inst/clkout2_buf | u_clock/inst/clk_out2               |  153 |    88 |     no |         2.865 |     1.316 |
+-------+--------------------------+-------------------------------------+------+-------+--------+---------------+-----------+


+-------+-----------------------------+---------------------------------+--------------+--------+---------------+-----------+
|       |                             |                                 |   Num Loads  |        |               |           |
+-------+-----------------------------+---------------------------------+------+-------+--------+---------------+-----------+
| Index | PLL Cell                    | Net Name                        | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+-----------------------------+---------------------------------+------+-------+--------+---------------+-----------+
|     1 | u_clock/inst/plle2_adv_inst | u_clock/inst/clkfbout_clk_wiz_0 |    1 |     1 |     no |         1.713 |     0.086 |
|     2 | u_clock/inst/plle2_adv_inst | u_clock/inst/clk_out1_clk_wiz_0 |    1 |     1 |     no |         1.713 |     0.086 |
|     3 | u_clock/inst/plle2_adv_inst | u_clock/inst/clk_out2_clk_wiz_0 |    1 |     1 |     no |         1.713 |     0.086 |
+-------+-----------------------------+---------------------------------+------+-------+--------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   99 | 16000 |    0 |  2400 |    0 |    20 |    2 |    10 |    0 |    20 |
| X1Y2              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   90 | 15200 |    0 |  2600 |    4 |    60 |   26 |    30 |    0 |    40 |
| X0Y3              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   17 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    1 | 10800 |    0 |  2000 |    0 |    30 |    6 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y2
-----------------------------------------------

+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+
| Source Type | BUFHCE Site | Locked | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |     Clock Net Name    |
+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+
| BUFG        |     ---     |   no   |         0 |        0 |       0 |         0 |       0 |       0 |  25 |     0 |        0 | u_clock/inst/clk_out1 |
| BUFG        |     ---     |   no   |         0 |        0 |       0 |         2 |       0 |       0 |  74 |     0 |        0 | u_clock/inst/clk_out2 |
+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+


9. Net wise resources used in clock region X1Y2
-----------------------------------------------

+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------+
| Source Type | BUFHCE Site | Locked | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |            Clock Net Name           |
+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------+
| BUFG        |     ---     |   no   |         0 |        1 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | u_clock/inst/clkfbout_buf_clk_wiz_0 |
| BUFG        |     ---     |   no   |         0 |        0 |       0 |        30 |       0 |       0 |  22 |     0 |        0 | u_clock/inst/clk_out2               |
| BUFG        |     ---     |   no   |         0 |        0 |       0 |         0 |       0 |       0 |  68 |     0 |        0 | xlnx_opt__3                         |
+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------+


10. Net wise resources used in clock region X0Y3
------------------------------------------------

+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+
| Source Type | BUFHCE Site | Locked | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |     Clock Net Name    |
+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+
| BUFG        |     ---     |   no   |         0 |        0 |       0 |         0 |       0 |       0 |  17 |     0 |        0 | u_clock/inst/clk_out2 |
+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+


11. Net wise resources used in clock region X1Y3
------------------------------------------------

+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+
| Source Type | BUFHCE Site | Locked | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |     Clock Net Name    |
+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+
| BUFG        |     ---     |   no   |         0 |        0 |       0 |         6 |       0 |       0 |   1 |     0 |        0 | u_clock/inst/clk_out2 |
+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y18 [get_cells u_clock/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y17 [get_cells u_clock/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y0 [get_cells xlnx_opt_BUFG]
set_property LOC BUFGCTRL_X0Y16 [get_cells u_clock/inst/clkout2_buf]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives
set_property LOC PLLE2_ADV_X1Y2 [get_cells u_clock/inst/plle2_adv_inst]

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X0Y140 [get_cells OBUF]

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports CLK100MHZ]
set_property LOC IOB_X0Y121 [get_ports OV7670_PCLK]

# Clock net "u_clock/inst/clk_out1" driven by instance "u_clock/inst/clkout1_buf" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock CLKAG_u_clock/inst/clk_out1
add_cells_to_pblock [get_pblocks  CLKAG_u_clock/inst/clk_out1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_clock/inst/clk_out1"}]]]
resize_pblock [get_pblocks CLKAG_u_clock/inst/clk_out1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "u_clock/inst/clk_out2" driven by instance "u_clock/inst/clkout2_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_u_clock/inst/clk_out2
add_cells_to_pblock [get_pblocks  CLKAG_u_clock/inst/clk_out2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=OBUF} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_clock/inst/clk_out2"}]]]
resize_pblock [get_pblocks CLKAG_u_clock/inst/clk_out2] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "xlnx_opt__3" driven by instance "xlnx_opt_BUFG" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_xlnx_opt__3
add_cells_to_pblock [get_pblocks  CLKAG_xlnx_opt__3] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="xlnx_opt__3"}]]]
resize_pblock [get_pblocks CLKAG_xlnx_opt__3] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup
