Flow report for Design1
<<<<<<< Updated upstream
Wed Dec 20 19:13:34 2023
=======
Wed Dec 20 12:09:59 2023
>>>>>>> Stashed changes
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Flow Summary                                                                      ;
+------------------------------------+----------------------------------------------+
<<<<<<< Updated upstream
; Flow Status                        ; Successful - Wed Dec 20 19:13:33 2023        ;
=======
; Flow Status                        ; Flow Failed - Wed Dec 20 12:09:59 2023       ;
>>>>>>> Stashed changes
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; Design1                                      ;
; Top-level Entity Name              ; P1_BOARD_vga                                 ;
; Family                             ; Cyclone II                                   ;
<<<<<<< Updated upstream
; Device                             ; EP2C35F672C6                                 ;
; Timing Models                      ; Final                                        ;
; Met timing requirements            ; Yes                                          ;
; Total logic elements               ; 770 / 33,216 ( 2 % )                         ;
;     Total combinational functions  ; 712 / 33,216 ( 2 % )                         ;
;     Dedicated logic registers      ; 324 / 33,216 ( < 1 % )                       ;
; Total registers                    ; 324                                          ;
; Total pins                         ; 51 / 475 ( 11 % )                            ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 98,496 / 483,840 ( 20 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                               ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                ;
=======
; Met timing requirements            ; N/A                                          ;
; Total logic elements               ; N/A until Partition Merge                    ;
;     Total combinational functions  ; N/A until Partition Merge                    ;
;     Dedicated logic registers      ; N/A until Partition Merge                    ;
; Total registers                    ; N/A until Partition Merge                    ;
; Total pins                         ; N/A until Partition Merge                    ;
; Total virtual pins                 ; N/A until Partition Merge                    ;
; Total memory bits                  ; N/A until Partition Merge                    ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                    ;
; Total PLLs                         ; N/A until Partition Merge                    ;
>>>>>>> Stashed changes
+------------------------------------+----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
<<<<<<< Updated upstream
; Start date & time ; 12/20/2023 19:13:07 ;
=======
; Start date & time ; 12/20/2023 12:09:57 ;
>>>>>>> Stashed changes
; Main task         ; Compilation         ;
; Revision Name     ; Design1             ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                       ;
+------------------------+-----------------------------------------------------------------------------------+---------------+--------------+------------+
; Assignment Name        ; Value                                                                             ; Default Value ; Entity Name  ; Section Id ;
+------------------------+-----------------------------------------------------------------------------------+---------------+--------------+------------+
<<<<<<< Updated upstream
; COMPILER_SIGNATURE_ID  ; 84440846877591.170309598708468                                                    ; --            ; --           ; --         ;
=======
; COMPILER_SIGNATURE_ID  ; 18587647032645.170307059713752                                                    ; --            ; --           ; --         ;
>>>>>>> Stashed changes
; IP_TOOL_NAME           ; RAM: 2-PORT                                                                       ; --            ; --           ; --         ;
; IP_TOOL_VERSION        ; 9.1                                                                               ; --            ; --           ; --         ;
; MISC_FILE              ; C:/Users/joseph.zandueta/Documents/Project ESDC/ESDC-project/Restored/Design1.dpf ; --            ; --           ; --         ;
; MISC_FILE              ; L:/Documentos/Github/Restored/Design1.dpf                                         ; --            ; --           ; --         ;
; MISC_FILE              ; ram64.bsf                                                                         ; --            ; --           ; --         ;
; MISC_FILE              ; ram64.cmp                                                                         ; --            ; --           ; --         ;
; PARTITION_COLOR        ; 16764057                                                                          ; --            ; P1_BOARD_vga ; Top        ;
; PARTITION_NETLIST_TYPE ; SOURCE                                                                            ; --            ; P1_BOARD_vga ; Top        ;
; TOP_LEVEL_ENTITY       ; P1_BOARD_vga                                                                      ; Design1       ; --           ; --         ;
+------------------------+-----------------------------------------------------------------------------------+---------------+--------------+------------+


<<<<<<< Updated upstream
+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:12     ; 1.0                     ; 258 MB              ; 00:00:07                           ;
; Fitter                  ; 00:00:07     ; 1.0                     ; 283 MB              ; 00:00:06                           ;
; Assembler               ; 00:00:03     ; 1.0                     ; 255 MB              ; 00:00:02                           ;
; Classic Timing Analyzer ; 00:00:01     ; 1.0                     ; 166 MB              ; 00:00:01                           ;
; Total                   ; 00:00:23     ; --                      ; --                  ; 00:00:16                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                          ;
+-------------------------+------------------+---------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+-------------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis    ; c5c8             ; Windows Vista ; 6.2        ; x86_64         ;
; Fitter                  ; c5c8             ; Windows Vista ; 6.2        ; x86_64         ;
; Assembler               ; c5c8             ; Windows Vista ; 6.2        ; x86_64         ;
; Classic Timing Analyzer ; c5c8             ; Windows Vista ; 6.2        ; x86_64         ;
+-------------------------+------------------+---------------+------------+----------------+
=======
+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:02     ; 1.0                     ; 253 MB              ; 00:00:02                           ;
; Total                ; 00:00:02     ; --                      ; --                  ; 00:00:02                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------+
; Flow OS Summary                                                                       ;
+----------------------+------------------+---------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+----------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis ; c4d10            ; Windows Vista ; 6.2        ; x86_64         ;
+----------------------+------------------+---------------+------------+----------------+
>>>>>>> Stashed changes


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Design1 -c Design1
quartus_fit --read_settings_files=off --write_settings_files=off Design1 -c Design1
quartus_asm --read_settings_files=off --write_settings_files=off Design1 -c Design1
quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only



