/*
 * Copyright (C) 2018 Knowles Electronics
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *      http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#ifndef _IA_CONSTANTS_H_
#define _IA_CONSTANTS_H_

#define PLUGIN_0_PKG_ID             "Plgin0Pkg ID"
#define PLUGIN_0_INST_PRIORITY      "Plgin0inst priority"
#define PLUGIN_0_ORIGIN_PLUGIN_IDX  "Plgin0Origin Plugin Idx"
#define PLUGIN_0_CREATE_2           "Plgin0Create2"

#define PDM_BCLK                    "PDM BCLK"
#define PDM_PORT_ACLK               "PDM Port ACLK"
#define PDM_PORTB_SETUP             "Pdm PortB Setup"
#define PDM_PORTC_SETUP             "Pdm PortC Setup"
#define PDM_PORTB_DMIC0_EN          "Pdm PortB DMic0 En"
#define PDM_PORTB_DMIC1_EN          "Pdm PortB DMic1 En"
#define PDM_PORTB_DMIC2_EN          "Pdm PortB DMic2 En"
#define PDM_PORTB_DMIC3_EN          "Pdm PortB DMic3 En"
#define PDM_PORTC_DMIC0_EN          "Pdm PortC DMic0 En"
#define PDM_PORTC_DMIC1_EN          "Pdm PortC DMic1 En"
#define PDM_PORTC_DMIC2_EN          "Pdm PortC DMic2 En"
#define PDM_PORTC_DMIC3_EN          "Pdm PortC DMic3 En"
#define PDM_PORTB_START             "PDM PortB Start"
#define PDM_PORTC_START             "PDM PortC Start"
#define PDM_HOS                     "PDM Hos"

#define PDM_PORTB_CLR               "PDM PortB CLR"
#define PDM_PORTC_CLR               "PDM PortC CLR"

#define PORTC_MICBIAS               "PortC MicBias"
#define PORTB_MICBIAS               "PortB MicBias"


#define RX0CHAN_STRM_ID             "Rx0Chan Strm Id"
#define RX0CHAN_STRM_IDX            "Rx0Chan Strm Idx"
#define RX0CH_EPGAIN                "Rx0Ch EpGain"
#define RX0CHAN_GNREEVT             "Rx0Chan GnReEvt"
#define RX0CHAN_GNRMP               "Rx0Chan GnRmp"
#define RX0CHAN_PORT_IDX            "Rx0Chan Port Idx"
#define RX0CHAN_OPEPENC             "Rx0Chan OpEpEnc"
#define RX0CHAN_OPEPSR              "Rx0Chan OpEpSr"
#define RX0CHAN_OPEPFRLN            "Rx0Chan OpEpFrLn"
#define RX0_MUX_PORT                "Rx0 Mux Port"
#define RX0_MUX_EN                  "Rx0 Mux En"

#define RX1CHAN_STRM_ID             "Rx1Chan Strm Id"
#define RX1CHAN_STRM_IDX            "Rx1Chan Strm Idx"
#define RX1CH_EPGAIN                "Rx1Ch EpGain"
#define RX1CHAN_GNREEVT             "Rx1Chan GnReEvt"
#define RX1CHAN_GNRMP               "Rx1Chan GnRmp"
#define RX1CHAN_PORT_IDX            "Rx1Chan Port Idx"
#define RX1CHAN_OPEPENC             "Rx1Chan OpEpEnc"
#define RX1CHAN_OPEPSR              "Rx1Chan OpEpSr"
#define RX1CHAN_OPEPFRLN            "Rx1Chan OpEpFrLn"
#define RX1_MUX_PORT                "Rx1 Mux Port"
#define RX1_MUX_EN                  "Rx1 Mux En"

#define RX2CHAN_STRM_ID             "Rx2Chan Strm Id"
#define RX2CHAN_STRM_IDX            "Rx2Chan Strm Idx"
#define RX2CH_EPGAIN                "Rx2Ch EpGain"
#define RX2CHAN_GNREEVT             "Rx2Chan GnReEvt"
#define RX2CHAN_GNRMP               "Rx2Chan GnRmp"
#define RX2CHAN_PORT_IDX            "Rx2Chan Port Idx"
#define RX2CHAN_OPEPENC             "Rx2Chan OpEpEnc"
#define RX2CHAN_OPEPSR              "Rx2Chan OpEpSr"
#define RX2CHAN_OPEPFRLN            "Rx2Chan OpEpFrLn"
#define RX2_MUX_PORT                "Rx2 Mux Port"
#define RX2_MUX_EN                  "Rx2 Mux En"

#define RX3CHAN_STRM_ID             "Rx3Chan Strm Id"
#define RX3CHAN_STRM_IDX            "Rx3Chan Strm Idx"
#define RX3CH_EPGAIN                "Rx3Ch EpGain"
#define RX3CHAN_GNREEVT             "Rx3Chan GnReEvt"
#define RX3CHAN_GNRMP               "Rx3Chan GnRmp"
#define RX3CHAN_PORT_IDX            "Rx3Chan Port Idx"
#define RX3CHAN_OPEPENC             "Rx3Chan OpEpEnc"
#define RX3CHAN_OPEPSR              "Rx3Chan OpEpSr"
#define RX3CHAN_OPEPFRLN            "Rx3Chan OpEpFrLn"
#define RX3_MUX_PORT                "Rx3 Mux Port"
#define RX3_MUX_EN                  "Rx3 Mux En"

#define RX6CHAN_STRM_ID             "Rx6Chan Strm Id"
#define RX6CHAN_STRM_IDX            "Rx6Chan Strm Idx"
#define RX6CH_EPGAIN                "Rx6Ch EpGain"
#define RX6CHAN_GNREEVT             "Rx6Chan GnReEvt"
#define RX6CHAN_GNRMP               "Rx6Chan GnRmp"
#define RX6CHAN_PORT_IDX            "Rx6Chan Port Idx"
#define RX6CHAN_OPEPENC             "Rx6Chan OpEpEnc"
#define RX6CHAN_OPEPSR              "Rx6Chan OpEpSr"
#define RX6CHAN_OPEPFRLN            "Rx6Chan OpEpFrLn"
#define RX6_MUX_PORT                "Rx6 Mux Port"
#define RX6_MUX_EN                  "Rx6 Mux En"

#define RX7CHAN_STRM_ID             "Rx7Chan Strm Id"
#define RX7CHAN_STRM_IDX            "Rx7Chan Strm Idx"
#define RX7CH_EPGAIN                "Rx7Ch EpGain"
#define RX7CHAN_GNREEVT             "Rx7Chan GnReEvt"
#define RX7CHAN_GNRMP               "Rx7Chan GnRmp"
#define RX7CHAN_PORT_IDX            "Rx7Chan Port Idx"
#define RX7CHAN_OPEPENC             "Rx7Chan OpEpEnc"
#define RX7CHAN_OPEPSR              "Rx7Chan OpEpSr"
#define RX7CHAN_OPEPFRLN            "Rx7Chan OpEpFrLn"
#define RX7_MUX_PORT                "Rx7 Mux Port"
#define RX7_MUX_EN                  "Rx7 Mux En"

#define RX8CHAN_STRM_ID             "Rx8Chan Strm Id"
#define RX8CHAN_STRM_IDX            "Rx8Chan Strm Idx"
#define RX8CH_EPGAIN                "Rx8Ch EpGain"
#define RX8CHAN_GNREEVT             "Rx8Chan GnReEvt"
#define RX8CHAN_GNRMP               "Rx8Chan GnRmp"
#define RX8CHAN_PORT_IDX            "Rx8Chan Port Idx"
#define RX8CHAN_OPEPENC             "Rx8Chan OpEpEnc"
#define RX8CHAN_OPEPSR              "Rx8Chan OpEpSr"
#define RX8CHAN_OPEPFRLN            "Rx8Chan OpEpFrLn"
#define RX8_MUX_PORT                "Rx8 Mux Port"
#define RX8_MUX_EN                  "Rx8 Mux En"

#define RX9CHAN_STRM_ID             "Rx9Chan Strm Id"
#define RX9CHAN_STRM_IDX            "Rx9Chan Strm Idx"
#define RX9CH_EPGAIN                "Rx9Ch EpGain"
#define RX9CHAN_GNREEVT             "Rx9Chan GnReEvt"
#define RX9CHAN_GNRMP               "Rx9Chan GnRmp"
#define RX9CHAN_PORT_IDX            "Rx9Chan Port Idx"
#define RX9CHAN_OPEPENC             "Rx9Chan OpEpEnc"
#define RX9CHAN_OPEPSR              "Rx9Chan OpEpSr"
#define RX9CHAN_OPEPFRLN            "Rx9Chan OpEpFrLn"
#define RX9_MUX_PORT                "Rx9 Mux Port"
#define RX9_MUX_EN                  "Rx9 Mux En"

#define RX4CHAN_STRM_ID             "Rx4Chan Strm Id"
#define RX4CHAN_STRM_IDX            "Rx4Chan Strm Idx"
#define RX4CH_EPGAIN                "Rx4Ch EpGain"
#define RX4CHAN_GNREEVT             "Rx4Chan GnReEvt"
#define RX4CHAN_GNRMP               "Rx4Chan GnRmp"
#define RX4CHAN_PORT_IDX            "Rx4Chan Port Idx"
#define RX4CHAN_OPEPENC             "Rx4Chan OpEpEnc"
#define RX4CHAN_OPEPSR              "Rx4Chan OpEpSr"
#define RX4CHAN_OPEPFRLN            "Rx4Chan OpEpFrLn"
#define RX4_MUX_PORT                "Rx4 Mux Port"
#define RX4_MUX_EN                  "Rx4 Mux En"

#define RX5CHAN_STRM_ID             "Rx5Chan Strm Id"
#define RX5CHAN_STRM_IDX            "Rx5Chan Strm Idx"
#define RX5CH_EPGAIN                "Rx5Ch EpGain"
#define RX5CHAN_GNREEVT             "Rx5Chan GnReEvt"
#define RX5CHAN_GNRMP               "Rx5Chan GnRmp"
#define RX5CHAN_PORT_IDX            "Rx5Chan Port Idx"
#define RX5CHAN_OPEPENC             "Rx5Chan OpEpEnc"
#define RX5CHAN_OPEPSR              "Rx5Chan OpEpSr"
#define RX5CHAN_OPEPFRLN            "Rx5Chan OpEpFrLn"
#define RX5_MUX_PORT                "Rx5 Mux Port"
#define RX5_MUX_EN                  "Rx5 Mux En"

#define TX0CHAN_STRM_ID             "Tx0Chan Strm Id"
#define TX0CHAN_STRM_IDX            "Tx0Chan Strm Idx"
#define TX0CHAN_GNREEVT             "Tx0Chan GnReEvt"
#define TX0CHAN_GNRMP               "Tx0Chan GnRmp"
#define TX0CHAN_PORT_IDX            "Tx0Chan Port Idx"
#define TX0CHAN_PORT_DIR            "Tx0Chan Port Dir"
#define TX0CH_EPGAIN                "Tx0Ch EpGain"
#define TX0IP_SRC_ID                "Tx0ip src id"
#define TX0_MUX_PORT                "Tx0 Mux Port"
#define TX0_MUX_EN                  "Tx0 Mux En"

#define TX1CHAN_STRM_ID             "Tx1Chan Strm Id"
#define TX1CHAN_STRM_IDX            "Tx1Chan Strm Idx"
#define TX1CHAN_GNREEVT             "Tx1Chan GnReEvt"
#define TX1CHAN_GNRMP               "Tx1Chan GnRmp"
#define TX1CHAN_PORT_IDX            "Tx1Chan Port Idx"
#define TX1CHAN_PORT_DIR            "Tx1Chan Port Dir"
#define TX1CH_EPGAIN                "Tx1Ch EpGain"
#define TX1IP_SRC_ID                "Tx1ip src id"
#define TX1_MUX_PORT                "Tx1 Mux Port"
#define TX1_MUX_EN                  "Tx1 Mux En"

#define STRM0ASRC_MODE              "strm0ASRC Mode"
#define STRM0MASTER_STRM_ID         "strm0Master Strm Id"
#define STRM0DC_BLOCK_EN            "strm0DC block en"
#define STRM0FORMAT_FRLN            "strm0Format FrLn"
#define STRM0DROOP_COMP_EN          "strm0droop comp en"
#define STRM0FORMAT_SR              "strm0Format Sr"
#define STRM0FORMAT_ENC             "strm0Format Enc"
#define STRM0TONE_GEN_EN            "strm0tone gen en"
#define STRM0STRM_DIR               "strm0Strm Dir"
#define STRM0INTER_STRM_DELAY       "strm0inter strm delay"
#define STRM0EN                     "strm0En"

#define STRM1ASRC_MODE              "strm1ASRC Mode"
#define STRM1MASTER_STRM_ID         "strm1Master Strm Id"
#define STRM1DC_BLOCK_EN            "strm1DC block en"
#define STRM1FORMAT_FRLN            "strm1Format FrLn"
#define STRM1DROOP_COMP_EN          "strm1droop comp en"
#define STRM1FORMAT_SR              "strm1Format Sr"
#define STRM1FORMAT_ENC             "strm1Format Enc"
#define STRM1TONE_GEN_EN            "strm1tone gen en"
#define STRM1STRM_DIR               "strm1Strm Dir"
#define STRM1INTER_STRM_DELAY       "strm1inter strm delay"
#define STRM1EN                     "strm1En"

#define STRM2ASRC_MODE              "strm2ASRC Mode"
#define STRM2MASTER_STRM_ID         "strm2Master Strm Id"
#define STRM2DC_BLOCK_EN            "strm2DC block en"
#define STRM2FORMAT_FRLN            "strm2Format FrLn"
#define STRM2DROOP_COMP_EN          "strm2droop comp en"
#define STRM2FORMAT_SR              "strm2Format Sr"
#define STRM2FORMAT_ENC             "strm2Format Enc"
#define STRM2TONE_GEN_EN            "strm2tone gen en"
#define STRM2STRM_DIR               "strm2Strm Dir"
#define STRM2INTER_STRM_DELAY       "strm2inter strm delay"
#define STRM2EN                     "strm2En"

#define STRM3ASRC_MODE              "strm3ASRC Mode"
#define STRM3MASTER_STRM_ID         "strm3Master Strm Id"
#define STRM3DC_BLOCK_EN            "strm3DC block en"
#define STRM3FORMAT_FRLN            "strm3Format FrLn"
#define STRM3DROOP_COMP_EN          "strm3droop comp en"
#define STRM3FORMAT_SR              "strm3Format Sr"
#define STRM3FORMAT_ENC             "strm3Format Enc"
#define STRM3TONE_GEN_EN            "strm3tone gen en"
#define STRM3STRM_DIR               "strm3Strm Dir"
#define STRM3INTER_STRM_DELAY       "strm3inter strm delay"
#define STRM3EN                     "strm3En"

#define STRM4ASRC_MODE              "strm4ASRC Mode"
#define STRM4MASTER_STRM_ID         "strm4Master Strm Id"
#define STRM4DC_BLOCK_EN            "strm4DC block en"
#define STRM4FORMAT_FRLN            "strm4Format FrLn"
#define STRM4DROOP_COMP_EN          "strm4droop comp en"
#define STRM4FORMAT_SR              "strm4Format Sr"
#define STRM4FORMAT_ENC             "strm4Format Enc"
#define STRM4TONE_GEN_EN            "strm4tone gen en"
#define STRM4STRM_DIR               "strm4Strm Dir"
#define STRM4INTER_STRM_DELAY       "strm4inter strm delay"
#define STRM4EN                     "strm4En"

#define STRM8EN                     "strm8En"
#define STRM8TONE_GEN_EN            "strm8tone gen en"
#define STRM8DROOP_COMP_EN          "strm8droop comp en"
#define STRM8FORMAT_SR              "strm8Format Sr"
#define STRM8FORMAT_FRLN            "strm8Format FrLn"
#define STRM8DC_BLOCK_EN            "strm8DC block en"
#define STRM8_FORMAT_ENC            "strm8Format Enc"
#define STRM8ASRC_MODE              "strm8ASRC Mode"
#define STRM8MASTER_STRM_ID         "strm8Master Strm Id"
#define STRM8INTER_STRM_DELAY       "strm8inter strm delay"
#define STRM8STRM_DIR               "strm8Strm Dir"
#define TX0_PORTMUX_EN              "Tx0 PortMux En"
#define TX1_PORTMUX_EN              "Tx1 PortMux En"

#define PLGIN0IP_EP0_CONF           "Plgin0Ip Ep0 Conf"
#define PLGIN0IP_EP1_CONF           "Plgin0Ip Ep1 Conf"
#define PLGIN0IP_EP2_CONF           "Plgin0Ip Ep2 Conf"
#define PLGIN0IP_EP3_CONF           "Plgin0Ip Ep3 Conf"
#define PLGIN0IP_EP4_CONF           "Plgin0Ip Ep4 Conf"
#define PLGIN0IP_EP5_CONF           "Plgin0Ip Ep5 Conf"

#define PLGIN1IP_EP0_CONF           "Plgin1Ip Ep0 Conf"
#define PLGIN1IP_EP1_CONF           "Plgin1Ip Ep1 Conf"
#define PLGIN1IP_EP2_CONF           "Plgin1Ip Ep2 Conf"
#define PLGIN1IP_EP3_CONF           "Plgin1Ip Ep3 Conf"
#define PLGIN1IP_EP4_CONF           "Plgin1Ip Ep4 Conf"
#define PLGIN1IP_EP5_CONF           "Plgin1Ip Ep5 Conf"

#define PLUGIN1OP_EP0_SR             "Plgin1Op Ep0 Sr"
#define PLUGIN1OP_EP0_ENC            "Plgin1Op Ep0 Enc"
#define PLUGIN1OP_EP0_FRLN           "Plgin1Op Ep0 FrLn"
#define PLGIN0OP_EP0_SR             "Plgin0Op Ep0 Sr"
#define PLGIN0OP_EP0_ENC            "Plgin0Op Ep0 Enc"
#define PLGIN0OP_EP0_FRLN           "Plgin0Op Ep0 FrLn"
#define PLGIN0OP_EP1_SR             "Plgin0Op Ep1 Sr"
#define PLGIN0OP_EP1_ENC            "Plgin0Op Ep1 Enc"
#define PLGIN0OP_EP1_FRLN           "Plgin0Op Ep1 FrLn"

#define UPDATE_BLOCK2_REQ           "Update Block2 Req"
#define UPDATE_BLOCK0_REQ           "Update Block0 Req"
#define UPDATE_BLOCK1_REQ           "Update Block1 Req"

#define PLGIN0BLK2_PARAM_ID         "Plgin0Blk2 Param Id"
#define PLGIN0BLK2_PARAM_VAL        "Plgin0Blk2 Param Val"

#define RX0CHAN_GAIN_EN             "Rx0Chan Gain En"
#define RX1CHAN_GAIN_EN             "Rx1Chan Gain En"
#define RX2CHAN_GAIN_EN             "Rx2Chan Gain En"
#define RX3CHAN_GAIN_EN             "Rx3Chan Gain En"
#define RX4CHAN_GAIN_EN             "Rx4Chan Gain En"
#define RX5CHAN_GAIN_EN             "Rx5Chan Gain En"
#define RX6CHAN_GAIN_EN             "Rx6Chan Gain En"
#define RX7CHAN_GAIN_EN             "Rx7Chan Gain En"
#define RX8CHAN_GAIN_EN             "Rx8Chan Gain En"
#define RX9CHAN_GAIN_EN             "Rx9Chan Gain En"

#define PLGIN1OP_EP0_SR             "Plgin1Op Ep0 Sr"
#define PLGIN1OP_EP0_ENC            "Plgin1Op Ep0 Enc"
#define PLGIN1OP_EP0_FRLN           "Plgin1Op Ep0 FrLn"
#define PLGIN1OP_EP1_SR             "Plgin1Op Ep1 Sr"
#define PLGIN1OP_EP1_ENC            "Plgin1Op Ep1 Enc"
#define PLGIN1OP_EP1_FRLN           "Plgin1Op Ep1 FrLn"
#define PLGIN1OP_EP2_SR             "Plgin1Op Ep2 Sr"
#define PLGIN1OP_EP2_ENC            "Plgin1Op Ep2 Enc"
#define PLGIN1OP_EP2_FRLN           "Plgin1Op Ep2 FrLn"
#define PLGIN1OP_EP3_SR             "Plgin1Op Ep3 Sr"
#define PLGIN1OP_EP3_ENC            "Plgin1Op Ep3 Enc"
#define PLGIN1OP_EP3_FRLN           "Plgin1Op Ep3 FrLn"

#define PLGIN0EN                    "Plgin0En"
#define PLGIN0BLK2EN                "Plgin0Blk2En"
#define PLGIN0BLK1EN                "Plgin0Blk1En"

#define PLGIN1EN                    "Plgin1En"
#define PLGIN1BLK2EN                "Plgin1Blk2En"
#define PLGIN1BLK1EN                "Plgin1Blk1En"

#define PLGIN2IP_EP0_CONF           "Plgin2Ip Ep0 Conf"
#define PLUGIN2OP_EP0_SR            "Plgin2Op Ep0 Sr"
#define PLUGIN2OP_EP0_ENC           "Plgin2Op Ep0 Enc"
#define PLUGIN2OP_EP0_FRLN          "Plgin2Op Ep0 FrLn"

#define PLUGIN2EN                   "Plgin2En"
#define PLUGIN2BLK2EN               "Plgin2Blk2En"

#define PLGIN3IP_EP0_CONF          "Plgin3Ip Ep0 Conf"
#define PLGIN3IP_EP1_CONF          "Plgin3Ip Ep1 Conf"
#define PLGIN3OP_EP0_SR            "Plgin3Op Ep0 Sr"
#define PLGIN3OP_EP0_ENC           "Plgin3Op Ep0 Enc"
#define PLGIN3OP_EP0_FRLN          "Plgin3Op Ep0 FrLn"

#define PLGIN3EN                    "Plgin3En"
#define PLGIN3BLK2EN                "Plgin3Blk2En"

#define PLGIN4IP_EP0_CONF          "Plgin4Ip Ep0 Conf"
#define PLGIN4OP_EP0_SR             "Plgin4Op Ep0 Sr"
#define PLGIN4OP_EP0_ENC            "Plgin4Op Ep0 Enc"
#define PLGIN4OP_EP0_FRLN           "Plgin4Op Ep0 FrLn"
#define PLGIN4EN                    "Plgin4En"
#define PLGIN4BLK2EN                "Plgin4Blk2En"

#define PLGIN5IP_EP0_CONF          "Plgin5Ip Ep0 Conf"
#define PLGIN5OP_EP0_SR             "Plgin5Op Ep0 Sr"
#define PLGIN5OP_EP0_ENC            "Plgin5Op Ep0 Enc"
#define PLGIN5OP_EP0_FRLN           "Plgin5Op Ep0 FrLn"
#define PLGIN5EN                    "Plgin5En"
#define PLGIN5BLK2EN                "Plgin5Blk2En"
#define ROUTE_STATUS                "Route Status"

#define VT_PLUGIN_IDX               (1)
#define VT_LOAD_PKG_ID              (5)
#define VT_PKG_ID                   (0x5005)
#define VT_BLOCK_ID                 (0)
#define VT_INST_ID                  (0)
#define VT_PRIORITY                 (0)
#define VT_PARAM_BLOCK_ID_START     (917520)

#define VP_PLUGIN_IDX               (0)
#define VP_PKG_ID                   (0x5005)
#define VP_BLOCK_ID                 (0)
#define VP_INST_ID                  (1)
#define VP_PRIORITY                 (0)
#define VP_PARAM_BLOCK_ID           (917505)

#define BUFFER_PLUGIN_IDX           (0)
#define BUFFER_LOAD_PKG_ID          (4)
#define BUFFER_PKG_ID               (0x5004)
#define BUFFER_BLOCK_ID             (0)
#define BUFFER_INST_ID              (2)
#define BUFFER_PRIORITY             (0)

#define MIXER_PLUGIN_IDX            (0)
#define MIXER_PKG_ID                (0x5006)
#define MIXER_BLOCK_ID              (0)
#define MIXER_INST_ID               (3)
#define MIXER_PRIORITY              (0)

#define MBC_PLUGIN_IDX              (3)
#define MBC_PKG_ID                  (0x5005)
#define MBC_BLOCK_ID                (0)
#define MBC_INST_ID                 (4)
#define MBC_PRIORITY                (0)
#define MBC_PARAM_BLOCK_ID          (917504)

#define PEQ_PLUGIN_IDX              (2)
#define PEQ_PKG_ID                  (0x5005)
#define PEQ_BLOCK_ID                (0)
#define PEQ_INST_ID                 (5)
#define PEQ_PRIORITY                (0)
#define PEQ_PARAM_BLOCK_ID          (917504)

#endif // #ifndef _IA_CONSTANTS_H_
