

由与或非门组成的基础逻辑门

与非门

![](https://cdn.jsdelivr.net/gh/eaok/img/screenshot/nand.png)

或非门

![](https://cdn.jsdelivr.net/gh/eaok/img/screenshot/nor.png)

异或门

![](https://cdn.jsdelivr.net/gh/eaok/img/screenshot/xor.png)

同或门

![](https://cdn.jsdelivr.net/gh/eaok/img/screenshot/xnor.png)



计算机的加法逻辑
半加器

![](https://cdn.jsdelivr.net/gh/eaok/img/screenshot/halfAdder.png)

全加器

![](https://cdn.jsdelivr.net/gh/eaok/img/screenshot/fullAdder.png)

2位加法器

![](https://cdn.jsdelivr.net/gh/eaok/img/screenshot/2BitAdder.png)

4位加法器

![](https://cdn.jsdelivr.net/gh/eaok/img/screenshot/4BitAdder.png)