# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim end2end_tb -debugDB=+ACC -do "./ver/end_to_end.do" -msgmode both -displaymsgmode both 
# Start time: 18:01:40 on Dec 13,2023
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: omart  Hostname: 0E1FA5E  ProcessID: 21452
#           Attempting to use alternate WLF file "./wlftn98nar".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn98nar
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading sv_std.std
# Loading work.tx_if(fast)
# Loading work.spreading_factors_pkg(fast)
# Loading work.modem_pkg(fast)
# Loading work.end2end_tb_sv_unit(fast)
# Loading work.end2end_tb(fast)
# Loading work.tx_if(fast__2)
# Loading work.tx(fast)
# Loading work.tx_fsm(fast)
# Loading work.negedge_detector(fast)
# Loading work.chaos_gen(fast)
# Loading work.logistic_map(fast)
# Loading work.booth_mul(fast)
# Loading work.calc_partial_product(fast)
# Loading work.wire_shuffler_pkg(fast)
# Loading work.chaos_xpander_sv_unit(fast)
# Loading work.chaos_xpander(fast)
# Loading work.piso(fast)
# Loading work.chip_bit_ctr_sv_unit(fast)
# Loading work.chip_bit_ctr(fast)
# Loading work.piso(fast__1)
# Loading work.modulator_sv_unit(fast)
# Loading work.modulator(fast)
# Loading work.Demod_Top(fast)
# Loading work.Demod_DP(fast)
# Loading work.FSM(fast)
# ** Note: (vsim-8900) Creating design debug database +ACC.
# do ./ver/end_to_end.do
# 
# ======== Sending Msg (ID-0) =======
# Current Time; 5500 ns.
# Data: 0xffffffff
# Spreading Factor: SF32
# ===================================
# 
# End of Burst. Silence for 1 Cycles.
# 
# ======== Sending Msg (ID-1) =======
# Current Time; 1030500 ns.
# Data: 0xffffffff
# Spreading Factor: SF32
# ===================================
# 
# [PASS] Msg-ID1
# [PASS] Msg-ID2
# End of Burst. Silence for 2 Cycles.
# ============= Statistics =============
# [Total Tests]  2
# [Tests PASSED] 2
# [Tests FAILED] 0
# 
#           *** Tests Ran ***
# Number of Messages Sent with SF4:  0
# Number of Messages Sent with SF8:  0
# Number of Messages Sent with SF16: 0
# Number of Messages Sent with SF32: 2
#           *** Number of Bursts ***
# [Bursts] 2
# ======================================
# 
# ** Note: $finish    : ./ver/end2end_tb.sv(122)
#    Time: 205850 ns  Iteration: 3  Instance: /end2end_tb
# 1
# Break in NamedBeginStat sender_loop at ./ver/end2end_tb.sv line 122
add wave -position end  sim:/end2end_tb/intf/o_tx
add wave -position end  sim:/end2end_tb/UUT_TX/U_chaos_gen/o_chaos_bit
add wave -position end  sim:/end2end_tb/UUT_TX/U_chip_bit_ctr/o_bit_index
