TASKS COMPLETED
i) Module input, outputs and their bit widths have been defined.
ii) Testbench input, output ports defined.
iii) FPGA input/output pins defined.
iv) Completing verilog code.
v) Simulation using Vivado software.
vi) Implementation on FPGA board.
