Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec 26 18:29:57 2021
| Host         : LORENZO-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file loopback_control_sets_placed.rpt
| Design       : loopback
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      5 |            1 |
|      8 |            2 |
|      9 |            2 |
|     10 |            1 |
|     11 |            2 |
|     12 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            8 |
| Yes          | No                    | No                     |              41 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|  Clock Signal  |                               Enable Signal                               |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | transmitter/state_machine/uart_tx_i_1_n_0                                 | transmitter/state_machine/uart_tx0                  |                1 |              1 |
|  clk_IBUF_BUFG |                                                                           | receiver/sampler_gen/delay_line_0/cnt[8]_i_1__1_n_0 |                2 |              5 |
|  clk_IBUF_BUFG |                                                                           | receiver/main_state/data0                           |                3 |              8 |
|  clk_IBUF_BUFG | transmitter/state_machine/data_cp                                         |                                                     |                1 |              8 |
|  clk_IBUF_BUFG |                                                                           | transmitter/baud_gen/cnt[9]_i_1__0_n_0              |                3 |              9 |
|  clk_IBUF_BUFG | receiver/sampler_gen/sampler_state_machine_0/enable                       | receiver/sampler_gen/pulse_gen_0/cnt[9]_i_1_n_0     |                3 |              9 |
|  clk_IBUF_BUFG | receiver/main_state/FSM_onehot_state[9]_i_1_n_0                           |                                                     |                3 |             10 |
|  clk_IBUF_BUFG |                                                                           |                                                     |                8 |             11 |
|  clk_IBUF_BUFG | receiver/sampler_gen/sampler_state_machine_0/FSM_onehot_state[10]_i_1_n_0 |                                                     |                2 |             11 |
|  clk_IBUF_BUFG | transmitter/state_machine/FSM_onehot_state[11]_i_1_n_0                    |                                                     |                2 |             12 |
+----------------+---------------------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+


