# Generated by Yosys 0.47 (git sha1 647d61dd9, clang++ 18.1.3 -fPIC -O3)
autoidx 669
attribute \hdlname "RV_CPU"
attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:15.4-338.13"
module \RV_CPU
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$667
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0$mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_DATA[31:0]$658
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$661
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$664
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[0][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[10][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[11][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[12][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[13][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[14][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[15][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[1][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[2][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[3][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[4][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[5][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[6][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[7][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[8][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[9][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  wire width 32 $0\CPU_Dmem_value_a5[0][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  wire width 32 $0\CPU_Dmem_value_a5[10][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  wire width 32 $0\CPU_Dmem_value_a5[11][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  wire width 32 $0\CPU_Dmem_value_a5[12][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  wire width 32 $0\CPU_Dmem_value_a5[13][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  wire width 32 $0\CPU_Dmem_value_a5[14][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  wire width 32 $0\CPU_Dmem_value_a5[15][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  wire width 32 $0\CPU_Dmem_value_a5[1][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  wire width 32 $0\CPU_Dmem_value_a5[2][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  wire width 32 $0\CPU_Dmem_value_a5[3][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  wire width 32 $0\CPU_Dmem_value_a5[4][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  wire width 32 $0\CPU_Dmem_value_a5[5][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  wire width 32 $0\CPU_Dmem_value_a5[6][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  wire width 32 $0\CPU_Dmem_value_a5[7][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  wire width 32 $0\CPU_Dmem_value_a5[8][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  wire width 32 $0\CPU_Dmem_value_a5[9][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Imem_instr_a1[0][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Imem_instr_a1[1][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Imem_instr_a1[2][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Imem_instr_a1[3][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Imem_instr_a1[4][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Imem_instr_a1[5][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Imem_instr_a1[6][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Imem_instr_a1[7][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Imem_instr_a1[8][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Imem_instr_a1[9][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[0][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[10][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[11][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[12][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[13][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[14][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[15][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[16][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[17][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[18][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[19][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[1][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[20][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[21][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[22][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[23][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[24][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[25][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[26][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[27][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[28][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[29][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[2][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[30][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[31][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[3][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[4][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[5][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[6][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[7][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[8][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[9][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[0][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[10][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[11][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[12][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[13][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[14][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[15][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[16][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[17][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[18][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[19][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[1][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[20][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[21][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[22][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[23][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[24][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[25][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[26][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[27][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[28][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[29][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[2][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[30][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[31][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[3][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[4][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[5][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[6][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[7][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[8][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  wire width 32 $0\CPU_Xreg_value_a4[9][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[0][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[10][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[11][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[12][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[13][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[14][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[15][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[16][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[17][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[18][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[19][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[1][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[20][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[21][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[22][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[23][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[24][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[25][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[26][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[27][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[28][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[29][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[2][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[30][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[31][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[3][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[4][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[5][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[6][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[7][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[8][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  wire width 32 $0\CPU_Xreg_value_a5[9][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:450.7-450.78"
  wire width 32 $0\CPU_br_tgt_pc_a3[31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:453.7-453.62"
  wire $0\CPU_clk_ayu_a1[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:454.7-454.62"
  wire $0\CPU_clk_ayu_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:455.7-455.62"
  wire $0\CPU_clk_ayu_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:456.7-456.62"
  wire $0\CPU_clk_ayu_a4[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:457.7-457.62"
  wire $0\CPU_clk_ayu_a5[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:460.7-460.105"
  wire width 32 $0\CPU_dmem_rd_data_a5[31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:463.7-463.84"
  wire width 32 $0\CPU_imem_rd_addr_a1[31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:466.7-466.68"
  wire $0\CPU_imem_rd_en_a1[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:469.7-469.66"
  wire width 32 $0\CPU_imm_a2[31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:470.7-470.66"
  wire width 32 $0\CPU_imm_a3[31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:473.7-473.72"
  wire width 32 $0\CPU_inc_pc_a2[31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:474.7-474.72"
  wire width 32 $0\CPU_inc_pc_a3[31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:477.7-477.60"
  wire $0\CPU_is_add_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:478.7-478.60"
  wire $0\CPU_is_add_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:481.7-481.62"
  wire $0\CPU_is_addi_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:482.7-482.62"
  wire $0\CPU_is_addi_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:485.7-485.60"
  wire $0\CPU_is_and_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:486.7-486.60"
  wire $0\CPU_is_and_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:489.7-489.62"
  wire $0\CPU_is_andi_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:490.7-490.62"
  wire $0\CPU_is_andi_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:493.7-493.64"
  wire $0\CPU_is_auipc_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:494.7-494.64"
  wire $0\CPU_is_auipc_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:497.7-497.60"
  wire $0\CPU_is_beq_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:498.7-498.60"
  wire $0\CPU_is_beq_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:499.7-499.60"
  wire $0\CPU_is_beq_a4[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:500.7-500.60"
  wire $0\CPU_is_beq_a5[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:503.7-503.60"
  wire $0\CPU_is_bge_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:504.7-504.60"
  wire $0\CPU_is_bge_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:505.7-505.60"
  wire $0\CPU_is_bge_a4[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:506.7-506.60"
  wire $0\CPU_is_bge_a5[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:509.7-509.62"
  wire $0\CPU_is_bgeu_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:510.7-510.62"
  wire $0\CPU_is_bgeu_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:511.7-511.62"
  wire $0\CPU_is_bgeu_a4[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:512.7-512.62"
  wire $0\CPU_is_bgeu_a5[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:515.7-515.60"
  wire $0\CPU_is_blt_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:516.7-516.60"
  wire $0\CPU_is_blt_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:517.7-517.60"
  wire $0\CPU_is_blt_a4[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:518.7-518.60"
  wire $0\CPU_is_blt_a5[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:521.7-521.62"
  wire $0\CPU_is_bltu_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:522.7-522.62"
  wire $0\CPU_is_bltu_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:523.7-523.62"
  wire $0\CPU_is_bltu_a4[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:524.7-524.62"
  wire $0\CPU_is_bltu_a5[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:527.7-527.60"
  wire $0\CPU_is_bne_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:528.7-528.60"
  wire $0\CPU_is_bne_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:529.7-529.60"
  wire $0\CPU_is_bne_a4[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:530.7-530.60"
  wire $0\CPU_is_bne_a5[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:533.7-533.60"
  wire $0\CPU_is_jal_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:534.7-534.60"
  wire $0\CPU_is_jal_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:537.7-537.62"
  wire $0\CPU_is_jalr_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:538.7-538.62"
  wire $0\CPU_is_jalr_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:541.7-541.62"
  wire $0\CPU_is_jump_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:542.7-542.62"
  wire $0\CPU_is_jump_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:545.7-545.62"
  wire $0\CPU_is_load_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:546.7-546.62"
  wire $0\CPU_is_load_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:549.7-549.60"
  wire $0\CPU_is_lui_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:550.7-550.60"
  wire $0\CPU_is_lui_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:553.7-553.58"
  wire $0\CPU_is_or_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:554.7-554.58"
  wire $0\CPU_is_or_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:557.7-557.60"
  wire $0\CPU_is_ori_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:558.7-558.60"
  wire $0\CPU_is_ori_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:561.7-561.68"
  wire $0\CPU_is_s_instr_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:562.7-562.68"
  wire $0\CPU_is_s_instr_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:563.7-563.68"
  wire $0\CPU_is_s_instr_a4[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:566.7-566.58"
  wire $0\CPU_is_sb_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:567.7-567.58"
  wire $0\CPU_is_sb_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:568.7-568.58"
  wire $0\CPU_is_sb_a4[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:569.7-569.58"
  wire $0\CPU_is_sb_a5[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:572.7-572.58"
  wire $0\CPU_is_sh_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:573.7-573.58"
  wire $0\CPU_is_sh_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:574.7-574.58"
  wire $0\CPU_is_sh_a4[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:575.7-575.58"
  wire $0\CPU_is_sh_a5[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:578.7-578.60"
  wire $0\CPU_is_sll_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:579.7-579.60"
  wire $0\CPU_is_sll_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:582.7-582.62"
  wire $0\CPU_is_slli_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:583.7-583.62"
  wire $0\CPU_is_slli_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:586.7-586.60"
  wire $0\CPU_is_slt_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:587.7-587.60"
  wire $0\CPU_is_slt_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:590.7-590.62"
  wire $0\CPU_is_slti_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:591.7-591.62"
  wire $0\CPU_is_slti_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:594.7-594.64"
  wire $0\CPU_is_sltiu_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:595.7-595.64"
  wire $0\CPU_is_sltiu_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:598.7-598.62"
  wire $0\CPU_is_sltu_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:599.7-599.62"
  wire $0\CPU_is_sltu_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:602.7-602.60"
  wire $0\CPU_is_sra_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:603.7-603.60"
  wire $0\CPU_is_sra_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:606.7-606.62"
  wire $0\CPU_is_srai_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:607.7-607.62"
  wire $0\CPU_is_srai_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:610.7-610.60"
  wire $0\CPU_is_srl_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:611.7-611.60"
  wire $0\CPU_is_srl_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:614.7-614.62"
  wire $0\CPU_is_srli_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:615.7-615.62"
  wire $0\CPU_is_srli_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:618.7-618.60"
  wire $0\CPU_is_sub_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:619.7-619.60"
  wire $0\CPU_is_sub_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:622.7-622.58"
  wire $0\CPU_is_sw_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:623.7-623.58"
  wire $0\CPU_is_sw_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:624.7-624.58"
  wire $0\CPU_is_sw_a4[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:625.7-625.58"
  wire $0\CPU_is_sw_a5[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:628.7-628.60"
  wire $0\CPU_is_xor_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:629.7-629.60"
  wire $0\CPU_is_xor_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:632.7-632.62"
  wire $0\CPU_is_xori_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:633.7-633.62"
  wire $0\CPU_is_xori_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:636.7-636.82"
  wire width 32 $0\CPU_jalr_tgt_pc_a3[31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:639.7-639.64"
  wire width 32 $0\CPU_pc_a1[31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:640.7-640.64"
  wire width 32 $0\CPU_pc_a2[31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:641.7-641.64"
  wire width 32 $0\CPU_pc_a3[31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:644.7-644.81"
  wire width 5 $0\CPU_rd_a2[4:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:645.7-645.79"
  wire width 5 $0\CPU_rd_a3[4:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:646.7-646.79"
  wire width 5 $0\CPU_rd_a4[4:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:647.7-647.79"
  wire width 5 $0\CPU_rd_a5[4:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:650.7-650.64"
  wire $0\CPU_rd_valid_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:651.7-651.64"
  wire $0\CPU_rd_valid_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:652.7-652.64"
  wire $0\CPU_rd_valid_a4[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:655.7-655.58"
  wire $0\CPU_reset_a1[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:656.7-656.58"
  wire $0\CPU_reset_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:657.7-657.58"
  wire $0\CPU_reset_a3[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:658.7-658.58"
  wire $0\CPU_reset_a4[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:661.7-661.70"
  wire width 4 $0\CPU_result_a4[3:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:664.7-664.84"
  wire width 5 $0\CPU_rs1_a2[4:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:667.7-667.66"
  wire $0\CPU_rs1_valid_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:670.7-670.84"
  wire width 5 $0\CPU_rs2_a2[4:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:673.7-673.66"
  wire $0\CPU_rs2_valid_a2[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:676.7-676.80"
  wire width 32 $0\CPU_src1_value_a3[31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:679.7-679.80"
  wire width 32 $0\CPU_src2_value_a3[31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:680.7-680.80"
  wire width 32 $0\CPU_src2_value_a4[31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:683.7-683.58"
  wire $0\CPU_valid_a4[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:686.7-686.68"
  wire $0\CPU_valid_jump_a4[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:687.7-687.68"
  wire $0\CPU_valid_jump_a5[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:690.7-690.68"
  wire $0\CPU_valid_load_a4[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:691.7-691.68"
  wire $0\CPU_valid_load_a5[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:694.7-694.76"
  wire $0\CPU_valid_taken_br_a4[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:695.7-695.76"
  wire $0\CPU_valid_taken_br_a5[0:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\instrs[0][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\instrs[1][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\instrs[2][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\instrs[3][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\instrs[4][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\instrs[5][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\instrs[6][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\instrs[7][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\instrs[8][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $0\instrs[9][31:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:263.7-265.10"
  wire width 10 $0\out[9:0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$668
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_DATA[31:0]$659
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:182.42-182.64"
  wire width 32 $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:182$220_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:185.44-185.74"
  wire width 32 $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:185$221_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:197.56-197.86"
  wire width 64 $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:197$230_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:198.42-198.79"
  wire width 64 $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:198$231_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:217.44-217.66"
  wire width 64 $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:217$251_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:218.42-218.55"
  wire width 64 $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:218$252_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:219.43-219.56"
  wire width 64 $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:219$253_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220.66-220.96"
  wire width 64 $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220$255_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:73.39-73.62"
  wire width 32 $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:73$145_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:203.42-203.79"
  wire width 64 $and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:203$236_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:204.43-204.73"
  wire width 64 $and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:204$237_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:127.33-127.72"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:127$186_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:128.33-128.72"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:128$187_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:129.33-129.72"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:129$188_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:130.33-130.72"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:130$189_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:131.34-131.73"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:131$190_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:132.34-132.73"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:132$191_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:135.33-135.69"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:135$192_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:136.34-136.73"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:136$193_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:137.32-137.68"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:137$194_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:138.33-138.72"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:138$195_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:139.33-139.69"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:139$196_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:140.34-140.73"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:140$197_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:141.33-141.69"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:141$198_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:142.34-142.73"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:142$199_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:143.33-143.69"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:143$200_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:144.34-144.73"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:144$201_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:145.35-145.74"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:145$202_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:146.34-146.70"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:146$203_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:147.34-147.70"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:147$204_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:148.34-148.70"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:148$205_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:149.33-149.69"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:149$206_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:150.33-150.69"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:150$207_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:151.34-151.70"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:151$208_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:152.33-152.69"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:152$209_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:153.33-153.69"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:153$210_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:156.34-156.68"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:156$211_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:159.32-159.71"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:159$212_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:160.32-160.71"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:160$213_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:161.32-161.71"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:161$214_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:164.33-164.67"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:164$215_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:165.35-165.69"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:165$216_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:166.33-166.67"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:166$217_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:167.34-167.73"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:167$218_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:188.45-188.68"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:188$222_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:189.45-189.68"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:189$225_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206.45-206.84"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206$239_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212.44-212.90"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212$246_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:230.52-230.90"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:230$291_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$402_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$406_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$410_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$414_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$418_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$422_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$426_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$430_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$434_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$438_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$442_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$446_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$450_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$454_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$458_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$462_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$466_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$470_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$474_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$478_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$482_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$486_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$490_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$494_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$498_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$502_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$506_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$510_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$514_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$518_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$522_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$526_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$528_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$530_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$532_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$534_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$536_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$538_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$540_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$542_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$544_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$546_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$548_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$550_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$552_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$554_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$556_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$558_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77.37-77.66"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77$146_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:78.24-78.53"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:78$147_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:79.24-79.53"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:79$149_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:80.24-80.53"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:80$151_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:81.24-81.53"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:81$153_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83.37-83.66"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83$155_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:84.24-84.53"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:84$156_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:85.24-85.53"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:85$158_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:86.24-86.53"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:86$160_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:88.37-88.66"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:88$162_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:90.37-90.66"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:90$163_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:91.24-91.53"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:91$164_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:93.37-93.66"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:93$166_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:94.24-94.53"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:94$167_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:96.37-96.66"
  wire $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:96$169_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206.44-206.139"
  wire width 64 $extend$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206$240_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:207.26-220.104"
  wire width 64 $extend$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:207$271_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212.43-212.144"
  wire width 64 $extend$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212$247_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:213.26-220.104"
  wire width 64 $extend$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:213$264_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220.26-220.104"
  wire width 64 $extend$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220$256_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233.40-233.78"
  wire $ge$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233$296_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:235.40-235.78"
  wire $ge$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:235$300_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:188.44-188.88"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:188$223_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:189.44-189.88"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:189$226_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223.36-223.67"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223$283_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223.36-223.88"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223$285_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:237.41-237.72"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:237$307_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:240.37-240.67"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:240$308_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:244.37-244.67"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:244$315_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:248.37-248.70"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:248$316_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$401_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$403_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$405_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$407_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$409_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$411_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$413_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$415_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$417_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$419_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$421_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$423_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$425_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$427_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$429_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$431_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$433_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$435_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$437_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$439_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$441_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$443_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$445_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$447_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$449_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$451_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$453_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$455_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$457_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$459_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$461_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$463_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$465_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$467_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$469_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$471_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$473_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$475_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$477_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$479_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$481_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$483_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$485_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$487_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$489_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$491_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$493_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$495_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$497_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$499_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$501_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$503_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$505_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$507_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$509_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$511_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$513_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$515_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$517_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$519_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$521_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$523_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$525_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$527_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$529_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$531_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$533_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$535_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$537_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$539_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$541_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$543_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$545_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$547_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$549_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$551_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$553_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$555_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$557_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$559_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:66.23-66.57"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:66$137_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:67.23-67.58"
  wire $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:67$138_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:225.46-225.59"
  wire $logic_not$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:225$287_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:227.43-227.56"
  wire $logic_not$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:227$289_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241.32-241.165"
  wire $logic_not$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$314_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:69.37-69.50"
  wire $logic_not$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:69$144_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:105.36-105.74"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:105$175_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:105.36-105.95"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:105$176_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:106.36-106.74"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:106$177_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:106.36-106.95"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:106$178_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:106.36-106.116"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:106$179_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:107.35-107.73"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:107$180_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:107.35-107.94"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:107$181_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:107.35-107.115"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:107$182_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:108.39-108.77"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:108$183_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:108.39-108.98"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:108$184_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:108.39-108.119"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:108$185_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:169.34-169.65"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:169$219_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220.27-220.62"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220$254_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223.35-223.110"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223$286_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241.34-241.80"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$309_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241.34-241.101"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$310_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241.34-241.122"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$311_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241.34-241.143"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$312_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241.34-241.164"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$313_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77.37-78.53"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77$148_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77.37-79.53"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77$150_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77.37-80.53"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77$152_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77.37-81.53"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77$154_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83.37-84.53"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83$157_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83.37-85.53"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83$159_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83.37-86.53"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83$161_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:90.37-91.53"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:90$165_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:93.37-94.53"
  wire $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:93$168_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:194.38-194.75"
  wire $lt$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:194$228_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:195.39-195.69"
  wire $lt$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:195$229_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232.40-232.77"
  wire $lt$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232$293_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:234.40-234.77"
  wire $lt$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:234$299_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294.51-294.75"
  wire $lt$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$318_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 4 $mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_ADDR
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 4 $mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_ADDR
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_DATA
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 5 $mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_ADDR
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 5 $mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_ADDR
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  wire width 32 $mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223.71-223.88"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223$284_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:231.39-231.77"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:231$292_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232.82-232.128"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232$294_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233.83-233.129"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233$297_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$400_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$404_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$408_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$412_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$416_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$420_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$424_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$428_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$432_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$436_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$440_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$444_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$448_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$452_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$456_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$460_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$464_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$468_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$472_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$476_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$480_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$484_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$488_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$492_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$496_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$500_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$504_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$508_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$512_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$516_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$520_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  wire $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$524_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:199.41-199.78"
  wire width 64 $or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:199$232_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:200.42-200.72"
  wire width 64 $or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:200$233_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:208.43-208.79"
  wire width 64 $shl$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:208$242_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:211.42-211.85"
  wire width 64 $shl$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:211$245_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:209.43-209.79"
  wire width 64 $shr$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:209$243_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:210.44-210.111"
  wire width 64 $shr$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:210$244_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:214.42-214.85"
  wire width 64 $shr$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:214$249_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:215.43-215.117"
  wire width 64 $shr$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:215$250_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:205.42-205.79"
  wire width 64 $sub$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:205$238_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:100.23-103.20"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:100$172_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:101.23-103.20"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:101$171_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:102.23-103.20"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:102$170_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:188.43-188.132"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:188$224_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:189.43-189.132"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:189$227_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:197.39-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:197$282_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:198.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:198$281_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:199.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:199$280_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:200.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:200$279_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:201.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:201$278_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:202.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:202$277_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:203.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:203$276_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:204.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:204$275_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:205.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:205$274_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206.44-206.139"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206$241_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206$273_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:207.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:207$272_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:208.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:208$270_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:209.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:209$269_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:210.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:210$268_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:211.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:211$267_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212.43-212.144"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212$248_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212$266_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:213.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:213$265_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:214.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:214$263_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:215.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:215$262_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:216.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:216$261_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:217.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:217$260_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:218.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:218$259_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:219.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:219$258_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220.26-220.104"
  wire width 64 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220$257_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:225.46-225.93"
  wire width 5 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:225$288_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:227.43-227.101"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:227$290_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:230.35-235.86"
  wire $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:230$306_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:231.22-235.86"
  wire $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:231$305_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232.22-235.86"
  wire $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232$304_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233.22-235.86"
  wire $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233$303_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:234.22-235.86"
  wire $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:234$302_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:235.22-235.86"
  wire $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:235$301_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294.51-294.124"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$319_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$562_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$564_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$566_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$568_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$570_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$572_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$574_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$576_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$578_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$580_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$582_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$584_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$586_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$588_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$590_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$592_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$594_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$596_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$598_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$600_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$602_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$604_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$606_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$608_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$610_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$612_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$614_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$616_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$618_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$620_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$622_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$624_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$561_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$563_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$565_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$567_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$569_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$571_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$573_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$575_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$577_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$579_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$581_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$583_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$585_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$587_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$589_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$591_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$593_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$595_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$597_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$599_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$601_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$603_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$605_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$607_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$609_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$611_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$613_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$615_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$617_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$619_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$621_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$623_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$626_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$628_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$630_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$632_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$634_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$636_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$638_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$640_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$642_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$644_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$646_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$648_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$650_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$652_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$654_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$656_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$625_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$627_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$629_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$631_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$633_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$635_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$637_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$639_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$641_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$643_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$645_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$647_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$649_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$651_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$653_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$655_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:63.35-67.96"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:63$143_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:64.22-67.96"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:64$142_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:65.22-67.96"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:65$141_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:66.22-67.96"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:66$140_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:67.22-67.96"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:67$139_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:98.36-103.20"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:98$174_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:99.23-103.20"
  wire width 32 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:99$173_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:201.42-201.79"
  wire width 64 $xor$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:201$234_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:202.43-202.73"
  wire width 64 $xor$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:202$235_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232.39-232.129"
  wire $xor$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232$295_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233.39-233.130"
  wire $xor$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233$298_Y
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:418.13-418.30"
  wire width 32 \CPU_Dmem_value_a4[0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:418.13-418.30"
  wire width 32 \CPU_Dmem_value_a4[10]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:418.13-418.30"
  wire width 32 \CPU_Dmem_value_a4[11]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:418.13-418.30"
  wire width 32 \CPU_Dmem_value_a4[12]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:418.13-418.30"
  wire width 32 \CPU_Dmem_value_a4[13]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:418.13-418.30"
  wire width 32 \CPU_Dmem_value_a4[14]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:418.13-418.30"
  wire width 32 \CPU_Dmem_value_a4[15]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:418.13-418.30"
  wire width 32 \CPU_Dmem_value_a4[1]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:418.13-418.30"
  wire width 32 \CPU_Dmem_value_a4[2]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:418.13-418.30"
  wire width 32 \CPU_Dmem_value_a4[3]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:418.13-418.30"
  wire width 32 \CPU_Dmem_value_a4[4]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:418.13-418.30"
  wire width 32 \CPU_Dmem_value_a4[5]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:418.13-418.30"
  wire width 32 \CPU_Dmem_value_a4[6]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:418.13-418.30"
  wire width 32 \CPU_Dmem_value_a4[7]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:418.13-418.30"
  wire width 32 \CPU_Dmem_value_a4[8]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:418.13-418.30"
  wire width 32 \CPU_Dmem_value_a4[9]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:419.13-419.30"
  wire width 32 \CPU_Dmem_value_a5[0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:419.13-419.30"
  wire width 32 \CPU_Dmem_value_a5[10]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:419.13-419.30"
  wire width 32 \CPU_Dmem_value_a5[11]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:419.13-419.30"
  wire width 32 \CPU_Dmem_value_a5[12]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:419.13-419.30"
  wire width 32 \CPU_Dmem_value_a5[13]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:419.13-419.30"
  wire width 32 \CPU_Dmem_value_a5[14]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:419.13-419.30"
  wire width 32 \CPU_Dmem_value_a5[15]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:419.13-419.30"
  wire width 32 \CPU_Dmem_value_a5[1]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:419.13-419.30"
  wire width 32 \CPU_Dmem_value_a5[2]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:419.13-419.30"
  wire width 32 \CPU_Dmem_value_a5[3]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:419.13-419.30"
  wire width 32 \CPU_Dmem_value_a5[4]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:419.13-419.30"
  wire width 32 \CPU_Dmem_value_a5[5]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:419.13-419.30"
  wire width 32 \CPU_Dmem_value_a5[6]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:419.13-419.30"
  wire width 32 \CPU_Dmem_value_a5[7]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:419.13-419.30"
  wire width 32 \CPU_Dmem_value_a5[8]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:419.13-419.30"
  wire width 32 \CPU_Dmem_value_a5[9]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:422.13-422.30"
  wire width 32 \CPU_Imem_instr_a1[0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:422.13-422.30"
  wire width 32 \CPU_Imem_instr_a1[1]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:422.13-422.30"
  wire width 32 \CPU_Imem_instr_a1[2]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:422.13-422.30"
  wire width 32 \CPU_Imem_instr_a1[3]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:422.13-422.30"
  wire width 32 \CPU_Imem_instr_a1[4]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:422.13-422.30"
  wire width 32 \CPU_Imem_instr_a1[5]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:422.13-422.30"
  wire width 32 \CPU_Imem_instr_a1[6]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:422.13-422.30"
  wire width 32 \CPU_Imem_instr_a1[7]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:422.13-422.30"
  wire width 32 \CPU_Imem_instr_a1[8]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:422.13-422.30"
  wire width 32 \CPU_Imem_instr_a1[9]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[10]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[11]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[12]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[13]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[14]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[15]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[16]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[17]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[18]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[19]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[1]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[20]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[21]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[22]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[23]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[24]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[25]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[26]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[27]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[28]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[29]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[2]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[30]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[31]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[3]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[4]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[5]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[6]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[7]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[8]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:425.13-425.30"
  wire width 32 \CPU_Xreg_value_a3[9]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[10]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[11]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[12]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[13]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[14]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[15]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[16]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[17]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[18]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[19]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[1]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[20]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[21]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[22]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[23]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[24]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[25]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[26]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[27]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[28]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[29]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[2]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[30]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[31]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[3]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[4]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[5]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[6]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[7]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[8]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:426.13-426.30"
  wire width 32 \CPU_Xreg_value_a4[9]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[10]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[11]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[12]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[13]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[14]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[15]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[16]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[17]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[18]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[19]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[1]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[20]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[21]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[22]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[23]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[24]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[25]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[26]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[27]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[28]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[29]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[2]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[30]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[31]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[3]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[4]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[5]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[6]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[7]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[8]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:427.13-427.30"
  wire width 32 \CPU_Xreg_value_a5[9]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:22.13-22.29"
  wire width 32 \CPU_br_tgt_pc_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:23.13-23.29"
  wire width 32 \CPU_br_tgt_pc_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:26.6-26.20"
  wire \CPU_clk_ayu_a0
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:27.6-27.20"
  wire \CPU_clk_ayu_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:28.6-28.20"
  wire \CPU_clk_ayu_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:29.6-29.20"
  wire \CPU_clk_ayu_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:30.6-30.20"
  wire \CPU_clk_ayu_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:31.6-31.20"
  wire \CPU_clk_ayu_a5
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:34.13-34.28"
  wire width 11 \CPU_dec_bits_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:37.12-37.28"
  wire width 4 \CPU_dmem_addr_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:41.13-41.32"
  wire width 32 \CPU_dmem_rd_data_a5
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:44.6-44.23"
  wire \CPU_dmem_rd_en_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:47.13-47.32"
  wire width 32 \CPU_dmem_wr_data_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:50.6-50.23"
  wire \CPU_dmem_wr_en_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:53.12-53.25"
  wire width 3 \CPU_funct3_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:56.6-56.25"
  wire \CPU_funct3_valid_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:59.12-59.25"
  wire width 7 \CPU_funct7_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:62.6-62.25"
  wire \CPU_funct7_valid_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:65.13-65.32"
  wire width 32 \CPU_imem_rd_addr_a0
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:66.13-66.32"
  wire width 32 \CPU_imem_rd_addr_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:69.13-69.32"
  wire width 32 \CPU_imem_rd_data_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:72.6-72.23"
  wire \CPU_imem_rd_en_a0
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:73.6-73.23"
  wire \CPU_imem_rd_en_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:76.13-76.23"
  wire width 32 \CPU_imm_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:77.13-77.23"
  wire width 32 \CPU_imm_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:78.13-78.23"
  wire width 32 \CPU_imm_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:81.13-81.26"
  wire width 32 \CPU_inc_pc_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:82.13-82.26"
  wire width 32 \CPU_inc_pc_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:83.13-83.26"
  wire width 32 \CPU_inc_pc_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:86.13-86.25"
  wire width 32 \CPU_instr_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:89.6-89.19"
  wire \CPU_is_add_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:90.6-90.19"
  wire \CPU_is_add_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:91.6-91.19"
  wire \CPU_is_add_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:94.6-94.20"
  wire \CPU_is_addi_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:95.6-95.20"
  wire \CPU_is_addi_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:96.6-96.20"
  wire \CPU_is_addi_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:99.6-99.19"
  wire \CPU_is_and_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:100.6-100.19"
  wire \CPU_is_and_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:101.6-101.19"
  wire \CPU_is_and_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:104.6-104.20"
  wire \CPU_is_andi_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:105.6-105.20"
  wire \CPU_is_andi_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:106.6-106.20"
  wire \CPU_is_andi_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:109.6-109.21"
  wire \CPU_is_auipc_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:110.6-110.21"
  wire \CPU_is_auipc_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:111.6-111.21"
  wire \CPU_is_auipc_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:114.6-114.23"
  wire \CPU_is_b_instr_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:117.6-117.19"
  wire \CPU_is_beq_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:118.6-118.19"
  wire \CPU_is_beq_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:119.6-119.19"
  wire \CPU_is_beq_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:120.6-120.19"
  wire \CPU_is_beq_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:121.6-121.19"
  wire \CPU_is_beq_a5
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:124.6-124.19"
  wire \CPU_is_bge_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:125.6-125.19"
  wire \CPU_is_bge_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:126.6-126.19"
  wire \CPU_is_bge_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:127.6-127.19"
  wire \CPU_is_bge_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:128.6-128.19"
  wire \CPU_is_bge_a5
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:131.6-131.20"
  wire \CPU_is_bgeu_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:132.6-132.20"
  wire \CPU_is_bgeu_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:133.6-133.20"
  wire \CPU_is_bgeu_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:134.6-134.20"
  wire \CPU_is_bgeu_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:135.6-135.20"
  wire \CPU_is_bgeu_a5
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:138.6-138.19"
  wire \CPU_is_blt_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:139.6-139.19"
  wire \CPU_is_blt_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:140.6-140.19"
  wire \CPU_is_blt_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:141.6-141.19"
  wire \CPU_is_blt_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:142.6-142.19"
  wire \CPU_is_blt_a5
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:145.6-145.20"
  wire \CPU_is_bltu_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:146.6-146.20"
  wire \CPU_is_bltu_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:147.6-147.20"
  wire \CPU_is_bltu_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:148.6-148.20"
  wire \CPU_is_bltu_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:149.6-149.20"
  wire \CPU_is_bltu_a5
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:152.6-152.19"
  wire \CPU_is_bne_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:153.6-153.19"
  wire \CPU_is_bne_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:154.6-154.19"
  wire \CPU_is_bne_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:155.6-155.19"
  wire \CPU_is_bne_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:156.6-156.19"
  wire \CPU_is_bne_a5
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:159.6-159.23"
  wire \CPU_is_i_instr_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:162.6-162.23"
  wire \CPU_is_j_instr_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:165.6-165.19"
  wire \CPU_is_jal_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:166.6-166.19"
  wire \CPU_is_jal_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:167.6-167.19"
  wire \CPU_is_jal_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:170.6-170.20"
  wire \CPU_is_jalr_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:171.6-171.20"
  wire \CPU_is_jalr_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:172.6-172.20"
  wire \CPU_is_jalr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:175.6-175.20"
  wire \CPU_is_jump_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:176.6-176.20"
  wire \CPU_is_jump_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:177.6-177.20"
  wire \CPU_is_jump_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:180.6-180.20"
  wire \CPU_is_load_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:181.6-181.20"
  wire \CPU_is_load_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:182.6-182.20"
  wire \CPU_is_load_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:185.6-185.19"
  wire \CPU_is_lui_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:186.6-186.19"
  wire \CPU_is_lui_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:187.6-187.19"
  wire \CPU_is_lui_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:190.6-190.18"
  wire \CPU_is_or_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:191.6-191.18"
  wire \CPU_is_or_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:192.6-192.18"
  wire \CPU_is_or_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:195.6-195.19"
  wire \CPU_is_ori_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:196.6-196.19"
  wire \CPU_is_ori_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:197.6-197.19"
  wire \CPU_is_ori_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:200.6-200.23"
  wire \CPU_is_r_instr_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:203.6-203.23"
  wire \CPU_is_s_instr_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:204.6-204.23"
  wire \CPU_is_s_instr_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:205.6-205.23"
  wire \CPU_is_s_instr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:206.6-206.23"
  wire \CPU_is_s_instr_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:209.6-209.18"
  wire \CPU_is_sb_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:210.6-210.18"
  wire \CPU_is_sb_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:211.6-211.18"
  wire \CPU_is_sb_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:212.6-212.18"
  wire \CPU_is_sb_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:213.6-213.18"
  wire \CPU_is_sb_a5
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:216.6-216.18"
  wire \CPU_is_sh_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:217.6-217.18"
  wire \CPU_is_sh_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:218.6-218.18"
  wire \CPU_is_sh_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:219.6-219.18"
  wire \CPU_is_sh_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:220.6-220.18"
  wire \CPU_is_sh_a5
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:223.6-223.19"
  wire \CPU_is_sll_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:224.6-224.19"
  wire \CPU_is_sll_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:225.6-225.19"
  wire \CPU_is_sll_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:228.6-228.20"
  wire \CPU_is_slli_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:229.6-229.20"
  wire \CPU_is_slli_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:230.6-230.20"
  wire \CPU_is_slli_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:233.6-233.19"
  wire \CPU_is_slt_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:234.6-234.19"
  wire \CPU_is_slt_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:235.6-235.19"
  wire \CPU_is_slt_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:238.6-238.20"
  wire \CPU_is_slti_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:239.6-239.20"
  wire \CPU_is_slti_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:240.6-240.20"
  wire \CPU_is_slti_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:243.6-243.21"
  wire \CPU_is_sltiu_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:244.6-244.21"
  wire \CPU_is_sltiu_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:245.6-245.21"
  wire \CPU_is_sltiu_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:248.6-248.20"
  wire \CPU_is_sltu_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:249.6-249.20"
  wire \CPU_is_sltu_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:250.6-250.20"
  wire \CPU_is_sltu_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:253.6-253.19"
  wire \CPU_is_sra_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:254.6-254.19"
  wire \CPU_is_sra_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:255.6-255.19"
  wire \CPU_is_sra_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:258.6-258.20"
  wire \CPU_is_srai_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:259.6-259.20"
  wire \CPU_is_srai_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:260.6-260.20"
  wire \CPU_is_srai_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:263.6-263.19"
  wire \CPU_is_srl_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:264.6-264.19"
  wire \CPU_is_srl_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:265.6-265.19"
  wire \CPU_is_srl_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:268.6-268.20"
  wire \CPU_is_srli_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:269.6-269.20"
  wire \CPU_is_srli_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:270.6-270.20"
  wire \CPU_is_srli_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:273.6-273.19"
  wire \CPU_is_sub_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:274.6-274.19"
  wire \CPU_is_sub_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:275.6-275.19"
  wire \CPU_is_sub_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:278.6-278.18"
  wire \CPU_is_sw_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:279.6-279.18"
  wire \CPU_is_sw_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:280.6-280.18"
  wire \CPU_is_sw_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:281.6-281.18"
  wire \CPU_is_sw_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:282.6-282.18"
  wire \CPU_is_sw_a5
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:285.6-285.23"
  wire \CPU_is_u_instr_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:288.6-288.19"
  wire \CPU_is_xor_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:289.6-289.19"
  wire \CPU_is_xor_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:290.6-290.19"
  wire \CPU_is_xor_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:293.6-293.20"
  wire \CPU_is_xori_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:294.6-294.20"
  wire \CPU_is_xori_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:295.6-295.20"
  wire \CPU_is_xori_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:298.13-298.31"
  wire width 32 \CPU_jalr_tgt_pc_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:299.13-299.31"
  wire width 32 \CPU_jalr_tgt_pc_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:302.13-302.27"
  wire width 32 \CPU_ld_data_a5
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:305.12-305.25"
  wire width 7 \CPU_opcode_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:308.13-308.22"
  wire width 32 \CPU_pc_a0
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:309.13-309.22"
  wire width 32 \CPU_pc_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:310.13-310.22"
  wire width 32 \CPU_pc_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:311.13-311.22"
  wire width 32 \CPU_pc_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:315.12-315.21"
  wire width 5 \CPU_rd_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:316.12-316.21"
  wire width 5 \CPU_rd_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:317.12-317.21"
  wire width 5 \CPU_rd_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:318.12-318.21"
  wire width 5 \CPU_rd_a5
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:321.6-321.21"
  wire \CPU_rd_valid_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:322.6-322.21"
  wire \CPU_rd_valid_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:323.6-323.21"
  wire \CPU_rd_valid_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:324.6-324.21"
  wire \CPU_rd_valid_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:327.6-327.18"
  wire \CPU_reset_a0
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:328.6-328.18"
  wire \CPU_reset_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:329.6-329.18"
  wire \CPU_reset_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:330.6-330.18"
  wire \CPU_reset_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:331.6-331.18"
  wire \CPU_reset_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:334.13-334.26"
  wire width 32 \CPU_result_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:335.12-335.25"
  wire width 4 offset 2 \CPU_result_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:338.13-338.31"
  wire width 32 \CPU_rf_rd_data1_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:341.13-341.31"
  wire width 32 \CPU_rf_rd_data2_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:344.6-344.22"
  wire \CPU_rf_rd_en1_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:347.6-347.22"
  wire \CPU_rf_rd_en2_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:350.12-350.31"
  wire width 5 \CPU_rf_rd_index1_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:353.12-353.31"
  wire width 5 \CPU_rf_rd_index2_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:356.13-356.30"
  wire width 32 \CPU_rf_wr_data_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:359.6-359.21"
  wire \CPU_rf_wr_en_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:362.12-362.30"
  wire width 5 \CPU_rf_wr_index_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:366.12-366.22"
  wire width 5 \CPU_rs1_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:369.6-369.22"
  wire \CPU_rs1_valid_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:370.6-370.22"
  wire \CPU_rs1_valid_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:374.12-374.22"
  wire width 5 \CPU_rs2_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:377.6-377.22"
  wire \CPU_rs2_valid_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:378.6-378.22"
  wire \CPU_rs2_valid_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:381.6-381.25"
  wire \CPU_sltiu_result_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:384.6-384.24"
  wire \CPU_sltu_result_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:387.13-387.30"
  wire width 32 \CPU_src1_value_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:388.13-388.30"
  wire width 32 \CPU_src1_value_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:391.13-391.30"
  wire width 32 \CPU_src2_value_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:392.13-392.30"
  wire width 32 \CPU_src2_value_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:393.13-393.30"
  wire width 32 \CPU_src2_value_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:396.6-396.21"
  wire \CPU_taken_br_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:399.6-399.18"
  wire \CPU_valid_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:400.6-400.18"
  wire \CPU_valid_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:403.6-403.23"
  wire \CPU_valid_jump_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:404.6-404.23"
  wire \CPU_valid_jump_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:405.6-405.23"
  wire \CPU_valid_jump_a5
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:408.6-408.23"
  wire \CPU_valid_load_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:409.6-409.23"
  wire \CPU_valid_load_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:410.6-410.23"
  wire \CPU_valid_load_a5
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:413.6-413.27"
  wire \CPU_valid_taken_br_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:414.6-414.27"
  wire \CPU_valid_taken_br_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:415.6-415.27"
  wire \CPU_valid_taken_br_a5
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:323.21-323.29"
  wire \L1_CPU_Dmem[0].L1_wr_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:323.21-323.29"
  wire \L1_CPU_Dmem[10].L1_wr_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:323.21-323.29"
  wire \L1_CPU_Dmem[11].L1_wr_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:323.21-323.29"
  wire \L1_CPU_Dmem[12].L1_wr_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:323.21-323.29"
  wire \L1_CPU_Dmem[13].L1_wr_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:323.21-323.29"
  wire \L1_CPU_Dmem[14].L1_wr_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:323.21-323.29"
  wire \L1_CPU_Dmem[15].L1_wr_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:323.21-323.29"
  wire \L1_CPU_Dmem[1].L1_wr_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:323.21-323.29"
  wire \L1_CPU_Dmem[2].L1_wr_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:323.21-323.29"
  wire \L1_CPU_Dmem[3].L1_wr_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:323.21-323.29"
  wire \L1_CPU_Dmem[4].L1_wr_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:323.21-323.29"
  wire \L1_CPU_Dmem[5].L1_wr_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:323.21-323.29"
  wire \L1_CPU_Dmem[6].L1_wr_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:323.21-323.29"
  wire \L1_CPU_Dmem[7].L1_wr_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:323.21-323.29"
  wire \L1_CPU_Dmem[8].L1_wr_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:323.21-323.29"
  wire \L1_CPU_Dmem[9].L1_wr_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[0].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[10].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[11].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[12].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[13].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[14].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[15].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[16].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[17].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[18].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[19].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[1].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[20].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[21].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[22].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[23].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[24].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[25].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[26].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[27].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[28].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[29].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[2].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[30].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[31].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[3].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[4].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[5].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[6].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[7].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[8].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:303.21-303.29"
  wire \L1_CPU_Xreg[9].L1_wr_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:17.13-17.16"
  wire input 2 \clk
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:435.6-435.28"
  wire \clkP_CPU_dmem_rd_en_a5
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:436.6-436.26"
  wire \clkP_CPU_rd_valid_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:437.6-437.26"
  wire \clkP_CPU_rd_valid_a3
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:438.6-438.26"
  wire \clkP_CPU_rd_valid_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:439.6-439.26"
  wire \clkP_CPU_rd_valid_a5
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:440.6-440.27"
  wire \clkP_CPU_rs1_valid_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:441.6-441.27"
  wire \clkP_CPU_rs2_valid_a2
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:20.9-20.16"
  wire \clk_ayu
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:278.28-278.34"
  wire width 32 \instrs[0]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:278.28-278.34"
  wire width 32 \instrs[1]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:278.28-278.34"
  wire width 32 \instrs[2]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:278.28-278.34"
  wire width 32 \instrs[3]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:278.28-278.34"
  wire width 32 \instrs[4]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:278.28-278.34"
  wire width 32 \instrs[5]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:278.28-278.34"
  wire width 32 \instrs[6]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:278.28-278.34"
  wire width 32 \instrs[7]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:278.28-278.34"
  wire width 32 \instrs[8]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:278.28-278.34"
  wire width 32 \instrs[9]
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:16.24-16.27"
  wire width 10 output 1 \out
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:18.13-18.18"
  wire input 3 \reset
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:40.13-40.34"
  wire width 32 \w_CPU_dmem_rd_data_a4
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:314.12-314.23"
  wire width 5 \w_CPU_rd_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:365.12-365.24"
  wire width 5 \w_CPU_rs1_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:373.12-373.24"
  wire width 5 \w_CPU_rs2_a1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:182.42-182.64"
  cell $add $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:182$220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \CPU_pc_a2
    connect \B \CPU_imm_a2
    connect \Y $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:182$220_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:185.44-185.74"
  cell $add $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:185$221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \CPU_src1_value_a2
    connect \B \CPU_imm_a2
    connect \Y $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:185$221_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:197.56-197.86"
  cell $add $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:197$230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_imm_a3
    connect \Y $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:197$230_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:198.42-198.79"
  cell $add $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:198$231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:198$231_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:217.44-217.66"
  cell $add $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:217$251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_pc_a3
    connect \B \CPU_imm_a3
    connect \Y $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:217$251_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:218.42-218.55"
  cell $add $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:218$252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_pc_a3
    connect \B 4
    connect \Y $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:218$252_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:219.43-219.56"
  cell $add $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:219$253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_pc_a3
    connect \B 4
    connect \Y $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:219$253_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220.66-220.96"
  cell $add $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220$255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_imm_a3
    connect \Y $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220$255_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:73.39-73.62"
  cell $add $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:73$145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \CPU_pc_a1
    connect \B 4
    connect \Y $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:73$145_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:203.42-203.79"
  cell $and $and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:203$236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:203$236_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:204.43-204.73"
  cell $and $and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:204$237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_imm_a3
    connect \Y $and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:204$237_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:127.33-127.72"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:127$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'0001100011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:127$186_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:128.33-128.72"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:128$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'0011100011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:128$187_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:129.33-129.72"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:129$188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'1001100011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:129$188_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:130.33-130.72"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:130$189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'1011100011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:130$189_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:131.34-131.73"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:131$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'1101100011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:131$190_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:132.34-132.73"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:132$191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'1111100011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:132$191_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:135.33-135.69"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:135$192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'00000110011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:135$192_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:136.34-136.73"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:136$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'0000010011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:136$193_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:137.32-137.68"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:137$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'01100110011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:137$194_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:138.33-138.72"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:138$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'1100010011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:138$195_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:139.33-139.69"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:139$196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'01000110011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:139$196_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:140.34-140.73"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:140$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'1000010011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:140$197_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:141.33-141.69"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:141$198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'01110110011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:141$198_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:142.34-142.73"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:142$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'1110010011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:142$199_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:143.33-143.69"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:143$200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'10000110011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:143$200_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:144.34-144.73"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:144$201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'0100010011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:144$201_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:145.35-145.74"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:145$202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'0110010011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:145$202_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:146.34-146.70"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:146$203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'00010010011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:146$203_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:147.34-147.70"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:147$204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'01010010011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:147$204_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:148.34-148.70"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:148$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'11010010011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:148$205_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:149.33-149.69"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:149$206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'00010110011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:149$206_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:150.33-150.69"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:150$207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'00100110011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:150$207_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:151.34-151.70"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:151$208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'00110110011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:151$208_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:152.33-152.69"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:152$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'01010110011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:152$209_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:153.33-153.69"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:153$210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'11010110011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:153$210_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:156.34-156.68"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:156$211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [6:0]
    connect \B 7'0000011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:156$211_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:159.32-159.71"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:159$212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'0000100011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:159$212_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:160.32-160.71"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:160$213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'0010100011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:160$213_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:161.32-161.71"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:161$214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'0100100011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:161$214_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:164.33-164.67"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:164$215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [6:0]
    connect \B 7'0110111
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:164$215_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:165.35-165.69"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:165$216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [6:0]
    connect \B 7'0010111
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:165$216_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:166.33-166.67"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:166$217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [6:0]
    connect \B 7'1101111
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:166$217_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:167.34-167.73"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:167$218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'0001100111
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:167$218_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:188.45-188.68"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:188$222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rd_a3
    connect \B \CPU_rs1_a2
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:188$222_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:189.45-189.68"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:189$225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rd_a3
    connect \B \CPU_rs2_a2
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:189$225_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206.45-206.84"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206$239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3 [31]
    connect \B \CPU_imm_a3 [31]
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206$239_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212.44-212.90"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212$246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3 [31]
    connect \B \CPU_src2_value_a3 [31]
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212$246_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:230.52-230.90"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:230$291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:230$291_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$402
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 0
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$402_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 1
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$406_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$410
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 2
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$410_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 3
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$414_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$418
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 4
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$418_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$422
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$422_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$426
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 6
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$426_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$430
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 7
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$430_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$434
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 8
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$434_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 9
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$438_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$442
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 10
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$442_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$446
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 11
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$446_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 12
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$450_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$454
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 13
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$454_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$458
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 14
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$458_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$462
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 15
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$462_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$466
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 16
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$466_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 17
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$470_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 18
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$474_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 19
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$478_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 20
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$482_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 21
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$486_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 22
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$490_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 23
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$494_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$498
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 24
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$498_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 25
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$502_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 26
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$506_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 27
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$510_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 28
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$514_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 29
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$518_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 30
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$522_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.86-305.112"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 31
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$526_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 0
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$528_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 1
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$530_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 2
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$532_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 3
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$534_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 4
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$536_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 5
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$538_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 6
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$540_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 7
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$542_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 8
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$544_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 9
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$546_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 10
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$548_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 11
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$550_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 12
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$552_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 13
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$554_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 14
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$556_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.56-325.80"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 15
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$558_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77.37-77.66"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77$146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'00000
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77$146_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:78.24-78.53"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:78$147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'00001
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:78$147_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:79.24-79.53"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:79$149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'00100
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:79$149_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:80.24-80.53"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:80$151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'00110
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:80$151_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:81.24-81.53"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:81$153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'11001
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:81$153_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83.37-83.66"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83$155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'01011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83$155_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:84.24-84.53"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:84$156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'01100
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:84$156_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:85.24-85.53"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:85$158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'01110
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:85$158_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:86.24-86.53"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:86$160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'10100
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:86$160_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:88.37-88.66"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:88$162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'11000
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:88$162_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:90.37-90.66"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:90$163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'00101
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:90$163_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:91.24-91.53"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:91$164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'01101
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:91$164_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:93.37-93.66"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:93$166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'01000
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:93$166_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:94.24-94.53"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:94$167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'01001
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:94$167_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:96.37-96.66"
  cell $eq $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:96$169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'11011
    connect \Y $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:96$169_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206.44-206.139"
  cell $pos $extend$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206$240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \CPU_sltiu_result_a3
    connect \Y $extend$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206$240_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:207.26-220.104"
  cell $pos $extend$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:207$271
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \CPU_sltiu_result_a3
    connect \Y $extend$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:207$271_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212.43-212.144"
  cell $pos $extend$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212$247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \CPU_sltu_result_a3
    connect \Y $extend$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212$247_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:213.26-220.104"
  cell $pos $extend$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:213$264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \CPU_sltu_result_a3
    connect \Y $extend$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:213$264_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220.26-220.104"
  cell $pos $extend$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220$256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 32'x
    connect \Y $extend$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220$256_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233.40-233.78"
  cell $ge $ge$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233$296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $ge$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233$296_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:235.40-235.78"
  cell $ge $ge$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:235$300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $ge$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:235$300_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:188.44-188.88"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:188$223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:188$222_Y
    connect \B \CPU_rf_wr_en_a3
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:188$223_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:189.44-189.88"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:189$226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:189$225_Y
    connect \B \CPU_rf_wr_en_a3
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:189$226_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223.36-223.67"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223$283
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rd_valid_a3
    connect \B \CPU_valid_a3
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223$283_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223.36-223.88"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223$285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223$283_Y
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223$284_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223$285_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:237.41-237.72"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:237$307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_valid_a3
    connect \B \CPU_taken_br_a3
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:237$307_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:240.37-240.67"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:240$308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_valid_a3
    connect \B \CPU_is_load_a3
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:240$308_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:244.37-244.67"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:244$315
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_valid_a3
    connect \B \CPU_is_jump_a3
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:244$315_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:248.37-248.70"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:248$316
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_valid_a4
    connect \B \CPU_is_s_instr_a4
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:248$316_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$401
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$400_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$401_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$403
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$401_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$402_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$403_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$405
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$404_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$405_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$405_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$406_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$407_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$409
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$408_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$409_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$411
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$409_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$410_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$411_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$413
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$412_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$413_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$415
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$413_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$414_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$415_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$417
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$416_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$417_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$419
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$417_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$418_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$419_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$421
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$420_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$421_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$423
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$421_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$422_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$423_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$425
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$424_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$425_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$427
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$425_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$426_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$427_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$428_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$429_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$431
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$429_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$430_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$431_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$433
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$432_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$433_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$435
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$433_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$434_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$435_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$437
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$436_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$437_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$439
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$437_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$438_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$439_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$441
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$440_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$441_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$443
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$441_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$442_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$443_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$445
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$444_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$445_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$447
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$445_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$446_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$447_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$449
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$448_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$449_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$451
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$449_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$450_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$451_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$453
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$452_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$453_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$455
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$453_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$454_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$455_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$457
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$456_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$457_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$459
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$457_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$458_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$459_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$461
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$460_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$461_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$463
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$461_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$462_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$463_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$464_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$465_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$467
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$465_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$466_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$467_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$468_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$469_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$469_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$470_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$471_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$472_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$473_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$473_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$474_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$475_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$477
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$476_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$477_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$477_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$478_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$479_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$480_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$481_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$481_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$482_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$483_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$484_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$485_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$485_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$486_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$487_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$488_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$489_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$489_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$490_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$491_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$492_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$493_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$493_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$494_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$495_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$496_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$497_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$497_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$498_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$499_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$500_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$501_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$501_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$502_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$503_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$504_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$505_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$507
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$505_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$506_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$507_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$508_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$509_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$509_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$510_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$511_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$512_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$513_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$513_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$514_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$515_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$516_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$517_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$517_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$518_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$519_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$520_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$521_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$521_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$522_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$523_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$524_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$525_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.34-305.113"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$525_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$526_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$527_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$528_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$529_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$530_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$531_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$532_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$533_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$534_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$535_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$537
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$536_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$537_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$538_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$539_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$540_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$541_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$542_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$543_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$545
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$544_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$545_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$546_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$547_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$549
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$548_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$549_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$551
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$550_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$551_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$552_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$553_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$554_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$555_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$557
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$556_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$557_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325.34-325.81"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$559
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$558_Y
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$559_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:66.23-66.57"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:66$137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_valid_jump_a3
    connect \B \CPU_is_jal_a3
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:66$137_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:67.23-67.58"
  cell $logic_and $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:67$138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_valid_jump_a3
    connect \B \CPU_is_jalr_a3
    connect \Y $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:67$138_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:225.46-225.59"
  cell $logic_not $logic_not$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:225$287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_valid_a3
    connect \Y $logic_not$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:225$287_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:227.43-227.56"
  cell $logic_not $logic_not$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:227$289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_valid_a3
    connect \Y $logic_not$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:227$289_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241.32-241.165"
  cell $logic_not $logic_not$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$313_Y
    connect \Y $logic_not$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$314_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:69.37-69.50"
  cell $logic_not $logic_not$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:69$144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_reset_a0
    connect \Y $logic_not$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:69$144_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:105.36-105.74"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:105$175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_is_r_instr_a1
    connect \B \CPU_is_s_instr_a1
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:105$175_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:105.36-105.95"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:105$176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:105$175_Y
    connect \B \CPU_is_b_instr_a1
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:105$176_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:106.36-106.74"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:106$177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_is_r_instr_a1
    connect \B \CPU_is_s_instr_a1
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:106$177_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:106.36-106.95"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:106$178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:106$177_Y
    connect \B \CPU_is_b_instr_a1
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:106$178_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:106.36-106.116"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:106$179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:106$178_Y
    connect \B \CPU_is_i_instr_a1
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:106$179_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:107.35-107.73"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:107$180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_is_r_instr_a1
    connect \B \CPU_is_i_instr_a1
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:107$180_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:107.35-107.94"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:107$181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:107$180_Y
    connect \B \CPU_is_u_instr_a1
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:107$181_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:107.35-107.115"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:107$182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:107$181_Y
    connect \B \CPU_is_j_instr_a1
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:107$182_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:108.39-108.77"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:108$183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_is_r_instr_a1
    connect \B \CPU_is_s_instr_a1
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:108$183_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:108.39-108.98"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:108$184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:108$183_Y
    connect \B \CPU_is_b_instr_a1
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:108$184_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:108.39-108.119"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:108$185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:108$184_Y
    connect \B \CPU_is_i_instr_a1
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:108$185_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:169.34-169.65"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:169$219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_is_jal_a1
    connect \B \CPU_is_jalr_a1
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:169$219_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220.27-220.62"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220$254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_is_load_a3
    connect \B \CPU_is_s_instr_a3
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220$254_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223.35-223.110"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223$286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223$285_Y
    connect \B \CPU_valid_load_a5
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223$286_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241.34-241.80"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_valid_taken_br_a4
    connect \B \CPU_valid_taken_br_a5
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$309_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241.34-241.101"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$309_Y
    connect \B \CPU_valid_load_a4
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$310_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241.34-241.122"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$311
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$310_Y
    connect \B \CPU_valid_load_a5
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$311_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241.34-241.143"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$311_Y
    connect \B \CPU_valid_jump_a4
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$312_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241.34-241.164"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$313
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$312_Y
    connect \B \CPU_valid_jump_a5
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$313_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77.37-78.53"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77$148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77$146_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:78$147_Y
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77$148_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77.37-79.53"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77$150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77$148_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:79$149_Y
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77$150_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77.37-80.53"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77$152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77$150_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:80$151_Y
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77$152_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77.37-81.53"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77$154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77$152_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:81$153_Y
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77$154_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83.37-84.53"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83$157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83$155_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:84$156_Y
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83$157_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83.37-85.53"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83$159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83$157_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:85$158_Y
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83$159_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83.37-86.53"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83$161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83$159_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:86$160_Y
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83$161_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:90.37-91.53"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:90$165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:90$163_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:91$164_Y
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:90$165_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:93.37-94.53"
  cell $logic_or $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:93$168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:93$166_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:94$167_Y
    connect \Y $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:93$168_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:194.38-194.75"
  cell $lt $lt$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:194$228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $lt$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:194$228_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:195.39-195.69"
  cell $lt $lt$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:195$229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3
    connect \B \CPU_imm_a3
    connect \Y $lt$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:195$229_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232.40-232.77"
  cell $lt $lt$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232$293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $lt$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232$293_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:234.40-234.77"
  cell $lt $lt$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:234$299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $lt$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:234$299_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294.51-294.75"
  cell $lt $lt$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_imem_rd_addr_a1
    connect \B 10
    connect \Y $lt$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$318_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223.71-223.88"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223$284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rd_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223$284_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:231.39-231.77"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:231$292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:231$292_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232.82-232.128"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232$294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3 [31]
    connect \B \CPU_src2_value_a3 [31]
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232$294_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233.83-233.129"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233$297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3 [31]
    connect \B \CPU_src2_value_a3 [31]
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233$297_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$400_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$404
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$404_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$408
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$408_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$412
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$412_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$416_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$420
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$420_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$424
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$424_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$428
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$428_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$432
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$432_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$436
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$436_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$440
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$440_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$444
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$444_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$448
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$448_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$452
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$452_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$456
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$456_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$460
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$460_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$464
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$464_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$468_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$472_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$476
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$476_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$480
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$480_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$484_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$488
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$488_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$492
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$492_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$496_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$500_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$504_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$508_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$512_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$516_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$520_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305.54-305.80"
  cell $ne $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$524_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:199.41-199.78"
  cell $or $or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:199$232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:199$232_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:200.42-200.72"
  cell $or $or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:200$233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_imm_a3
    connect \Y $or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:200$233_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:208.43-208.79"
  cell $shl $shl$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:208$242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_imm_a3 [5:0]
    connect \Y $shl$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:208$242_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:211.42-211.85"
  cell $shl $shl$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:211$245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3 [4:0]
    connect \Y $shl$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:211$245_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:209.43-209.79"
  cell $shr $shr$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:209$243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_imm_a3 [5:0]
    connect \Y $shr$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:209$243_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:210.44-210.111"
  cell $shr $shr$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:210$244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 64
    connect \A { \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 }
    connect \B \CPU_imm_a3 [4:0]
    connect \Y $shr$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:210$244_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:214.42-214.85"
  cell $shr $shr$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:214$249
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3 [5:0]
    connect \Y $shr$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:214$249_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:215.43-215.117"
  cell $shr $shr$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:215$250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 64
    connect \A { \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 }
    connect \B \CPU_src2_value_a3 [4:0]
    connect \Y $shr$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:215$250_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:205.42-205.79"
  cell $sub $sub$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:205$238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $sub$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:205$238_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:100.23-103.20"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:100$172
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:101$171_Y
    connect \B { \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [7] \CPU_instr_a1 [30:25] \CPU_instr_a1 [11:8] 1'0 }
    connect \S \CPU_is_b_instr_a1
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:100$172_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:101.23-103.20"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:101$171
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:102$170_Y
    connect \B { \CPU_instr_a1 [31:12] 12'000000000000 }
    connect \S \CPU_is_u_instr_a1
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:101$171_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:102.23-103.20"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:102$170
    parameter \WIDTH 32
    connect \A 0
    connect \B { \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [19:12] \CPU_instr_a1 [20] \CPU_instr_a1 [30:21] 1'0 }
    connect \S \CPU_is_j_instr_a1
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:102$170_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:188.43-188.132"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:188$224
    parameter \WIDTH 32
    connect \A \CPU_rf_rd_data1_a2
    connect \B \CPU_result_a3
    connect \S $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:188$223_Y
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:188$224_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:189.43-189.132"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:189$227
    parameter \WIDTH 32
    connect \A \CPU_rf_rd_data2_a2
    connect \B \CPU_result_a3
    connect \S $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:189$226_Y
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:189$227_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:197.39-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:197$282
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:198$281_Y
    connect \B $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:197$230_Y
    connect \S \CPU_is_addi_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:197$282_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:198.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:198$281
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:199$280_Y
    connect \B $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:198$231_Y
    connect \S \CPU_is_add_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:198$281_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:199.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:199$280
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:200$279_Y
    connect \B $or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:199$232_Y
    connect \S \CPU_is_or_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:199$280_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:200.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:200$279
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:201$278_Y
    connect \B $or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:200$233_Y
    connect \S \CPU_is_ori_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:200$279_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:201.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:201$278
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:202$277_Y
    connect \B $xor$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:201$234_Y
    connect \S \CPU_is_xor_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:201$278_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:202.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:202$277
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:203$276_Y
    connect \B $xor$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:202$235_Y
    connect \S \CPU_is_xori_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:202$277_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:203.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:203$276
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:204$275_Y
    connect \B $and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:203$236_Y
    connect \S \CPU_is_and_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:203$276_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:204.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:204$275
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:205$274_Y
    connect \B $and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:204$237_Y
    connect \S \CPU_is_andi_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:204$275_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:205.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:205$274
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206$273_Y
    connect \B $sub$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:205$238_Y
    connect \S \CPU_is_sub_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:205$274_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206.44-206.139"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206$241
    parameter \WIDTH 64
    connect \A { 63'000000000000000000000000000000000000000000000000000000000000000 \CPU_src1_value_a3 [31] }
    connect \B $extend$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206$240_Y
    connect \S $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206$239_Y
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206$241_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206$273
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:207$272_Y
    connect \B $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206$241_Y
    connect \S \CPU_is_slti_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:206$273_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:207.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:207$272
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:208$270_Y
    connect \B $extend$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:207$271_Y
    connect \S \CPU_is_sltiu_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:207$272_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:208.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:208$270
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:209$269_Y
    connect \B $shl$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:208$242_Y
    connect \S \CPU_is_slli_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:208$270_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:209.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:209$269
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:210$268_Y
    connect \B $shr$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:209$243_Y
    connect \S \CPU_is_srli_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:209$269_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:210.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:210$268
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:211$267_Y
    connect \B $shr$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:210$244_Y
    connect \S \CPU_is_srai_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:210$268_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:211.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:211$267
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212$266_Y
    connect \B $shl$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:211$245_Y
    connect \S \CPU_is_sll_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:211$267_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212.43-212.144"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212$248
    parameter \WIDTH 64
    connect \A { 63'000000000000000000000000000000000000000000000000000000000000000 \CPU_src1_value_a3 [31] }
    connect \B $extend$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212$247_Y
    connect \S $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212$246_Y
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212$248_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212$266
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:213$265_Y
    connect \B $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212$248_Y
    connect \S \CPU_is_slt_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:212$266_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:213.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:213$265
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:214$263_Y
    connect \B $extend$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:213$264_Y
    connect \S \CPU_is_sltu_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:213$265_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:214.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:214$263
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:215$262_Y
    connect \B $shr$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:214$249_Y
    connect \S \CPU_is_srl_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:214$263_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:215.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:215$262
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:216$261_Y
    connect \B $shr$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:215$250_Y
    connect \S \CPU_is_sra_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:215$262_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:216.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:216$261
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:217$260_Y
    connect \B { 32'00000000000000000000000000000000 \CPU_imm_a3 [31:12] 12'000000000000 }
    connect \S \CPU_is_lui_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:216$261_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:217.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:217$260
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:218$259_Y
    connect \B $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:217$251_Y
    connect \S \CPU_is_auipc_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:217$260_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:218.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:218$259
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:219$258_Y
    connect \B $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:218$252_Y
    connect \S \CPU_is_jal_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:218$259_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:219.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:219$258
    parameter \WIDTH 64
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220$257_Y
    connect \B $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:219$253_Y
    connect \S \CPU_is_jalr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:219$258_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220.26-220.104"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220$257
    parameter \WIDTH 64
    connect \A $extend$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220$256_Y
    connect \B $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220$255_Y
    connect \S $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220$254_Y
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:220$257_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:225.46-225.93"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:225$288
    parameter \WIDTH 5
    connect \A \CPU_rd_a3
    connect \B \CPU_rd_a5
    connect \S $logic_not$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:225$287_Y
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:225$288_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:227.43-227.101"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:227$290
    parameter \WIDTH 32
    connect \A \CPU_result_a3
    connect \B \CPU_ld_data_a5
    connect \S $logic_not$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:227$289_Y
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:227$290_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:230.35-235.86"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:230$306
    parameter \WIDTH 1
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:231$305_Y
    connect \B $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:230$291_Y
    connect \S \CPU_is_beq_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:230$306_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:231.22-235.86"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:231$305
    parameter \WIDTH 1
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232$304_Y
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:231$292_Y
    connect \S \CPU_is_bne_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:231$305_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232.22-235.86"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232$304
    parameter \WIDTH 1
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233$303_Y
    connect \B $xor$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232$295_Y
    connect \S \CPU_is_blt_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232$304_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233.22-235.86"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233$303
    parameter \WIDTH 1
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:234$302_Y
    connect \B $xor$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233$298_Y
    connect \S \CPU_is_bge_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233$303_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:234.22-235.86"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:234$302
    parameter \WIDTH 1
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:235$301_Y
    connect \B $lt$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:234$299_Y
    connect \S \CPU_is_bltu_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:234$302_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:235.22-235.86"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:235$301
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ge$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:235$300_Y
    connect \S \CPU_is_bgeu_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:235$301_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294.51-294.124"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$319
    parameter \WIDTH 32
    connect \A 0
    connect \B $mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_DATA
    connect \S $lt$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$318_Y
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$319_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$562
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$561_Y
    connect \B 0
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$562_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$564
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$563_Y
    connect \B 1
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$564_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$566
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$565_Y
    connect \B 2
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$566_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$568
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$567_Y
    connect \B 3
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$568_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$570
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$569_Y
    connect \B 4
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$570_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$572
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$571_Y
    connect \B 5
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$572_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$574
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$573_Y
    connect \B 6
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$574_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$576
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$575_Y
    connect \B 7
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$576_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$578
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$577_Y
    connect \B 8
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$578_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$580
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$579_Y
    connect \B 9
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$580_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$582
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$581_Y
    connect \B 10
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$582_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$584
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$583_Y
    connect \B 11
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$584_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$586
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$585_Y
    connect \B 12
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$586_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$588
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$587_Y
    connect \B 13
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$588_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$590
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$589_Y
    connect \B 14
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$590_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$592
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$591_Y
    connect \B 15
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$592_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$594
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$593_Y
    connect \B 16
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$594_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$596
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$595_Y
    connect \B 17
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$596_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$598
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$597_Y
    connect \B 18
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$598_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$600
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$599_Y
    connect \B 19
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$600_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$602
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$601_Y
    connect \B 20
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$602_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$604
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$603_Y
    connect \B 21
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$604_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$606
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$605_Y
    connect \B 22
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$606_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$608
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$607_Y
    connect \B 23
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$608_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$610
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$609_Y
    connect \B 24
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$610_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$612
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$611_Y
    connect \B 25
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$612_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$614
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$613_Y
    connect \B 26
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$614_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$616
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$615_Y
    connect \B 27
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$616_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$618
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$617_Y
    connect \B 28
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$618_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$620
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$619_Y
    connect \B 29
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$620_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$622
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$621_Y
    connect \B 30
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$622_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306.55-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$624
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$623_Y
    connect \B 31
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$624_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$561
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[0]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[0].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$561_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$563
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[1]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[1].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$563_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$565
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[2]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[2].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$565_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$567
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[3]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[3].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$567_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$569
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[4]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[4].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$569_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$571
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[5]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[5].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$571_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$573
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[6]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[6].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$573_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$575
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[7]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[7].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$575_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$577
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[8]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[8].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$577_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$579
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[9]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[9].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$579_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$581
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[10]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[10].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$581_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$583
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[11]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[11].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$583_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$585
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[12]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[12].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$585_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$587
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[13]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[13].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$587_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$589
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[14]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[14].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$589_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$591
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[15]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[15].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$591_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$593
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[16]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[16].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$593_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$595
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[17]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[17].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$595_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$597
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[18]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[18].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$597_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$599
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[19]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[19].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$599_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$601
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[20]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[20].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$601_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$603
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[21]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[21].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$603_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$605
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[22]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[22].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$605_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$607
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[23]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[23].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$607_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$609
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[24]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[24].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$609_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$611
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[25]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[25].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$611_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$613
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[26]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[26].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$613_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$615
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[27]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[27].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$615_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$617
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[28]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[28].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$617_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$619
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[29]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[29].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$619_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$621
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[30]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[30].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$621_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307.31-308.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$623
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[31]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[31].L1_wr_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:307$623_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$626
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$625_Y
    connect \B 0
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$626_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$628
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$627_Y
    connect \B 1
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$628_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$630
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$629_Y
    connect \B 2
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$630_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$632
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$631_Y
    connect \B 3
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$632_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$634
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$633_Y
    connect \B 4
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$634_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$636
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$635_Y
    connect \B 5
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$636_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$638
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$637_Y
    connect \B 6
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$638_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$640
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$639_Y
    connect \B 7
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$640_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$642
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$641_Y
    connect \B 8
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$642_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$644
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$643_Y
    connect \B 9
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$644_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$646
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$645_Y
    connect \B 10
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$646_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$648
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$647_Y
    connect \B 11
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$648_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$650
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$649_Y
    connect \B 12
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$650_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$652
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$651_Y
    connect \B 13
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$652_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$654
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$653_Y
    connect \B 14
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$654_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326.55-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$656
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$655_Y
    connect \B 15
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$656_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$625
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[0]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[0].L1_wr_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$625_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$627
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[1]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[1].L1_wr_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$627_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$629
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[2]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[2].L1_wr_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$629_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$631
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[3]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[3].L1_wr_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$631_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$633
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[4]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[4].L1_wr_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$633_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$635
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[5]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[5].L1_wr_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$635_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$637
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[6]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[6].L1_wr_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$637_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$639
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[7]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[7].L1_wr_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$639_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$641
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[8]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[8].L1_wr_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$641_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$643
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[9]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[9].L1_wr_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$643_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$645
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[10]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[10].L1_wr_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$645_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$647
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[11]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[11].L1_wr_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$647_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$649
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[12]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[12].L1_wr_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$649_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$651
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[13]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[13].L1_wr_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$651_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$653
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[14]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[14].L1_wr_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$653_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327.31-328.75"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$655
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[15]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[15].L1_wr_a4
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:327$655_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:63.35-67.96"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:63$143
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:64$142_Y
    connect \B 0
    connect \S \CPU_reset_a1
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:63$143_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:64.22-67.96"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:64$142
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:65$141_Y
    connect \B \CPU_br_tgt_pc_a3
    connect \S \CPU_valid_taken_br_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:64$142_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:65.22-67.96"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:65$141
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:66$140_Y
    connect \B \CPU_inc_pc_a3
    connect \S \CPU_valid_load_a3
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:65$141_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:66.22-67.96"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:66$140
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:67$139_Y
    connect \B \CPU_br_tgt_pc_a3
    connect \S $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:66$137_Y
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:66$140_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:67.22-67.96"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:67$139
    parameter \WIDTH 32
    connect \A \CPU_inc_pc_a1
    connect \B \CPU_jalr_tgt_pc_a3
    connect \S $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:67$138_Y
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:67$139_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:98.36-103.20"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:98$174
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:99$173_Y
    connect \B { \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31:20] }
    connect \S \CPU_is_i_instr_a1
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:98$174_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:99.23-103.20"
  cell $mux $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:99$173
    parameter \WIDTH 32
    connect \A $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:100$172_Y
    connect \B { \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31:25] \CPU_instr_a1 [11:7] }
    connect \S \CPU_is_s_instr_a1
    connect \Y $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:99$173_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:201.42-201.79"
  cell $xor $xor$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:201$234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $xor$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:201$234_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:202.43-202.73"
  cell $xor $xor$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:202$235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_imm_a3
    connect \Y $xor$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:202$235_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232.39-232.129"
  cell $xor $xor$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232$295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232$293_Y
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232$294_Y
    connect \Y $xor$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:232$295_Y
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233.39-233.130"
  cell $xor $xor$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233$298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ge$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233$296_Y
    connect \B $ne$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233$297_Y
    connect \Y $xor$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:233$298_Y
  end
  attribute \module_not_derived 1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:730.16-730.102"
  cell \clk_gate \gen_clkP_CPU_dmem_rd_en_a5
    connect \free_clk \clk
    connect \func_en 1'1
    connect \gated_clk \clkP_CPU_dmem_rd_en_a5
    connect \gating_override 1'0
    connect \pwr_en \CPU_dmem_rd_en_a4
  end
  attribute \module_not_derived 1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:731.16-731.96"
  cell \clk_gate \gen_clkP_CPU_rd_valid_a2
    connect \free_clk \clk
    connect \func_en 1'1
    connect \gated_clk \clkP_CPU_rd_valid_a2
    connect \gating_override 1'0
    connect \pwr_en \CPU_rd_valid_a1
  end
  attribute \module_not_derived 1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:732.16-732.96"
  cell \clk_gate \gen_clkP_CPU_rd_valid_a3
    connect \free_clk \clk
    connect \func_en 1'1
    connect \gated_clk \clkP_CPU_rd_valid_a3
    connect \gating_override 1'0
    connect \pwr_en \CPU_rd_valid_a2
  end
  attribute \module_not_derived 1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:733.16-733.96"
  cell \clk_gate \gen_clkP_CPU_rd_valid_a4
    connect \free_clk \clk
    connect \func_en 1'1
    connect \gated_clk \clkP_CPU_rd_valid_a4
    connect \gating_override 1'0
    connect \pwr_en \CPU_rd_valid_a3
  end
  attribute \module_not_derived 1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:734.16-734.96"
  cell \clk_gate \gen_clkP_CPU_rd_valid_a5
    connect \free_clk \clk
    connect \func_en 1'1
    connect \gated_clk \clkP_CPU_rd_valid_a5
    connect \gating_override 1'0
    connect \pwr_en \CPU_rd_valid_a4
  end
  attribute \module_not_derived 1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:735.16-735.99"
  cell \clk_gate \gen_clkP_CPU_rs1_valid_a2
    connect \free_clk \clk
    connect \func_en 1'1
    connect \gated_clk \clkP_CPU_rs1_valid_a2
    connect \gating_override 1'0
    connect \pwr_en \CPU_rs1_valid_a1
  end
  attribute \module_not_derived 1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:736.16-736.99"
  cell \clk_gate \gen_clkP_CPU_rs2_valid_a2
    connect \free_clk \clk
    connect \func_en 1'1
    connect \gated_clk \clkP_CPU_rs2_valid_a2
    connect \gating_override 1'0
    connect \pwr_en \CPU_rs2_valid_a1
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:263.7-265.10"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:263$317
    assign { } { }
    assign $0\out[9:0] \CPU_Xreg_value_a5[14] [9:0]
    sync posedge \clk_ayu
      update \out $0\out[9:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0$560
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\instrs[0][31:0] 1331
    assign $0\instrs[1][31:0] 329523
    assign $0\instrs[2][31:0] 10814995
    assign $0\instrs[3][31:0] 329395
    assign $0\instrs[4][31:0] 15107891
    assign $0\instrs[5][31:0] 1476243
    assign $0\instrs[6][31:0] 32'11111110110001101100110011100011
    assign $0\instrs[7][31:0] 460083
    assign $0\instrs[8][31:0] 10494499
    assign $0\instrs[9][31:0] 4204419
    assign $0\CPU_Imem_instr_a1[0][31:0] 1331
    assign $0\CPU_Imem_instr_a1[1][31:0] 329523
    assign $0\CPU_Imem_instr_a1[2][31:0] 10814995
    assign $0\CPU_Imem_instr_a1[3][31:0] 329395
    assign $0\CPU_Imem_instr_a1[4][31:0] 15107891
    assign $0\CPU_Imem_instr_a1[5][31:0] 1476243
    assign $0\CPU_Imem_instr_a1[6][31:0] 32'11111110110001101100110011100011
    assign $0\CPU_Imem_instr_a1[7][31:0] 460083
    assign $0\CPU_Imem_instr_a1[8][31:0] 10494499
    assign $0\CPU_Imem_instr_a1[9][31:0] 4204419
    assign $0\CPU_Xreg_value_a3[0][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$562_Y
    assign $0\CPU_Xreg_value_a3[1][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$564_Y
    assign $0\CPU_Xreg_value_a3[2][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$566_Y
    assign $0\CPU_Xreg_value_a3[3][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$568_Y
    assign $0\CPU_Xreg_value_a3[4][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$570_Y
    assign $0\CPU_Xreg_value_a3[5][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$572_Y
    assign $0\CPU_Xreg_value_a3[6][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$574_Y
    assign $0\CPU_Xreg_value_a3[7][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$576_Y
    assign $0\CPU_Xreg_value_a3[8][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$578_Y
    assign $0\CPU_Xreg_value_a3[9][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$580_Y
    assign $0\CPU_Xreg_value_a3[10][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$582_Y
    assign $0\CPU_Xreg_value_a3[11][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$584_Y
    assign $0\CPU_Xreg_value_a3[12][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$586_Y
    assign $0\CPU_Xreg_value_a3[13][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$588_Y
    assign $0\CPU_Xreg_value_a3[14][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$590_Y
    assign $0\CPU_Xreg_value_a3[15][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$592_Y
    assign $0\CPU_Xreg_value_a3[16][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$594_Y
    assign $0\CPU_Xreg_value_a3[17][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$596_Y
    assign $0\CPU_Xreg_value_a3[18][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$598_Y
    assign $0\CPU_Xreg_value_a3[19][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$600_Y
    assign $0\CPU_Xreg_value_a3[20][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$602_Y
    assign $0\CPU_Xreg_value_a3[21][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$604_Y
    assign $0\CPU_Xreg_value_a3[22][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$606_Y
    assign $0\CPU_Xreg_value_a3[23][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$608_Y
    assign $0\CPU_Xreg_value_a3[24][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$610_Y
    assign $0\CPU_Xreg_value_a3[25][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$612_Y
    assign $0\CPU_Xreg_value_a3[26][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$614_Y
    assign $0\CPU_Xreg_value_a3[27][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$616_Y
    assign $0\CPU_Xreg_value_a3[28][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$618_Y
    assign $0\CPU_Xreg_value_a3[29][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$620_Y
    assign $0\CPU_Xreg_value_a3[30][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$622_Y
    assign $0\CPU_Xreg_value_a3[31][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:306$624_Y
    assign $0\CPU_Dmem_value_a4[0][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$626_Y
    assign $0\CPU_Dmem_value_a4[1][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$628_Y
    assign $0\CPU_Dmem_value_a4[2][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$630_Y
    assign $0\CPU_Dmem_value_a4[3][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$632_Y
    assign $0\CPU_Dmem_value_a4[4][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$634_Y
    assign $0\CPU_Dmem_value_a4[5][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$636_Y
    assign $0\CPU_Dmem_value_a4[6][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$638_Y
    assign $0\CPU_Dmem_value_a4[7][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$640_Y
    assign $0\CPU_Dmem_value_a4[8][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$642_Y
    assign $0\CPU_Dmem_value_a4[9][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$644_Y
    assign $0\CPU_Dmem_value_a4[10][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$646_Y
    assign $0\CPU_Dmem_value_a4[11][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$648_Y
    assign $0\CPU_Dmem_value_a4[12][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$650_Y
    assign $0\CPU_Dmem_value_a4[13][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$652_Y
    assign $0\CPU_Dmem_value_a4[14][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$654_Y
    assign $0\CPU_Dmem_value_a4[15][31:0] $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:326$656_Y
    sync always
      update \CPU_Dmem_value_a4[0] $0\CPU_Dmem_value_a4[0][31:0]
      update \CPU_Dmem_value_a4[1] $0\CPU_Dmem_value_a4[1][31:0]
      update \CPU_Dmem_value_a4[2] $0\CPU_Dmem_value_a4[2][31:0]
      update \CPU_Dmem_value_a4[3] $0\CPU_Dmem_value_a4[3][31:0]
      update \CPU_Dmem_value_a4[4] $0\CPU_Dmem_value_a4[4][31:0]
      update \CPU_Dmem_value_a4[5] $0\CPU_Dmem_value_a4[5][31:0]
      update \CPU_Dmem_value_a4[6] $0\CPU_Dmem_value_a4[6][31:0]
      update \CPU_Dmem_value_a4[7] $0\CPU_Dmem_value_a4[7][31:0]
      update \CPU_Dmem_value_a4[8] $0\CPU_Dmem_value_a4[8][31:0]
      update \CPU_Dmem_value_a4[9] $0\CPU_Dmem_value_a4[9][31:0]
      update \CPU_Dmem_value_a4[10] $0\CPU_Dmem_value_a4[10][31:0]
      update \CPU_Dmem_value_a4[11] $0\CPU_Dmem_value_a4[11][31:0]
      update \CPU_Dmem_value_a4[12] $0\CPU_Dmem_value_a4[12][31:0]
      update \CPU_Dmem_value_a4[13] $0\CPU_Dmem_value_a4[13][31:0]
      update \CPU_Dmem_value_a4[14] $0\CPU_Dmem_value_a4[14][31:0]
      update \CPU_Dmem_value_a4[15] $0\CPU_Dmem_value_a4[15][31:0]
      update \CPU_Imem_instr_a1[0] $0\CPU_Imem_instr_a1[0][31:0]
      update \CPU_Imem_instr_a1[1] $0\CPU_Imem_instr_a1[1][31:0]
      update \CPU_Imem_instr_a1[2] $0\CPU_Imem_instr_a1[2][31:0]
      update \CPU_Imem_instr_a1[3] $0\CPU_Imem_instr_a1[3][31:0]
      update \CPU_Imem_instr_a1[4] $0\CPU_Imem_instr_a1[4][31:0]
      update \CPU_Imem_instr_a1[5] $0\CPU_Imem_instr_a1[5][31:0]
      update \CPU_Imem_instr_a1[6] $0\CPU_Imem_instr_a1[6][31:0]
      update \CPU_Imem_instr_a1[7] $0\CPU_Imem_instr_a1[7][31:0]
      update \CPU_Imem_instr_a1[8] $0\CPU_Imem_instr_a1[8][31:0]
      update \CPU_Imem_instr_a1[9] $0\CPU_Imem_instr_a1[9][31:0]
      update \CPU_Xreg_value_a3[0] $0\CPU_Xreg_value_a3[0][31:0]
      update \CPU_Xreg_value_a3[1] $0\CPU_Xreg_value_a3[1][31:0]
      update \CPU_Xreg_value_a3[2] $0\CPU_Xreg_value_a3[2][31:0]
      update \CPU_Xreg_value_a3[3] $0\CPU_Xreg_value_a3[3][31:0]
      update \CPU_Xreg_value_a3[4] $0\CPU_Xreg_value_a3[4][31:0]
      update \CPU_Xreg_value_a3[5] $0\CPU_Xreg_value_a3[5][31:0]
      update \CPU_Xreg_value_a3[6] $0\CPU_Xreg_value_a3[6][31:0]
      update \CPU_Xreg_value_a3[7] $0\CPU_Xreg_value_a3[7][31:0]
      update \CPU_Xreg_value_a3[8] $0\CPU_Xreg_value_a3[8][31:0]
      update \CPU_Xreg_value_a3[9] $0\CPU_Xreg_value_a3[9][31:0]
      update \CPU_Xreg_value_a3[10] $0\CPU_Xreg_value_a3[10][31:0]
      update \CPU_Xreg_value_a3[11] $0\CPU_Xreg_value_a3[11][31:0]
      update \CPU_Xreg_value_a3[12] $0\CPU_Xreg_value_a3[12][31:0]
      update \CPU_Xreg_value_a3[13] $0\CPU_Xreg_value_a3[13][31:0]
      update \CPU_Xreg_value_a3[14] $0\CPU_Xreg_value_a3[14][31:0]
      update \CPU_Xreg_value_a3[15] $0\CPU_Xreg_value_a3[15][31:0]
      update \CPU_Xreg_value_a3[16] $0\CPU_Xreg_value_a3[16][31:0]
      update \CPU_Xreg_value_a3[17] $0\CPU_Xreg_value_a3[17][31:0]
      update \CPU_Xreg_value_a3[18] $0\CPU_Xreg_value_a3[18][31:0]
      update \CPU_Xreg_value_a3[19] $0\CPU_Xreg_value_a3[19][31:0]
      update \CPU_Xreg_value_a3[20] $0\CPU_Xreg_value_a3[20][31:0]
      update \CPU_Xreg_value_a3[21] $0\CPU_Xreg_value_a3[21][31:0]
      update \CPU_Xreg_value_a3[22] $0\CPU_Xreg_value_a3[22][31:0]
      update \CPU_Xreg_value_a3[23] $0\CPU_Xreg_value_a3[23][31:0]
      update \CPU_Xreg_value_a3[24] $0\CPU_Xreg_value_a3[24][31:0]
      update \CPU_Xreg_value_a3[25] $0\CPU_Xreg_value_a3[25][31:0]
      update \CPU_Xreg_value_a3[26] $0\CPU_Xreg_value_a3[26][31:0]
      update \CPU_Xreg_value_a3[27] $0\CPU_Xreg_value_a3[27][31:0]
      update \CPU_Xreg_value_a3[28] $0\CPU_Xreg_value_a3[28][31:0]
      update \CPU_Xreg_value_a3[29] $0\CPU_Xreg_value_a3[29][31:0]
      update \CPU_Xreg_value_a3[30] $0\CPU_Xreg_value_a3[30][31:0]
      update \CPU_Xreg_value_a3[31] $0\CPU_Xreg_value_a3[31][31:0]
      update \instrs[0] $0\instrs[0][31:0]
      update \instrs[1] $0\instrs[1][31:0]
      update \instrs[2] $0\instrs[2][31:0]
      update \instrs[3] $0\instrs[3][31:0]
      update \instrs[4] $0\instrs[4][31:0]
      update \instrs[5] $0\instrs[5][31:0]
      update \instrs[6] $0\instrs[6][31:0]
      update \instrs[7] $0\instrs[7][31:0]
      update \instrs[8] $0\instrs[8][31:0]
      update \instrs[9] $0\instrs[9][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0$657
    assign { } { }
    assign $0$mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_DATA[31:0]$658 $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_DATA[31:0]$659
    attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
    switch $mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_ADDR
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'0000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_DATA[31:0]$659 \CPU_Imem_instr_a1[0]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'0001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_DATA[31:0]$659 \CPU_Imem_instr_a1[1]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'0010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_DATA[31:0]$659 \CPU_Imem_instr_a1[2]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'0011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_DATA[31:0]$659 \CPU_Imem_instr_a1[3]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'0100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_DATA[31:0]$659 \CPU_Imem_instr_a1[4]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'0101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_DATA[31:0]$659 \CPU_Imem_instr_a1[5]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'0110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_DATA[31:0]$659 \CPU_Imem_instr_a1[6]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'0111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_DATA[31:0]$659 \CPU_Imem_instr_a1[7]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'1000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_DATA[31:0]$659 \CPU_Imem_instr_a1[8]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'1001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_DATA[31:0]$659 \CPU_Imem_instr_a1[9]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_DATA[31:0]$659 32'x
    end
    sync always
      update $mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_DATA $0$mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_DATA[31:0]$658
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0$660
    assign { } { }
    assign $0$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$661 $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662
    attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
    switch $mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_ADDR
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'00000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[0]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'00001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[1]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'00010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[2]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'00011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[3]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'00100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[4]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'00101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[5]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'00110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[6]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'00111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[7]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'01000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[8]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'01001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[9]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'01010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[10]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'01011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[11]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'01100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[12]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'01101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[13]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'01110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[14]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'01111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[15]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'10000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[16]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'10001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[17]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'10010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[18]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'10011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[19]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'10100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[20]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'10101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[21]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'10110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[22]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'10111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[23]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'11000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[24]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'11001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[25]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'11010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[26]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'11011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[27]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'11100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[28]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'11101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[29]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'11110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[30]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'11111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 \CPU_Xreg_value_a4[31]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$662 32'x
    end
    sync always
      update $mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA $0$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA[31:0]$661
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0$663
    assign { } { }
    assign $0$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$664 $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665
    attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
    switch $mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_ADDR
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'00000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[0]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'00001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[1]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'00010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[2]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'00011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[3]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'00100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[4]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'00101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[5]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'00110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[6]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'00111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[7]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'01000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[8]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'01001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[9]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'01010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[10]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'01011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[11]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'01100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[12]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'01101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[13]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'01110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[14]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'01111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[15]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'10000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[16]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'10001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[17]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'10010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[18]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'10011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[19]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'10100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[20]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'10101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[21]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'10110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[22]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'10111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[23]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'11000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[24]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'11001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[25]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'11010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[26]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'11011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[27]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'11100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[28]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'11101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[29]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'11110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[30]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 5'11111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 \CPU_Xreg_value_a4[31]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$665 32'x
    end
    sync always
      update $mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA $0$mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA[31:0]$664
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0$666
    assign { } { }
    assign $0$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$667 $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$668
    attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
    switch $mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_ADDR
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'0000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$668 \CPU_Dmem_value_a5[0]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'0001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$668 \CPU_Dmem_value_a5[1]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'0010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$668 \CPU_Dmem_value_a5[2]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'0011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$668 \CPU_Dmem_value_a5[3]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'0100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$668 \CPU_Dmem_value_a5[4]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'0101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$668 \CPU_Dmem_value_a5[5]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'0110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$668 \CPU_Dmem_value_a5[6]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'0111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$668 \CPU_Dmem_value_a5[7]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'1000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$668 \CPU_Dmem_value_a5[8]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'1001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$668 \CPU_Dmem_value_a5[9]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'1010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$668 \CPU_Dmem_value_a5[10]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'1011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$668 \CPU_Dmem_value_a5[11]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'1100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$668 \CPU_Dmem_value_a5[12]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'1101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$668 \CPU_Dmem_value_a5[13]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'1110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$668 \CPU_Dmem_value_a5[14]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 4'1111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$668 \CPU_Dmem_value_a5[15]
      attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:0.0-0.0"
      case 
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$668 32'x
    end
    sync always
      update $mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA $0$mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA[31:0]$667
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:450.7-450.78"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:450$5
    assign { } { }
    assign $0\CPU_br_tgt_pc_a3[31:0] \CPU_br_tgt_pc_a2
    sync posedge \clk
      update \CPU_br_tgt_pc_a3 $0\CPU_br_tgt_pc_a3[31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:453.7-453.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:453$6
    assign { } { }
    assign $0\CPU_clk_ayu_a1[0:0] \CPU_clk_ayu_a0
    sync posedge \clk
      update \CPU_clk_ayu_a1 $0\CPU_clk_ayu_a1[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:454.7-454.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:454$7
    assign { } { }
    assign $0\CPU_clk_ayu_a2[0:0] \CPU_clk_ayu_a1
    sync posedge \clk
      update \CPU_clk_ayu_a2 $0\CPU_clk_ayu_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:455.7-455.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:455$8
    assign { } { }
    assign $0\CPU_clk_ayu_a3[0:0] \CPU_clk_ayu_a2
    sync posedge \clk
      update \CPU_clk_ayu_a3 $0\CPU_clk_ayu_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:456.7-456.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:456$9
    assign { } { }
    assign $0\CPU_clk_ayu_a4[0:0] \CPU_clk_ayu_a3
    sync posedge \clk
      update \CPU_clk_ayu_a4 $0\CPU_clk_ayu_a4[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:457.7-457.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:457$10
    assign { } { }
    assign $0\CPU_clk_ayu_a5[0:0] \CPU_clk_ayu_a4
    sync posedge \clk
      update \CPU_clk_ayu_a5 $0\CPU_clk_ayu_a5[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:460.7-460.105"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:460$11
    assign { } { }
    assign $0\CPU_dmem_rd_data_a5[31:0] \w_CPU_dmem_rd_data_a4
    sync posedge \clkP_CPU_dmem_rd_en_a5
      update \CPU_dmem_rd_data_a5 $0\CPU_dmem_rd_data_a5[31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:463.7-463.84"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:463$12
    assign { } { }
    assign $0\CPU_imem_rd_addr_a1[31:0] \CPU_imem_rd_addr_a0
    sync posedge \clk
      update \CPU_imem_rd_addr_a1 $0\CPU_imem_rd_addr_a1[31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:466.7-466.68"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:466$13
    assign { } { }
    assign $0\CPU_imem_rd_en_a1[0:0] \CPU_imem_rd_en_a0
    sync posedge \clk
      update \CPU_imem_rd_en_a1 $0\CPU_imem_rd_en_a1[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:469.7-469.66"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:469$14
    assign { } { }
    assign $0\CPU_imm_a2[31:0] \CPU_imm_a1
    sync posedge \clk
      update \CPU_imm_a2 $0\CPU_imm_a2[31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:470.7-470.66"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:470$15
    assign { } { }
    assign $0\CPU_imm_a3[31:0] \CPU_imm_a2
    sync posedge \clk
      update \CPU_imm_a3 $0\CPU_imm_a3[31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:473.7-473.72"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:473$16
    assign { } { }
    assign $0\CPU_inc_pc_a2[31:0] \CPU_inc_pc_a1
    sync posedge \clk
      update \CPU_inc_pc_a2 $0\CPU_inc_pc_a2[31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:474.7-474.72"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:474$17
    assign { } { }
    assign $0\CPU_inc_pc_a3[31:0] \CPU_inc_pc_a2
    sync posedge \clk
      update \CPU_inc_pc_a3 $0\CPU_inc_pc_a3[31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:477.7-477.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:477$18
    assign { } { }
    assign $0\CPU_is_add_a2[0:0] \CPU_is_add_a1
    sync posedge \clk
      update \CPU_is_add_a2 $0\CPU_is_add_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:478.7-478.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:478$19
    assign { } { }
    assign $0\CPU_is_add_a3[0:0] \CPU_is_add_a2
    sync posedge \clk
      update \CPU_is_add_a3 $0\CPU_is_add_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:481.7-481.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:481$20
    assign { } { }
    assign $0\CPU_is_addi_a2[0:0] \CPU_is_addi_a1
    sync posedge \clk
      update \CPU_is_addi_a2 $0\CPU_is_addi_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:482.7-482.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:482$21
    assign { } { }
    assign $0\CPU_is_addi_a3[0:0] \CPU_is_addi_a2
    sync posedge \clk
      update \CPU_is_addi_a3 $0\CPU_is_addi_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:485.7-485.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:485$22
    assign { } { }
    assign $0\CPU_is_and_a2[0:0] \CPU_is_and_a1
    sync posedge \clk
      update \CPU_is_and_a2 $0\CPU_is_and_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:486.7-486.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:486$23
    assign { } { }
    assign $0\CPU_is_and_a3[0:0] \CPU_is_and_a2
    sync posedge \clk
      update \CPU_is_and_a3 $0\CPU_is_and_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:489.7-489.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:489$24
    assign { } { }
    assign $0\CPU_is_andi_a2[0:0] \CPU_is_andi_a1
    sync posedge \clk
      update \CPU_is_andi_a2 $0\CPU_is_andi_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:490.7-490.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:490$25
    assign { } { }
    assign $0\CPU_is_andi_a3[0:0] \CPU_is_andi_a2
    sync posedge \clk
      update \CPU_is_andi_a3 $0\CPU_is_andi_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:493.7-493.64"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:493$26
    assign { } { }
    assign $0\CPU_is_auipc_a2[0:0] \CPU_is_auipc_a1
    sync posedge \clk
      update \CPU_is_auipc_a2 $0\CPU_is_auipc_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:494.7-494.64"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:494$27
    assign { } { }
    assign $0\CPU_is_auipc_a3[0:0] \CPU_is_auipc_a2
    sync posedge \clk
      update \CPU_is_auipc_a3 $0\CPU_is_auipc_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:497.7-497.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:497$28
    assign { } { }
    assign $0\CPU_is_beq_a2[0:0] \CPU_is_beq_a1
    sync posedge \clk
      update \CPU_is_beq_a2 $0\CPU_is_beq_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:498.7-498.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:498$29
    assign { } { }
    assign $0\CPU_is_beq_a3[0:0] \CPU_is_beq_a2
    sync posedge \clk
      update \CPU_is_beq_a3 $0\CPU_is_beq_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:499.7-499.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:499$30
    assign { } { }
    assign $0\CPU_is_beq_a4[0:0] \CPU_is_beq_a3
    sync posedge \clk
      update \CPU_is_beq_a4 $0\CPU_is_beq_a4[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:500.7-500.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:500$31
    assign { } { }
    assign $0\CPU_is_beq_a5[0:0] \CPU_is_beq_a4
    sync posedge \clk
      update \CPU_is_beq_a5 $0\CPU_is_beq_a5[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:503.7-503.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:503$32
    assign { } { }
    assign $0\CPU_is_bge_a2[0:0] \CPU_is_bge_a1
    sync posedge \clk
      update \CPU_is_bge_a2 $0\CPU_is_bge_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:504.7-504.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:504$33
    assign { } { }
    assign $0\CPU_is_bge_a3[0:0] \CPU_is_bge_a2
    sync posedge \clk
      update \CPU_is_bge_a3 $0\CPU_is_bge_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:505.7-505.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:505$34
    assign { } { }
    assign $0\CPU_is_bge_a4[0:0] \CPU_is_bge_a3
    sync posedge \clk
      update \CPU_is_bge_a4 $0\CPU_is_bge_a4[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:506.7-506.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:506$35
    assign { } { }
    assign $0\CPU_is_bge_a5[0:0] \CPU_is_bge_a4
    sync posedge \clk
      update \CPU_is_bge_a5 $0\CPU_is_bge_a5[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:509.7-509.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:509$36
    assign { } { }
    assign $0\CPU_is_bgeu_a2[0:0] \CPU_is_bgeu_a1
    sync posedge \clk
      update \CPU_is_bgeu_a2 $0\CPU_is_bgeu_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:510.7-510.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:510$37
    assign { } { }
    assign $0\CPU_is_bgeu_a3[0:0] \CPU_is_bgeu_a2
    sync posedge \clk
      update \CPU_is_bgeu_a3 $0\CPU_is_bgeu_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:511.7-511.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:511$38
    assign { } { }
    assign $0\CPU_is_bgeu_a4[0:0] \CPU_is_bgeu_a3
    sync posedge \clk
      update \CPU_is_bgeu_a4 $0\CPU_is_bgeu_a4[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:512.7-512.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:512$39
    assign { } { }
    assign $0\CPU_is_bgeu_a5[0:0] \CPU_is_bgeu_a4
    sync posedge \clk
      update \CPU_is_bgeu_a5 $0\CPU_is_bgeu_a5[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:515.7-515.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:515$40
    assign { } { }
    assign $0\CPU_is_blt_a2[0:0] \CPU_is_blt_a1
    sync posedge \clk
      update \CPU_is_blt_a2 $0\CPU_is_blt_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:516.7-516.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:516$41
    assign { } { }
    assign $0\CPU_is_blt_a3[0:0] \CPU_is_blt_a2
    sync posedge \clk
      update \CPU_is_blt_a3 $0\CPU_is_blt_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:517.7-517.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:517$42
    assign { } { }
    assign $0\CPU_is_blt_a4[0:0] \CPU_is_blt_a3
    sync posedge \clk
      update \CPU_is_blt_a4 $0\CPU_is_blt_a4[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:518.7-518.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:518$43
    assign { } { }
    assign $0\CPU_is_blt_a5[0:0] \CPU_is_blt_a4
    sync posedge \clk
      update \CPU_is_blt_a5 $0\CPU_is_blt_a5[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:521.7-521.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:521$44
    assign { } { }
    assign $0\CPU_is_bltu_a2[0:0] \CPU_is_bltu_a1
    sync posedge \clk
      update \CPU_is_bltu_a2 $0\CPU_is_bltu_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:522.7-522.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:522$45
    assign { } { }
    assign $0\CPU_is_bltu_a3[0:0] \CPU_is_bltu_a2
    sync posedge \clk
      update \CPU_is_bltu_a3 $0\CPU_is_bltu_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:523.7-523.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:523$46
    assign { } { }
    assign $0\CPU_is_bltu_a4[0:0] \CPU_is_bltu_a3
    sync posedge \clk
      update \CPU_is_bltu_a4 $0\CPU_is_bltu_a4[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:524.7-524.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:524$47
    assign { } { }
    assign $0\CPU_is_bltu_a5[0:0] \CPU_is_bltu_a4
    sync posedge \clk
      update \CPU_is_bltu_a5 $0\CPU_is_bltu_a5[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:527.7-527.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:527$48
    assign { } { }
    assign $0\CPU_is_bne_a2[0:0] \CPU_is_bne_a1
    sync posedge \clk
      update \CPU_is_bne_a2 $0\CPU_is_bne_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:528.7-528.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:528$49
    assign { } { }
    assign $0\CPU_is_bne_a3[0:0] \CPU_is_bne_a2
    sync posedge \clk
      update \CPU_is_bne_a3 $0\CPU_is_bne_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:529.7-529.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:529$50
    assign { } { }
    assign $0\CPU_is_bne_a4[0:0] \CPU_is_bne_a3
    sync posedge \clk
      update \CPU_is_bne_a4 $0\CPU_is_bne_a4[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:530.7-530.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:530$51
    assign { } { }
    assign $0\CPU_is_bne_a5[0:0] \CPU_is_bne_a4
    sync posedge \clk
      update \CPU_is_bne_a5 $0\CPU_is_bne_a5[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:533.7-533.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:533$52
    assign { } { }
    assign $0\CPU_is_jal_a2[0:0] \CPU_is_jal_a1
    sync posedge \clk
      update \CPU_is_jal_a2 $0\CPU_is_jal_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:534.7-534.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:534$53
    assign { } { }
    assign $0\CPU_is_jal_a3[0:0] \CPU_is_jal_a2
    sync posedge \clk
      update \CPU_is_jal_a3 $0\CPU_is_jal_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:537.7-537.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:537$54
    assign { } { }
    assign $0\CPU_is_jalr_a2[0:0] \CPU_is_jalr_a1
    sync posedge \clk
      update \CPU_is_jalr_a2 $0\CPU_is_jalr_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:538.7-538.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:538$55
    assign { } { }
    assign $0\CPU_is_jalr_a3[0:0] \CPU_is_jalr_a2
    sync posedge \clk
      update \CPU_is_jalr_a3 $0\CPU_is_jalr_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:541.7-541.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:541$56
    assign { } { }
    assign $0\CPU_is_jump_a2[0:0] \CPU_is_jump_a1
    sync posedge \clk
      update \CPU_is_jump_a2 $0\CPU_is_jump_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:542.7-542.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:542$57
    assign { } { }
    assign $0\CPU_is_jump_a3[0:0] \CPU_is_jump_a2
    sync posedge \clk
      update \CPU_is_jump_a3 $0\CPU_is_jump_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:545.7-545.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:545$58
    assign { } { }
    assign $0\CPU_is_load_a2[0:0] \CPU_is_load_a1
    sync posedge \clk
      update \CPU_is_load_a2 $0\CPU_is_load_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:546.7-546.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:546$59
    assign { } { }
    assign $0\CPU_is_load_a3[0:0] \CPU_is_load_a2
    sync posedge \clk
      update \CPU_is_load_a3 $0\CPU_is_load_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:549.7-549.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:549$60
    assign { } { }
    assign $0\CPU_is_lui_a2[0:0] \CPU_is_lui_a1
    sync posedge \clk
      update \CPU_is_lui_a2 $0\CPU_is_lui_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:550.7-550.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:550$61
    assign { } { }
    assign $0\CPU_is_lui_a3[0:0] \CPU_is_lui_a2
    sync posedge \clk
      update \CPU_is_lui_a3 $0\CPU_is_lui_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:553.7-553.58"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:553$62
    assign { } { }
    assign $0\CPU_is_or_a2[0:0] \CPU_is_or_a1
    sync posedge \clk
      update \CPU_is_or_a2 $0\CPU_is_or_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:554.7-554.58"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:554$63
    assign { } { }
    assign $0\CPU_is_or_a3[0:0] \CPU_is_or_a2
    sync posedge \clk
      update \CPU_is_or_a3 $0\CPU_is_or_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:557.7-557.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:557$64
    assign { } { }
    assign $0\CPU_is_ori_a2[0:0] \CPU_is_ori_a1
    sync posedge \clk
      update \CPU_is_ori_a2 $0\CPU_is_ori_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:558.7-558.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:558$65
    assign { } { }
    assign $0\CPU_is_ori_a3[0:0] \CPU_is_ori_a2
    sync posedge \clk
      update \CPU_is_ori_a3 $0\CPU_is_ori_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:561.7-561.68"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:561$66
    assign { } { }
    assign $0\CPU_is_s_instr_a2[0:0] \CPU_is_s_instr_a1
    sync posedge \clk
      update \CPU_is_s_instr_a2 $0\CPU_is_s_instr_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:562.7-562.68"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:562$67
    assign { } { }
    assign $0\CPU_is_s_instr_a3[0:0] \CPU_is_s_instr_a2
    sync posedge \clk
      update \CPU_is_s_instr_a3 $0\CPU_is_s_instr_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:563.7-563.68"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:563$68
    assign { } { }
    assign $0\CPU_is_s_instr_a4[0:0] \CPU_is_s_instr_a3
    sync posedge \clk
      update \CPU_is_s_instr_a4 $0\CPU_is_s_instr_a4[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:566.7-566.58"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:566$69
    assign { } { }
    assign $0\CPU_is_sb_a2[0:0] \CPU_is_sb_a1
    sync posedge \clk
      update \CPU_is_sb_a2 $0\CPU_is_sb_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:567.7-567.58"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:567$70
    assign { } { }
    assign $0\CPU_is_sb_a3[0:0] \CPU_is_sb_a2
    sync posedge \clk
      update \CPU_is_sb_a3 $0\CPU_is_sb_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:568.7-568.58"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:568$71
    assign { } { }
    assign $0\CPU_is_sb_a4[0:0] \CPU_is_sb_a3
    sync posedge \clk
      update \CPU_is_sb_a4 $0\CPU_is_sb_a4[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:569.7-569.58"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:569$72
    assign { } { }
    assign $0\CPU_is_sb_a5[0:0] \CPU_is_sb_a4
    sync posedge \clk
      update \CPU_is_sb_a5 $0\CPU_is_sb_a5[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:572.7-572.58"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:572$73
    assign { } { }
    assign $0\CPU_is_sh_a2[0:0] \CPU_is_sh_a1
    sync posedge \clk
      update \CPU_is_sh_a2 $0\CPU_is_sh_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:573.7-573.58"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:573$74
    assign { } { }
    assign $0\CPU_is_sh_a3[0:0] \CPU_is_sh_a2
    sync posedge \clk
      update \CPU_is_sh_a3 $0\CPU_is_sh_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:574.7-574.58"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:574$75
    assign { } { }
    assign $0\CPU_is_sh_a4[0:0] \CPU_is_sh_a3
    sync posedge \clk
      update \CPU_is_sh_a4 $0\CPU_is_sh_a4[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:575.7-575.58"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:575$76
    assign { } { }
    assign $0\CPU_is_sh_a5[0:0] \CPU_is_sh_a4
    sync posedge \clk
      update \CPU_is_sh_a5 $0\CPU_is_sh_a5[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:578.7-578.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:578$77
    assign { } { }
    assign $0\CPU_is_sll_a2[0:0] \CPU_is_sll_a1
    sync posedge \clk
      update \CPU_is_sll_a2 $0\CPU_is_sll_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:579.7-579.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:579$78
    assign { } { }
    assign $0\CPU_is_sll_a3[0:0] \CPU_is_sll_a2
    sync posedge \clk
      update \CPU_is_sll_a3 $0\CPU_is_sll_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:582.7-582.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:582$79
    assign { } { }
    assign $0\CPU_is_slli_a2[0:0] \CPU_is_slli_a1
    sync posedge \clk
      update \CPU_is_slli_a2 $0\CPU_is_slli_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:583.7-583.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:583$80
    assign { } { }
    assign $0\CPU_is_slli_a3[0:0] \CPU_is_slli_a2
    sync posedge \clk
      update \CPU_is_slli_a3 $0\CPU_is_slli_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:586.7-586.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:586$81
    assign { } { }
    assign $0\CPU_is_slt_a2[0:0] \CPU_is_slt_a1
    sync posedge \clk
      update \CPU_is_slt_a2 $0\CPU_is_slt_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:587.7-587.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:587$82
    assign { } { }
    assign $0\CPU_is_slt_a3[0:0] \CPU_is_slt_a2
    sync posedge \clk
      update \CPU_is_slt_a3 $0\CPU_is_slt_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:590.7-590.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:590$83
    assign { } { }
    assign $0\CPU_is_slti_a2[0:0] \CPU_is_slti_a1
    sync posedge \clk
      update \CPU_is_slti_a2 $0\CPU_is_slti_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:591.7-591.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:591$84
    assign { } { }
    assign $0\CPU_is_slti_a3[0:0] \CPU_is_slti_a2
    sync posedge \clk
      update \CPU_is_slti_a3 $0\CPU_is_slti_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:594.7-594.64"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:594$85
    assign { } { }
    assign $0\CPU_is_sltiu_a2[0:0] \CPU_is_sltiu_a1
    sync posedge \clk
      update \CPU_is_sltiu_a2 $0\CPU_is_sltiu_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:595.7-595.64"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:595$86
    assign { } { }
    assign $0\CPU_is_sltiu_a3[0:0] \CPU_is_sltiu_a2
    sync posedge \clk
      update \CPU_is_sltiu_a3 $0\CPU_is_sltiu_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:598.7-598.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:598$87
    assign { } { }
    assign $0\CPU_is_sltu_a2[0:0] \CPU_is_sltu_a1
    sync posedge \clk
      update \CPU_is_sltu_a2 $0\CPU_is_sltu_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:599.7-599.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:599$88
    assign { } { }
    assign $0\CPU_is_sltu_a3[0:0] \CPU_is_sltu_a2
    sync posedge \clk
      update \CPU_is_sltu_a3 $0\CPU_is_sltu_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:602.7-602.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:602$89
    assign { } { }
    assign $0\CPU_is_sra_a2[0:0] \CPU_is_sra_a1
    sync posedge \clk
      update \CPU_is_sra_a2 $0\CPU_is_sra_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:603.7-603.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:603$90
    assign { } { }
    assign $0\CPU_is_sra_a3[0:0] \CPU_is_sra_a2
    sync posedge \clk
      update \CPU_is_sra_a3 $0\CPU_is_sra_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:606.7-606.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:606$91
    assign { } { }
    assign $0\CPU_is_srai_a2[0:0] \CPU_is_srai_a1
    sync posedge \clk
      update \CPU_is_srai_a2 $0\CPU_is_srai_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:607.7-607.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:607$92
    assign { } { }
    assign $0\CPU_is_srai_a3[0:0] \CPU_is_srai_a2
    sync posedge \clk
      update \CPU_is_srai_a3 $0\CPU_is_srai_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:610.7-610.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:610$93
    assign { } { }
    assign $0\CPU_is_srl_a2[0:0] \CPU_is_srl_a1
    sync posedge \clk
      update \CPU_is_srl_a2 $0\CPU_is_srl_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:611.7-611.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:611$94
    assign { } { }
    assign $0\CPU_is_srl_a3[0:0] \CPU_is_srl_a2
    sync posedge \clk
      update \CPU_is_srl_a3 $0\CPU_is_srl_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:614.7-614.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:614$95
    assign { } { }
    assign $0\CPU_is_srli_a2[0:0] \CPU_is_srli_a1
    sync posedge \clk
      update \CPU_is_srli_a2 $0\CPU_is_srli_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:615.7-615.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:615$96
    assign { } { }
    assign $0\CPU_is_srli_a3[0:0] \CPU_is_srli_a2
    sync posedge \clk
      update \CPU_is_srli_a3 $0\CPU_is_srli_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:618.7-618.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:618$97
    assign { } { }
    assign $0\CPU_is_sub_a2[0:0] \CPU_is_sub_a1
    sync posedge \clk
      update \CPU_is_sub_a2 $0\CPU_is_sub_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:619.7-619.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:619$98
    assign { } { }
    assign $0\CPU_is_sub_a3[0:0] \CPU_is_sub_a2
    sync posedge \clk
      update \CPU_is_sub_a3 $0\CPU_is_sub_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:622.7-622.58"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:622$99
    assign { } { }
    assign $0\CPU_is_sw_a2[0:0] \CPU_is_sw_a1
    sync posedge \clk
      update \CPU_is_sw_a2 $0\CPU_is_sw_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:623.7-623.58"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:623$100
    assign { } { }
    assign $0\CPU_is_sw_a3[0:0] \CPU_is_sw_a2
    sync posedge \clk
      update \CPU_is_sw_a3 $0\CPU_is_sw_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:624.7-624.58"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:624$101
    assign { } { }
    assign $0\CPU_is_sw_a4[0:0] \CPU_is_sw_a3
    sync posedge \clk
      update \CPU_is_sw_a4 $0\CPU_is_sw_a4[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:625.7-625.58"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:625$102
    assign { } { }
    assign $0\CPU_is_sw_a5[0:0] \CPU_is_sw_a4
    sync posedge \clk
      update \CPU_is_sw_a5 $0\CPU_is_sw_a5[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:628.7-628.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:628$103
    assign { } { }
    assign $0\CPU_is_xor_a2[0:0] \CPU_is_xor_a1
    sync posedge \clk
      update \CPU_is_xor_a2 $0\CPU_is_xor_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:629.7-629.60"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:629$104
    assign { } { }
    assign $0\CPU_is_xor_a3[0:0] \CPU_is_xor_a2
    sync posedge \clk
      update \CPU_is_xor_a3 $0\CPU_is_xor_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:632.7-632.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:632$105
    assign { } { }
    assign $0\CPU_is_xori_a2[0:0] \CPU_is_xori_a1
    sync posedge \clk
      update \CPU_is_xori_a2 $0\CPU_is_xori_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:633.7-633.62"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:633$106
    assign { } { }
    assign $0\CPU_is_xori_a3[0:0] \CPU_is_xori_a2
    sync posedge \clk
      update \CPU_is_xori_a3 $0\CPU_is_xori_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:636.7-636.82"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:636$107
    assign { } { }
    assign $0\CPU_jalr_tgt_pc_a3[31:0] \CPU_jalr_tgt_pc_a2
    sync posedge \clk
      update \CPU_jalr_tgt_pc_a3 $0\CPU_jalr_tgt_pc_a3[31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:639.7-639.64"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:639$108
    assign { } { }
    assign $0\CPU_pc_a1[31:0] \CPU_pc_a0
    sync posedge \clk
      update \CPU_pc_a1 $0\CPU_pc_a1[31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:640.7-640.64"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:640$109
    assign { } { }
    assign $0\CPU_pc_a2[31:0] \CPU_pc_a1
    sync posedge \clk
      update \CPU_pc_a2 $0\CPU_pc_a2[31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:641.7-641.64"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:641$110
    assign { } { }
    assign $0\CPU_pc_a3[31:0] \CPU_pc_a2
    sync posedge \clk
      update \CPU_pc_a3 $0\CPU_pc_a3[31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:644.7-644.81"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:644$111
    assign { } { }
    assign $0\CPU_rd_a2[4:0] \w_CPU_rd_a1
    sync posedge \clkP_CPU_rd_valid_a2
      update \CPU_rd_a2 $0\CPU_rd_a2[4:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:645.7-645.79"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:645$112
    assign { } { }
    assign $0\CPU_rd_a3[4:0] \CPU_rd_a2
    sync posedge \clkP_CPU_rd_valid_a3
      update \CPU_rd_a3 $0\CPU_rd_a3[4:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:646.7-646.79"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:646$113
    assign { } { }
    assign $0\CPU_rd_a4[4:0] \CPU_rd_a3
    sync posedge \clkP_CPU_rd_valid_a4
      update \CPU_rd_a4 $0\CPU_rd_a4[4:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:647.7-647.79"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:647$114
    assign { } { }
    assign $0\CPU_rd_a5[4:0] \CPU_rd_a4
    sync posedge \clkP_CPU_rd_valid_a5
      update \CPU_rd_a5 $0\CPU_rd_a5[4:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:650.7-650.64"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:650$115
    assign { } { }
    assign $0\CPU_rd_valid_a2[0:0] \CPU_rd_valid_a1
    sync posedge \clk
      update \CPU_rd_valid_a2 $0\CPU_rd_valid_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:651.7-651.64"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:651$116
    assign { } { }
    assign $0\CPU_rd_valid_a3[0:0] \CPU_rd_valid_a2
    sync posedge \clk
      update \CPU_rd_valid_a3 $0\CPU_rd_valid_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:652.7-652.64"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:652$117
    assign { } { }
    assign $0\CPU_rd_valid_a4[0:0] \CPU_rd_valid_a3
    sync posedge \clk
      update \CPU_rd_valid_a4 $0\CPU_rd_valid_a4[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:655.7-655.58"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:655$118
    assign { } { }
    assign $0\CPU_reset_a1[0:0] \CPU_reset_a0
    sync posedge \clk
      update \CPU_reset_a1 $0\CPU_reset_a1[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:656.7-656.58"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:656$119
    assign { } { }
    assign $0\CPU_reset_a2[0:0] \CPU_reset_a1
    sync posedge \clk
      update \CPU_reset_a2 $0\CPU_reset_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:657.7-657.58"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:657$120
    assign { } { }
    assign $0\CPU_reset_a3[0:0] \CPU_reset_a2
    sync posedge \clk
      update \CPU_reset_a3 $0\CPU_reset_a3[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:658.7-658.58"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:658$121
    assign { } { }
    assign $0\CPU_reset_a4[0:0] \CPU_reset_a3
    sync posedge \clk
      update \CPU_reset_a4 $0\CPU_reset_a4[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:661.7-661.70"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:661$122
    assign { } { }
    assign $0\CPU_result_a4[3:0] \CPU_result_a3 [5:2]
    sync posedge \clk
      update \CPU_result_a4 $0\CPU_result_a4[3:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:664.7-664.84"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:664$123
    assign { } { }
    assign $0\CPU_rs1_a2[4:0] \w_CPU_rs1_a1
    sync posedge \clkP_CPU_rs1_valid_a2
      update \CPU_rs1_a2 $0\CPU_rs1_a2[4:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:667.7-667.66"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:667$124
    assign { } { }
    assign $0\CPU_rs1_valid_a2[0:0] \CPU_rs1_valid_a1
    sync posedge \clk
      update \CPU_rs1_valid_a2 $0\CPU_rs1_valid_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:670.7-670.84"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:670$125
    assign { } { }
    assign $0\CPU_rs2_a2[4:0] \w_CPU_rs2_a1
    sync posedge \clkP_CPU_rs2_valid_a2
      update \CPU_rs2_a2 $0\CPU_rs2_a2[4:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:673.7-673.66"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:673$126
    assign { } { }
    assign $0\CPU_rs2_valid_a2[0:0] \CPU_rs2_valid_a1
    sync posedge \clk
      update \CPU_rs2_valid_a2 $0\CPU_rs2_valid_a2[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:676.7-676.80"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:676$127
    assign { } { }
    assign $0\CPU_src1_value_a3[31:0] \CPU_src1_value_a2
    sync posedge \clk
      update \CPU_src1_value_a3 $0\CPU_src1_value_a3[31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:679.7-679.80"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:679$128
    assign { } { }
    assign $0\CPU_src2_value_a3[31:0] \CPU_src2_value_a2
    sync posedge \clk
      update \CPU_src2_value_a3 $0\CPU_src2_value_a3[31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:680.7-680.80"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:680$129
    assign { } { }
    assign $0\CPU_src2_value_a4[31:0] \CPU_src2_value_a3
    sync posedge \clk
      update \CPU_src2_value_a4 $0\CPU_src2_value_a4[31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:683.7-683.58"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:683$130
    assign { } { }
    assign $0\CPU_valid_a4[0:0] \CPU_valid_a3
    sync posedge \clk
      update \CPU_valid_a4 $0\CPU_valid_a4[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:686.7-686.68"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:686$131
    assign { } { }
    assign $0\CPU_valid_jump_a4[0:0] \CPU_valid_jump_a3
    sync posedge \clk
      update \CPU_valid_jump_a4 $0\CPU_valid_jump_a4[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:687.7-687.68"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:687$132
    assign { } { }
    assign $0\CPU_valid_jump_a5[0:0] \CPU_valid_jump_a4
    sync posedge \clk
      update \CPU_valid_jump_a5 $0\CPU_valid_jump_a5[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:690.7-690.68"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:690$133
    assign { } { }
    assign $0\CPU_valid_load_a4[0:0] \CPU_valid_load_a3
    sync posedge \clk
      update \CPU_valid_load_a4 $0\CPU_valid_load_a4[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:691.7-691.68"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:691$134
    assign { } { }
    assign $0\CPU_valid_load_a5[0:0] \CPU_valid_load_a4
    sync posedge \clk
      update \CPU_valid_load_a5 $0\CPU_valid_load_a5[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:694.7-694.76"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:694$135
    assign { } { }
    assign $0\CPU_valid_taken_br_a4[0:0] \CPU_valid_taken_br_a3
    sync posedge \clk
      update \CPU_valid_taken_br_a4 $0\CPU_valid_taken_br_a4[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:695.7-695.76"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:695$136
    assign { } { }
    assign $0\CPU_valid_taken_br_a5[0:0] \CPU_valid_taken_br_a4
    sync posedge \clk
      update \CPU_valid_taken_br_a5 $0\CPU_valid_taken_br_a5[0:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703$320
    assign { } { }
    assign $0\CPU_Dmem_value_a5[0][31:0] \CPU_Dmem_value_a4[0]
    sync posedge \clk
      update \CPU_Dmem_value_a5[0] $0\CPU_Dmem_value_a5[0][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703$321
    assign { } { }
    assign $0\CPU_Dmem_value_a5[1][31:0] \CPU_Dmem_value_a4[1]
    sync posedge \clk
      update \CPU_Dmem_value_a5[1] $0\CPU_Dmem_value_a5[1][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703$322
    assign { } { }
    assign $0\CPU_Dmem_value_a5[2][31:0] \CPU_Dmem_value_a4[2]
    sync posedge \clk
      update \CPU_Dmem_value_a5[2] $0\CPU_Dmem_value_a5[2][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703$323
    assign { } { }
    assign $0\CPU_Dmem_value_a5[3][31:0] \CPU_Dmem_value_a4[3]
    sync posedge \clk
      update \CPU_Dmem_value_a5[3] $0\CPU_Dmem_value_a5[3][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703$324
    assign { } { }
    assign $0\CPU_Dmem_value_a5[4][31:0] \CPU_Dmem_value_a4[4]
    sync posedge \clk
      update \CPU_Dmem_value_a5[4] $0\CPU_Dmem_value_a5[4][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703$325
    assign { } { }
    assign $0\CPU_Dmem_value_a5[5][31:0] \CPU_Dmem_value_a4[5]
    sync posedge \clk
      update \CPU_Dmem_value_a5[5] $0\CPU_Dmem_value_a5[5][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703$326
    assign { } { }
    assign $0\CPU_Dmem_value_a5[6][31:0] \CPU_Dmem_value_a4[6]
    sync posedge \clk
      update \CPU_Dmem_value_a5[6] $0\CPU_Dmem_value_a5[6][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703$327
    assign { } { }
    assign $0\CPU_Dmem_value_a5[7][31:0] \CPU_Dmem_value_a4[7]
    sync posedge \clk
      update \CPU_Dmem_value_a5[7] $0\CPU_Dmem_value_a5[7][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703$328
    assign { } { }
    assign $0\CPU_Dmem_value_a5[8][31:0] \CPU_Dmem_value_a4[8]
    sync posedge \clk
      update \CPU_Dmem_value_a5[8] $0\CPU_Dmem_value_a5[8][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703$329
    assign { } { }
    assign $0\CPU_Dmem_value_a5[9][31:0] \CPU_Dmem_value_a4[9]
    sync posedge \clk
      update \CPU_Dmem_value_a5[9] $0\CPU_Dmem_value_a5[9][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703$330
    assign { } { }
    assign $0\CPU_Dmem_value_a5[10][31:0] \CPU_Dmem_value_a4[10]
    sync posedge \clk
      update \CPU_Dmem_value_a5[10] $0\CPU_Dmem_value_a5[10][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703$331
    assign { } { }
    assign $0\CPU_Dmem_value_a5[11][31:0] \CPU_Dmem_value_a4[11]
    sync posedge \clk
      update \CPU_Dmem_value_a5[11] $0\CPU_Dmem_value_a5[11][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703$332
    assign { } { }
    assign $0\CPU_Dmem_value_a5[12][31:0] \CPU_Dmem_value_a4[12]
    sync posedge \clk
      update \CPU_Dmem_value_a5[12] $0\CPU_Dmem_value_a5[12][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703$333
    assign { } { }
    assign $0\CPU_Dmem_value_a5[13][31:0] \CPU_Dmem_value_a4[13]
    sync posedge \clk
      update \CPU_Dmem_value_a5[13] $0\CPU_Dmem_value_a5[13][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703$334
    assign { } { }
    assign $0\CPU_Dmem_value_a5[14][31:0] \CPU_Dmem_value_a4[14]
    sync posedge \clk
      update \CPU_Dmem_value_a5[14] $0\CPU_Dmem_value_a5[14][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703.10-703.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:703$335
    assign { } { }
    assign $0\CPU_Dmem_value_a5[15][31:0] \CPU_Dmem_value_a4[15]
    sync posedge \clk
      update \CPU_Dmem_value_a5[15] $0\CPU_Dmem_value_a5[15][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$336
    assign { } { }
    assign $0\CPU_Xreg_value_a4[0][31:0] \CPU_Xreg_value_a3[0]
    sync posedge \clk
      update \CPU_Xreg_value_a4[0] $0\CPU_Xreg_value_a4[0][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$338
    assign { } { }
    assign $0\CPU_Xreg_value_a4[1][31:0] \CPU_Xreg_value_a3[1]
    sync posedge \clk
      update \CPU_Xreg_value_a4[1] $0\CPU_Xreg_value_a4[1][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$340
    assign { } { }
    assign $0\CPU_Xreg_value_a4[2][31:0] \CPU_Xreg_value_a3[2]
    sync posedge \clk
      update \CPU_Xreg_value_a4[2] $0\CPU_Xreg_value_a4[2][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$342
    assign { } { }
    assign $0\CPU_Xreg_value_a4[3][31:0] \CPU_Xreg_value_a3[3]
    sync posedge \clk
      update \CPU_Xreg_value_a4[3] $0\CPU_Xreg_value_a4[3][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$344
    assign { } { }
    assign $0\CPU_Xreg_value_a4[4][31:0] \CPU_Xreg_value_a3[4]
    sync posedge \clk
      update \CPU_Xreg_value_a4[4] $0\CPU_Xreg_value_a4[4][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$346
    assign { } { }
    assign $0\CPU_Xreg_value_a4[5][31:0] \CPU_Xreg_value_a3[5]
    sync posedge \clk
      update \CPU_Xreg_value_a4[5] $0\CPU_Xreg_value_a4[5][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$348
    assign { } { }
    assign $0\CPU_Xreg_value_a4[6][31:0] \CPU_Xreg_value_a3[6]
    sync posedge \clk
      update \CPU_Xreg_value_a4[6] $0\CPU_Xreg_value_a4[6][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$350
    assign { } { }
    assign $0\CPU_Xreg_value_a4[7][31:0] \CPU_Xreg_value_a3[7]
    sync posedge \clk
      update \CPU_Xreg_value_a4[7] $0\CPU_Xreg_value_a4[7][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$352
    assign { } { }
    assign $0\CPU_Xreg_value_a4[8][31:0] \CPU_Xreg_value_a3[8]
    sync posedge \clk
      update \CPU_Xreg_value_a4[8] $0\CPU_Xreg_value_a4[8][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$354
    assign { } { }
    assign $0\CPU_Xreg_value_a4[9][31:0] \CPU_Xreg_value_a3[9]
    sync posedge \clk
      update \CPU_Xreg_value_a4[9] $0\CPU_Xreg_value_a4[9][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$356
    assign { } { }
    assign $0\CPU_Xreg_value_a4[10][31:0] \CPU_Xreg_value_a3[10]
    sync posedge \clk
      update \CPU_Xreg_value_a4[10] $0\CPU_Xreg_value_a4[10][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$358
    assign { } { }
    assign $0\CPU_Xreg_value_a4[11][31:0] \CPU_Xreg_value_a3[11]
    sync posedge \clk
      update \CPU_Xreg_value_a4[11] $0\CPU_Xreg_value_a4[11][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$360
    assign { } { }
    assign $0\CPU_Xreg_value_a4[12][31:0] \CPU_Xreg_value_a3[12]
    sync posedge \clk
      update \CPU_Xreg_value_a4[12] $0\CPU_Xreg_value_a4[12][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$362
    assign { } { }
    assign $0\CPU_Xreg_value_a4[13][31:0] \CPU_Xreg_value_a3[13]
    sync posedge \clk
      update \CPU_Xreg_value_a4[13] $0\CPU_Xreg_value_a4[13][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$364
    assign { } { }
    assign $0\CPU_Xreg_value_a4[14][31:0] \CPU_Xreg_value_a3[14]
    sync posedge \clk
      update \CPU_Xreg_value_a4[14] $0\CPU_Xreg_value_a4[14][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$366
    assign { } { }
    assign $0\CPU_Xreg_value_a4[15][31:0] \CPU_Xreg_value_a3[15]
    sync posedge \clk
      update \CPU_Xreg_value_a4[15] $0\CPU_Xreg_value_a4[15][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$368
    assign { } { }
    assign $0\CPU_Xreg_value_a4[16][31:0] \CPU_Xreg_value_a3[16]
    sync posedge \clk
      update \CPU_Xreg_value_a4[16] $0\CPU_Xreg_value_a4[16][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$370
    assign { } { }
    assign $0\CPU_Xreg_value_a4[17][31:0] \CPU_Xreg_value_a3[17]
    sync posedge \clk
      update \CPU_Xreg_value_a4[17] $0\CPU_Xreg_value_a4[17][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$372
    assign { } { }
    assign $0\CPU_Xreg_value_a4[18][31:0] \CPU_Xreg_value_a3[18]
    sync posedge \clk
      update \CPU_Xreg_value_a4[18] $0\CPU_Xreg_value_a4[18][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$374
    assign { } { }
    assign $0\CPU_Xreg_value_a4[19][31:0] \CPU_Xreg_value_a3[19]
    sync posedge \clk
      update \CPU_Xreg_value_a4[19] $0\CPU_Xreg_value_a4[19][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$376
    assign { } { }
    assign $0\CPU_Xreg_value_a4[20][31:0] \CPU_Xreg_value_a3[20]
    sync posedge \clk
      update \CPU_Xreg_value_a4[20] $0\CPU_Xreg_value_a4[20][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$378
    assign { } { }
    assign $0\CPU_Xreg_value_a4[21][31:0] \CPU_Xreg_value_a3[21]
    sync posedge \clk
      update \CPU_Xreg_value_a4[21] $0\CPU_Xreg_value_a4[21][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$380
    assign { } { }
    assign $0\CPU_Xreg_value_a4[22][31:0] \CPU_Xreg_value_a3[22]
    sync posedge \clk
      update \CPU_Xreg_value_a4[22] $0\CPU_Xreg_value_a4[22][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$382
    assign { } { }
    assign $0\CPU_Xreg_value_a4[23][31:0] \CPU_Xreg_value_a3[23]
    sync posedge \clk
      update \CPU_Xreg_value_a4[23] $0\CPU_Xreg_value_a4[23][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$384
    assign { } { }
    assign $0\CPU_Xreg_value_a4[24][31:0] \CPU_Xreg_value_a3[24]
    sync posedge \clk
      update \CPU_Xreg_value_a4[24] $0\CPU_Xreg_value_a4[24][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$386
    assign { } { }
    assign $0\CPU_Xreg_value_a4[25][31:0] \CPU_Xreg_value_a3[25]
    sync posedge \clk
      update \CPU_Xreg_value_a4[25] $0\CPU_Xreg_value_a4[25][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$388
    assign { } { }
    assign $0\CPU_Xreg_value_a4[26][31:0] \CPU_Xreg_value_a3[26]
    sync posedge \clk
      update \CPU_Xreg_value_a4[26] $0\CPU_Xreg_value_a4[26][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$390
    assign { } { }
    assign $0\CPU_Xreg_value_a4[27][31:0] \CPU_Xreg_value_a3[27]
    sync posedge \clk
      update \CPU_Xreg_value_a4[27] $0\CPU_Xreg_value_a4[27][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$392
    assign { } { }
    assign $0\CPU_Xreg_value_a4[28][31:0] \CPU_Xreg_value_a3[28]
    sync posedge \clk
      update \CPU_Xreg_value_a4[28] $0\CPU_Xreg_value_a4[28][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$394
    assign { } { }
    assign $0\CPU_Xreg_value_a4[29][31:0] \CPU_Xreg_value_a3[29]
    sync posedge \clk
      update \CPU_Xreg_value_a4[29] $0\CPU_Xreg_value_a4[29][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$396
    assign { } { }
    assign $0\CPU_Xreg_value_a4[30][31:0] \CPU_Xreg_value_a3[30]
    sync posedge \clk
      update \CPU_Xreg_value_a4[30] $0\CPU_Xreg_value_a4[30][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712.10-712.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:712$398
    assign { } { }
    assign $0\CPU_Xreg_value_a4[31][31:0] \CPU_Xreg_value_a3[31]
    sync posedge \clk
      update \CPU_Xreg_value_a4[31] $0\CPU_Xreg_value_a4[31][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$337
    assign { } { }
    assign $0\CPU_Xreg_value_a5[0][31:0] \CPU_Xreg_value_a4[0]
    sync posedge \clk
      update \CPU_Xreg_value_a5[0] $0\CPU_Xreg_value_a5[0][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$339
    assign { } { }
    assign $0\CPU_Xreg_value_a5[1][31:0] \CPU_Xreg_value_a4[1]
    sync posedge \clk
      update \CPU_Xreg_value_a5[1] $0\CPU_Xreg_value_a5[1][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$341
    assign { } { }
    assign $0\CPU_Xreg_value_a5[2][31:0] \CPU_Xreg_value_a4[2]
    sync posedge \clk
      update \CPU_Xreg_value_a5[2] $0\CPU_Xreg_value_a5[2][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$343
    assign { } { }
    assign $0\CPU_Xreg_value_a5[3][31:0] \CPU_Xreg_value_a4[3]
    sync posedge \clk
      update \CPU_Xreg_value_a5[3] $0\CPU_Xreg_value_a5[3][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$345
    assign { } { }
    assign $0\CPU_Xreg_value_a5[4][31:0] \CPU_Xreg_value_a4[4]
    sync posedge \clk
      update \CPU_Xreg_value_a5[4] $0\CPU_Xreg_value_a5[4][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$347
    assign { } { }
    assign $0\CPU_Xreg_value_a5[5][31:0] \CPU_Xreg_value_a4[5]
    sync posedge \clk
      update \CPU_Xreg_value_a5[5] $0\CPU_Xreg_value_a5[5][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$349
    assign { } { }
    assign $0\CPU_Xreg_value_a5[6][31:0] \CPU_Xreg_value_a4[6]
    sync posedge \clk
      update \CPU_Xreg_value_a5[6] $0\CPU_Xreg_value_a5[6][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$351
    assign { } { }
    assign $0\CPU_Xreg_value_a5[7][31:0] \CPU_Xreg_value_a4[7]
    sync posedge \clk
      update \CPU_Xreg_value_a5[7] $0\CPU_Xreg_value_a5[7][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$353
    assign { } { }
    assign $0\CPU_Xreg_value_a5[8][31:0] \CPU_Xreg_value_a4[8]
    sync posedge \clk
      update \CPU_Xreg_value_a5[8] $0\CPU_Xreg_value_a5[8][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$355
    assign { } { }
    assign $0\CPU_Xreg_value_a5[9][31:0] \CPU_Xreg_value_a4[9]
    sync posedge \clk
      update \CPU_Xreg_value_a5[9] $0\CPU_Xreg_value_a5[9][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$357
    assign { } { }
    assign $0\CPU_Xreg_value_a5[10][31:0] \CPU_Xreg_value_a4[10]
    sync posedge \clk
      update \CPU_Xreg_value_a5[10] $0\CPU_Xreg_value_a5[10][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$359
    assign { } { }
    assign $0\CPU_Xreg_value_a5[11][31:0] \CPU_Xreg_value_a4[11]
    sync posedge \clk
      update \CPU_Xreg_value_a5[11] $0\CPU_Xreg_value_a5[11][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$361
    assign { } { }
    assign $0\CPU_Xreg_value_a5[12][31:0] \CPU_Xreg_value_a4[12]
    sync posedge \clk
      update \CPU_Xreg_value_a5[12] $0\CPU_Xreg_value_a5[12][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$363
    assign { } { }
    assign $0\CPU_Xreg_value_a5[13][31:0] \CPU_Xreg_value_a4[13]
    sync posedge \clk
      update \CPU_Xreg_value_a5[13] $0\CPU_Xreg_value_a5[13][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$365
    assign { } { }
    assign $0\CPU_Xreg_value_a5[14][31:0] \CPU_Xreg_value_a4[14]
    sync posedge \clk
      update \CPU_Xreg_value_a5[14] $0\CPU_Xreg_value_a5[14][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$367
    assign { } { }
    assign $0\CPU_Xreg_value_a5[15][31:0] \CPU_Xreg_value_a4[15]
    sync posedge \clk
      update \CPU_Xreg_value_a5[15] $0\CPU_Xreg_value_a5[15][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$369
    assign { } { }
    assign $0\CPU_Xreg_value_a5[16][31:0] \CPU_Xreg_value_a4[16]
    sync posedge \clk
      update \CPU_Xreg_value_a5[16] $0\CPU_Xreg_value_a5[16][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$371
    assign { } { }
    assign $0\CPU_Xreg_value_a5[17][31:0] \CPU_Xreg_value_a4[17]
    sync posedge \clk
      update \CPU_Xreg_value_a5[17] $0\CPU_Xreg_value_a5[17][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$373
    assign { } { }
    assign $0\CPU_Xreg_value_a5[18][31:0] \CPU_Xreg_value_a4[18]
    sync posedge \clk
      update \CPU_Xreg_value_a5[18] $0\CPU_Xreg_value_a5[18][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$375
    assign { } { }
    assign $0\CPU_Xreg_value_a5[19][31:0] \CPU_Xreg_value_a4[19]
    sync posedge \clk
      update \CPU_Xreg_value_a5[19] $0\CPU_Xreg_value_a5[19][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$377
    assign { } { }
    assign $0\CPU_Xreg_value_a5[20][31:0] \CPU_Xreg_value_a4[20]
    sync posedge \clk
      update \CPU_Xreg_value_a5[20] $0\CPU_Xreg_value_a5[20][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$379
    assign { } { }
    assign $0\CPU_Xreg_value_a5[21][31:0] \CPU_Xreg_value_a4[21]
    sync posedge \clk
      update \CPU_Xreg_value_a5[21] $0\CPU_Xreg_value_a5[21][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$381
    assign { } { }
    assign $0\CPU_Xreg_value_a5[22][31:0] \CPU_Xreg_value_a4[22]
    sync posedge \clk
      update \CPU_Xreg_value_a5[22] $0\CPU_Xreg_value_a5[22][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$383
    assign { } { }
    assign $0\CPU_Xreg_value_a5[23][31:0] \CPU_Xreg_value_a4[23]
    sync posedge \clk
      update \CPU_Xreg_value_a5[23] $0\CPU_Xreg_value_a5[23][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$385
    assign { } { }
    assign $0\CPU_Xreg_value_a5[24][31:0] \CPU_Xreg_value_a4[24]
    sync posedge \clk
      update \CPU_Xreg_value_a5[24] $0\CPU_Xreg_value_a5[24][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$387
    assign { } { }
    assign $0\CPU_Xreg_value_a5[25][31:0] \CPU_Xreg_value_a4[25]
    sync posedge \clk
      update \CPU_Xreg_value_a5[25] $0\CPU_Xreg_value_a5[25][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$389
    assign { } { }
    assign $0\CPU_Xreg_value_a5[26][31:0] \CPU_Xreg_value_a4[26]
    sync posedge \clk
      update \CPU_Xreg_value_a5[26] $0\CPU_Xreg_value_a5[26][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$391
    assign { } { }
    assign $0\CPU_Xreg_value_a5[27][31:0] \CPU_Xreg_value_a4[27]
    sync posedge \clk
      update \CPU_Xreg_value_a5[27] $0\CPU_Xreg_value_a5[27][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$393
    assign { } { }
    assign $0\CPU_Xreg_value_a5[28][31:0] \CPU_Xreg_value_a4[28]
    sync posedge \clk
      update \CPU_Xreg_value_a5[28] $0\CPU_Xreg_value_a5[28][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$395
    assign { } { }
    assign $0\CPU_Xreg_value_a5[29][31:0] \CPU_Xreg_value_a4[29]
    sync posedge \clk
      update \CPU_Xreg_value_a5[29] $0\CPU_Xreg_value_a5[29][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$397
    assign { } { }
    assign $0\CPU_Xreg_value_a5[30][31:0] \CPU_Xreg_value_a4[30]
    sync posedge \clk
      update \CPU_Xreg_value_a5[30] $0\CPU_Xreg_value_a5[30][31:0]
  end
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713.10-713.95"
  process $proc$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/RV_CPU_gen.v:713$399
    assign { } { }
    assign $0\CPU_Xreg_value_a5[31][31:0] \CPU_Xreg_value_a4[31]
    sync posedge \clk
      update \CPU_Xreg_value_a5[31] $0\CPU_Xreg_value_a5[31][31:0]
  end
  connect \clk_ayu \clk
  connect \CPU_reset_a0 \reset
  connect \CPU_clk_ayu_a0 \clk_ayu
  connect \CPU_pc_a0 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:63$143_Y
  connect \CPU_imem_rd_en_a0 $logic_not$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:69$144_Y
  connect \CPU_imem_rd_addr_a0 { 28'0000000000000000000000000000 \CPU_pc_a0 [5:2] }
  connect \CPU_inc_pc_a1 $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:73$145_Y
  connect \CPU_instr_a1 \CPU_imem_rd_data_a1
  connect \CPU_is_i_instr_a1 $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:77$154_Y
  connect \CPU_is_r_instr_a1 $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:83$161_Y
  connect \CPU_is_b_instr_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:88$162_Y
  connect \CPU_is_u_instr_a1 $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:90$165_Y
  connect \CPU_is_s_instr_a1 $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:93$168_Y
  connect \CPU_is_j_instr_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:96$169_Y
  connect \CPU_imm_a1 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:98$174_Y
  connect \CPU_rs2_valid_a1 $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:105$176_Y
  connect \CPU_rs1_valid_a1 $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:106$179_Y
  connect \CPU_rd_valid_a1 $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:107$182_Y
  connect \CPU_funct3_valid_a1 $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:108$185_Y
  connect \CPU_funct7_valid_a1 \CPU_is_r_instr_a1
  connect \w_CPU_rs2_a1 \CPU_instr_a1 [24:20]
  connect \w_CPU_rs1_a1 \CPU_instr_a1 [19:15]
  connect \w_CPU_rd_a1 \CPU_instr_a1 [11:7]
  connect \CPU_funct3_a1 \CPU_instr_a1 [14:12]
  connect \CPU_funct7_a1 \CPU_instr_a1 [31:25]
  connect \CPU_opcode_a1 \CPU_instr_a1 [6:0]
  connect \CPU_dec_bits_a1 { \CPU_funct7_a1 [5] \CPU_funct3_a1 \CPU_opcode_a1 }
  connect \CPU_is_beq_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:127$186_Y
  connect \CPU_is_bne_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:128$187_Y
  connect \CPU_is_blt_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:129$188_Y
  connect \CPU_is_bge_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:130$189_Y
  connect \CPU_is_bltu_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:131$190_Y
  connect \CPU_is_bgeu_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:132$191_Y
  connect \CPU_is_add_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:135$192_Y
  connect \CPU_is_addi_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:136$193_Y
  connect \CPU_is_or_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:137$194_Y
  connect \CPU_is_ori_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:138$195_Y
  connect \CPU_is_xor_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:139$196_Y
  connect \CPU_is_xori_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:140$197_Y
  connect \CPU_is_and_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:141$198_Y
  connect \CPU_is_andi_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:142$199_Y
  connect \CPU_is_sub_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:143$200_Y
  connect \CPU_is_slti_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:144$201_Y
  connect \CPU_is_sltiu_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:145$202_Y
  connect \CPU_is_slli_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:146$203_Y
  connect \CPU_is_srli_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:147$204_Y
  connect \CPU_is_srai_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:148$205_Y
  connect \CPU_is_sll_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:149$206_Y
  connect \CPU_is_slt_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:150$207_Y
  connect \CPU_is_sltu_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:151$208_Y
  connect \CPU_is_srl_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:152$209_Y
  connect \CPU_is_sra_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:153$210_Y
  connect \CPU_is_load_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:156$211_Y
  connect \CPU_is_sb_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:159$212_Y
  connect \CPU_is_sh_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:160$213_Y
  connect \CPU_is_sw_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:161$214_Y
  connect \CPU_is_lui_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:164$215_Y
  connect \CPU_is_auipc_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:165$216_Y
  connect \CPU_is_jal_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:166$217_Y
  connect \CPU_is_jalr_a1 $eq$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:167$218_Y
  connect \CPU_is_jump_a1 $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:169$219_Y
  connect \CPU_rf_rd_en1_a2 \CPU_rs1_valid_a2
  connect \CPU_rf_rd_index1_a2 \CPU_rs1_a2
  connect \CPU_rf_rd_en2_a2 \CPU_rs2_valid_a2
  connect \CPU_rf_rd_index2_a2 \CPU_rs2_a2
  connect \CPU_br_tgt_pc_a2 $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:182$220_Y
  connect \CPU_jalr_tgt_pc_a2 $add$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:185$221_Y
  connect \CPU_src1_value_a2 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:188$224_Y
  connect \CPU_src2_value_a2 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:189$227_Y
  connect \CPU_sltu_result_a3 $lt$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:194$228_Y
  connect \CPU_sltiu_result_a3 $lt$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:195$229_Y
  connect \CPU_result_a3 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:197$282_Y [31:0]
  connect \CPU_rf_wr_en_a3 $logic_or$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:223$286_Y
  connect \CPU_rf_wr_index_a3 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:225$288_Y
  connect \CPU_rf_wr_data_a3 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:227$290_Y
  connect \CPU_taken_br_a3 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:230$306_Y
  connect \CPU_valid_taken_br_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:237$307_Y
  connect \CPU_valid_load_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:240$308_Y
  connect \CPU_valid_a3 $logic_not$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:241$314_Y
  connect \CPU_valid_jump_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:244$315_Y
  connect \CPU_dmem_rd_en_a4 \CPU_valid_load_a4
  connect \CPU_dmem_wr_en_a4 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:248$316_Y
  connect \CPU_dmem_addr_a4 \CPU_result_a4
  connect \CPU_dmem_wr_data_a4 \CPU_src2_value_a4
  connect \CPU_ld_data_a5 \CPU_dmem_rd_data_a5
  connect \CPU_imem_rd_data_a1 $ternary$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$319_Y
  connect \CPU_rf_rd_data1_a2 $mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_DATA
  connect \CPU_rf_rd_data2_a2 $mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_DATA
  connect \w_CPU_dmem_rd_data_a4 $mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_DATA
  connect \L1_CPU_Xreg[0].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$403_Y
  connect \L1_CPU_Xreg[1].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$407_Y
  connect \L1_CPU_Xreg[2].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$411_Y
  connect \L1_CPU_Xreg[3].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$415_Y
  connect \L1_CPU_Xreg[4].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$419_Y
  connect \L1_CPU_Xreg[5].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$423_Y
  connect \L1_CPU_Xreg[6].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$427_Y
  connect \L1_CPU_Xreg[7].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$431_Y
  connect \L1_CPU_Xreg[8].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$435_Y
  connect \L1_CPU_Xreg[9].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$439_Y
  connect \L1_CPU_Xreg[10].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$443_Y
  connect \L1_CPU_Xreg[11].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$447_Y
  connect \L1_CPU_Xreg[12].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$451_Y
  connect \L1_CPU_Xreg[13].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$455_Y
  connect \L1_CPU_Xreg[14].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$459_Y
  connect \L1_CPU_Xreg[15].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$463_Y
  connect \L1_CPU_Xreg[16].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$467_Y
  connect \L1_CPU_Xreg[17].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$471_Y
  connect \L1_CPU_Xreg[18].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$475_Y
  connect \L1_CPU_Xreg[19].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$479_Y
  connect \L1_CPU_Xreg[20].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$483_Y
  connect \L1_CPU_Xreg[21].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$487_Y
  connect \L1_CPU_Xreg[22].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$491_Y
  connect \L1_CPU_Xreg[23].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$495_Y
  connect \L1_CPU_Xreg[24].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$499_Y
  connect \L1_CPU_Xreg[25].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$503_Y
  connect \L1_CPU_Xreg[26].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$507_Y
  connect \L1_CPU_Xreg[27].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$511_Y
  connect \L1_CPU_Xreg[28].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$515_Y
  connect \L1_CPU_Xreg[29].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$519_Y
  connect \L1_CPU_Xreg[30].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$523_Y
  connect \L1_CPU_Xreg[31].L1_wr_a3 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:305$527_Y
  connect \L1_CPU_Dmem[0].L1_wr_a4 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$529_Y
  connect \L1_CPU_Dmem[1].L1_wr_a4 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$531_Y
  connect \L1_CPU_Dmem[2].L1_wr_a4 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$533_Y
  connect \L1_CPU_Dmem[3].L1_wr_a4 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$535_Y
  connect \L1_CPU_Dmem[4].L1_wr_a4 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$537_Y
  connect \L1_CPU_Dmem[5].L1_wr_a4 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$539_Y
  connect \L1_CPU_Dmem[6].L1_wr_a4 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$541_Y
  connect \L1_CPU_Dmem[7].L1_wr_a4 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$543_Y
  connect \L1_CPU_Dmem[8].L1_wr_a4 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$545_Y
  connect \L1_CPU_Dmem[9].L1_wr_a4 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$547_Y
  connect \L1_CPU_Dmem[10].L1_wr_a4 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$549_Y
  connect \L1_CPU_Dmem[11].L1_wr_a4 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$551_Y
  connect \L1_CPU_Dmem[12].L1_wr_a4 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$553_Y
  connect \L1_CPU_Dmem[13].L1_wr_a4 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$555_Y
  connect \L1_CPU_Dmem[14].L1_wr_a4 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$557_Y
  connect \L1_CPU_Dmem[15].L1_wr_a4 $logic_and$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:325$559_Y
  connect $mem2reg_rd$\CPU_Imem_instr_a1$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:294$1_ADDR \CPU_imem_rd_addr_a1 [3:0]
  connect $mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:312$2_ADDR \CPU_rf_rd_index1_a2
  connect $mem2reg_rd$\CPU_Xreg_value_a4$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:314$3_ADDR \CPU_rf_rd_index2_a2
  connect $mem2reg_rd$\CPU_Dmem_value_a5$/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/RV_CPU.v:332$4_ADDR \CPU_dmem_addr_a4
end
attribute \blackbox 1
module \avsddac
  wire width 10 input 1 \D
  wire output 2 \OUT
  wire input 6 \VDDA
  wire input 3 \VREFH
  wire input 4 \VREFL
  wire input 5 \VSSA
end
attribute \blackbox 1
module \avsdpll
  wire output 1 \CLK
  wire input 3 \ENb_CP
  wire input 4 \ENb_VCO
  wire input 6 \GND
  wire input 5 \REF
  wire input 2 \VCO_IN
  wire input 7 \VDD
end
attribute \hdlname "clk_gate"
attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/clk_gate.v:33.1-36.10"
module \clk_gate
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/clk_gate.v:33.42-33.50"
  wire input 2 \free_clk
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/clk_gate.v:33.52-33.59"
  wire input 3 \func_en
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/clk_gate.v:33.25-33.34"
  wire output 1 \gated_clk
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/clk_gate.v:33.69-33.84"
  wire input 5 \gating_override
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/include/clk_gate.v:33.61-33.67"
  wire input 4 \pwr_en
  connect \gated_clk \free_clk
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2111o_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2111o_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2111o_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2111oi_0
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2111oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2111oi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2111oi_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a211o_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a211o_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a211o_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a211oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a211oi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a211oi_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21bo_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21bo_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21bo_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21boi_0
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21boi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21boi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21boi_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21o_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21o_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21o_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21oi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21oi_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a221o_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a221o_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a221o_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a221oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a221oi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a221oi_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a222oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire input 7 \C2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a22o_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a22o_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a22o_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a22oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a22oi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a22oi_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2bb2o_1
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2bb2o_2
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2bb2o_4
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2bb2oi_1
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2bb2oi_2
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2bb2oi_4
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a311o_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a311o_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a311o_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a311oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a311oi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a311oi_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a31o_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a31o_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a31o_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a31oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a31oi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a31oi_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a32o_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a32o_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a32o_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a32oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a32oi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a32oi_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a41o_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a41o_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a41o_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a41oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a41oi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a41oi_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and2_0
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and2_1
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and2_2
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and2_4
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and2b_1
  wire input 3 \A_N
  wire input 1 \B
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and2b_2
  wire input 3 \A_N
  wire input 1 \B
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and2b_4
  wire input 3 \A_N
  wire input 1 \B
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and3_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and3_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and3_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and3b_1
  wire input 4 \A_N
  wire input 1 \B
  wire input 2 \C
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and3b_2
  wire input 4 \A_N
  wire input 1 \B
  wire input 2 \C
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and3b_4
  wire input 4 \A_N
  wire input 1 \B
  wire input 2 \C
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and4_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and4_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and4_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and4b_1
  wire input 5 \A_N
  wire input 1 \B
  wire input 2 \C
  wire input 3 \D
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and4b_2
  wire input 5 \A_N
  wire input 1 \B
  wire input 2 \C
  wire input 3 \D
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and4b_4
  wire input 5 \A_N
  wire input 1 \B
  wire input 2 \C
  wire input 3 \D
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and4bb_1
  wire input 4 \A_N
  wire input 5 \B_N
  wire input 1 \C
  wire input 2 \D
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and4bb_2
  wire input 4 \A_N
  wire input 5 \B_N
  wire input 1 \C
  wire input 2 \D
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and4bb_4
  wire input 4 \A_N
  wire input 5 \B_N
  wire input 1 \C
  wire input 2 \D
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__buf_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__buf_12
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__buf_16
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__buf_2
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__buf_4
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__buf_6
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__buf_8
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__bufbuf_16
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__bufbuf_8
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__bufinv_16
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__bufinv_8
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkbuf_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkbuf_16
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkbuf_2
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkbuf_4
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkbuf_8
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkdlybuf4s15_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkdlybuf4s15_2
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkdlybuf4s18_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkdlybuf4s18_2
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkdlybuf4s25_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkdlybuf4s25_2
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkdlybuf4s50_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkdlybuf4s50_2
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkinv_1
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkinv_16
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkinv_2
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkinv_4
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkinv_8
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkinvlp_2
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkinvlp_4
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__conb_1
  wire output 1 \HI
  wire output 2 \LO
end
attribute \blackbox 1
module \sky130_fd_sc_hd__decap_12
end
attribute \blackbox 1
module \sky130_fd_sc_hd__decap_3
end
attribute \blackbox 1
module \sky130_fd_sc_hd__decap_4
end
attribute \blackbox 1
module \sky130_fd_sc_hd__decap_6
end
attribute \blackbox 1
module \sky130_fd_sc_hd__decap_8
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfbbn_1
  wire input 3 \CLK_N
  wire input 1 \D
  wire output 2 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
  wire input 6 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfbbn_2
  wire input 3 \CLK_N
  wire input 1 \D
  wire output 2 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
  wire input 6 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfbbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
  wire input 6 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfrbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfrbp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfrtn_1
  wire input 3 \CLK_N
  wire input 1 \D
  wire output 2 \Q
  wire input 4 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfrtp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfrtp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfrtp_4
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfsbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfsbp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfstp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfstp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfstp_4
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfxbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfxbp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfxtp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfxtp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfxtp_4
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
end
attribute \blackbox 1
module \sky130_fd_sc_hd__diode_2
  wire input 1 \DIODE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlclkp_1
  wire input 1 \CLK
  wire input 2 \GATE
  wire output 3 \GCLK
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlclkp_2
  wire input 1 \CLK
  wire input 2 \GATE
  wire output 3 \GCLK
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlclkp_4
  wire input 1 \CLK
  wire input 2 \GATE
  wire output 3 \GCLK
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlrbn_1
  wire input 1 \D
  wire input 5 \GATE_N
  wire output 2 \Q
  wire output 3 \Q_N
  wire input 4 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlrbn_2
  wire input 1 \D
  wire input 5 \GATE_N
  wire output 2 \Q
  wire output 3 \Q_N
  wire input 4 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlrbp_1
  wire input 1 \D
  wire input 5 \GATE
  wire output 2 \Q
  wire output 3 \Q_N
  wire input 4 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlrbp_2
  wire input 1 \D
  wire input 5 \GATE
  wire output 2 \Q
  wire output 3 \Q_N
  wire input 4 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlrtn_1
  wire input 1 \D
  wire input 4 \GATE_N
  wire output 2 \Q
  wire input 3 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlrtn_2
  wire input 1 \D
  wire input 4 \GATE_N
  wire output 2 \Q
  wire input 3 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlrtn_4
  wire input 1 \D
  wire input 4 \GATE_N
  wire output 2 \Q
  wire input 3 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlrtp_1
  wire input 1 \D
  wire input 4 \GATE
  wire output 2 \Q
  wire input 3 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlrtp_2
  wire input 1 \D
  wire input 4 \GATE
  wire output 2 \Q
  wire input 3 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlrtp_4
  wire input 1 \D
  wire input 4 \GATE
  wire output 2 \Q
  wire input 3 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlxbn_1
  wire input 1 \D
  wire input 4 \GATE_N
  wire output 2 \Q
  wire output 3 \Q_N
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlxbn_2
  wire input 1 \D
  wire input 4 \GATE_N
  wire output 2 \Q
  wire output 3 \Q_N
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlxbp_1
  wire input 1 \D
  wire input 4 \GATE
  wire output 2 \Q
  wire output 3 \Q_N
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlxtn_1
  wire input 1 \D
  wire input 3 \GATE_N
  wire output 2 \Q
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlxtn_2
  wire input 1 \D
  wire input 3 \GATE_N
  wire output 2 \Q
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlxtn_4
  wire input 1 \D
  wire input 3 \GATE_N
  wire output 2 \Q
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlxtp_1
  wire input 1 \D
  wire input 3 \GATE
  wire output 2 \Q
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlygate4sd1_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlygate4sd2_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlygate4sd3_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlymetal6s2s_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlymetal6s4s_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlymetal6s6s_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__ebufn_1
  wire input 1 \A
  wire input 2 \TE_B
  wire output 3 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__ebufn_2
  wire input 1 \A
  wire input 2 \TE_B
  wire output 3 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__ebufn_4
  wire input 1 \A
  wire input 2 \TE_B
  wire output 3 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__ebufn_8
  wire input 1 \A
  wire input 2 \TE_B
  wire output 3 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__edfxbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire input 5 \DE
  wire output 3 \Q
  wire output 4 \Q_N
end
attribute \blackbox 1
module \sky130_fd_sc_hd__edfxtp_1
  wire input 1 \CLK
  wire input 2 \D
  wire input 4 \DE
  wire output 3 \Q
end
attribute \blackbox 1
module \sky130_fd_sc_hd__einvn_0
  wire input 1 \A
  wire input 2 \TE_B
  wire output 3 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__einvn_1
  wire input 1 \A
  wire input 2 \TE_B
  wire output 3 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__einvn_2
  wire input 1 \A
  wire input 2 \TE_B
  wire output 3 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__einvn_4
  wire input 1 \A
  wire input 2 \TE_B
  wire output 3 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__einvn_8
  wire input 1 \A
  wire input 2 \TE_B
  wire output 3 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__einvp_1
  wire input 1 \A
  wire input 3 \TE
  wire output 2 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__einvp_2
  wire input 1 \A
  wire input 3 \TE
  wire output 2 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__einvp_4
  wire input 1 \A
  wire input 3 \TE
  wire output 2 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__einvp_8
  wire input 1 \A
  wire input 3 \TE
  wire output 2 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__fa_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \CIN
  wire output 4 \COUT
  wire output 5 \SUM
end
attribute \blackbox 1
module \sky130_fd_sc_hd__fa_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \CIN
  wire output 4 \COUT
  wire output 5 \SUM
end
attribute \blackbox 1
module \sky130_fd_sc_hd__fa_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \CIN
  wire output 4 \COUT
  wire output 5 \SUM
end
attribute \blackbox 1
module \sky130_fd_sc_hd__fah_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \CI
  wire output 4 \COUT
  wire output 5 \SUM
end
attribute \blackbox 1
module \sky130_fd_sc_hd__fahcin_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \CIN
  wire output 4 \COUT
  wire output 5 \SUM
end
attribute \blackbox 1
module \sky130_fd_sc_hd__fahcon_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \CI
  wire output 5 \COUT_N
  wire output 4 \SUM
end
attribute \blackbox 1
module \sky130_fd_sc_hd__ha_1
  wire input 1 \A
  wire input 2 \B
  wire output 3 \COUT
  wire output 4 \SUM
end
attribute \blackbox 1
module \sky130_fd_sc_hd__ha_2
  wire input 1 \A
  wire input 2 \B
  wire output 3 \COUT
  wire output 4 \SUM
end
attribute \blackbox 1
module \sky130_fd_sc_hd__ha_4
  wire input 1 \A
  wire input 2 \B
  wire output 3 \COUT
  wire output 4 \SUM
end
attribute \blackbox 1
module \sky130_fd_sc_hd__inv_1
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__inv_12
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__inv_16
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__inv_2
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__inv_4
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__inv_6
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__inv_8
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_bleeder_1
  wire input 1 \SHORT
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_16
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_2
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_4
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_8
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_1
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_16
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_2
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_4
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_8
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_12
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_3
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_4
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_6
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_8
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_inputiso0n_1
  wire input 1 \A
  wire input 3 \SLEEP_B
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_inputiso0p_1
  wire input 1 \A
  wire input 3 \SLEEP
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_inputiso1n_1
  wire input 1 \A
  wire input 3 \SLEEP_B
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_inputiso1p_1
  wire input 1 \A
  wire input 3 \SLEEP
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_inputisolatch_1
  wire input 1 \D
  wire output 2 \Q
  wire input 3 \SLEEP_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_1
  wire input 1 \A
  wire input 3 \SLEEP
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_16
  wire input 1 \A
  wire input 3 \SLEEP
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_2
  wire input 1 \A
  wire input 3 \SLEEP
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_4
  wire input 1 \A
  wire input 3 \SLEEP
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_8
  wire input 1 \A
  wire input 3 \SLEEP
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_isobufsrckapwr_16
  wire input 1 \A
  wire input 3 \SLEEP
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__macro_sparecell
  wire output 1 \LO
end
attribute \blackbox 1
module \sky130_fd_sc_hd__maj3_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__maj3_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__maj3_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__mux2_1
  wire input 4 \A0
  wire input 3 \A1
  wire input 1 \S
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__mux2_2
  wire input 4 \A0
  wire input 3 \A1
  wire input 1 \S
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__mux2_4
  wire input 4 \A0
  wire input 3 \A1
  wire input 1 \S
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__mux2_8
  wire input 4 \A0
  wire input 3 \A1
  wire input 1 \S
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__mux2i_1
  wire input 4 \A0
  wire input 3 \A1
  wire input 1 \S
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__mux2i_2
  wire input 4 \A0
  wire input 3 \A1
  wire input 1 \S
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__mux2i_4
  wire input 4 \A0
  wire input 3 \A1
  wire input 1 \S
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__mux4_1
  wire input 5 \A0
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \A3
  wire input 6 \S0
  wire input 7 \S1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__mux4_2
  wire input 5 \A0
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \A3
  wire input 6 \S0
  wire input 7 \S1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__mux4_4
  wire input 5 \A0
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \A3
  wire input 6 \S0
  wire input 7 \S1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand2_1
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand2_2
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand2_4
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand2_8
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand2b_1
  wire input 3 \A_N
  wire input 1 \B
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand2b_2
  wire input 3 \A_N
  wire input 1 \B
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand2b_4
  wire input 3 \A_N
  wire input 1 \B
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand3_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand3_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand3_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand3b_1
  wire input 4 \A_N
  wire input 1 \B
  wire input 2 \C
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand3b_2
  wire input 4 \A_N
  wire input 1 \B
  wire input 2 \C
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand3b_4
  wire input 4 \A_N
  wire input 1 \B
  wire input 2 \C
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand4_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand4_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand4_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand4b_1
  wire input 5 \A_N
  wire input 1 \B
  wire input 2 \C
  wire input 3 \D
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand4b_2
  wire input 5 \A_N
  wire input 1 \B
  wire input 2 \C
  wire input 3 \D
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand4b_4
  wire input 5 \A_N
  wire input 1 \B
  wire input 2 \C
  wire input 3 \D
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand4bb_1
  wire input 4 \A_N
  wire input 5 \B_N
  wire input 1 \C
  wire input 2 \D
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand4bb_2
  wire input 4 \A_N
  wire input 5 \B_N
  wire input 1 \C
  wire input 2 \D
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand4bb_4
  wire input 4 \A_N
  wire input 5 \B_N
  wire input 1 \C
  wire input 2 \D
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor2_1
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor2_2
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor2_4
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor2_8
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor2b_1
  wire input 1 \A
  wire input 3 \B_N
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor2b_2
  wire input 1 \A
  wire input 3 \B_N
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor2b_4
  wire input 1 \A
  wire input 3 \B_N
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor3_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor3_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor3_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor3b_1
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor3b_2
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor3b_4
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor4_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor4_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor4_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor4b_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 5 \D_N
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor4b_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 5 \D_N
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor4b_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 5 \D_N
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor4bb_1
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire input 5 \D_N
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor4bb_2
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire input 5 \D_N
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor4bb_4
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire input 5 \D_N
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2111a_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2111a_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2111a_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2111ai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2111ai_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2111ai_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o211a_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o211a_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o211a_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o211ai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o211ai_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o211ai_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21a_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21a_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21a_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21ai_0
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21ai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21ai_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21ai_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21ba_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21ba_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21ba_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21bai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21bai_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21bai_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o221a_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o221a_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o221a_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o221ai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o221ai_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o221ai_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o22a_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o22a_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o22a_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o22ai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o22ai_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o22ai_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2bb2a_1
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2bb2a_2
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2bb2a_4
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2bb2ai_1
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2bb2ai_2
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2bb2ai_4
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o311a_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o311a_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o311a_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o311ai_0
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o311ai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o311ai_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o311ai_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o31a_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o31a_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o31a_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o31ai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o31ai_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o31ai_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o32a_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o32a_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o32a_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o32ai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o32ai_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o32ai_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o41a_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o41a_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o41a_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o41ai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o41ai_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o41ai_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or2_0
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or2_1
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or2_2
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or2_4
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or2b_1
  wire input 1 \A
  wire input 3 \B_N
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or2b_2
  wire input 1 \A
  wire input 3 \B_N
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or2b_4
  wire input 1 \A
  wire input 3 \B_N
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or3_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or3_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or3_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or3b_1
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or3b_2
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or3b_4
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or4_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or4_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or4_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or4b_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 5 \D_N
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or4b_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 5 \D_N
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or4b_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 5 \D_N
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or4bb_1
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire input 5 \D_N
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or4bb_2
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire input 5 \D_N
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or4bb_4
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire input 5 \D_N
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__probe_p_8
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__probec_p_8
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfbbn_1
  wire input 3 \CLK_N
  wire input 1 \D
  wire output 2 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
  wire input 7 \SCD
  wire input 8 \SCE
  wire input 6 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfbbn_2
  wire input 3 \CLK_N
  wire input 1 \D
  wire output 2 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
  wire input 7 \SCD
  wire input 8 \SCE
  wire input 6 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfbbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
  wire input 7 \SCD
  wire input 8 \SCE
  wire input 6 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfrbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
  wire input 6 \SCD
  wire input 7 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfrbp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
  wire input 6 \SCD
  wire input 7 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfrtn_1
  wire input 3 \CLK_N
  wire input 1 \D
  wire output 2 \Q
  wire input 4 \RESET_B
  wire input 5 \SCD
  wire input 6 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfrtp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \RESET_B
  wire input 5 \SCD
  wire input 6 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfrtp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \RESET_B
  wire input 5 \SCD
  wire input 6 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfrtp_4
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \RESET_B
  wire input 5 \SCD
  wire input 6 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfsbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 6 \SCD
  wire input 7 \SCE
  wire input 5 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfsbp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 6 \SCD
  wire input 7 \SCE
  wire input 5 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfstp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 5 \SCD
  wire input 6 \SCE
  wire input 4 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfstp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 5 \SCD
  wire input 6 \SCE
  wire input 4 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfstp_4
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 5 \SCD
  wire input 6 \SCE
  wire input 4 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfxbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \SCD
  wire input 6 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfxbp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \SCD
  wire input 6 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfxtp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \SCD
  wire input 5 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfxtp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \SCD
  wire input 5 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfxtp_4
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \SCD
  wire input 5 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdlclkp_1
  wire input 1 \CLK
  wire input 2 \GATE
  wire output 3 \GCLK
  wire input 4 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdlclkp_2
  wire input 1 \CLK
  wire input 2 \GATE
  wire output 3 \GCLK
  wire input 4 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdlclkp_4
  wire input 1 \CLK
  wire input 2 \GATE
  wire output 3 \GCLK
  wire input 4 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sedfxbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire input 5 \DE
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 6 \SCD
  wire input 7 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sedfxbp_2
  wire input 1 \CLK
  wire input 2 \D
  wire input 5 \DE
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 6 \SCD
  wire input 7 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sedfxtp_1
  wire input 1 \CLK
  wire input 2 \D
  wire input 4 \DE
  wire output 3 \Q
  wire input 5 \SCD
  wire input 6 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sedfxtp_2
  wire input 1 \CLK
  wire input 2 \D
  wire input 4 \DE
  wire output 3 \Q
  wire input 5 \SCD
  wire input 6 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sedfxtp_4
  wire input 1 \CLK
  wire input 2 \D
  wire input 4 \DE
  wire output 3 \Q
  wire input 5 \SCD
  wire input 6 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xnor2_1
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xnor2_2
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xnor2_4
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xnor3_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xnor3_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xnor3_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xor2_1
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xor2_2
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xor2_4
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xor3_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xor3_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xor3_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \hdlname "vsdbabysoc"
attribute \top 1
attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/vsdbabysoc.v:1.1-39.10"
module \vsdbabysoc
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/vsdbabysoc.v:15.9-15.12"
  wire \CLK
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/vsdbabysoc.v:7.16-7.22"
  wire input 4 \ENb_CP
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/vsdbabysoc.v:8.16-8.23"
  wire input 5 \ENb_VCO
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/vsdbabysoc.v:2.16-2.19"
  wire output 1 \OUT
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/vsdbabysoc.v:9.16-9.19"
  wire input 6 \REF
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/vsdbabysoc.v:16.15-16.24"
  wire width 10 \RV_TO_DAC
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/vsdbabysoc.v:6.16-6.22"
  wire input 3 \VCO_IN
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/vsdbabysoc.v:12.16-12.21"
  wire input 7 \VREFH
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/vsdbabysoc.v:4.16-4.21"
  wire input 2 \reset
  attribute \module_not_derived 1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/vsdbabysoc.v:18.11-22.5"
  cell \RV_CPU \core
    connect \clk \CLK
    connect \out \RV_TO_DAC
    connect \reset \reset
  end
  attribute \module_not_derived 1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/vsdbabysoc.v:32.12-37.5"
  cell \avsddac \dac
    connect \D \RV_TO_DAC
    connect \OUT \OUT
    connect \VREFH \VREFH
  end
  attribute \module_not_derived 1
  attribute \src "/home/ayush/OpenRoad/flow/designs/src/vsdbabysoc/vsdbabysoc.v:24.12-30.5"
  cell \avsdpll \pll
    connect \CLK \CLK
    connect \ENb_CP \ENb_CP
    connect \ENb_VCO \ENb_VCO
    connect \REF \REF
    connect \VCO_IN \VCO_IN
  end
end
