{
  "name": "core_arch::x86::sse::_mm_movemask_ps",
  "safe": false,
  "callees": {
    "intrinsics::simd::simd_lt": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Tests if `x` is less than `y`, elementwise.\n\n `T` must be a vector of integers or floats.\n\n `U` must be a vector of integers with the same number of elements and element size as `T`.\n\n Returns `0` for false and `!0` for true.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_bitmask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Truncates an integer vector to a bitmask.\n\n `T` must be an integer vector.\n\n `U` must be either the smallest unsigned integer with at least as many bits as the length\n of `T`, or the smallest array of `u8` with at least as many bits as the length of `T`.\n\n Each element is truncated to a single bit and packed into the result.\n\n No matter whether the output is an array or an unsigned integer, it is treated as a single\n contiguous list of bits. The bitmask is always packed on the least-significant side of the\n output, and padded with 0s in the most-significant bits. The order of the bits depends on\n endianness:\n\n * On little endian, the least significant bit corresponds to the first vector element.\n * On big endian, the least significant bit corresponds to the last vector element.\n\n For example, `[!0, 0, !0, !0]` packs to\n - `0b1101u8` or `[0b1101]` on little endian, and\n - `0b1011u8` or `[0b1011]` on big endian.\n\n To consider a larger example,\n `[!0, 0, 0, 0, 0, 0, 0, 0, !0, !0, 0, 0, 0, 0, !0, 0]` packs to\n - `0b0100001100000001u16` or `[0b00000001, 0b01000011]` on little endian, and\n - `0b1000000011000010u16` or `[0b10000000, 0b11000010]` on big endian.\n\n And finally, a non-power-of-2 example with multiple bytes:\n `[!0, !0, 0, !0, 0, 0, !0, 0, !0, 0]` packs to\n - `0b0101001011u16` or `[0b01001011, 0b01]` on little endian, and\n - `0b1101001010u16` or `[0b11, 0b01001010]` on big endian.\n\n # Safety\n `x` must contain only `0` and `!0`.\n",
      "adt": {}
    },
    "convert::Into::into": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Converts this type into the (usually inferred) input type.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::simd::i32x4": [
      "Plain"
    ],
    "core_arch::x86::__m128": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::sse::_mm_movemask_ps"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/sse.rs:1099:1: 1106:2",
  "src": "pub fn _mm_movemask_ps(a: __m128) -> i32 {\n    // Propagate the highest bit to the rest, because simd_bitmask\n    // requires all-1 or all-0.\n    unsafe {\n        let mask: i32x4 = simd_lt(transmute(a), i32x4::ZERO);\n        simd_bitmask::<i32x4, u8>(mask).into()\n    }\n}",
  "mir": "fn core_arch::x86::sse::_mm_movemask_ps(_1: core_arch::x86::__m128) -> i32 {\n    let mut _0: i32;\n    let  _2: core_arch::simd::i32x4;\n    let mut _3: core_arch::simd::i32x4;\n    let mut _4: u8;\n    debug a => _1;\n    debug mask => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = _1 as core_arch::simd::i32x4;\n        _2 = intrinsics::simd::simd_lt::<core_arch::simd::i32x4, core_arch::simd::i32x4>(move _3, core_arch::simd::i32x4::ZERO) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_3);\n        StorageLive(_4);\n        _4 = intrinsics::simd::simd_bitmask::<core_arch::simd::i32x4, u8>(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _0 = <u8 as convert::Into<i32>>::into(move _4) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Returns a mask of the most significant bit of each element in `a`.\n\n The mask is stored in the 4 least significant bits of the return value.\n All other bits are set to `0`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_movemask_ps)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}