
Robot_head.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000022  00800100  0000282a  000028be  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000282a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00001620  00800122  00800122  000028e0  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  000028e0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000097  00000000  00000000  00002fac  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000938  00000000  00000000  00003043  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00002086  00000000  00000000  0000397b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000515c  00000000  00000000  00005a01  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000014b2  00000000  00000000  0000ab5d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00008578  00000000  00000000  0000c00f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000f90  00000000  00000000  00014588  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000033f1  00000000  00000000  00015518  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001a0f  00000000  00000000  00018909  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 000b5af7  00000000  00000000  0001a318  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_pubtypes 00000b7d  00000000  00000000  000cfe0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000810  00000000  00000000  000d098c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      28:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      34:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      40:	0c 94 ad 09 	jmp	0x135a	; 0x135a <__vector_16>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 cd 0a 	jmp	0x159a	; 0x159a <__vector_20>
      54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      68:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      70:	0c 94 5a 02 	jmp	0x4b4	; 0x4b4 <__vector_28>
      74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	c0 e0       	ldi	r28, 0x00	; 0
      92:	d0 e4       	ldi	r29, 0x40	; 64
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	ea e2       	ldi	r30, 0x2A	; 42
      a0:	f8 e2       	ldi	r31, 0x28	; 40
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a2 32       	cpi	r26, 0x22	; 34
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	17 e1       	ldi	r17, 0x17	; 23
      b4:	a2 e2       	ldi	r26, 0x22	; 34
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a2 34       	cpi	r26, 0x42	; 66
      be:	b1 07       	cpc	r27, r17
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 c8 12 	call	0x2590	; 0x2590 <main>
      c6:	0c 94 13 14 	jmp	0x2826	; 0x2826 <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <CtrlCameraEnable>:

	
//active la camera
static void CtrlCameraEnable( Boolean enable ) 
{
	cam.enable = enable;
      ce:	80 93 21 14 	sts	0x1421, r24
}
      d2:	08 95       	ret

000000d4 <CtrlCameraCmdAck>:
}

//on envoie un ack camera 
static void CtrlCameraCmdAck( Int8U ack_number ) 
{
	camera_ack[2] = ack_number;
      d4:	80 93 02 01 	sts	0x0102, r24
	DrvUartDirectSendBytes(CONF_UART_1_INDEX, camera_ack, FRAME_LENGHT);
      d8:	81 e0       	ldi	r24, 0x01	; 1
      da:	60 e0       	ldi	r22, 0x00	; 0
      dc:	71 e0       	ldi	r23, 0x01	; 1
      de:	46 e0       	ldi	r20, 0x06	; 6
      e0:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <DrvUartDirectSendBytes>
}
      e4:	08 95       	ret

000000e6 <CtrlCameraGetPicture>:
}

//permet de prendre deux images a la suite
void CtrlCameraGetPicture( void ) 
{
	cam.get_images = TRUE;
      e6:	81 e0       	ldi	r24, 0x01	; 1
      e8:	80 93 23 14 	sts	0x1423, r24
}
      ec:	08 95       	ret

000000ee <CtrlCamera>:


/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlCamera( void ) 
{ 
      ee:	cf 93       	push	r28
      f0:	df 93       	push	r29
	cam.power = FALSE;
      f2:	c2 e2       	ldi	r28, 0x22	; 34
      f4:	d4 e1       	ldi	r29, 0x14	; 20
      f6:	10 92 22 14 	sts	0x1422, r1
	cam.enable = FALSE;
      fa:	fe 01       	movw	r30, r28
      fc:	31 97       	sbiw	r30, 0x01	; 1
      fe:	10 82       	st	Z, r1
	cam.waitting = 0U;
     100:	10 92 24 14 	sts	0x1424, r1
	cam.get_images = FALSE;
     104:	10 92 23 14 	sts	0x1423, r1
	
	cam.state.timeout = 0U;
     108:	fe 01       	movw	r30, r28
     10a:	34 97       	sbiw	r30, 0x04	; 4
     10c:	10 82       	st	Z, r1
	cam.state.rcv_sync_ack = FALSE;
     10e:	fe 01       	movw	r30, r28
     110:	3b 97       	sbiw	r30, 0x0b	; 11
     112:	10 82       	st	Z, r1
	cam.state.rcv_nack = FALSE;
     114:	fe 01       	movw	r30, r28
     116:	3a 97       	sbiw	r30, 0x0a	; 10
     118:	10 82       	st	Z, r1
	cam.state.rcv_set_ack = FALSE;
     11a:	fe 01       	movw	r30, r28
     11c:	39 97       	sbiw	r30, 0x09	; 9
     11e:	10 82       	st	Z, r1
	cam.state.rcv_get_picture_ack = FALSE;
     120:	fe 01       	movw	r30, r28
     122:	38 97       	sbiw	r30, 0x08	; 8
     124:	10 82       	st	Z, r1
	cam.state.send_get_picture = FALSE;
     126:	fe 01       	movw	r30, r28
     128:	37 97       	sbiw	r30, 0x07	; 7
     12a:	10 82       	st	Z, r1
	cam.state.rcv_data = FALSE;
     12c:	fe 01       	movw	r30, r28
     12e:	36 97       	sbiw	r30, 0x06	; 6
     130:	10 82       	st	Z, r1
	cam.state.rcv_data_complete = FALSE;
     132:	fe 01       	movw	r30, r28
     134:	35 97       	sbiw	r30, 0x05	; 5
     136:	10 82       	st	Z, r1
	cam.state.nb_retries = 0U;
     138:	fe 01       	movw	r30, r28
     13a:	32 97       	sbiw	r30, 0x02	; 2
     13c:	10 82       	st	Z, r1
	cam.state.ack_id = 0U;
     13e:	fe 01       	movw	r30, r28
     140:	33 97       	sbiw	r30, 0x03	; 3
     142:	10 82       	st	Z, r1
	can_comp_image = FALSE;
     144:	10 92 2b 01 	sts	0x012B, r1
	
	//on ective la camera
	CtrlCameraEnable( TRUE );
     148:	81 e0       	ldi	r24, 0x01	; 1
     14a:	0e 94 67 00 	call	0xce	; 0xce <CtrlCameraEnable>


//permet de recuperer l'image apres event
static void CtrlCameraSetStructPicture( SImage * i_image ) 
{
	cam.image = i_image;
     14e:	2d 97       	sbiw	r28, 0x0d	; 13
     150:	80 e3       	ldi	r24, 0x30	; 48
     152:	91 e0       	ldi	r25, 0x01	; 1
     154:	99 83       	std	Y+1, r25	; 0x01
     156:	88 83       	st	Y, r24
	CtrlCameraEnable( TRUE );
	
	//on veux enregistrer sur l'image 1
	CtrlCameraSetStructPicture(&mes_images[index_image]);
	
	CtrlCameraGetPicture();
     158:	0e 94 73 00 	call	0xe6	; 0xe6 <CtrlCameraGetPicture>
}
     15c:	df 91       	pop	r29
     15e:	cf 91       	pop	r28
     160:	08 95       	ret

00000162 <CtrlCameraDispatcher>:
	


//dispatcher
void CtrlCameraDispatcher( Event_t event ) 
{
     162:	6f 92       	push	r6
     164:	7f 92       	push	r7
     166:	8f 92       	push	r8
     168:	9f 92       	push	r9
     16a:	af 92       	push	r10
     16c:	bf 92       	push	r11
     16e:	cf 92       	push	r12
     170:	df 92       	push	r13
     172:	ef 92       	push	r14
     174:	ff 92       	push	r15
     176:	0f 93       	push	r16
     178:	1f 93       	push	r17
     17a:	df 93       	push	r29
     17c:	cf 93       	push	r28
     17e:	cd b7       	in	r28, 0x3d	; 61
     180:	de b7       	in	r29, 0x3e	; 62
     182:	af 97       	sbiw	r28, 0x2f	; 47
     184:	0f b6       	in	r0, 0x3f	; 63
     186:	f8 94       	cli
     188:	de bf       	out	0x3e, r29	; 62
     18a:	0f be       	out	0x3f, r0	; 63
     18c:	cd bf       	out	0x3d, r28	; 61
     18e:	8c 01       	movw	r16, r24
	if( cam.enable == TRUE)
     190:	80 91 21 14 	lds	r24, 0x1421
     194:	81 30       	cpi	r24, 0x01	; 1
     196:	09 f0       	breq	.+2      	; 0x19a <CtrlCameraDispatcher+0x38>
     198:	78 c1       	rjmp	.+752    	; 0x48a <CtrlCameraDispatcher+0x328>
	{	
		//Test de connexion
		if ( DrvEventTestEvent(event ,CONF_EVENT_TIMER_100MS ))
     19a:	c8 01       	movw	r24, r16
     19c:	61 e0       	ldi	r22, 0x01	; 1
     19e:	0e 94 a2 05 	call	0xb44	; 0xb44 <DrvEventTestEvent>
     1a2:	88 23       	and	r24, r24
     1a4:	09 f4       	brne	.+2      	; 0x1a8 <CtrlCameraDispatcher+0x46>
     1a6:	02 c1       	rjmp	.+516    	; 0x3ac <CtrlCameraDispatcher+0x24a>
		{	
			if( cam.power == TRUE )
     1a8:	80 91 22 14 	lds	r24, 0x1422
     1ac:	81 30       	cpi	r24, 0x01	; 1
     1ae:	09 f0       	breq	.+2      	; 0x1b2 <CtrlCameraDispatcher+0x50>
     1b0:	fd c0       	rjmp	.+506    	; 0x3ac <CtrlCameraDispatcher+0x24a>
			{		
				//on lance la prochaine capture d'iamge
				if(cam.state.rcv_data_complete == TRUE)
     1b2:	80 91 1d 14 	lds	r24, 0x141D
     1b6:	81 30       	cpi	r24, 0x01	; 1
     1b8:	09 f0       	breq	.+2      	; 0x1bc <CtrlCameraDispatcher+0x5a>
     1ba:	66 c0       	rjmp	.+204    	; 0x288 <CtrlCameraDispatcher+0x126>
				{
					cam.state.rcv_data_complete = FALSE;
     1bc:	10 92 1d 14 	sts	0x141D, r1
	#define SIZE 40
	Int8U buffer[SIZE+7];
	static Int16U loop_mvt = 0U;
	static Int16U loop_area = 0U;
	
	buffer[0] = '*';
     1c0:	8a e2       	ldi	r24, 0x2A	; 42
     1c2:	89 83       	std	Y+1, r24	; 0x01
	buffer[1] = E_PROTOCOLE_HEAD;
     1c4:	1a 82       	std	Y+2, r1	; 0x02
	buffer[2] = E_PROTOCOLE_WHO_CAMERA;
     1c6:	81 e0       	ldi	r24, 0x01	; 1
     1c8:	8b 83       	std	Y+3, r24	; 0x03
	buffer[SIZE+5] = '#';
     1ca:	83 e2       	ldi	r24, 0x23	; 35
     1cc:	8e a7       	std	Y+46, r24	; 0x2e
	buffer[SIZE+6] = '#';
     1ce:	8f a7       	std	Y+47, r24	; 0x2f
	for ( loop_area = 0U; loop_area < IMAGE_BYTES_SIZE ; loop_area += SIZE)
     1d0:	10 92 2d 01 	sts	0x012D, r1
     1d4:	10 92 2c 01 	sts	0x012C, r1
     1d8:	80 e0       	ldi	r24, 0x00	; 0
     1da:	90 e0       	ldi	r25, 0x00	; 0
	{
		buffer[3] = loop_area >> 8U;
		buffer[4] = loop_area ;
     1dc:	0f 2e       	mov	r0, r31
     1de:	f6 e0       	ldi	r31, 0x06	; 6
     1e0:	8f 2e       	mov	r8, r31
     1e2:	99 24       	eor	r9, r9
     1e4:	f0 2d       	mov	r31, r0
     1e6:	8c 0e       	add	r8, r28
     1e8:	9d 1e       	adc	r9, r29
}	
	


//dispatcher
void CtrlCameraDispatcher( Event_t event ) 
     1ea:	0f 2e       	mov	r0, r31
     1ec:	fe e2       	ldi	r31, 0x2E	; 46
     1ee:	ef 2e       	mov	r14, r31
     1f0:	ff 24       	eor	r15, r15
     1f2:	f0 2d       	mov	r31, r0
     1f4:	ec 0e       	add	r14, r28
     1f6:	fd 1e       	adc	r15, r29
	{
		buffer[3] = loop_area >> 8U;
		buffer[4] = loop_area ;
		for (loop_mvt = 0U; loop_mvt < SIZE ; loop_mvt++)
		{
			buffer[5 + loop_mvt] = cam.image->image/* compress_tab_mvt*/[ loop_area + loop_mvt ] ;
     1f8:	0f 2e       	mov	r0, r31
     1fa:	f5 e1       	ldi	r31, 0x15	; 21
     1fc:	cf 2e       	mov	r12, r31
     1fe:	f4 e1       	ldi	r31, 0x14	; 20
     200:	df 2e       	mov	r13, r31
     202:	f0 2d       	mov	r31, r0
	buffer[SIZE+6] = '#';
	for ( loop_area = 0U; loop_area < IMAGE_BYTES_SIZE ; loop_area += SIZE)
	{
		buffer[3] = loop_area >> 8U;
		buffer[4] = loop_area ;
		for (loop_mvt = 0U; loop_mvt < SIZE ; loop_mvt++)
     204:	0f 2e       	mov	r0, r31
     206:	f8 e2       	ldi	r31, 0x28	; 40
     208:	6f 2e       	mov	r6, r31
     20a:	77 24       	eor	r7, r7
     20c:	f0 2d       	mov	r31, r0
		{
			buffer[5 + loop_mvt] = cam.image->image/* compress_tab_mvt*/[ loop_area + loop_mvt ] ;
		}	
		DrvUartDirectSendBytes(CONF_UART_0_INDEX,buffer,SIZE+7U);
     20e:	5e 01       	movw	r10, r28
     210:	08 94       	sec
     212:	a1 1c       	adc	r10, r1
     214:	b1 1c       	adc	r11, r1
	buffer[2] = E_PROTOCOLE_WHO_CAMERA;
	buffer[SIZE+5] = '#';
	buffer[SIZE+6] = '#';
	for ( loop_area = 0U; loop_area < IMAGE_BYTES_SIZE ; loop_area += SIZE)
	{
		buffer[3] = loop_area >> 8U;
     216:	9c 83       	std	Y+4, r25	; 0x04
		buffer[4] = loop_area ;
     218:	8d 83       	std	Y+5, r24	; 0x05
     21a:	f4 01       	movw	r30, r8
		for (loop_mvt = 0U; loop_mvt < SIZE ; loop_mvt++)
		{
			buffer[5 + loop_mvt] = cam.image->image/* compress_tab_mvt*/[ loop_area + loop_mvt ] ;
     21c:	d6 01       	movw	r26, r12
     21e:	2d 91       	ld	r18, X+
     220:	3c 91       	ld	r19, X
     222:	d9 01       	movw	r26, r18
     224:	a8 0f       	add	r26, r24
     226:	b9 1f       	adc	r27, r25
     228:	14 96       	adiw	r26, 0x04	; 4
     22a:	2c 91       	ld	r18, X
     22c:	14 97       	sbiw	r26, 0x04	; 4
     22e:	21 93       	st	Z+, r18
     230:	01 96       	adiw	r24, 0x01	; 1
	buffer[SIZE+6] = '#';
	for ( loop_area = 0U; loop_area < IMAGE_BYTES_SIZE ; loop_area += SIZE)
	{
		buffer[3] = loop_area >> 8U;
		buffer[4] = loop_area ;
		for (loop_mvt = 0U; loop_mvt < SIZE ; loop_mvt++)
     232:	ee 15       	cp	r30, r14
     234:	ff 05       	cpc	r31, r15
     236:	91 f7       	brne	.-28     	; 0x21c <CtrlCameraDispatcher+0xba>
     238:	70 92 2f 01 	sts	0x012F, r7
     23c:	60 92 2e 01 	sts	0x012E, r6
		{
			buffer[5 + loop_mvt] = cam.image->image/* compress_tab_mvt*/[ loop_area + loop_mvt ] ;
		}	
		DrvUartDirectSendBytes(CONF_UART_0_INDEX,buffer,SIZE+7U);
     240:	80 e0       	ldi	r24, 0x00	; 0
     242:	b5 01       	movw	r22, r10
     244:	4f e2       	ldi	r20, 0x2F	; 47
     246:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <DrvUartDirectSendBytes>
	buffer[0] = '*';
	buffer[1] = E_PROTOCOLE_HEAD;
	buffer[2] = E_PROTOCOLE_WHO_CAMERA;
	buffer[SIZE+5] = '#';
	buffer[SIZE+6] = '#';
	for ( loop_area = 0U; loop_area < IMAGE_BYTES_SIZE ; loop_area += SIZE)
     24a:	80 91 2c 01 	lds	r24, 0x012C
     24e:	90 91 2d 01 	lds	r25, 0x012D
     252:	88 96       	adiw	r24, 0x28	; 40
     254:	90 93 2d 01 	sts	0x012D, r25
     258:	80 93 2c 01 	sts	0x012C, r24
     25c:	b9 e0       	ldi	r27, 0x09	; 9
     25e:	80 36       	cpi	r24, 0x60	; 96
     260:	9b 07       	cpc	r25, r27
     262:	c8 f2       	brcs	.-78     	; 0x216 <CtrlCameraDispatcher+0xb4>
					}*/				
					//on envoie la diff d'image sur l'uart
					CtrlCameraExecuteSendUartMovement();
					
					//on remet les données a jour
					cam.image->size = 0U ;
     264:	e0 91 15 14 	lds	r30, 0x1415
     268:	f0 91 16 14 	lds	r31, 0x1416
     26c:	13 82       	std	Z+3, r1	; 0x03
     26e:	12 82       	std	Z+2, r1	; 0x02
					cam.image->index = 0U ;
     270:	e0 91 15 14 	lds	r30, 0x1415
     274:	f0 91 16 14 	lds	r31, 0x1416
     278:	11 82       	std	Z+1, r1	; 0x01
     27a:	10 82       	st	Z, r1
			
					//on prend une nouvelle image
					cam.state.rcv_get_picture_ack = FALSE ; 
     27c:	10 92 1a 14 	sts	0x141A, r1
					cam.state.send_get_picture = FALSE ;
     280:	10 92 1b 14 	sts	0x141B, r1
					cam.state.rcv_data = FALSE;
     284:	10 92 1c 14 	sts	0x141C, r1
				}
				

				if( cam.get_images == TRUE)
     288:	80 91 23 14 	lds	r24, 0x1423
     28c:	81 30       	cpi	r24, 0x01	; 1
     28e:	09 f0       	breq	.+2      	; 0x292 <CtrlCameraDispatcher+0x130>
     290:	8d c0       	rjmp	.+282    	; 0x3ac <CtrlCameraDispatcher+0x24a>

//machine d'etat de connexion avec la camera
static void CtrlCameraStateMachine( void ) 
{
	//on essaye de se synchroniser 
	if( ( cam.state.nb_retries < NB_RETRIES ) && ( cam.state.rcv_sync_ack == FALSE ) )
     292:	80 91 20 14 	lds	r24, 0x1420
     296:	8c 33       	cpi	r24, 0x3C	; 60
     298:	d0 f4       	brcc	.+52     	; 0x2ce <CtrlCameraDispatcher+0x16c>
     29a:	80 91 17 14 	lds	r24, 0x1417
     29e:	88 23       	and	r24, r24
     2a0:	b1 f4       	brne	.+44     	; 0x2ce <CtrlCameraDispatcher+0x16c>
	{
		//on rallume la camera apres avoir recu un NACK
		if(cam.state.rcv_nack == TRUE)
     2a2:	80 91 18 14 	lds	r24, 0x1418
     2a6:	81 30       	cpi	r24, 0x01	; 1
     2a8:	21 f4       	brne	.+8      	; 0x2b2 <CtrlCameraDispatcher+0x150>
		{
			micIoPortsConfigureToLowLevel(CONF_CMD_ALIM_CAMERA);
     2aa:	88 e0       	ldi	r24, 0x08	; 8
     2ac:	90 e0       	ldi	r25, 0x00	; 0
     2ae:	0e 94 33 0e 	call	0x1c66	; 0x1c66 <micIoPortsConfigureToLowLevel>

//on synchronise la camera 
static void CtrlCameraCmdSynchro( void ) 
{
	//on fixe l'etat de la cam
	cam.state.rcv_sync_ack = FALSE;
     2b2:	10 92 17 14 	sts	0x1417, r1
	DrvUartDirectSendBytes(CONF_UART_1_INDEX, camera_sync, FRAME_LENGHT);
     2b6:	81 e0       	ldi	r24, 0x01	; 1
     2b8:	66 e0       	ldi	r22, 0x06	; 6
     2ba:	71 e0       	ldi	r23, 0x01	; 1
     2bc:	46 e0       	ldi	r20, 0x06	; 6
     2be:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <DrvUartDirectSendBytes>
	//on incremente les reties
	cam.state.nb_retries++;
     2c2:	80 91 20 14 	lds	r24, 0x1420
     2c6:	8f 5f       	subi	r24, 0xFF	; 255
     2c8:	80 93 20 14 	sts	0x1420, r24
     2cc:	6f c0       	rjmp	.+222    	; 0x3ac <CtrlCameraDispatcher+0x24a>
		//on essaye de synchroniser
		CtrlCameraCmdSynchro();
					
	}
	//on a pas reussi s a la synchro
	else if( cam.state.nb_retries >= NB_RETRIES )
     2ce:	80 91 20 14 	lds	r24, 0x1420
     2d2:	8c 33       	cpi	r24, 0x3C	; 60
     2d4:	88 f1       	brcs	.+98     	; 0x338 <CtrlCameraDispatcher+0x1d6>
	{
		cam.power = FALSE;
     2d6:	82 e2       	ldi	r24, 0x22	; 34
     2d8:	94 e1       	ldi	r25, 0x14	; 20
     2da:	10 92 22 14 	sts	0x1422, r1
		cam.enable = FALSE;
     2de:	fc 01       	movw	r30, r24
     2e0:	31 97       	sbiw	r30, 0x01	; 1
     2e2:	10 82       	st	Z, r1
		cam.waitting = 0U;
     2e4:	10 92 24 14 	sts	0x1424, r1
		cam.get_images = FALSE;
     2e8:	10 92 23 14 	sts	0x1423, r1
	
		cam.state.timeout = 0U;
     2ec:	fc 01       	movw	r30, r24
     2ee:	34 97       	sbiw	r30, 0x04	; 4
     2f0:	10 82       	st	Z, r1
		cam.state.rcv_sync_ack = FALSE;
     2f2:	fc 01       	movw	r30, r24
     2f4:	3b 97       	sbiw	r30, 0x0b	; 11
     2f6:	10 82       	st	Z, r1
		cam.state.rcv_nack = FALSE;
     2f8:	fc 01       	movw	r30, r24
     2fa:	3a 97       	sbiw	r30, 0x0a	; 10
     2fc:	10 82       	st	Z, r1
		cam.state.rcv_set_ack = FALSE;
     2fe:	fc 01       	movw	r30, r24
     300:	39 97       	sbiw	r30, 0x09	; 9
     302:	10 82       	st	Z, r1
		cam.state.rcv_get_picture_ack = FALSE;
     304:	fc 01       	movw	r30, r24
     306:	38 97       	sbiw	r30, 0x08	; 8
     308:	10 82       	st	Z, r1
		cam.state.send_get_picture = FALSE;
     30a:	fc 01       	movw	r30, r24
     30c:	37 97       	sbiw	r30, 0x07	; 7
     30e:	10 82       	st	Z, r1
		cam.state.rcv_data = FALSE;
     310:	fc 01       	movw	r30, r24
     312:	36 97       	sbiw	r30, 0x06	; 6
     314:	10 82       	st	Z, r1
		cam.state.rcv_data_complete = FALSE;
     316:	fc 01       	movw	r30, r24
     318:	35 97       	sbiw	r30, 0x05	; 5
     31a:	10 82       	st	Z, r1
		cam.state.nb_retries = 0U;
     31c:	fc 01       	movw	r30, r24
     31e:	32 97       	sbiw	r30, 0x02	; 2
     320:	10 82       	st	Z, r1
		cam.state.ack_id = 0U;
     322:	03 97       	sbiw	r24, 0x03	; 3
     324:	fc 01       	movw	r30, r24
     326:	10 82       	st	Z, r1
		can_comp_image = FALSE;
     328:	10 92 2b 01 	sts	0x012B, r1
	
		//on ective la camera
		CtrlCameraEnable( TRUE );
     32c:	81 e0       	ldi	r24, 0x01	; 1
     32e:	0e 94 67 00 	call	0xce	; 0xce <CtrlCameraEnable>
	
		CtrlCameraGetPicture();
     332:	0e 94 73 00 	call	0xe6	; 0xe6 <CtrlCameraGetPicture>
     336:	3a c0       	rjmp	.+116    	; 0x3ac <CtrlCameraDispatcher+0x24a>
	}
	//on envoie une cmd de setting
	else if(( cam.state.rcv_sync_ack == TRUE ) && ( cam.waitting < 5U ) )
     338:	80 91 17 14 	lds	r24, 0x1417
     33c:	81 30       	cpi	r24, 0x01	; 1
     33e:	51 f4       	brne	.+20     	; 0x354 <CtrlCameraDispatcher+0x1f2>
     340:	80 91 24 14 	lds	r24, 0x1424
     344:	85 30       	cpi	r24, 0x05	; 5
     346:	30 f4       	brcc	.+12     	; 0x354 <CtrlCameraDispatcher+0x1f2>
	{
		cam.waitting++;
     348:	80 91 24 14 	lds	r24, 0x1424
     34c:	8f 5f       	subi	r24, 0xFF	; 255
     34e:	80 93 24 14 	sts	0x1424, r24
     352:	2c c0       	rjmp	.+88     	; 0x3ac <CtrlCameraDispatcher+0x24a>
	}
	//on envoie une cmd de setting
	else if(( cam.state.rcv_sync_ack == TRUE ) && ( cam.state.rcv_set_ack == FALSE ) )
     354:	80 91 17 14 	lds	r24, 0x1417
     358:	81 30       	cpi	r24, 0x01	; 1
     35a:	79 f4       	brne	.+30     	; 0x37a <CtrlCameraDispatcher+0x218>
     35c:	80 91 19 14 	lds	r24, 0x1419
     360:	88 23       	and	r24, r24
     362:	59 f4       	brne	.+22     	; 0x37a <CtrlCameraDispatcher+0x218>
	{
		cam.waitting = 0U;
     364:	10 92 24 14 	sts	0x1424, r1

//on set la camera 
static void CtrlCameraCmdSettings( void ) 
{
	//on fixe l'etat de la cam
	cam.state.rcv_set_ack = FALSE;
     368:	10 92 19 14 	sts	0x1419, r1
	DrvUartDirectSendBytes(CONF_UART_1_INDEX, camera_initial, FRAME_LENGHT);
     36c:	81 e0       	ldi	r24, 0x01	; 1
     36e:	6c e0       	ldi	r22, 0x0C	; 12
     370:	71 e0       	ldi	r23, 0x01	; 1
     372:	46 e0       	ldi	r20, 0x06	; 6
     374:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <DrvUartDirectSendBytes>
     378:	19 c0       	rjmp	.+50     	; 0x3ac <CtrlCameraDispatcher+0x24a>
	{
		cam.waitting = 0U;
		CtrlCameraCmdSettings();
	}
	//on envoie une cmd de pour recuperer l'image
	else if(( cam.state.rcv_set_ack == TRUE ) && ( cam.state.rcv_get_picture_ack == FALSE ) && ( cam.state.send_get_picture == FALSE ))
     37a:	80 91 19 14 	lds	r24, 0x1419
     37e:	81 30       	cpi	r24, 0x01	; 1
     380:	a9 f4       	brne	.+42     	; 0x3ac <CtrlCameraDispatcher+0x24a>
     382:	80 91 1a 14 	lds	r24, 0x141A
     386:	88 23       	and	r24, r24
     388:	89 f4       	brne	.+34     	; 0x3ac <CtrlCameraDispatcher+0x24a>
     38a:	80 91 1b 14 	lds	r24, 0x141B
     38e:	88 23       	and	r24, r24
     390:	69 f4       	brne	.+26     	; 0x3ac <CtrlCameraDispatcher+0x24a>

//on prend l'image
static void CtrlCameraCmdGetPicture( void ) 
{
	//on fixe l'etat de la cam
	cam.state.rcv_get_picture_ack = FALSE;
     392:	10 92 1a 14 	sts	0x141A, r1
	DrvUartDirectSendBytes(CONF_UART_1_INDEX, camera_get_picture, FRAME_LENGHT);
     396:	81 e0       	ldi	r24, 0x01	; 1
     398:	62 e1       	ldi	r22, 0x12	; 18
     39a:	71 e0       	ldi	r23, 0x01	; 1
     39c:	46 e0       	ldi	r20, 0x06	; 6
     39e:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <DrvUartDirectSendBytes>
	}
	//on envoie une cmd de pour recuperer l'image
	else if(( cam.state.rcv_set_ack == TRUE ) && ( cam.state.rcv_get_picture_ack == FALSE ) && ( cam.state.send_get_picture == FALSE ))
	{
		CtrlCameraCmdGetPicture();
		cam.state.timeout = 0U;
     3a2:	10 92 1e 14 	sts	0x141E, r1
		cam.state.send_get_picture = TRUE;
     3a6:	81 e0       	ldi	r24, 0x01	; 1
     3a8:	80 93 1b 14 	sts	0x141B, r24
					CtrlCameraStateMachine();
				}
			}			
		}
		//on active la camera apres 1S
		if ( DrvEventTestEvent(event ,CONF_EVENT_TIMER_1S ))
     3ac:	c8 01       	movw	r24, r16
     3ae:	62 e0       	ldi	r22, 0x02	; 2
     3b0:	0e 94 a2 05 	call	0xb44	; 0xb44 <DrvEventTestEvent>
     3b4:	88 23       	and	r24, r24
     3b6:	09 f4       	brne	.+2      	; 0x3ba <CtrlCameraDispatcher+0x258>
     3b8:	5c c0       	rjmp	.+184    	; 0x472 <CtrlCameraDispatcher+0x310>
		{
			//on attend 2 sec pour l'allumage
			if ((cam.power == FALSE) && (cam.waitting > 2))
     3ba:	80 91 22 14 	lds	r24, 0x1422
     3be:	88 23       	and	r24, r24
     3c0:	a1 f5       	brne	.+104    	; 0x42a <CtrlCameraDispatcher+0x2c8>
     3c2:	80 91 24 14 	lds	r24, 0x1424
     3c6:	83 30       	cpi	r24, 0x03	; 3
     3c8:	80 f1       	brcs	.+96     	; 0x42a <CtrlCameraDispatcher+0x2c8>
			{
				cam.power = TRUE;
     3ca:	82 e2       	ldi	r24, 0x22	; 34
     3cc:	94 e1       	ldi	r25, 0x14	; 20
     3ce:	21 e0       	ldi	r18, 0x01	; 1
     3d0:	20 93 22 14 	sts	0x1422, r18
				cam.waitting = 0U;
     3d4:	10 92 24 14 	sts	0x1424, r1
				cam.state.timeout = 0U;
     3d8:	fc 01       	movw	r30, r24
     3da:	34 97       	sbiw	r30, 0x04	; 4
     3dc:	10 82       	st	Z, r1
				cam.state.rcv_sync_ack = FALSE;
     3de:	fc 01       	movw	r30, r24
     3e0:	3b 97       	sbiw	r30, 0x0b	; 11
     3e2:	10 82       	st	Z, r1
				cam.state.rcv_nack = FALSE;
     3e4:	fc 01       	movw	r30, r24
     3e6:	3a 97       	sbiw	r30, 0x0a	; 10
     3e8:	10 82       	st	Z, r1
				cam.state.rcv_set_ack = FALSE;
     3ea:	fc 01       	movw	r30, r24
     3ec:	39 97       	sbiw	r30, 0x09	; 9
     3ee:	10 82       	st	Z, r1
				cam.state.rcv_get_picture_ack = FALSE;
     3f0:	fc 01       	movw	r30, r24
     3f2:	38 97       	sbiw	r30, 0x08	; 8
     3f4:	10 82       	st	Z, r1
				cam.state.send_get_picture = FALSE;
     3f6:	fc 01       	movw	r30, r24
     3f8:	37 97       	sbiw	r30, 0x07	; 7
     3fa:	10 82       	st	Z, r1
				cam.state.rcv_data = FALSE;
     3fc:	fc 01       	movw	r30, r24
     3fe:	36 97       	sbiw	r30, 0x06	; 6
     400:	10 82       	st	Z, r1
				cam.state.rcv_data_complete = FALSE;
     402:	fc 01       	movw	r30, r24
     404:	35 97       	sbiw	r30, 0x05	; 5
     406:	10 82       	st	Z, r1
				cam.state.nb_retries = 0U;
     408:	fc 01       	movw	r30, r24
     40a:	32 97       	sbiw	r30, 0x02	; 2
     40c:	10 82       	st	Z, r1
				cam.state.ack_id = 0U;
     40e:	03 97       	sbiw	r24, 0x03	; 3
     410:	dc 01       	movw	r26, r24
     412:	1c 92       	st	X, r1
				can_comp_image = FALSE;
     414:	10 92 2b 01 	sts	0x012B, r1
				micIoPortsConfigureOutput(CONF_CMD_ALIM_CAMERA);
     418:	88 e0       	ldi	r24, 0x08	; 8
     41a:	90 e0       	ldi	r25, 0x00	; 0
     41c:	0e 94 a5 0e 	call	0x1d4a	; 0x1d4a <micIoPortsConfigureOutput>
				micIoPortsConfigureToLowLevel(CONF_CMD_ALIM_CAMERA);
     420:	88 e0       	ldi	r24, 0x08	; 8
     422:	90 e0       	ldi	r25, 0x00	; 0
     424:	0e 94 33 0e 	call	0x1c66	; 0x1c66 <micIoPortsConfigureToLowLevel>
     428:	24 c0       	rjmp	.+72     	; 0x472 <CtrlCameraDispatcher+0x310>

			}
			else
			{
				//on a l'alim power 
				if(cam.power == TRUE)
     42a:	80 91 22 14 	lds	r24, 0x1422
     42e:	81 30       	cpi	r24, 0x01	; 1
     430:	d9 f4       	brne	.+54     	; 0x468 <CtrlCameraDispatcher+0x306>
				{
					//si on a pas recu de ack apres un get picture
					if( ( cam.state.rcv_get_picture_ack == FALSE ) && ( cam.state.send_get_picture == TRUE )  && ( cam.state.timeout > 1 ))
     432:	80 91 1a 14 	lds	r24, 0x141A
     436:	88 23       	and	r24, r24
     438:	89 f4       	brne	.+34     	; 0x45c <CtrlCameraDispatcher+0x2fa>
     43a:	80 91 1b 14 	lds	r24, 0x141B
     43e:	81 30       	cpi	r24, 0x01	; 1
     440:	69 f4       	brne	.+26     	; 0x45c <CtrlCameraDispatcher+0x2fa>
     442:	80 91 1e 14 	lds	r24, 0x141E
     446:	82 30       	cpi	r24, 0x02	; 2
     448:	48 f0       	brcs	.+18     	; 0x45c <CtrlCameraDispatcher+0x2fa>
					{
						//on reinit la camera
						micIoPortsConfigureToHighLevel(CONF_CMD_ALIM_CAMERA);
     44a:	88 e0       	ldi	r24, 0x08	; 8
     44c:	90 e0       	ldi	r25, 0x00	; 0
     44e:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <micIoPortsConfigureToHighLevel>
						CtrlCamera();
     452:	0e 94 77 00 	call	0xee	; 0xee <CtrlCamera>
						cam.waitting = 0;
     456:	10 92 24 14 	sts	0x1424, r1
     45a:	0b c0       	rjmp	.+22     	; 0x472 <CtrlCameraDispatcher+0x310>
					}
					else
					{	
						cam.state.timeout++;			
     45c:	80 91 1e 14 	lds	r24, 0x141E
     460:	8f 5f       	subi	r24, 0xFF	; 255
     462:	80 93 1e 14 	sts	0x141E, r24
     466:	05 c0       	rjmp	.+10     	; 0x472 <CtrlCameraDispatcher+0x310>
					}
				}
				else
				{
					cam.waitting++;
     468:	80 91 24 14 	lds	r24, 0x1424
     46c:	8f 5f       	subi	r24, 0xFF	; 255
     46e:	80 93 24 14 	sts	0x1424, r24
				}
			}
		}	
		//On a recu une image
		if ( DrvEventTestEvent(event ,CONF_EVENT_CAM_PICT_RCV ) )
     472:	c8 01       	movw	r24, r16
     474:	68 e0       	ldi	r22, 0x08	; 8
     476:	0e 94 a2 05 	call	0xb44	; 0xb44 <DrvEventTestEvent>
     47a:	88 23       	and	r24, r24
     47c:	31 f0       	breq	.+12     	; 0x48a <CtrlCameraDispatcher+0x328>
		{
			//on confirme la reception
			CtrlCameraCmdAck( 0x00 );
     47e:	80 e0       	ldi	r24, 0x00	; 0
     480:	0e 94 6a 00 	call	0xd4	; 0xd4 <CtrlCameraCmdAck>
			cam.state.rcv_data_complete = TRUE;
     484:	81 e0       	ldi	r24, 0x01	; 1
     486:	80 93 1d 14 	sts	0x141D, r24
						
		}	
	}				
}
     48a:	af 96       	adiw	r28, 0x2f	; 47
     48c:	0f b6       	in	r0, 0x3f	; 63
     48e:	f8 94       	cli
     490:	de bf       	out	0x3e, r29	; 62
     492:	0f be       	out	0x3f, r0	; 63
     494:	cd bf       	out	0x3d, r28	; 61
     496:	cf 91       	pop	r28
     498:	df 91       	pop	r29
     49a:	1f 91       	pop	r17
     49c:	0f 91       	pop	r16
     49e:	ff 90       	pop	r15
     4a0:	ef 90       	pop	r14
     4a2:	df 90       	pop	r13
     4a4:	cf 90       	pop	r12
     4a6:	bf 90       	pop	r11
     4a8:	af 90       	pop	r10
     4aa:	9f 90       	pop	r9
     4ac:	8f 90       	pop	r8
     4ae:	7f 90       	pop	r7
     4b0:	6f 90       	pop	r6
     4b2:	08 95       	ret

000004b4 <__vector_28>:
}


//callback de la reception UART ISR
ISR(USART1_RX_vect)
{
     4b4:	1f 92       	push	r1
     4b6:	0f 92       	push	r0
     4b8:	0f b6       	in	r0, 0x3f	; 63
     4ba:	0f 92       	push	r0
     4bc:	0b b6       	in	r0, 0x3b	; 59
     4be:	0f 92       	push	r0
     4c0:	11 24       	eor	r1, r1
     4c2:	2f 93       	push	r18
     4c4:	3f 93       	push	r19
     4c6:	4f 93       	push	r20
     4c8:	5f 93       	push	r21
     4ca:	6f 93       	push	r22
     4cc:	7f 93       	push	r23
     4ce:	8f 93       	push	r24
     4d0:	9f 93       	push	r25
     4d2:	af 93       	push	r26
     4d4:	bf 93       	push	r27
     4d6:	ef 93       	push	r30
     4d8:	ff 93       	push	r31
//static void CtrlCameraCmdCallbackCamera_ISR( Int8U received_byte )
//{
	Int8U received_byte = UDR1;
     4da:	20 91 ce 00 	lds	r18, 0x00CE
	//si on capture image
	if (cam.state.rcv_data == TRUE)
     4de:	80 91 1c 14 	lds	r24, 0x141C
     4e2:	81 30       	cpi	r24, 0x01	; 1
     4e4:	39 f5       	brne	.+78     	; 0x534 <__vector_28+0x80>
	{
		cam.image->image[ cam.image->index++ ] = received_byte;
     4e6:	a0 91 15 14 	lds	r26, 0x1415
     4ea:	b0 91 16 14 	lds	r27, 0x1416
     4ee:	e0 91 15 14 	lds	r30, 0x1415
     4f2:	f0 91 16 14 	lds	r31, 0x1416
     4f6:	80 81       	ld	r24, Z
     4f8:	91 81       	ldd	r25, Z+1	; 0x01
     4fa:	a8 0f       	add	r26, r24
     4fc:	b9 1f       	adc	r27, r25
     4fe:	14 96       	adiw	r26, 0x04	; 4
     500:	2c 93       	st	X, r18
     502:	01 96       	adiw	r24, 0x01	; 1
     504:	91 83       	std	Z+1, r25	; 0x01
     506:	80 83       	st	Z, r24
		if( cam.image->index == cam.image->size )	
     508:	a0 91 15 14 	lds	r26, 0x1415
     50c:	b0 91 16 14 	lds	r27, 0x1416
     510:	e0 91 15 14 	lds	r30, 0x1415
     514:	f0 91 16 14 	lds	r31, 0x1416
     518:	2d 91       	ld	r18, X+
     51a:	3c 91       	ld	r19, X
     51c:	11 97       	sbiw	r26, 0x01	; 1
     51e:	82 81       	ldd	r24, Z+2	; 0x02
     520:	93 81       	ldd	r25, Z+3	; 0x03
     522:	28 17       	cp	r18, r24
     524:	39 07       	cpc	r19, r25
     526:	09 f0       	breq	.+2      	; 0x52a <__vector_28+0x76>
     528:	79 c0       	rjmp	.+242    	; 0x61c <__vector_28+0x168>
		{
			//on ajoute l'event
			DrvEventAddEvent(CONF_EVENT_CAM_PICT_RCV);
     52a:	88 e0       	ldi	r24, 0x08	; 8
     52c:	90 e0       	ldi	r25, 0x00	; 0
     52e:	0e 94 ab 05 	call	0xb56	; 0xb56 <DrvEventAddEvent>
     532:	74 c0       	rjmp	.+232    	; 0x61c <__vector_28+0x168>
		}
	}
	else 
	{
		//si on a recu un start
		if( start_trame == TRUE )
     534:	80 91 22 01 	lds	r24, 0x0122
     538:	81 30       	cpi	r24, 0x01	; 1
     53a:	09 f0       	breq	.+2      	; 0x53e <__vector_28+0x8a>
     53c:	61 c0       	rjmp	.+194    	; 0x600 <__vector_28+0x14c>
		{		
			recpt_cmd_frame_cam[ index_cam_uart++ ] = received_byte ;
     53e:	80 91 23 01 	lds	r24, 0x0123
     542:	90 91 24 01 	lds	r25, 0x0124
     546:	fc 01       	movw	r30, r24
     548:	eb 5d       	subi	r30, 0xDB	; 219
     54a:	fe 4f       	sbci	r31, 0xFE	; 254
     54c:	20 83       	st	Z, r18
     54e:	01 96       	adiw	r24, 0x01	; 1
     550:	90 93 24 01 	sts	0x0124, r25
     554:	80 93 23 01 	sts	0x0123, r24

			if(index_cam_uart == 6)
     558:	86 30       	cpi	r24, 0x06	; 6
     55a:	91 05       	cpc	r25, r1
     55c:	09 f0       	breq	.+2      	; 0x560 <__vector_28+0xac>
     55e:	5e c0       	rjmp	.+188    	; 0x61c <__vector_28+0x168>
			{
				start_trame = FALSE;
     560:	10 92 22 01 	sts	0x0122, r1
				//on a recu un NACk on eteind l'alim de la camera 
				if ( recpt_cmd_frame_cam[ 1U ] == CMD_NACK)
     564:	80 91 26 01 	lds	r24, 0x0126
     568:	8f 30       	cpi	r24, 0x0F	; 15
     56a:	41 f4       	brne	.+16     	; 0x57c <__vector_28+0xc8>
				{
					micIoPortsConfigureToHighLevel(CONF_CMD_ALIM_CAMERA);
     56c:	88 e0       	ldi	r24, 0x08	; 8
     56e:	90 e0       	ldi	r25, 0x00	; 0
     570:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <micIoPortsConfigureToHighLevel>
					cam.state.rcv_nack = TRUE;
     574:	81 e0       	ldi	r24, 0x01	; 1
     576:	80 93 18 14 	sts	0x1418, r24
     57a:	50 c0       	rjmp	.+160    	; 0x61c <__vector_28+0x168>
				}
				//on traite la commande			
				else
				{
					cam.state.rcv_nack = FALSE;
     57c:	10 92 18 14 	sts	0x1418, r1
					index_cam_uart = 0U;	
     580:	10 92 24 01 	sts	0x0124, r1
     584:	10 92 23 01 	sts	0x0123, r1
					//si la cam ACk la sync
					if( ( recpt_cmd_frame_cam[ 1U ] == CMD_ACK) && ( recpt_cmd_frame_cam[ 2U ] == CMD_SYNC))
     588:	8e 30       	cpi	r24, 0x0E	; 14
     58a:	49 f4       	brne	.+18     	; 0x59e <__vector_28+0xea>
     58c:	80 91 27 01 	lds	r24, 0x0127
     590:	8d 30       	cpi	r24, 0x0D	; 13
     592:	89 f4       	brne	.+34     	; 0x5b6 <__vector_28+0x102>
					{
						cam.state.ack_id = recpt_cmd_frame_cam[ 3U ];						
     594:	80 91 28 01 	lds	r24, 0x0128
     598:	80 93 1f 14 	sts	0x141F, r24
     59c:	3f c0       	rjmp	.+126    	; 0x61c <__vector_28+0x168>
					}
					else if( recpt_cmd_frame_cam[ 1U ] == CMD_SYNC )
     59e:	8d 30       	cpi	r24, 0x0D	; 13
     5a0:	b9 f4       	brne	.+46     	; 0x5d0 <__vector_28+0x11c>
					{
						//on envoie le ack
						CtrlCameraCmdAck(cam.state.ack_id);
     5a2:	80 91 1f 14 	lds	r24, 0x141F
     5a6:	0e 94 6a 00 	call	0xd4	; 0xd4 <CtrlCameraCmdAck>
						cam.state.ack_id = 0;
     5aa:	10 92 1f 14 	sts	0x141F, r1
						cam.state.rcv_sync_ack = TRUE;						
     5ae:	81 e0       	ldi	r24, 0x01	; 1
     5b0:	80 93 17 14 	sts	0x1417, r24
     5b4:	33 c0       	rjmp	.+102    	; 0x61c <__vector_28+0x168>
					}
					else if( ( recpt_cmd_frame_cam[ 1U ] == CMD_ACK) && ( recpt_cmd_frame_cam[ 2U ] == CMD_INITIAL))
     5b6:	80 91 27 01 	lds	r24, 0x0127
     5ba:	81 30       	cpi	r24, 0x01	; 1
     5bc:	19 f4       	brne	.+6      	; 0x5c4 <__vector_28+0x110>
					{
						cam.state.rcv_set_ack = TRUE;	
     5be:	80 93 19 14 	sts	0x1419, r24
     5c2:	2c c0       	rjmp	.+88     	; 0x61c <__vector_28+0x168>
					}
					else if( ( recpt_cmd_frame_cam[ 1U ] == CMD_ACK) && ( recpt_cmd_frame_cam[ 2U ] == CMD_GET_PICTURE))
     5c4:	84 30       	cpi	r24, 0x04	; 4
     5c6:	51 f5       	brne	.+84     	; 0x61c <__vector_28+0x168>
					{
						cam.state.rcv_get_picture_ack = TRUE;	
     5c8:	81 e0       	ldi	r24, 0x01	; 1
     5ca:	80 93 1a 14 	sts	0x141A, r24
     5ce:	26 c0       	rjmp	.+76     	; 0x61c <__vector_28+0x168>
					}
					else if( ( recpt_cmd_frame_cam[ 1U ] == CMD_DATA ) && ( recpt_cmd_frame_cam[ 2U ] == GET_PICTURE_TYPE_RAW))
     5d0:	8a 30       	cpi	r24, 0x0A	; 10
     5d2:	21 f5       	brne	.+72     	; 0x61c <__vector_28+0x168>
     5d4:	80 91 27 01 	lds	r24, 0x0127
     5d8:	82 30       	cpi	r24, 0x02	; 2
     5da:	01 f5       	brne	.+64     	; 0x61c <__vector_28+0x168>
					{
						cam.image->size = (( recpt_cmd_frame_cam[ 4U ] << 8 ) | recpt_cmd_frame_cam[ 3U ]);
     5dc:	e0 91 15 14 	lds	r30, 0x1415
     5e0:	f0 91 16 14 	lds	r31, 0x1416
     5e4:	90 91 29 01 	lds	r25, 0x0129
     5e8:	80 e0       	ldi	r24, 0x00	; 0
     5ea:	20 91 28 01 	lds	r18, 0x0128
     5ee:	30 e0       	ldi	r19, 0x00	; 0
     5f0:	82 2b       	or	r24, r18
     5f2:	93 2b       	or	r25, r19
     5f4:	93 83       	std	Z+3, r25	; 0x03
     5f6:	82 83       	std	Z+2, r24	; 0x02
						cam.state.rcv_data = TRUE;	
     5f8:	81 e0       	ldi	r24, 0x01	; 1
     5fa:	80 93 1c 14 	sts	0x141C, r24
     5fe:	0e c0       	rjmp	.+28     	; 0x61c <__vector_28+0x168>
			}
		}
		else
		{
			//si le premier byte est un Start 
			if( received_byte == START_FRAME )
     600:	2a 3a       	cpi	r18, 0xAA	; 170
     602:	61 f4       	brne	.+24     	; 0x61c <__vector_28+0x168>
			{
				start_trame = TRUE;
     604:	81 e0       	ldi	r24, 0x01	; 1
     606:	80 93 22 01 	sts	0x0122, r24
				recpt_cmd_frame_cam[ 0 ] = START_FRAME ;
     60a:	8a ea       	ldi	r24, 0xAA	; 170
     60c:	80 93 25 01 	sts	0x0125, r24
				index_cam_uart = 1U;
     610:	81 e0       	ldi	r24, 0x01	; 1
     612:	90 e0       	ldi	r25, 0x00	; 0
     614:	90 93 24 01 	sts	0x0124, r25
     618:	80 93 23 01 	sts	0x0123, r24
			}
		}	
	}									
}
     61c:	ff 91       	pop	r31
     61e:	ef 91       	pop	r30
     620:	bf 91       	pop	r27
     622:	af 91       	pop	r26
     624:	9f 91       	pop	r25
     626:	8f 91       	pop	r24
     628:	7f 91       	pop	r23
     62a:	6f 91       	pop	r22
     62c:	5f 91       	pop	r21
     62e:	4f 91       	pop	r20
     630:	3f 91       	pop	r19
     632:	2f 91       	pop	r18
     634:	0f 90       	pop	r0
     636:	0b be       	out	0x3b, r0	; 59
     638:	0f 90       	pop	r0
     63a:	0f be       	out	0x3f, r0	; 63
     63c:	0f 90       	pop	r0
     63e:	1f 90       	pop	r1
     640:	18 95       	reti

00000642 <CtrlEye>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlEye( void ) 
{ 
	//on active les yeux
	DrvLed();
     642:	0e 94 9e 07 	call	0xf3c	; 0xf3c <DrvLed>
}
     646:	08 95       	ret

00000648 <CtrlEyeState>:

//on joue un etat sur l'oeil
void CtrlEyeState( Int8U eye, ELedState state ) 
{
	if(eye == LEFT)
     648:	81 30       	cpi	r24, 0x01	; 1
     64a:	59 f4       	brne	.+22     	; 0x662 <CtrlEyeState+0x1a>
	{
		if (state == STATE_LED_ON)
     64c:	61 15       	cp	r22, r1
     64e:	71 05       	cpc	r23, r1
     650:	21 f4       	brne	.+8      	; 0x65a <CtrlEyeState+0x12>
		{
			DrvLedOn(CONF_INDEX_EYE_LEFT) ;
     652:	80 e0       	ldi	r24, 0x00	; 0
     654:	0e 94 1a 07 	call	0xe34	; 0xe34 <DrvLedOn>
     658:	08 95       	ret
		}
		else
		{
			DrvLedOff(CONF_INDEX_EYE_LEFT) ;
     65a:	80 e0       	ldi	r24, 0x00	; 0
     65c:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <DrvLedOff>
     660:	08 95       	ret
		}
	}
	else if(eye == RIGHT)
     662:	82 30       	cpi	r24, 0x02	; 2
     664:	51 f4       	brne	.+20     	; 0x67a <CtrlEyeState+0x32>
	{
		if (state == STATE_LED_ON)
     666:	61 15       	cp	r22, r1
     668:	71 05       	cpc	r23, r1
     66a:	21 f4       	brne	.+8      	; 0x674 <CtrlEyeState+0x2c>
		{
			DrvLedOn(CONF_INDEX_EYE_RIGHT) ;
     66c:	81 e0       	ldi	r24, 0x01	; 1
     66e:	0e 94 1a 07 	call	0xe34	; 0xe34 <DrvLedOn>
     672:	08 95       	ret
		}
		else
		{
			DrvLedOff(CONF_INDEX_EYE_RIGHT) ;
     674:	81 e0       	ldi	r24, 0x01	; 1
     676:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <DrvLedOff>
     67a:	08 95       	ret

0000067c <CtrlEyeToggle>:


//on toggle l'etat sur l'oeil
void CtrlEyeToggle( Int8U eye)
{
	if(eye == LEFT)
     67c:	81 30       	cpi	r24, 0x01	; 1
     67e:	21 f4       	brne	.+8      	; 0x688 <CtrlEyeToggle+0xc>
	{
		DrvLedToggle(CONF_INDEX_EYE_LEFT);		
     680:	80 e0       	ldi	r24, 0x00	; 0
     682:	0e 94 45 08 	call	0x108a	; 0x108a <DrvLedToggle>
     686:	08 95       	ret
	}
	else if(eye == RIGHT)
     688:	82 30       	cpi	r24, 0x02	; 2
     68a:	19 f4       	brne	.+6      	; 0x692 <CtrlEyeToggle+0x16>
	{
		DrvLedToggle(CONF_INDEX_EYE_RIGHT);			
     68c:	81 e0       	ldi	r24, 0x01	; 1
     68e:	0e 94 45 08 	call	0x108a	; 0x108a <DrvLedToggle>
     692:	08 95       	ret

00000694 <CtrlEyeLeftBlink>:
	}
}

//on fait clignoter l oeil de gauche
void CtrlEyeLeftBlink( Int8U nb_blink ) 
{ 
     694:	68 2f       	mov	r22, r24
	DrvLedFlash(CONF_INDEX_EYE_LEFT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     696:	80 e0       	ldi	r24, 0x00	; 0
     698:	45 e0       	ldi	r20, 0x05	; 5
     69a:	50 e0       	ldi	r21, 0x00	; 0
     69c:	2a e0       	ldi	r18, 0x0A	; 10
     69e:	30 e0       	ldi	r19, 0x00	; 0
     6a0:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <DrvLedFlash>
}
     6a4:	08 95       	ret

000006a6 <CtrlEyeRightBlink>:

//on fait clignoter l oeil de droite
void CtrlEyeRightBlink( Int8U nb_blink ) 
{ 
     6a6:	68 2f       	mov	r22, r24
	DrvLedFlash(CONF_INDEX_EYE_RIGHT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     6a8:	81 e0       	ldi	r24, 0x01	; 1
     6aa:	45 e0       	ldi	r20, 0x05	; 5
     6ac:	50 e0       	ldi	r21, 0x00	; 0
     6ae:	2a e0       	ldi	r18, 0x0A	; 10
     6b0:	30 e0       	ldi	r19, 0x00	; 0
     6b2:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <DrvLedFlash>
}
     6b6:	08 95       	ret

000006b8 <CtrlEyeBlink>:

//on fait clignoter les yeux
void CtrlEyeBlink( Int8U nb_blink ) 
{ 
     6b8:	1f 93       	push	r17
     6ba:	18 2f       	mov	r17, r24
	DrvLedFlash(CONF_INDEX_EYE_LEFT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     6bc:	80 e0       	ldi	r24, 0x00	; 0
     6be:	61 2f       	mov	r22, r17
     6c0:	45 e0       	ldi	r20, 0x05	; 5
     6c2:	50 e0       	ldi	r21, 0x00	; 0
     6c4:	2a e0       	ldi	r18, 0x0A	; 10
     6c6:	30 e0       	ldi	r19, 0x00	; 0
     6c8:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <DrvLedFlash>
	DrvLedFlash(CONF_INDEX_EYE_RIGHT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     6cc:	81 e0       	ldi	r24, 0x01	; 1
     6ce:	61 2f       	mov	r22, r17
     6d0:	45 e0       	ldi	r20, 0x05	; 5
     6d2:	50 e0       	ldi	r21, 0x00	; 0
     6d4:	2a e0       	ldi	r18, 0x0A	; 10
     6d6:	30 e0       	ldi	r19, 0x00	; 0
     6d8:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <DrvLedFlash>
}
     6dc:	1f 91       	pop	r17
     6de:	08 95       	ret

000006e0 <CtrlEyeBlinkSpeed>:

//on fait clignoter les yeux
void CtrlEyeBlinkSpeed( Int8U nb_blink ,Int8U speed ) 
{ 
     6e0:	1f 93       	push	r17
     6e2:	cf 93       	push	r28
     6e4:	df 93       	push	r29
     6e6:	18 2f       	mov	r17, r24
	DrvLedDirectFlash(CONF_INDEX_EYE_LEFT, nb_blink, (speed / 2U)+1U, (speed / 2U)+1U);
     6e8:	66 95       	lsr	r22
     6ea:	c6 2f       	mov	r28, r22
     6ec:	d0 e0       	ldi	r29, 0x00	; 0
     6ee:	21 96       	adiw	r28, 0x01	; 1
     6f0:	80 e0       	ldi	r24, 0x00	; 0
     6f2:	61 2f       	mov	r22, r17
     6f4:	ae 01       	movw	r20, r28
     6f6:	9e 01       	movw	r18, r28
     6f8:	0e 94 8d 08 	call	0x111a	; 0x111a <DrvLedDirectFlash>
	DrvLedDirectFlash(CONF_INDEX_EYE_RIGHT, nb_blink, (speed / 2U)+1U, (speed / 2U)+1U);
     6fc:	81 e0       	ldi	r24, 0x01	; 1
     6fe:	61 2f       	mov	r22, r17
     700:	ae 01       	movw	r20, r28
     702:	9e 01       	movw	r18, r28
     704:	0e 94 8d 08 	call	0x111a	; 0x111a <DrvLedDirectFlash>
}
     708:	df 91       	pop	r29
     70a:	cf 91       	pop	r28
     70c:	1f 91       	pop	r17
     70e:	08 95       	ret

00000710 <CtrlLight>:
Int16U nb_ldr_mesures =0U;
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlLight( void ) 
{
	nb_ldr_mesures = 0U;
     710:	10 92 01 14 	sts	0x1401, r1
     714:	10 92 00 14 	sts	0x1400, r1
	mesure_ldr_gauche = 0U;
     718:	10 92 f9 13 	sts	0x13F9, r1
     71c:	10 92 f8 13 	sts	0x13F8, r1
	mesure_ldr_droite = 0U;
     720:	10 92 fb 13 	sts	0x13FB, r1
     724:	10 92 fa 13 	sts	0x13FA, r1
	mesure_ldr_gauche_moy = 0U;
     728:	10 92 fd 13 	sts	0x13FD, r1
     72c:	10 92 fc 13 	sts	0x13FC, r1
	mesure_ldr_droite_moy = 0U;
     730:	10 92 ff 13 	sts	0x13FF, r1
     734:	10 92 fe 13 	sts	0x13FE, r1
}
     738:	08 95       	ret

0000073a <CtrlLightSendUartLightMesure>:
}


//permet d'envoyer sur l'uart 
void CtrlLightSendUartLightMesure( void ) 
{
     73a:	df 93       	push	r29
     73c:	cf 93       	push	r28
     73e:	cd b7       	in	r28, 0x3d	; 61
     740:	de b7       	in	r29, 0x3e	; 62
     742:	29 97       	sbiw	r28, 0x09	; 9
     744:	0f b6       	in	r0, 0x3f	; 63
     746:	f8 94       	cli
     748:	de bf       	out	0x3e, r29	; 62
     74a:	0f be       	out	0x3f, r0	; 63
     74c:	cd bf       	out	0x3d, r28	; 61
	Char buffer[9U];
	
	buffer[0U] = '*';
     74e:	8a e2       	ldi	r24, 0x2A	; 42
     750:	89 83       	std	Y+1, r24	; 0x01
	buffer[1U] = E_PROTOCOLE_HEAD;
     752:	1a 82       	std	Y+2, r1	; 0x02
	buffer[2U] = E_PROTOCOLE_WHO_LIGHT;
     754:	82 e0       	ldi	r24, 0x02	; 2
     756:	8b 83       	std	Y+3, r24	; 0x03
	buffer[3U] = mesure_ldr_gauche_moy>>8U;
     758:	80 91 fc 13 	lds	r24, 0x13FC
     75c:	90 91 fd 13 	lds	r25, 0x13FD
     760:	9c 83       	std	Y+4, r25	; 0x04
	buffer[4U] = mesure_ldr_gauche_moy;
     762:	8d 83       	std	Y+5, r24	; 0x05
	buffer[5U] = mesure_ldr_droite_moy>>8U;
     764:	80 91 fe 13 	lds	r24, 0x13FE
     768:	90 91 ff 13 	lds	r25, 0x13FF
     76c:	9e 83       	std	Y+6, r25	; 0x06
	buffer[6U] = mesure_ldr_droite_moy;
     76e:	8f 83       	std	Y+7, r24	; 0x07
	buffer[7U] = '#';
     770:	83 e2       	ldi	r24, 0x23	; 35
     772:	88 87       	std	Y+8, r24	; 0x08
	buffer[8U] = '#';
     774:	89 87       	std	Y+9, r24	; 0x09
	DrvUartDirectSendBytes(CONF_UART_0_INDEX,(Int8U*)buffer,9U);
     776:	80 e0       	ldi	r24, 0x00	; 0
     778:	be 01       	movw	r22, r28
     77a:	6f 5f       	subi	r22, 0xFF	; 255
     77c:	7f 4f       	sbci	r23, 0xFF	; 255
     77e:	49 e0       	ldi	r20, 0x09	; 9
     780:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <DrvUartDirectSendBytes>
     784:	29 96       	adiw	r28, 0x09	; 9
     786:	0f b6       	in	r0, 0x3f	; 63
     788:	f8 94       	cli
     78a:	de bf       	out	0x3e, r29	; 62
     78c:	0f be       	out	0x3f, r0	; 63
     78e:	cd bf       	out	0x3d, r28	; 61
     790:	cf 91       	pop	r28
     792:	df 91       	pop	r29
     794:	08 95       	ret

00000796 <CtrlLightDispatcher>:
}

//dispatcher
void CtrlLightDispatcher( Event_t event )  
{
	if ( DrvEventTestEvent( event, CONF_EVENT_TIMER_100MS ))
     796:	61 e0       	ldi	r22, 0x01	; 1
     798:	0e 94 a2 05 	call	0xb44	; 0xb44 <DrvEventTestEvent>
     79c:	88 23       	and	r24, r24
     79e:	09 f4       	brne	.+2      	; 0x7a2 <CtrlLightDispatcher+0xc>
     7a0:	4e c0       	rjmp	.+156    	; 0x83e <CtrlLightDispatcher+0xa8>
	{	
		//on lance la convertion 
		mesure_ldr_gauche += DrvAdcReadChannel( CONF_ADC_LDR_GAUCHE );
     7a2:	82 e0       	ldi	r24, 0x02	; 2
     7a4:	90 e0       	ldi	r25, 0x00	; 0
     7a6:	0e 94 7d 05 	call	0xafa	; 0xafa <DrvAdcReadChannel>
     7aa:	20 91 f8 13 	lds	r18, 0x13F8
     7ae:	30 91 f9 13 	lds	r19, 0x13F9
     7b2:	28 0f       	add	r18, r24
     7b4:	39 1f       	adc	r19, r25
     7b6:	30 93 f9 13 	sts	0x13F9, r19
     7ba:	20 93 f8 13 	sts	0x13F8, r18
		//on lance la convertion 
		mesure_ldr_droite += DrvAdcReadChannel( CONF_ADC_LDR_DROITE );			
     7be:	83 e0       	ldi	r24, 0x03	; 3
     7c0:	90 e0       	ldi	r25, 0x00	; 0
     7c2:	0e 94 7d 05 	call	0xafa	; 0xafa <DrvAdcReadChannel>
     7c6:	20 91 fa 13 	lds	r18, 0x13FA
     7ca:	30 91 fb 13 	lds	r19, 0x13FB
     7ce:	28 0f       	add	r18, r24
     7d0:	39 1f       	adc	r19, r25
     7d2:	30 93 fb 13 	sts	0x13FB, r19
     7d6:	20 93 fa 13 	sts	0x13FA, r18
		
		nb_ldr_mesures++;
     7da:	80 91 00 14 	lds	r24, 0x1400
     7de:	90 91 01 14 	lds	r25, 0x1401
     7e2:	01 96       	adiw	r24, 0x01	; 1
     7e4:	90 93 01 14 	sts	0x1401, r25
     7e8:	80 93 00 14 	sts	0x1400, r24
		if(nb_ldr_mesures == 8)
     7ec:	88 30       	cpi	r24, 0x08	; 8
     7ee:	91 05       	cpc	r25, r1
     7f0:	31 f5       	brne	.+76     	; 0x83e <CtrlLightDispatcher+0xa8>
		{
			nb_ldr_mesures = 0;
     7f2:	10 92 01 14 	sts	0x1401, r1
     7f6:	10 92 00 14 	sts	0x1400, r1
			//on divise par 8
			mesure_ldr_gauche_moy = mesure_ldr_gauche >> 3;
     7fa:	80 91 f8 13 	lds	r24, 0x13F8
     7fe:	90 91 f9 13 	lds	r25, 0x13F9
     802:	96 95       	lsr	r25
     804:	87 95       	ror	r24
     806:	96 95       	lsr	r25
     808:	87 95       	ror	r24
     80a:	96 95       	lsr	r25
     80c:	87 95       	ror	r24
     80e:	90 93 fd 13 	sts	0x13FD, r25
     812:	80 93 fc 13 	sts	0x13FC, r24
			mesure_ldr_droite_moy = mesure_ldr_droite >> 3;
     816:	36 95       	lsr	r19
     818:	27 95       	ror	r18
     81a:	36 95       	lsr	r19
     81c:	27 95       	ror	r18
     81e:	36 95       	lsr	r19
     820:	27 95       	ror	r18
     822:	30 93 ff 13 	sts	0x13FF, r19
     826:	20 93 fe 13 	sts	0x13FE, r18
			mesure_ldr_gauche = 0;
     82a:	10 92 f9 13 	sts	0x13F9, r1
     82e:	10 92 f8 13 	sts	0x13F8, r1
			mesure_ldr_droite = 0;
     832:	10 92 fb 13 	sts	0x13FB, r1
     836:	10 92 fa 13 	sts	0x13FA, r1
			CtrlLightSendUartLightMesure();			
     83a:	0e 94 9d 03 	call	0x73a	; 0x73a <CtrlLightSendUartLightMesure>
     83e:	08 95       	ret

00000840 <CtrlUartProtocole>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//init
void CtrlUartProtocole( void )
{
}
     840:	08 95       	ret

00000842 <CtrlUartProtocoleDispatcher>:

//dispatcher
void CtrlUartProtocoleDispatcher( Event_t event )
{			
	//si on a un message valide
	if ( DrvEventTestEvent(event ,CONF_EVENT_UART_MSG_RCV ))
     842:	64 e0       	ldi	r22, 0x04	; 4
     844:	0e 94 a2 05 	call	0xb44	; 0xb44 <DrvEventTestEvent>
     848:	88 23       	and	r24, r24
     84a:	09 f4       	brne	.+2      	; 0x84e <CtrlUartProtocoleDispatcher+0xc>
     84c:	46 c0       	rjmp	.+140    	; 0x8da <CtrlUartProtocoleDispatcher+0x98>
	{	
		//on lit le message
		DrvUart0ReadMessage( i_message_from_body, &i_message_len_from_body );
     84e:	8d e7       	ldi	r24, 0x7D	; 125
     850:	96 e1       	ldi	r25, 0x16	; 22
     852:	62 e0       	ldi	r22, 0x02	; 2
     854:	74 e1       	ldi	r23, 0x14	; 20
     856:	0e 94 a2 0a 	call	0x1544	; 0x1544 <DrvUart0ReadMessage>
		//on test si on prend des infos
		if( i_message_len_from_body > 0U )
     85a:	80 91 02 14 	lds	r24, 0x1402
     85e:	88 23       	and	r24, r24
     860:	e1 f1       	breq	.+120    	; 0x8da <CtrlUartProtocoleDispatcher+0x98>
		{
			if( ( Int8U ) i_message_from_body[ 2U ] == E_PROTOCOLE_WHO_EYES )
     862:	80 91 7f 16 	lds	r24, 0x167F
     866:	83 30       	cpi	r24, 0x03	; 3
     868:	79 f5       	brne	.+94     	; 0x8c8 <CtrlUartProtocoleDispatcher+0x86>
			{						
				if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_LEFT_EYE_TOGGLE)
     86a:	80 91 80 16 	lds	r24, 0x1680
     86e:	81 30       	cpi	r24, 0x01	; 1
     870:	19 f4       	brne	.+6      	; 0x878 <CtrlUartProtocoleDispatcher+0x36>
				{
					CtrlEyeToggle( LEFT )	;
     872:	0e 94 3e 03 	call	0x67c	; 0x67c <CtrlEyeToggle>
     876:	08 95       	ret
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_RIGHT_EYE_TOGGLE )
     878:	82 30       	cpi	r24, 0x02	; 2
     87a:	19 f4       	brne	.+6      	; 0x882 <CtrlUartProtocoleDispatcher+0x40>
				{
					CtrlEyeToggle( RIGHT )	;
     87c:	0e 94 3e 03 	call	0x67c	; 0x67c <CtrlEyeToggle>
     880:	08 95       	ret
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_LEFT_RIGHT_EYE_ON )
     882:	83 30       	cpi	r24, 0x03	; 3
     884:	59 f4       	brne	.+22     	; 0x89c <CtrlUartProtocoleDispatcher+0x5a>
				{
					CtrlEyeState( LEFT, STATE_LED_ON )	;
     886:	81 e0       	ldi	r24, 0x01	; 1
     888:	60 e0       	ldi	r22, 0x00	; 0
     88a:	70 e0       	ldi	r23, 0x00	; 0
     88c:	0e 94 24 03 	call	0x648	; 0x648 <CtrlEyeState>
					CtrlEyeState( RIGHT, STATE_LED_ON )	;
     890:	82 e0       	ldi	r24, 0x02	; 2
     892:	60 e0       	ldi	r22, 0x00	; 0
     894:	70 e0       	ldi	r23, 0x00	; 0
     896:	0e 94 24 03 	call	0x648	; 0x648 <CtrlEyeState>
     89a:	08 95       	ret
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_LEFT_RIGHT_EYE_OFF )
     89c:	84 30       	cpi	r24, 0x04	; 4
     89e:	59 f4       	brne	.+22     	; 0x8b6 <CtrlUartProtocoleDispatcher+0x74>
				{
					CtrlEyeState( LEFT, STATE_LED_OFF )	;
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	61 e0       	ldi	r22, 0x01	; 1
     8a4:	70 e0       	ldi	r23, 0x00	; 0
     8a6:	0e 94 24 03 	call	0x648	; 0x648 <CtrlEyeState>
					CtrlEyeState( RIGHT, STATE_LED_OFF );
     8aa:	82 e0       	ldi	r24, 0x02	; 2
     8ac:	61 e0       	ldi	r22, 0x01	; 1
     8ae:	70 e0       	ldi	r23, 0x00	; 0
     8b0:	0e 94 24 03 	call	0x648	; 0x648 <CtrlEyeState>
     8b4:	08 95       	ret
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_LEFT_RIGHT_EYE_TOGGLE )
     8b6:	85 30       	cpi	r24, 0x05	; 5
     8b8:	81 f4       	brne	.+32     	; 0x8da <CtrlUartProtocoleDispatcher+0x98>
				{
					CtrlEyeToggle( LEFT );
     8ba:	81 e0       	ldi	r24, 0x01	; 1
     8bc:	0e 94 3e 03 	call	0x67c	; 0x67c <CtrlEyeToggle>
					CtrlEyeToggle( RIGHT );
     8c0:	82 e0       	ldi	r24, 0x02	; 2
     8c2:	0e 94 3e 03 	call	0x67c	; 0x67c <CtrlEyeToggle>
     8c6:	08 95       	ret
				}
			}	
			else if( ( Int8U ) i_message_from_body[ 2U ] == E_PROTOCOLE_WHO_LIGHT )
     8c8:	82 30       	cpi	r24, 0x02	; 2
     8ca:	19 f4       	brne	.+6      	; 0x8d2 <CtrlUartProtocoleDispatcher+0x90>
			{
				CtrlLightSendUartLightMesure();
     8cc:	0e 94 9d 03 	call	0x73a	; 0x73a <CtrlLightSendUartLightMesure>
     8d0:	08 95       	ret
			}	
			else if( ( Int8U ) i_message_from_body[ 2U ] == E_PROTOCOLE_WHO_US )
     8d2:	88 23       	and	r24, r24
     8d4:	11 f4       	brne	.+4      	; 0x8da <CtrlUartProtocoleDispatcher+0x98>
			{
				CtrlUltraSendUartProximity();
     8d6:	0e 94 ce 04 	call	0x99c	; 0x99c <CtrlUltraSendUartProximity>
     8da:	08 95       	ret

000008dc <CtrlUartProtocoleValidAscii>:

////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////

//fonction de de decodage de trame de type ASCII
Boolean CtrlUartProtocoleValidAscii( Char *trame , Int8U payload_size )
{
     8dc:	8f 92       	push	r8
     8de:	9f 92       	push	r9
     8e0:	af 92       	push	r10
     8e2:	bf 92       	push	r11
     8e4:	cf 92       	push	r12
     8e6:	df 92       	push	r13
     8e8:	ff 92       	push	r15
     8ea:	0f 93       	push	r16
     8ec:	1f 93       	push	r17
     8ee:	df 93       	push	r29
     8f0:	cf 93       	push	r28
     8f2:	0f 92       	push	r0
     8f4:	cd b7       	in	r28, 0x3d	; 61
     8f6:	de b7       	in	r29, 0x3e	; 62
     8f8:	4c 01       	movw	r8, r24
	Boolean o_success = TRUE;
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
     8fa:	70 e0       	ldi	r23, 0x00	; 0
     8fc:	0f 2e       	mov	r0, r31
     8fe:	fe ef       	ldi	r31, 0xFE	; 254
     900:	cf 2e       	mov	r12, r31
     902:	ff ef       	ldi	r31, 0xFF	; 255
     904:	df 2e       	mov	r13, r31
     906:	f0 2d       	mov	r31, r0
     908:	c6 0e       	add	r12, r22
     90a:	d7 1e       	adc	r13, r23
     90c:	c1 14       	cp	r12, r1
     90e:	d1 04       	cpc	r13, r1
     910:	49 f1       	breq	.+82     	; 0x964 <CtrlUartProtocoleValidAscii+0x88>
     912:	01 e0       	ldi	r16, 0x01	; 1
     914:	10 e0       	ldi	r17, 0x00	; 0
     916:	ff 24       	eor	r15, r15
     918:	f3 94       	inc	r15
	{
		if (
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
     91a:	5e 01       	movw	r10, r28
     91c:	08 94       	sec
     91e:	a1 1c       	adc	r10, r1
     920:	b1 1c       	adc	r11, r1
     922:	08 0d       	add	r16, r8
     924:	19 1d       	adc	r17, r9
     926:	f8 01       	movw	r30, r16
     928:	80 81       	ld	r24, Z
     92a:	b5 01       	movw	r22, r10
     92c:	0e 94 a2 13 	call	0x2744	; 0x2744 <TlsStringConvertAsciiToByte>
	Boolean o_success = TRUE;
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
	{
		if (
     930:	88 23       	and	r24, r24
     932:	41 f4       	brne	.+16     	; 0x944 <CtrlUartProtocoleValidAscii+0x68>
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
			( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) )
     934:	f8 01       	movw	r30, r16
     936:	80 81       	ld	r24, Z
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
	{
		if (
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
     938:	8a 32       	cpi	r24, 0x2A	; 42
     93a:	61 f0       	breq	.+24     	; 0x954 <CtrlUartProtocoleValidAscii+0x78>
			( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) )
     93c:	83 32       	cpi	r24, 0x23	; 35
     93e:	51 f0       	breq	.+20     	; 0x954 <CtrlUartProtocoleValidAscii+0x78>
				trame[ loop ] = caract_temp ;				
			}
		}
		else
		{
			return FALSE ;	
     940:	80 e0       	ldi	r24, 0x00	; 0
     942:	11 c0       	rjmp	.+34     	; 0x966 <CtrlUartProtocoleValidAscii+0x8a>
		if (
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
			( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) )
		   )
		{
			if( !( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) ) )
     944:	f8 01       	movw	r30, r16
     946:	80 81       	ld	r24, Z
     948:	8a 32       	cpi	r24, 0x2A	; 42
     94a:	21 f0       	breq	.+8      	; 0x954 <CtrlUartProtocoleValidAscii+0x78>
     94c:	83 32       	cpi	r24, 0x23	; 35
     94e:	11 f0       	breq	.+4      	; 0x954 <CtrlUartProtocoleValidAscii+0x78>
			{
				trame[ loop ] = caract_temp ;				
     950:	89 81       	ldd	r24, Y+1	; 0x01
     952:	80 83       	st	Z, r24
Boolean CtrlUartProtocoleValidAscii( Char *trame , Int8U payload_size )
{
	Boolean o_success = TRUE;
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
     954:	f3 94       	inc	r15
     956:	0f 2d       	mov	r16, r15
     958:	10 e0       	ldi	r17, 0x00	; 0
     95a:	c0 16       	cp	r12, r16
     95c:	d1 06       	cpc	r13, r17
     95e:	08 f7       	brcc	.-62     	; 0x922 <CtrlUartProtocoleValidAscii+0x46>
		else
		{
			return FALSE ;	
		}
	}
	return o_success;
     960:	81 e0       	ldi	r24, 0x01	; 1
     962:	01 c0       	rjmp	.+2      	; 0x966 <CtrlUartProtocoleValidAscii+0x8a>
     964:	81 e0       	ldi	r24, 0x01	; 1
}
     966:	0f 90       	pop	r0
     968:	cf 91       	pop	r28
     96a:	df 91       	pop	r29
     96c:	1f 91       	pop	r17
     96e:	0f 91       	pop	r16
     970:	ff 90       	pop	r15
     972:	df 90       	pop	r13
     974:	cf 90       	pop	r12
     976:	bf 90       	pop	r11
     978:	af 90       	pop	r10
     97a:	9f 90       	pop	r9
     97c:	8f 90       	pop	r8
     97e:	08 95       	ret

00000980 <CtrlUltraSon>:

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlUltraSon( void ) 
{
	DrvI2CUltraSon();
     980:	0e 94 cc 05 	call	0xb98	; 0xb98 <DrvI2CUltraSon>
	send_pulse = FALSE;
     984:	10 92 03 14 	sts	0x1403, r1
	us_mesure = 0;
     988:	10 92 05 14 	sts	0x1405, r1
     98c:	10 92 04 14 	sts	0x1404, r1
}
     990:	08 95       	ret

00000992 <CtrlUltraSonReadMesure>:

//retourne la mesure 
Int16U CtrlUltraSonReadMesure( void ) 
{
	return us_mesure;
}
     992:	80 91 04 14 	lds	r24, 0x1404
     996:	90 91 05 14 	lds	r25, 0x1405
     99a:	08 95       	ret

0000099c <CtrlUltraSendUartProximity>:
}	


//permet d'envoyer sur l'uart un objet proche
void CtrlUltraSendUartProximity( void ) 
{
     99c:	df 93       	push	r29
     99e:	cf 93       	push	r28
     9a0:	cd b7       	in	r28, 0x3d	; 61
     9a2:	de b7       	in	r29, 0x3e	; 62
     9a4:	27 97       	sbiw	r28, 0x07	; 7
     9a6:	0f b6       	in	r0, 0x3f	; 63
     9a8:	f8 94       	cli
     9aa:	de bf       	out	0x3e, r29	; 62
     9ac:	0f be       	out	0x3f, r0	; 63
     9ae:	cd bf       	out	0x3d, r28	; 61
	Char buffer[7U];
	
	buffer[0U] = '*';
     9b0:	8a e2       	ldi	r24, 0x2A	; 42
     9b2:	89 83       	std	Y+1, r24	; 0x01
	buffer[1U] = E_PROTOCOLE_HEAD;
     9b4:	1a 82       	std	Y+2, r1	; 0x02
	buffer[2U] = E_PROTOCOLE_WHO_US;
     9b6:	1b 82       	std	Y+3, r1	; 0x03
	buffer[3U] = us_mesure >> 8U;
     9b8:	80 91 04 14 	lds	r24, 0x1404
     9bc:	90 91 05 14 	lds	r25, 0x1405
     9c0:	9c 83       	std	Y+4, r25	; 0x04
	buffer[4U] = us_mesure;
     9c2:	8d 83       	std	Y+5, r24	; 0x05
	buffer[5U] = '#';
     9c4:	83 e2       	ldi	r24, 0x23	; 35
     9c6:	8e 83       	std	Y+6, r24	; 0x06
	buffer[6U] = '#';
     9c8:	8f 83       	std	Y+7, r24	; 0x07
	DrvUartDirectSendBytes(CONF_UART_0_INDEX,(Int8U*)buffer,7U);
     9ca:	80 e0       	ldi	r24, 0x00	; 0
     9cc:	be 01       	movw	r22, r28
     9ce:	6f 5f       	subi	r22, 0xFF	; 255
     9d0:	7f 4f       	sbci	r23, 0xFF	; 255
     9d2:	47 e0       	ldi	r20, 0x07	; 7
     9d4:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <DrvUartDirectSendBytes>
     9d8:	27 96       	adiw	r28, 0x07	; 7
     9da:	0f b6       	in	r0, 0x3f	; 63
     9dc:	f8 94       	cli
     9de:	de bf       	out	0x3e, r29	; 62
     9e0:	0f be       	out	0x3f, r0	; 63
     9e2:	cd bf       	out	0x3d, r28	; 61
     9e4:	cf 91       	pop	r28
     9e6:	df 91       	pop	r29
     9e8:	08 95       	ret

000009ea <CtrlUltraSonDispatcher>:
	us_mesure = 0;
}

//dispatcher
void CtrlUltraSonDispatcher( Event_t event ) 
{
     9ea:	af 92       	push	r10
     9ec:	bf 92       	push	r11
     9ee:	cf 92       	push	r12
     9f0:	df 92       	push	r13
     9f2:	ef 92       	push	r14
     9f4:	ff 92       	push	r15
     9f6:	0f 93       	push	r16
     9f8:	1f 93       	push	r17
     9fa:	df 93       	push	r29
     9fc:	cf 93       	push	r28
     9fe:	cd b7       	in	r28, 0x3d	; 61
     a00:	de b7       	in	r29, 0x3e	; 62
     a02:	a0 97       	sbiw	r28, 0x20	; 32
     a04:	0f b6       	in	r0, 0x3f	; 63
     a06:	f8 94       	cli
     a08:	de bf       	out	0x3e, r29	; 62
     a0a:	0f be       	out	0x3f, r0	; 63
     a0c:	cd bf       	out	0x3d, r28	; 61
	if ( DrvEventTestEvent(event, CONF_EVENT_TIMER_100MS ))
     a0e:	61 e0       	ldi	r22, 0x01	; 1
     a10:	0e 94 a2 05 	call	0xb44	; 0xb44 <DrvEventTestEvent>
     a14:	88 23       	and	r24, r24
     a16:	09 f4       	brne	.+2      	; 0xa1a <CtrlUltraSonDispatcher+0x30>
     a18:	58 c0       	rjmp	.+176    	; 0xaca <CtrlUltraSonDispatcher+0xe0>
	{
		if ( send_pulse == FALSE )
     a1a:	80 91 03 14 	lds	r24, 0x1403
     a1e:	88 23       	and	r24, r24
     a20:	49 f4       	brne	.+18     	; 0xa34 <CtrlUltraSonDispatcher+0x4a>
}

//permet d'envoyé un pulse 
static void CtrlUltraSonSendPulse( void ) 
{
	DrvI2CUltraSonTransmit(SRF08_SLAVE_ADDRESS, 0x00, 0x51);
     a22:	80 ee       	ldi	r24, 0xE0	; 224
     a24:	60 e0       	ldi	r22, 0x00	; 0
     a26:	41 e5       	ldi	r20, 0x51	; 81
     a28:	0e 94 cd 05 	call	0xb9a	; 0xb9a <DrvI2CUltraSonTransmit>
	if ( DrvEventTestEvent(event, CONF_EVENT_TIMER_100MS ))
	{
		if ( send_pulse == FALSE )
		{
			CtrlUltraSonSendPulse();
			send_pulse = TRUE;
     a2c:	81 e0       	ldi	r24, 0x01	; 1
     a2e:	80 93 03 14 	sts	0x1403, r24
     a32:	4b c0       	rjmp	.+150    	; 0xaca <CtrlUltraSonDispatcher+0xe0>
     a34:	6e 01       	movw	r12, r28
     a36:	08 94       	sec
     a38:	c1 1c       	adc	r12, r1
     a3a:	d1 1c       	adc	r13, r1
//dispatcher
void CtrlUltraSonDispatcher( Event_t event ) 
{
	if ( DrvEventTestEvent(event, CONF_EVENT_TIMER_100MS ))
	{
		if ( send_pulse == FALSE )
     a3c:	ff 24       	eor	r15, r15
     a3e:	68 94       	set
     a40:	f1 f8       	bld	r15, 1
     a42:	00 e0       	ldi	r16, 0x00	; 0
     a44:	10 e0       	ldi	r17, 0x00	; 0
	Int16U us_mesure_tab_echo[16U];
	
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     a46:	80 ee       	ldi	r24, 0xE0	; 224
     a48:	6f 2d       	mov	r22, r15
     a4a:	0e 94 4f 06 	call	0xc9e	; 0xc9e <DrvI2CUltraSonRead>
     a4e:	e8 2e       	mov	r14, r24
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     a50:	6f 2d       	mov	r22, r15
     a52:	6f 5f       	subi	r22, 0xFF	; 255
     a54:	80 ee       	ldi	r24, 0xE0	; 224
     a56:	0e 94 4f 06 	call	0xc9e	; 0xc9e <DrvI2CUltraSonRead>
     a5a:	0f 5f       	subi	r16, 0xFF	; 255
     a5c:	1f 4f       	sbci	r17, 0xFF	; 255
	Int16U us_mesure_tab_echo[16U];
	
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     a5e:	be 2c       	mov	r11, r14
     a60:	aa 24       	eor	r10, r10
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     a62:	90 e0       	ldi	r25, 0x00	; 0
     a64:	8a 29       	or	r24, r10
     a66:	9b 29       	or	r25, r11
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
     a68:	b8 01       	movw	r22, r16
     a6a:	0e 94 dd 13 	call	0x27ba	; 0x27ba <__udivmodhi4>
     a6e:	f6 01       	movw	r30, r12
     a70:	61 93       	st	Z+, r22
     a72:	71 93       	st	Z+, r23
     a74:	6f 01       	movw	r12, r30
		us_mesure += us_mesure_tab_echo[ loop_echo ];
     a76:	80 91 04 14 	lds	r24, 0x1404
     a7a:	90 91 05 14 	lds	r25, 0x1405
     a7e:	68 0f       	add	r22, r24
     a80:	79 1f       	adc	r23, r25
     a82:	70 93 05 14 	sts	0x1405, r23
     a86:	60 93 04 14 	sts	0x1404, r22
     a8a:	f2 e0       	ldi	r31, 0x02	; 2
     a8c:	ff 0e       	add	r15, r31
//permet de lire la valeur mesuré en cm par le dernier pulse envoyé
static void CtrlUltraSonReadSensorMesure( void ) 
{
	Int16U us_mesure_tab_echo[16U];
	
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
     a8e:	8f 2d       	mov	r24, r15
     a90:	82 32       	cpi	r24, 0x22	; 34
     a92:	c9 f6       	brne	.-78     	; 0xa46 <CtrlUltraSonDispatcher+0x5c>
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
		us_mesure += us_mesure_tab_echo[ loop_echo ];
	}
	
	//on fait la moyenne
	us_mesure /= 16U;		
     a94:	72 95       	swap	r23
     a96:	62 95       	swap	r22
     a98:	6f 70       	andi	r22, 0x0F	; 15
     a9a:	67 27       	eor	r22, r23
     a9c:	7f 70       	andi	r23, 0x0F	; 15
     a9e:	67 27       	eor	r22, r23
     aa0:	70 93 05 14 	sts	0x1405, r23
     aa4:	60 93 04 14 	sts	0x1404, r22
	
	if (us_mesure_tab_echo[0] < SECURITY_PERIMETER)
     aa8:	09 81       	ldd	r16, Y+1	; 0x01
     aaa:	1a 81       	ldd	r17, Y+2	; 0x02
     aac:	0e 31       	cpi	r16, 0x1E	; 30
     aae:	11 05       	cpc	r17, r1
     ab0:	40 f4       	brcc	.+16     	; 0xac2 <CtrlUltraSonDispatcher+0xd8>
	{
		CtrlEyeBlinkSpeed(5,us_mesure_tab_echo[0]);
     ab2:	85 e0       	ldi	r24, 0x05	; 5
     ab4:	60 2f       	mov	r22, r16
     ab6:	0e 94 70 03 	call	0x6e0	; 0x6e0 <CtrlEyeBlinkSpeed>
		us_mesure = us_mesure_tab_echo[0];
     aba:	10 93 05 14 	sts	0x1405, r17
     abe:	00 93 04 14 	sts	0x1404, r16
	}	
	CtrlUltraSendUartProximity() ;
     ac2:	0e 94 ce 04 	call	0x99c	; 0x99c <CtrlUltraSendUartProximity>
			send_pulse = TRUE;
		}
		else
		{	
			CtrlUltraSonReadSensorMesure();	
			send_pulse = FALSE;
     ac6:	10 92 03 14 	sts	0x1403, r1
		}		
	}	
}
     aca:	a0 96       	adiw	r28, 0x20	; 32
     acc:	0f b6       	in	r0, 0x3f	; 63
     ace:	f8 94       	cli
     ad0:	de bf       	out	0x3e, r29	; 62
     ad2:	0f be       	out	0x3f, r0	; 63
     ad4:	cd bf       	out	0x3d, r28	; 61
     ad6:	cf 91       	pop	r28
     ad8:	df 91       	pop	r29
     ada:	1f 91       	pop	r17
     adc:	0f 91       	pop	r16
     ade:	ff 90       	pop	r15
     ae0:	ef 90       	pop	r14
     ae2:	df 90       	pop	r13
     ae4:	cf 90       	pop	r12
     ae6:	bf 90       	pop	r11
     ae8:	af 90       	pop	r10
     aea:	08 95       	ret

00000aec <DrvAdc>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Adc 
void DrvAdc( void )
{		
	//on fixe la ref
	micAdcSetReferenceSelectionBits(E_ADC_REF_AVCC_WITH_CAPA_AREF);
     aec:	80 e4       	ldi	r24, 0x40	; 64
     aee:	90 e0       	ldi	r25, 0x00	; 0
     af0:	0e 94 36 0b 	call	0x166c	; 0x166c <micAdcSetReferenceSelectionBits>
	//on active l'adc
	micAdcSetAdcEnable();
     af4:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <micAdcSetAdcEnable>
}
     af8:	08 95       	ret

00000afa <DrvAdcReadChannel>:

//fait une convertion immediate sur un canal de l'adc
Int16U DrvAdcReadChannel( EAdcChannelSelection channel ) 
{
	Int16U o_adc_value = 0xffff;
	micAdcSetAnalogChannelandGainSelectionBits( channel );
     afa:	0e 94 51 0b 	call	0x16a2	; 0x16a2 <micAdcSetAnalogChannelandGainSelectionBits>
	micAdcSetStartConversion();	
     afe:	0e 94 70 0b 	call	0x16e0	; 0x16e0 <micAdcSetStartConversion>
	while(_SFR_BYTE(ADCSRA) & _BV(ADSC) ) ;
     b02:	ea e7       	ldi	r30, 0x7A	; 122
     b04:	f0 e0       	ldi	r31, 0x00	; 0
     b06:	80 81       	ld	r24, Z
     b08:	86 fd       	sbrc	r24, 6
     b0a:	fd cf       	rjmp	.-6      	; 0xb06 <DrvAdcReadChannel+0xc>
	o_adc_value = micAdcReadData16();
     b0c:	0e 94 b7 0b 	call	0x176e	; 0x176e <micAdcReadData16>
	return o_adc_value;	
}
     b10:	08 95       	ret

00000b12 <DrvEvent>:
  
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Event 
void DrvEvent( void )
{
	event_flags = 0;
     b12:	10 92 07 14 	sts	0x1407, r1
     b16:	10 92 06 14 	sts	0x1406, r1
}
     b1a:	08 95       	ret

00000b1c <DrvEventKillEvent>:
////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////

//
void DrvEventKillEvent(Event_t in_event) 
{
	ATOMIC(
     b1c:	f8 94       	cli
     b1e:	20 91 06 14 	lds	r18, 0x1406
     b22:	30 91 07 14 	lds	r19, 0x1407
     b26:	80 95       	com	r24
     b28:	90 95       	com	r25
     b2a:	82 23       	and	r24, r18
     b2c:	93 23       	and	r25, r19
     b2e:	90 93 07 14 	sts	0x1407, r25
     b32:	80 93 06 14 	sts	0x1406, r24
     b36:	78 94       	sei
		event_flags = ~(in_event | ~event_flags);
	)
}
     b38:	08 95       	ret

00000b3a <DrvEventGetEvent>:

//
Event_t DrvEventGetEvent(void)
{
  return event_flags;
}
     b3a:	80 91 06 14 	lds	r24, 0x1406
     b3e:	90 91 07 14 	lds	r25, 0x1407
     b42:	08 95       	ret

00000b44 <DrvEventTestEvent>:

//
Boolean DrvEventTestEvent(Event_t in_event,Int8U conf_event ) 
{
	if (( in_event & conf_event) > 0 )
     b44:	70 e0       	ldi	r23, 0x00	; 0
     b46:	68 23       	and	r22, r24
     b48:	79 23       	and	r23, r25
	{
		return TRUE;
     b4a:	81 e0       	ldi	r24, 0x01	; 1
     b4c:	61 15       	cp	r22, r1
     b4e:	71 05       	cpc	r23, r1
     b50:	09 f4       	brne	.+2      	; 0xb54 <DrvEventTestEvent+0x10>
     b52:	80 e0       	ldi	r24, 0x00	; 0
	}
	else
	{
		return FALSE;
	}
}
     b54:	08 95       	ret

00000b56 <DrvEventAddEvent>:

//
Boolean DrvEventAddEvent(Event_t event)
{
	Boolean o_success = FALSE;
	ATOMIC(
     b56:	f8 94       	cli
     b58:	20 91 06 14 	lds	r18, 0x1406
     b5c:	30 91 07 14 	lds	r19, 0x1407
     b60:	82 2b       	or	r24, r18
     b62:	93 2b       	or	r25, r19
     b64:	90 93 07 14 	sts	0x1407, r25
     b68:	80 93 06 14 	sts	0x1406, r24
     b6c:	78 94       	sei
		event_flags |= event ;
		o_success = TRUE;
	)
	
	return o_success;
}
     b6e:	81 e0       	ldi	r24, 0x01	; 1
     b70:	08 95       	ret

00000b72 <DrvI2C>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv I2C 
void DrvI2C( void )
{
	// Configure port lines for SCL & SDA as input
	micIoPortsConfigureInput(CONF_I2C_SCL, PORT_PULL_UP);
     b72:	80 e1       	ldi	r24, 0x10	; 16
     b74:	90 e0       	ldi	r25, 0x00	; 0
     b76:	61 e0       	ldi	r22, 0x01	; 1
     b78:	70 e0       	ldi	r23, 0x00	; 0
     b7a:	0e 94 7d 0e 	call	0x1cfa	; 0x1cfa <micIoPortsConfigureInput>
	micIoPortsConfigureInput(CONF_I2C_SDA, PORT_PULL_UP);
     b7e:	81 e1       	ldi	r24, 0x11	; 17
     b80:	90 e0       	ldi	r25, 0x00	; 0
     b82:	61 e0       	ldi	r22, 0x01	; 1
     b84:	70 e0       	ldi	r23, 0x00	; 0
     b86:	0e 94 7d 0e 	call	0x1cfa	; 0x1cfa <micIoPortsConfigureInput>

	// Initialize the I2C interfaceTWSR = 0; 
	TWSR = 1;
     b8a:	81 e0       	ldi	r24, 0x01	; 1
     b8c:	80 93 b9 00 	sts	0x00B9, r24
	TWBR = 8;  
     b90:	88 e0       	ldi	r24, 0x08	; 8
     b92:	80 93 b8 00 	sts	0x00B8, r24
}
     b96:	08 95       	ret

00000b98 <DrvI2CUltraSon>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv I2C 
void DrvI2CUltraSon( void )
{

}
     b98:	08 95       	ret

00000b9a <DrvI2CUltraSonTransmit>:

//on envoie un octet sur le registre
void DrvI2CUltraSonTransmit(Int8U address, Int8U reg, Int8U data)
{
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
     b9a:	94 ea       	ldi	r25, 0xA4	; 164
     b9c:	90 93 bc 00 	sts	0x00BC, r25
     ba0:	20 91 08 14 	lds	r18, 0x1408
     ba4:	30 91 09 14 	lds	r19, 0x1409
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     ba8:	ac eb       	ldi	r26, 0xBC	; 188
     baa:	b0 e0       	ldi	r27, 0x00	; 0
     bac:	0d c0       	rjmp	.+26     	; 0xbc8 <DrvI2CUltraSonTransmit+0x2e>
     bae:	2f 5f       	subi	r18, 0xFF	; 255
     bb0:	3f 4f       	sbci	r19, 0xFF	; 255
	{
		if(timeout_ic++ > 1000)
     bb2:	f9 01       	movw	r30, r18
     bb4:	31 97       	sbiw	r30, 0x01	; 1
     bb6:	53 e0       	ldi	r21, 0x03	; 3
     bb8:	e9 3e       	cpi	r30, 0xE9	; 233
     bba:	f5 07       	cpc	r31, r21
     bbc:	28 f0       	brcs	.+10     	; 0xbc8 <DrvI2CUltraSonTransmit+0x2e>
		{
			timeout_ic = 0;
     bbe:	10 92 09 14 	sts	0x1409, r1
     bc2:	10 92 08 14 	sts	0x1408, r1
			break;
     bc6:	07 c0       	rjmp	.+14     	; 0xbd6 <DrvI2CUltraSonTransmit+0x3c>

//on envoie un octet sur le registre
void DrvI2CUltraSonTransmit(Int8U address, Int8U reg, Int8U data)
{
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     bc8:	9c 91       	ld	r25, X
     bca:	99 23       	and	r25, r25
     bcc:	84 f7       	brge	.-32     	; 0xbae <DrvI2CUltraSonTransmit+0x14>
     bce:	30 93 09 14 	sts	0x1409, r19
     bd2:	20 93 08 14 	sts	0x1408, r18
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = address;                                               // load address of i2c device
     bd6:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = 0x84;                                                  // transmit
     bda:	84 e8       	ldi	r24, 0x84	; 132
     bdc:	80 93 bc 00 	sts	0x00BC, r24
     be0:	80 91 08 14 	lds	r24, 0x1408
     be4:	90 91 09 14 	lds	r25, 0x1409
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     be8:	ec eb       	ldi	r30, 0xBC	; 188
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	0d c0       	rjmp	.+26     	; 0xc08 <DrvI2CUltraSonTransmit+0x6e>
     bee:	01 96       	adiw	r24, 0x01	; 1
	{
		if(timeout_ic++ > 1000)
     bf0:	9c 01       	movw	r18, r24
     bf2:	21 50       	subi	r18, 0x01	; 1
     bf4:	30 40       	sbci	r19, 0x00	; 0
     bf6:	53 e0       	ldi	r21, 0x03	; 3
     bf8:	29 3e       	cpi	r18, 0xE9	; 233
     bfa:	35 07       	cpc	r19, r21
     bfc:	28 f0       	brcs	.+10     	; 0xc08 <DrvI2CUltraSonTransmit+0x6e>
		{
			timeout_ic = 0;
     bfe:	10 92 09 14 	sts	0x1409, r1
     c02:	10 92 08 14 	sts	0x1408, r1
			break;
     c06:	07 c0       	rjmp	.+14     	; 0xc16 <DrvI2CUltraSonTransmit+0x7c>
			break;
		}
	}
	TWDR = address;                                               // load address of i2c device
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     c08:	20 81       	ld	r18, Z
     c0a:	22 23       	and	r18, r18
     c0c:	84 f7       	brge	.-32     	; 0xbee <DrvI2CUltraSonTransmit+0x54>
     c0e:	90 93 09 14 	sts	0x1409, r25
     c12:	80 93 08 14 	sts	0x1408, r24
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = reg;
     c16:	60 93 bb 00 	sts	0x00BB, r22
	TWCR = 0x84;                                                  // transmit
     c1a:	84 e8       	ldi	r24, 0x84	; 132
     c1c:	80 93 bc 00 	sts	0x00BC, r24
     c20:	80 91 08 14 	lds	r24, 0x1408
     c24:	90 91 09 14 	lds	r25, 0x1409
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     c28:	ec eb       	ldi	r30, 0xBC	; 188
     c2a:	f0 e0       	ldi	r31, 0x00	; 0
     c2c:	0d c0       	rjmp	.+26     	; 0xc48 <DrvI2CUltraSonTransmit+0xae>
     c2e:	01 96       	adiw	r24, 0x01	; 1
	{
		if(timeout_ic++ > 1000)
     c30:	9c 01       	movw	r18, r24
     c32:	21 50       	subi	r18, 0x01	; 1
     c34:	30 40       	sbci	r19, 0x00	; 0
     c36:	53 e0       	ldi	r21, 0x03	; 3
     c38:	29 3e       	cpi	r18, 0xE9	; 233
     c3a:	35 07       	cpc	r19, r21
     c3c:	28 f0       	brcs	.+10     	; 0xc48 <DrvI2CUltraSonTransmit+0xae>
		{
			timeout_ic = 0;
     c3e:	10 92 09 14 	sts	0x1409, r1
     c42:	10 92 08 14 	sts	0x1408, r1
			break;
     c46:	07 c0       	rjmp	.+14     	; 0xc56 <DrvI2CUltraSonTransmit+0xbc>
			break;
		}
	}
	TWDR = reg;
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     c48:	20 81       	ld	r18, Z
     c4a:	22 23       	and	r18, r18
     c4c:	84 f7       	brge	.-32     	; 0xc2e <DrvI2CUltraSonTransmit+0x94>
     c4e:	90 93 09 14 	sts	0x1409, r25
     c52:	80 93 08 14 	sts	0x1408, r24
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = data;
     c56:	40 93 bb 00 	sts	0x00BB, r20
	TWCR = 0x84;                                                  // transmit
     c5a:	84 e8       	ldi	r24, 0x84	; 132
     c5c:	80 93 bc 00 	sts	0x00BC, r24
     c60:	80 91 08 14 	lds	r24, 0x1408
     c64:	90 91 09 14 	lds	r25, 0x1409
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     c68:	ec eb       	ldi	r30, 0xBC	; 188
     c6a:	f0 e0       	ldi	r31, 0x00	; 0
     c6c:	0d c0       	rjmp	.+26     	; 0xc88 <DrvI2CUltraSonTransmit+0xee>
     c6e:	01 96       	adiw	r24, 0x01	; 1
	{
		if(timeout_ic++ > 1000)
     c70:	9c 01       	movw	r18, r24
     c72:	21 50       	subi	r18, 0x01	; 1
     c74:	30 40       	sbci	r19, 0x00	; 0
     c76:	43 e0       	ldi	r20, 0x03	; 3
     c78:	29 3e       	cpi	r18, 0xE9	; 233
     c7a:	34 07       	cpc	r19, r20
     c7c:	28 f0       	brcs	.+10     	; 0xc88 <DrvI2CUltraSonTransmit+0xee>
		{
			timeout_ic = 0;
     c7e:	10 92 09 14 	sts	0x1409, r1
     c82:	10 92 08 14 	sts	0x1408, r1
			break;
     c86:	07 c0       	rjmp	.+14     	; 0xc96 <DrvI2CUltraSonTransmit+0xfc>
			break;
		}
	}
	TWDR = data;
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     c88:	20 81       	ld	r18, Z
     c8a:	22 23       	and	r18, r18
     c8c:	84 f7       	brge	.-32     	; 0xc6e <DrvI2CUltraSonTransmit+0xd4>
     c8e:	90 93 09 14 	sts	0x1409, r25
     c92:	80 93 08 14 	sts	0x1408, r24
		{
			timeout_ic = 0;
			break;
		}
	}
	TWCR = 0x94;                                                  // stop bit
     c96:	84 e9       	ldi	r24, 0x94	; 148
     c98:	80 93 bc 00 	sts	0x00BC, r24
}
     c9c:	08 95       	ret

00000c9e <DrvI2CUltraSonRead>:

//on recois un octet
Int8U DrvI2CUltraSonRead(Int8U address, Int8U reg)
{
	timeout_ic=0;
     c9e:	10 92 09 14 	sts	0x1409, r1
     ca2:	10 92 08 14 	sts	0x1408, r1
	Int8U read_data = 0;
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
     ca6:	94 ea       	ldi	r25, 0xA4	; 164
     ca8:	90 93 bc 00 	sts	0x00BC, r25
     cac:	20 e0       	ldi	r18, 0x00	; 0
     cae:	30 e0       	ldi	r19, 0x00	; 0
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     cb0:	ec eb       	ldi	r30, 0xBC	; 188
     cb2:	f0 e0       	ldi	r31, 0x00	; 0
     cb4:	0e c0       	rjmp	.+28     	; 0xcd2 <DrvI2CUltraSonRead+0x34>
     cb6:	2f 5f       	subi	r18, 0xFF	; 255
     cb8:	3f 4f       	sbci	r19, 0xFF	; 255
	{
		if(timeout_ic++ > 1000)
     cba:	a9 01       	movw	r20, r18
     cbc:	41 50       	subi	r20, 0x01	; 1
     cbe:	50 40       	sbci	r21, 0x00	; 0
     cc0:	93 e0       	ldi	r25, 0x03	; 3
     cc2:	49 3e       	cpi	r20, 0xE9	; 233
     cc4:	59 07       	cpc	r21, r25
     cc6:	28 f0       	brcs	.+10     	; 0xcd2 <DrvI2CUltraSonRead+0x34>
		{
			timeout_ic = 0;
     cc8:	10 92 09 14 	sts	0x1409, r1
     ccc:	10 92 08 14 	sts	0x1408, r1
			break;
     cd0:	07 c0       	rjmp	.+14     	; 0xce0 <DrvI2CUltraSonRead+0x42>
Int8U DrvI2CUltraSonRead(Int8U address, Int8U reg)
{
	timeout_ic=0;
	Int8U read_data = 0;
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     cd2:	90 81       	ld	r25, Z
     cd4:	99 23       	and	r25, r25
     cd6:	7c f7       	brge	.-34     	; 0xcb6 <DrvI2CUltraSonRead+0x18>
     cd8:	30 93 09 14 	sts	0x1409, r19
     cdc:	20 93 08 14 	sts	0x1408, r18
		{
			timeout_ic = 0;
			break;
		}
	}                                         
	TWDR = address;                                               // load address of i2c device
     ce0:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = 0x84;                                                  // transmit 
     ce4:	94 e8       	ldi	r25, 0x84	; 132
     ce6:	90 93 bc 00 	sts	0x00BC, r25
     cea:	20 91 08 14 	lds	r18, 0x1408
     cee:	30 91 09 14 	lds	r19, 0x1409
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     cf2:	ec eb       	ldi	r30, 0xBC	; 188
     cf4:	f0 e0       	ldi	r31, 0x00	; 0
     cf6:	0e c0       	rjmp	.+28     	; 0xd14 <DrvI2CUltraSonRead+0x76>
     cf8:	2f 5f       	subi	r18, 0xFF	; 255
     cfa:	3f 4f       	sbci	r19, 0xFF	; 255
	{
		if(timeout_ic++ > 1000)
     cfc:	a9 01       	movw	r20, r18
     cfe:	41 50       	subi	r20, 0x01	; 1
     d00:	50 40       	sbci	r21, 0x00	; 0
     d02:	93 e0       	ldi	r25, 0x03	; 3
     d04:	49 3e       	cpi	r20, 0xE9	; 233
     d06:	59 07       	cpc	r21, r25
     d08:	28 f0       	brcs	.+10     	; 0xd14 <DrvI2CUltraSonRead+0x76>
		{
			timeout_ic = 0;
     d0a:	10 92 09 14 	sts	0x1409, r1
     d0e:	10 92 08 14 	sts	0x1408, r1
			break;
     d12:	07 c0       	rjmp	.+14     	; 0xd22 <DrvI2CUltraSonRead+0x84>
			break;
		}
	}                                         
	TWDR = address;                                               // load address of i2c device
	TWCR = 0x84;                                                  // transmit 
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     d14:	90 81       	ld	r25, Z
     d16:	99 23       	and	r25, r25
     d18:	7c f7       	brge	.-34     	; 0xcf8 <DrvI2CUltraSonRead+0x5a>
     d1a:	30 93 09 14 	sts	0x1409, r19
     d1e:	20 93 08 14 	sts	0x1408, r18
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = reg;                                                   // send register number to read from
     d22:	60 93 bb 00 	sts	0x00BB, r22
	TWCR = 0x84;                                                  // transmit
     d26:	94 e8       	ldi	r25, 0x84	; 132
     d28:	90 93 bc 00 	sts	0x00BC, r25
     d2c:	20 91 08 14 	lds	r18, 0x1408
     d30:	30 91 09 14 	lds	r19, 0x1409
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     d34:	ec eb       	ldi	r30, 0xBC	; 188
     d36:	f0 e0       	ldi	r31, 0x00	; 0
     d38:	0e c0       	rjmp	.+28     	; 0xd56 <DrvI2CUltraSonRead+0xb8>
     d3a:	2f 5f       	subi	r18, 0xFF	; 255
     d3c:	3f 4f       	sbci	r19, 0xFF	; 255
	{
		if(timeout_ic++ > 1000)
     d3e:	a9 01       	movw	r20, r18
     d40:	41 50       	subi	r20, 0x01	; 1
     d42:	50 40       	sbci	r21, 0x00	; 0
     d44:	93 e0       	ldi	r25, 0x03	; 3
     d46:	49 3e       	cpi	r20, 0xE9	; 233
     d48:	59 07       	cpc	r21, r25
     d4a:	28 f0       	brcs	.+10     	; 0xd56 <DrvI2CUltraSonRead+0xb8>
		{
			timeout_ic = 0;
     d4c:	10 92 09 14 	sts	0x1409, r1
     d50:	10 92 08 14 	sts	0x1408, r1
			break;
     d54:	07 c0       	rjmp	.+14     	; 0xd64 <DrvI2CUltraSonRead+0xc6>
			break;
		}
	}
	TWDR = reg;                                                   // send register number to read from
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     d56:	90 81       	ld	r25, Z
     d58:	99 23       	and	r25, r25
     d5a:	7c f7       	brge	.-34     	; 0xd3a <DrvI2CUltraSonRead+0x9c>
     d5c:	30 93 09 14 	sts	0x1409, r19
     d60:	20 93 08 14 	sts	0x1408, r18
			timeout_ic = 0;
			break;
		}
	}

	TWCR = 0xA4;                                                  // send repeated start bit
     d64:	94 ea       	ldi	r25, 0xA4	; 164
     d66:	90 93 bc 00 	sts	0x00BC, r25
     d6a:	20 91 08 14 	lds	r18, 0x1408
     d6e:	30 91 09 14 	lds	r19, 0x1409
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     d72:	ec eb       	ldi	r30, 0xBC	; 188
     d74:	f0 e0       	ldi	r31, 0x00	; 0
     d76:	0e c0       	rjmp	.+28     	; 0xd94 <DrvI2CUltraSonRead+0xf6>
     d78:	2f 5f       	subi	r18, 0xFF	; 255
     d7a:	3f 4f       	sbci	r19, 0xFF	; 255
	{
		if(timeout_ic++ > 1000)
     d7c:	a9 01       	movw	r20, r18
     d7e:	41 50       	subi	r20, 0x01	; 1
     d80:	50 40       	sbci	r21, 0x00	; 0
     d82:	93 e0       	ldi	r25, 0x03	; 3
     d84:	49 3e       	cpi	r20, 0xE9	; 233
     d86:	59 07       	cpc	r21, r25
     d88:	28 f0       	brcs	.+10     	; 0xd94 <DrvI2CUltraSonRead+0xf6>
		{
			timeout_ic = 0;
     d8a:	10 92 09 14 	sts	0x1409, r1
     d8e:	10 92 08 14 	sts	0x1408, r1
			break;
     d92:	07 c0       	rjmp	.+14     	; 0xda2 <DrvI2CUltraSonRead+0x104>
			break;
		}
	}

	TWCR = 0xA4;                                                  // send repeated start bit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     d94:	90 81       	ld	r25, Z
     d96:	99 23       	and	r25, r25
     d98:	7c f7       	brge	.-34     	; 0xd78 <DrvI2CUltraSonRead+0xda>
     d9a:	30 93 09 14 	sts	0x1409, r19
     d9e:	20 93 08 14 	sts	0x1408, r18
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = address+1;                                             // transmit address of i2c device with readbit set
     da2:	8f 5f       	subi	r24, 0xFF	; 255
     da4:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = 0xC4;                                                  // clear transmit interupt flag
     da8:	84 ec       	ldi	r24, 0xC4	; 196
     daa:	80 93 bc 00 	sts	0x00BC, r24
     dae:	80 91 08 14 	lds	r24, 0x1408
     db2:	90 91 09 14 	lds	r25, 0x1409
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     db6:	ec eb       	ldi	r30, 0xBC	; 188
     db8:	f0 e0       	ldi	r31, 0x00	; 0
     dba:	0d c0       	rjmp	.+26     	; 0xdd6 <DrvI2CUltraSonRead+0x138>
     dbc:	01 96       	adiw	r24, 0x01	; 1
	{
		if(timeout_ic++ > 1000)
     dbe:	9c 01       	movw	r18, r24
     dc0:	21 50       	subi	r18, 0x01	; 1
     dc2:	30 40       	sbci	r19, 0x00	; 0
     dc4:	43 e0       	ldi	r20, 0x03	; 3
     dc6:	29 3e       	cpi	r18, 0xE9	; 233
     dc8:	34 07       	cpc	r19, r20
     dca:	28 f0       	brcs	.+10     	; 0xdd6 <DrvI2CUltraSonRead+0x138>
		{
			timeout_ic = 0;
     dcc:	10 92 09 14 	sts	0x1409, r1
     dd0:	10 92 08 14 	sts	0x1408, r1
			break;
     dd4:	07 c0       	rjmp	.+14     	; 0xde4 <DrvI2CUltraSonRead+0x146>
			break;
		}
	}
	TWDR = address+1;                                             // transmit address of i2c device with readbit set
	TWCR = 0xC4;                                                  // clear transmit interupt flag
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     dd6:	20 81       	ld	r18, Z
     dd8:	22 23       	and	r18, r18
     dda:	84 f7       	brge	.-32     	; 0xdbc <DrvI2CUltraSonRead+0x11e>
     ddc:	90 93 09 14 	sts	0x1409, r25
     de0:	80 93 08 14 	sts	0x1408, r24
		{
			timeout_ic = 0;
			break;
		}
	}
	TWCR = 0x84;                                                  // transmit, nack (last byte request)
     de4:	84 e8       	ldi	r24, 0x84	; 132
     de6:	80 93 bc 00 	sts	0x00BC, r24
     dea:	80 91 08 14 	lds	r24, 0x1408
     dee:	90 91 09 14 	lds	r25, 0x1409
	while(!(TWCR & 0x80))
     df2:	ec eb       	ldi	r30, 0xBC	; 188
     df4:	f0 e0       	ldi	r31, 0x00	; 0
     df6:	0d c0       	rjmp	.+26     	; 0xe12 <DrvI2CUltraSonRead+0x174>
     df8:	01 96       	adiw	r24, 0x01	; 1
	{
		if(timeout_ic++ > 1000)
     dfa:	9c 01       	movw	r18, r24
     dfc:	21 50       	subi	r18, 0x01	; 1
     dfe:	30 40       	sbci	r19, 0x00	; 0
     e00:	43 e0       	ldi	r20, 0x03	; 3
     e02:	29 3e       	cpi	r18, 0xE9	; 233
     e04:	34 07       	cpc	r19, r20
     e06:	28 f0       	brcs	.+10     	; 0xe12 <DrvI2CUltraSonRead+0x174>
     e08:	90 93 09 14 	sts	0x1409, r25
     e0c:	80 93 08 14 	sts	0x1408, r24
     e10:	07 c0       	rjmp	.+14     	; 0xe20 <DrvI2CUltraSonRead+0x182>
			timeout_ic = 0;
			break;
		}
	}
	TWCR = 0x84;                                                  // transmit, nack (last byte request)
	while(!(TWCR & 0x80))
     e12:	20 81       	ld	r18, Z
     e14:	22 23       	and	r18, r18
     e16:	84 f7       	brge	.-32     	; 0xdf8 <DrvI2CUltraSonRead+0x15a>
     e18:	90 93 09 14 	sts	0x1409, r25
     e1c:	80 93 08 14 	sts	0x1408, r24
		if(timeout_ic++ > 1000)
		{
			break;
		}
	}										  // wait for confirmation of transmit 		
	read_data = TWDR;                                             // and grab the target data
     e20:	80 91 bb 00 	lds	r24, 0x00BB
	TWCR = 0x94;                                                  // send a stop bit on i2c bus
     e24:	94 e9       	ldi	r25, 0x94	; 148
     e26:	90 93 bc 00 	sts	0x00BC, r25
	return read_data;	

}
     e2a:	08 95       	ret

00000e2c <DrvInterruptClearAllInterrupts>:
  
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// On clear toutes les ITs 
void DrvInterruptClearAllInterrupts( void )
{
	cli();
     e2c:	f8 94       	cli
}	
     e2e:	08 95       	ret

00000e30 <DrvInterruptSetAllInterrupts>:

// On clear toutes les ITs 
void DrvInterruptSetAllInterrupts( void )
{
	sei();
     e30:	78 94       	sei
}
     e32:	08 95       	ret

00000e34 <DrvLedOn>:
}

// Allume la led
void DrvLedOn ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
     e34:	90 e0       	ldi	r25, 0x00	; 0
     e36:	9c 01       	movw	r18, r24
     e38:	22 0f       	add	r18, r18
     e3a:	33 1f       	adc	r19, r19
     e3c:	f9 01       	movw	r30, r18
     e3e:	ee 0f       	add	r30, r30
     e40:	ff 1f       	adc	r31, r31
     e42:	ee 0f       	add	r30, r30
     e44:	ff 1f       	adc	r31, r31
     e46:	ee 0f       	add	r30, r30
     e48:	ff 1f       	adc	r31, r31
     e4a:	e2 0f       	add	r30, r18
     e4c:	f3 1f       	adc	r31, r19
     e4e:	e8 0f       	add	r30, r24
     e50:	f9 1f       	adc	r31, r25
     e52:	e1 55       	subi	r30, 0x51	; 81
     e54:	f9 4e       	sbci	r31, 0xE9	; 233
     e56:	22 81       	ldd	r18, Z+2	; 0x02
     e58:	33 81       	ldd	r19, Z+3	; 0x03
     e5a:	21 30       	cpi	r18, 0x01	; 1
     e5c:	31 05       	cpc	r19, r1
     e5e:	b1 f4       	brne	.+44     	; 0xe8c <DrvLedOn+0x58>
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
     e60:	9c 01       	movw	r18, r24
     e62:	22 0f       	add	r18, r18
     e64:	33 1f       	adc	r19, r19
     e66:	f9 01       	movw	r30, r18
     e68:	ee 0f       	add	r30, r30
     e6a:	ff 1f       	adc	r31, r31
     e6c:	ee 0f       	add	r30, r30
     e6e:	ff 1f       	adc	r31, r31
     e70:	ee 0f       	add	r30, r30
     e72:	ff 1f       	adc	r31, r31
     e74:	2e 0f       	add	r18, r30
     e76:	3f 1f       	adc	r19, r31
     e78:	82 0f       	add	r24, r18
     e7a:	93 1f       	adc	r25, r19
     e7c:	fc 01       	movw	r30, r24
     e7e:	e1 55       	subi	r30, 0x51	; 81
     e80:	f9 4e       	sbci	r31, 0xE9	; 233
     e82:	80 81       	ld	r24, Z
     e84:	91 81       	ldd	r25, Z+1	; 0x01
     e86:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <micIoPortsConfigureToHighLevel>
     e8a:	08 95       	ret
	}
	else
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
     e8c:	9c 01       	movw	r18, r24
     e8e:	22 0f       	add	r18, r18
     e90:	33 1f       	adc	r19, r19
     e92:	f9 01       	movw	r30, r18
     e94:	ee 0f       	add	r30, r30
     e96:	ff 1f       	adc	r31, r31
     e98:	ee 0f       	add	r30, r30
     e9a:	ff 1f       	adc	r31, r31
     e9c:	ee 0f       	add	r30, r30
     e9e:	ff 1f       	adc	r31, r31
     ea0:	2e 0f       	add	r18, r30
     ea2:	3f 1f       	adc	r19, r31
     ea4:	82 0f       	add	r24, r18
     ea6:	93 1f       	adc	r25, r19
     ea8:	fc 01       	movw	r30, r24
     eaa:	e1 55       	subi	r30, 0x51	; 81
     eac:	f9 4e       	sbci	r31, 0xE9	; 233
     eae:	80 81       	ld	r24, Z
     eb0:	91 81       	ldd	r25, Z+1	; 0x01
     eb2:	0e 94 33 0e 	call	0x1c66	; 0x1c66 <micIoPortsConfigureToLowLevel>
     eb6:	08 95       	ret

00000eb8 <DrvLedOff>:
}

// Etiends la led
void DrvLedOff ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
     eb8:	90 e0       	ldi	r25, 0x00	; 0
     eba:	9c 01       	movw	r18, r24
     ebc:	22 0f       	add	r18, r18
     ebe:	33 1f       	adc	r19, r19
     ec0:	f9 01       	movw	r30, r18
     ec2:	ee 0f       	add	r30, r30
     ec4:	ff 1f       	adc	r31, r31
     ec6:	ee 0f       	add	r30, r30
     ec8:	ff 1f       	adc	r31, r31
     eca:	ee 0f       	add	r30, r30
     ecc:	ff 1f       	adc	r31, r31
     ece:	e2 0f       	add	r30, r18
     ed0:	f3 1f       	adc	r31, r19
     ed2:	e8 0f       	add	r30, r24
     ed4:	f9 1f       	adc	r31, r25
     ed6:	e1 55       	subi	r30, 0x51	; 81
     ed8:	f9 4e       	sbci	r31, 0xE9	; 233
     eda:	22 81       	ldd	r18, Z+2	; 0x02
     edc:	33 81       	ldd	r19, Z+3	; 0x03
     ede:	21 30       	cpi	r18, 0x01	; 1
     ee0:	31 05       	cpc	r19, r1
     ee2:	b1 f4       	brne	.+44     	; 0xf10 <DrvLedOff+0x58>
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
     ee4:	9c 01       	movw	r18, r24
     ee6:	22 0f       	add	r18, r18
     ee8:	33 1f       	adc	r19, r19
     eea:	f9 01       	movw	r30, r18
     eec:	ee 0f       	add	r30, r30
     eee:	ff 1f       	adc	r31, r31
     ef0:	ee 0f       	add	r30, r30
     ef2:	ff 1f       	adc	r31, r31
     ef4:	ee 0f       	add	r30, r30
     ef6:	ff 1f       	adc	r31, r31
     ef8:	2e 0f       	add	r18, r30
     efa:	3f 1f       	adc	r19, r31
     efc:	82 0f       	add	r24, r18
     efe:	93 1f       	adc	r25, r19
     f00:	fc 01       	movw	r30, r24
     f02:	e1 55       	subi	r30, 0x51	; 81
     f04:	f9 4e       	sbci	r31, 0xE9	; 233
     f06:	80 81       	ld	r24, Z
     f08:	91 81       	ldd	r25, Z+1	; 0x01
     f0a:	0e 94 33 0e 	call	0x1c66	; 0x1c66 <micIoPortsConfigureToLowLevel>
     f0e:	08 95       	ret
	}
	else
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
     f10:	9c 01       	movw	r18, r24
     f12:	22 0f       	add	r18, r18
     f14:	33 1f       	adc	r19, r19
     f16:	f9 01       	movw	r30, r18
     f18:	ee 0f       	add	r30, r30
     f1a:	ff 1f       	adc	r31, r31
     f1c:	ee 0f       	add	r30, r30
     f1e:	ff 1f       	adc	r31, r31
     f20:	ee 0f       	add	r30, r30
     f22:	ff 1f       	adc	r31, r31
     f24:	2e 0f       	add	r18, r30
     f26:	3f 1f       	adc	r19, r31
     f28:	82 0f       	add	r24, r18
     f2a:	93 1f       	adc	r25, r19
     f2c:	fc 01       	movw	r30, r24
     f2e:	e1 55       	subi	r30, 0x51	; 81
     f30:	f9 4e       	sbci	r31, 0xE9	; 233
     f32:	80 81       	ld	r24, Z
     f34:	91 81       	ldd	r25, Z+1	; 0x01
     f36:	0e 94 26 0e 	call	0x1c4c	; 0x1c4c <micIoPortsConfigureToHighLevel>
     f3a:	08 95       	ret

00000f3c <DrvLed>:
static void DrvLedFlash_ISR( void );

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv LED 
void DrvLed ( void )
{
     f3c:	cf 92       	push	r12
     f3e:	df 92       	push	r13
     f40:	ef 92       	push	r14
     f42:	ff 92       	push	r15
     f44:	1f 93       	push	r17
     f46:	cf 93       	push	r28
     f48:	df 93       	push	r29
	//on met le timer pour la fonction flash des leds
	DrvTimerPlayTimer( CONF_TIMER_LED, 1, E_TIMER_MODE_PERIODIC, DrvLedFlash_ISR );
     f4a:	80 e0       	ldi	r24, 0x00	; 0
     f4c:	61 e0       	ldi	r22, 0x01	; 1
     f4e:	70 e0       	ldi	r23, 0x00	; 0
     f50:	41 e0       	ldi	r20, 0x01	; 1
     f52:	50 e0       	ldi	r21, 0x00	; 0
     f54:	2a ee       	ldi	r18, 0xEA	; 234
     f56:	37 e0       	ldi	r19, 0x07	; 7
     f58:	0e 94 ab 08 	call	0x1156	; 0x1156 <DrvTimerPlayTimer>
     f5c:	0f 2e       	mov	r0, r31
     f5e:	fe e1       	ldi	r31, 0x1E	; 30
     f60:	cf 2e       	mov	r12, r31
     f62:	f1 e0       	ldi	r31, 0x01	; 1
     f64:	df 2e       	mov	r13, r31
     f66:	f0 2d       	mov	r31, r0
     f68:	cf ea       	ldi	r28, 0xAF	; 175
     f6a:	d6 e1       	ldi	r29, 0x16	; 22
	//on configure chaque LED
	for (Int8U loop_led = 0 ; loop_led < CONF_LED_NB ; loop_led++)
     f6c:	10 e0       	ldi	r17, 0x00	; 0
	{
		MesLeds[ loop_led ].pin_name		= led_pin_name[ loop_led ];
		MesLeds[ loop_led ].active_level	= IO_LEVEL_VCC;
     f6e:	ee 24       	eor	r14, r14
     f70:	ff 24       	eor	r15, r15
     f72:	e3 94       	inc	r14
	//on met le timer pour la fonction flash des leds
	DrvTimerPlayTimer( CONF_TIMER_LED, 1, E_TIMER_MODE_PERIODIC, DrvLedFlash_ISR );
	//on configure chaque LED
	for (Int8U loop_led = 0 ; loop_led < CONF_LED_NB ; loop_led++)
	{
		MesLeds[ loop_led ].pin_name		= led_pin_name[ loop_led ];
     f74:	f6 01       	movw	r30, r12
     f76:	81 91       	ld	r24, Z+
     f78:	91 91       	ld	r25, Z+
     f7a:	6f 01       	movw	r12, r30
     f7c:	99 83       	std	Y+1, r25	; 0x01
     f7e:	88 83       	st	Y, r24
		MesLeds[ loop_led ].active_level	= IO_LEVEL_VCC;
     f80:	fb 82       	std	Y+3, r15	; 0x03
     f82:	ea 82       	std	Y+2, r14	; 0x02
		MesLeds[ loop_led ].init_state		= STATE_LED_OFF;
     f84:	fd 82       	std	Y+5, r15	; 0x05
     f86:	ec 82       	std	Y+4, r14	; 0x04
		MesLeds[ loop_led ].actual_state	= STATE_LED_OFF;
     f88:	ff 82       	std	Y+7, r15	; 0x07
     f8a:	ee 82       	std	Y+6, r14	; 0x06
		MesLeds[ loop_led ].flash_active	= FALSE;
     f8c:	18 86       	std	Y+8, r1	; 0x08
		MesLeds[ loop_led ].time_on			= 0U;
     f8e:	1a 86       	std	Y+10, r1	; 0x0a
     f90:	19 86       	std	Y+9, r1	; 0x09
		MesLeds[ loop_led ].cpt_time_on		= 0U;
     f92:	1c 86       	std	Y+12, r1	; 0x0c
     f94:	1b 86       	std	Y+11, r1	; 0x0b
		MesLeds[ loop_led ].time_off		= 0U;
     f96:	1e 86       	std	Y+14, r1	; 0x0e
     f98:	1d 86       	std	Y+13, r1	; 0x0d
		MesLeds[ loop_led ].cpt_time_off	= 0U;
     f9a:	18 8a       	std	Y+16, r1	; 0x10
     f9c:	1f 86       	std	Y+15, r1	; 0x0f
		MesLeds[ loop_led ].nb_flash		= 0U;
     f9e:	19 8a       	std	Y+17, r1	; 0x11
		MesLeds[ loop_led ].cpt_nb_flash	= 0U;
     fa0:	1a 8a       	std	Y+18, r1	; 0x12
		
		//on configure l'IO en sortie
		micIoPortsConfigureOutput(MesLeds[ loop_led ].pin_name);
     fa2:	0e 94 a5 0e 	call	0x1d4a	; 0x1d4a <micIoPortsConfigureOutput>
		//on init l'etat initial de la led
		if( MesLeds[ loop_led ].init_state == STATE_LED_ON )
     fa6:	8c 81       	ldd	r24, Y+4	; 0x04
     fa8:	9d 81       	ldd	r25, Y+5	; 0x05
     faa:	00 97       	sbiw	r24, 0x00	; 0
     fac:	21 f4       	brne	.+8      	; 0xfb6 <DrvLed+0x7a>
		{
			DrvLedOn( loop_led );
     fae:	81 2f       	mov	r24, r17
     fb0:	0e 94 1a 07 	call	0xe34	; 0xe34 <DrvLedOn>
     fb4:	03 c0       	rjmp	.+6      	; 0xfbc <DrvLed+0x80>
		}
		else
		{
			DrvLedOff( loop_led );
     fb6:	81 2f       	mov	r24, r17
     fb8:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <DrvLedOff>
void DrvLed ( void )
{
	//on met le timer pour la fonction flash des leds
	DrvTimerPlayTimer( CONF_TIMER_LED, 1, E_TIMER_MODE_PERIODIC, DrvLedFlash_ISR );
	//on configure chaque LED
	for (Int8U loop_led = 0 ; loop_led < CONF_LED_NB ; loop_led++)
     fbc:	1f 5f       	subi	r17, 0xFF	; 255
     fbe:	63 96       	adiw	r28, 0x13	; 19
     fc0:	12 30       	cpi	r17, 0x02	; 2
     fc2:	c1 f6       	brne	.-80     	; 0xf74 <DrvLed+0x38>
		{
			DrvLedOff( loop_led );
		}
	}
	
}
     fc4:	df 91       	pop	r29
     fc6:	cf 91       	pop	r28
     fc8:	1f 91       	pop	r17
     fca:	ff 90       	pop	r15
     fcc:	ef 90       	pop	r14
     fce:	df 90       	pop	r13
     fd0:	cf 90       	pop	r12
     fd2:	08 95       	ret

00000fd4 <DrvLedFlash_ISR>:


/////////////////////////////////////ISR PUBLIC FUNCTIONS////////////////////////////////////////
//ISR de flash de la led
static void DrvLedFlash_ISR( void )
{
     fd4:	cf 92       	push	r12
     fd6:	df 92       	push	r13
     fd8:	ef 92       	push	r14
     fda:	ff 92       	push	r15
     fdc:	1f 93       	push	r17
     fde:	cf 93       	push	r28
     fe0:	df 93       	push	r29
	for (Int8U loop_index = 0U ; loop_index < CONF_LED_NB ; loop_index++ )
     fe2:	c5 eb       	ldi	r28, 0xB5	; 181
     fe4:	d6 e1       	ldi	r29, 0x16	; 22
     fe6:	10 e0       	ldi	r17, 0x00	; 0
					MesLeds[ loop_index ].cpt_time_on++;
					if( MesLeds[ loop_index ].cpt_time_on == MesLeds[ loop_index ].time_on )
					{
						//fin de period de ON on met a OFF	
						DrvLedOff( loop_index );
						MesLeds[ loop_index ].actual_state = STATE_LED_OFF;
     fe8:	cc 24       	eor	r12, r12
     fea:	dd 24       	eor	r13, r13
     fec:	c3 94       	inc	r12



/////////////////////////////////////ISR PUBLIC FUNCTIONS////////////////////////////////////////
//ISR de flash de la led
static void DrvLedFlash_ISR( void )
     fee:	7e 01       	movw	r14, r28
{
	for (Int8U loop_index = 0U ; loop_index < CONF_LED_NB ; loop_index++ )
	{
		if( MesLeds[ loop_index ].flash_active == TRUE )
     ff0:	8a 81       	ldd	r24, Y+2	; 0x02
     ff2:	81 30       	cpi	r24, 0x01	; 1
     ff4:	e9 f5       	brne	.+122    	; 0x1070 <DrvLedFlash_ISR+0x9c>
		{
			if(MesLeds[ loop_index ].cpt_nb_flash < MesLeds[ loop_index ].nb_flash)
     ff6:	9c 85       	ldd	r25, Y+12	; 0x0c
     ff8:	8b 85       	ldd	r24, Y+11	; 0x0b
     ffa:	98 17       	cp	r25, r24
     ffc:	70 f5       	brcc	.+92     	; 0x105a <DrvLedFlash_ISR+0x86>
			{
				//paire on allume
				if( MesLeds[ loop_index ].actual_state == STATE_LED_OFF )
     ffe:	88 81       	ld	r24, Y
    1000:	99 81       	ldd	r25, Y+1	; 0x01
    1002:	81 30       	cpi	r24, 0x01	; 1
    1004:	91 05       	cpc	r25, r1
    1006:	91 f4       	brne	.+36     	; 0x102c <DrvLedFlash_ISR+0x58>
				{
					MesLeds[ loop_index ].cpt_time_off++;
    1008:	89 85       	ldd	r24, Y+9	; 0x09
    100a:	9a 85       	ldd	r25, Y+10	; 0x0a
    100c:	01 96       	adiw	r24, 0x01	; 1
    100e:	9a 87       	std	Y+10, r25	; 0x0a
    1010:	89 87       	std	Y+9, r24	; 0x09
					if( MesLeds[ loop_index ].cpt_time_off == MesLeds[ loop_index ].time_off )
    1012:	2f 81       	ldd	r18, Y+7	; 0x07
    1014:	38 85       	ldd	r19, Y+8	; 0x08
    1016:	82 17       	cp	r24, r18
    1018:	93 07       	cpc	r25, r19
    101a:	51 f5       	brne	.+84     	; 0x1070 <DrvLedFlash_ISR+0x9c>
					{
						//fin de period de OFF on met a ON	
						DrvLedOn( loop_index );
    101c:	81 2f       	mov	r24, r17
    101e:	0e 94 1a 07 	call	0xe34	; 0xe34 <DrvLedOn>
						MesLeds[ loop_index ].actual_state = STATE_LED_ON;
    1022:	19 82       	std	Y+1, r1	; 0x01
    1024:	18 82       	st	Y, r1
						MesLeds[ loop_index ].cpt_time_off = 0;		
    1026:	1a 86       	std	Y+10, r1	; 0x0a
    1028:	19 86       	std	Y+9, r1	; 0x09
    102a:	22 c0       	rjmp	.+68     	; 0x1070 <DrvLedFlash_ISR+0x9c>
					}			
				}	
				//impaire on eteinds
				else
				{
					MesLeds[ loop_index ].cpt_time_on++;
    102c:	f7 01       	movw	r30, r14
    102e:	85 81       	ldd	r24, Z+5	; 0x05
    1030:	96 81       	ldd	r25, Z+6	; 0x06
    1032:	01 96       	adiw	r24, 0x01	; 1
    1034:	96 83       	std	Z+6, r25	; 0x06
    1036:	85 83       	std	Z+5, r24	; 0x05
					if( MesLeds[ loop_index ].cpt_time_on == MesLeds[ loop_index ].time_on )
    1038:	23 81       	ldd	r18, Z+3	; 0x03
    103a:	34 81       	ldd	r19, Z+4	; 0x04
    103c:	82 17       	cp	r24, r18
    103e:	93 07       	cpc	r25, r19
    1040:	b9 f4       	brne	.+46     	; 0x1070 <DrvLedFlash_ISR+0x9c>
					{
						//fin de period de ON on met a OFF	
						DrvLedOff( loop_index );
    1042:	81 2f       	mov	r24, r17
    1044:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <DrvLedOff>
						MesLeds[ loop_index ].actual_state = STATE_LED_OFF;
    1048:	f7 01       	movw	r30, r14
    104a:	d1 82       	std	Z+1, r13	; 0x01
    104c:	c0 82       	st	Z, r12
						MesLeds[ loop_index ].cpt_time_on = 0;	
    104e:	16 82       	std	Z+6, r1	; 0x06
    1050:	15 82       	std	Z+5, r1	; 0x05
						//on incremente le nombre de flash a chaque passage a off
						MesLeds[ loop_index ].cpt_nb_flash++;
    1052:	84 85       	ldd	r24, Z+12	; 0x0c
    1054:	8f 5f       	subi	r24, 0xFF	; 255
    1056:	84 87       	std	Z+12, r24	; 0x0c
    1058:	0b c0       	rjmp	.+22     	; 0x1070 <DrvLedFlash_ISR+0x9c>
				}
			}	
			//plus de flash a faire
			else
			{
				MesLeds[ loop_index ].flash_active	= FALSE;
    105a:	1a 82       	std	Y+2, r1	; 0x02
				MesLeds[ loop_index ].time_on		= 0U;
    105c:	1c 82       	std	Y+4, r1	; 0x04
    105e:	1b 82       	std	Y+3, r1	; 0x03
				MesLeds[ loop_index ].cpt_time_on	= 0U;
    1060:	1e 82       	std	Y+6, r1	; 0x06
    1062:	1d 82       	std	Y+5, r1	; 0x05
				MesLeds[ loop_index ].time_off		= 0U;
    1064:	18 86       	std	Y+8, r1	; 0x08
    1066:	1f 82       	std	Y+7, r1	; 0x07
				MesLeds[ loop_index ].cpt_time_off	= 0U;
    1068:	1a 86       	std	Y+10, r1	; 0x0a
    106a:	19 86       	std	Y+9, r1	; 0x09
				MesLeds[ loop_index ].nb_flash		= 0U;
    106c:	1b 86       	std	Y+11, r1	; 0x0b
				MesLeds[ loop_index ].cpt_nb_flash	= 0U;
    106e:	1c 86       	std	Y+12, r1	; 0x0c

/////////////////////////////////////ISR PUBLIC FUNCTIONS////////////////////////////////////////
//ISR de flash de la led
static void DrvLedFlash_ISR( void )
{
	for (Int8U loop_index = 0U ; loop_index < CONF_LED_NB ; loop_index++ )
    1070:	1f 5f       	subi	r17, 0xFF	; 255
    1072:	63 96       	adiw	r28, 0x13	; 19
    1074:	12 30       	cpi	r17, 0x02	; 2
    1076:	09 f0       	breq	.+2      	; 0x107a <DrvLedFlash_ISR+0xa6>
    1078:	ba cf       	rjmp	.-140    	; 0xfee <DrvLedFlash_ISR+0x1a>
				MesLeds[ loop_index ].nb_flash		= 0U;
				MesLeds[ loop_index ].cpt_nb_flash	= 0U;
			}
		}
	}
    107a:	df 91       	pop	r29
    107c:	cf 91       	pop	r28
    107e:	1f 91       	pop	r17
    1080:	ff 90       	pop	r15
    1082:	ef 90       	pop	r14
    1084:	df 90       	pop	r13
    1086:	cf 90       	pop	r12
    1088:	08 95       	ret

0000108a <DrvLedToggle>:
}

// Toggle la led
void DrvLedToggle ( Int8U led_name )
{
	micIoPortsConfigureToToggleLevel(MesLeds[ led_name ].pin_name);
    108a:	90 e0       	ldi	r25, 0x00	; 0
    108c:	9c 01       	movw	r18, r24
    108e:	22 0f       	add	r18, r18
    1090:	33 1f       	adc	r19, r19
    1092:	f9 01       	movw	r30, r18
    1094:	ee 0f       	add	r30, r30
    1096:	ff 1f       	adc	r31, r31
    1098:	ee 0f       	add	r30, r30
    109a:	ff 1f       	adc	r31, r31
    109c:	ee 0f       	add	r30, r30
    109e:	ff 1f       	adc	r31, r31
    10a0:	2e 0f       	add	r18, r30
    10a2:	3f 1f       	adc	r19, r31
    10a4:	82 0f       	add	r24, r18
    10a6:	93 1f       	adc	r25, r19
    10a8:	fc 01       	movw	r30, r24
    10aa:	e1 55       	subi	r30, 0x51	; 81
    10ac:	f9 4e       	sbci	r31, 0xE9	; 233
    10ae:	80 81       	ld	r24, Z
    10b0:	91 81       	ldd	r25, Z+1	; 0x01
    10b2:	0e 94 87 0c 	call	0x190e	; 0x190e <micIoPortsConfigureToToggleLevel>
}
    10b6:	08 95       	ret

000010b8 <DrvLedFlash>:

// Flash la led
void DrvLedFlash ( Int8U led_name, Int8U nb_flash, Int16U time_on, Int16U time_off )
{
	if(MesLeds[ led_name ].flash_active	!= TRUE)
    10b8:	90 e0       	ldi	r25, 0x00	; 0
    10ba:	fc 01       	movw	r30, r24
    10bc:	ee 0f       	add	r30, r30
    10be:	ff 1f       	adc	r31, r31
    10c0:	df 01       	movw	r26, r30
    10c2:	aa 0f       	add	r26, r26
    10c4:	bb 1f       	adc	r27, r27
    10c6:	aa 0f       	add	r26, r26
    10c8:	bb 1f       	adc	r27, r27
    10ca:	aa 0f       	add	r26, r26
    10cc:	bb 1f       	adc	r27, r27
    10ce:	ea 0f       	add	r30, r26
    10d0:	fb 1f       	adc	r31, r27
    10d2:	e8 0f       	add	r30, r24
    10d4:	f9 1f       	adc	r31, r25
    10d6:	e1 55       	subi	r30, 0x51	; 81
    10d8:	f9 4e       	sbci	r31, 0xE9	; 233
    10da:	70 85       	ldd	r23, Z+8	; 0x08
    10dc:	71 30       	cpi	r23, 0x01	; 1
    10de:	e1 f0       	breq	.+56     	; 0x1118 <DrvLedFlash+0x60>
	{
		MesLeds[ led_name ].time_on			= time_on;
    10e0:	fc 01       	movw	r30, r24
    10e2:	ee 0f       	add	r30, r30
    10e4:	ff 1f       	adc	r31, r31
    10e6:	df 01       	movw	r26, r30
    10e8:	aa 0f       	add	r26, r26
    10ea:	bb 1f       	adc	r27, r27
    10ec:	aa 0f       	add	r26, r26
    10ee:	bb 1f       	adc	r27, r27
    10f0:	aa 0f       	add	r26, r26
    10f2:	bb 1f       	adc	r27, r27
    10f4:	ea 0f       	add	r30, r26
    10f6:	fb 1f       	adc	r31, r27
    10f8:	e8 0f       	add	r30, r24
    10fa:	f9 1f       	adc	r31, r25
    10fc:	e1 55       	subi	r30, 0x51	; 81
    10fe:	f9 4e       	sbci	r31, 0xE9	; 233
    1100:	52 87       	std	Z+10, r21	; 0x0a
    1102:	41 87       	std	Z+9, r20	; 0x09
		MesLeds[ led_name ].cpt_time_on		= 0U;
    1104:	14 86       	std	Z+12, r1	; 0x0c
    1106:	13 86       	std	Z+11, r1	; 0x0b
		MesLeds[ led_name ].time_off		= time_off;
    1108:	36 87       	std	Z+14, r19	; 0x0e
    110a:	25 87       	std	Z+13, r18	; 0x0d
		MesLeds[ led_name ].cpt_time_off	= 0U;
    110c:	10 8a       	std	Z+16, r1	; 0x10
    110e:	17 86       	std	Z+15, r1	; 0x0f
		MesLeds[ led_name ].nb_flash		= nb_flash;
    1110:	61 8b       	std	Z+17, r22	; 0x11
		MesLeds[ led_name ].cpt_nb_flash	= 0U;
    1112:	12 8a       	std	Z+18, r1	; 0x12
		MesLeds[ led_name ].flash_active	= TRUE;
    1114:	81 e0       	ldi	r24, 0x01	; 1
    1116:	80 87       	std	Z+8, r24	; 0x08
    1118:	08 95       	ret

0000111a <DrvLedDirectFlash>:
}

// Flash direct de la led
void DrvLedDirectFlash ( Int8U led_name, Int8U nb_flash, Int16U time_on, Int16U time_off )
{
	MesLeds[ led_name ].time_on			= time_on;
    111a:	90 e0       	ldi	r25, 0x00	; 0
    111c:	fc 01       	movw	r30, r24
    111e:	ee 0f       	add	r30, r30
    1120:	ff 1f       	adc	r31, r31
    1122:	df 01       	movw	r26, r30
    1124:	aa 0f       	add	r26, r26
    1126:	bb 1f       	adc	r27, r27
    1128:	aa 0f       	add	r26, r26
    112a:	bb 1f       	adc	r27, r27
    112c:	aa 0f       	add	r26, r26
    112e:	bb 1f       	adc	r27, r27
    1130:	ea 0f       	add	r30, r26
    1132:	fb 1f       	adc	r31, r27
    1134:	e8 0f       	add	r30, r24
    1136:	f9 1f       	adc	r31, r25
    1138:	e1 55       	subi	r30, 0x51	; 81
    113a:	f9 4e       	sbci	r31, 0xE9	; 233
    113c:	52 87       	std	Z+10, r21	; 0x0a
    113e:	41 87       	std	Z+9, r20	; 0x09
	MesLeds[ led_name ].cpt_time_on		= 0U;
    1140:	14 86       	std	Z+12, r1	; 0x0c
    1142:	13 86       	std	Z+11, r1	; 0x0b
	MesLeds[ led_name ].time_off		= time_off;
    1144:	36 87       	std	Z+14, r19	; 0x0e
    1146:	25 87       	std	Z+13, r18	; 0x0d
	MesLeds[ led_name ].cpt_time_off	= 0U;
    1148:	10 8a       	std	Z+16, r1	; 0x10
    114a:	17 86       	std	Z+15, r1	; 0x0f
	MesLeds[ led_name ].nb_flash		= nb_flash;
    114c:	61 8b       	std	Z+17, r22	; 0x11
	MesLeds[ led_name ].cpt_nb_flash	= 0U;
    114e:	12 8a       	std	Z+18, r1	; 0x12
	MesLeds[ led_name ].flash_active	= TRUE;
    1150:	81 e0       	ldi	r24, 0x01	; 1
    1152:	80 87       	std	Z+8, r24	; 0x08
}
    1154:	08 95       	ret

00001156 <DrvTimerPlayTimer>:

	
//fct qui parametre le timer
void DrvTimerPlayTimer( Int8U index_timer, Int16U delay, ETimerMode mode, ptrfct_Isr_Callback_Timer ptrfct )
{
	MesTimer[ index_timer ].enable = TRUE;
    1156:	90 e0       	ldi	r25, 0x00	; 0
    1158:	fc 01       	movw	r30, r24
    115a:	ee 0f       	add	r30, r30
    115c:	ff 1f       	adc	r31, r31
    115e:	ee 0f       	add	r30, r30
    1160:	ff 1f       	adc	r31, r31
    1162:	ee 0f       	add	r30, r30
    1164:	ff 1f       	adc	r31, r31
    1166:	e8 0f       	add	r30, r24
    1168:	f9 1f       	adc	r31, r25
    116a:	eb 52       	subi	r30, 0x2B	; 43
    116c:	f9 4e       	sbci	r31, 0xE9	; 233
    116e:	81 e0       	ldi	r24, 0x01	; 1
    1170:	80 83       	st	Z, r24
	MesTimer[ index_timer ].delay = delay;
    1172:	72 83       	std	Z+2, r23	; 0x02
    1174:	61 83       	std	Z+1, r22	; 0x01
	MesTimer[ index_timer ].cpt_delay = 0U;
    1176:	14 82       	std	Z+4, r1	; 0x04
    1178:	13 82       	std	Z+3, r1	; 0x03
	MesTimer[ index_timer ].mode = mode;
    117a:	56 83       	std	Z+6, r21	; 0x06
    117c:	45 83       	std	Z+5, r20	; 0x05
	MesTimer[ index_timer ].ptrfct = ptrfct;
    117e:	30 87       	std	Z+8, r19	; 0x08
    1180:	27 83       	std	Z+7, r18	; 0x07
}
    1182:	08 95       	ret

00001184 <DrvTimerPauseTimer>:

//fct qui met en pause le timer
void DrvTimerPauseTimer( Int8U index_timer )
{	
	MesTimer[ index_timer ].enable = FALSE;
    1184:	90 e0       	ldi	r25, 0x00	; 0
    1186:	fc 01       	movw	r30, r24
    1188:	ee 0f       	add	r30, r30
    118a:	ff 1f       	adc	r31, r31
    118c:	ee 0f       	add	r30, r30
    118e:	ff 1f       	adc	r31, r31
    1190:	ee 0f       	add	r30, r30
    1192:	ff 1f       	adc	r31, r31
    1194:	8e 0f       	add	r24, r30
    1196:	9f 1f       	adc	r25, r31
    1198:	fc 01       	movw	r30, r24
    119a:	eb 52       	subi	r30, 0x2B	; 43
    119c:	f9 4e       	sbci	r31, 0xE9	; 233
    119e:	10 82       	st	Z, r1
}
    11a0:	08 95       	ret

000011a2 <DrvTimerStopTimer>:

//fct qui remet a zero les parametres du timer
void DrvTimerStopTimer( Int8U index_timer )
{	
	MesTimer[ index_timer ].enable    = FALSE;
    11a2:	90 e0       	ldi	r25, 0x00	; 0
    11a4:	fc 01       	movw	r30, r24
    11a6:	ee 0f       	add	r30, r30
    11a8:	ff 1f       	adc	r31, r31
    11aa:	ee 0f       	add	r30, r30
    11ac:	ff 1f       	adc	r31, r31
    11ae:	ee 0f       	add	r30, r30
    11b0:	ff 1f       	adc	r31, r31
    11b2:	e8 0f       	add	r30, r24
    11b4:	f9 1f       	adc	r31, r25
    11b6:	eb 52       	subi	r30, 0x2B	; 43
    11b8:	f9 4e       	sbci	r31, 0xE9	; 233
    11ba:	10 82       	st	Z, r1
	MesTimer[ index_timer ].delay     = 0U ;
    11bc:	12 82       	std	Z+2, r1	; 0x02
    11be:	11 82       	std	Z+1, r1	; 0x01
	MesTimer[ index_timer ].cpt_delay = 0U;
    11c0:	14 82       	std	Z+4, r1	; 0x04
    11c2:	13 82       	std	Z+3, r1	; 0x03
	MesTimer[ index_timer ].mode      = E_TIMER_MODE_NONE;
    11c4:	82 e0       	ldi	r24, 0x02	; 2
    11c6:	90 e0       	ldi	r25, 0x00	; 0
    11c8:	96 83       	std	Z+6, r25	; 0x06
    11ca:	85 83       	std	Z+5, r24	; 0x05
	MesTimer[ index_timer ].ptrfct    = NULL;
    11cc:	10 86       	std	Z+8, r1	; 0x08
    11ce:	17 82       	std	Z+7, r1	; 0x07
}
    11d0:	08 95       	ret

000011d2 <DrvTimerResetTimer>:

//fct qui reseter le timer
void DrvTimerResetTimer( Int8U index_timer )
{
	MesTimer[ index_timer ].cpt_delay = 0U;	
    11d2:	90 e0       	ldi	r25, 0x00	; 0
    11d4:	fc 01       	movw	r30, r24
    11d6:	ee 0f       	add	r30, r30
    11d8:	ff 1f       	adc	r31, r31
    11da:	ee 0f       	add	r30, r30
    11dc:	ff 1f       	adc	r31, r31
    11de:	ee 0f       	add	r30, r30
    11e0:	ff 1f       	adc	r31, r31
    11e2:	8e 0f       	add	r24, r30
    11e4:	9f 1f       	adc	r25, r31
    11e6:	fc 01       	movw	r30, r24
    11e8:	eb 52       	subi	r30, 0x2B	; 43
    11ea:	f9 4e       	sbci	r31, 0xE9	; 233
    11ec:	14 82       	std	Z+4, r1	; 0x04
    11ee:	13 82       	std	Z+3, r1	; 0x03
}
    11f0:	08 95       	ret

000011f2 <DrvTimerDelayTimer>:


//fct qui fixe un delay au timer
void DrvTimerDelayTimer( Int8U index_timer , Int16U delay)
{
	MesTimer[ index_timer ].cpt_delay = 0U;	
    11f2:	90 e0       	ldi	r25, 0x00	; 0
    11f4:	fc 01       	movw	r30, r24
    11f6:	ee 0f       	add	r30, r30
    11f8:	ff 1f       	adc	r31, r31
    11fa:	ee 0f       	add	r30, r30
    11fc:	ff 1f       	adc	r31, r31
    11fe:	ee 0f       	add	r30, r30
    1200:	ff 1f       	adc	r31, r31
    1202:	e8 0f       	add	r30, r24
    1204:	f9 1f       	adc	r31, r25
    1206:	eb 52       	subi	r30, 0x2B	; 43
    1208:	f9 4e       	sbci	r31, 0xE9	; 233
    120a:	14 82       	std	Z+4, r1	; 0x04
    120c:	13 82       	std	Z+3, r1	; 0x03
	MesTimer[ index_timer ].delay	  = delay;
    120e:	72 83       	std	Z+2, r23	; 0x02
    1210:	61 83       	std	Z+1, r22	; 0x01
}
    1212:	08 95       	ret

00001214 <DrvTimerComputeOCR>:
	
}

//On calcule le registre OCR en fonction du temp souhaité
Int16U DrvTimerComputeOCR(Int32U us_time , ETimer0Clock *clock_div)
{  
    1214:	af 92       	push	r10
    1216:	bf 92       	push	r11
    1218:	cf 92       	push	r12
    121a:	df 92       	push	r13
    121c:	ef 92       	push	r14
    121e:	ff 92       	push	r15
    1220:	0f 93       	push	r16
    1222:	1f 93       	push	r17
    1224:	cf 93       	push	r28
    1226:	df 93       	push	r29
    1228:	7b 01       	movw	r14, r22
    122a:	8c 01       	movw	r16, r24
    122c:	ea 01       	movw	r28, r20
	Int16U div;
	Int32U ocr;
	Int16U min_div;
	min_div = ( ( ( (CONF_FOSC_HZ / 1000UL ) * us_time ) + 255999UL ) / 256000UL );
    122e:	20 e8       	ldi	r18, 0x80	; 128
    1230:	3e e3       	ldi	r19, 0x3E	; 62
    1232:	40 e0       	ldi	r20, 0x00	; 0
    1234:	50 e0       	ldi	r21, 0x00	; 0
    1236:	0e 94 be 13 	call	0x277c	; 0x277c <__mulsi3>
    123a:	61 50       	subi	r22, 0x01	; 1
    123c:	78 41       	sbci	r23, 0x18	; 24
    123e:	8c 4f       	sbci	r24, 0xFC	; 252
    1240:	9f 4f       	sbci	r25, 0xFF	; 255
    1242:	20 e0       	ldi	r18, 0x00	; 0
    1244:	38 ee       	ldi	r19, 0xE8	; 232
    1246:	43 e0       	ldi	r20, 0x03	; 3
    1248:	50 e0       	ldi	r21, 0x00	; 0
    124a:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__udivmodsi4>
	if(min_div >= 256)
    124e:	2f 3f       	cpi	r18, 0xFF	; 255
    1250:	31 05       	cpc	r19, r1
    1252:	41 f0       	breq	.+16     	; 0x1264 <DrvTimerComputeOCR+0x50>
    1254:	38 f0       	brcs	.+14     	; 0x1264 <DrvTimerComputeOCR+0x50>
	{
		div = 1024;
		*clock_div = TIMER_0_CLK_DIV_1024;
    1256:	85 e0       	ldi	r24, 0x05	; 5
    1258:	90 e0       	ldi	r25, 0x00	; 0
    125a:	99 83       	std	Y+1, r25	; 0x01
    125c:	88 83       	st	Y, r24
	Int32U ocr;
	Int16U min_div;
	min_div = ( ( ( (CONF_FOSC_HZ / 1000UL ) * us_time ) + 255999UL ) / 256000UL );
	if(min_div >= 256)
	{
		div = 1024;
    125e:	80 e0       	ldi	r24, 0x00	; 0
    1260:	94 e0       	ldi	r25, 0x04	; 4
    1262:	22 c0       	rjmp	.+68     	; 0x12a8 <DrvTimerComputeOCR+0x94>
		*clock_div = TIMER_0_CLK_DIV_1024;
	}
	else if(min_div >= 128)
    1264:	20 38       	cpi	r18, 0x80	; 128
    1266:	31 05       	cpc	r19, r1
    1268:	38 f0       	brcs	.+14     	; 0x1278 <DrvTimerComputeOCR+0x64>
	{
		div = 256;
		*clock_div = TIMER_0_CLK_DIV_256;
    126a:	84 e0       	ldi	r24, 0x04	; 4
    126c:	90 e0       	ldi	r25, 0x00	; 0
    126e:	99 83       	std	Y+1, r25	; 0x01
    1270:	88 83       	st	Y, r24
		div = 1024;
		*clock_div = TIMER_0_CLK_DIV_1024;
	}
	else if(min_div >= 128)
	{
		div = 256;
    1272:	80 e0       	ldi	r24, 0x00	; 0
    1274:	91 e0       	ldi	r25, 0x01	; 1
    1276:	18 c0       	rjmp	.+48     	; 0x12a8 <DrvTimerComputeOCR+0x94>
		*clock_div = TIMER_0_CLK_DIV_256;
	}
	else if(min_div >= 8)
    1278:	28 30       	cpi	r18, 0x08	; 8
    127a:	31 05       	cpc	r19, r1
    127c:	38 f0       	brcs	.+14     	; 0x128c <DrvTimerComputeOCR+0x78>
	{
		div = 64;
		*clock_div = TIMER_0_CLK_DIV_64;
    127e:	83 e0       	ldi	r24, 0x03	; 3
    1280:	90 e0       	ldi	r25, 0x00	; 0
    1282:	99 83       	std	Y+1, r25	; 0x01
    1284:	88 83       	st	Y, r24
		div = 256;
		*clock_div = TIMER_0_CLK_DIV_256;
	}
	else if(min_div >= 8)
	{
		div = 64;
    1286:	80 e4       	ldi	r24, 0x40	; 64
    1288:	90 e0       	ldi	r25, 0x00	; 0
    128a:	0e c0       	rjmp	.+28     	; 0x12a8 <DrvTimerComputeOCR+0x94>
		*clock_div = TIMER_0_CLK_DIV_64;
	}
	else if(min_div > 1)
    128c:	22 30       	cpi	r18, 0x02	; 2
    128e:	31 05       	cpc	r19, r1
    1290:	38 f0       	brcs	.+14     	; 0x12a0 <DrvTimerComputeOCR+0x8c>
	{
		div = 8;
		*clock_div = TIMER_0_CLK_DIV_8;
    1292:	82 e0       	ldi	r24, 0x02	; 2
    1294:	90 e0       	ldi	r25, 0x00	; 0
    1296:	99 83       	std	Y+1, r25	; 0x01
    1298:	88 83       	st	Y, r24
		div = 64;
		*clock_div = TIMER_0_CLK_DIV_64;
	}
	else if(min_div > 1)
	{
		div = 8;
    129a:	88 e0       	ldi	r24, 0x08	; 8
    129c:	90 e0       	ldi	r25, 0x00	; 0
    129e:	04 c0       	rjmp	.+8      	; 0x12a8 <DrvTimerComputeOCR+0x94>
		*clock_div = TIMER_0_CLK_DIV_8;
	}
	else
	{
		div = 1;
		*clock_div = TIMER_0_CLK_DIV_1;
    12a0:	81 e0       	ldi	r24, 0x01	; 1
    12a2:	90 e0       	ldi	r25, 0x00	; 0
    12a4:	99 83       	std	Y+1, r25	; 0x01
    12a6:	88 83       	st	Y, r24
	}
  
	ocr =  ( CONF_FOSC_HZ / (2 * div * ( 1000000 / us_time ) ) ) - 1;
    12a8:	5c 01       	movw	r10, r24
    12aa:	aa 0c       	add	r10, r10
    12ac:	bb 1c       	adc	r11, r11
    12ae:	cc 24       	eor	r12, r12
    12b0:	dd 24       	eor	r13, r13
    12b2:	60 e4       	ldi	r22, 0x40	; 64
    12b4:	72 e4       	ldi	r23, 0x42	; 66
    12b6:	8f e0       	ldi	r24, 0x0F	; 15
    12b8:	90 e0       	ldi	r25, 0x00	; 0
    12ba:	a8 01       	movw	r20, r16
    12bc:	97 01       	movw	r18, r14
    12be:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__udivmodsi4>
    12c2:	c6 01       	movw	r24, r12
    12c4:	b5 01       	movw	r22, r10
    12c6:	0e 94 be 13 	call	0x277c	; 0x277c <__mulsi3>
    12ca:	9b 01       	movw	r18, r22
    12cc:	ac 01       	movw	r20, r24
    12ce:	60 e0       	ldi	r22, 0x00	; 0
    12d0:	74 e2       	ldi	r23, 0x24	; 36
    12d2:	84 ef       	ldi	r24, 0xF4	; 244
    12d4:	90 e0       	ldi	r25, 0x00	; 0
    12d6:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__udivmodsi4>
	ocr *= 2;
	ocr += 2;
    12da:	22 0f       	add	r18, r18
    12dc:	33 1f       	adc	r19, r19
    12de:	44 1f       	adc	r20, r20
    12e0:	55 1f       	adc	r21, r21
  
  return ocr;
 
}
    12e2:	82 2f       	mov	r24, r18
    12e4:	93 2f       	mov	r25, r19
    12e6:	df 91       	pop	r29
    12e8:	cf 91       	pop	r28
    12ea:	1f 91       	pop	r17
    12ec:	0f 91       	pop	r16
    12ee:	ff 90       	pop	r15
    12f0:	ef 90       	pop	r14
    12f2:	df 90       	pop	r13
    12f4:	cf 90       	pop	r12
    12f6:	bf 90       	pop	r11
    12f8:	af 90       	pop	r10
    12fa:	08 95       	ret

000012fc <DrvTimerInitSystemTimer>:


////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////
// fait tourner le timer 0 compA a 1 ms
void DrvTimerInitSystemTimer( void )
{
    12fc:	df 93       	push	r29
    12fe:	cf 93       	push	r28
    1300:	00 d0       	rcall	.+0      	; 0x1302 <DrvTimerInitSystemTimer+0x6>
    1302:	cd b7       	in	r28, 0x3d	; 61
    1304:	de b7       	in	r29, 0x3e	; 62
	//timer system a la ms
	ETimer0Clock clock_div;
	DrvTimerComputeOCR( 10000U , &clock_div );
    1306:	60 e1       	ldi	r22, 0x10	; 16
    1308:	77 e2       	ldi	r23, 0x27	; 39
    130a:	80 e0       	ldi	r24, 0x00	; 0
    130c:	90 e0       	ldi	r25, 0x00	; 0
    130e:	ae 01       	movw	r20, r28
    1310:	4f 5f       	subi	r20, 0xFF	; 255
    1312:	5f 4f       	sbci	r21, 0xFF	; 255
    1314:	0e 94 0a 09 	call	0x1214	; 0x1214 <DrvTimerComputeOCR>
	micTimer0SetOutputCompareRegisterA( 0x9C );
    1318:	8c e9       	ldi	r24, 0x9C	; 156
    131a:	0e 94 1d 10 	call	0x203a	; 0x203a <micTimer0SetOutputCompareRegisterA>
    micTimer0SetClockDivision( clock_div ) ;
    131e:	89 81       	ldd	r24, Y+1	; 0x01
    1320:	9a 81       	ldd	r25, Y+2	; 0x02
    1322:	0e 94 13 10 	call	0x2026	; 0x2026 <micTimer0SetClockDivision>
	micTimer0WaveformGenerationMode( TIMER_0_CLEAR_ON_COMPARE ); 
    1326:	82 e0       	ldi	r24, 0x02	; 2
    1328:	90 e0       	ldi	r25, 0x00	; 0
    132a:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <micTimer0WaveformGenerationMode>
	micTimer0ClearTimerCounterInterruptFlagRegister( TIMER_0_COMPARE_A_FLAG );
    132e:	82 e0       	ldi	r24, 0x02	; 2
    1330:	90 e0       	ldi	r25, 0x00	; 0
    1332:	0e 94 34 10 	call	0x2068	; 0x2068 <micTimer0ClearTimerCounterInterruptFlagRegister>
	micTimer0SetTimerCounterInterrupt( TIMER_0_COMPARE_A_INTERRUPT );
    1336:	82 e0       	ldi	r24, 0x02	; 2
    1338:	90 e0       	ldi	r25, 0x00	; 0
    133a:	0e 94 25 10 	call	0x204a	; 0x204a <micTimer0SetTimerCounterInterrupt>
	
}
    133e:	0f 90       	pop	r0
    1340:	0f 90       	pop	r0
    1342:	cf 91       	pop	r28
    1344:	df 91       	pop	r29
    1346:	08 95       	ret

00001348 <DrvTimer>:
void DrvTimer( void )
{
	//on configure les timers autre que le timer event
	for(Int8U loop_index = 0U; loop_index < CONF_TIMER_NB ; loop_index++ )
	{
		MesTimer[ loop_index ].enable = FALSE;
    1348:	10 92 d5 16 	sts	0x16D5, r1
		MesTimer[ loop_index ].ptrfct = NULL;
    134c:	10 92 dd 16 	sts	0x16DD, r1
    1350:	10 92 dc 16 	sts	0x16DC, r1
	}		
	//on init le timer system a 1 ms
	DrvTimerInitSystemTimer();
    1354:	0e 94 7e 09 	call	0x12fc	; 0x12fc <DrvTimerInitSystemTimer>
}
    1358:	08 95       	ret

0000135a <__vector_16>:
/////////////////////////////////////ISR PRIVATE FUNCTIONS////////////////////////////////////////
//ISR timer system 10 ms
volatile Int8U timeout_ms =0;
volatile Int8U timeout_s =0;
ISR(TIMER0_COMPA_vect)
{
    135a:	1f 92       	push	r1
    135c:	0f 92       	push	r0
    135e:	0f b6       	in	r0, 0x3f	; 63
    1360:	0f 92       	push	r0
    1362:	0b b6       	in	r0, 0x3b	; 59
    1364:	0f 92       	push	r0
    1366:	11 24       	eor	r1, r1
    1368:	2f 93       	push	r18
    136a:	3f 93       	push	r19
    136c:	4f 93       	push	r20
    136e:	5f 93       	push	r21
    1370:	6f 93       	push	r22
    1372:	7f 93       	push	r23
    1374:	8f 93       	push	r24
    1376:	9f 93       	push	r25
    1378:	af 93       	push	r26
    137a:	bf 93       	push	r27
    137c:	ef 93       	push	r30
    137e:	ff 93       	push	r31
	//on gere l'evenement 100 ms
	timeout_ms++;
    1380:	80 91 0a 14 	lds	r24, 0x140A
    1384:	8f 5f       	subi	r24, 0xFF	; 255
    1386:	80 93 0a 14 	sts	0x140A, r24
	if(timeout_ms == 10)
    138a:	80 91 0a 14 	lds	r24, 0x140A
    138e:	8a 30       	cpi	r24, 0x0A	; 10
    1390:	a9 f4       	brne	.+42     	; 0x13bc <__vector_16+0x62>
	{
		timeout_ms = 0;
    1392:	10 92 0a 14 	sts	0x140A, r1
		DrvEventAddEvent( CONF_EVENT_TIMER_100MS );	
    1396:	81 e0       	ldi	r24, 0x01	; 1
    1398:	90 e0       	ldi	r25, 0x00	; 0
    139a:	0e 94 ab 05 	call	0xb56	; 0xb56 <DrvEventAddEvent>
		//on gere l'evenement 1 s
		timeout_s++;
    139e:	80 91 0b 14 	lds	r24, 0x140B
    13a2:	8f 5f       	subi	r24, 0xFF	; 255
    13a4:	80 93 0b 14 	sts	0x140B, r24
		if(timeout_s == 10)
    13a8:	80 91 0b 14 	lds	r24, 0x140B
    13ac:	8a 30       	cpi	r24, 0x0A	; 10
    13ae:	31 f4       	brne	.+12     	; 0x13bc <__vector_16+0x62>
		{
			timeout_s =0;
    13b0:	10 92 0b 14 	sts	0x140B, r1
			DrvEventAddEvent( CONF_EVENT_TIMER_1S );	
    13b4:	82 e0       	ldi	r24, 0x02	; 2
    13b6:	90 e0       	ldi	r25, 0x00	; 0
    13b8:	0e 94 ab 05 	call	0xb56	; 0xb56 <DrvEventAddEvent>
	}
	
	for(Int8U loop_index = 0U; loop_index < CONF_TIMER_NB ; loop_index++ )
	{
		//si le timer est activé
		if( MesTimer[ loop_index ].enable == TRUE )
    13bc:	80 91 d5 16 	lds	r24, 0x16D5
    13c0:	81 30       	cpi	r24, 0x01	; 1
    13c2:	79 f5       	brne	.+94     	; 0x1422 <__vector_16+0xc8>
		{
			//on incremente le compteur
			MesTimer[ loop_index ].cpt_delay++;
    13c4:	80 91 d8 16 	lds	r24, 0x16D8
    13c8:	90 91 d9 16 	lds	r25, 0x16D9
    13cc:	01 96       	adiw	r24, 0x01	; 1
    13ce:	90 93 d9 16 	sts	0x16D9, r25
    13d2:	80 93 d8 16 	sts	0x16D8, r24
			
			//on test par rapport a la valeur utilisateur
			if(MesTimer[ loop_index ].cpt_delay == MesTimer[ loop_index ].delay )
    13d6:	20 91 d8 16 	lds	r18, 0x16D8
    13da:	30 91 d9 16 	lds	r19, 0x16D9
    13de:	80 91 d6 16 	lds	r24, 0x16D6
    13e2:	90 91 d7 16 	lds	r25, 0x16D7
    13e6:	28 17       	cp	r18, r24
    13e8:	39 07       	cpc	r19, r25
    13ea:	d9 f4       	brne	.+54     	; 0x1422 <__vector_16+0xc8>
			{
				if( MesTimer[ loop_index ].mode != E_TIMER_MODE_NONE )
    13ec:	80 91 da 16 	lds	r24, 0x16DA
    13f0:	90 91 db 16 	lds	r25, 0x16DB
    13f4:	82 30       	cpi	r24, 0x02	; 2
    13f6:	91 05       	cpc	r25, r1
    13f8:	a1 f0       	breq	.+40     	; 0x1422 <__vector_16+0xc8>
				{
					//on remet a zero le compteur
					MesTimer[ loop_index ].cpt_delay = 0U;
    13fa:	10 92 d9 16 	sts	0x16D9, r1
    13fe:	10 92 d8 16 	sts	0x16D8, r1
					
					//on appelle la fonction
					if( MesTimer[ loop_index ].ptrfct != NULL )
    1402:	e0 91 dc 16 	lds	r30, 0x16DC
    1406:	f0 91 dd 16 	lds	r31, 0x16DD
    140a:	30 97       	sbiw	r30, 0x00	; 0
    140c:	09 f0       	breq	.+2      	; 0x1410 <__vector_16+0xb6>
					{
						MesTimer[ loop_index ].ptrfct();
    140e:	09 95       	icall
					}
					//si on est en mode ONE SHOT 
					//on vient d'excecuter la fct
					if (MesTimer[ loop_index ].mode == E_TIMER_MODE_ONE_SHOT)
    1410:	80 91 da 16 	lds	r24, 0x16DA
    1414:	90 91 db 16 	lds	r25, 0x16DB
    1418:	00 97       	sbiw	r24, 0x00	; 0
    141a:	19 f4       	brne	.+6      	; 0x1422 <__vector_16+0xc8>
					{
						//on reinit le timer
						DrvTimerStopTimer( loop_index );
    141c:	80 e0       	ldi	r24, 0x00	; 0
    141e:	0e 94 d1 08 	call	0x11a2	; 0x11a2 <DrvTimerStopTimer>
					}
				}
			}
		}			
	}
	TCNT0 = 0;
    1422:	16 bc       	out	0x26, r1	; 38
    1424:	ff 91       	pop	r31
    1426:	ef 91       	pop	r30
    1428:	bf 91       	pop	r27
    142a:	af 91       	pop	r26
    142c:	9f 91       	pop	r25
    142e:	8f 91       	pop	r24
    1430:	7f 91       	pop	r23
    1432:	6f 91       	pop	r22
    1434:	5f 91       	pop	r21
    1436:	4f 91       	pop	r20
    1438:	3f 91       	pop	r19
    143a:	2f 91       	pop	r18
    143c:	0f 90       	pop	r0
    143e:	0b be       	out	0x3b, r0	; 59
    1440:	0f 90       	pop	r0
    1442:	0f be       	out	0x3f, r0	; 63
    1444:	0f 90       	pop	r0
    1446:	1f 90       	pop	r1
    1448:	18 95       	reti

0000144a <DrvUart>:
 
  
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Uart 
void DrvUart( )
{
    144a:	cf 93       	push	r28
    144c:	df 93       	push	r29
	#ifdef CONF_UART_0_INDEX 
		UBRR0 = 0x0010U;
    144e:	c0 e1       	ldi	r28, 0x10	; 16
    1450:	d0 e0       	ldi	r29, 0x00	; 0
    1452:	d0 93 c5 00 	sts	0x00C5, r29
    1456:	c0 93 c4 00 	sts	0x00C4, r28
		micUsart0SetDataSize( USART_8_BITS_DATA ) ;
    145a:	83 e0       	ldi	r24, 0x03	; 3
    145c:	90 e0       	ldi	r25, 0x00	; 0
    145e:	0e 94 00 11 	call	0x2200	; 0x2200 <micUsart0SetDataSize>
		micUsart0SetParityMode( USART_NO_PARITY ) ;
    1462:	80 e0       	ldi	r24, 0x00	; 0
    1464:	90 e0       	ldi	r25, 0x00	; 0
    1466:	0e 94 24 11 	call	0x2248	; 0x2248 <micUsart0SetParityMode>
		micUsart0SetStopBits( USART_1_STOP_BIT ) ;
    146a:	80 e0       	ldi	r24, 0x00	; 0
    146c:	90 e0       	ldi	r25, 0x00	; 0
    146e:	0e 94 36 11 	call	0x226c	; 0x226c <micUsart0SetStopBits>
		micUsart0SetTransmitterEnable();
    1472:	0e 94 c8 10 	call	0x2190	; 0x2190 <micUsart0SetTransmitterEnable>
		micUsart0SetReceiverEnable();
    1476:	0e 94 e4 10 	call	0x21c8	; 0x21c8 <micUsart0SetReceiverEnable>
		micUsart0SetRxInterrupt();
    147a:	0e 94 48 11 	call	0x2290	; 0x2290 <micUsart0SetRxInterrupt>

	#endif
			
	#ifdef CONF_UART_1_INDEX
				
		UBRR1 = 0x0010U;
    147e:	d0 93 cd 00 	sts	0x00CD, r29
    1482:	c0 93 cc 00 	sts	0x00CC, r28
		micUsart1SetDataSize( USART_8_BITS_DATA ) ;
    1486:	83 e0       	ldi	r24, 0x03	; 3
    1488:	90 e0       	ldi	r25, 0x00	; 0
    148a:	0e 94 12 11 	call	0x2224	; 0x2224 <micUsart1SetDataSize>
		micUsart1SetParityMode( USART_NO_PARITY ) ;
    148e:	80 e0       	ldi	r24, 0x00	; 0
    1490:	90 e0       	ldi	r25, 0x00	; 0
    1492:	0e 94 2d 11 	call	0x225a	; 0x225a <micUsart1SetParityMode>
		micUsart1SetStopBits( USART_1_STOP_BIT ) ;
    1496:	80 e0       	ldi	r24, 0x00	; 0
    1498:	90 e0       	ldi	r25, 0x00	; 0
    149a:	0e 94 3f 11 	call	0x227e	; 0x227e <micUsart1SetStopBits>
		micUsart1SetTransmitterEnable();
    149e:	0e 94 cf 10 	call	0x219e	; 0x219e <micUsart1SetTransmitterEnable>
		micUsart1SetReceiverEnable();
    14a2:	0e 94 eb 10 	call	0x21d6	; 0x21d6 <micUsart1SetReceiverEnable>
		micUsart1SetRxInterrupt();
    14a6:	0e 94 4f 11 	call	0x229e	; 0x229e <micUsart1SetRxInterrupt>

	#endif
}
    14aa:	df 91       	pop	r29
    14ac:	cf 91       	pop	r28
    14ae:	08 95       	ret

000014b0 <DrvUartDirectSendBytes>:

//envoie d'octets sur la liason serie en direct sans IT
Boolean DrvUartDirectSendBytes( const Int8U index_uart , const Int8U* ptr_byte_to_send , const Int8U nb_bytes )
{
    14b0:	cf 93       	push	r28
    14b2:	df 93       	push	r29
	Boolean o_success = FALSE;
	Int8U loop_send;
	if( index_uart== E_USART_0 )
    14b4:	88 23       	and	r24, r24
    14b6:	99 f4       	brne	.+38     	; 0x14de <DrvUartDirectSendBytes+0x2e>
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    14b8:	44 23       	and	r20, r20
    14ba:	89 f0       	breq	.+34     	; 0x14de <DrvUartDirectSendBytes+0x2e>
    14bc:	a6 2f       	mov	r26, r22
    14be:	b7 2f       	mov	r27, r23
    14c0:	90 e0       	ldi	r25, 0x00	; 0
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR0A & (1<<UDRE0)) );
    14c2:	e0 ec       	ldi	r30, 0xC0	; 192
    14c4:	f0 e0       	ldi	r31, 0x00	; 0
			UDR0 = ptr_byte_to_send [ loop_send ];
    14c6:	c6 ec       	ldi	r28, 0xC6	; 198
    14c8:	d0 e0       	ldi	r29, 0x00	; 0
	if( index_uart== E_USART_0 )
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR0A & (1<<UDRE0)) );
    14ca:	80 81       	ld	r24, Z
    14cc:	85 ff       	sbrs	r24, 5
    14ce:	fd cf       	rjmp	.-6      	; 0x14ca <DrvUartDirectSendBytes+0x1a>
			UDR0 = ptr_byte_to_send [ loop_send ];
    14d0:	8d 91       	ld	r24, X+
    14d2:	88 83       	st	Y, r24
{
	Boolean o_success = FALSE;
	Int8U loop_send;
	if( index_uart== E_USART_0 )
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    14d4:	9f 5f       	subi	r25, 0xFF	; 255
    14d6:	94 17       	cp	r25, r20
    14d8:	c0 f3       	brcs	.-16     	; 0x14ca <DrvUartDirectSendBytes+0x1a>
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR0A & (1<<UDRE0)) );
			UDR0 = ptr_byte_to_send [ loop_send ];
			o_success = TRUE;
    14da:	81 e0       	ldi	r24, 0x01	; 1
    14dc:	18 c0       	rjmp	.+48     	; 0x150e <DrvUartDirectSendBytes+0x5e>
		}			
	}
	if( index_uart == E_USART_1 )
    14de:	81 30       	cpi	r24, 0x01	; 1
    14e0:	99 f4       	brne	.+38     	; 0x1508 <DrvUartDirectSendBytes+0x58>
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    14e2:	44 23       	and	r20, r20
    14e4:	99 f0       	breq	.+38     	; 0x150c <DrvUartDirectSendBytes+0x5c>
    14e6:	a6 2f       	mov	r26, r22
    14e8:	b7 2f       	mov	r27, r23
    14ea:	90 e0       	ldi	r25, 0x00	; 0
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR1A & (1<<UDRE1)) );
    14ec:	e8 ec       	ldi	r30, 0xC8	; 200
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
			UDR1 = ptr_byte_to_send [ loop_send ];
    14f0:	ce ec       	ldi	r28, 0xCE	; 206
    14f2:	d0 e0       	ldi	r29, 0x00	; 0
	if( index_uart == E_USART_1 )
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR1A & (1<<UDRE1)) );
    14f4:	80 81       	ld	r24, Z
    14f6:	85 ff       	sbrs	r24, 5
    14f8:	fd cf       	rjmp	.-6      	; 0x14f4 <DrvUartDirectSendBytes+0x44>
			UDR1 = ptr_byte_to_send [ loop_send ];
    14fa:	8d 91       	ld	r24, X+
    14fc:	88 83       	st	Y, r24
			o_success = TRUE;
		}			
	}
	if( index_uart == E_USART_1 )
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    14fe:	9f 5f       	subi	r25, 0xFF	; 255
    1500:	94 17       	cp	r25, r20
    1502:	c0 f3       	brcs	.-16     	; 0x14f4 <DrvUartDirectSendBytes+0x44>
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR1A & (1<<UDRE1)) );
			UDR1 = ptr_byte_to_send [ loop_send ];
			o_success = TRUE;
    1504:	81 e0       	ldi	r24, 0x01	; 1
    1506:	03 c0       	rjmp	.+6      	; 0x150e <DrvUartDirectSendBytes+0x5e>
			while ( !( UCSR0A & (1<<UDRE0)) );
			UDR0 = ptr_byte_to_send [ loop_send ];
			o_success = TRUE;
		}			
	}
	if( index_uart == E_USART_1 )
    1508:	80 e0       	ldi	r24, 0x00	; 0
    150a:	01 c0       	rjmp	.+2      	; 0x150e <DrvUartDirectSendBytes+0x5e>
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    150c:	80 e0       	ldi	r24, 0x00	; 0
			UDR1 = ptr_byte_to_send [ loop_send ];
			o_success = TRUE;
		}
	}	
	return o_success;
}	
    150e:	df 91       	pop	r29
    1510:	cf 91       	pop	r28
    1512:	08 95       	ret

00001514 <DrvUartSendByte>:

//envoie de bytes sur la liason serie
Boolean DrvUartSendByte( const Int8U index_uart , Int8U byte_to_send )
{
	Boolean o_success = FALSE;
	if( index_uart== E_USART_0 )
    1514:	88 23       	and	r24, r24
    1516:	49 f4       	brne	.+18     	; 0x152a <DrvUartSendByte+0x16>
	{
		//on attend que le registre d'envoie soit vide
		while ( !( UCSR0A & (1<<UDRE0)) );
    1518:	e0 ec       	ldi	r30, 0xC0	; 192
    151a:	f0 e0       	ldi	r31, 0x00	; 0
    151c:	80 81       	ld	r24, Z
    151e:	85 ff       	sbrs	r24, 5
    1520:	fd cf       	rjmp	.-6      	; 0x151c <DrvUartSendByte+0x8>
		UDR0 = byte_to_send;
    1522:	60 93 c6 00 	sts	0x00C6, r22
		o_success = TRUE;
    1526:	81 e0       	ldi	r24, 0x01	; 1
    1528:	08 95       	ret
	}
	else if( index_uart == E_USART_1 )
    152a:	81 30       	cpi	r24, 0x01	; 1
    152c:	49 f4       	brne	.+18     	; 0x1540 <DrvUartSendByte+0x2c>
	{
		//on attend que le registre d'envoie soit vide
		while ( !( UCSR1A & (1<<UDRE1)) );
    152e:	e8 ec       	ldi	r30, 0xC8	; 200
    1530:	f0 e0       	ldi	r31, 0x00	; 0
    1532:	80 81       	ld	r24, Z
    1534:	85 ff       	sbrs	r24, 5
    1536:	fd cf       	rjmp	.-6      	; 0x1532 <DrvUartSendByte+0x1e>
		UDR1 = byte_to_send;
    1538:	60 93 ce 00 	sts	0x00CE, r22
		o_success = TRUE;
    153c:	81 e0       	ldi	r24, 0x01	; 1
    153e:	08 95       	ret


//envoie de bytes sur la liason serie
Boolean DrvUartSendByte( const Int8U index_uart , Int8U byte_to_send )
{
	Boolean o_success = FALSE;
    1540:	80 e0       	ldi	r24, 0x00	; 0
		while ( !( UCSR1A & (1<<UDRE1)) );
		UDR1 = byte_to_send;
		o_success = TRUE;
	}
	return o_success;
}	
    1542:	08 95       	ret

00001544 <DrvUart0ReadMessage>:

//on recupere le message
void DrvUart0ReadMessage( Int8U *i_message, Int8U *i_message_len )
{
    1544:	cf 93       	push	r28
    1546:	df 93       	push	r29
	//on enregistre le message 
	for ( Int8U loop_send = 0U ; loop_send < in_message_len_0 ; loop_send++)
    1548:	20 91 10 14 	lds	r18, 0x1410
    154c:	22 23       	and	r18, r18
    154e:	91 f0       	breq	.+36     	; 0x1574 <DrvUart0ReadMessage+0x30>
    1550:	a0 e0       	ldi	r26, 0x00	; 0
	{
		i_message[ loop_send ] = in_message_0[ loop_send ];
    1552:	4e ed       	ldi	r20, 0xDE	; 222
    1554:	56 e1       	ldi	r21, 0x16	; 22
    1556:	2a 2f       	mov	r18, r26
    1558:	30 e0       	ldi	r19, 0x00	; 0
    155a:	fc 01       	movw	r30, r24
    155c:	e2 0f       	add	r30, r18
    155e:	f3 1f       	adc	r31, r19
    1560:	24 0f       	add	r18, r20
    1562:	35 1f       	adc	r19, r21
    1564:	e9 01       	movw	r28, r18
    1566:	28 81       	ld	r18, Y
    1568:	20 83       	st	Z, r18

//on recupere le message
void DrvUart0ReadMessage( Int8U *i_message, Int8U *i_message_len )
{
	//on enregistre le message 
	for ( Int8U loop_send = 0U ; loop_send < in_message_len_0 ; loop_send++)
    156a:	af 5f       	subi	r26, 0xFF	; 255
    156c:	20 91 10 14 	lds	r18, 0x1410
    1570:	a2 17       	cp	r26, r18
    1572:	88 f3       	brcs	.-30     	; 0x1556 <DrvUart0ReadMessage+0x12>
	{
		i_message[ loop_send ] = in_message_0[ loop_send ];
	} 
	*i_message_len = in_message_len_0;
    1574:	fb 01       	movw	r30, r22
    1576:	20 83       	st	Z, r18
}
    1578:	df 91       	pop	r29
    157a:	cf 91       	pop	r28
    157c:	08 95       	ret

0000157e <DrvUartSetPtrfctReceiveComplete>:

//reception d'octets sur la liason serie
void DrvUartSetPtrfctReceiveComplete( const Int8U index_uart , ptrfct_Isr_Callback_Uart_RX ptrfct )
{
	#ifdef CONF_UART_0_INDEX
		if(index_uart == CONF_UART_0_INDEX)
    157e:	88 23       	and	r24, r24
    1580:	29 f4       	brne	.+10     	; 0x158c <DrvUartSetPtrfctReceiveComplete+0xe>
		{
			loc_ptrfct_Isr_Callback_Uart0_RX = ptrfct ;
    1582:	70 93 0d 14 	sts	0x140D, r23
    1586:	60 93 0c 14 	sts	0x140C, r22
    158a:	08 95       	ret
		}
	#endif
	#ifdef CONF_UART_1_INDEX
		if(index_uart == CONF_UART_1_INDEX)
    158c:	81 30       	cpi	r24, 0x01	; 1
    158e:	21 f4       	brne	.+8      	; 0x1598 <DrvUartSetPtrfctReceiveComplete+0x1a>
		{
			loc_ptrfct_Isr_Callback_Uart1_RX = ptrfct ;
    1590:	70 93 0f 14 	sts	0x140F, r23
    1594:	60 93 0e 14 	sts	0x140E, r22
    1598:	08 95       	ret

0000159a <__vector_20>:
//UART0
//-------------------

//ISR uart octet recu 
ISR(USART0_RX_vect)
{
    159a:	1f 92       	push	r1
    159c:	0f 92       	push	r0
    159e:	0f b6       	in	r0, 0x3f	; 63
    15a0:	0f 92       	push	r0
    15a2:	0b b6       	in	r0, 0x3b	; 59
    15a4:	0f 92       	push	r0
    15a6:	11 24       	eor	r1, r1
    15a8:	2f 93       	push	r18
    15aa:	3f 93       	push	r19
    15ac:	4f 93       	push	r20
    15ae:	5f 93       	push	r21
    15b0:	6f 93       	push	r22
    15b2:	7f 93       	push	r23
    15b4:	8f 93       	push	r24
    15b6:	9f 93       	push	r25
    15b8:	af 93       	push	r26
    15ba:	bf 93       	push	r27
    15bc:	ef 93       	push	r30
    15be:	ff 93       	push	r31
	#ifdef CONF_UART_0_INDEX	
		Int8U rcv_byte = 0U;
		//on enregistre l'octet recu
		rcv_byte = UDR0;
    15c0:	20 91 c6 00 	lds	r18, 0x00C6
		//si on a deja recu le start frame
		if( start_frame_uart_0 == FALSE )
    15c4:	80 91 12 14 	lds	r24, 0x1412
    15c8:	88 23       	and	r24, r24
    15ca:	59 f4       	brne	.+22     	; 0x15e2 <__vector_20+0x48>
        {
			//si c'est un debut de trame
			if(rcv_byte == '*' )
    15cc:	2a 32       	cpi	r18, 0x2A	; 42
    15ce:	d9 f5       	brne	.+118    	; 0x1646 <__vector_20+0xac>
			{
				buff_uart_0[ 0U ] = '*';
    15d0:	8a e2       	ldi	r24, 0x2A	; 42
    15d2:	80 93 10 17 	sts	0x1710, r24
				ptr_buff_uart_0 = 1U;
    15d6:	81 e0       	ldi	r24, 0x01	; 1
    15d8:	80 93 11 14 	sts	0x1411, r24
				//on a recu le start frame
				start_frame_uart_0 = TRUE;
    15dc:	80 93 12 14 	sts	0x1412, r24
    15e0:	32 c0       	rjmp	.+100    	; 0x1646 <__vector_20+0xac>
			}
		}
		else
		{
			//on charge le message dans le buff_uart_0er
			buff_uart_0[ptr_buff_uart_0] = rcv_byte;
    15e2:	50 91 11 14 	lds	r21, 0x1411
    15e6:	80 e1       	ldi	r24, 0x10	; 16
    15e8:	97 e1       	ldi	r25, 0x17	; 23
    15ea:	fc 01       	movw	r30, r24
    15ec:	e5 0f       	add	r30, r21
    15ee:	f1 1d       	adc	r31, r1
    15f0:	20 83       	st	Z, r18
			ptr_buff_uart_0++;	
    15f2:	45 2f       	mov	r20, r21
    15f4:	4f 5f       	subi	r20, 0xFF	; 255
    15f6:	40 93 11 14 	sts	0x1411, r20
			if(( buff_uart_0[ptr_buff_uart_0 - 1U] == '#' ) && ( buff_uart_0[ptr_buff_uart_0 - 2U] == '#' ))
    15fa:	24 2f       	mov	r18, r20
    15fc:	30 e0       	ldi	r19, 0x00	; 0
    15fe:	82 0f       	add	r24, r18
    1600:	93 1f       	adc	r25, r19
    1602:	fc 01       	movw	r30, r24
    1604:	31 97       	sbiw	r30, 0x01	; 1
    1606:	80 81       	ld	r24, Z
    1608:	83 32       	cpi	r24, 0x23	; 35
    160a:	e9 f4       	brne	.+58     	; 0x1646 <__vector_20+0xac>
    160c:	22 5f       	subi	r18, 0xF2	; 242
    160e:	38 4e       	sbci	r19, 0xE8	; 232
    1610:	f9 01       	movw	r30, r18
    1612:	80 81       	ld	r24, Z
    1614:	83 32       	cpi	r24, 0x23	; 35
    1616:	b9 f4       	brne	.+46     	; 0x1646 <__vector_20+0xac>
			{
				//on charge le message
				for ( Int8U loop_send = 0U ; loop_send < ptr_buff_uart_0 ; loop_send++)
    1618:	44 23       	and	r20, r20
    161a:	69 f0       	breq	.+26     	; 0x1636 <__vector_20+0x9c>
    161c:	e0 e1       	ldi	r30, 0x10	; 16
    161e:	f7 e1       	ldi	r31, 0x17	; 23
    1620:	ae ed       	ldi	r26, 0xDE	; 222
    1622:	b6 e1       	ldi	r27, 0x16	; 22

//UART0
//-------------------

//ISR uart octet recu 
ISR(USART0_RX_vect)
    1624:	cf 01       	movw	r24, r30
    1626:	01 96       	adiw	r24, 0x01	; 1
    1628:	85 0f       	add	r24, r21
    162a:	91 1d       	adc	r25, r1
			if(( buff_uart_0[ptr_buff_uart_0 - 1U] == '#' ) && ( buff_uart_0[ptr_buff_uart_0 - 2U] == '#' ))
			{
				//on charge le message
				for ( Int8U loop_send = 0U ; loop_send < ptr_buff_uart_0 ; loop_send++)
				{
					in_message_0[ loop_send ] = buff_uart_0[ loop_send ];
    162c:	21 91       	ld	r18, Z+
    162e:	2d 93       	st	X+, r18
			buff_uart_0[ptr_buff_uart_0] = rcv_byte;
			ptr_buff_uart_0++;	
			if(( buff_uart_0[ptr_buff_uart_0 - 1U] == '#' ) && ( buff_uart_0[ptr_buff_uart_0 - 2U] == '#' ))
			{
				//on charge le message
				for ( Int8U loop_send = 0U ; loop_send < ptr_buff_uart_0 ; loop_send++)
    1630:	e8 17       	cp	r30, r24
    1632:	f9 07       	cpc	r31, r25
    1634:	d9 f7       	brne	.-10     	; 0x162c <__vector_20+0x92>
				{
					in_message_0[ loop_send ] = buff_uart_0[ loop_send ];
				} 
				//on stock la taille
				in_message_len_0 = ptr_buff_uart_0;
    1636:	40 93 10 14 	sts	0x1410, r20
				//on attend le start frame
				start_frame_uart_0 = FALSE;				
    163a:	10 92 12 14 	sts	0x1412, r1
				//on lance l'event
				DrvEventAddEvent( CONF_EVENT_UART_MSG_RCV );
    163e:	84 e0       	ldi	r24, 0x04	; 4
    1640:	90 e0       	ldi	r25, 0x00	; 0
    1642:	0e 94 ab 05 	call	0xb56	; 0xb56 <DrvEventAddEvent>
			}			
		}		
	#endif
}
    1646:	ff 91       	pop	r31
    1648:	ef 91       	pop	r30
    164a:	bf 91       	pop	r27
    164c:	af 91       	pop	r26
    164e:	9f 91       	pop	r25
    1650:	8f 91       	pop	r24
    1652:	7f 91       	pop	r23
    1654:	6f 91       	pop	r22
    1656:	5f 91       	pop	r21
    1658:	4f 91       	pop	r20
    165a:	3f 91       	pop	r19
    165c:	2f 91       	pop	r18
    165e:	0f 90       	pop	r0
    1660:	0b be       	out	0x3b, r0	; 59
    1662:	0f 90       	pop	r0
    1664:	0f be       	out	0x3f, r0	; 63
    1666:	0f 90       	pop	r0
    1668:	1f 90       	pop	r1
    166a:	18 95       	reti

0000166c <micAdcSetReferenceSelectionBits>:

//Set the REFS1:0: Reference Selection Bits
Boolean micAdcSetReferenceSelectionBits( EAdcReferenceSelectionBits mode ) 
{
	Boolean o_success = TRUE;
	ADMUX = ( ADMUX & ~( ( 1U << REFS1 ) | ( 1U << REFS0 ) ) ) |\
    166c:	ec e7       	ldi	r30, 0x7C	; 124
    166e:	f0 e0       	ldi	r31, 0x00	; 0
    1670:	90 81       	ld	r25, Z
    1672:	80 7c       	andi	r24, 0xC0	; 192
    1674:	9f 73       	andi	r25, 0x3F	; 63
    1676:	98 2b       	or	r25, r24
    1678:	90 83       	st	Z, r25
             ( mode   &  ( ( 1U << REFS1 ) | ( 1U << REFS0 ) ) );
	return o_success;
}
    167a:	81 e0       	ldi	r24, 0x01	; 1
    167c:	08 95       	ret

0000167e <micAdcSetLeftAdjustResult>:

//Set the ADLAR: ADC Left Adjust Result
Boolean micAdcSetLeftAdjustResult( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADMUX,ADLAR,TRUE);
    167e:	ec e7       	ldi	r30, 0x7C	; 124
    1680:	f0 e0       	ldi	r31, 0x00	; 0
    1682:	80 81       	ld	r24, Z
    1684:	80 62       	ori	r24, 0x20	; 32
    1686:	80 83       	st	Z, r24
	return o_success;
}
    1688:	81 e0       	ldi	r24, 0x01	; 1
    168a:	08 95       	ret

0000168c <micAdcGetLeftAdjustResult>:

//Get the ADLAR: ADC Left Adjust Result
Boolean micAdcGetLeftAdjustResult( void ) 
{
	return (Boolean)(ADMUX & ( 1 << ADLAR) >> ADLAR);
    168c:	80 91 7c 00 	lds	r24, 0x007C
}
    1690:	81 70       	andi	r24, 0x01	; 1
    1692:	08 95       	ret

00001694 <micAdcClearLeftAdjustResult>:

//Clear the ADLAR: ADC Left Adjust Result
Boolean micAdcClearLeftAdjustResult( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADMUX,ADLAR,FALSE);
    1694:	ec e7       	ldi	r30, 0x7C	; 124
    1696:	f0 e0       	ldi	r31, 0x00	; 0
    1698:	80 81       	ld	r24, Z
    169a:	8f 7d       	andi	r24, 0xDF	; 223
    169c:	80 83       	st	Z, r24
	return o_success;
}
    169e:	81 e0       	ldi	r24, 0x01	; 1
    16a0:	08 95       	ret

000016a2 <micAdcSetAnalogChannelandGainSelectionBits>:

//Set the MUX4:0: Analog Channel and Gain Selection Bits
Boolean micAdcSetAnalogChannelandGainSelectionBits( EAdcChannelSelection adc_channel ) 
{
	Boolean o_success = TRUE;
	ADMUX = (ADMUX & ~( (1U << MUX4) | (1U << MUX3) | (1U << MUX2) | (1U << MUX1) | (1U << MUX0) )) |
    16a2:	ec e7       	ldi	r30, 0x7C	; 124
    16a4:	f0 e0       	ldi	r31, 0x00	; 0
    16a6:	90 81       	ld	r25, Z
    16a8:	8f 71       	andi	r24, 0x1F	; 31
    16aa:	90 7e       	andi	r25, 0xE0	; 224
    16ac:	98 2b       	or	r25, r24
    16ae:	90 83       	st	Z, r25
	         (adc_channel & ( (1U << MUX4) | (1U << MUX3) | (1U << MUX2) | (1U << MUX1) | (1U << MUX0) ) );
	return o_success;
}
    16b0:	81 e0       	ldi	r24, 0x01	; 1
    16b2:	08 95       	ret

000016b4 <micAdcGetAnalogChannelandGainSelectionBits>:

//Get the MUX4:0: Analog Channel and Gain Selection Bits
EAdcChannelSelection micAdcGetAnalogChannelandGainSelectionBits( void ) 
{
	return (EAdcChannelSelection)( ADMUX & ( (1U << MUX4) | (1U << MUX3) | (1U << MUX2) | (1U << MUX1) | (1U << MUX0) ) );
    16b4:	20 91 7c 00 	lds	r18, 0x007C
    16b8:	30 e0       	ldi	r19, 0x00	; 0
    16ba:	2f 71       	andi	r18, 0x1F	; 31
    16bc:	30 70       	andi	r19, 0x00	; 0
}
    16be:	82 2f       	mov	r24, r18
    16c0:	93 2f       	mov	r25, r19
    16c2:	08 95       	ret

000016c4 <micAdcSetAdcEnable>:

//Set the ADEN: ADC Enable
Boolean micAdcSetAdcEnable( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADEN,TRUE);
    16c4:	ea e7       	ldi	r30, 0x7A	; 122
    16c6:	f0 e0       	ldi	r31, 0x00	; 0
    16c8:	80 81       	ld	r24, Z
    16ca:	80 68       	ori	r24, 0x80	; 128
    16cc:	80 83       	st	Z, r24
	return o_success;
}
    16ce:	81 e0       	ldi	r24, 0x01	; 1
    16d0:	08 95       	ret

000016d2 <micAdcSetAdcDisable>:

//Set the ADEN: ADC Disable
Boolean micAdcSetAdcDisable( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADEN,FALSE);
    16d2:	ea e7       	ldi	r30, 0x7A	; 122
    16d4:	f0 e0       	ldi	r31, 0x00	; 0
    16d6:	80 81       	ld	r24, Z
    16d8:	8f 77       	andi	r24, 0x7F	; 127
    16da:	80 83       	st	Z, r24
	return o_success;
}
    16dc:	81 e0       	ldi	r24, 0x01	; 1
    16de:	08 95       	ret

000016e0 <micAdcSetStartConversion>:

//Set the ADSC: ADC Start Conversion
Boolean micAdcSetStartConversion( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADSC,TRUE);
    16e0:	ea e7       	ldi	r30, 0x7A	; 122
    16e2:	f0 e0       	ldi	r31, 0x00	; 0
    16e4:	80 81       	ld	r24, Z
    16e6:	80 64       	ori	r24, 0x40	; 64
    16e8:	80 83       	st	Z, r24
	return o_success;
}
    16ea:	81 e0       	ldi	r24, 0x01	; 1
    16ec:	08 95       	ret

000016ee <micAdcSetAutoTriggerEnable>:

//Set the ADATE: ADC Auto Trigger Enable
Boolean micAdcSetAutoTriggerEnable( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADATE,TRUE);
    16ee:	ea e7       	ldi	r30, 0x7A	; 122
    16f0:	f0 e0       	ldi	r31, 0x00	; 0
    16f2:	80 81       	ld	r24, Z
    16f4:	80 62       	ori	r24, 0x20	; 32
    16f6:	80 83       	st	Z, r24
	return o_success;
}
    16f8:	81 e0       	ldi	r24, 0x01	; 1
    16fa:	08 95       	ret

000016fc <micAdcSetAutoTriggerDisable>:

//Set the ADATE: ADC Auto Trigger Disable
Boolean micAdcSetAutoTriggerDisable( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADATE,FALSE);
    16fc:	ea e7       	ldi	r30, 0x7A	; 122
    16fe:	f0 e0       	ldi	r31, 0x00	; 0
    1700:	80 81       	ld	r24, Z
    1702:	8f 7d       	andi	r24, 0xDF	; 223
    1704:	80 83       	st	Z, r24
	return o_success;
}
    1706:	81 e0       	ldi	r24, 0x01	; 1
    1708:	08 95       	ret

0000170a <micAdcClearConversionCompletedFlag>:
//Clear the ADIF: ADC Interrupt Flag
Boolean micAdcClearConversionCompletedFlag(void) 
{
	Boolean o_success = TRUE;
	// To avoid to restart a conversion when clearing ADIF
	ADCSRA = ( ADCSRA & ~( 1U << ADSC ) ) | ( 1U<< ADIF );
    170a:	ea e7       	ldi	r30, 0x7A	; 122
    170c:	f0 e0       	ldi	r31, 0x00	; 0
    170e:	80 81       	ld	r24, Z
    1710:	8f 7a       	andi	r24, 0xAF	; 175
    1712:	80 61       	ori	r24, 0x10	; 16
    1714:	80 83       	st	Z, r24
	return o_success;
}
    1716:	81 e0       	ldi	r24, 0x01	; 1
    1718:	08 95       	ret

0000171a <micAdcSetInterrupt>:

//Set the ADIE: ADC Interrupt Enable
Boolean micAdcSetInterrupt(void)
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADIE,TRUE);
    171a:	ea e7       	ldi	r30, 0x7A	; 122
    171c:	f0 e0       	ldi	r31, 0x00	; 0
    171e:	80 81       	ld	r24, Z
    1720:	88 60       	ori	r24, 0x08	; 8
    1722:	80 83       	st	Z, r24
	return o_success;
}
    1724:	81 e0       	ldi	r24, 0x01	; 1
    1726:	08 95       	ret

00001728 <micAdcClearInterrupt>:

//Set the ADIE: ADC Interrupt Disable
Boolean micAdcClearInterrupt(void)
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADIE,FALSE);
    1728:	ea e7       	ldi	r30, 0x7A	; 122
    172a:	f0 e0       	ldi	r31, 0x00	; 0
    172c:	80 81       	ld	r24, Z
    172e:	87 7f       	andi	r24, 0xF7	; 247
    1730:	80 83       	st	Z, r24
	return o_success;
}
    1732:	81 e0       	ldi	r24, 0x01	; 1
    1734:	08 95       	ret

00001736 <micAdcSetPrescalerSelectBits>:

//Set the ADPS2:0: ADC Prescaler Select Bits
Boolean micAdcSetPrescalerSelectBits( EAdcClock adc_clock )
{
	Boolean o_success = TRUE;
	ADCSRA = (ADCSRA & ~((1U << ADPS2) | (1U << ADPS1) | (1U << ADPS0))) |\
    1736:	ea e7       	ldi	r30, 0x7A	; 122
    1738:	f0 e0       	ldi	r31, 0x00	; 0
    173a:	90 81       	ld	r25, Z
    173c:	87 70       	andi	r24, 0x07	; 7
    173e:	98 7f       	andi	r25, 0xF8	; 248
    1740:	98 2b       	or	r25, r24
    1742:	90 83       	st	Z, r25
			 (adc_clock & ((1U << ADPS2) | (1U << ADPS1) | (1U << ADPS0)));
	return o_success;
}
    1744:	81 e0       	ldi	r24, 0x01	; 1
    1746:	08 95       	ret

00001748 <micAdcSetAutoTriggerSource>:

//Set the ADTS2:0: ADC Auto Trigger Source
Boolean micAdcSetAutoTriggerSource( EAdcTrigger adc_trigger_source )
{
	Boolean o_success = TRUE;
    ADCSRB = (ADCSRB &  ~((1U << ADTS2) | (1U << ADTS1) | (1U << ADTS0))) |\
    1748:	eb e7       	ldi	r30, 0x7B	; 123
    174a:	f0 e0       	ldi	r31, 0x00	; 0
    174c:	90 81       	ld	r25, Z
    174e:	87 70       	andi	r24, 0x07	; 7
    1750:	98 7f       	andi	r25, 0xF8	; 248
    1752:	98 2b       	or	r25, r24
    1754:	90 83       	st	Z, r25
             (adc_trigger_source &  ((1U << ADTS2) | (1U << ADTS1) | (1U << ADTS0)));
	return o_success;
}
    1756:	81 e0       	ldi	r24, 0x01	; 1
    1758:	08 95       	ret

0000175a <micAdcReadData8>:

//Get the ADC Conversion Result
Int8U micAdcReadData8( void )
{
	if(micAdcGetLeftAdjustResult() == TRUE)
    175a:	0e 94 46 0b 	call	0x168c	; 0x168c <micAdcGetLeftAdjustResult>
    175e:	81 30       	cpi	r24, 0x01	; 1
    1760:	19 f4       	brne	.+6      	; 0x1768 <micAdcReadData8+0xe>
	{	
		return ADCH;	
    1762:	80 91 79 00 	lds	r24, 0x0079
    1766:	08 95       	ret
	}
	else
	{
		return ADCL;	
    1768:	80 91 78 00 	lds	r24, 0x0078
	}
}
    176c:	08 95       	ret

0000176e <micAdcReadData16>:

//Get the ADC Conversion Result
Int16U micAdcReadData16( void )
{
	return ADC;	
    176e:	20 91 78 00 	lds	r18, 0x0078
    1772:	30 91 79 00 	lds	r19, 0x0079
}
    1776:	82 2f       	mov	r24, r18
    1778:	93 2f       	mov	r25, r19
    177a:	08 95       	ret

0000177c <micInterruptMasterControlUnitInterruptVectorSelect>:

//set the IVSEL: Interrupt Vector Select
Boolean micInterruptMasterControlUnitInterruptVectorSelect( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,IVSEL,enable);
    177c:	88 23       	and	r24, r24
    177e:	21 f0       	breq	.+8      	; 0x1788 <micInterruptMasterControlUnitInterruptVectorSelect+0xc>
    1780:	85 b7       	in	r24, 0x35	; 53
    1782:	82 60       	ori	r24, 0x02	; 2
    1784:	85 bf       	out	0x35, r24	; 53
    1786:	03 c0       	rjmp	.+6      	; 0x178e <micInterruptMasterControlUnitInterruptVectorSelect+0x12>
    1788:	85 b7       	in	r24, 0x35	; 53
    178a:	8d 7f       	andi	r24, 0xFD	; 253
    178c:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    178e:	81 e0       	ldi	r24, 0x01	; 1
    1790:	08 95       	ret

00001792 <micInterruptMasterControlUnitInterruptVectorChangeEnable>:

//set the IVCE: Interrupt Vector Change Enable
Boolean micInterruptMasterControlUnitInterruptVectorChangeEnable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,IVCE,enable);
    1792:	88 23       	and	r24, r24
    1794:	21 f0       	breq	.+8      	; 0x179e <micInterruptMasterControlUnitInterruptVectorChangeEnable+0xc>
    1796:	85 b7       	in	r24, 0x35	; 53
    1798:	81 60       	ori	r24, 0x01	; 1
    179a:	85 bf       	out	0x35, r24	; 53
    179c:	03 c0       	rjmp	.+6      	; 0x17a4 <micInterruptMasterControlUnitInterruptVectorChangeEnable+0x12>
    179e:	85 b7       	in	r24, 0x35	; 53
    17a0:	8e 7f       	andi	r24, 0xFE	; 254
    17a2:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    17a4:	81 e0       	ldi	r24, 0x01	; 1
    17a6:	08 95       	ret

000017a8 <micInterruptSenseControlBits0>:

//set the ISC21, ISC20  ISC00, ISC00: External Interrupt 2 - 0 Sense Control Bits
Boolean micInterruptSenseControlBits0( EInterruptTrigger_0  trigger ) 
{
	Boolean o_success = TRUE;
	EICRA |= trigger;
    17a8:	e9 e6       	ldi	r30, 0x69	; 105
    17aa:	f0 e0       	ldi	r31, 0x00	; 0
    17ac:	90 81       	ld	r25, Z
    17ae:	89 2b       	or	r24, r25
    17b0:	80 83       	st	Z, r24
	return o_success;
}
    17b2:	81 e0       	ldi	r24, 0x01	; 1
    17b4:	08 95       	ret

000017b6 <micInterruptSenseControlBits1>:

//set the ISC21, ISC20  ISC00, ISC00: External Interrupt 2 - 0 Sense Control Bits
Boolean micInterruptSenseControlBits1( EInterruptTrigger_1  trigger ) 
{
	Boolean o_success = TRUE;
	EICRA |= trigger;
    17b6:	e9 e6       	ldi	r30, 0x69	; 105
    17b8:	f0 e0       	ldi	r31, 0x00	; 0
    17ba:	90 81       	ld	r25, Z
    17bc:	89 2b       	or	r24, r25
    17be:	80 83       	st	Z, r24
	return o_success;
}
    17c0:	81 e0       	ldi	r24, 0x01	; 1
    17c2:	08 95       	ret

000017c4 <micInterruptSenseControlBits2>:

//set the ISC21, ISC20  ISC00, ISC00: External Interrupt 2 - 0 Sense Control Bits
Boolean micInterruptSenseControlBits2( EInterruptTrigger_2  trigger ) 
{
	Boolean o_success = TRUE;
	EICRA |= trigger;
    17c4:	e9 e6       	ldi	r30, 0x69	; 105
    17c6:	f0 e0       	ldi	r31, 0x00	; 0
    17c8:	90 81       	ld	r25, Z
    17ca:	89 2b       	or	r24, r25
    17cc:	80 83       	st	Z, r24
	return o_success;
}
    17ce:	81 e0       	ldi	r24, 0x01	; 1
    17d0:	08 95       	ret

000017d2 <micInterruptExternalInterruptRequestEnable0>:

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable0( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIMSK,INT0,enable);
    17d2:	88 23       	and	r24, r24
    17d4:	11 f0       	breq	.+4      	; 0x17da <micInterruptExternalInterruptRequestEnable0+0x8>
    17d6:	e8 9a       	sbi	0x1d, 0	; 29
    17d8:	01 c0       	rjmp	.+2      	; 0x17dc <micInterruptExternalInterruptRequestEnable0+0xa>
    17da:	e8 98       	cbi	0x1d, 0	; 29
	return o_success;
}
    17dc:	81 e0       	ldi	r24, 0x01	; 1
    17de:	08 95       	ret

000017e0 <micInterruptExternalInterruptRequestEnable1>:

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable1( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIMSK,INT1,enable);
    17e0:	88 23       	and	r24, r24
    17e2:	11 f0       	breq	.+4      	; 0x17e8 <micInterruptExternalInterruptRequestEnable1+0x8>
    17e4:	e9 9a       	sbi	0x1d, 1	; 29
    17e6:	01 c0       	rjmp	.+2      	; 0x17ea <micInterruptExternalInterruptRequestEnable1+0xa>
    17e8:	e9 98       	cbi	0x1d, 1	; 29
	return o_success;
}
    17ea:	81 e0       	ldi	r24, 0x01	; 1
    17ec:	08 95       	ret

000017ee <micInterruptExternalInterruptRequestEnable2>:

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable2( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIMSK,INT2,enable);
    17ee:	88 23       	and	r24, r24
    17f0:	11 f0       	breq	.+4      	; 0x17f6 <micInterruptExternalInterruptRequestEnable2+0x8>
    17f2:	ea 9a       	sbi	0x1d, 2	; 29
    17f4:	01 c0       	rjmp	.+2      	; 0x17f8 <micInterruptExternalInterruptRequestEnable2+0xa>
    17f6:	ea 98       	cbi	0x1d, 2	; 29
	return o_success;
}
    17f8:	81 e0       	ldi	r24, 0x01	; 1
    17fa:	08 95       	ret

000017fc <micInterruptExternalInterruptFlags0>:

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags0( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIFR,INTF0,enable);
    17fc:	88 23       	and	r24, r24
    17fe:	11 f0       	breq	.+4      	; 0x1804 <micInterruptExternalInterruptFlags0+0x8>
    1800:	e0 9a       	sbi	0x1c, 0	; 28
    1802:	01 c0       	rjmp	.+2      	; 0x1806 <micInterruptExternalInterruptFlags0+0xa>
    1804:	e0 98       	cbi	0x1c, 0	; 28
	return o_success;
}
    1806:	81 e0       	ldi	r24, 0x01	; 1
    1808:	08 95       	ret

0000180a <micInterruptExternalInterruptFlags1>:

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags1( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIFR,INTF1,enable);
    180a:	88 23       	and	r24, r24
    180c:	11 f0       	breq	.+4      	; 0x1812 <micInterruptExternalInterruptFlags1+0x8>
    180e:	e1 9a       	sbi	0x1c, 1	; 28
    1810:	01 c0       	rjmp	.+2      	; 0x1814 <micInterruptExternalInterruptFlags1+0xa>
    1812:	e1 98       	cbi	0x1c, 1	; 28
	return o_success;
}
    1814:	81 e0       	ldi	r24, 0x01	; 1
    1816:	08 95       	ret

00001818 <micInterruptExternalInterruptFlags2>:

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags2( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIFR,INTF2,enable);
    1818:	88 23       	and	r24, r24
    181a:	11 f0       	breq	.+4      	; 0x1820 <micInterruptExternalInterruptFlags2+0x8>
    181c:	e2 9a       	sbi	0x1c, 2	; 28
    181e:	01 c0       	rjmp	.+2      	; 0x1822 <micInterruptExternalInterruptFlags2+0xa>
    1820:	e2 98       	cbi	0x1c, 2	; 28
	return o_success;
}
    1822:	81 e0       	ldi	r24, 0x01	; 1
    1824:	08 95       	ret

00001826 <micInterruptPinChangeInterruptEnable0>:

//set the PCIE0: Pin Change Interrupt Enable 0
Boolean micInterruptPinChangeInterruptEnable0( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCICR,PCIE0,enable);
    1826:	88 23       	and	r24, r24
    1828:	31 f0       	breq	.+12     	; 0x1836 <micInterruptPinChangeInterruptEnable0+0x10>
    182a:	e8 e6       	ldi	r30, 0x68	; 104
    182c:	f0 e0       	ldi	r31, 0x00	; 0
    182e:	80 81       	ld	r24, Z
    1830:	81 60       	ori	r24, 0x01	; 1
    1832:	80 83       	st	Z, r24
    1834:	05 c0       	rjmp	.+10     	; 0x1840 <micInterruptPinChangeInterruptEnable0+0x1a>
    1836:	e8 e6       	ldi	r30, 0x68	; 104
    1838:	f0 e0       	ldi	r31, 0x00	; 0
    183a:	80 81       	ld	r24, Z
    183c:	8e 7f       	andi	r24, 0xFE	; 254
    183e:	80 83       	st	Z, r24
	return o_success;
}
    1840:	81 e0       	ldi	r24, 0x01	; 1
    1842:	08 95       	ret

00001844 <micInterruptPinChangeInterruptEnable1>:

//set the PCIE1: Pin Change Interrupt Enable 1
Boolean micInterruptPinChangeInterruptEnable1( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCICR,PCIE1,enable);
    1844:	88 23       	and	r24, r24
    1846:	31 f0       	breq	.+12     	; 0x1854 <micInterruptPinChangeInterruptEnable1+0x10>
    1848:	e8 e6       	ldi	r30, 0x68	; 104
    184a:	f0 e0       	ldi	r31, 0x00	; 0
    184c:	80 81       	ld	r24, Z
    184e:	82 60       	ori	r24, 0x02	; 2
    1850:	80 83       	st	Z, r24
    1852:	05 c0       	rjmp	.+10     	; 0x185e <micInterruptPinChangeInterruptEnable1+0x1a>
    1854:	e8 e6       	ldi	r30, 0x68	; 104
    1856:	f0 e0       	ldi	r31, 0x00	; 0
    1858:	80 81       	ld	r24, Z
    185a:	8d 7f       	andi	r24, 0xFD	; 253
    185c:	80 83       	st	Z, r24
	return o_success;
}
    185e:	81 e0       	ldi	r24, 0x01	; 1
    1860:	08 95       	ret

00001862 <micInterruptPinChangeInterruptEnable2>:

//set the PCIE2: Pin Change Interrupt Enable 2
Boolean micInterruptPinChangeInterruptEnable2( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCICR,PCIE2,enable);
    1862:	88 23       	and	r24, r24
    1864:	31 f0       	breq	.+12     	; 0x1872 <micInterruptPinChangeInterruptEnable2+0x10>
    1866:	e8 e6       	ldi	r30, 0x68	; 104
    1868:	f0 e0       	ldi	r31, 0x00	; 0
    186a:	80 81       	ld	r24, Z
    186c:	84 60       	ori	r24, 0x04	; 4
    186e:	80 83       	st	Z, r24
    1870:	05 c0       	rjmp	.+10     	; 0x187c <micInterruptPinChangeInterruptEnable2+0x1a>
    1872:	e8 e6       	ldi	r30, 0x68	; 104
    1874:	f0 e0       	ldi	r31, 0x00	; 0
    1876:	80 81       	ld	r24, Z
    1878:	8b 7f       	andi	r24, 0xFB	; 251
    187a:	80 83       	st	Z, r24
	return o_success;
}
    187c:	81 e0       	ldi	r24, 0x01	; 1
    187e:	08 95       	ret

00001880 <micInterruptPinChangeInterruptEnable3>:

//set the PCIE2: Pin Change Interrupt Enable 3
Boolean micInterruptPinChangeInterruptEnable3( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCICR,PCIE3,enable);
    1880:	88 23       	and	r24, r24
    1882:	31 f0       	breq	.+12     	; 0x1890 <micInterruptPinChangeInterruptEnable3+0x10>
    1884:	e8 e6       	ldi	r30, 0x68	; 104
    1886:	f0 e0       	ldi	r31, 0x00	; 0
    1888:	80 81       	ld	r24, Z
    188a:	88 60       	ori	r24, 0x08	; 8
    188c:	80 83       	st	Z, r24
    188e:	05 c0       	rjmp	.+10     	; 0x189a <micInterruptPinChangeInterruptEnable3+0x1a>
    1890:	e8 e6       	ldi	r30, 0x68	; 104
    1892:	f0 e0       	ldi	r31, 0x00	; 0
    1894:	80 81       	ld	r24, Z
    1896:	87 7f       	andi	r24, 0xF7	; 247
    1898:	80 83       	st	Z, r24
	return o_success;
}
    189a:	81 e0       	ldi	r24, 0x01	; 1
    189c:	08 95       	ret

0000189e <micInterruptPinChangeInterruptFlag0>:

//set the PCIF0: Pin Change Interrupt Flag 0
Boolean micInterruptPinChangeInterruptFlag0( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCIFR,PCIF0,enable);
    189e:	88 23       	and	r24, r24
    18a0:	11 f0       	breq	.+4      	; 0x18a6 <micInterruptPinChangeInterruptFlag0+0x8>
    18a2:	d8 9a       	sbi	0x1b, 0	; 27
    18a4:	01 c0       	rjmp	.+2      	; 0x18a8 <micInterruptPinChangeInterruptFlag0+0xa>
    18a6:	d8 98       	cbi	0x1b, 0	; 27
	return o_success;
}
    18a8:	81 e0       	ldi	r24, 0x01	; 1
    18aa:	08 95       	ret

000018ac <micInterruptPinChangeInterruptFlag1>:

//set the PCIF1: Pin Change Interrupt Flag 1
Boolean micInterruptPinChangeInterruptFlag1( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCIFR,PCIF1,enable);
    18ac:	88 23       	and	r24, r24
    18ae:	11 f0       	breq	.+4      	; 0x18b4 <micInterruptPinChangeInterruptFlag1+0x8>
    18b0:	d9 9a       	sbi	0x1b, 1	; 27
    18b2:	01 c0       	rjmp	.+2      	; 0x18b6 <micInterruptPinChangeInterruptFlag1+0xa>
    18b4:	d9 98       	cbi	0x1b, 1	; 27
	return o_success;
}
    18b6:	81 e0       	ldi	r24, 0x01	; 1
    18b8:	08 95       	ret

000018ba <micInterruptPinChangeInterruptFlag2>:

//set the PCIF2: Pin Change Interrupt Flag 2
Boolean micInterruptPinChangeInterruptFlag2( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCIFR,PCIF2,enable);
    18ba:	88 23       	and	r24, r24
    18bc:	11 f0       	breq	.+4      	; 0x18c2 <micInterruptPinChangeInterruptFlag2+0x8>
    18be:	da 9a       	sbi	0x1b, 2	; 27
    18c0:	01 c0       	rjmp	.+2      	; 0x18c4 <micInterruptPinChangeInterruptFlag2+0xa>
    18c2:	da 98       	cbi	0x1b, 2	; 27
	return o_success;
}
    18c4:	81 e0       	ldi	r24, 0x01	; 1
    18c6:	08 95       	ret

000018c8 <micInterruptPinChangeInterruptFlag3>:

//set the PCIF3: Pin Change Interrupt Flag 3
Boolean micInterruptPinChangeInterruptFlag3( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCIFR,PCIF3,enable);
    18c8:	88 23       	and	r24, r24
    18ca:	11 f0       	breq	.+4      	; 0x18d0 <micInterruptPinChangeInterruptFlag3+0x8>
    18cc:	db 9a       	sbi	0x1b, 3	; 27
    18ce:	01 c0       	rjmp	.+2      	; 0x18d2 <micInterruptPinChangeInterruptFlag3+0xa>
    18d0:	db 98       	cbi	0x1b, 3	; 27
	return o_success;
}
    18d2:	81 e0       	ldi	r24, 0x01	; 1
    18d4:	08 95       	ret

000018d6 <micInterruptPinChangeEnableMask3>:

//set the PCINT31:24: Pin Change Enable Mask 31:24
Boolean micInterruptPinChangeEnableMask3( Int8U val ) 
{
	Boolean o_success = TRUE;
	PCMSK3 |= val;
    18d6:	e3 e7       	ldi	r30, 0x73	; 115
    18d8:	f0 e0       	ldi	r31, 0x00	; 0
    18da:	90 81       	ld	r25, Z
    18dc:	89 2b       	or	r24, r25
    18de:	80 83       	st	Z, r24
	return o_success;
}
    18e0:	81 e0       	ldi	r24, 0x01	; 1
    18e2:	08 95       	ret

000018e4 <micInterruptPinChangeEnableMask2>:

//set the PCINT23:16: Pin Change Enable Mask 23..16
Boolean micInterruptPinChangeEnableMask2( Int8U val ) 
{
	Boolean o_success = TRUE;
	PCMSK2 |= val;
    18e4:	ed e6       	ldi	r30, 0x6D	; 109
    18e6:	f0 e0       	ldi	r31, 0x00	; 0
    18e8:	90 81       	ld	r25, Z
    18ea:	89 2b       	or	r24, r25
    18ec:	80 83       	st	Z, r24
	return o_success;
}
    18ee:	81 e0       	ldi	r24, 0x01	; 1
    18f0:	08 95       	ret

000018f2 <micInterruptPinChangeEnableMask1>:

//set the PCINT15:8: Pin Change Enable Mask 15..8
Boolean micInterruptPinChangeEnableMask1( Int8U val ) 
{
	Boolean o_success = TRUE;
	PCMSK1 |= val;
    18f2:	ec e6       	ldi	r30, 0x6C	; 108
    18f4:	f0 e0       	ldi	r31, 0x00	; 0
    18f6:	90 81       	ld	r25, Z
    18f8:	89 2b       	or	r24, r25
    18fa:	80 83       	st	Z, r24
	return o_success;
}
    18fc:	81 e0       	ldi	r24, 0x01	; 1
    18fe:	08 95       	ret

00001900 <micInterruptPinChangeEnableMask0>:

//set the PCINT7:0: Pin Change Enable Mask 7..0
Boolean micInterruptPinChangeEnableMask0( Int8U val ) 
{
	Boolean o_success = TRUE;
	PCMSK0 |= val;
    1900:	eb e6       	ldi	r30, 0x6B	; 107
    1902:	f0 e0       	ldi	r31, 0x00	; 0
    1904:	90 81       	ld	r25, Z
    1906:	89 2b       	or	r24, r25
    1908:	80 83       	st	Z, r24
	return o_success;
    190a:	81 e0       	ldi	r24, 0x01	; 1
    190c:	08 95       	ret

0000190e <micIoPortsConfigureToToggleLevel>:

//Toggle IO pin
Boolean micIoPortsConfigureToToggleLevel( EIoPin io_pin )
{
	Boolean o_success = TRUE;
	Int8U port = ( io_pin / 8 ) ;
    190e:	9c 01       	movw	r18, r24
    1910:	36 95       	lsr	r19
    1912:	27 95       	ror	r18
    1914:	36 95       	lsr	r19
    1916:	27 95       	ror	r18
    1918:	36 95       	lsr	r19
    191a:	27 95       	ror	r18
	Int8U pin =  ( io_pin % 8 ) ;
    191c:	87 70       	andi	r24, 0x07	; 7
	if( port == 0 )
    191e:	22 23       	and	r18, r18
    1920:	69 f4       	brne	.+26     	; 0x193c <micIoPortsConfigureToToggleLevel+0x2e>
	{
		BIT_TOGGLE(PORTA,pin);
    1922:	42 b1       	in	r20, 0x02	; 2
    1924:	21 e0       	ldi	r18, 0x01	; 1
    1926:	30 e0       	ldi	r19, 0x00	; 0
    1928:	b9 01       	movw	r22, r18
    192a:	02 c0       	rjmp	.+4      	; 0x1930 <micIoPortsConfigureToToggleLevel+0x22>
    192c:	66 0f       	add	r22, r22
    192e:	77 1f       	adc	r23, r23
    1930:	8a 95       	dec	r24
    1932:	e2 f7       	brpl	.-8      	; 0x192c <micIoPortsConfigureToToggleLevel+0x1e>
    1934:	cb 01       	movw	r24, r22
    1936:	84 27       	eor	r24, r20
    1938:	82 b9       	out	0x02, r24	; 2
    193a:	2c c0       	rjmp	.+88     	; 0x1994 <micIoPortsConfigureToToggleLevel+0x86>
	}
	else if( port == 1 )
    193c:	21 30       	cpi	r18, 0x01	; 1
    193e:	69 f4       	brne	.+26     	; 0x195a <micIoPortsConfigureToToggleLevel+0x4c>
	{
		BIT_TOGGLE(PORTB,pin);
    1940:	45 b1       	in	r20, 0x05	; 5
    1942:	21 e0       	ldi	r18, 0x01	; 1
    1944:	30 e0       	ldi	r19, 0x00	; 0
    1946:	b9 01       	movw	r22, r18
    1948:	02 c0       	rjmp	.+4      	; 0x194e <micIoPortsConfigureToToggleLevel+0x40>
    194a:	66 0f       	add	r22, r22
    194c:	77 1f       	adc	r23, r23
    194e:	8a 95       	dec	r24
    1950:	e2 f7       	brpl	.-8      	; 0x194a <micIoPortsConfigureToToggleLevel+0x3c>
    1952:	cb 01       	movw	r24, r22
    1954:	84 27       	eor	r24, r20
    1956:	85 b9       	out	0x05, r24	; 5
    1958:	1d c0       	rjmp	.+58     	; 0x1994 <micIoPortsConfigureToToggleLevel+0x86>
	}
	else if( port == 2 )
    195a:	22 30       	cpi	r18, 0x02	; 2
    195c:	69 f4       	brne	.+26     	; 0x1978 <micIoPortsConfigureToToggleLevel+0x6a>
	{
		BIT_TOGGLE(PORTC,pin);
    195e:	48 b1       	in	r20, 0x08	; 8
    1960:	21 e0       	ldi	r18, 0x01	; 1
    1962:	30 e0       	ldi	r19, 0x00	; 0
    1964:	b9 01       	movw	r22, r18
    1966:	02 c0       	rjmp	.+4      	; 0x196c <micIoPortsConfigureToToggleLevel+0x5e>
    1968:	66 0f       	add	r22, r22
    196a:	77 1f       	adc	r23, r23
    196c:	8a 95       	dec	r24
    196e:	e2 f7       	brpl	.-8      	; 0x1968 <micIoPortsConfigureToToggleLevel+0x5a>
    1970:	cb 01       	movw	r24, r22
    1972:	84 27       	eor	r24, r20
    1974:	88 b9       	out	0x08, r24	; 8
    1976:	0e c0       	rjmp	.+28     	; 0x1994 <micIoPortsConfigureToToggleLevel+0x86>
	}
	else if( port == 3 )
    1978:	23 30       	cpi	r18, 0x03	; 3
    197a:	61 f4       	brne	.+24     	; 0x1994 <micIoPortsConfigureToToggleLevel+0x86>
	{
		BIT_TOGGLE(PORTD,pin);
    197c:	4b b1       	in	r20, 0x0b	; 11
    197e:	21 e0       	ldi	r18, 0x01	; 1
    1980:	30 e0       	ldi	r19, 0x00	; 0
    1982:	b9 01       	movw	r22, r18
    1984:	02 c0       	rjmp	.+4      	; 0x198a <micIoPortsConfigureToToggleLevel+0x7c>
    1986:	66 0f       	add	r22, r22
    1988:	77 1f       	adc	r23, r23
    198a:	8a 95       	dec	r24
    198c:	e2 f7       	brpl	.-8      	; 0x1986 <micIoPortsConfigureToToggleLevel+0x78>
    198e:	cb 01       	movw	r24, r22
    1990:	84 27       	eor	r24, r20
    1992:	8b b9       	out	0x0b, r24	; 11
	}
	
	return o_success;
}
    1994:	81 e0       	ldi	r24, 0x01	; 1
    1996:	08 95       	ret

00001998 <micIoPortsMasterControlUnitPullUpDisable>:

//set the PUD: PUD: Pull-up Disable
Boolean micIoPortsMasterControlUnitPullUpDisable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,PUD,enable);
    1998:	88 23       	and	r24, r24
    199a:	21 f0       	breq	.+8      	; 0x19a4 <micIoPortsMasterControlUnitPullUpDisable+0xc>
    199c:	85 b7       	in	r24, 0x35	; 53
    199e:	80 61       	ori	r24, 0x10	; 16
    19a0:	85 bf       	out	0x35, r24	; 53
    19a2:	03 c0       	rjmp	.+6      	; 0x19aa <micIoPortsMasterControlUnitPullUpDisable+0x12>
    19a4:	85 b7       	in	r24, 0x35	; 53
    19a6:	8f 7e       	andi	r24, 0xEF	; 239
    19a8:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    19aa:	81 e0       	ldi	r24, 0x01	; 1
    19ac:	08 95       	ret

000019ae <micIoPortsDataRegisterA>:

//set the Port A Data Register
Boolean micIoPortsDataRegisterA( Int8U pin_io, Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PORTA,pin_io,value);
    19ae:	66 23       	and	r22, r22
    19b0:	69 f0       	breq	.+26     	; 0x19cc <micIoPortsDataRegisterA+0x1e>
    19b2:	42 b1       	in	r20, 0x02	; 2
    19b4:	21 e0       	ldi	r18, 0x01	; 1
    19b6:	30 e0       	ldi	r19, 0x00	; 0
    19b8:	b9 01       	movw	r22, r18
    19ba:	02 c0       	rjmp	.+4      	; 0x19c0 <micIoPortsDataRegisterA+0x12>
    19bc:	66 0f       	add	r22, r22
    19be:	77 1f       	adc	r23, r23
    19c0:	8a 95       	dec	r24
    19c2:	e2 f7       	brpl	.-8      	; 0x19bc <micIoPortsDataRegisterA+0xe>
    19c4:	cb 01       	movw	r24, r22
    19c6:	84 2b       	or	r24, r20
    19c8:	82 b9       	out	0x02, r24	; 2
    19ca:	0d c0       	rjmp	.+26     	; 0x19e6 <micIoPortsDataRegisterA+0x38>
    19cc:	42 b1       	in	r20, 0x02	; 2
    19ce:	21 e0       	ldi	r18, 0x01	; 1
    19d0:	30 e0       	ldi	r19, 0x00	; 0
    19d2:	b9 01       	movw	r22, r18
    19d4:	02 c0       	rjmp	.+4      	; 0x19da <micIoPortsDataRegisterA+0x2c>
    19d6:	66 0f       	add	r22, r22
    19d8:	77 1f       	adc	r23, r23
    19da:	8a 95       	dec	r24
    19dc:	e2 f7       	brpl	.-8      	; 0x19d6 <micIoPortsDataRegisterA+0x28>
    19de:	cb 01       	movw	r24, r22
    19e0:	80 95       	com	r24
    19e2:	84 23       	and	r24, r20
    19e4:	82 b9       	out	0x02, r24	; 2
	return o_success;
}
    19e6:	81 e0       	ldi	r24, 0x01	; 1
    19e8:	08 95       	ret

000019ea <micIoPortsReadDataRegisterA>:

//Read the Port A Data Register
Int8U micIoPortsReadDataRegisterA( void ) 
{
	return PORTA;
    19ea:	82 b1       	in	r24, 0x02	; 2
}
    19ec:	08 95       	ret

000019ee <micIoPortsDirectionRegisterA>:

//set the Port A Data Direction Register
Boolean micIoPortsDirectionRegisterA( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PORTA,pin_io,value);
    19ee:	66 23       	and	r22, r22
    19f0:	69 f0       	breq	.+26     	; 0x1a0c <micIoPortsDirectionRegisterA+0x1e>
    19f2:	42 b1       	in	r20, 0x02	; 2
    19f4:	21 e0       	ldi	r18, 0x01	; 1
    19f6:	30 e0       	ldi	r19, 0x00	; 0
    19f8:	b9 01       	movw	r22, r18
    19fa:	02 c0       	rjmp	.+4      	; 0x1a00 <micIoPortsDirectionRegisterA+0x12>
    19fc:	66 0f       	add	r22, r22
    19fe:	77 1f       	adc	r23, r23
    1a00:	8a 95       	dec	r24
    1a02:	e2 f7       	brpl	.-8      	; 0x19fc <micIoPortsDirectionRegisterA+0xe>
    1a04:	cb 01       	movw	r24, r22
    1a06:	84 2b       	or	r24, r20
    1a08:	82 b9       	out	0x02, r24	; 2
    1a0a:	0d c0       	rjmp	.+26     	; 0x1a26 <micIoPortsDirectionRegisterA+0x38>
    1a0c:	42 b1       	in	r20, 0x02	; 2
    1a0e:	21 e0       	ldi	r18, 0x01	; 1
    1a10:	30 e0       	ldi	r19, 0x00	; 0
    1a12:	b9 01       	movw	r22, r18
    1a14:	02 c0       	rjmp	.+4      	; 0x1a1a <micIoPortsDirectionRegisterA+0x2c>
    1a16:	66 0f       	add	r22, r22
    1a18:	77 1f       	adc	r23, r23
    1a1a:	8a 95       	dec	r24
    1a1c:	e2 f7       	brpl	.-8      	; 0x1a16 <micIoPortsDirectionRegisterA+0x28>
    1a1e:	cb 01       	movw	r24, r22
    1a20:	80 95       	com	r24
    1a22:	84 23       	and	r24, r20
    1a24:	82 b9       	out	0x02, r24	; 2
	return o_success;
}
    1a26:	81 e0       	ldi	r24, 0x01	; 1
    1a28:	08 95       	ret

00001a2a <micIoPortsInputPinsAddressA>:

//set the Port A Input Pins Address
Boolean micIoPortsInputPinsAddressA( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PINA,pin_io,value);
    1a2a:	66 23       	and	r22, r22
    1a2c:	69 f0       	breq	.+26     	; 0x1a48 <micIoPortsInputPinsAddressA+0x1e>
    1a2e:	40 b1       	in	r20, 0x00	; 0
    1a30:	21 e0       	ldi	r18, 0x01	; 1
    1a32:	30 e0       	ldi	r19, 0x00	; 0
    1a34:	b9 01       	movw	r22, r18
    1a36:	02 c0       	rjmp	.+4      	; 0x1a3c <micIoPortsInputPinsAddressA+0x12>
    1a38:	66 0f       	add	r22, r22
    1a3a:	77 1f       	adc	r23, r23
    1a3c:	8a 95       	dec	r24
    1a3e:	e2 f7       	brpl	.-8      	; 0x1a38 <micIoPortsInputPinsAddressA+0xe>
    1a40:	cb 01       	movw	r24, r22
    1a42:	84 2b       	or	r24, r20
    1a44:	80 b9       	out	0x00, r24	; 0
    1a46:	0d c0       	rjmp	.+26     	; 0x1a62 <micIoPortsInputPinsAddressA+0x38>
    1a48:	40 b1       	in	r20, 0x00	; 0
    1a4a:	21 e0       	ldi	r18, 0x01	; 1
    1a4c:	30 e0       	ldi	r19, 0x00	; 0
    1a4e:	b9 01       	movw	r22, r18
    1a50:	02 c0       	rjmp	.+4      	; 0x1a56 <micIoPortsInputPinsAddressA+0x2c>
    1a52:	66 0f       	add	r22, r22
    1a54:	77 1f       	adc	r23, r23
    1a56:	8a 95       	dec	r24
    1a58:	e2 f7       	brpl	.-8      	; 0x1a52 <micIoPortsInputPinsAddressA+0x28>
    1a5a:	cb 01       	movw	r24, r22
    1a5c:	80 95       	com	r24
    1a5e:	84 23       	and	r24, r20
    1a60:	80 b9       	out	0x00, r24	; 0
	return o_success;
}
    1a62:	81 e0       	ldi	r24, 0x01	; 1
    1a64:	08 95       	ret

00001a66 <micIoPortsDataRegisterB>:

//set the Port B Data Register
Boolean micIoPortsDataRegisterB( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PORTB,pin_io,value);
    1a66:	66 23       	and	r22, r22
    1a68:	69 f0       	breq	.+26     	; 0x1a84 <micIoPortsDataRegisterB+0x1e>
    1a6a:	45 b1       	in	r20, 0x05	; 5
    1a6c:	21 e0       	ldi	r18, 0x01	; 1
    1a6e:	30 e0       	ldi	r19, 0x00	; 0
    1a70:	b9 01       	movw	r22, r18
    1a72:	02 c0       	rjmp	.+4      	; 0x1a78 <micIoPortsDataRegisterB+0x12>
    1a74:	66 0f       	add	r22, r22
    1a76:	77 1f       	adc	r23, r23
    1a78:	8a 95       	dec	r24
    1a7a:	e2 f7       	brpl	.-8      	; 0x1a74 <micIoPortsDataRegisterB+0xe>
    1a7c:	cb 01       	movw	r24, r22
    1a7e:	84 2b       	or	r24, r20
    1a80:	85 b9       	out	0x05, r24	; 5
    1a82:	0d c0       	rjmp	.+26     	; 0x1a9e <micIoPortsDataRegisterB+0x38>
    1a84:	45 b1       	in	r20, 0x05	; 5
    1a86:	21 e0       	ldi	r18, 0x01	; 1
    1a88:	30 e0       	ldi	r19, 0x00	; 0
    1a8a:	b9 01       	movw	r22, r18
    1a8c:	02 c0       	rjmp	.+4      	; 0x1a92 <micIoPortsDataRegisterB+0x2c>
    1a8e:	66 0f       	add	r22, r22
    1a90:	77 1f       	adc	r23, r23
    1a92:	8a 95       	dec	r24
    1a94:	e2 f7       	brpl	.-8      	; 0x1a8e <micIoPortsDataRegisterB+0x28>
    1a96:	cb 01       	movw	r24, r22
    1a98:	80 95       	com	r24
    1a9a:	84 23       	and	r24, r20
    1a9c:	85 b9       	out	0x05, r24	; 5
	return o_success;
}
    1a9e:	81 e0       	ldi	r24, 0x01	; 1
    1aa0:	08 95       	ret

00001aa2 <micIoPortsReadDataRegisterB>:

//Read the Port B Data Register
Int8U micIoPortsReadDataRegisterB( void ) 
{
	return PORTB;
    1aa2:	85 b1       	in	r24, 0x05	; 5
}
    1aa4:	08 95       	ret

00001aa6 <micIoPortsDirectionRegisterB>:

//set the Port B Data Direction Register
Boolean micIoPortsDirectionRegisterB( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(DDRB,pin_io,value);
    1aa6:	66 23       	and	r22, r22
    1aa8:	69 f0       	breq	.+26     	; 0x1ac4 <micIoPortsDirectionRegisterB+0x1e>
    1aaa:	44 b1       	in	r20, 0x04	; 4
    1aac:	21 e0       	ldi	r18, 0x01	; 1
    1aae:	30 e0       	ldi	r19, 0x00	; 0
    1ab0:	b9 01       	movw	r22, r18
    1ab2:	02 c0       	rjmp	.+4      	; 0x1ab8 <micIoPortsDirectionRegisterB+0x12>
    1ab4:	66 0f       	add	r22, r22
    1ab6:	77 1f       	adc	r23, r23
    1ab8:	8a 95       	dec	r24
    1aba:	e2 f7       	brpl	.-8      	; 0x1ab4 <micIoPortsDirectionRegisterB+0xe>
    1abc:	cb 01       	movw	r24, r22
    1abe:	84 2b       	or	r24, r20
    1ac0:	84 b9       	out	0x04, r24	; 4
    1ac2:	0d c0       	rjmp	.+26     	; 0x1ade <micIoPortsDirectionRegisterB+0x38>
    1ac4:	44 b1       	in	r20, 0x04	; 4
    1ac6:	21 e0       	ldi	r18, 0x01	; 1
    1ac8:	30 e0       	ldi	r19, 0x00	; 0
    1aca:	b9 01       	movw	r22, r18
    1acc:	02 c0       	rjmp	.+4      	; 0x1ad2 <micIoPortsDirectionRegisterB+0x2c>
    1ace:	66 0f       	add	r22, r22
    1ad0:	77 1f       	adc	r23, r23
    1ad2:	8a 95       	dec	r24
    1ad4:	e2 f7       	brpl	.-8      	; 0x1ace <micIoPortsDirectionRegisterB+0x28>
    1ad6:	cb 01       	movw	r24, r22
    1ad8:	80 95       	com	r24
    1ada:	84 23       	and	r24, r20
    1adc:	84 b9       	out	0x04, r24	; 4
	return o_success;
}
    1ade:	81 e0       	ldi	r24, 0x01	; 1
    1ae0:	08 95       	ret

00001ae2 <micIoPortsInputPinsAddressB>:

//set the Port B Input Pins Address
Boolean micIoPortsInputPinsAddressB( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PINB,pin_io,value);
    1ae2:	66 23       	and	r22, r22
    1ae4:	69 f0       	breq	.+26     	; 0x1b00 <micIoPortsInputPinsAddressB+0x1e>
    1ae6:	43 b1       	in	r20, 0x03	; 3
    1ae8:	21 e0       	ldi	r18, 0x01	; 1
    1aea:	30 e0       	ldi	r19, 0x00	; 0
    1aec:	b9 01       	movw	r22, r18
    1aee:	02 c0       	rjmp	.+4      	; 0x1af4 <micIoPortsInputPinsAddressB+0x12>
    1af0:	66 0f       	add	r22, r22
    1af2:	77 1f       	adc	r23, r23
    1af4:	8a 95       	dec	r24
    1af6:	e2 f7       	brpl	.-8      	; 0x1af0 <micIoPortsInputPinsAddressB+0xe>
    1af8:	cb 01       	movw	r24, r22
    1afa:	84 2b       	or	r24, r20
    1afc:	83 b9       	out	0x03, r24	; 3
    1afe:	0d c0       	rjmp	.+26     	; 0x1b1a <micIoPortsInputPinsAddressB+0x38>
    1b00:	43 b1       	in	r20, 0x03	; 3
    1b02:	21 e0       	ldi	r18, 0x01	; 1
    1b04:	30 e0       	ldi	r19, 0x00	; 0
    1b06:	b9 01       	movw	r22, r18
    1b08:	02 c0       	rjmp	.+4      	; 0x1b0e <micIoPortsInputPinsAddressB+0x2c>
    1b0a:	66 0f       	add	r22, r22
    1b0c:	77 1f       	adc	r23, r23
    1b0e:	8a 95       	dec	r24
    1b10:	e2 f7       	brpl	.-8      	; 0x1b0a <micIoPortsInputPinsAddressB+0x28>
    1b12:	cb 01       	movw	r24, r22
    1b14:	80 95       	com	r24
    1b16:	84 23       	and	r24, r20
    1b18:	83 b9       	out	0x03, r24	; 3
	return o_success;
}
    1b1a:	81 e0       	ldi	r24, 0x01	; 1
    1b1c:	08 95       	ret

00001b1e <micIoPortsDataRegisterC>:

//set the Port C Data Register
Boolean micIoPortsDataRegisterC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PORTC,pin_io,value);
    1b1e:	66 23       	and	r22, r22
    1b20:	69 f0       	breq	.+26     	; 0x1b3c <micIoPortsDataRegisterC+0x1e>
    1b22:	48 b1       	in	r20, 0x08	; 8
    1b24:	21 e0       	ldi	r18, 0x01	; 1
    1b26:	30 e0       	ldi	r19, 0x00	; 0
    1b28:	b9 01       	movw	r22, r18
    1b2a:	02 c0       	rjmp	.+4      	; 0x1b30 <micIoPortsDataRegisterC+0x12>
    1b2c:	66 0f       	add	r22, r22
    1b2e:	77 1f       	adc	r23, r23
    1b30:	8a 95       	dec	r24
    1b32:	e2 f7       	brpl	.-8      	; 0x1b2c <micIoPortsDataRegisterC+0xe>
    1b34:	cb 01       	movw	r24, r22
    1b36:	84 2b       	or	r24, r20
    1b38:	88 b9       	out	0x08, r24	; 8
    1b3a:	0d c0       	rjmp	.+26     	; 0x1b56 <micIoPortsDataRegisterC+0x38>
    1b3c:	48 b1       	in	r20, 0x08	; 8
    1b3e:	21 e0       	ldi	r18, 0x01	; 1
    1b40:	30 e0       	ldi	r19, 0x00	; 0
    1b42:	b9 01       	movw	r22, r18
    1b44:	02 c0       	rjmp	.+4      	; 0x1b4a <micIoPortsDataRegisterC+0x2c>
    1b46:	66 0f       	add	r22, r22
    1b48:	77 1f       	adc	r23, r23
    1b4a:	8a 95       	dec	r24
    1b4c:	e2 f7       	brpl	.-8      	; 0x1b46 <micIoPortsDataRegisterC+0x28>
    1b4e:	cb 01       	movw	r24, r22
    1b50:	80 95       	com	r24
    1b52:	84 23       	and	r24, r20
    1b54:	88 b9       	out	0x08, r24	; 8
	return o_success;
}
    1b56:	81 e0       	ldi	r24, 0x01	; 1
    1b58:	08 95       	ret

00001b5a <micIoPortsReadDataRegisterC>:

//Read the Port C Data Register
Int8U micIoPortsReadDataRegisterC( void ) 
{
	return PORTC;
    1b5a:	88 b1       	in	r24, 0x08	; 8
}
    1b5c:	08 95       	ret

00001b5e <micIoPortsDirectionRegisterC>:

//set the Port C Data Direction Register
Boolean micIoPortsDirectionRegisterC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(DDRC,pin_io,value);
    1b5e:	66 23       	and	r22, r22
    1b60:	69 f0       	breq	.+26     	; 0x1b7c <micIoPortsDirectionRegisterC+0x1e>
    1b62:	47 b1       	in	r20, 0x07	; 7
    1b64:	21 e0       	ldi	r18, 0x01	; 1
    1b66:	30 e0       	ldi	r19, 0x00	; 0
    1b68:	b9 01       	movw	r22, r18
    1b6a:	02 c0       	rjmp	.+4      	; 0x1b70 <micIoPortsDirectionRegisterC+0x12>
    1b6c:	66 0f       	add	r22, r22
    1b6e:	77 1f       	adc	r23, r23
    1b70:	8a 95       	dec	r24
    1b72:	e2 f7       	brpl	.-8      	; 0x1b6c <micIoPortsDirectionRegisterC+0xe>
    1b74:	cb 01       	movw	r24, r22
    1b76:	84 2b       	or	r24, r20
    1b78:	87 b9       	out	0x07, r24	; 7
    1b7a:	0d c0       	rjmp	.+26     	; 0x1b96 <micIoPortsDirectionRegisterC+0x38>
    1b7c:	47 b1       	in	r20, 0x07	; 7
    1b7e:	21 e0       	ldi	r18, 0x01	; 1
    1b80:	30 e0       	ldi	r19, 0x00	; 0
    1b82:	b9 01       	movw	r22, r18
    1b84:	02 c0       	rjmp	.+4      	; 0x1b8a <micIoPortsDirectionRegisterC+0x2c>
    1b86:	66 0f       	add	r22, r22
    1b88:	77 1f       	adc	r23, r23
    1b8a:	8a 95       	dec	r24
    1b8c:	e2 f7       	brpl	.-8      	; 0x1b86 <micIoPortsDirectionRegisterC+0x28>
    1b8e:	cb 01       	movw	r24, r22
    1b90:	80 95       	com	r24
    1b92:	84 23       	and	r24, r20
    1b94:	87 b9       	out	0x07, r24	; 7
	return o_success;
}
    1b96:	81 e0       	ldi	r24, 0x01	; 1
    1b98:	08 95       	ret

00001b9a <micIoPortsInputPinsAddressC>:

//set the Port C Input Pins Address
Boolean micIoPortsInputPinsAddressC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PINC,pin_io,value);
    1b9a:	66 23       	and	r22, r22
    1b9c:	69 f0       	breq	.+26     	; 0x1bb8 <micIoPortsInputPinsAddressC+0x1e>
    1b9e:	46 b1       	in	r20, 0x06	; 6
    1ba0:	21 e0       	ldi	r18, 0x01	; 1
    1ba2:	30 e0       	ldi	r19, 0x00	; 0
    1ba4:	b9 01       	movw	r22, r18
    1ba6:	02 c0       	rjmp	.+4      	; 0x1bac <micIoPortsInputPinsAddressC+0x12>
    1ba8:	66 0f       	add	r22, r22
    1baa:	77 1f       	adc	r23, r23
    1bac:	8a 95       	dec	r24
    1bae:	e2 f7       	brpl	.-8      	; 0x1ba8 <micIoPortsInputPinsAddressC+0xe>
    1bb0:	cb 01       	movw	r24, r22
    1bb2:	84 2b       	or	r24, r20
    1bb4:	86 b9       	out	0x06, r24	; 6
    1bb6:	0d c0       	rjmp	.+26     	; 0x1bd2 <micIoPortsInputPinsAddressC+0x38>
    1bb8:	46 b1       	in	r20, 0x06	; 6
    1bba:	21 e0       	ldi	r18, 0x01	; 1
    1bbc:	30 e0       	ldi	r19, 0x00	; 0
    1bbe:	b9 01       	movw	r22, r18
    1bc0:	02 c0       	rjmp	.+4      	; 0x1bc6 <micIoPortsInputPinsAddressC+0x2c>
    1bc2:	66 0f       	add	r22, r22
    1bc4:	77 1f       	adc	r23, r23
    1bc6:	8a 95       	dec	r24
    1bc8:	e2 f7       	brpl	.-8      	; 0x1bc2 <micIoPortsInputPinsAddressC+0x28>
    1bca:	cb 01       	movw	r24, r22
    1bcc:	80 95       	com	r24
    1bce:	84 23       	and	r24, r20
    1bd0:	86 b9       	out	0x06, r24	; 6
	return o_success;
}
    1bd2:	81 e0       	ldi	r24, 0x01	; 1
    1bd4:	08 95       	ret

00001bd6 <micIoPortsDataRegisterD>:

//set the Port D Data Register
Boolean micIoPortsDataRegisterD( Int8U pin_io , Boolean value )  
{
	Boolean o_suDDess = TRUE;
	BIT_SET(PORTD,pin_io,value);
    1bd6:	66 23       	and	r22, r22
    1bd8:	69 f0       	breq	.+26     	; 0x1bf4 <micIoPortsDataRegisterD+0x1e>
    1bda:	4b b1       	in	r20, 0x0b	; 11
    1bdc:	21 e0       	ldi	r18, 0x01	; 1
    1bde:	30 e0       	ldi	r19, 0x00	; 0
    1be0:	b9 01       	movw	r22, r18
    1be2:	02 c0       	rjmp	.+4      	; 0x1be8 <micIoPortsDataRegisterD+0x12>
    1be4:	66 0f       	add	r22, r22
    1be6:	77 1f       	adc	r23, r23
    1be8:	8a 95       	dec	r24
    1bea:	e2 f7       	brpl	.-8      	; 0x1be4 <micIoPortsDataRegisterD+0xe>
    1bec:	cb 01       	movw	r24, r22
    1bee:	84 2b       	or	r24, r20
    1bf0:	8b b9       	out	0x0b, r24	; 11
    1bf2:	0d c0       	rjmp	.+26     	; 0x1c0e <micIoPortsDataRegisterD+0x38>
    1bf4:	4b b1       	in	r20, 0x0b	; 11
    1bf6:	21 e0       	ldi	r18, 0x01	; 1
    1bf8:	30 e0       	ldi	r19, 0x00	; 0
    1bfa:	b9 01       	movw	r22, r18
    1bfc:	02 c0       	rjmp	.+4      	; 0x1c02 <micIoPortsDataRegisterD+0x2c>
    1bfe:	66 0f       	add	r22, r22
    1c00:	77 1f       	adc	r23, r23
    1c02:	8a 95       	dec	r24
    1c04:	e2 f7       	brpl	.-8      	; 0x1bfe <micIoPortsDataRegisterD+0x28>
    1c06:	cb 01       	movw	r24, r22
    1c08:	80 95       	com	r24
    1c0a:	84 23       	and	r24, r20
    1c0c:	8b b9       	out	0x0b, r24	; 11
	return o_suDDess;
}
    1c0e:	81 e0       	ldi	r24, 0x01	; 1
    1c10:	08 95       	ret

00001c12 <micIoPortsDataRegister>:

//set the Port A|B|C|D Data Register
Boolean micIoPortsDataRegister( Int8U port_name, Int8U pin_io, Boolean value ) 
{
	Boolean o_success = TRUE;
	if( port_name == 0 )
    1c12:	88 23       	and	r24, r24
    1c14:	29 f4       	brne	.+10     	; 0x1c20 <micIoPortsDataRegister+0xe>
	{
		micIoPortsDataRegisterA(pin_io,value);
    1c16:	86 2f       	mov	r24, r22
    1c18:	64 2f       	mov	r22, r20
    1c1a:	0e 94 d7 0c 	call	0x19ae	; 0x19ae <micIoPortsDataRegisterA>
    1c1e:	14 c0       	rjmp	.+40     	; 0x1c48 <micIoPortsDataRegister+0x36>
	}
	else if( port_name == 1 )
    1c20:	81 30       	cpi	r24, 0x01	; 1
    1c22:	29 f4       	brne	.+10     	; 0x1c2e <micIoPortsDataRegister+0x1c>
	{
		micIoPortsDataRegisterB(pin_io,value);
    1c24:	86 2f       	mov	r24, r22
    1c26:	64 2f       	mov	r22, r20
    1c28:	0e 94 33 0d 	call	0x1a66	; 0x1a66 <micIoPortsDataRegisterB>
    1c2c:	0d c0       	rjmp	.+26     	; 0x1c48 <micIoPortsDataRegister+0x36>
	}
	else if( port_name == 2 )
    1c2e:	82 30       	cpi	r24, 0x02	; 2
    1c30:	29 f4       	brne	.+10     	; 0x1c3c <micIoPortsDataRegister+0x2a>
	{
		micIoPortsDataRegisterC(pin_io,value);
    1c32:	86 2f       	mov	r24, r22
    1c34:	64 2f       	mov	r22, r20
    1c36:	0e 94 8f 0d 	call	0x1b1e	; 0x1b1e <micIoPortsDataRegisterC>
    1c3a:	06 c0       	rjmp	.+12     	; 0x1c48 <micIoPortsDataRegister+0x36>
	}
	else if( port_name == 3 )
    1c3c:	83 30       	cpi	r24, 0x03	; 3
    1c3e:	21 f4       	brne	.+8      	; 0x1c48 <micIoPortsDataRegister+0x36>
	{
		micIoPortsDataRegisterD(pin_io,value);
    1c40:	86 2f       	mov	r24, r22
    1c42:	64 2f       	mov	r22, r20
    1c44:	0e 94 eb 0d 	call	0x1bd6	; 0x1bd6 <micIoPortsDataRegisterD>
	}
	return o_success;
}
    1c48:	81 e0       	ldi	r24, 0x01	; 1
    1c4a:	08 95       	ret

00001c4c <micIoPortsConfigureToHighLevel>:
	return o_success;
}

//Set IO pin as High Level 
Boolean micIoPortsConfigureToHighLevel( EIoPin io_pin )
{
    1c4c:	bc 01       	movw	r22, r24
	Boolean o_success = TRUE;
	Int8U port = ( io_pin / 8 ) ;
    1c4e:	96 95       	lsr	r25
    1c50:	87 95       	ror	r24
    1c52:	96 95       	lsr	r25
    1c54:	87 95       	ror	r24
    1c56:	96 95       	lsr	r25
    1c58:	87 95       	ror	r24
	Int8U pin =  ( io_pin % 8 ) ;
    1c5a:	67 70       	andi	r22, 0x07	; 7
	micIoPortsDataRegister(port,pin,TRUE);
    1c5c:	41 e0       	ldi	r20, 0x01	; 1
    1c5e:	0e 94 09 0e 	call	0x1c12	; 0x1c12 <micIoPortsDataRegister>
	
	return o_success;
}
    1c62:	81 e0       	ldi	r24, 0x01	; 1
    1c64:	08 95       	ret

00001c66 <micIoPortsConfigureToLowLevel>:
	return o_success;
}

//Set IO pin as Low Level 
Boolean micIoPortsConfigureToLowLevel( EIoPin io_pin )
{
    1c66:	bc 01       	movw	r22, r24
	Boolean o_success = TRUE;
	Int8U port = ( io_pin / 8 ) ;
    1c68:	96 95       	lsr	r25
    1c6a:	87 95       	ror	r24
    1c6c:	96 95       	lsr	r25
    1c6e:	87 95       	ror	r24
    1c70:	96 95       	lsr	r25
    1c72:	87 95       	ror	r24
	Int8U pin =  ( io_pin % 8 ) ;
    1c74:	67 70       	andi	r22, 0x07	; 7
	micIoPortsDataRegister(port,pin,FALSE);
    1c76:	40 e0       	ldi	r20, 0x00	; 0
    1c78:	0e 94 09 0e 	call	0x1c12	; 0x1c12 <micIoPortsDataRegister>
	
	return o_success;
}
    1c7c:	81 e0       	ldi	r24, 0x01	; 1
    1c7e:	08 95       	ret

00001c80 <micIoPortsReadDataRegisterD>:
}

//Read the Port D Data Register
Int8U micIoPortsReadDataRegisterD( void ) 
{
	return PORTD;
    1c80:	8b b1       	in	r24, 0x0b	; 11
}
    1c82:	08 95       	ret

00001c84 <micIoPortsDirectionRegisterD>:

//set the Port D Data DireDtion Register
Boolean micIoPortsDirectionRegisterD( Int8U pin_io , Boolean value ) 
{
	Boolean o_suDDess = TRUE;
	BIT_SET(DDRD,pin_io,value);
    1c84:	66 23       	and	r22, r22
    1c86:	69 f0       	breq	.+26     	; 0x1ca2 <micIoPortsDirectionRegisterD+0x1e>
    1c88:	4a b1       	in	r20, 0x0a	; 10
    1c8a:	21 e0       	ldi	r18, 0x01	; 1
    1c8c:	30 e0       	ldi	r19, 0x00	; 0
    1c8e:	b9 01       	movw	r22, r18
    1c90:	02 c0       	rjmp	.+4      	; 0x1c96 <micIoPortsDirectionRegisterD+0x12>
    1c92:	66 0f       	add	r22, r22
    1c94:	77 1f       	adc	r23, r23
    1c96:	8a 95       	dec	r24
    1c98:	e2 f7       	brpl	.-8      	; 0x1c92 <micIoPortsDirectionRegisterD+0xe>
    1c9a:	cb 01       	movw	r24, r22
    1c9c:	84 2b       	or	r24, r20
    1c9e:	8a b9       	out	0x0a, r24	; 10
    1ca0:	0d c0       	rjmp	.+26     	; 0x1cbc <micIoPortsDirectionRegisterD+0x38>
    1ca2:	4a b1       	in	r20, 0x0a	; 10
    1ca4:	21 e0       	ldi	r18, 0x01	; 1
    1ca6:	30 e0       	ldi	r19, 0x00	; 0
    1ca8:	b9 01       	movw	r22, r18
    1caa:	02 c0       	rjmp	.+4      	; 0x1cb0 <micIoPortsDirectionRegisterD+0x2c>
    1cac:	66 0f       	add	r22, r22
    1cae:	77 1f       	adc	r23, r23
    1cb0:	8a 95       	dec	r24
    1cb2:	e2 f7       	brpl	.-8      	; 0x1cac <micIoPortsDirectionRegisterD+0x28>
    1cb4:	cb 01       	movw	r24, r22
    1cb6:	80 95       	com	r24
    1cb8:	84 23       	and	r24, r20
    1cba:	8a b9       	out	0x0a, r24	; 10
	return o_suDDess;
}
    1cbc:	81 e0       	ldi	r24, 0x01	; 1
    1cbe:	08 95       	ret

00001cc0 <micIoPortsDirectionRegister>:

//set the Port A|B|C|D Data Direction Register
Boolean micIoPortsDirectionRegister( Int8U port_name, Int8U pin_io, Boolean value ) 
{
	Boolean o_success = TRUE;
	if( port_name == 0 )
    1cc0:	88 23       	and	r24, r24
    1cc2:	29 f4       	brne	.+10     	; 0x1cce <micIoPortsDirectionRegister+0xe>
	{
		micIoPortsDirectionRegisterA(pin_io,value);
    1cc4:	86 2f       	mov	r24, r22
    1cc6:	64 2f       	mov	r22, r20
    1cc8:	0e 94 f7 0c 	call	0x19ee	; 0x19ee <micIoPortsDirectionRegisterA>
    1ccc:	14 c0       	rjmp	.+40     	; 0x1cf6 <micIoPortsDirectionRegister+0x36>
	}
	else if( port_name == 1 )
    1cce:	81 30       	cpi	r24, 0x01	; 1
    1cd0:	29 f4       	brne	.+10     	; 0x1cdc <micIoPortsDirectionRegister+0x1c>
	{
		micIoPortsDirectionRegisterB(pin_io,value);
    1cd2:	86 2f       	mov	r24, r22
    1cd4:	64 2f       	mov	r22, r20
    1cd6:	0e 94 53 0d 	call	0x1aa6	; 0x1aa6 <micIoPortsDirectionRegisterB>
    1cda:	0d c0       	rjmp	.+26     	; 0x1cf6 <micIoPortsDirectionRegister+0x36>
	}
	else if( port_name == 2 )
    1cdc:	82 30       	cpi	r24, 0x02	; 2
    1cde:	29 f4       	brne	.+10     	; 0x1cea <micIoPortsDirectionRegister+0x2a>
	{
		micIoPortsDirectionRegisterC(pin_io,value);
    1ce0:	86 2f       	mov	r24, r22
    1ce2:	64 2f       	mov	r22, r20
    1ce4:	0e 94 af 0d 	call	0x1b5e	; 0x1b5e <micIoPortsDirectionRegisterC>
    1ce8:	06 c0       	rjmp	.+12     	; 0x1cf6 <micIoPortsDirectionRegister+0x36>
	}
	else if( port_name == 3 )
    1cea:	83 30       	cpi	r24, 0x03	; 3
    1cec:	21 f4       	brne	.+8      	; 0x1cf6 <micIoPortsDirectionRegister+0x36>
	{
		micIoPortsDirectionRegisterD(pin_io,value);
    1cee:	86 2f       	mov	r24, r22
    1cf0:	64 2f       	mov	r22, r20
    1cf2:	0e 94 42 0e 	call	0x1c84	; 0x1c84 <micIoPortsDirectionRegisterD>
	}
	return o_success;
}
    1cf6:	81 e0       	ldi	r24, 0x01	; 1
    1cf8:	08 95       	ret

00001cfa <micIoPortsConfigureInput>:
	return o_success;
}

//Set IO as input and add pull up if necessary 
Boolean micIoPortsConfigureInput( EIoPin IO, EInputPullUp pull_up_enable )
{
    1cfa:	0f 93       	push	r16
    1cfc:	1f 93       	push	r17
    1cfe:	cf 93       	push	r28
    1d00:	df 93       	push	r29
    1d02:	eb 01       	movw	r28, r22
	Boolean o_success = TRUE;
	Int8U port = ( IO / 8 ) ;
    1d04:	9c 01       	movw	r18, r24
    1d06:	36 95       	lsr	r19
    1d08:	27 95       	ror	r18
    1d0a:	36 95       	lsr	r19
    1d0c:	27 95       	ror	r18
    1d0e:	36 95       	lsr	r19
    1d10:	27 95       	ror	r18
    1d12:	12 2f       	mov	r17, r18
	Int8U pin =  ( IO % 8 ) ;
    1d14:	08 2f       	mov	r16, r24
    1d16:	07 70       	andi	r16, 0x07	; 7
	micIoPortsDirectionRegister(port,pin,FALSE);
    1d18:	82 2f       	mov	r24, r18
    1d1a:	60 2f       	mov	r22, r16
    1d1c:	40 e0       	ldi	r20, 0x00	; 0
    1d1e:	0e 94 60 0e 	call	0x1cc0	; 0x1cc0 <micIoPortsDirectionRegister>
	if(pull_up_enable == PORT_PULL_UP)
    1d22:	c1 30       	cpi	r28, 0x01	; 1
    1d24:	d1 05       	cpc	r29, r1
    1d26:	31 f4       	brne	.+12     	; 0x1d34 <micIoPortsConfigureInput+0x3a>
	{
		micIoPortsDataRegister(port,pin,TRUE);
    1d28:	81 2f       	mov	r24, r17
    1d2a:	60 2f       	mov	r22, r16
    1d2c:	41 e0       	ldi	r20, 0x01	; 1
    1d2e:	0e 94 09 0e 	call	0x1c12	; 0x1c12 <micIoPortsDataRegister>
    1d32:	05 c0       	rjmp	.+10     	; 0x1d3e <micIoPortsConfigureInput+0x44>
	}
	else
	{
		micIoPortsDataRegister(port,pin,FALSE);
    1d34:	81 2f       	mov	r24, r17
    1d36:	60 2f       	mov	r22, r16
    1d38:	40 e0       	ldi	r20, 0x00	; 0
    1d3a:	0e 94 09 0e 	call	0x1c12	; 0x1c12 <micIoPortsDataRegister>
	}		
	
	return o_success;
}
    1d3e:	81 e0       	ldi	r24, 0x01	; 1
    1d40:	df 91       	pop	r29
    1d42:	cf 91       	pop	r28
    1d44:	1f 91       	pop	r17
    1d46:	0f 91       	pop	r16
    1d48:	08 95       	ret

00001d4a <micIoPortsConfigureOutput>:

//////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//Set IO pin as output 
Boolean micIoPortsConfigureOutput( EIoPin io_pin )
{
    1d4a:	bc 01       	movw	r22, r24
	Boolean o_success = TRUE;
	Int8U port = ( io_pin / 8 ) ;
    1d4c:	96 95       	lsr	r25
    1d4e:	87 95       	ror	r24
    1d50:	96 95       	lsr	r25
    1d52:	87 95       	ror	r24
    1d54:	96 95       	lsr	r25
    1d56:	87 95       	ror	r24
	Int8U pin =  ( io_pin % 8 ) ;
    1d58:	67 70       	andi	r22, 0x07	; 7
	micIoPortsDirectionRegister(port,pin,TRUE);
    1d5a:	41 e0       	ldi	r20, 0x01	; 1
    1d5c:	0e 94 60 0e 	call	0x1cc0	; 0x1cc0 <micIoPortsDirectionRegister>
	
	return o_success;
}
    1d60:	81 e0       	ldi	r24, 0x01	; 1
    1d62:	08 95       	ret

00001d64 <micIoPortsInputPinsAddressD>:

//set the Port D Input Pins Address
Boolean micIoPortsInputPinsAddressD( Int8U pin_io , Boolean value )  
{
	Boolean o_suDDess = TRUE;
	BIT_SET(PIND,pin_io,value);
    1d64:	66 23       	and	r22, r22
    1d66:	69 f0       	breq	.+26     	; 0x1d82 <micIoPortsInputPinsAddressD+0x1e>
    1d68:	49 b1       	in	r20, 0x09	; 9
    1d6a:	21 e0       	ldi	r18, 0x01	; 1
    1d6c:	30 e0       	ldi	r19, 0x00	; 0
    1d6e:	b9 01       	movw	r22, r18
    1d70:	02 c0       	rjmp	.+4      	; 0x1d76 <micIoPortsInputPinsAddressD+0x12>
    1d72:	66 0f       	add	r22, r22
    1d74:	77 1f       	adc	r23, r23
    1d76:	8a 95       	dec	r24
    1d78:	e2 f7       	brpl	.-8      	; 0x1d72 <micIoPortsInputPinsAddressD+0xe>
    1d7a:	cb 01       	movw	r24, r22
    1d7c:	84 2b       	or	r24, r20
    1d7e:	89 b9       	out	0x09, r24	; 9
    1d80:	0d c0       	rjmp	.+26     	; 0x1d9c <micIoPortsInputPinsAddressD+0x38>
    1d82:	49 b1       	in	r20, 0x09	; 9
    1d84:	21 e0       	ldi	r18, 0x01	; 1
    1d86:	30 e0       	ldi	r19, 0x00	; 0
    1d88:	b9 01       	movw	r22, r18
    1d8a:	02 c0       	rjmp	.+4      	; 0x1d90 <micIoPortsInputPinsAddressD+0x2c>
    1d8c:	66 0f       	add	r22, r22
    1d8e:	77 1f       	adc	r23, r23
    1d90:	8a 95       	dec	r24
    1d92:	e2 f7       	brpl	.-8      	; 0x1d8c <micIoPortsInputPinsAddressD+0x28>
    1d94:	cb 01       	movw	r24, r22
    1d96:	80 95       	com	r24
    1d98:	84 23       	and	r24, r20
    1d9a:	89 b9       	out	0x09, r24	; 9
	return o_suDDess;
    1d9c:	81 e0       	ldi	r24, 0x01	; 1
    1d9e:	08 95       	ret

00001da0 <micIoPortsInputPinsAddress>:

//set the Port A|B|C|D Input Pins Address
Boolean micIoPortsInputPinsAddress( Int8U port_name, Int8U pin_io, Boolean value ) 
{
	Boolean o_success = TRUE;
	if( port_name == 0 )
    1da0:	88 23       	and	r24, r24
    1da2:	29 f4       	brne	.+10     	; 0x1dae <micIoPortsInputPinsAddress+0xe>
	{
		micIoPortsInputPinsAddressA(pin_io,value);
    1da4:	86 2f       	mov	r24, r22
    1da6:	64 2f       	mov	r22, r20
    1da8:	0e 94 15 0d 	call	0x1a2a	; 0x1a2a <micIoPortsInputPinsAddressA>
    1dac:	14 c0       	rjmp	.+40     	; 0x1dd6 <micIoPortsInputPinsAddress+0x36>
	}
	else if( port_name == 1 )
    1dae:	81 30       	cpi	r24, 0x01	; 1
    1db0:	29 f4       	brne	.+10     	; 0x1dbc <micIoPortsInputPinsAddress+0x1c>
	{
		micIoPortsInputPinsAddressB(pin_io,value);
    1db2:	86 2f       	mov	r24, r22
    1db4:	64 2f       	mov	r22, r20
    1db6:	0e 94 71 0d 	call	0x1ae2	; 0x1ae2 <micIoPortsInputPinsAddressB>
    1dba:	0d c0       	rjmp	.+26     	; 0x1dd6 <micIoPortsInputPinsAddress+0x36>
	}
	else if( port_name == 2 )
    1dbc:	82 30       	cpi	r24, 0x02	; 2
    1dbe:	29 f4       	brne	.+10     	; 0x1dca <micIoPortsInputPinsAddress+0x2a>
	{
		micIoPortsInputPinsAddressC(pin_io,value);
    1dc0:	86 2f       	mov	r24, r22
    1dc2:	64 2f       	mov	r22, r20
    1dc4:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <micIoPortsInputPinsAddressC>
    1dc8:	06 c0       	rjmp	.+12     	; 0x1dd6 <micIoPortsInputPinsAddress+0x36>
	}
	else if( port_name == 3 )
    1dca:	83 30       	cpi	r24, 0x03	; 3
    1dcc:	21 f4       	brne	.+8      	; 0x1dd6 <micIoPortsInputPinsAddress+0x36>
	{
		micIoPortsInputPinsAddressD(pin_io,value);
    1dce:	86 2f       	mov	r24, r22
    1dd0:	64 2f       	mov	r22, r20
    1dd2:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <micIoPortsInputPinsAddressD>
	}
	return o_success;
}
    1dd6:	81 e0       	ldi	r24, 0x01	; 1
    1dd8:	08 95       	ret

00001dda <micPowerMangementSleepMode>:

//set the SM2:0: Sleep Mode Select Bits 2, 1, and 0
Boolean micPowerMangementSleepMode ( PowerMangementStanbyMode sleep_mode ) 
{
	Boolean o_success = TRUE;
	SMCR |= sleep_mode;
    1dda:	93 b7       	in	r25, 0x33	; 51
    1ddc:	89 2b       	or	r24, r25
    1dde:	83 bf       	out	0x33, r24	; 51
	return o_success;
}
    1de0:	81 e0       	ldi	r24, 0x01	; 1
    1de2:	08 95       	ret

00001de4 <micPowerMangementSleepEnable>:

//set the SE: Sleep Enable
Boolean micPowerMangementSleepEnable ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(SMCR,SE,enable);
    1de4:	88 23       	and	r24, r24
    1de6:	21 f0       	breq	.+8      	; 0x1df0 <micPowerMangementSleepEnable+0xc>
    1de8:	83 b7       	in	r24, 0x33	; 51
    1dea:	81 60       	ori	r24, 0x01	; 1
    1dec:	83 bf       	out	0x33, r24	; 51
    1dee:	03 c0       	rjmp	.+6      	; 0x1df6 <micPowerMangementSleepEnable+0x12>
    1df0:	83 b7       	in	r24, 0x33	; 51
    1df2:	8e 7f       	andi	r24, 0xFE	; 254
    1df4:	83 bf       	out	0x33, r24	; 51
	return o_success;
}
    1df6:	81 e0       	ldi	r24, 0x01	; 1
    1df8:	08 95       	ret

00001dfa <micPowerMangementMasterControlUnitBrownOutVoltageSleep>:

//set the BODS: BOD Sleep
Boolean micPowerMangementMasterControlUnitBrownOutVoltageSleep ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,BODS,enable);
    1dfa:	88 23       	and	r24, r24
    1dfc:	21 f0       	breq	.+8      	; 0x1e06 <micPowerMangementMasterControlUnitBrownOutVoltageSleep+0xc>
    1dfe:	85 b7       	in	r24, 0x35	; 53
    1e00:	80 64       	ori	r24, 0x40	; 64
    1e02:	85 bf       	out	0x35, r24	; 53
    1e04:	03 c0       	rjmp	.+6      	; 0x1e0c <micPowerMangementMasterControlUnitBrownOutVoltageSleep+0x12>
    1e06:	85 b7       	in	r24, 0x35	; 53
    1e08:	8f 7b       	andi	r24, 0xBF	; 191
    1e0a:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    1e0c:	81 e0       	ldi	r24, 0x01	; 1
    1e0e:	08 95       	ret

00001e10 <micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable>:

//set the BODSE: BOD Sleep Enable
Boolean micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,BODSE,enable);
    1e10:	88 23       	and	r24, r24
    1e12:	21 f0       	breq	.+8      	; 0x1e1c <micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable+0xc>
    1e14:	85 b7       	in	r24, 0x35	; 53
    1e16:	80 62       	ori	r24, 0x20	; 32
    1e18:	85 bf       	out	0x35, r24	; 53
    1e1a:	03 c0       	rjmp	.+6      	; 0x1e22 <micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable+0x12>
    1e1c:	85 b7       	in	r24, 0x35	; 53
    1e1e:	8f 7d       	andi	r24, 0xDF	; 223
    1e20:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    1e22:	81 e0       	ldi	r24, 0x01	; 1
    1e24:	08 95       	ret

00001e26 <micPowerMangementPowerReductionTWI>:

//set the PRTWI: Power Reduction TWI
Boolean micPowerMangementPowerReductionTWI ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRTWI,enable);
    1e26:	88 23       	and	r24, r24
    1e28:	31 f0       	breq	.+12     	; 0x1e36 <micPowerMangementPowerReductionTWI+0x10>
    1e2a:	e4 e6       	ldi	r30, 0x64	; 100
    1e2c:	f0 e0       	ldi	r31, 0x00	; 0
    1e2e:	80 81       	ld	r24, Z
    1e30:	80 68       	ori	r24, 0x80	; 128
    1e32:	80 83       	st	Z, r24
    1e34:	05 c0       	rjmp	.+10     	; 0x1e40 <micPowerMangementPowerReductionTWI+0x1a>
    1e36:	e4 e6       	ldi	r30, 0x64	; 100
    1e38:	f0 e0       	ldi	r31, 0x00	; 0
    1e3a:	80 81       	ld	r24, Z
    1e3c:	8f 77       	andi	r24, 0x7F	; 127
    1e3e:	80 83       	st	Z, r24
	return o_success;
}
    1e40:	81 e0       	ldi	r24, 0x01	; 1
    1e42:	08 95       	ret

00001e44 <micPowerMangementPowerReductionTimerCounter2>:

//set the PRTIM2: Power Reduction Timer/Counter2
Boolean micPowerMangementPowerReductionTimerCounter2 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRTIM2,enable);
    1e44:	88 23       	and	r24, r24
    1e46:	31 f0       	breq	.+12     	; 0x1e54 <micPowerMangementPowerReductionTimerCounter2+0x10>
    1e48:	e4 e6       	ldi	r30, 0x64	; 100
    1e4a:	f0 e0       	ldi	r31, 0x00	; 0
    1e4c:	80 81       	ld	r24, Z
    1e4e:	80 64       	ori	r24, 0x40	; 64
    1e50:	80 83       	st	Z, r24
    1e52:	05 c0       	rjmp	.+10     	; 0x1e5e <micPowerMangementPowerReductionTimerCounter2+0x1a>
    1e54:	e4 e6       	ldi	r30, 0x64	; 100
    1e56:	f0 e0       	ldi	r31, 0x00	; 0
    1e58:	80 81       	ld	r24, Z
    1e5a:	8f 7b       	andi	r24, 0xBF	; 191
    1e5c:	80 83       	st	Z, r24
	return o_success;
}
    1e5e:	81 e0       	ldi	r24, 0x01	; 1
    1e60:	08 95       	ret

00001e62 <micPowerMangementPowerReductionTimerCounter0>:

//set the PRTIM2: Power Reduction Timer/Counter0
Boolean micPowerMangementPowerReductionTimerCounter0 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRTIM0,enable);
    1e62:	88 23       	and	r24, r24
    1e64:	31 f0       	breq	.+12     	; 0x1e72 <micPowerMangementPowerReductionTimerCounter0+0x10>
    1e66:	e4 e6       	ldi	r30, 0x64	; 100
    1e68:	f0 e0       	ldi	r31, 0x00	; 0
    1e6a:	80 81       	ld	r24, Z
    1e6c:	80 62       	ori	r24, 0x20	; 32
    1e6e:	80 83       	st	Z, r24
    1e70:	05 c0       	rjmp	.+10     	; 0x1e7c <micPowerMangementPowerReductionTimerCounter0+0x1a>
    1e72:	e4 e6       	ldi	r30, 0x64	; 100
    1e74:	f0 e0       	ldi	r31, 0x00	; 0
    1e76:	80 81       	ld	r24, Z
    1e78:	8f 7d       	andi	r24, 0xDF	; 223
    1e7a:	80 83       	st	Z, r24
	return o_success;
}
    1e7c:	81 e0       	ldi	r24, 0x01	; 1
    1e7e:	08 95       	ret

00001e80 <micPowerMangementPowerReductionUSART1>:

//set the PRUSART1: Power Reduction USART1
Boolean micPowerMangementPowerReductionUSART1 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRUSART1,enable);
    1e80:	88 23       	and	r24, r24
    1e82:	31 f0       	breq	.+12     	; 0x1e90 <micPowerMangementPowerReductionUSART1+0x10>
    1e84:	e4 e6       	ldi	r30, 0x64	; 100
    1e86:	f0 e0       	ldi	r31, 0x00	; 0
    1e88:	80 81       	ld	r24, Z
    1e8a:	80 61       	ori	r24, 0x10	; 16
    1e8c:	80 83       	st	Z, r24
    1e8e:	05 c0       	rjmp	.+10     	; 0x1e9a <micPowerMangementPowerReductionUSART1+0x1a>
    1e90:	e4 e6       	ldi	r30, 0x64	; 100
    1e92:	f0 e0       	ldi	r31, 0x00	; 0
    1e94:	80 81       	ld	r24, Z
    1e96:	8f 7e       	andi	r24, 0xEF	; 239
    1e98:	80 83       	st	Z, r24
	return o_success;
}
    1e9a:	81 e0       	ldi	r24, 0x01	; 1
    1e9c:	08 95       	ret

00001e9e <micPowerMangementPowerReductionTimerCounter1>:

//set the PRTIM2: Power Reduction Timer/Counter1
Boolean micPowerMangementPowerReductionTimerCounter1 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRTIM1,enable);
    1e9e:	88 23       	and	r24, r24
    1ea0:	31 f0       	breq	.+12     	; 0x1eae <micPowerMangementPowerReductionTimerCounter1+0x10>
    1ea2:	e4 e6       	ldi	r30, 0x64	; 100
    1ea4:	f0 e0       	ldi	r31, 0x00	; 0
    1ea6:	80 81       	ld	r24, Z
    1ea8:	88 60       	ori	r24, 0x08	; 8
    1eaa:	80 83       	st	Z, r24
    1eac:	05 c0       	rjmp	.+10     	; 0x1eb8 <micPowerMangementPowerReductionTimerCounter1+0x1a>
    1eae:	e4 e6       	ldi	r30, 0x64	; 100
    1eb0:	f0 e0       	ldi	r31, 0x00	; 0
    1eb2:	80 81       	ld	r24, Z
    1eb4:	87 7f       	andi	r24, 0xF7	; 247
    1eb6:	80 83       	st	Z, r24
	return o_success;
}
    1eb8:	81 e0       	ldi	r24, 0x01	; 1
    1eba:	08 95       	ret

00001ebc <micPowerMangementPowerReductionSPI>:

//set the PRSPI: Power Reduction Serial Peripheral Interface
Boolean micPowerMangementPowerReductionSPI ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRSPI,enable);
    1ebc:	88 23       	and	r24, r24
    1ebe:	31 f0       	breq	.+12     	; 0x1ecc <micPowerMangementPowerReductionSPI+0x10>
    1ec0:	e4 e6       	ldi	r30, 0x64	; 100
    1ec2:	f0 e0       	ldi	r31, 0x00	; 0
    1ec4:	80 81       	ld	r24, Z
    1ec6:	84 60       	ori	r24, 0x04	; 4
    1ec8:	80 83       	st	Z, r24
    1eca:	05 c0       	rjmp	.+10     	; 0x1ed6 <micPowerMangementPowerReductionSPI+0x1a>
    1ecc:	e4 e6       	ldi	r30, 0x64	; 100
    1ece:	f0 e0       	ldi	r31, 0x00	; 0
    1ed0:	80 81       	ld	r24, Z
    1ed2:	8b 7f       	andi	r24, 0xFB	; 251
    1ed4:	80 83       	st	Z, r24
	return o_success;
}
    1ed6:	81 e0       	ldi	r24, 0x01	; 1
    1ed8:	08 95       	ret

00001eda <micPowerMangementPowerReductionUSART0>:

//set the PRUSART1: Power Reduction USART0
Boolean micPowerMangementPowerReductionUSART0 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRUSART0,enable);
    1eda:	88 23       	and	r24, r24
    1edc:	31 f0       	breq	.+12     	; 0x1eea <micPowerMangementPowerReductionUSART0+0x10>
    1ede:	e4 e6       	ldi	r30, 0x64	; 100
    1ee0:	f0 e0       	ldi	r31, 0x00	; 0
    1ee2:	80 81       	ld	r24, Z
    1ee4:	82 60       	ori	r24, 0x02	; 2
    1ee6:	80 83       	st	Z, r24
    1ee8:	05 c0       	rjmp	.+10     	; 0x1ef4 <micPowerMangementPowerReductionUSART0+0x1a>
    1eea:	e4 e6       	ldi	r30, 0x64	; 100
    1eec:	f0 e0       	ldi	r31, 0x00	; 0
    1eee:	80 81       	ld	r24, Z
    1ef0:	8d 7f       	andi	r24, 0xFD	; 253
    1ef2:	80 83       	st	Z, r24
	return o_success;
}
    1ef4:	81 e0       	ldi	r24, 0x01	; 1
    1ef6:	08 95       	ret

00001ef8 <micPowerMangementPowerReductionADC>:

//set the PRADC: Power Reduction ADC
Boolean micPowerMangementPowerReductionADC ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRADC,enable);
    1ef8:	88 23       	and	r24, r24
    1efa:	31 f0       	breq	.+12     	; 0x1f08 <micPowerMangementPowerReductionADC+0x10>
    1efc:	e4 e6       	ldi	r30, 0x64	; 100
    1efe:	f0 e0       	ldi	r31, 0x00	; 0
    1f00:	80 81       	ld	r24, Z
    1f02:	81 60       	ori	r24, 0x01	; 1
    1f04:	80 83       	st	Z, r24
    1f06:	05 c0       	rjmp	.+10     	; 0x1f12 <micPowerMangementPowerReductionADC+0x1a>
    1f08:	e4 e6       	ldi	r30, 0x64	; 100
    1f0a:	f0 e0       	ldi	r31, 0x00	; 0
    1f0c:	80 81       	ld	r24, Z
    1f0e:	8e 7f       	andi	r24, 0xFE	; 254
    1f10:	80 83       	st	Z, r24
	return o_success;
    1f12:	81 e0       	ldi	r24, 0x01	; 1
    1f14:	08 95       	ret

00001f16 <micSystemClockOscillatorCalibrationValue>:
//set the CAL7:0: Oscillator Calibration Value
Boolean micSystemClockOscillatorCalibrationValue( Int8U osccal_value ) 
{
	Boolean o_success = TRUE;
	
	OSCCAL = osccal_value;
    1f16:	80 93 66 00 	sts	0x0066, r24
	return o_success;
}
    1f1a:	81 e0       	ldi	r24, 0x01	; 1
    1f1c:	08 95       	ret

00001f1e <micSystemClockPrescalerChangeEnable>:

//set the CLKPCE: Clock Prescaler Change Enable
Boolean micSystemClockPrescalerChangeEnable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(CLKPR,CLKPCE,enable);
    1f1e:	88 23       	and	r24, r24
    1f20:	31 f0       	breq	.+12     	; 0x1f2e <micSystemClockPrescalerChangeEnable+0x10>
    1f22:	e1 e6       	ldi	r30, 0x61	; 97
    1f24:	f0 e0       	ldi	r31, 0x00	; 0
    1f26:	80 81       	ld	r24, Z
    1f28:	80 68       	ori	r24, 0x80	; 128
    1f2a:	80 83       	st	Z, r24
    1f2c:	05 c0       	rjmp	.+10     	; 0x1f38 <micSystemClockPrescalerChangeEnable+0x1a>
    1f2e:	e1 e6       	ldi	r30, 0x61	; 97
    1f30:	f0 e0       	ldi	r31, 0x00	; 0
    1f32:	80 81       	ld	r24, Z
    1f34:	8f 77       	andi	r24, 0x7F	; 127
    1f36:	80 83       	st	Z, r24
	return o_success;
}
    1f38:	81 e0       	ldi	r24, 0x01	; 1
    1f3a:	08 95       	ret

00001f3c <micSystemClockPrescalerSelectBits>:

//set the CLKPS3:0: Clock Prescaler Select Bits 3 - 0
Boolean micSystemClockPrescalerSelectBits( SystemClockPrescaler prescaler_value ) 
{
	Boolean o_success = TRUE;
	CLKPR |= (prescaler_value & 0x0F);
    1f3c:	e1 e6       	ldi	r30, 0x61	; 97
    1f3e:	f0 e0       	ldi	r31, 0x00	; 0
    1f40:	90 81       	ld	r25, Z
    1f42:	8f 70       	andi	r24, 0x0F	; 15
    1f44:	98 2b       	or	r25, r24
    1f46:	90 83       	st	Z, r25
	return o_success;
}
    1f48:	81 e0       	ldi	r24, 0x01	; 1
    1f4a:	08 95       	ret

00001f4c <micSystemControlMasterControlUnitJtagResetFlag>:

//get the JTRF: JTAG Reset Flag
Boolean micSystemControlMasterControlUnitJtagResetFlag( void ) 
{
	Boolean o_success;
	o_success = (MCUSR & JTRF) >> JTRF;
    1f4c:	84 b7       	in	r24, 0x34	; 52
	return o_success;
}
    1f4e:	80 e0       	ldi	r24, 0x00	; 0
    1f50:	08 95       	ret

00001f52 <micSystemControlMasterControlUnitWatchdogResetFlag>:

//get the WDRF: Watchdog Reset Flag
Boolean micSystemControlMasterControlUnitWatchdogResetFlag( void ) 
{
	Boolean o_success;
	o_success = (MCUSR & WDRF) >> WDRF;
    1f52:	84 b7       	in	r24, 0x34	; 52
	return o_success;
}
    1f54:	80 e0       	ldi	r24, 0x00	; 0
    1f56:	08 95       	ret

00001f58 <micSystemControlMasterControlUnitBrownOutResetFlag>:

//get the BORF: Brown-out Reset Flag
Boolean micSystemControlMasterControlUnitBrownOutResetFlag( void ) 
{
	Boolean o_success;
	o_success = (MCUSR & BORF) >> BORF;
    1f58:	84 b7       	in	r24, 0x34	; 52
	return o_success;
}
    1f5a:	80 e0       	ldi	r24, 0x00	; 0
    1f5c:	08 95       	ret

00001f5e <micSystemControlMasterControlUnitExternalResetFlag>:

//get the EXTRF: External Reset Flag
Boolean micSystemControlMasterControlUnitExternalResetFlag( void ) 
{
	Boolean o_success;
	o_success = (MCUSR & JTRF) >> JTRF;
    1f5e:	84 b7       	in	r24, 0x34	; 52
	return o_success;
}
    1f60:	80 e0       	ldi	r24, 0x00	; 0
    1f62:	08 95       	ret

00001f64 <micSystemControlMasterControlUnitPowerOnResetFlag>:

//get the PORF: Power-on Reset Flag
Boolean micSystemControlMasterControlUnitPowerOnResetFlag( void ) 
{
	Boolean o_success;
	o_success = (MCUSR & PORF) >> PORF;
    1f64:	84 b7       	in	r24, 0x34	; 52
	return o_success;
}
    1f66:	80 e0       	ldi	r24, 0x00	; 0
    1f68:	08 95       	ret

00001f6a <micSystemControlWatchdogTimerControlWatchdogFlag>:

//get the WDIF: Watchdog Interrupt Flag
Boolean micSystemControlWatchdogTimerControlWatchdogFlag( void ) 
{
	Boolean o_success;
	o_success = (WDTCSR & WDIF) >> WDIF;
    1f6a:	80 91 60 00 	lds	r24, 0x0060
	return o_success;
}
    1f6e:	80 e0       	ldi	r24, 0x00	; 0
    1f70:	08 95       	ret

00001f72 <micSystemControlWatchdogTimerControlWatchdogInterruptEnable>:

//set the WDIE: Watchdog Interrupt Enable
Boolean micSystemControlWatchdogTimerControlWatchdogInterruptEnable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(WDTCSR,WDIE,enable);
    1f72:	88 23       	and	r24, r24
    1f74:	31 f0       	breq	.+12     	; 0x1f82 <micSystemControlWatchdogTimerControlWatchdogInterruptEnable+0x10>
    1f76:	e0 e6       	ldi	r30, 0x60	; 96
    1f78:	f0 e0       	ldi	r31, 0x00	; 0
    1f7a:	80 81       	ld	r24, Z
    1f7c:	80 64       	ori	r24, 0x40	; 64
    1f7e:	80 83       	st	Z, r24
    1f80:	05 c0       	rjmp	.+10     	; 0x1f8c <micSystemControlWatchdogTimerControlWatchdogInterruptEnable+0x1a>
    1f82:	e0 e6       	ldi	r30, 0x60	; 96
    1f84:	f0 e0       	ldi	r31, 0x00	; 0
    1f86:	80 81       	ld	r24, Z
    1f88:	8f 7b       	andi	r24, 0xBF	; 191
    1f8a:	80 83       	st	Z, r24
	return o_success;
}
    1f8c:	81 e0       	ldi	r24, 0x01	; 1
    1f8e:	08 95       	ret

00001f90 <micSystemControlWatchdogTimerControlWatchdogChangeEnable>:

//get the WDCE: Watchdog Change Enable
Boolean micSystemControlWatchdogTimerControlWatchdogChangeEnable( void ) 
{
	Boolean o_success;
	o_success = (WDTCSR & WDCE) >> WDCE;
    1f90:	80 91 60 00 	lds	r24, 0x0060
	return o_success;
}
    1f94:	80 e0       	ldi	r24, 0x00	; 0
    1f96:	08 95       	ret

00001f98 <micSystemControlWatchdogTimerControlWatchdogSystemResetEnable>:

//set the WDE: Watchdog System Reset Enable
Boolean micSystemControlWatchdogTimerControlWatchdogSystemResetEnable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(WDTCSR,WDE,enable);
    1f98:	88 23       	and	r24, r24
    1f9a:	31 f0       	breq	.+12     	; 0x1fa8 <micSystemControlWatchdogTimerControlWatchdogSystemResetEnable+0x10>
    1f9c:	e0 e6       	ldi	r30, 0x60	; 96
    1f9e:	f0 e0       	ldi	r31, 0x00	; 0
    1fa0:	80 81       	ld	r24, Z
    1fa2:	88 60       	ori	r24, 0x08	; 8
    1fa4:	80 83       	st	Z, r24
    1fa6:	05 c0       	rjmp	.+10     	; 0x1fb2 <micSystemControlWatchdogTimerControlWatchdogSystemResetEnable+0x1a>
    1fa8:	e0 e6       	ldi	r30, 0x60	; 96
    1faa:	f0 e0       	ldi	r31, 0x00	; 0
    1fac:	80 81       	ld	r24, Z
    1fae:	87 7f       	andi	r24, 0xF7	; 247
    1fb0:	80 83       	st	Z, r24
	return o_success;
}
    1fb2:	81 e0       	ldi	r24, 0x01	; 1
    1fb4:	08 95       	ret

00001fb6 <micSystemControlWatchdogTimerControlWatchdogTimerPrescaler>:

//set the WDP3:0: Watchdog Timer Prescaler 3, 2, 1 and 0
Boolean micSystemControlWatchdogTimerControlWatchdogTimerPrescaler( ESystemWatchdogPrescaler prescaler_value ) 
{
	Boolean o_success = TRUE;
	WDTCSR |= prescaler_value;
    1fb6:	e0 e6       	ldi	r30, 0x60	; 96
    1fb8:	f0 e0       	ldi	r31, 0x00	; 0
    1fba:	90 81       	ld	r25, Z
    1fbc:	89 2b       	or	r24, r25
    1fbe:	80 83       	st	Z, r24
	return o_success;
    1fc0:	81 e0       	ldi	r24, 0x01	; 1
    1fc2:	08 95       	ret

00001fc4 <micTimer0CompareMatchOutputAMode>:

//set the COM0A1:0: Compare Match Output A Mode
Boolean micTimer0CompareMatchOutputAMode( ETimer0CompareMatchOutputAMode mode ) 
{
	Boolean o_success = TRUE;
	TCCR0A = ( TCCR0A & ~( ( 1U << COM0A1 ) | ( 1U << COM0A0 ) ) ) |
    1fc4:	94 b5       	in	r25, 0x24	; 36
    1fc6:	80 7c       	andi	r24, 0xC0	; 192
    1fc8:	9f 73       	andi	r25, 0x3F	; 63
    1fca:	98 2b       	or	r25, r24
    1fcc:	94 bd       	out	0x24, r25	; 36
             ( mode   &  ( ( 1U << COM0A1 ) | ( 1U << COM0A0 ) ) );
	return o_success;
}
    1fce:	81 e0       	ldi	r24, 0x01	; 1
    1fd0:	08 95       	ret

00001fd2 <micTimer0CompareMatchOutputBMode>:

//set the COM0B1:0: Compare Match Output B Mode
Boolean micTimer0CompareMatchOutputBMode( ETimer0CompareMatchOutputBMode mode ) 
{
	Boolean o_success = TRUE;
	TCCR0B = ( TCCR0B & ~( ( 1U << COM0B1 ) | ( 1U << COM0B0 ) ) ) |
    1fd2:	95 b5       	in	r25, 0x25	; 37
    1fd4:	80 73       	andi	r24, 0x30	; 48
    1fd6:	9f 7c       	andi	r25, 0xCF	; 207
    1fd8:	98 2b       	or	r25, r24
    1fda:	95 bd       	out	0x25, r25	; 37
             ( mode   &  ( ( 1U << COM0B1 ) | ( 1U << COM0B0 ) ) );
	return o_success;
}
    1fdc:	81 e0       	ldi	r24, 0x01	; 1
    1fde:	08 95       	ret

00001fe0 <micTimer0WaveformGenerationMode>:

//set the WGM01:0: Waveform Generation Mode
Boolean micTimer0WaveformGenerationMode( ETimer0GeneratorMode mode ) 
{
	Boolean o_success = TRUE;
	BIT_SET(TCCR0A , WGM00,( mode & ( 1U << WGM00 ) ) );
    1fe0:	80 ff       	sbrs	r24, 0
    1fe2:	04 c0       	rjmp	.+8      	; 0x1fec <micTimer0WaveformGenerationMode+0xc>
    1fe4:	94 b5       	in	r25, 0x24	; 36
    1fe6:	91 60       	ori	r25, 0x01	; 1
    1fe8:	94 bd       	out	0x24, r25	; 36
    1fea:	03 c0       	rjmp	.+6      	; 0x1ff2 <micTimer0WaveformGenerationMode+0x12>
    1fec:	94 b5       	in	r25, 0x24	; 36
    1fee:	9e 7f       	andi	r25, 0xFE	; 254
    1ff0:	94 bd       	out	0x24, r25	; 36
	BIT_SET(TCCR0A , WGM01,( mode & ( 1U << WGM01 ) ) >> 1U );
    1ff2:	81 ff       	sbrs	r24, 1
    1ff4:	04 c0       	rjmp	.+8      	; 0x1ffe <micTimer0WaveformGenerationMode+0x1e>
    1ff6:	94 b5       	in	r25, 0x24	; 36
    1ff8:	92 60       	ori	r25, 0x02	; 2
    1ffa:	94 bd       	out	0x24, r25	; 36
    1ffc:	03 c0       	rjmp	.+6      	; 0x2004 <micTimer0WaveformGenerationMode+0x24>
    1ffe:	94 b5       	in	r25, 0x24	; 36
    2000:	9d 7f       	andi	r25, 0xFD	; 253
    2002:	94 bd       	out	0x24, r25	; 36
	BIT_SET(TCCR0B , WGM02,( mode & ( 1U << WGM02 ) ) >> 2U );
    2004:	83 ff       	sbrs	r24, 3
    2006:	04 c0       	rjmp	.+8      	; 0x2010 <micTimer0WaveformGenerationMode+0x30>
    2008:	85 b5       	in	r24, 0x25	; 37
    200a:	88 60       	ori	r24, 0x08	; 8
    200c:	85 bd       	out	0x25, r24	; 37
    200e:	03 c0       	rjmp	.+6      	; 0x2016 <micTimer0WaveformGenerationMode+0x36>
    2010:	85 b5       	in	r24, 0x25	; 37
    2012:	87 7f       	andi	r24, 0xF7	; 247
    2014:	85 bd       	out	0x25, r24	; 37
	
	return o_success;
}
    2016:	81 e0       	ldi	r24, 0x01	; 1
    2018:	08 95       	ret

0000201a <micTimer0ForceOutputCompareA>:

//set the FOC0A: Force Output Compare A
Boolean micTimer0ForceOutputCompareA( ETimer0ForceCompare mode ) 
{
	Boolean o_success = TRUE;
	TCCR0B |= mode & ( ( 1U << FOC0B ) | ( 1U << FOC0A ) );
    201a:	95 b5       	in	r25, 0x25	; 37
    201c:	80 7c       	andi	r24, 0xC0	; 192
    201e:	98 2b       	or	r25, r24
    2020:	95 bd       	out	0x25, r25	; 37
	return o_success;
}
    2022:	81 e0       	ldi	r24, 0x01	; 1
    2024:	08 95       	ret

00002026 <micTimer0SetClockDivision>:

//set the CS02:0: Clock Select
void micTimer0SetClockDivision( ETimer0Clock clock_div )
{
	TCCR0B = ( TCCR0B    & ~( ( 1U << CS02 ) | ( 1U << CS01 ) | ( 1U << CS00 ) ) ) |
    2026:	95 b5       	in	r25, 0x25	; 37
    2028:	87 70       	andi	r24, 0x07	; 7
    202a:	98 7f       	andi	r25, 0xF8	; 248
    202c:	98 2b       	or	r25, r24
    202e:	95 bd       	out	0x25, r25	; 37
             ( clock_div &  ( ( 1U << CS02 ) | ( 1U << CS01 ) | ( 1U << CS00 ) ) );
}
    2030:	08 95       	ret

00002032 <micTimer0SetTimerCounterRegister>:

//set the TCNT0 Timer/Counter Register
void micTimer0SetTimerCounterRegister( Int8U tcnt0 )
{
	TCNT0 = tcnt0 ;
    2032:	86 bd       	out	0x26, r24	; 38
}
    2034:	08 95       	ret

00002036 <micTimer0GetTimerCounterRegister>:

//Get the TCNT0 Timer/Counter Register
Int8U micTimer0GetTimerCounterRegister( void )
{
	return TCNT0 ;
    2036:	86 b5       	in	r24, 0x26	; 38
}
    2038:	08 95       	ret

0000203a <micTimer0SetOutputCompareRegisterA>:

//set the OCR0A Output Compare Register A
void micTimer0SetOutputCompareRegisterA( Int8U ocr0a )
{
	OCR0A = ocr0a ;
    203a:	87 bd       	out	0x27, r24	; 39
}
    203c:	08 95       	ret

0000203e <micTimer0GetOutputCompareRegisterA>:

//Get the OCR0A Output Compare Register A
Int8U micTimer0GetOutputCompareRegisterA( void )
{
	return OCR0A ;
    203e:	87 b5       	in	r24, 0x27	; 39
}
    2040:	08 95       	ret

00002042 <micTimer0SetOutputCompareRegisterB>:

//set the OCR0A Output Compare Register B
void micTimer0SetOutputCompareRegisterB( Int8U ocr0b )
{
	OCR0B = ocr0b ;
    2042:	88 bd       	out	0x28, r24	; 40
}
    2044:	08 95       	ret

00002046 <micTimer0GetOutputCompareRegisterB>:

//Get the OCR0A Output Compare Register B
Int8U micTimer0GetOutputCompareRegisterB( void )
{
	return OCR0B ;
    2046:	88 b5       	in	r24, 0x28	; 40
}
    2048:	08 95       	ret

0000204a <micTimer0SetTimerCounterInterrupt>:

//set the TIMSK0 Timer/Counter Interrupt Mask Register
void micTimer0SetTimerCounterInterrupt( ETimer0Interrupts it )
{
	TIMSK0 |= ( it & ( ( 1U << OCIE0B ) | ( 1U << OCIE0A ) | ( 1U << TOIE0 ) ) );
    204a:	ee e6       	ldi	r30, 0x6E	; 110
    204c:	f0 e0       	ldi	r31, 0x00	; 0
    204e:	90 81       	ld	r25, Z
    2050:	87 70       	andi	r24, 0x07	; 7
    2052:	98 2b       	or	r25, r24
    2054:	90 83       	st	Z, r25
}
    2056:	08 95       	ret

00002058 <micTimer0ClearTimerCounterInterrupt>:

//Clear the TIMSK0 Timer/Counter Interrupt Unmask Register
void micTimer0ClearTimerCounterInterrupt( ETimer0Interrupts it )
{
	TIMSK0 &= ~ ( it & ( ( 1U << OCIE0B ) | ( 1U << OCIE0A ) | ( 1U << TOIE0 ) ) );
    2058:	ee e6       	ldi	r30, 0x6E	; 110
    205a:	f0 e0       	ldi	r31, 0x00	; 0
    205c:	90 81       	ld	r25, Z
    205e:	87 70       	andi	r24, 0x07	; 7
    2060:	80 95       	com	r24
    2062:	98 23       	and	r25, r24
    2064:	90 83       	st	Z, r25
}
    2066:	08 95       	ret

00002068 <micTimer0ClearTimerCounterInterruptFlagRegister>:

//Clear the TIFR0 Timer/Counter 0 Interrupt Flag Register
void micTimer0ClearTimerCounterInterruptFlagRegister( ETimer0Flags flag )
{
	TIMSK0 &= ~ ( flag & ( ( 1U << OCF0B ) | ( 1U << OCF0A ) | ( 1U << TOV0 ) ) );
    2068:	ee e6       	ldi	r30, 0x6E	; 110
    206a:	f0 e0       	ldi	r31, 0x00	; 0
    206c:	90 81       	ld	r25, Z
    206e:	87 70       	andi	r24, 0x07	; 7
    2070:	80 95       	com	r24
    2072:	98 23       	and	r25, r24
    2074:	90 83       	st	Z, r25
    2076:	08 95       	ret

00002078 <micUsart0SetIODataRegister>:

//set the UDRn  USART I/O Data Register 0
Boolean micUsart0SetIODataRegister( Int8U udr0 ) 
{
	Boolean o_success = TRUE;
	UDR0 = udr0;
    2078:	80 93 c6 00 	sts	0x00C6, r24
	return o_success;
}
    207c:	81 e0       	ldi	r24, 0x01	; 1
    207e:	08 95       	ret

00002080 <micUsart1SetIODataRegister>:
//set the UDRn  USART I/O Data Register 1
Boolean micUsart1SetIODataRegister( Int8U udr1 ) 
{
	Boolean o_success = TRUE;
	UDR1 = udr1;
    2080:	80 93 ce 00 	sts	0x00CE, r24
	return o_success;
}
    2084:	81 e0       	ldi	r24, 0x01	; 1
    2086:	08 95       	ret

00002088 <micUsart0GetIODataRegister>:

//Get the UDRn  USART I/O Data Register 0
Int8U micUsart0GetIODataRegister( void ) 
{
	return UDR0 ;
    2088:	80 91 c6 00 	lds	r24, 0x00C6
}
    208c:	08 95       	ret

0000208e <micUsart1GetIODataRegister>:
//Get the UDRn  USART I/O Data Register 1
Int8U micUsart1GetIODataRegister( void ) 
{
	return UDR1 ;
    208e:	80 91 ce 00 	lds	r24, 0x00CE
}
    2092:	08 95       	ret

00002094 <micUsart0GetRegisterEmpty>:

//Get the UDREn: USART Data Register Empty
Boolean micUsart0GetRegisterEmpty( void )
{
  return ( UCSR0A & (1U << UDRE0 ) );
    2094:	80 91 c0 00 	lds	r24, 0x00C0
}
    2098:	80 72       	andi	r24, 0x20	; 32
    209a:	08 95       	ret

0000209c <micUsart1GetRegisterEmpty>:
//Get the UDREn: USART Data Register Empty
Boolean micUsart1GetRegisterEmpty( void )
{
  return ( UCSR1A & (1U << UDRE1 ) );
    209c:	80 91 c8 00 	lds	r24, 0x00C8
}
    20a0:	80 72       	andi	r24, 0x20	; 32
    20a2:	08 95       	ret

000020a4 <micUsart0GetError>:

//Get the Error bits -> Framing, Data Overrun and Parity
EUsartError micUsart0GetError( void )
{ 
  return ( UCSR0A & ( ( 1U << FE0 ) | ( 1U << DOR0 ) | ( 1U << UPE0 ) ) );
    20a4:	20 91 c0 00 	lds	r18, 0x00C0
    20a8:	30 e0       	ldi	r19, 0x00	; 0
    20aa:	2c 71       	andi	r18, 0x1C	; 28
    20ac:	30 70       	andi	r19, 0x00	; 0
}
    20ae:	82 2f       	mov	r24, r18
    20b0:	93 2f       	mov	r25, r19
    20b2:	08 95       	ret

000020b4 <micUsart1GetError>:
//Get the Error bits -> Framing, Data Overrun and Parity
EUsartError micUsart1GetError( void )
{ 
  return ( UCSR1A & ( ( 1U << FE1 ) | ( 1U << DOR1 ) | ( 1U << UPE1 ) ) );
    20b4:	20 91 c8 00 	lds	r18, 0x00C8
    20b8:	30 e0       	ldi	r19, 0x00	; 0
    20ba:	2c 71       	andi	r18, 0x1C	; 28
    20bc:	30 70       	andi	r19, 0x00	; 0
}
    20be:	82 2f       	mov	r24, r18
    20c0:	93 2f       	mov	r25, r19
    20c2:	08 95       	ret

000020c4 <micUsart0SetSpeedMode>:

//Set the U2Xn: Double the USART Transmission Speed
void micUsart0SetSpeedMode( EUsartSpeedMode mode )
{
	if( mode == E_USART_SPEED_NORMAL )
    20c4:	00 97       	sbiw	r24, 0x00	; 0
    20c6:	29 f4       	brne	.+10     	; 0x20d2 <micUsart0SetSpeedMode+0xe>
	{
		UCSR0A &= ~mode;
    20c8:	e0 ec       	ldi	r30, 0xC0	; 192
    20ca:	f0 e0       	ldi	r31, 0x00	; 0
    20cc:	80 81       	ld	r24, Z
    20ce:	80 83       	st	Z, r24
    20d0:	08 95       	ret
	}
	else
	{
		UCSR0A |= mode;
    20d2:	e0 ec       	ldi	r30, 0xC0	; 192
    20d4:	f0 e0       	ldi	r31, 0x00	; 0
    20d6:	20 81       	ld	r18, Z
    20d8:	82 2b       	or	r24, r18
    20da:	80 83       	st	Z, r24
    20dc:	08 95       	ret

000020de <micUsart1SetSpeedMode>:
	}		
}
//Set the U2Xn: Double the USART Transmission Speed
void micUsart1SetSpeedMode( EUsartSpeedMode mode )
{
	if( mode == E_USART_SPEED_NORMAL )
    20de:	00 97       	sbiw	r24, 0x00	; 0
    20e0:	29 f4       	brne	.+10     	; 0x20ec <micUsart1SetSpeedMode+0xe>
	{
		UCSR1A &= ~mode;
    20e2:	e8 ec       	ldi	r30, 0xC8	; 200
    20e4:	f0 e0       	ldi	r31, 0x00	; 0
    20e6:	80 81       	ld	r24, Z
    20e8:	80 83       	st	Z, r24
    20ea:	08 95       	ret
	}
	else
	{
		UCSR1A |= mode;
    20ec:	e8 ec       	ldi	r30, 0xC8	; 200
    20ee:	f0 e0       	ldi	r31, 0x00	; 0
    20f0:	20 81       	ld	r18, Z
    20f2:	82 2b       	or	r24, r18
    20f4:	80 83       	st	Z, r24
    20f6:	08 95       	ret

000020f8 <micUsart0GetSpeedMode>:
}

//Get the U2Xn: Double the USART Transmission Speed
EUsartSpeedMode micUsart0GetSpeedMode( void )
{
	return ( UCSR0A & ( 1U << U2X0 ) );	
    20f8:	20 91 c0 00 	lds	r18, 0x00C0
    20fc:	30 e0       	ldi	r19, 0x00	; 0
    20fe:	22 70       	andi	r18, 0x02	; 2
    2100:	30 70       	andi	r19, 0x00	; 0
}
    2102:	82 2f       	mov	r24, r18
    2104:	93 2f       	mov	r25, r19
    2106:	08 95       	ret

00002108 <micUsart1GetSpeedMode>:
//Get the U2Xn: Double the USART Transmission Speed
EUsartSpeedMode micUsart1GetSpeedMode( void )
{
	return ( UCSR1A & ( 1U << U2X1 ) );	
    2108:	20 91 c8 00 	lds	r18, 0x00C8
    210c:	30 e0       	ldi	r19, 0x00	; 0
    210e:	22 70       	andi	r18, 0x02	; 2
    2110:	30 70       	andi	r19, 0x00	; 0
}
    2112:	82 2f       	mov	r24, r18
    2114:	93 2f       	mov	r25, r19
    2116:	08 95       	ret

00002118 <micUsart0SetMultiProcessorMode>:

//Set the MPCMn: Multi-processor Communication Mode
Boolean micUsart0SetMultiProcessorMode( void )
{
	Boolean o_success = TRUE;
	UCSR0A = UCSR0A | ( 1U << MPCM0);
    2118:	e0 ec       	ldi	r30, 0xC0	; 192
    211a:	f0 e0       	ldi	r31, 0x00	; 0
    211c:	80 81       	ld	r24, Z
    211e:	81 60       	ori	r24, 0x01	; 1
    2120:	80 83       	st	Z, r24
	return o_success;
}
    2122:	81 e0       	ldi	r24, 0x01	; 1
    2124:	08 95       	ret

00002126 <micUsart1SetMultiProcessorMode>:
//Set the MPCMn: Multi-processor Communication Mode
Boolean micUsart1SetMultiProcessorMode( void )
{
	Boolean o_success = TRUE;
	UCSR1A = UCSR1A | ( 1U << MPCM1);
    2126:	e8 ec       	ldi	r30, 0xC8	; 200
    2128:	f0 e0       	ldi	r31, 0x00	; 0
    212a:	80 81       	ld	r24, Z
    212c:	81 60       	ori	r24, 0x01	; 1
    212e:	80 83       	st	Z, r24
	return o_success;
}
    2130:	81 e0       	ldi	r24, 0x01	; 1
    2132:	08 95       	ret

00002134 <micUsart0GetMultiProcessorMode>:

//Get the MPCMn: Multi-processor Communication Mode
Boolean micUsart0GetMultiProcessorMode( void )
{
	return ( UCSR0A & ( 1U << MPCM0 ) );
    2134:	80 91 c0 00 	lds	r24, 0x00C0
}
    2138:	81 70       	andi	r24, 0x01	; 1
    213a:	08 95       	ret

0000213c <micUsart1GetMultiProcessorMode>:
//Get the MPCMn: Multi-processor Communication Mode
Boolean micUsart1GetMultiProcessorMode( void )
{
	return ( UCSR1A & ( 1U << MPCM1 ) );
    213c:	80 91 c8 00 	lds	r24, 0x00C8
}
    2140:	81 70       	andi	r24, 0x01	; 1
    2142:	08 95       	ret

00002144 <micUsart0GetReceiptCompleted>:

//Get the RXCn: USART Receive Complete
Boolean micUsart0GetReceiptCompleted(void)
{
  return ( UCSR0A & ( 1U << RXC0 ) );
    2144:	80 91 c0 00 	lds	r24, 0x00C0
}
    2148:	80 78       	andi	r24, 0x80	; 128
    214a:	08 95       	ret

0000214c <micUsart1GetReceiptCompleted>:
//Get the RXCn: USART Receive Complete
Boolean micUsart1GetReceiptCompleted(void)
{
  return ( UCSR1A & ( 1U << RXC1 ) );
    214c:	80 91 c8 00 	lds	r24, 0x00C8
}
    2150:	80 78       	andi	r24, 0x80	; 128
    2152:	08 95       	ret

00002154 <micUsart0SetTransmitCompleted>:

//Set the TXCn: USART Transmit Complete
Boolean micUsart0SetTransmitCompleted(void)
{
	Boolean o_success = TRUE;
	UCSR0A |= ( 1U << TXC0);
    2154:	e0 ec       	ldi	r30, 0xC0	; 192
    2156:	f0 e0       	ldi	r31, 0x00	; 0
    2158:	80 81       	ld	r24, Z
    215a:	80 64       	ori	r24, 0x40	; 64
    215c:	80 83       	st	Z, r24
	return o_success;
}
    215e:	81 e0       	ldi	r24, 0x01	; 1
    2160:	08 95       	ret

00002162 <micUsart1SetTransmitCompleted>:
//Set the TXCn: USART Transmit Complete
Boolean micUsart1SetTransmitCompleted(void)
{
	Boolean o_success = TRUE;
	UCSR1A |= ( 1U << TXC1);
    2162:	e8 ec       	ldi	r30, 0xC8	; 200
    2164:	f0 e0       	ldi	r31, 0x00	; 0
    2166:	80 81       	ld	r24, Z
    2168:	80 64       	ori	r24, 0x40	; 64
    216a:	80 83       	st	Z, r24
	return o_success;
}
    216c:	81 e0       	ldi	r24, 0x01	; 1
    216e:	08 95       	ret

00002170 <micUsart0GetTransmitCompleted>:

//Get the TXCn: USART Transmit Complete
Boolean micUsart0GetTransmitCompleted(void)
{
  return ( UCSR0A & ( 1U << TXC0 ) );
    2170:	80 91 c0 00 	lds	r24, 0x00C0
}
    2174:	80 74       	andi	r24, 0x40	; 64
    2176:	08 95       	ret

00002178 <micUsart1GetTransmitCompleted>:
//Get the TXCn: USART Transmit Complete
Boolean micUsart1GetTransmitCompleted(void)
{
  return ( UCSR1A & ( 1U << TXC1 ) );
    2178:	80 91 c8 00 	lds	r24, 0x00C8
}
    217c:	80 74       	andi	r24, 0x40	; 64
    217e:	08 95       	ret

00002180 <micUsart0GetDataRegisterEmpty>:

//Get the UDREn: USART Data Register Empty
Boolean micUsart0GetDataRegisterEmpty(void)
{
  return ( UCSR0A & ( 1U << UDRE0 ) );
    2180:	80 91 c0 00 	lds	r24, 0x00C0
}
    2184:	80 72       	andi	r24, 0x20	; 32
    2186:	08 95       	ret

00002188 <micUsart1GetDataRegisterEmpty>:
//Get the UDREn: USART Data Register Empty
Boolean micUsart1GetDataRegisterEmpty(void)
{
  return ( UCSR1A & ( 1U << UDRE1 ) );
    2188:	80 91 c8 00 	lds	r24, 0x00C8
}
    218c:	80 72       	andi	r24, 0x20	; 32
    218e:	08 95       	ret

00002190 <micUsart0SetTransmitterEnable>:

//Set the TXENn: Transmitter Enable 0
Boolean micUsart0SetTransmitterEnable( void )
{
	Boolean o_success = TRUE;
	UCSR0B = UCSR0B | ( 1U << TXEN0);
    2190:	e1 ec       	ldi	r30, 0xC1	; 193
    2192:	f0 e0       	ldi	r31, 0x00	; 0
    2194:	80 81       	ld	r24, Z
    2196:	88 60       	ori	r24, 0x08	; 8
    2198:	80 83       	st	Z, r24
	return o_success;
}
    219a:	81 e0       	ldi	r24, 0x01	; 1
    219c:	08 95       	ret

0000219e <micUsart1SetTransmitterEnable>:
//Set the TXENn: Transmitter Enable 0
Boolean micUsart1SetTransmitterEnable( void )
{
	Boolean o_success = TRUE;
	UCSR1B = UCSR1B | ( 1U << TXEN1);
    219e:	e9 ec       	ldi	r30, 0xC9	; 201
    21a0:	f0 e0       	ldi	r31, 0x00	; 0
    21a2:	80 81       	ld	r24, Z
    21a4:	88 60       	ori	r24, 0x08	; 8
    21a6:	80 83       	st	Z, r24
	return o_success;
}
    21a8:	81 e0       	ldi	r24, 0x01	; 1
    21aa:	08 95       	ret

000021ac <micUsart0SetTransmitterDisable>:

//Set the TXENn: Transmitter Disable 0
Boolean micUsart0SetTransmitterDisable( void )
{
	Boolean o_success = TRUE;
	UCSR0B &= ~( 1U << TXEN0 );
    21ac:	e1 ec       	ldi	r30, 0xC1	; 193
    21ae:	f0 e0       	ldi	r31, 0x00	; 0
    21b0:	80 81       	ld	r24, Z
    21b2:	87 7f       	andi	r24, 0xF7	; 247
    21b4:	80 83       	st	Z, r24
	return o_success;
}
    21b6:	81 e0       	ldi	r24, 0x01	; 1
    21b8:	08 95       	ret

000021ba <micUsart1SetTransmitterDisable>:
//Set the TXENn: Transmitter Disable 0
Boolean micUsart1SetTransmitterDisable( void )
{
	Boolean o_success = TRUE;
	UCSR1B &= ~( 1U << TXEN1 );
    21ba:	e9 ec       	ldi	r30, 0xC9	; 201
    21bc:	f0 e0       	ldi	r31, 0x00	; 0
    21be:	80 81       	ld	r24, Z
    21c0:	87 7f       	andi	r24, 0xF7	; 247
    21c2:	80 83       	st	Z, r24
	return o_success;
}
    21c4:	81 e0       	ldi	r24, 0x01	; 1
    21c6:	08 95       	ret

000021c8 <micUsart0SetReceiverEnable>:

//Set the RXENn: Receiver Enable 0
Boolean micUsart0SetReceiverEnable( void )
{
	Boolean o_success = TRUE;
	UCSR0B = UCSR0B | ( 1U << RXEN0);
    21c8:	e1 ec       	ldi	r30, 0xC1	; 193
    21ca:	f0 e0       	ldi	r31, 0x00	; 0
    21cc:	80 81       	ld	r24, Z
    21ce:	80 61       	ori	r24, 0x10	; 16
    21d0:	80 83       	st	Z, r24
	return o_success;
}
    21d2:	81 e0       	ldi	r24, 0x01	; 1
    21d4:	08 95       	ret

000021d6 <micUsart1SetReceiverEnable>:
//Set the RXENn: Receiver Enable 0
Boolean micUsart1SetReceiverEnable( void )
{
	Boolean o_success = TRUE;
	UCSR1B = UCSR1B | ( 1U << RXEN1);
    21d6:	e9 ec       	ldi	r30, 0xC9	; 201
    21d8:	f0 e0       	ldi	r31, 0x00	; 0
    21da:	80 81       	ld	r24, Z
    21dc:	80 61       	ori	r24, 0x10	; 16
    21de:	80 83       	st	Z, r24
	return o_success;
}
    21e0:	81 e0       	ldi	r24, 0x01	; 1
    21e2:	08 95       	ret

000021e4 <micUsart0SetReceiverDisable>:

//Set the RXENn: Receiver Disable 0
Boolean micUsart0SetReceiverDisable( void )
{
	Boolean o_success = TRUE;
	UCSR0B &= ~( 1U << RXEN0 );
    21e4:	e1 ec       	ldi	r30, 0xC1	; 193
    21e6:	f0 e0       	ldi	r31, 0x00	; 0
    21e8:	80 81       	ld	r24, Z
    21ea:	8f 7e       	andi	r24, 0xEF	; 239
    21ec:	80 83       	st	Z, r24
	return o_success;
}
    21ee:	81 e0       	ldi	r24, 0x01	; 1
    21f0:	08 95       	ret

000021f2 <micUsart1SetReceiverDisable>:
//Set the RXENn: Receiver Disable 0
Boolean micUsart1SetReceiverDisable( void )
{
	Boolean o_success = TRUE;
	UCSR1B &= ~( 1U << RXEN1 );
    21f2:	e9 ec       	ldi	r30, 0xC9	; 201
    21f4:	f0 e0       	ldi	r31, 0x00	; 0
    21f6:	80 81       	ld	r24, Z
    21f8:	8f 7e       	andi	r24, 0xEF	; 239
    21fa:	80 83       	st	Z, r24
	return o_success;
}
    21fc:	81 e0       	ldi	r24, 0x01	; 1
    21fe:	08 95       	ret

00002200 <micUsart0SetDataSize>:

//Set the UCSZn : Character Size n
Boolean micUsart0SetDataSize( EUsartDataSize data_size )
{
	Boolean o_success = TRUE;
	UCSR0B = ( UCSR0B & ~(1U << UCSZ02)) |
    2200:	e1 ec       	ldi	r30, 0xC1	; 193
    2202:	f0 e0       	ldi	r31, 0x00	; 0
    2204:	90 81       	ld	r25, Z
    2206:	28 2f       	mov	r18, r24
    2208:	24 70       	andi	r18, 0x04	; 4
    220a:	9b 7f       	andi	r25, 0xFB	; 251
    220c:	92 2b       	or	r25, r18
    220e:	90 83       	st	Z, r25
			( data_size & (1U << UCSZ02));

	UCSR0C = ( UCSR0C & ~((1U << UCSZ01) | (1U << UCSZ00))) |
    2210:	e2 ec       	ldi	r30, 0xC2	; 194
    2212:	f0 e0       	ldi	r31, 0x00	; 0
    2214:	90 81       	ld	r25, Z
			( (Int8U)(data_size << 1U) & ((1U << UCSZ01) | (1U << UCSZ00)));
    2216:	88 0f       	add	r24, r24
{
	Boolean o_success = TRUE;
	UCSR0B = ( UCSR0B & ~(1U << UCSZ02)) |
			( data_size & (1U << UCSZ02));

	UCSR0C = ( UCSR0C & ~((1U << UCSZ01) | (1U << UCSZ00))) |
    2218:	86 70       	andi	r24, 0x06	; 6
    221a:	99 7f       	andi	r25, 0xF9	; 249
    221c:	89 2b       	or	r24, r25
    221e:	80 83       	st	Z, r24
			( (Int8U)(data_size << 1U) & ((1U << UCSZ01) | (1U << UCSZ00)));
	return o_success;
}
    2220:	81 e0       	ldi	r24, 0x01	; 1
    2222:	08 95       	ret

00002224 <micUsart1SetDataSize>:
//Set the UCSZn : Character Size n
Boolean micUsart1SetDataSize( EUsartDataSize data_size )
{
	Boolean o_success = TRUE;
	UCSR1B = ( UCSR1B & ~(1U << UCSZ12)) |
    2224:	e9 ec       	ldi	r30, 0xC9	; 201
    2226:	f0 e0       	ldi	r31, 0x00	; 0
    2228:	90 81       	ld	r25, Z
    222a:	28 2f       	mov	r18, r24
    222c:	24 70       	andi	r18, 0x04	; 4
    222e:	9b 7f       	andi	r25, 0xFB	; 251
    2230:	92 2b       	or	r25, r18
    2232:	90 83       	st	Z, r25
			( data_size & (1U << UCSZ12));

	UCSR1C = ( UCSR1C & ~((1U << UCSZ11) | (1U << UCSZ10))) |
    2234:	ea ec       	ldi	r30, 0xCA	; 202
    2236:	f0 e0       	ldi	r31, 0x00	; 0
    2238:	90 81       	ld	r25, Z
			( (Int8U)(data_size << 1U) & ((1U << UCSZ11) | (1U << UCSZ10)));
    223a:	88 0f       	add	r24, r24
{
	Boolean o_success = TRUE;
	UCSR1B = ( UCSR1B & ~(1U << UCSZ12)) |
			( data_size & (1U << UCSZ12));

	UCSR1C = ( UCSR1C & ~((1U << UCSZ11) | (1U << UCSZ10))) |
    223c:	86 70       	andi	r24, 0x06	; 6
    223e:	99 7f       	andi	r25, 0xF9	; 249
    2240:	89 2b       	or	r24, r25
    2242:	80 83       	st	Z, r24
			( (Int8U)(data_size << 1U) & ((1U << UCSZ11) | (1U << UCSZ10)));
	return o_success;
}
    2244:	81 e0       	ldi	r24, 0x01	; 1
    2246:	08 95       	ret

00002248 <micUsart0SetParityMode>:

//Set the UPMn1:0: Parity Mode
Boolean micUsart0SetParityMode( EUsartParityMode parity_mode )
{
	Boolean o_success = TRUE;
	UCSR0C = (UCSR0C & ~((1U << UPM01) | (1U << UPM00))) |
    2248:	e2 ec       	ldi	r30, 0xC2	; 194
    224a:	f0 e0       	ldi	r31, 0x00	; 0
    224c:	90 81       	ld	r25, Z
    224e:	80 73       	andi	r24, 0x30	; 48
    2250:	9f 7c       	andi	r25, 0xCF	; 207
    2252:	98 2b       	or	r25, r24
    2254:	90 83       	st	Z, r25
			(parity_mode & ((1U << UPM01) | (1U << UPM00)));
	return o_success;
}
    2256:	81 e0       	ldi	r24, 0x01	; 1
    2258:	08 95       	ret

0000225a <micUsart1SetParityMode>:
//Set the UPMn1:0: Parity Mode
Boolean micUsart1SetParityMode( EUsartParityMode parity_mode )
{
	Boolean o_success = TRUE;
	UCSR1C = (UCSR1C & ~((1U << UPM11) | (1U << UPM10))) |
    225a:	ea ec       	ldi	r30, 0xCA	; 202
    225c:	f0 e0       	ldi	r31, 0x00	; 0
    225e:	90 81       	ld	r25, Z
    2260:	80 73       	andi	r24, 0x30	; 48
    2262:	9f 7c       	andi	r25, 0xCF	; 207
    2264:	98 2b       	or	r25, r24
    2266:	90 83       	st	Z, r25
			(parity_mode & ((1U << UPM11) | (1U << UPM10)));
	return o_success;
}
    2268:	81 e0       	ldi	r24, 0x01	; 1
    226a:	08 95       	ret

0000226c <micUsart0SetStopBits>:

//Set the USBSn: Stop Bit Select
Boolean micUsart0SetStopBits( EUsartStopBits stop_bits)
{
	Boolean o_success = TRUE;
	UCSR0C = (UCSR0C & ~(1U << USBS0)) |
    226c:	e2 ec       	ldi	r30, 0xC2	; 194
    226e:	f0 e0       	ldi	r31, 0x00	; 0
    2270:	90 81       	ld	r25, Z
    2272:	88 70       	andi	r24, 0x08	; 8
    2274:	97 7f       	andi	r25, 0xF7	; 247
    2276:	98 2b       	or	r25, r24
    2278:	90 83       	st	Z, r25
			(stop_bits & (1U << USBS0));
	return o_success;
}
    227a:	81 e0       	ldi	r24, 0x01	; 1
    227c:	08 95       	ret

0000227e <micUsart1SetStopBits>:
//Set the USBSn: Stop Bit Select
Boolean micUsart1SetStopBits( EUsartStopBits stop_bits)
{
	Boolean o_success = TRUE;
	UCSR1C = (UCSR1C & ~(1U << USBS1)) |
    227e:	ea ec       	ldi	r30, 0xCA	; 202
    2280:	f0 e0       	ldi	r31, 0x00	; 0
    2282:	90 81       	ld	r25, Z
    2284:	88 70       	andi	r24, 0x08	; 8
    2286:	97 7f       	andi	r25, 0xF7	; 247
    2288:	98 2b       	or	r25, r24
    228a:	90 83       	st	Z, r25
			(stop_bits & (1U << USBS1));
	return o_success;
}
    228c:	81 e0       	ldi	r24, 0x01	; 1
    228e:	08 95       	ret

00002290 <micUsart0SetRxInterrupt>:

//Set RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart0SetRxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B |= (1U << RXCIE0);
    2290:	e1 ec       	ldi	r30, 0xC1	; 193
    2292:	f0 e0       	ldi	r31, 0x00	; 0
    2294:	80 81       	ld	r24, Z
    2296:	80 68       	ori	r24, 0x80	; 128
    2298:	80 83       	st	Z, r24

	return o_success;
}
    229a:	81 e0       	ldi	r24, 0x01	; 1
    229c:	08 95       	ret

0000229e <micUsart1SetRxInterrupt>:
//Set RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart1SetRxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B |= (1U << RXCIE1);
    229e:	e9 ec       	ldi	r30, 0xC9	; 201
    22a0:	f0 e0       	ldi	r31, 0x00	; 0
    22a2:	80 81       	ld	r24, Z
    22a4:	80 68       	ori	r24, 0x80	; 128
    22a6:	80 83       	st	Z, r24

	return o_success;
}
    22a8:	81 e0       	ldi	r24, 0x01	; 1
    22aa:	08 95       	ret

000022ac <micUsart0ClearRxInterrupt>:

//Clear RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart0ClearRxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B &= ~(1U << RXCIE0);
    22ac:	e1 ec       	ldi	r30, 0xC1	; 193
    22ae:	f0 e0       	ldi	r31, 0x00	; 0
    22b0:	80 81       	ld	r24, Z
    22b2:	8f 77       	andi	r24, 0x7F	; 127
    22b4:	80 83       	st	Z, r24

	return o_success;
}
    22b6:	81 e0       	ldi	r24, 0x01	; 1
    22b8:	08 95       	ret

000022ba <micUsart1ClearRxInterrupt>:
//Clear RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart1ClearRxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B &= ~(1U << RXCIE1);
    22ba:	e9 ec       	ldi	r30, 0xC9	; 201
    22bc:	f0 e0       	ldi	r31, 0x00	; 0
    22be:	80 81       	ld	r24, Z
    22c0:	8f 77       	andi	r24, 0x7F	; 127
    22c2:	80 83       	st	Z, r24

	return o_success;
}
    22c4:	81 e0       	ldi	r24, 0x01	; 1
    22c6:	08 95       	ret

000022c8 <micUsart0SetTxInterrupt>:

//Set TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart0SetTxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B |= (1U << TXCIE0);
    22c8:	e1 ec       	ldi	r30, 0xC1	; 193
    22ca:	f0 e0       	ldi	r31, 0x00	; 0
    22cc:	80 81       	ld	r24, Z
    22ce:	80 64       	ori	r24, 0x40	; 64
    22d0:	80 83       	st	Z, r24

	return o_success;
}
    22d2:	81 e0       	ldi	r24, 0x01	; 1
    22d4:	08 95       	ret

000022d6 <micUsart1SetTxInterrupt>:
//Set TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart1SetTxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B |= (1U << TXCIE1);
    22d6:	e9 ec       	ldi	r30, 0xC9	; 201
    22d8:	f0 e0       	ldi	r31, 0x00	; 0
    22da:	80 81       	ld	r24, Z
    22dc:	80 64       	ori	r24, 0x40	; 64
    22de:	80 83       	st	Z, r24

	return o_success;
}
    22e0:	81 e0       	ldi	r24, 0x01	; 1
    22e2:	08 95       	ret

000022e4 <micUsart0ClearTxInterrupt>:

//Clear TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart0ClearTxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B &= ~(1U << TXCIE0);
    22e4:	e1 ec       	ldi	r30, 0xC1	; 193
    22e6:	f0 e0       	ldi	r31, 0x00	; 0
    22e8:	80 81       	ld	r24, Z
    22ea:	8f 7b       	andi	r24, 0xBF	; 191
    22ec:	80 83       	st	Z, r24

	return o_success;
}
    22ee:	81 e0       	ldi	r24, 0x01	; 1
    22f0:	08 95       	ret

000022f2 <micUsart1ClearTxInterrupt>:
//Clear TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart1ClearTxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B &= ~(1U << TXCIE1);
    22f2:	e9 ec       	ldi	r30, 0xC9	; 201
    22f4:	f0 e0       	ldi	r31, 0x00	; 0
    22f6:	80 81       	ld	r24, Z
    22f8:	8f 7b       	andi	r24, 0xBF	; 191
    22fa:	80 83       	st	Z, r24

	return o_success;
}
    22fc:	81 e0       	ldi	r24, 0x01	; 1
    22fe:	08 95       	ret

00002300 <micUsart0SetDataRegisterEmptyInterrupt>:

//Set UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart0SetDataRegisterEmptyInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B |= (1U << UDRIE0);
    2300:	e1 ec       	ldi	r30, 0xC1	; 193
    2302:	f0 e0       	ldi	r31, 0x00	; 0
    2304:	80 81       	ld	r24, Z
    2306:	80 62       	ori	r24, 0x20	; 32
    2308:	80 83       	st	Z, r24

	return o_success;
}
    230a:	81 e0       	ldi	r24, 0x01	; 1
    230c:	08 95       	ret

0000230e <micUsart1SetDataRegisterEmptyInterrupt>:
//Set UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart1SetDataRegisterEmptyInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B |= (1U << UDRIE1);
    230e:	e9 ec       	ldi	r30, 0xC9	; 201
    2310:	f0 e0       	ldi	r31, 0x00	; 0
    2312:	80 81       	ld	r24, Z
    2314:	80 62       	ori	r24, 0x20	; 32
    2316:	80 83       	st	Z, r24

	return o_success;
}
    2318:	81 e0       	ldi	r24, 0x01	; 1
    231a:	08 95       	ret

0000231c <micUsart0ClearDataRegisterEmptyInterrupt>:

//Clear UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart0ClearDataRegisterEmptyInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B &= ~(1U << UDRIE0);
    231c:	e1 ec       	ldi	r30, 0xC1	; 193
    231e:	f0 e0       	ldi	r31, 0x00	; 0
    2320:	80 81       	ld	r24, Z
    2322:	8f 7d       	andi	r24, 0xDF	; 223
    2324:	80 83       	st	Z, r24

	return o_success;
}
    2326:	81 e0       	ldi	r24, 0x01	; 1
    2328:	08 95       	ret

0000232a <micUsart1ClearDataRegisterEmptyInterrupt>:
//Clear UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart1ClearDataRegisterEmptyInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B &= ~(1U << UDRIE1);
    232a:	e9 ec       	ldi	r30, 0xC9	; 201
    232c:	f0 e0       	ldi	r31, 0x00	; 0
    232e:	80 81       	ld	r24, Z
    2330:	8f 7d       	andi	r24, 0xDF	; 223
    2332:	80 83       	st	Z, r24

	return o_success;
}
    2334:	81 e0       	ldi	r24, 0x01	; 1
    2336:	08 95       	ret

00002338 <micUsart0SetSynchronousClockPolarity>:

//Set UCPOLn: Clock Polarity
Boolean micUsart0SetSynchronousClockPolarity( EUsartClockPolarity polarity )
{
	Boolean o_success = TRUE;
	UCSR0C = (UCSR0C & ~(1U << UCPOL0)) | (polarity & (1U << UCPOL0));
    2338:	e2 ec       	ldi	r30, 0xC2	; 194
    233a:	f0 e0       	ldi	r31, 0x00	; 0
    233c:	90 81       	ld	r25, Z
    233e:	81 70       	andi	r24, 0x01	; 1
    2340:	9e 7f       	andi	r25, 0xFE	; 254
    2342:	98 2b       	or	r25, r24
    2344:	90 83       	st	Z, r25
  
	return o_success;
}
    2346:	81 e0       	ldi	r24, 0x01	; 1
    2348:	08 95       	ret

0000234a <micUsart1SetSynchronousClockPolarity>:
//Set UCPOLn: Clock Polarity
Boolean micUsart1SetSynchronousClockPolarity( EUsartClockPolarity polarity )
{
	Boolean o_success = TRUE;
	UCSR1C = (UCSR1C & ~(1U << UCPOL1)) | (polarity & (1U << UCPOL1));
    234a:	ea ec       	ldi	r30, 0xCA	; 202
    234c:	f0 e0       	ldi	r31, 0x00	; 0
    234e:	90 81       	ld	r25, Z
    2350:	81 70       	andi	r24, 0x01	; 1
    2352:	9e 7f       	andi	r25, 0xFE	; 254
    2354:	98 2b       	or	r25, r24
    2356:	90 83       	st	Z, r25
  
	return o_success;
}
    2358:	81 e0       	ldi	r24, 0x01	; 1
    235a:	08 95       	ret

0000235c <micUsart0SetBaudRateAsynchronousNormalMode>:

//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart0SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
    235c:	ef 92       	push	r14
    235e:	ff 92       	push	r15
    2360:	0f 93       	push	r16
    2362:	1f 93       	push	r17
    2364:	7b 01       	movw	r14, r22
    2366:	8c 01       	movw	r16, r24
	Boolean o_success = FALSE;
	
	if( FALSE == micUsart0GetMultiProcessorMode( ) )
    2368:	0e 94 9a 10 	call	0x2134	; 0x2134 <micUsart0GetMultiProcessorMode>
    236c:	88 23       	and	r24, r24
    236e:	21 f5       	brne	.+72     	; 0x23b8 <micUsart0SetBaudRateAsynchronousNormalMode+0x5c>
	{
		if( E_USART_SPEED_NORMAL == micUsart0GetSpeedMode( ) )
    2370:	0e 94 7c 10 	call	0x20f8	; 0x20f8 <micUsart0GetSpeedMode>
    2374:	00 97       	sbiw	r24, 0x00	; 0
    2376:	11 f5       	brne	.+68     	; 0x23bc <micUsart0SetBaudRateAsynchronousNormalMode+0x60>
		{
			UBRR0 = ( CONF_FOSC_HZ / ( 16 * baudrate ) ) - 1 ; 
    2378:	ee 0c       	add	r14, r14
    237a:	ff 1c       	adc	r15, r15
    237c:	00 1f       	adc	r16, r16
    237e:	11 1f       	adc	r17, r17
    2380:	ee 0c       	add	r14, r14
    2382:	ff 1c       	adc	r15, r15
    2384:	00 1f       	adc	r16, r16
    2386:	11 1f       	adc	r17, r17
    2388:	a8 01       	movw	r20, r16
    238a:	97 01       	movw	r18, r14
    238c:	22 0f       	add	r18, r18
    238e:	33 1f       	adc	r19, r19
    2390:	44 1f       	adc	r20, r20
    2392:	55 1f       	adc	r21, r21
    2394:	22 0f       	add	r18, r18
    2396:	33 1f       	adc	r19, r19
    2398:	44 1f       	adc	r20, r20
    239a:	55 1f       	adc	r21, r21
    239c:	60 e0       	ldi	r22, 0x00	; 0
    239e:	74 e2       	ldi	r23, 0x24	; 36
    23a0:	84 ef       	ldi	r24, 0xF4	; 244
    23a2:	90 e0       	ldi	r25, 0x00	; 0
    23a4:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__udivmodsi4>
    23a8:	21 50       	subi	r18, 0x01	; 1
    23aa:	30 40       	sbci	r19, 0x00	; 0
    23ac:	30 93 c5 00 	sts	0x00C5, r19
    23b0:	20 93 c4 00 	sts	0x00C4, r18
			o_success = TRUE;
    23b4:	81 e0       	ldi	r24, 0x01	; 1
    23b6:	03 c0       	rjmp	.+6      	; 0x23be <micUsart0SetBaudRateAsynchronousNormalMode+0x62>
}

//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart0SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
	Boolean o_success = FALSE;
    23b8:	80 e0       	ldi	r24, 0x00	; 0
    23ba:	01 c0       	rjmp	.+2      	; 0x23be <micUsart0SetBaudRateAsynchronousNormalMode+0x62>
    23bc:	80 e0       	ldi	r24, 0x00	; 0
			o_success = TRUE;
		}
	}	
	
	return o_success;
}	
    23be:	1f 91       	pop	r17
    23c0:	0f 91       	pop	r16
    23c2:	ff 90       	pop	r15
    23c4:	ef 90       	pop	r14
    23c6:	08 95       	ret

000023c8 <micUsart1SetBaudRateAsynchronousNormalMode>:
//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart1SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
    23c8:	ef 92       	push	r14
    23ca:	ff 92       	push	r15
    23cc:	0f 93       	push	r16
    23ce:	1f 93       	push	r17
    23d0:	7b 01       	movw	r14, r22
    23d2:	8c 01       	movw	r16, r24
	Boolean o_success = FALSE;
	
	if( FALSE == micUsart1GetMultiProcessorMode( ) )
    23d4:	0e 94 9e 10 	call	0x213c	; 0x213c <micUsart1GetMultiProcessorMode>
    23d8:	88 23       	and	r24, r24
    23da:	21 f5       	brne	.+72     	; 0x2424 <micUsart1SetBaudRateAsynchronousNormalMode+0x5c>
	{
		if( E_USART_SPEED_NORMAL == micUsart1GetSpeedMode( ) )
    23dc:	0e 94 84 10 	call	0x2108	; 0x2108 <micUsart1GetSpeedMode>
    23e0:	00 97       	sbiw	r24, 0x00	; 0
    23e2:	11 f5       	brne	.+68     	; 0x2428 <micUsart1SetBaudRateAsynchronousNormalMode+0x60>
		{
			UBRR1 = ( CONF_FOSC_HZ / ( 16 * baudrate ) ) - 1 ; 
    23e4:	ee 0c       	add	r14, r14
    23e6:	ff 1c       	adc	r15, r15
    23e8:	00 1f       	adc	r16, r16
    23ea:	11 1f       	adc	r17, r17
    23ec:	ee 0c       	add	r14, r14
    23ee:	ff 1c       	adc	r15, r15
    23f0:	00 1f       	adc	r16, r16
    23f2:	11 1f       	adc	r17, r17
    23f4:	a8 01       	movw	r20, r16
    23f6:	97 01       	movw	r18, r14
    23f8:	22 0f       	add	r18, r18
    23fa:	33 1f       	adc	r19, r19
    23fc:	44 1f       	adc	r20, r20
    23fe:	55 1f       	adc	r21, r21
    2400:	22 0f       	add	r18, r18
    2402:	33 1f       	adc	r19, r19
    2404:	44 1f       	adc	r20, r20
    2406:	55 1f       	adc	r21, r21
    2408:	60 e0       	ldi	r22, 0x00	; 0
    240a:	74 e2       	ldi	r23, 0x24	; 36
    240c:	84 ef       	ldi	r24, 0xF4	; 244
    240e:	90 e0       	ldi	r25, 0x00	; 0
    2410:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__udivmodsi4>
    2414:	21 50       	subi	r18, 0x01	; 1
    2416:	30 40       	sbci	r19, 0x00	; 0
    2418:	30 93 cd 00 	sts	0x00CD, r19
    241c:	20 93 cc 00 	sts	0x00CC, r18
			o_success = TRUE;
    2420:	81 e0       	ldi	r24, 0x01	; 1
    2422:	03 c0       	rjmp	.+6      	; 0x242a <micUsart1SetBaudRateAsynchronousNormalMode+0x62>
	return o_success;
}	
//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart1SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
	Boolean o_success = FALSE;
    2424:	80 e0       	ldi	r24, 0x00	; 0
    2426:	01 c0       	rjmp	.+2      	; 0x242a <micUsart1SetBaudRateAsynchronousNormalMode+0x62>
    2428:	80 e0       	ldi	r24, 0x00	; 0
			o_success = TRUE;
		}
	}	
	
	return o_success;
}	
    242a:	1f 91       	pop	r17
    242c:	0f 91       	pop	r16
    242e:	ff 90       	pop	r15
    2430:	ef 90       	pop	r14
    2432:	08 95       	ret

00002434 <micUsart0SetBaudRateAsynchronousDoubleSpeedMode>:

//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart0SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
    2434:	ef 92       	push	r14
    2436:	ff 92       	push	r15
    2438:	0f 93       	push	r16
    243a:	1f 93       	push	r17
    243c:	7b 01       	movw	r14, r22
    243e:	8c 01       	movw	r16, r24
	Boolean o_success = FALSE;
	
	if( FALSE == micUsart0GetMultiProcessorMode( ) )
    2440:	0e 94 9a 10 	call	0x2134	; 0x2134 <micUsart0GetMultiProcessorMode>
    2444:	88 23       	and	r24, r24
    2446:	09 f5       	brne	.+66     	; 0x248a <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0x56>
	{
		if( E_USART_SPEED_HIGH_SPEED == micUsart0GetSpeedMode( ) )
    2448:	0e 94 7c 10 	call	0x20f8	; 0x20f8 <micUsart0GetSpeedMode>
    244c:	82 30       	cpi	r24, 0x02	; 2
    244e:	91 05       	cpc	r25, r1
    2450:	f1 f4       	brne	.+60     	; 0x248e <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0x5a>
		{
			UBRR0 = ( CONF_FOSC_HZ / ( 8 * baudrate ) ) - 1 ; 
    2452:	ee 0c       	add	r14, r14
    2454:	ff 1c       	adc	r15, r15
    2456:	00 1f       	adc	r16, r16
    2458:	11 1f       	adc	r17, r17
    245a:	ee 0c       	add	r14, r14
    245c:	ff 1c       	adc	r15, r15
    245e:	00 1f       	adc	r16, r16
    2460:	11 1f       	adc	r17, r17
    2462:	a8 01       	movw	r20, r16
    2464:	97 01       	movw	r18, r14
    2466:	22 0f       	add	r18, r18
    2468:	33 1f       	adc	r19, r19
    246a:	44 1f       	adc	r20, r20
    246c:	55 1f       	adc	r21, r21
    246e:	60 e0       	ldi	r22, 0x00	; 0
    2470:	74 e2       	ldi	r23, 0x24	; 36
    2472:	84 ef       	ldi	r24, 0xF4	; 244
    2474:	90 e0       	ldi	r25, 0x00	; 0
    2476:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__udivmodsi4>
    247a:	21 50       	subi	r18, 0x01	; 1
    247c:	30 40       	sbci	r19, 0x00	; 0
    247e:	30 93 c5 00 	sts	0x00C5, r19
    2482:	20 93 c4 00 	sts	0x00C4, r18
			o_success = TRUE;
    2486:	81 e0       	ldi	r24, 0x01	; 1
    2488:	03 c0       	rjmp	.+6      	; 0x2490 <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0x5c>
}	

//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart0SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
    248a:	80 e0       	ldi	r24, 0x00	; 0
    248c:	01 c0       	rjmp	.+2      	; 0x2490 <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0x5c>
    248e:	80 e0       	ldi	r24, 0x00	; 0
		
		}	
	}
	
	return o_success;
}
    2490:	1f 91       	pop	r17
    2492:	0f 91       	pop	r16
    2494:	ff 90       	pop	r15
    2496:	ef 90       	pop	r14
    2498:	08 95       	ret

0000249a <micUsart1SetBaudRateAsynchronousDoubleSpeedMode>:
//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart1SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
    249a:	ef 92       	push	r14
    249c:	ff 92       	push	r15
    249e:	0f 93       	push	r16
    24a0:	1f 93       	push	r17
    24a2:	7b 01       	movw	r14, r22
    24a4:	8c 01       	movw	r16, r24
	Boolean o_success = FALSE;
	
	if( FALSE == micUsart1GetMultiProcessorMode( ) )
    24a6:	0e 94 9e 10 	call	0x213c	; 0x213c <micUsart1GetMultiProcessorMode>
    24aa:	88 23       	and	r24, r24
    24ac:	09 f5       	brne	.+66     	; 0x24f0 <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0x56>
	{
		if( E_USART_SPEED_HIGH_SPEED == micUsart1GetSpeedMode( ) )
    24ae:	0e 94 84 10 	call	0x2108	; 0x2108 <micUsart1GetSpeedMode>
    24b2:	82 30       	cpi	r24, 0x02	; 2
    24b4:	91 05       	cpc	r25, r1
    24b6:	f1 f4       	brne	.+60     	; 0x24f4 <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0x5a>
		{
			UBRR1 = ( CONF_FOSC_HZ / ( 8 * baudrate ) ) - 1 ; 
    24b8:	ee 0c       	add	r14, r14
    24ba:	ff 1c       	adc	r15, r15
    24bc:	00 1f       	adc	r16, r16
    24be:	11 1f       	adc	r17, r17
    24c0:	ee 0c       	add	r14, r14
    24c2:	ff 1c       	adc	r15, r15
    24c4:	00 1f       	adc	r16, r16
    24c6:	11 1f       	adc	r17, r17
    24c8:	a8 01       	movw	r20, r16
    24ca:	97 01       	movw	r18, r14
    24cc:	22 0f       	add	r18, r18
    24ce:	33 1f       	adc	r19, r19
    24d0:	44 1f       	adc	r20, r20
    24d2:	55 1f       	adc	r21, r21
    24d4:	60 e0       	ldi	r22, 0x00	; 0
    24d6:	74 e2       	ldi	r23, 0x24	; 36
    24d8:	84 ef       	ldi	r24, 0xF4	; 244
    24da:	90 e0       	ldi	r25, 0x00	; 0
    24dc:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__udivmodsi4>
    24e0:	21 50       	subi	r18, 0x01	; 1
    24e2:	30 40       	sbci	r19, 0x00	; 0
    24e4:	30 93 cd 00 	sts	0x00CD, r19
    24e8:	20 93 cc 00 	sts	0x00CC, r18
			o_success = TRUE;
    24ec:	81 e0       	ldi	r24, 0x01	; 1
    24ee:	03 c0       	rjmp	.+6      	; 0x24f6 <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0x5c>
	return o_success;
}
//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart1SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
    24f0:	80 e0       	ldi	r24, 0x00	; 0
    24f2:	01 c0       	rjmp	.+2      	; 0x24f6 <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0x5c>
    24f4:	80 e0       	ldi	r24, 0x00	; 0
		
		}	
	}
	
	return o_success;
}
    24f6:	1f 91       	pop	r17
    24f8:	0f 91       	pop	r16
    24fa:	ff 90       	pop	r15
    24fc:	ef 90       	pop	r14
    24fe:	08 95       	ret

00002500 <micUsart0SetBaudRateSynchronousMasterMode>:

//Set UBRRn: Baud Rate Synchronous Master mode
Boolean micUsart0SetBaudRateSynchronousMasterMode( EUsartBaudRate baudrate )
{	
    2500:	ef 92       	push	r14
    2502:	ff 92       	push	r15
    2504:	0f 93       	push	r16
    2506:	1f 93       	push	r17
    2508:	7b 01       	movw	r14, r22
    250a:	8c 01       	movw	r16, r24
	Boolean o_success = FALSE;
	
	if( TRUE == micUsart0GetMultiProcessorMode( ) )
    250c:	0e 94 9a 10 	call	0x2134	; 0x2134 <micUsart0GetMultiProcessorMode>
    2510:	81 30       	cpi	r24, 0x01	; 1
    2512:	a1 f4       	brne	.+40     	; 0x253c <micUsart0SetBaudRateSynchronousMasterMode+0x3c>
	{
		UBRR0 = ( CONF_FOSC_HZ / ( 2 * baudrate ) ) - 1 ; 
    2514:	a8 01       	movw	r20, r16
    2516:	97 01       	movw	r18, r14
    2518:	22 0f       	add	r18, r18
    251a:	33 1f       	adc	r19, r19
    251c:	44 1f       	adc	r20, r20
    251e:	55 1f       	adc	r21, r21
    2520:	60 e0       	ldi	r22, 0x00	; 0
    2522:	74 e2       	ldi	r23, 0x24	; 36
    2524:	84 ef       	ldi	r24, 0xF4	; 244
    2526:	90 e0       	ldi	r25, 0x00	; 0
    2528:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__udivmodsi4>
    252c:	21 50       	subi	r18, 0x01	; 1
    252e:	30 40       	sbci	r19, 0x00	; 0
    2530:	30 93 c5 00 	sts	0x00C5, r19
    2534:	20 93 c4 00 	sts	0x00C4, r18
		o_success = TRUE;
    2538:	81 e0       	ldi	r24, 0x01	; 1
    253a:	01 c0       	rjmp	.+2      	; 0x253e <micUsart0SetBaudRateSynchronousMasterMode+0x3e>
}

//Set UBRRn: Baud Rate Synchronous Master mode
Boolean micUsart0SetBaudRateSynchronousMasterMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
    253c:	80 e0       	ldi	r24, 0x00	; 0
		UBRR0 = ( CONF_FOSC_HZ / ( 2 * baudrate ) ) - 1 ; 
		o_success = TRUE;
	}
	
	return o_success;
}
    253e:	1f 91       	pop	r17
    2540:	0f 91       	pop	r16
    2542:	ff 90       	pop	r15
    2544:	ef 90       	pop	r14
    2546:	08 95       	ret

00002548 <micUsart1SetBaudRateSynchronousMasterMode>:
//Set UBRRn: Baud Rate Synchronous Master mode
Boolean micUsart1SetBaudRateSynchronousMasterMode( EUsartBaudRate baudrate )
{	
    2548:	ef 92       	push	r14
    254a:	ff 92       	push	r15
    254c:	0f 93       	push	r16
    254e:	1f 93       	push	r17
    2550:	7b 01       	movw	r14, r22
    2552:	8c 01       	movw	r16, r24
	Boolean o_success = FALSE;
	
	if( TRUE == micUsart1GetMultiProcessorMode( ) )
    2554:	0e 94 9e 10 	call	0x213c	; 0x213c <micUsart1GetMultiProcessorMode>
    2558:	81 30       	cpi	r24, 0x01	; 1
    255a:	a1 f4       	brne	.+40     	; 0x2584 <micUsart1SetBaudRateSynchronousMasterMode+0x3c>
	{
		UBRR1 = ( CONF_FOSC_HZ / ( 2 * baudrate ) ) - 1 ; 
    255c:	a8 01       	movw	r20, r16
    255e:	97 01       	movw	r18, r14
    2560:	22 0f       	add	r18, r18
    2562:	33 1f       	adc	r19, r19
    2564:	44 1f       	adc	r20, r20
    2566:	55 1f       	adc	r21, r21
    2568:	60 e0       	ldi	r22, 0x00	; 0
    256a:	74 e2       	ldi	r23, 0x24	; 36
    256c:	84 ef       	ldi	r24, 0xF4	; 244
    256e:	90 e0       	ldi	r25, 0x00	; 0
    2570:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__udivmodsi4>
    2574:	21 50       	subi	r18, 0x01	; 1
    2576:	30 40       	sbci	r19, 0x00	; 0
    2578:	30 93 cd 00 	sts	0x00CD, r19
    257c:	20 93 cc 00 	sts	0x00CC, r18
		o_success = TRUE;
    2580:	81 e0       	ldi	r24, 0x01	; 1
    2582:	01 c0       	rjmp	.+2      	; 0x2586 <micUsart1SetBaudRateSynchronousMasterMode+0x3e>
	return o_success;
}
//Set UBRRn: Baud Rate Synchronous Master mode
Boolean micUsart1SetBaudRateSynchronousMasterMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
    2584:	80 e0       	ldi	r24, 0x00	; 0
		UBRR1 = ( CONF_FOSC_HZ / ( 2 * baudrate ) ) - 1 ; 
		o_success = TRUE;
	}
	
	return o_success;
    2586:	1f 91       	pop	r17
    2588:	0f 91       	pop	r16
    258a:	ff 90       	pop	r15
    258c:	ef 90       	pop	r14
    258e:	08 95       	ret

00002590 <main>:
static Boolean MainInitSystemDrivers(void)
{
	Boolean o_success = TRUE;
	
	//init des drivers
	DrvUart();
    2590:	0e 94 25 0a 	call	0x144a	; 0x144a <DrvUart>
	DrvTimer();
    2594:	0e 94 a4 09 	call	0x1348	; 0x1348 <DrvTimer>
	DrvEvent();
    2598:	0e 94 89 05 	call	0xb12	; 0xb12 <DrvEvent>
	DrvAdc();
    259c:	0e 94 76 05 	call	0xaec	; 0xaec <DrvAdc>
	DrvI2C();
    25a0:	0e 94 b9 05 	call	0xb72	; 0xb72 <DrvI2C>
		
	//on active la pin d'alim du control des LDR et des yeux
	micIoPortsConfigureOutput(CONF_CMD_ALIM_LDR);
    25a4:	8a e0       	ldi	r24, 0x0A	; 10
    25a6:	90 e0       	ldi	r25, 0x00	; 0
    25a8:	0e 94 a5 0e 	call	0x1d4a	; 0x1d4a <micIoPortsConfigureOutput>
	micIoPortsConfigureToLowLevel(CONF_CMD_ALIM_LDR);
    25ac:	8a e0       	ldi	r24, 0x0A	; 10
    25ae:	90 e0       	ldi	r25, 0x00	; 0
    25b0:	0e 94 33 0e 	call	0x1c66	; 0x1c66 <micIoPortsConfigureToLowLevel>
	
	//on active la pin d'alim du control de l'ultrason
	micIoPortsConfigureOutput(CONF_CMD_ALIM_ULTRASON);
    25b4:	89 e0       	ldi	r24, 0x09	; 9
    25b6:	90 e0       	ldi	r25, 0x00	; 0
    25b8:	0e 94 a5 0e 	call	0x1d4a	; 0x1d4a <micIoPortsConfigureOutput>
	micIoPortsConfigureToLowLevel(CONF_CMD_ALIM_ULTRASON);
    25bc:	89 e0       	ldi	r24, 0x09	; 9
    25be:	90 e0       	ldi	r25, 0x00	; 0
    25c0:	0e 94 33 0e 	call	0x1c66	; 0x1c66 <micIoPortsConfigureToLowLevel>
static Boolean MainInitSystemControl( void ) 
{
	Boolean o_success = TRUE;
	
	//init des controls
	CtrlUartProtocole();
    25c4:	0e 94 20 04 	call	0x840	; 0x840 <CtrlUartProtocole>
	CtrlUltraSon();
    25c8:	0e 94 c0 04 	call	0x980	; 0x980 <CtrlUltraSon>
	//CtrlMicrophone();
	CtrlEye();
    25cc:	0e 94 21 03 	call	0x642	; 0x642 <CtrlEye>
	CtrlLight();
    25d0:	0e 94 88 03 	call	0x710	; 0x710 <CtrlLight>
	CtrlCamera();
    25d4:	0e 94 77 00 	call	0xee	; 0xee <CtrlCamera>
	
	//on lance nos controles
	MainInitSystemControl();
	
	//lance les its
	DrvInterruptSetAllInterrupts();
    25d8:	0e 94 18 07 	call	0xe30	; 0xe30 <DrvInterruptSetAllInterrupts>

	//on a fini l'init 
	CtrlEyeBlink(3);
    25dc:	83 e0       	ldi	r24, 0x03	; 3
    25de:	0e 94 5c 03 	call	0x6b8	; 0x6b8 <CtrlEyeBlink>
	
	//on boucle
    while( TRUE )
    {
		//on prend les events 
		main_event_flags = DrvEventGetEvent();
    25e2:	0e 94 9d 05 	call	0xb3a	; 0xb3a <DrvEventGetEvent>
    25e6:	90 93 14 14 	sts	0x1414, r25
    25ea:	80 93 13 14 	sts	0x1413, r24

//excecution du dispatcher d'evenement
static void MainSystemControlDispatcher( void )
{
	//get next event
	if(main_event_flags > 0)
    25ee:	00 97       	sbiw	r24, 0x00	; 0
    25f0:	a1 f0       	breq	.+40     	; 0x261a <main+0x8a>
	{
		//on dispatch l'event 
		CtrlUartProtocoleDispatcher( main_event_flags );
    25f2:	0e 94 21 04 	call	0x842	; 0x842 <CtrlUartProtocoleDispatcher>
		CtrlUltraSonDispatcher( main_event_flags );
    25f6:	80 91 13 14 	lds	r24, 0x1413
    25fa:	90 91 14 14 	lds	r25, 0x1414
    25fe:	0e 94 f5 04 	call	0x9ea	; 0x9ea <CtrlUltraSonDispatcher>
		CtrlLightDispatcher( main_event_flags );
    2602:	80 91 13 14 	lds	r24, 0x1413
    2606:	90 91 14 14 	lds	r25, 0x1414
    260a:	0e 94 cb 03 	call	0x796	; 0x796 <CtrlLightDispatcher>
		CtrlCameraDispatcher( main_event_flags );
    260e:	80 91 13 14 	lds	r24, 0x1413
    2612:	90 91 14 14 	lds	r25, 0x1414
    2616:	0e 94 b1 00 	call	0x162	; 0x162 <CtrlCameraDispatcher>
		
		//excecution du dispatcher d'evenements
		MainSystemControlDispatcher( );
				
		//on kill les events
		DrvEventKillEvent( main_event_flags );	
    261a:	80 91 13 14 	lds	r24, 0x1413
    261e:	90 91 14 14 	lds	r25, 0x1414
    2622:	0e 94 8e 05 	call	0xb1c	; 0xb1c <DrvEventKillEvent>
    }
    2626:	dd cf       	rjmp	.-70     	; 0x25e2 <main+0x52>

00002628 <TlsStringSearchChar>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//search un caractere dans une string
Int8U TlsStringSearchChar(Char* string, Char caract, Int8U end)
{
	Int8U index_caract = 0U;
	for ( Int8U loop_end = 0; loop_end < end ; loop_end ++)
    2628:	44 23       	and	r20, r20
    262a:	79 f0       	breq	.+30     	; 0x264a <TlsStringSearchChar+0x22>
	{
		if( string[ loop_end ] == caract )
    262c:	fc 01       	movw	r30, r24
    262e:	20 81       	ld	r18, Z
    2630:	26 17       	cp	r18, r22
    2632:	69 f0       	breq	.+26     	; 0x264e <TlsStringSearchChar+0x26>
#include "tools_string.h"


/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//search un caractere dans une string
Int8U TlsStringSearchChar(Char* string, Char caract, Int8U end)
    2634:	31 96       	adiw	r30, 0x01	; 1
{
	Int8U index_caract = 0U;
	for ( Int8U loop_end = 0; loop_end < end ; loop_end ++)
    2636:	80 e0       	ldi	r24, 0x00	; 0
    2638:	03 c0       	rjmp	.+6      	; 0x2640 <TlsStringSearchChar+0x18>
	{
		if( string[ loop_end ] == caract )
    263a:	91 91       	ld	r25, Z+
    263c:	96 17       	cp	r25, r22
    263e:	41 f0       	breq	.+16     	; 0x2650 <TlsStringSearchChar+0x28>
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//search un caractere dans une string
Int8U TlsStringSearchChar(Char* string, Char caract, Int8U end)
{
	Int8U index_caract = 0U;
	for ( Int8U loop_end = 0; loop_end < end ; loop_end ++)
    2640:	8f 5f       	subi	r24, 0xFF	; 255
    2642:	84 17       	cp	r24, r20
    2644:	d0 f3       	brcs	.-12     	; 0x263a <TlsStringSearchChar+0x12>

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//search un caractere dans une string
Int8U TlsStringSearchChar(Char* string, Char caract, Int8U end)
{
	Int8U index_caract = 0U;
    2646:	80 e0       	ldi	r24, 0x00	; 0
    2648:	08 95       	ret
    264a:	80 e0       	ldi	r24, 0x00	; 0
    264c:	08 95       	ret
	for ( Int8U loop_end = 0; loop_end < end ; loop_end ++)
    264e:	80 e0       	ldi	r24, 0x00	; 0
			index_caract = loop_end;
			break;		
		}
	}	
	return index_caract;
}
    2650:	08 95       	ret

00002652 <TlsStringConvertByteToAscii>:

//converti un byte ASCII en byte hex  9 => '9' 
Boolean TlsStringConvertByteToAscii(Int8U data_in ,Int8U *data_out)
{
	if( ( data_in >= 0 ) && ( data_in <= 9 ) )
    2652:	8a 30       	cpi	r24, 0x0A	; 10
    2654:	28 f4       	brcc	.+10     	; 0x2660 <TlsStringConvertByteToAscii+0xe>
	{
		data_out[0U] = data_in + '0';	
    2656:	80 5d       	subi	r24, 0xD0	; 208
    2658:	fb 01       	movw	r30, r22
    265a:	80 83       	st	Z, r24
		return TRUE;
    265c:	81 e0       	ldi	r24, 0x01	; 1
    265e:	08 95       	ret
	}
	return FALSE;
    2660:	80 e0       	ldi	r24, 0x00	; 0
}
    2662:	08 95       	ret

00002664 <TlsStringConvertBytesToAscii>:

//converti un byte ASCII en bytes hex  9 => '9' hex  250 => '250' 
Boolean TlsStringConvertBytesToAscii(Int8U data_in ,Int8U data_out[4], Int8U *lenght)
{
    2664:	4f 92       	push	r4
    2666:	5f 92       	push	r5
    2668:	6f 92       	push	r6
    266a:	7f 92       	push	r7
    266c:	8f 92       	push	r8
    266e:	9f 92       	push	r9
    2670:	bf 92       	push	r11
    2672:	cf 92       	push	r12
    2674:	df 92       	push	r13
    2676:	ef 92       	push	r14
    2678:	ff 92       	push	r15
    267a:	0f 93       	push	r16
    267c:	1f 93       	push	r17
    267e:	df 93       	push	r29
    2680:	cf 93       	push	r28
    2682:	0f 92       	push	r0
    2684:	cd b7       	in	r28, 0x3d	; 61
    2686:	de b7       	in	r29, 0x3e	; 62
    2688:	4b 01       	movw	r8, r22
    268a:	8a 01       	movw	r16, r20
	Int16U unit = 1000U;
	*lenght = 0;
    268c:	fa 01       	movw	r30, r20
    268e:	10 82       	st	Z, r1
	Int16U temp_data = data_in;
	
	if( data_in == 0 )
    2690:	88 23       	and	r24, r24
    2692:	41 f4       	brne	.+16     	; 0x26a4 <TlsStringConvertBytesToAscii+0x40>
	{
		data_out[*lenght] = 0x30;
    2694:	80 e3       	ldi	r24, 0x30	; 48
    2696:	fb 01       	movw	r30, r22
    2698:	80 83       	st	Z, r24
		*lenght +=1U;
    269a:	fa 01       	movw	r30, r20
    269c:	80 81       	ld	r24, Z
    269e:	8f 5f       	subi	r24, 0xFF	; 255
    26a0:	80 83       	st	Z, r24
    26a2:	3f c0       	rjmp	.+126    	; 0x2722 <TlsStringConvertBytesToAscii+0xbe>
//converti un byte ASCII en bytes hex  9 => '9' hex  250 => '250' 
Boolean TlsStringConvertBytesToAscii(Int8U data_in ,Int8U data_out[4], Int8U *lenght)
{
	Int16U unit = 1000U;
	*lenght = 0;
	Int16U temp_data = data_in;
    26a4:	e8 2e       	mov	r14, r24
    26a6:	ff 24       	eor	r15, r15
    26a8:	bb 24       	eor	r11, r11
    26aa:	68 94       	set
    26ac:	b2 f8       	bld	r11, 2
    26ae:	0f 2e       	mov	r0, r31
    26b0:	f8 ee       	ldi	r31, 0xE8	; 232
    26b2:	cf 2e       	mov	r12, r31
    26b4:	f3 e0       	ldi	r31, 0x03	; 3
    26b6:	df 2e       	mov	r13, r31
    26b8:	f0 2d       	mov	r31, r0
		for ( Int8U loop_end = 0; loop_end < 4U ; loop_end ++)
		{
			if(( (temp_data / unit) > 0U) || (*lenght > 0)) 
			{
				Int8U val = 0U;
				TlsStringConvertByteToAscii((temp_data / unit),&val);
    26ba:	2e 01       	movw	r4, r28
    26bc:	08 94       	sec
    26be:	41 1c       	adc	r4, r1
    26c0:	51 1c       	adc	r5, r1
				temp_data -= ((temp_data / unit) * unit);
				data_out[*lenght] = val;
				*lenght +=1U;
			
			}
			unit /=10;
    26c2:	0f 2e       	mov	r0, r31
    26c4:	fa e0       	ldi	r31, 0x0A	; 10
    26c6:	6f 2e       	mov	r6, r31
    26c8:	77 24       	eor	r7, r7
    26ca:	f0 2d       	mov	r31, r0
	}
	else
	{
		for ( Int8U loop_end = 0; loop_end < 4U ; loop_end ++)
		{
			if(( (temp_data / unit) > 0U) || (*lenght > 0)) 
    26cc:	8e 2d       	mov	r24, r14
    26ce:	9f 2d       	mov	r25, r15
    26d0:	b6 01       	movw	r22, r12
    26d2:	0e 94 dd 13 	call	0x27ba	; 0x27ba <__udivmodhi4>
    26d6:	61 15       	cp	r22, r1
    26d8:	71 05       	cpc	r23, r1
    26da:	21 f4       	brne	.+8      	; 0x26e4 <TlsStringConvertBytesToAscii+0x80>
    26dc:	f8 01       	movw	r30, r16
    26de:	80 81       	ld	r24, Z
    26e0:	88 23       	and	r24, r24
    26e2:	b9 f0       	breq	.+46     	; 0x2712 <TlsStringConvertBytesToAscii+0xae>
			{
				Int8U val = 0U;
    26e4:	19 82       	std	Y+1, r1	; 0x01
				TlsStringConvertByteToAscii((temp_data / unit),&val);
    26e6:	86 2f       	mov	r24, r22
    26e8:	b2 01       	movw	r22, r4
    26ea:	0e 94 29 13 	call	0x2652	; 0x2652 <TlsStringConvertByteToAscii>
				temp_data -= ((temp_data / unit) * unit);
    26ee:	8e 2d       	mov	r24, r14
    26f0:	9f 2d       	mov	r25, r15
    26f2:	b6 01       	movw	r22, r12
    26f4:	0e 94 dd 13 	call	0x27ba	; 0x27ba <__udivmodhi4>
    26f8:	e8 2e       	mov	r14, r24
    26fa:	f9 2e       	mov	r15, r25
				data_out[*lenght] = val;
    26fc:	f8 01       	movw	r30, r16
    26fe:	80 81       	ld	r24, Z
    2700:	f4 01       	movw	r30, r8
    2702:	e8 0f       	add	r30, r24
    2704:	f1 1d       	adc	r31, r1
    2706:	89 81       	ldd	r24, Y+1	; 0x01
    2708:	80 83       	st	Z, r24
				*lenght +=1U;
    270a:	f8 01       	movw	r30, r16
    270c:	80 81       	ld	r24, Z
    270e:	8f 5f       	subi	r24, 0xFF	; 255
    2710:	80 83       	st	Z, r24
    2712:	ba 94       	dec	r11
		data_out[*lenght] = 0x30;
		*lenght +=1U;
	}
	else
	{
		for ( Int8U loop_end = 0; loop_end < 4U ; loop_end ++)
    2714:	31 f0       	breq	.+12     	; 0x2722 <TlsStringConvertBytesToAscii+0xbe>
				temp_data -= ((temp_data / unit) * unit);
				data_out[*lenght] = val;
				*lenght +=1U;
			
			}
			unit /=10;
    2716:	c6 01       	movw	r24, r12
    2718:	b3 01       	movw	r22, r6
    271a:	0e 94 dd 13 	call	0x27ba	; 0x27ba <__udivmodhi4>
    271e:	6b 01       	movw	r12, r22
    2720:	d5 cf       	rjmp	.-86     	; 0x26cc <TlsStringConvertBytesToAscii+0x68>
		}
	}		
}
    2722:	0f 90       	pop	r0
    2724:	cf 91       	pop	r28
    2726:	df 91       	pop	r29
    2728:	1f 91       	pop	r17
    272a:	0f 91       	pop	r16
    272c:	ff 90       	pop	r15
    272e:	ef 90       	pop	r14
    2730:	df 90       	pop	r13
    2732:	cf 90       	pop	r12
    2734:	bf 90       	pop	r11
    2736:	9f 90       	pop	r9
    2738:	8f 90       	pop	r8
    273a:	7f 90       	pop	r7
    273c:	6f 90       	pop	r6
    273e:	5f 90       	pop	r5
    2740:	4f 90       	pop	r4
    2742:	08 95       	ret

00002744 <TlsStringConvertAsciiToByte>:
{
  Boolean o_success = TRUE;
  
  //de '0' a '9'
  if(
     ( i_caract >= '0' ) &&
    2744:	98 2f       	mov	r25, r24
    2746:	90 53       	subi	r25, 0x30	; 48
Boolean TlsStringConvertAsciiToByte( Char i_caract, Char *o_caract )
{
  Boolean o_success = TRUE;
  
  //de '0' a '9'
  if(
    2748:	9a 30       	cpi	r25, 0x0A	; 10
    274a:	20 f4       	brcc	.+8      	; 0x2754 <TlsStringConvertAsciiToByte+0x10>
     ( i_caract >= '0' ) &&
     ( i_caract <= '9' )
    )
  {
    *o_caract = i_caract - '0';
    274c:	fb 01       	movw	r30, r22
    274e:	90 83       	st	Z, r25


//converti un byte ASCII en byte hex  
Boolean TlsStringConvertAsciiToByte( Char i_caract, Char *o_caract )
{
  Boolean o_success = TRUE;
    2750:	81 e0       	ldi	r24, 0x01	; 1
    2752:	08 95       	ret
    *o_caract = i_caract - '0';
  }
  
  //de 'a' a 'f'
  else if(
           ( i_caract >= 'a' ) &&
    2754:	98 2f       	mov	r25, r24
    2756:	91 56       	subi	r25, 0x61	; 97
  {
    *o_caract = i_caract - '0';
  }
  
  //de 'a' a 'f'
  else if(
    2758:	96 30       	cpi	r25, 0x06	; 6
    275a:	28 f4       	brcc	.+10     	; 0x2766 <TlsStringConvertAsciiToByte+0x22>
           ( i_caract >= 'a' ) &&
           ( i_caract <= 'f' )
          )
  {
    *o_caract = ( i_caract - 'a' ) + 0x10U;
    275c:	81 55       	subi	r24, 0x51	; 81
    275e:	fb 01       	movw	r30, r22
    2760:	80 83       	st	Z, r24


//converti un byte ASCII en byte hex  
Boolean TlsStringConvertAsciiToByte( Char i_caract, Char *o_caract )
{
  Boolean o_success = TRUE;
    2762:	81 e0       	ldi	r24, 0x01	; 1
    2764:	08 95       	ret
  {
    *o_caract = ( i_caract - 'a' ) + 0x10U;
  }
  //de 'A' a 'B'
  else if(
           ( i_caract >= 'A' ) &&
    2766:	98 2f       	mov	r25, r24
    2768:	91 54       	subi	r25, 0x41	; 65
          )
  {
    *o_caract = ( i_caract - 'a' ) + 0x10U;
  }
  //de 'A' a 'B'
  else if(
    276a:	96 30       	cpi	r25, 0x06	; 6
    276c:	28 f4       	brcc	.+10     	; 0x2778 <TlsStringConvertAsciiToByte+0x34>
           ( i_caract >= 'A' ) &&
           ( i_caract <= 'F' )
          )
  {
    *o_caract = ( i_caract - 'A' ) + 0x10U;
    276e:	81 53       	subi	r24, 0x31	; 49
    2770:	fb 01       	movw	r30, r22
    2772:	80 83       	st	Z, r24


//converti un byte ASCII en byte hex  
Boolean TlsStringConvertAsciiToByte( Char i_caract, Char *o_caract )
{
  Boolean o_success = TRUE;
    2774:	81 e0       	ldi	r24, 0x01	; 1
    2776:	08 95       	ret
  {
    *o_caract = ( i_caract - 'A' ) + 0x10U;
  }
  else
  {
    o_success = FALSE;
    2778:	80 e0       	ldi	r24, 0x00	; 0
  }
  
  return o_success;
}
    277a:	08 95       	ret

0000277c <__mulsi3>:
    277c:	62 9f       	mul	r22, r18
    277e:	d0 01       	movw	r26, r0
    2780:	73 9f       	mul	r23, r19
    2782:	f0 01       	movw	r30, r0
    2784:	82 9f       	mul	r24, r18
    2786:	e0 0d       	add	r30, r0
    2788:	f1 1d       	adc	r31, r1
    278a:	64 9f       	mul	r22, r20
    278c:	e0 0d       	add	r30, r0
    278e:	f1 1d       	adc	r31, r1
    2790:	92 9f       	mul	r25, r18
    2792:	f0 0d       	add	r31, r0
    2794:	83 9f       	mul	r24, r19
    2796:	f0 0d       	add	r31, r0
    2798:	74 9f       	mul	r23, r20
    279a:	f0 0d       	add	r31, r0
    279c:	65 9f       	mul	r22, r21
    279e:	f0 0d       	add	r31, r0
    27a0:	99 27       	eor	r25, r25
    27a2:	72 9f       	mul	r23, r18
    27a4:	b0 0d       	add	r27, r0
    27a6:	e1 1d       	adc	r30, r1
    27a8:	f9 1f       	adc	r31, r25
    27aa:	63 9f       	mul	r22, r19
    27ac:	b0 0d       	add	r27, r0
    27ae:	e1 1d       	adc	r30, r1
    27b0:	f9 1f       	adc	r31, r25
    27b2:	bd 01       	movw	r22, r26
    27b4:	cf 01       	movw	r24, r30
    27b6:	11 24       	eor	r1, r1
    27b8:	08 95       	ret

000027ba <__udivmodhi4>:
    27ba:	aa 1b       	sub	r26, r26
    27bc:	bb 1b       	sub	r27, r27
    27be:	51 e1       	ldi	r21, 0x11	; 17
    27c0:	07 c0       	rjmp	.+14     	; 0x27d0 <__udivmodhi4_ep>

000027c2 <__udivmodhi4_loop>:
    27c2:	aa 1f       	adc	r26, r26
    27c4:	bb 1f       	adc	r27, r27
    27c6:	a6 17       	cp	r26, r22
    27c8:	b7 07       	cpc	r27, r23
    27ca:	10 f0       	brcs	.+4      	; 0x27d0 <__udivmodhi4_ep>
    27cc:	a6 1b       	sub	r26, r22
    27ce:	b7 0b       	sbc	r27, r23

000027d0 <__udivmodhi4_ep>:
    27d0:	88 1f       	adc	r24, r24
    27d2:	99 1f       	adc	r25, r25
    27d4:	5a 95       	dec	r21
    27d6:	a9 f7       	brne	.-22     	; 0x27c2 <__udivmodhi4_loop>
    27d8:	80 95       	com	r24
    27da:	90 95       	com	r25
    27dc:	bc 01       	movw	r22, r24
    27de:	cd 01       	movw	r24, r26
    27e0:	08 95       	ret

000027e2 <__udivmodsi4>:
    27e2:	a1 e2       	ldi	r26, 0x21	; 33
    27e4:	1a 2e       	mov	r1, r26
    27e6:	aa 1b       	sub	r26, r26
    27e8:	bb 1b       	sub	r27, r27
    27ea:	fd 01       	movw	r30, r26
    27ec:	0d c0       	rjmp	.+26     	; 0x2808 <__udivmodsi4_ep>

000027ee <__udivmodsi4_loop>:
    27ee:	aa 1f       	adc	r26, r26
    27f0:	bb 1f       	adc	r27, r27
    27f2:	ee 1f       	adc	r30, r30
    27f4:	ff 1f       	adc	r31, r31
    27f6:	a2 17       	cp	r26, r18
    27f8:	b3 07       	cpc	r27, r19
    27fa:	e4 07       	cpc	r30, r20
    27fc:	f5 07       	cpc	r31, r21
    27fe:	20 f0       	brcs	.+8      	; 0x2808 <__udivmodsi4_ep>
    2800:	a2 1b       	sub	r26, r18
    2802:	b3 0b       	sbc	r27, r19
    2804:	e4 0b       	sbc	r30, r20
    2806:	f5 0b       	sbc	r31, r21

00002808 <__udivmodsi4_ep>:
    2808:	66 1f       	adc	r22, r22
    280a:	77 1f       	adc	r23, r23
    280c:	88 1f       	adc	r24, r24
    280e:	99 1f       	adc	r25, r25
    2810:	1a 94       	dec	r1
    2812:	69 f7       	brne	.-38     	; 0x27ee <__udivmodsi4_loop>
    2814:	60 95       	com	r22
    2816:	70 95       	com	r23
    2818:	80 95       	com	r24
    281a:	90 95       	com	r25
    281c:	9b 01       	movw	r18, r22
    281e:	ac 01       	movw	r20, r24
    2820:	bd 01       	movw	r22, r26
    2822:	cf 01       	movw	r24, r30
    2824:	08 95       	ret

00002826 <_exit>:
    2826:	f8 94       	cli

00002828 <__stop_program>:
    2828:	ff cf       	rjmp	.-2      	; 0x2828 <__stop_program>
