CKID0001:@|S:P_CLK_5M_GL_keep@|E:UVL_VOP0_IN[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
CKID0002:@|S:CLK40MHZ@|E:CLK_5M_GL@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002 
