Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Cell adc_array_circuit_150n_Gate (0) disconnected node: vcom
Cell adc_array_circuit_150n_Gate (0) disconnected node: sample
Cell adc_array_circuit_150n_Gate (0) disconnected node: sample_n
Cell adc_array_circuit_150n_Gate (0) disconnected node: col_n
Cell adc_array_circuit_150n_Gate (0) disconnected node: colon_n
Cell adc_array_circuit_150n_Gate (0) disconnected node: row_n
Cell adc_array_circuit_150n_gate (1) disconnected node: row_n
Cell adc_array_circuit_150n_gate (1) disconnected node: col_n
Cell adc_array_circuit_150n_gate (1) disconnected node: colon_n
Cell adc_array_circuit_150n_gate (1) disconnected node: sample_n
Cell adc_array_circuit_150n_gate (1) disconnected node: vcom
Cell adc_array_circuit_150n_gate (1) disconnected node: sample
Class adc_array_circuit_150n_Gate (0):  Merged 2 parallel devices.
Cell adc_array_circuit_150n_Gate (0) disconnected node: vcom
Cell adc_array_circuit_150n_Gate (0) disconnected node: sample
Cell adc_array_circuit_150n_Gate (0) disconnected node: sample_n
Cell adc_array_circuit_150n_Gate (0) disconnected node: col_n
Cell adc_array_circuit_150n_Gate (0) disconnected node: colon_n
Cell adc_array_circuit_150n_Gate (0) disconnected node: row_n
Cell adc_array_circuit_150n_gate (1) disconnected node: row_n
Cell adc_array_circuit_150n_gate (1) disconnected node: col_n
Cell adc_array_circuit_150n_gate (1) disconnected node: colon_n
Cell adc_array_circuit_150n_gate (1) disconnected node: sample_n
Cell adc_array_circuit_150n_gate (1) disconnected node: vcom
Cell adc_array_circuit_150n_gate (1) disconnected node: sample
Subcircuit summary:
Circuit 1: adc_array_circuit_150n_Gate     |Circuit 2: adc_array_circuit_150n_gate     
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (2->1)             |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8 (2->1)             |sky130_fd_pr__pfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving automorphisms by property value.
Resolving automorphisms by pin name.
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: adc_array_circuit_150n_Gate     |Circuit 2: adc_array_circuit_150n_gate     
-------------------------------------------|-------------------------------------------
sw_n                                       |sw_n                                       
VDD                                        |VDD                                        
sw                                         |sw                                         
VSS                                        |VSS                                        
out                                        |out                                        
in                                         |in                                         
vcom                                       |vcom                                       
sample                                     |sample                                     
sample_n                                   |sample_n                                   
col_n                                      |col_n                                      
colon_n                                    |colon_n                                    
row_n                                      |row_n                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes adc_array_circuit_150n_Gate and adc_array_circuit_150n_gate are equivalent.

Subcircuit summary:
Circuit 1: adc_array_wafflecap_8_Gate      |Circuit 2: adc_array_wafflecap_8_Gate      
-------------------------------------------|-------------------------------------------
adc_array_circuit_150n_Gate (1)            |adc_array_circuit_150n_gate (1)            
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: adc_array_wafflecap_8_Gate      |Circuit 2: adc_array_wafflecap_8_Gate      
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
row_n                                      |row_n                                      
col_n                                      |col_n                                      
colon_n                                    |colon_n                                    
sample_n                                   |sample_n                                   
vcom                                       |vcom                                       
sample                                     |sample                                     
VSS                                        |VSS                                        
ctop                                       |ctop                                       
in                                         |in                                         
sw_n                                       |sw_n                                       
sw                                         |sw                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes adc_array_wafflecap_8_Gate and adc_array_wafflecap_8_Gate are equivalent.
Circuits match uniquely.
