Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan 14 18:13:47 2022
| Host         : c5b1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab5_bd_wrapper_timing_summary_routed.rpt -pb lab5_bd_wrapper_timing_summary_routed.pb -rpx lab5_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_bd_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.457        0.000                      0                 3103        0.052        0.000                      0                 3103        4.020        0.000                       0                  1420  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
clk_fpga_0                      {0.000 5.000}      10.000          100.000         
lab5_bd_i/gen_fun_top_0/U0/clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                            3.457        0.000                      0                 2785        0.052        0.000                      0                 2785        4.020        0.000                       0                  1256  
lab5_bd_i/gen_fun_top_0/U0/clk        6.392        0.000                      0                  318        0.126        0.000                      0                  318        4.020        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 0.671ns (11.505%)  route 5.161ns (88.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.639     2.933    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y79         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          1.164     4.615    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/s00_axi_aresetn
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.153     4.768 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/axi_awready_i_1/O
                         net (fo=229, routed)         3.997     8.765    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X31Y102        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y102        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[25]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y102        FDRE (Setup_fdre_C_R)       -0.632    12.222    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[25]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 0.671ns (11.505%)  route 5.161ns (88.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.639     2.933    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y79         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          1.164     4.615    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/s00_axi_aresetn
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.153     4.768 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/axi_awready_i_1/O
                         net (fo=229, routed)         3.997     8.765    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X31Y102        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y102        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y102        FDRE (Setup_fdre_C_R)       -0.632    12.222    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[26]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 0.671ns (11.505%)  route 5.161ns (88.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.639     2.933    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y79         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          1.164     4.615    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/s00_axi_aresetn
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.153     4.768 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/axi_awready_i_1/O
                         net (fo=229, routed)         3.997     8.765    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X31Y102        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y102        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[27]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y102        FDRE (Setup_fdre_C_R)       -0.632    12.222    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[27]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 0.671ns (11.505%)  route 5.161ns (88.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.639     2.933    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y79         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          1.164     4.615    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/s00_axi_aresetn
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.153     4.768 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/axi_awready_i_1/O
                         net (fo=229, routed)         3.997     8.765    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X31Y102        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y102        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[29]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y102        FDRE (Setup_fdre_C_R)       -0.632    12.222    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[29]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 0.671ns (11.505%)  route 5.161ns (88.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.639     2.933    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y79         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          1.164     4.615    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/s00_axi_aresetn
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.153     4.768 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/axi_awready_i_1/O
                         net (fo=229, routed)         3.997     8.765    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X31Y102        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y102        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y102        FDRE (Setup_fdre_C_R)       -0.632    12.222    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[30]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 0.671ns (11.505%)  route 5.161ns (88.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.639     2.933    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y79         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          1.164     4.615    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/s00_axi_aresetn
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.153     4.768 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/axi_awready_i_1/O
                         net (fo=229, routed)         3.997     8.765    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X31Y102        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y102        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[31]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y102        FDRE (Setup_fdre_C_R)       -0.632    12.222    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[31]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 2.111ns (35.416%)  route 3.850ns (64.584%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.892     3.186    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X29Y102        FDSE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          1.495     5.137    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[0]
    SLICE_X32Y96         LUT6 (Prop_lut6_I5_O)        0.124     5.261 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.619     5.881    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.005 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.073     7.078    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.124     7.202 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.202    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.752 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.752    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.866    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.179 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.662     8.841    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X29Y96         LUT3 (Prop_lut3_I0_O)        0.306     9.147 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.147    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X29Y96         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.525    12.704    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y96         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.029    12.708    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 0.956ns (16.758%)  route 4.749ns (83.242%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.697     2.991    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y90         FDSE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDSE (Prop_fdse_C_Q)         0.456     3.447 f  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=40, routed)          2.326     5.773    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]
    SLICE_X30Y99         LUT5 (Prop_lut5_I3_O)        0.148     5.921 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=4, routed)           0.984     6.904    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rready[0]
    SLICE_X32Y104        LUT5 (Prop_lut5_I1_O)        0.352     7.256 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_payload_i[34]_i_1/O
                         net (fo=35, routed)          1.439     8.696    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/E[0]
    SLICE_X35Y90         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.478    12.657    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y90         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X35Y90         FDRE (Setup_fdre_C_CE)      -0.409    12.323    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 0.956ns (16.758%)  route 4.749ns (83.242%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.697     2.991    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y90         FDSE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDSE (Prop_fdse_C_Q)         0.456     3.447 f  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=40, routed)          2.326     5.773    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]
    SLICE_X30Y99         LUT5 (Prop_lut5_I3_O)        0.148     5.921 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=4, routed)           0.984     6.904    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rready[0]
    SLICE_X32Y104        LUT5 (Prop_lut5_I1_O)        0.352     7.256 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_payload_i[34]_i_1/O
                         net (fo=35, routed)          1.439     8.696    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/E[0]
    SLICE_X35Y90         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.478    12.657    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y90         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X35Y90         FDRE (Setup_fdre_C_CE)      -0.409    12.323    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 0.956ns (16.758%)  route 4.749ns (83.242%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.697     2.991    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y90         FDSE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDSE (Prop_fdse_C_Q)         0.456     3.447 f  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=40, routed)          2.326     5.773    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]
    SLICE_X30Y99         LUT5 (Prop_lut5_I3_O)        0.148     5.921 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=4, routed)           0.984     6.904    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rready[0]
    SLICE_X32Y104        LUT5 (Prop_lut5_I1_O)        0.352     7.256 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_payload_i[34]_i_1/O
                         net (fo=35, routed)          1.439     8.696    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/E[0]
    SLICE_X35Y90         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.478    12.657    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y90         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X35Y90         FDRE (Setup_fdre_C_CE)      -0.409    12.323    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  3.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.671%)  route 0.334ns (70.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.573     0.909    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y87         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.334     1.384    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[23]
    SLICE_X31Y100        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.931     1.297    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.070     1.332    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.768%)  route 0.194ns (54.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.658     0.994    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y103        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y103        FDRE (Prop_fdre_C_Q)         0.164     1.158 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.194     1.352    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X26Y98         SRLC32E                                      r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.844     1.210    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y98         SRLC32E                                      r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.284    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.679%)  route 0.149ns (51.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.552     0.888    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/data_reg[8]/Q
                         net (fo=1, routed)           0.149     1.177    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1_4[8]
    RAMB36_X2Y16         RAMB36E1                                     r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.860     1.226    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/s00_axi_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.281     0.945    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.155     1.100    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.229%)  route 0.156ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.551     0.887    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/s00_axi_aclk
    SLICE_X32Y81         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/addr_reg[10]/Q
                         net (fo=2, routed)           0.156     1.207    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/Q[10]
    RAMB36_X2Y16         RAMB36E1                                     r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.860     1.226    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/s00_axi_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.281     0.945    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.128    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.151%)  route 0.132ns (50.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.656     0.992    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.252    lab5_bd_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  lab5_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.885     1.251    lab5_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab5_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.162    lab5_bd_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.277%)  route 0.164ns (53.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.552     0.888    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/data_reg[7]/Q
                         net (fo=1, routed)           0.164     1.192    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1_4[7]
    RAMB36_X2Y16         RAMB36E1                                     r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.860     1.226    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/s00_axi_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.281     0.945    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     1.100    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.265%)  route 0.144ns (46.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.551     0.887    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/s00_axi_aclk
    SLICE_X32Y81         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/data_reg[0]/Q
                         net (fo=1, routed)           0.144     1.194    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1_4[0]
    RAMB36_X2Y16         RAMB36E1                                     r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.860     1.226    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/s00_axi_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.281     0.945    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.100    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.874%)  route 0.166ns (54.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.552     0.888    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/data_reg[5]/Q
                         net (fo=1, routed)           0.166     1.195    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1_4[5]
    RAMB36_X2Y16         RAMB36E1                                     r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.860     1.226    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/s00_axi_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.281     0.945    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.100    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.343%)  route 0.356ns (71.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.577     0.913    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y98         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/Q
                         net (fo=1, routed)           0.356     1.410    lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[2]
    SLICE_X37Y102        FDRE                                         r  lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.911     1.277    lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y102        FDRE                                         r  lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y102        FDRE (Hold_fdre_C_D)         0.070     1.312    lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.409%)  route 0.177ns (55.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.573     0.909    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y87         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.177     1.226    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y89         SRLC32E                                      r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.841     1.207    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y34    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X35Y103   lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y102   lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y102   lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y102   lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y103   lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y78    lab5_bd_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y101   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y101   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y101   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  lab5_bd_i/gen_fun_top_0/U0/clk
  To Clock:  lab5_bd_i/gen_fun_top_0/U0/clk

Setup :            0  Failing Endpoints,  Worst Slack        6.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 1.850ns (51.018%)  route 1.776ns (48.982%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.836     1.836    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X7Y41          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     2.255 f  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/Q
                         net (fo=2, routed)           0.827     3.082    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_int[1]
    SLICE_X6Y43          LUT1 (Prop_lut1_I0_O)        0.296     3.378 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.378    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_4_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.891 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.891    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.206 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.949     5.155    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp[8]
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.307     5.462 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out[8]_i_1/O
                         net (fo=1, routed)           0.000     5.462    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_int[8]
    SLICE_X6Y47          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.659    11.659    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X6Y47          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[8]/C
                         clock pessimism              0.154    11.813    
                         clock uncertainty           -0.035    11.778    
    SLICE_X6Y47          FDRE (Setup_fdre_C_D)        0.077    11.855    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[8]
  -------------------------------------------------------------------
                         required time                         11.855    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 1.715ns (48.506%)  route 1.821ns (51.494%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.837     1.837    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X6Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518     2.355 f  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/Q
                         net (fo=2, routed)           1.043     3.398    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_int[6]
    SLICE_X6Y44          LUT1 (Prop_lut1_I0_O)        0.124     3.522 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.522    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0_i_3_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.055 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.055    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.294 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.778     5.072    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp[11]
    SLICE_X5Y47          LUT6 (Prop_lut6_I0_O)        0.301     5.373 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out[11]_i_1/O
                         net (fo=1, routed)           0.000     5.373    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_int[11]
    SLICE_X5Y47          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.659    11.659    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X5Y47          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]/C
                         clock pessimism              0.154    11.813    
                         clock uncertainty           -0.035    11.778    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.031    11.809    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]
  -------------------------------------------------------------------
                         required time                         11.809    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.773ns (26.209%)  route 2.176ns (73.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.656 - 10.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.838     1.838    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X2Y46          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.478     2.316 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.885     3.201    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X2Y46          LUT2 (Prop_lut2_I0_O)        0.295     3.496 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.291     4.787    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X5Y39          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.656    11.656    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X5Y39          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]/C
                         clock pessimism              0.115    11.771    
                         clock uncertainty           -0.035    11.736    
    SLICE_X5Y39          FDRE (Setup_fdre_C_R)       -0.429    11.307    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]
  -------------------------------------------------------------------
                         required time                         11.307    
                         arrival time                          -4.787    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.773ns (26.209%)  route 2.176ns (73.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.656 - 10.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.838     1.838    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X2Y46          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.478     2.316 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.885     3.201    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X2Y46          LUT2 (Prop_lut2_I0_O)        0.295     3.496 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.291     4.787    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X5Y39          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.656    11.656    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X5Y39          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[1]/C
                         clock pessimism              0.115    11.771    
                         clock uncertainty           -0.035    11.736    
    SLICE_X5Y39          FDRE (Setup_fdre_C_R)       -0.429    11.307    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[1]
  -------------------------------------------------------------------
                         required time                         11.307    
                         arrival time                          -4.787    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.773ns (26.209%)  route 2.176ns (73.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.656 - 10.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.838     1.838    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X2Y46          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.478     2.316 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.885     3.201    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X2Y46          LUT2 (Prop_lut2_I0_O)        0.295     3.496 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.291     4.787    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X5Y39          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.656    11.656    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X5Y39          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[2]/C
                         clock pessimism              0.115    11.771    
                         clock uncertainty           -0.035    11.736    
    SLICE_X5Y39          FDRE (Setup_fdre_C_R)       -0.429    11.307    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[2]
  -------------------------------------------------------------------
                         required time                         11.307    
                         arrival time                          -4.787    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.773ns (26.209%)  route 2.176ns (73.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.656 - 10.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.838     1.838    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X2Y46          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.478     2.316 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.885     3.201    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X2Y46          LUT2 (Prop_lut2_I0_O)        0.295     3.496 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.291     4.787    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X5Y39          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.656    11.656    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X5Y39          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[3]/C
                         clock pessimism              0.115    11.771    
                         clock uncertainty           -0.035    11.736    
    SLICE_X5Y39          FDRE (Setup_fdre_C_R)       -0.429    11.307    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[3]
  -------------------------------------------------------------------
                         required time                         11.307    
                         arrival time                          -4.787    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.532ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.773ns (27.173%)  route 2.072ns (72.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.838     1.838    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X2Y46          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.478     2.316 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.885     3.201    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X2Y46          LUT2 (Prop_lut2_I0_O)        0.295     3.496 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.187     4.683    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X4Y47          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.659    11.659    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y47          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[10]/C
                         clock pessimism              0.115    11.774    
                         clock uncertainty           -0.035    11.739    
    SLICE_X4Y47          FDRE (Setup_fdre_C_R)       -0.524    11.215    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[10]
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                  6.532    

Slack (MET) :             6.532ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.773ns (27.173%)  route 2.072ns (72.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.838     1.838    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X2Y46          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.478     2.316 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.885     3.201    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X2Y46          LUT2 (Prop_lut2_I0_O)        0.295     3.496 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.187     4.683    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X4Y47          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.659    11.659    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y47          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[11]/C
                         clock pessimism              0.115    11.774    
                         clock uncertainty           -0.035    11.739    
    SLICE_X4Y47          FDRE (Setup_fdre_C_R)       -0.524    11.215    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[11]
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                  6.532    

Slack (MET) :             6.532ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.773ns (27.173%)  route 2.072ns (72.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.838     1.838    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X2Y46          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.478     2.316 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.885     3.201    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X2Y46          LUT2 (Prop_lut2_I0_O)        0.295     3.496 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.187     4.683    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X4Y47          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.659    11.659    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y47          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[8]/C
                         clock pessimism              0.115    11.774    
                         clock uncertainty           -0.035    11.739    
    SLICE_X4Y47          FDRE (Setup_fdre_C_R)       -0.524    11.215    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[8]
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                  6.532    

Slack (MET) :             6.532ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.773ns (27.173%)  route 2.072ns (72.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.838     1.838    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X2Y46          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.478     2.316 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.885     3.201    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X2Y46          LUT2 (Prop_lut2_I0_O)        0.295     3.496 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.187     4.683    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X4Y47          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        1.659    11.659    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y47          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[9]/C
                         clock pessimism              0.115    11.774    
                         clock uncertainty           -0.035    11.739    
    SLICE_X4Y47          FDRE (Setup_fdre_C_R)       -0.524    11.215    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_12bits_reg[9]
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                  6.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.552%)  route 0.204ns (55.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X8Y40          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     0.759 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/Q
                         net (fo=1, routed)           0.204     0.963    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[8]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.837    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.200%)  route 0.207ns (55.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X8Y40          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     0.759 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/Q
                         net (fo=1, routed)           0.207     0.966    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[2]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.837    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.941%)  route 0.209ns (56.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X8Y40          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     0.759 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/Q
                         net (fo=1, routed)           0.209     0.968    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[6]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.837    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.542%)  route 0.213ns (62.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y40          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.128     0.723 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/Q
                         net (fo=1, routed)           0.213     0.936    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[5]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.129     0.783    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/aclk
    SLICE_X9Y41          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.054     0.790    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/sin_RAM_dir_op[1]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.045     0.835 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/opt_has_pipe.first_q[3]_i_4/O
                         net (fo=1, routed)           0.000     0.835    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/asyn_SINE_pre[0]
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.901 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.901    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/D[1]
    SLICE_X8Y41          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.864     0.864    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X8Y41          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.256     0.608    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.134     0.742    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/enable_sinc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/enable_sinc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.626     0.626    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X6Y48          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/enable_sinc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     0.790 r  lab5_bd_i/gen_fun_top_0/U0/enable_sinc_reg[0]/Q
                         net (fo=1, routed)           0.056     0.845    lab5_bd_i/gen_fun_top_0/U0/enable_sinc[0]
    SLICE_X6Y48          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/enable_sinc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.895     0.895    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X6Y48          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/enable_sinc_reg[1]/C
                         clock pessimism             -0.269     0.626    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.060     0.686    lab5_bd_i/gen_fun_top_0/U0/enable_sinc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.624%)  route 0.266ns (65.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y40          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/Q
                         net (fo=1, routed)           0.266     1.002    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[4]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.837    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.148ns (41.677%)  route 0.207ns (58.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X8Y40          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.148     0.743 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/Q
                         net (fo=1, routed)           0.207     0.950    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[3]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129     0.783    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.624     0.624    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X7Y41          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     0.765 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]/Q
                         net (fo=2, routed)           0.113     0.878    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/out[1]
    SLICE_X7Y41          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.893     0.893    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X7Y41          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.269     0.624    
    SLICE_X7Y41          FDRE (Hold_fdre_C_D)         0.075     0.699    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/da_control_unit/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.625     0.625    lab5_bd_i/gen_fun_top_0/U0/da_control_unit/clk
    SLICE_X3Y45          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/da_control_unit/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     0.766 r  lab5_bd_i/gen_fun_top_0/U0/da_control_unit/clk_counter_reg[0]/Q
                         net (fo=10, routed)          0.133     0.898    lab5_bd_i/gen_fun_top_0/U0/da_control_unit/clk_counter[0]
    SLICE_X2Y45          LUT5 (Prop_lut5_I1_O)        0.045     0.943 r  lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.943    lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X2Y45          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1420, routed)        0.895     0.895    lab5_bd_i/gen_fun_top_0/U0/da_control_unit/clk
    SLICE_X2Y45          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.257     0.638    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.120     0.758    lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lab5_bd_i/gen_fun_top_0/U0/clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab5_bd_i/gen_fun_top_0/U0/clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y46   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y47   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y47   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y37   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y37   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y44   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y44   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y42   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y44   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y41   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y41   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y46   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y37   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y37   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y44   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y44   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y42   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y44   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y44   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y41   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y41   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y38   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y38   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y38   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y38   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y35   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[1]/C



