# This viminfo file was generated by Vim 8.2.
# You may edit it if you're careful!

# Viminfo version
|1,4

# Value of 'encoding' when this file was written
*encoding=utf-8


# hlsearch on (H) or off (h):
~h
# Last Search Pattern:
~MSle0~/data

# Last Substitute Search Pattern:
~MSle0&data

# Last Substitute String:
$

# Command Line History (newest to oldest):
:q
|2,0,1724301484,,"q"
:w
|2,0,1724301482,,"w"
:wq
|2,0,1724229604,,"wq"
:Q
|2,0,1723771562,,"Q"
:w!
|2,0,1723613984,,"w!"
:w1
|2,0,1723613982,,"w1"
:Wq
|2,0,1722389927,,"Wq"
:q!
|2,0,1721800381,,"q!"
:e ~/projects/verilog_tutorials/project_0/03_adder_cla/adder_cla.v
|2,0,1720075160,,"e ~/projects/verilog_tutorials/project_0/03_adder_cla/adder_cla.v"
:e shift_register_tb.v
|2,0,1720075090,,"e shift_register_tb.v"
:n
|2,0,1720075071,,"n"
:set nolist
|2,0,1720074197,,"set nolist"
:set list
|2,0,1720074191,,"set list"
:set nohlsearch
|2,0,1720053717,,"set nohlsearch"
:10, 13s/data/i_data/g
|2,0,1720053690,,"10, 13s/data/i_data/g"
:help
|2,0,1719988570,,"help"
:set ?
|2,0,1719988564,,"set ?"
:set  norelativenumber
|2,0,1719988558,,"set  norelativenumber"
:q!
|2,0,1719988469,,"q!"
:set norelativenumber
|2,0,1719986515,,"set norelativenumber"
:set relativenumber
|2,0,1719986482,,"set relativenumber"
:so %
|2,0,1719893172,,"so %"
:59, 73s/c/C/g
|2,0,1719882727,,"59, 73s/c/C/g"
:'<,'>q
|2,0,1719819678,,"'<,'>q"
:W
|2,0,1719566530,,"W"
:54, 60s/stateMonitor/light_stateMonitor/g
|2,0,1719561977,,"54, 60s/stateMonitor/light_stateMonitor/g"
:'<,'>Tabularize / 
|2,0,1719555023,,"'<,'>Tabularize / "
:ls
|2,0,1719538583,,"ls"
:27, 31s/in/i_in/g
|2,0,1719362896,,"27, 31s/in/i_in/g"
:17, 20s/in/i_in/g
|2,0,1719362327,,"17, 20s/in/i_in/g"
:12, 25s/\//\/ /g
|2,0,1719221015,,"12, 25s/\\//\\/ /g"
:reg
|2,0,1719218948,,"reg"
:%s/seq/i_seq/g
|2,0,1719215676,,"%s/seq/i_seq/g"
: kkjjjjjj
|2,0,1719213903,," kkjjjjjj"
:%s/q/q_block/g
|2,0,1719206199,,"%s/q/q_block/g"
:20, 35s/bin/gray/g
|2,0,1719194355,,"20, 35s/bin/gray/g"
://
|2,0,1718956037,,"//"
:q1
|2,0,1718955747,,"q1"
:echo a:
|2,0,1718948106,,"echo a:"
:a:
|2,0,1718948054,,"a:"
:help snippet
|2,0,1718947529,,"help snippet"
:snippet
|2,0,1718947481,,"snippet"
:'<,'>Tabularize / =
|2,0,1718932190,,"'<,'>Tabularize / ="
:'<,'>Tabularize /
|2,0,1718931277,,"'<,'>Tabularize /"
:Tabularize /=
|2,0,1718931265,,"Tabularize /="
:'<,'>Tabularize /=
|2,0,1718931249,,"'<,'>Tabularize /="
:'<,
|2,0,1718931241,,"'<,"
:Tab /=
|2,0,1718931224,,"Tab /="
:'<,'>Tab /|
|2,0,1718931202,,"'<,'>Tab /|"
:wq!
|2,0,1718871313,,"wq!"

# Search String History (newest to oldest):
?/l
|2,1,1721202973,47,"l"
? \Vtb\%#
|2,1,1721194638,,"\\Vtb\\%#"
?/60
|2,1,1720074006,47,"60"
? data
|2,1,1720053690,,"data"
? c
|2,1,1719882727,,"c"
? \Vco\%#
|2,1,1719797238,,"\\Vco\\%#"
? stateMonitor
|2,1,1719561977,,"stateMonitor"
? \Vclk\%#
|2,1,1719380214,,"\\Vclk\\%#"
? in
|2,1,1719362896,,"in"
?//
|2,1,1719289981,47,"/"
?/*
|2,1,1719288919,47,"*"
? \/
|2,1,1719221015,,"\\/"
? \Vdef\%#
|2,1,1719219925,,"\\Vdef\\%#"
? \VISC\%#
|2,1,1719219370,,"\\VISC\\%#"
? \Vvcdf\%#
|2,1,1719219202,,"\\Vvcdf\\%#"
? \Vif\%#
|2,1,1719219194,,"\\Vif\\%#"
? \Vmod\%#
|2,1,1719218926,,"\\Vmod\\%#"
? \Vtask\%#
|2,1,1719218860,,"\\Vtask\\%#"
? seq
|2,1,1719215676,,"seq"
? q
|2,1,1719206199,,"q"
? bin
|2,1,1719194355,,"bin"
?///
|2,1,1718956035,47,"//"
? adder
|2,1,1718863027,,"adder"
?/i
|2,1,1718861792,47,"i"
? i_c
|2,1,1718847737,,"i_c"
? o_c
|2,1,1718847711,,"o_c"
? o_s
|2,1,1718847699,,"o_s"
?/snippet I
|2,1,1718340808,47,"snippet I"
?/sm
|2,1,1718340761,47,"sm"
?/snippet
|2,1,1718340720,47,"snippet"
? Move
|2,1,1718340353,,"Move"
? \<pack\>
|2,1,1718253898,,"\\<pack\\>"
? \<vim\>
|2,1,1718253767,,"\\<vim\\>"
? \<map\>
|2,1,1718253751,,"\\<map\\>"
?/map
|2,1,1718253737,47,"map"
? \<tabprev\>
|2,1,1718253521,,"\\<tabprev\\>"
? \<tabnew\>
|2,1,1718253475,,"\\<tabnew\\>"
?/tab
|2,1,1718253418,47,"tab"
? @$
|2,1,1718253026,,"@$"
?/evening
|2,1,1718177965,47,"evening"
?/SUMMARY
|2,1,1718176075,47,"SUMMARY"
?/summary
|2,1,1718176067,47,"summary"
? set
|2,1,1718171128,,"set"
?/set
|2,1,1718170466,47,"set"
?/vicjk
|2,1,1718165815,47,"vicjk"
?/linesp
|2,1,1718096761,47,"linesp"
?/linespl
|2,1,1718096752,47,"linespl"
?/nolist
|2,1,1718096702,47,"nolist"
?/ignore
|2,1,1718096659,47,"ignore"
?/ignore\c
|2,1,1718095645,47,"ignore\\c"

# Expression History (newest to oldest):

# Input Line History (newest to oldest):
@/home/imh522/projects/verilator/3_memory_with_multiple_mif/dut.tb.cpp
|2,3,1721807632,,"/home/imh522/projects/verilator/3_memory_with_multiple_mif/dut.tb.cpp"
@/home/imh522/projects/verilator/3_memory_with_multiple_mif/makefile
|2,3,1721807561,,"/home/imh522/projects/verilator/3_memory_with_multiple_mif/makefile"
@/home/imh522/projects/verilator/3_memory_with_multiple_mif/1.mif
|2,3,1721807482,,"/home/imh522/projects/verilator/3_memory_with_multiple_mif/1.mif"
@/home/imh522/projects/verilator/3_memory_with_multiple_mif/0.mif
|2,3,1721807430,,"/home/imh522/projects/verilator/3_memory_with_multiple_mif/0.mif"
@/home/imh522/projects/verilator/2_testbench_cpp/makefile
|2,3,1721806223,,"/home/imh522/projects/verilator/2_testbench_cpp/makefile"
@/home/imh522/projects/verilator/2_testbench_cpp/dut.tb.cpp
|2,3,1721805979,,"/home/imh522/projects/verilator/2_testbench_cpp/dut.tb.cpp"
@/home/imh522/projects/verilator/1_basic/counter.tb.cpp
|2,3,1721801420,,"/home/imh522/projects/verilator/1_basic/counter.tb.cpp"
@/home/imh522/projects/verilator/1_basic/counter.v
|2,3,1721800353,,"/home/imh522/projects/verilator/1_basic/counter.v"
@/home/imh522/projects/verilog_tutorials/RV32I/core/singlecycle/riscv_datapath.v
|2,3,1721623586,,"/home/imh522/projects/verilog_tutorials/RV32I/core/singlecycle/riscv_datapath.v"
@/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_dmem_interface.v
|2,3,1721615147,,"/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_dmem_interface.v"
@/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_dmem_tb.v
|2,3,1721610770,,"/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_dmem_tb.v"
@/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_alu_tb.v
|2,3,1721610065,,"/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_alu_tb.v"
@/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_alu.v
|2,3,1721609301,,"/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_alu.v"
@/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_regfile.v
|2,3,1721202172,,"/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_regfile.v"
@/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_imem.mif
|2,3,1721201687,,"/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_imem.mif"
@/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_dmem.mif
|2,3,1721201649,,"/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_dmem.mif"
@/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_adder.v
|2,3,1721201316,,"/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_adder.v"
@/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_dmem.v
|2,3,1721198955,,"/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_dmem.v"
@/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_configs.v
|2,3,1721198715,,"/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_configs.v"
@/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_imem.v
|2,3,1721198689,,"/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_imem.v"
@/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_mux_tb.v
|2,3,1721195928,,"/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_mux_tb.v"
@/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_immdecode.v
|2,3,1721195904,,"/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_immdecode.v"
@/home/imh522/projects/verilog_tutorials/RV32I/core/common/risc_mux_tb.v
|2,3,1721194620,,"/home/imh522/projects/verilog_tutorials/RV32I/core/common/risc_mux_tb.v"
@/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_mux.v
|2,3,1721194278,,"/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_mux.v"
@/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_mux
|2,3,1721194260,,"/home/imh522/projects/verilog_tutorials/RV32I/core/common/riscv_mux"
@/home/imh522/projects/zaram_training_course/02_combinational_logic/03_adder/signed_adder_tb.v
|2,3,1719991677,,"/home/imh522/projects/zaram_training_course/02_combinational_logic/03_adder/signed_adder_tb.v"
@/home/imh522/projects/verilog_tutorials/project_0/02_alu/abc.v
|2,3,1719985476,,"/home/imh522/projects/verilog_tutorials/project_0/02_alu/abc.v"
@/home/imh522/projects/verilog_tutorials/project_0/02_alu/signed_alu_tb.v
|2,3,1719984624,,"/home/imh522/projects/verilog_tutorials/project_0/02_alu/signed_alu_tb.v"
@/home/imh522/projects/verilog_tutorials/project_0/02_alu/signed_alu.v
|2,3,1719984493,,"/home/imh522/projects/verilog_tutorials/project_0/02_alu/signed_alu.v"
@/home/imh522/projects/verilog_tutorials/project_0/04_shift_register/README.md
|2,3,1719910021,,"/home/imh522/projects/verilog_tutorials/project_0/04_shift_register/README.md"
@/home/imh522/projects/verilog_tutorials/project_0/05_fsm_traffic_light/README.md
|2,3,1719904024,,"/home/imh522/projects/verilog_tutorials/project_0/05_fsm_traffic_light/README.md"
@/home/imh522/projects/verilog_tutorials/project_0/03_adder_cla/README.md
|2,3,1719895556,,"/home/imh522/projects/verilog_tutorials/project_0/03_adder_cla/README.md"
@/home/imh522/projects/verilog_tutorials/project_0/01_barrel_shifter/README.md
|2,3,1719824808,,"/home/imh522/projects/verilog_tutorials/project_0/01_barrel_shifter/README.md"
@/home/imh522/projects/verilog_tutorials/project_0/01_barrel_shifter/barrel_shifter_tb.v
|2,3,1719824441,,"/home/imh522/projects/verilog_tutorials/project_0/01_barrel_shifter/barrel_shifter_tb.v"
@/home/imh522/projects/verilog_tutorials/project_0/04_shift_register/regshift.v
|2,3,1719807788,,"/home/imh522/projects/verilog_tutorials/project_0/04_shift_register/regshift.v"
@/home/imh522/projects/verilog_tutorials/project_0/02_alu/README.md
|2,3,1719818983,,"/home/imh522/projects/verilog_tutorials/project_0/02_alu/README.md"
@/home/imh522/projects/verilog_tutorials/project_0/03_adder_cla/adder_cla_tb.v
|2,3,1719810583,,"/home/imh522/projects/verilog_tutorials/project_0/03_adder_cla/adder_cla_tb.v"
@/home/imh522/projects/verilog_tutorials/project_0/06_sram_extension/sram_extension_tb.v
|2,3,1719799018,,"/home/imh522/projects/verilog_tutorials/project_0/06_sram_extension/sram_extension_tb.v"
@/home/imh522/projects/verilog_tutorials/project_0/06_sram_extension/sram_extension.v
|2,3,1719797079,,"/home/imh522/projects/verilog_tutorials/project_0/06_sram_extension/sram_extension.v"
@/home/imh522/projects/verilog_tutorials/project_0/04_shift_register/shift_register_tb.v
|2,3,1719566573,,"/home/imh522/projects/verilog_tutorials/project_0/04_shift_register/shift_register_tb.v"
@/home/imh522/projects/verilog_tutorials/project_0/05_fsm_traffic_light/fsm_traffic_tb.v
|2,3,1719559881,,"/home/imh522/projects/verilog_tutorials/project_0/05_fsm_traffic_light/fsm_traffic_tb.v"
@/home/imh522/projects/verilog_tutorials/project_0/05_fsm_traffic_light/fsm_traffic_light.v
|2,3,1719558598,,"/home/imh522/projects/verilog_tutorials/project_0/05_fsm_traffic_light/fsm_traffic_light.v"
@/home/imh522/projects/verilog_tutorials/project_0/02_alu/ALU_tb.v
|2,3,1719556300,,"/home/imh522/projects/verilog_tutorials/project_0/02_alu/ALU_tb.v"
@/home/imh522/projects/verilog_tutorials/project_0/02_alu/ALU.v
|2,3,1719549600,,"/home/imh522/projects/verilog_tutorials/project_0/02_alu/ALU.v"
@/home/imh522/projects/verilog_tutorials/project_0/00_gray_code_converter/gray_code_converter_tb.v
|2,3,1719548955,,"/home/imh522/projects/verilog_tutorials/project_0/00_gray_code_converter/gray_code_converter_tb.v"
@/home/imh522/projects/zaram_training_course/03_sequential_logic/07_regfile/regfile_tb.v
|2,3,1719384668,,"/home/imh522/projects/zaram_training_course/03_sequential_logic/07_regfile/regfile_tb.v"
@/home/imh522/projects/zaram_training_course/03_sequential_logic/06_sram/sram_doubled_tb.v
|2,3,1719382472,,"/home/imh522/projects/zaram_training_course/03_sequential_logic/06_sram/sram_doubled_tb.v"
@/home/imh522/projects/zaram_training_course/03_sequential_logic/06_sram/spsram_tb.v
|2,3,1719380112,,"/home/imh522/projects/zaram_training_course/03_sequential_logic/06_sram/spsram_tb.v"
@/home/imh522/projects/zaram_training_course/03_sequential_logic/05_fsm_seq_detect/fsm_detect_mealy_tb.v
|2,3,1719293978,,"/home/imh522/projects/zaram_training_course/03_sequential_logic/05_fsm_seq_detect/fsm_detect_mealy_tb.v"
@/home/imh522/projects/zaram_training_course/03_sequential_logic/05_fsm_seq_dectect/fsm_detect_moore_tb.v
|2,3,1719280660,,"/home/imh522/projects/zaram_training_course/03_sequential_logic/05_fsm_seq_dectect/fsm_detect_moore_tb.v"

# Debug Line History (newest to oldest):

# Registers:
"0	LINE	0
		reg	[8*128-1:0] FILE_DATA_MIF;
		initial	begin
			$value$plusargs("data_mif=%s", FILE_DATA_MIF);
			$readmemh(FILE_DATA_MIF, dmem_arr);
		end
|3,0,0,1,5,0,1722390268,"	reg	[8*128-1:0] FILE_DATA_MIF;","	initial	begin","		$value$plusargs(\"data_mif=%s\", FILE_DATA_MIF);","		$readmemh(FILE_DATA_MIF, dmem_arr);","	end"
"1	LINE	0
				else
|3,0,1,1,1,0,1724229863,"			else"
"2	LINE	0
					registers[i_regfile_rd_addr] <= registers[i_regfile_rd_addr];
|3,0,2,1,1,0,1724229862,"				registers[i_regfile_rd_addr] <= registers[i_regfile_rd_addr];"
"3	LINE	0
			end
|3,0,3,1,1,0,1724229807,"		end"
"4	LINE	0
			if(i_clk) begin
|3,0,4,1,1,0,1724229806,"		if(i_clk) begin"
"5	LINE	0
			initial $readmemh(`DMEM_INIT_FILE, dmem_arr);
|3,0,5,1,1,0,1722390297,"		initial $readmemh(`DMEM_INIT_FILE, dmem_arr);"
"6	LINE	0
	
|3,0,6,1,1,0,1721807571,""
"7	LINE	0
			end
|3,0,7,1,1,0,1721800454,"		end"
"8	LINE	0
					o_cnt <= o_cnt - 1;
|3,0,8,1,1,0,1721800452,"				o_cnt <= o_cnt - 1;"
"9	LINE	0
					o_cnt <= o_cnt - 1;
|3,0,9,1,1,0,1721800452,"				o_cnt <= o_cnt - 1;"
"f	CHAR	0
	iint1€ýa€ýa
|3,0,15,0,1,0,1718260665,"iint1€ýa€ýa"
"t	CHAR	0
	15xj
|3,0,29,0,1,0,1718260439,"15xj"
""-	CHAR	0
	limh
|3,1,36,0,1,0,1724301474,"limh"

# File marks:
'0  22  78  ~/.bash_aliases
|4,48,22,78,1724303102,"~/.bash_aliases"
'1  22  78  ~/.bash_aliases
|4,49,22,78,1724302515,"~/.bash_aliases"
'2  11  22  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,50,11,22,1724301484,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
'3  1  0  ~/RV32I/README.md
|4,51,1,0,1724301418,"~/RV32I/README.md"
'4  11  22  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,52,11,22,1724301408,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
'5  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,53,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
'6  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,54,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
'7  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,55,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
'8  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,56,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
'9  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,57,16,19,1724229604,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"

# Jumplist (newest first):
-'  22  78  ~/.bash_aliases
|4,39,22,78,1724303102,"~/.bash_aliases"
-'  22  78  ~/.bash_aliases
|4,39,22,78,1724302515,"~/.bash_aliases"
-'  1  0  ~/.bash_aliases
|4,39,1,0,1724302502,"~/.bash_aliases"
-'  1  0  ~/.bash_aliases
|4,39,1,0,1724302502,"~/.bash_aliases"
-'  11  22  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,11,22,1724301484,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  11  22  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,11,22,1724301484,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  11  22  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,11,22,1724301484,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  11  22  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,11,22,1724301484,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  1  0  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,1,0,1724301470,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  1  0  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,1,0,1724301470,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  1  0  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,1,0,1724301470,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  1  0  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,1,0,1724301470,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  1  0  ~/RV32I/README.md
|4,39,1,0,1724301418,"~/RV32I/README.md"
-'  1  0  ~/RV32I/README.md
|4,39,1,0,1724301418,"~/RV32I/README.md"
-'  1  0  ~/RV32I/README.md
|4,39,1,0,1724301418,"~/RV32I/README.md"
-'  1  0  ~/RV32I/README.md
|4,39,1,0,1724301418,"~/RV32I/README.md"
-'  1  0  ~/RV32I/README.md
|4,39,1,0,1724301418,"~/RV32I/README.md"
-'  1  0  ~/RV32I/README.md
|4,39,1,0,1724301418,"~/RV32I/README.md"
-'  1  0  ~/RV32I/README.md
|4,39,1,0,1724301418,"~/RV32I/README.md"
-'  1  0  ~/RV32I/README.md
|4,39,1,0,1724301418,"~/RV32I/README.md"
-'  11  22  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,11,22,1724301408,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  11  22  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,11,22,1724301408,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  11  22  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,11,22,1724301408,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  11  22  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,11,22,1724301408,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  11  22  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,11,22,1724301408,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  11  22  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,11,22,1724301408,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  11  22  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,11,22,1724301408,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  11  22  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,11,22,1724301408,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  1  0  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,1,0,1724301213,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  1  0  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,1,0,1724301213,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  1  0  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,1,0,1724301213,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  1  0  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,1,0,1724301213,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  1  0  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,1,0,1724301213,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  1  0  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,1,0,1724301213,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  1  0  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,1,0,1724301213,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  1  0  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,1,0,1724301213,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  16  19  ~/projects/verilog_tutorials/RV32I/testbench/Makefile
|4,39,16,19,1724229916,"~/projects/verilog_tutorials/RV32I/testbench/Makefile"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  26  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,26,2,1724229879,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  23  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,23,2,1724229832,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  23  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,23,2,1724229832,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  23  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,23,2,1724229832,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  23  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,23,2,1724229832,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  23  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,23,2,1724229832,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  23  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,23,2,1724229832,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  23  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,23,2,1724229832,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  23  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,23,2,1724229832,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  23  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,23,2,1724229832,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  23  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,23,2,1724229832,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  23  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,23,2,1724229832,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"
-'  23  2  ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
|4,39,23,2,1724229832,"~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v"

# History of marks within files (newest to oldest):

> ~/.bash_aliases
	*	1724303101	0
	"	22	78
	^	49	43
	.	49	42
	+	99	4
	+	94	32
	+	69	0
	+	1	48
	+	1	54
	+	1	0
	+	69	0
	+	1	48
	+	66	2
	+	65	0
	+	66	0
	+	1	0
	+	65	0
	+	67	0
	+	69	0
	+	1	0
	+	56	14
	+	60	43
	+	60	0
	+	59	0
	+	60	1
	+	61	0
	+	60	0
	+	1	48
	+	33	2
	+	4	0
	+	9	0
	+	5	0
	+	32	0
	+	5	0
	+	8	1
	+	32	0
	+	33	0
	+	18	0
	+	19	0
	+	52	12
	+	35	9
	+	36	0
	+	37	2
	+	36	0
	+	37	0
	+	38	0
	+	39	0
	+	40	0
	+	41	0
	+	42	0
	+	43	0
	+	44	0
	+	45	0
	+	46	0
	+	47	0
	+	48	0
	+	49	0
	+	50	1
	+	40	6
	+	43	1
	+	45	1
	+	43	10
	+	45	10
	+	43	20
	+	49	24
	+	52	6
	+	41	38
	+	35	9
	+	41	50
	+	43	9
	+	45	9
	+	52	6
	+	43	10
	+	45	10
	+	43	9
	+	45	10
	+	43	10
	+	48	1
	+	49	53
	+	54	0
	+	28	0
	+	49	82
	+	9	0
	+	49	42

> ~/projects/verilog_tutorials/RV32I/testbench/Makefile
	*	1724301482	0
	"	11	22
	^	11	23
	.	11	22
	+	11	55
	+	16	19
	+	11	22

> ~/RV32I/README.md
	*	1724301415	0
	"	1	0

> ~/projects/verilog_tutorials/RV32I/testbench/NERD_tree_tab_1
	*	1724229879	0
	"	34	11
	.	1	0
	+	1	0

> ~/projects/verilog_tutorials/RV32I/core/common/riscv_register_file.v
	*	1724229877	0
	"	26	2
	^	22	25
	.	26	0
	+	22	11
	+	24	16
	+	24	1
	+	25	1
	+	26	0
	+	27	0
	+	22	24
	+	24	0
	+	22	0
	+	26	0

> ~/projects/verilog_tutorials/RV32I/core/common/riscv_register.v
	*	1724229460	0
	"	16	7
	^	16	8
	.	16	7
	+	3	6
	+	26	8
	+	3	0
	+	16	7

> ~/projects/verilog_tutorials/RV32I/core/singlecycle/riscv_ctrl.v
	*	1723783485	0
	"	92	19
	^	92	20
	.	92	19
	+	31	0
	+	32	0
	+	28	21
	+	29	21
	+	30	21
	+	31	22
	+	32	22
	+	28	39
	+	29	39
	+	31	40
	+	38	0
	+	36	21
	+	37	0
	+	143	55
	+	144	0
	+	146	0
	+	144	20
	+	145	54
	+	146	21
	+	147	56
	+	154	0
	+	44	18
	+	43	49
	+	44	51
	+	47	3
	+	48	0
	+	44	11
	+	27	21
	+	140	0
	+	50	4
	+	51	45
	+	142	21
	+	144	21
	+	146	22
	+	142	20
	+	146	21
	+	54	3
	+	53	4
	+	56	3
	+	55	4
	+	59	20
	+	58	18
	+	59	0
	+	63	0
	+	140	0
	+	68	0
	+	69	45
	+	68	46
	+	70	40
	+	67	17
	+	100	0
	+	154	1
	+	216	0
	+	154	0
	+	216	0
	+	154	1
	+	214	0
	+	215	0
	+	154	0
	+	149	0
	+	85	20
	+	99	1
	+	97	1
	+	98	0
	+	110	20
	+	109	17
	+	111	0
	+	110	2
	+	113	55
	+	112	21
	+	114	20
	+	115	0
	+	140	0
	+	129	128
	+	140	0
	+	131	0
	+	132	0
	+	133	0
	+	134	0
	+	135	0
	+	136	0
	+	131	50
	+	132	19
	+	133	19
	+	134	23
	+	135	19
	+	136	20
	+	135	53
	+	136	55
	+	133	53
	+	134	92
	+	138	5
	+	140	0
	+	139	0
	+	149	2
	+	148	2
	+	152	0
	+	153	0
	+	92	19
	n	55	3

> ~/projects/verilog_tutorials/RV32I/core/NERD_tree_tab_1
	*	1723781279	0
	"	31	10
	.	1	0
	+	1	0

> ~/projects/verilog_tutorials/RV32I/core/common/riscv_configs.v
	*	1723781278	0
	"	31	0
	^	6	25
	.	7	24
	+	5	14
	+	2	17
	+	5	3
	+	1	0
	+	5	0
	+	3	0
	+	5	0
	+	6	0
	+	7	0
	+	8	18
	+	10	23
	+	11	0
	+	12	0
	+	13	0
	+	14	0
	+	15	0
	+	11	16
	+	12	16
	+	13	16
	+	14	16
	+	15	16
	+	11	23
	+	12	22
	+	13	23
	+	14	21
	+	15	23
	+	17	0
	+	16	0
	+	18	43
	+	20	23
	+	21	8
	+	23	0
	+	23	17
	+	24	38
	+	25	8
	+	26	30
	+	22	0
	+	9	0
	+	11	0
	+	6	24
	+	7	24
	+	4	12
	+	6	24
	+	7	24
	+	6	24
	+	7	24

> ~/projects/verilog_tutorials/RV32I/core/common/riscv_alu.v
	*	1723781189	0
	"	31	0
	^	26	41
	.	26	40
	+	1	26
	+	36	8
	+	15	51
	+	16	0
	+	17	0
	+	16	42
	+	17	14
	+	18	0
	+	19	0
	+	20	0
	+	21	0
	+	22	0
	+	23	0
	+	18	15
	+	19	15
	+	20	15
	+	21	15
	+	22	15
	+	23	16
	+	18	42
	+	19	44
	+	20	43
	+	21	44
	+	22	42
	+	23	43
	+	21	70
	+	22	34
	+	19	56
	+	20	56
	+	21	74
	+	17	15
	+	14	16
	+	14	0
	+	23	20
	+	24	0
	+	13	18
	+	28	54
	+	9	8
	+	8	10
	+	35	0
	+	36	3
	+	35	42
	+	36	0
	+	37	0
	+	38	0
	+	39	0
	+	40	0
	+	41	0
	+	42	0
	+	43	0
	+	44	0
	+	37	0
	+	36	40
	+	37	52
	+	38	50
	+	39	52
	+	40	52
	+	41	53
	+	42	52
	+	43	52
	+	44	54
	+	49	8
	+	26	40

> ~/projects/verilog_tutorials/RV32I/core/common/riscv_adder.v
	*	1723781173	0
	"	1	0
	^	12	9
	.	12	8
	+	12	8

> ~/projects/verilog_tutorials/RV32I/core/singlecycle/riscv_top_tb.v
	*	1723774908	0
	"	1	12
	^	8	36
	.	8	35
	+	8	35

> ~/projects/verilog_tutorials/RV32I/core/common/NERD_tree_tab_1
	*	1723774455	0
	"	35	12
	.	1	0
	+	1	0

> ~/projects/verilog_tutorials/RV32I/core/singlecycle/riscv_top.v
	*	1723774453	0
	"	1	0

> ~/projects/verilog_tutorials/RV32I/core/common/riscv_dmem.v
	*	1723774439	0
	"	22	0
	^	22	1
	.	23	0
	+	41	0
	+	6	23
	+	24	73
	+	6	30
	+	24	64
	+	25	0
	+	40	9
	+	3	0
	+	2	0
	+	32	25
	+	28	20
	+	18	0
	+	19	1
	+	20	2
	+	21	2
	+	22	0
	+	23	0

> ~/projects/verilog_tutorials/RV32I/core/common/riscv_imem.v
	*	1723774384	0
	"	16	13
	^	17	5
	.	16	13
	+	1	26
	+	22	0
	+	14	20
	+	7	0
	+	6	0
	+	7	0
	+	5	0
	+	13	31
	+	16	26
	+	15	48
	+	17	0
	+	16	13

> ~/projects/verilog_tutorials/RV32I/core/singlecycle/riscv_cpu.v
	*	1723774283	0
	"	55	1
	^	91	37
	.	91	36
	+	84	42
	+	91	36

> ~/projects/verilog_tutorials/RV32I/core/common/riscv_mux_tb.v
	*	1723774277	0
	"	55	0

> ~/projects/verilog_tutorials/RV32I/core/common/riscv_mux.v
	*	1723774276	0
	"	18	10
	^	18	11
	.	18	10
	+	8	5
	+	2	14
	+	2	0
	+	25	0
	+	24	0
	+	2	0
	+	18	10

> ~/projects/verilog_tutorials/RV32I/core/common/riscv_immdecode.v
	*	1723774011	0
	"	1	25
	^	1	15
	.	1	14
	+	22	0
	+	13	0
	+	14	0
	+	15	0
	+	16	0
	+	13	12
	+	14	12
	+	15	12
	+	16	12
	+	13	91
	+	14	113
	+	15	56
	+	16	115
	+	17	45
	+	21	9
	+	22	0
	+	21	0
	+	1	14

> ~/projects/verilog_tutorials/RV32I/testbench/tb.cpp
	*	1723772263	0
	"	73	22

> ~/projects/verilog_tutorials/RV32I/testbench/timescale.v
	*	1723771562	0
	"	1	0

> ~/projects/verilog_tutorials/RV32I/testbench/vcd/add.vcd
	*	1723771516	0
	"	1384	0

> ~/projects/verilog_tutorials/RV32I/core/singlecycle/riscvtest.txt
	*	1723771269	0
	"	1	7
	.	1	0
	+	1	0

> ~/projects/verilog_tutorials/RV32I/testbench/log/top.log
	*	1723770859	0
	"	1	0

> ~/projects/verilog_tutorials/RV32I/core/singlecycle/riscv_program.mif
	*	1723770624	0
	"	1	0

> ~/projects/verilog_tutorials/RV32I/testbench/mif/Makefile
	*	1723770449	0
	"	49	0

> ~/backup/test_1.sh
	*	1723768598	0
	"	13	0

> ~/.bashrc
	*	1723614060	0
	"	1	0

> ~/.vimrc
	*	1723613998	0
	"	164	0
	^	118	101
	.	89	0
	+	190	24
	+	164	0
	+	190	0
	+	190	39
	+	190	25
	+	190	24
	+	207	39
	+	207	53
	+	196	33
	+	197	33
	+	198	31
	+	199	33
	+	200	35
	+	201	34
	+	202	46
	+	203	44
	+	204	36
	+	205	38
	+	208	0
	+	207	38
	+	188	19
	+	185	13
	+	186	13
	+	182	0
	+	183	8
	+	65	0
	+	207	0
	+	2	0
	+	34	0
	+	21	0
	+	24	0
	+	2	0
	+	4	0
	+	5	0
	+	6	0
	+	7	0
	+	8	0
	+	9	0
	+	10	0
	+	11	0
	+	183	8
	+	185	12
	+	186	26
	+	188	18
	+	147	1
	+	147	2
	+	147	0
	+	14	0
	+	33	0
	+	211	0
	+	210	0
	+	216	0
	+	218	0
	+	162	43
	+	162	23
	+	162	0
	+	162	22
	+	13	33
	+	20	5
	+	182	0
	+	148	0
	+	5	14
	+	165	4
	+	165	3
	+	176	0
	+	165	39
	+	166	35
	+	169	39
	+	170	34
	+	171	36
	+	172	33
	+	173	34
	+	174	33
	+	175	34
	+	177	50
	+	178	41
	+	179	40
	+	180	30
	+	181	0
	+	180	43
	+	181	6
	+	135	0
	+	136	0
	+	137	0
	+	138	0
	+	83	20
	+	84	0
	+	129	1
	+	88	0
	+	89	0
	+	111	0
	+	88	0
	+	89	0
	+	88	0
	+	89	0
	+	165	0
	+	117	0
	+	118	100
	+	88	0
	+	89	0

> ~/projects/verilog_tutorials/makefile/Makefile
	*	1723610822	0
	"	1	0
	^	2	8
	.	2	7
	+	13	10
	+	7	2
	+	10	2
	+	13	2
	+	6	20
	+	9	17
	+	7	1
	+	10	1
	+	13	1
	+	7	2
	+	10	2
	+	13	2
	+	4	0
	+	6	19
	+	4	0
	+	1	15
	+	2	7

> ~/backup/riscv_gnu_compiler_toolchain.sh
	*	1723609088	0
	"	1	0

> ~/projects/verilog_tutorials/RV32I/testbench/NERD_tree_win_1
	*	1723608947	0
	"	1	0
	.	1	0
	+	1	0

> ~/verilog_tutorials/RV32I/core/singlecycle/riscv_ctrl.v
	*	1722400330	0
	"	108	0
	^	92	21
	.	92	20
	+	93	20
	+	92	20

> ~/verilog_tutorials/RV32I/testbench/NERD_tree_tab_1
	*	1722400129	0
	"	30	14
	.	1	0
	+	1	0

> ~/verilog_tutorials/RV32I/core/common/riscv_register.v
	*	1722400128	0
	"	10	0

> ~/verilog_tutorials/RV32I/core/common/riscv_mux.v
	*	1722400079	0
	"	7	0

> ~/verilog_tutorials/RV32I/core/common/riscv_imem.v
	*	1722400074	0
	"	20	0
	.	20	0
	+	20	0

> ~/verilog_tutorials/RV32I/core/common/riscv_dmem.v
	*	1722400070	0
	"	27	0
	.	24	0
	+	24	0

> ~/projects/verilog_tutorials/RV32I/core/singlecycle/riscv_datapath.v
	*	1722399841	0
	"	135	13
	^	29	20
	.	29	19
	+	23	22
	+	27	0
	+	20	24
	+	21	0
	+	25	0
	+	19	8
	+	18	25
	+	29	19

> ~/projects/verilog_tutorials/RV32I/NERD_tree_tab_1
	*	1722399832	0
	"	33	18
	.	1	0
	+	1	0

> ~/verilog_tutorials/RV32I/core/NERD_tree_tab_1
	*	1722399698	0
	"	29	5
	.	1	0
	+	1	0

> ~/verilog_tutorials/RV32I/testbench/mif/add.text.mif
	*	1722399686	0
	"	29	0

> ~/verilog_tutorials/RV32I/core/common/riscv_alu.v
	*	1722392744	0
	"	43	38

> ~/verilog_tutorials/RV32I/core/common/riscv_regfile.v
	*	1722391815	0
	"	19	0

> ~/projects/verilog_tutorials/RV32I/core/common/riscv_dmem_interface.v
	*	1722391762	0
	"	41	8
	^	32	27
	.	32	26
	+	13	1
	+	12	10
	+	25	1
	+	24	42
	+	33	8
	+	32	26

> ~/verilog_tutorials/RV32I/core/common/riscv_dmem_interface.v
	*	1722391756	0
	"	49	45

> ~/verilog_tutorials/RV32I/core/common/riscv_configs.v
	*	1722391639	0
	"	100	0

> ~/verilog_tutorials/RV32I/core/common/riscv_alu_tb.v
	*	1722391638	0
	"	1	0

> ~/verilog_tutorials/RV32I/core/common/riscv_adder.v
	*	1722390837	0
	"	1	0

> ~/verilog_tutorials/RV32I/testbench/Makefile
	*	1722390708	0
	"	11	46
	^	11	24
	.	11	24
	+	11	24

> ~/verilog_tutorials/RV32I/core/common/NERD_tree_tab_1
	*	1722390604	0
	"	44	18
	.	1	0
	+	1	0

> ~/verilog_tutorials/RV32I/core/common/riscv_dmem.mif
	*	1722390548	0
	"	1	0

> ~/verilog_tutorials/RV32I/core/singlecycle/riscv_program.mif
	*	1722390542	0
	"	22	0

> ~/verilog_tutorials/RV32I/core/singlecycle/riscvtest.txt
	*	1722390536	0
	"	19	0

> ~/verilog_tutorials/RV32I/core/singlecycle/riscvtest.s
	*	1722390532	0
	"	19	0

> ~/verilog_tutorials/RV32I/core/common/riscv_imem.mif
	*	1722390117	0
	"	1	0

> ~/projects/verilog_tutorials/RV32I/testbench/mif/add.text.mif
	*	1722387783	0
	"	47	0

> ~/projects/verilog_tutorials/RV32I/testbench/mif/riscv_test.h
	*	1722387244	0
	"	1	0

> ~/projects/verilator/3_memory_with_multiple_mif/makefile
	*	1722327639	0
	"	1	0
	^	12	44
	.	13	38
	+	1	0
	+	12	43
	+	13	38

> ~/projects/verilator/3_memory_with_multiple_mif/1.mif
	*	1722321864	0
	"	5	9
	^	5	10
	.	5	9
	+	5	9

> ~/projects/verilator/3_memory_with_multiple_mif/0.mif
	*	1722321827	0
	"	1	5
	^	5	10
	.	5	9
	+	5	9

> ~/projects/verilator/3_memory_with_multiple_mif/dut.v
	*	1722321609	0
	"	28	0
	.	1	0
	+	1	0

> ~/projects/verilator/3_memory_with_multiple_mif/dut.
	*	1722321113	0
	"	1	0

> ~/projects/verilator/2_testbench_cpp/makefile
	*	1722321093	0
	"	2	0
	^	12	23
	.	14	14
	+	1	11
	+	3	0
	+	2	0
	+	14	23
	+	12	22
	+	14	14

> ~/projects/verilator/1_basic/counter.tb.cpp
	*	1722319549	0
	"	28	0
	^	32	16
	.	44	8
	+	1	0
	+	32	15
	+	38	6
	+	41	13
	+	44	8

> ~/projects/verilator/1_basic/makefile
	*	1722319539	0
	"	17	0
	^	14	23
	.	14	22
	+	6	64
	+	20	40
	+	14	22

> ~/projects/verilator/1_basic/counter.v
	*	1722316493	0
	"	11	6
	^	10	42
	.	11	6
	+	1	13
	+	8	0
	+	14	2
	+	15	0
	+	13	6
	+	15	0
	+	6	8
	+	7	8
	+	11	7
	+	10	41
	+	6	7
	+	7	7
	+	10	34
	+	11	6

> ~/verilog_tutorials/RV32I/core/singlecycle/NERD_tree_tab_1
	*	1721979952	0
	"	20	18
	.	1	0
	+	1	0

> ~/verilog_tutorials/RV32I/testbench/tb.cpp
	*	1721979562	0
	"	79	8

> ~/verilog_tutorials/RV32I/core/singlecycle/riscv_top_tb.v
	*	1721979354	0
	"	124	15
	^	15	96
	.	15	96
	+	15	96

> ~/verilog_tutorials/RV32I/core/singlecycle/riscv_top.v
	*	1721979270	0
	"	15	1

> ~/verilog_tutorials/RV32I/testbench/mif/add.data.mif
	*	1721979175	0
	"	1	0

> ~/verilog_tutorials/RV32I/core/common/riscv_immext.v
	*	1721978939	0
	"	7	0

> ~/verilog_tutorials/RV32I/testbench/mif/riscv_test.h
	*	1721976807	0
	"	27	0

> ~/verilog_tutorials/RV32I/testbench/mif/add.S
	*	1721975306	0
	"	10	15

> ~/projects/verilator/3_memory_with_multiple_mif/dut.tb.cpp
	*	1721872851	0
	"	37	0
	.	1	0
	+	1	0

> ~/projects/verilog_tutorials/RV32I/core/singlecycle/NERD_tree_tab_1
	*	1721872568	0
	"	13	13
	.	1	0
	+	1	0

> ~/projects/verilog_tutorials/RV32I/core/singlecycle/log/riscv_top_tb.v.yosys
	*	1721871963	0
	"	13	0

> ~/projects/verilog_tutorials/RV32I/core/singlecycle/log/riscv_top.v.yosys
	*	1721871941	0
	"	28	0

> ~/projects/verilator/3_memory_with_multiple_mif/NERD_tree_tab_1
	*	1721807660	0
	"	16	6
	.	1	0
	+	1	0

> ~/projects/verilator/2_testbench_cpp/NERD_tree_tab_1
	*	1721806887	0
	"	10	0
	.	1	0
	+	1	0

> ~/projects/verilator/2_testbench_cpp/dut.v
	*	1721806770	0
	"	21	8
	.	1	0
	+	1	0

> ~/projects/verilator/2_testbench_cpp/dut.tb.cpp
	*	1721806768	0
	"	57	0
	.	1	0
	+	1	0

> ~/projects/verilator/1_basic/NERD_tree_tab_1
	*	1721804790	0
	"	6	9
	.	1	0
	+	1	0

> ~/projects/verilator/1_basic/obj_dir/NERD_tree_tab_1
	*	1721803701	0
	"	6	0
	.	1	0
	+	1	0

> ~/projects/verilator/1_basic/obj_dir/Vcounter.cpp
	*	1721803684	0
	"	96	0

> ~/projects/verilator/1_basic/obj_dir/counter.tb.cpp
	*	1721803658	0
	"	1	0

> ~/projects/verilator/1_basic/obj_dir/Vcounter.mk
	*	1721803581	0
	"	43	0

> ~/projects/verilator/1_basic/obj_dir/Vcounter.h
	*	1721801229	0
	"	15	0

> ~/projects/zaram_training_course/03_sequential_logic/04_counter/cnt.v
	*	1721800378	0
	"	1	0

> ~/.vim/pack/custom/start/vim-functions/autoload/functions.vim
	*	1721699542	0
	"	29	0

> ~/.vim/pack/plugins/start/vim-snippets/snippets/verilog.snippets
	*	1721696793	0
	"	104	0

> ~/projects/verilog_tutorials/makefile/NERD_tree_tab_1
	*	1721636260	0
	"	4	0
	.	1	0
	+	1	0

> ~/projects/verilog_tutorials/makefile/foo.c
	*	1721632701	0
	"	4	0
	^	4	1
	.	3	11
	+	6	0
	+	3	11

> ~/NERD_tree_win_1
	*	1721626839	0
	"	1	0
	.	1	0
	+	1	0

> ~/backup/yosys.sh
	*	1721625375	0
	"	3	31
	^	3	32
	.	3	31
	+	1	0
	+	3	31

> ~/projects/verilog_tutorials/RV32I/core/common/riscv_dmem_tb.v
	*	1721611036	0
	"	30	9
	.	1	0
	+	1	0

> ~/projects/verilog_tutorials/RV32I/core/common/riscv_alu_tb.v
	*	1721610762	0
	"	32	0
	^	192	20
	.	192	19
	+	1	0
	+	192	19

> ~/projects/verilog_tutorials/RV32I/core/common/riscv_regfile.v
	*	1721609036	0
	"	31	0
	^	31	10
	.	31	0
	+	7	38
	+	8	5
	+	7	8
	+	9	31
	+	13	1
	+	11	23
	+	19	58
	+	20	51
	+	21	0
	+	26	49
	+	27	38
	+	11	0
	+	5	0
	+	25	20
	+	26	55
	+	27	39
	+	10	31
	+	27	52
	+	26	50
	+	31	0
