{
  "files": {
    "main.css": "/LearnVLSI/static/css/main.e50d316b.css",
    "main.js": "/LearnVLSI/static/js/main.f0fc63c7.js",
    "static/js/453.4b30436b.chunk.js": "/LearnVLSI/static/js/453.4b30436b.chunk.js",
    "static/media/navbar_logo.png": "/LearnVLSI/static/media/navbar_logo.d8d708371c6ce9fdfe02.png",
    "index.html": "/LearnVLSI/index.html",
    "main.e50d316b.css.map": "/LearnVLSI/static/css/main.e50d316b.css.map",
    "main.f0fc63c7.js.map": "/LearnVLSI/static/js/main.f0fc63c7.js.map",
    "453.4b30436b.chunk.js.map": "/LearnVLSI/static/js/453.4b30436b.chunk.js.map"
  },
  "entrypoints": [
    "static/css/main.e50d316b.css",
    "static/js/main.f0fc63c7.js"
  ]
}