
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19753 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1352.574 ; gain = 80.887 ; free physical = 12837 ; free virtual = 28972
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_FBTA64_theta_0_0' [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/synth_1/.Xil/Vivado-19745-tingyuan-OptiPlex-9010/realtime/design_1_FBTA64_theta_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_FBTA64_theta_0_0' (1#1) [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/synth_1/.Xil/Vivado-19745-tingyuan-OptiPlex-9010/realtime/design_1_FBTA64_theta_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'FBTA64_theta_0' of module 'design_1_FBTA64_theta_0_0' requires 18 connections, but only 15 given [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/synth/design_1.v:51]
INFO: [Synth 8-6157] synthesizing module 'design_1_acc64_64_mau_0_0' [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/synth_1/.Xil/Vivado-19745-tingyuan-OptiPlex-9010/realtime/design_1_acc64_64_mau_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_acc64_64_mau_0_0' (2#1) [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/synth_1/.Xil/Vivado-19745-tingyuan-OptiPlex-9010/realtime/design_1_acc64_64_mau_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'acc64_64_mau_0' of module 'design_1_acc64_64_mau_0_0' requires 19 connections, but only 16 given [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/synth/design_1.v:67]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0' [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/synth_1/.Xil/Vivado-19745-tingyuan-OptiPlex-9010/realtime/design_1_clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0' (3#1) [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/synth_1/.Xil/Vivado-19745-tingyuan-OptiPlex-9010/realtime/design_1_clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_100M_0' [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/synth_1/.Xil/Vivado-19745-tingyuan-OptiPlex-9010/realtime/design_1_rst_clk_wiz_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_100M_0' (4#1) [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/synth_1/.Xil/Vivado-19745-tingyuan-OptiPlex-9010/realtime/design_1_rst_clk_wiz_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_100M' of module 'design_1_rst_clk_wiz_100M_0' requires 10 connections, but only 6 given [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/synth/design_1.v:89]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (5#1) [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (6#1) [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1398.199 ; gain = 126.512 ; free physical = 12849 ; free virtual = 28984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1398.199 ; gain = 126.512 ; free physical = 12848 ; free virtual = 28983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1398.199 ; gain = 126.512 ; free physical = 12848 ; free virtual = 28983
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_acc64_64_mau_0_0/design_1_acc64_64_mau_0_0/design_1_acc64_64_mau_0_0_in_context.xdc] for cell 'design_1_i/acc64_64_mau_0'
Finished Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_acc64_64_mau_0_0/design_1_acc64_64_mau_0_0/design_1_acc64_64_mau_0_0_in_context.xdc] for cell 'design_1_i/acc64_64_mau_0'
Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_FBTA64_theta_0_0/design_1_FBTA64_theta_0_0/design_1_FBTA64_theta_0_0_in_context.xdc] for cell 'design_1_i/FBTA64_theta_0'
Finished Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_FBTA64_theta_0_0/design_1_FBTA64_theta_0_0/design_1_FBTA64_theta_0_0_in_context.xdc] for cell 'design_1_i/FBTA64_theta_0'
Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Finished Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_100M'
Finished Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_100M'
Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1681.434 ; gain = 0.000 ; free physical = 12589 ; free virtual = 28724
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1681.434 ; gain = 409.746 ; free physical = 12653 ; free virtual = 28788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1681.434 ; gain = 409.746 ; free physical = 12653 ; free virtual = 28788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1_0. (constraint file  /home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1_0. (constraint file  /home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/acc64_64_mau_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/FBTA64_theta_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1681.434 ; gain = 409.746 ; free physical = 12653 ; free virtual = 28788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1681.434 ; gain = 409.746 ; free physical = 12671 ; free virtual = 28806
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1681.434 ; gain = 409.746 ; free physical = 12641 ; free virtual = 28778
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz/clk_out1' to pin 'design_1_i/clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1714.434 ; gain = 442.746 ; free physical = 12513 ; free virtual = 28650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1714.434 ; gain = 442.746 ; free physical = 12513 ; free virtual = 28650
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1714.434 ; gain = 442.746 ; free physical = 12513 ; free virtual = 28650
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1714.434 ; gain = 442.746 ; free physical = 12513 ; free virtual = 28649
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1714.434 ; gain = 442.746 ; free physical = 12513 ; free virtual = 28649
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1714.434 ; gain = 442.746 ; free physical = 12513 ; free virtual = 28649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1714.434 ; gain = 442.746 ; free physical = 12513 ; free virtual = 28649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1714.434 ; gain = 442.746 ; free physical = 12513 ; free virtual = 28649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1714.434 ; gain = 442.746 ; free physical = 12513 ; free virtual = 28649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |design_1_FBTA64_theta_0_0   |         1|
|2     |design_1_acc64_64_mau_0_0   |         1|
|3     |design_1_clk_wiz_0          |         1|
|4     |design_1_rst_clk_wiz_100M_0 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_FBTA64_theta_0_0   |     1|
|2     |design_1_acc64_64_mau_0_0   |     1|
|3     |design_1_clk_wiz_0          |     1|
|4     |design_1_rst_clk_wiz_100M_0 |     1|
|5     |IBUF                        |     3|
|6     |OBUF                        |    32|
+------+----------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   192|
|2     |  design_1_i |design_1 |   157|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1714.434 ; gain = 442.746 ; free physical = 12512 ; free virtual = 28649
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1714.434 ; gain = 159.512 ; free physical = 12571 ; free virtual = 28707
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1714.441 ; gain = 442.746 ; free physical = 12571 ; free virtual = 28708
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1728.434 ; gain = 468.312 ; free physical = 12557 ; free virtual = 28693
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1728.434 ; gain = 0.000 ; free physical = 12556 ; free virtual = 28693
INFO: [Common 17-206] Exiting Vivado at Sun Jul 29 16:41:51 2018...
