HelpInfo,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis||CG1337||@W:Net AXI_MSLAVE_MEM_AWREGION is not declared.||BaseDesign.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/104||miv_rv32ima_l1_axi_gluebridge.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_gluebridge.v'/linenumber/261
Implementation;Synthesis||CG775||@N: Component CoreAHBL_0_CoreAHBL_0_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB||BaseDesign.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/266||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis||CG1283||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/267||coreahblite.v(568);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/568
Implementation;Synthesis||CG1283||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/268||coreahblite.v(568);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/568
Implementation;Synthesis||CG1283||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/269||coreahblite.v(568);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/568
Implementation;Synthesis||CG1283||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/270||coreahblite.v(568);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/568
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/271||coreahblite_matrix4x16.v(2813);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2813
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/272||coreahblite_masterstage.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/217
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||BaseDesign.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/318||coreahblite_masterstage.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/633
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/319||coreahblite_matrix4x16.v(2879);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2879
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/320||coreahblite_masterstage.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/217
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||BaseDesign.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/359||coreahblite_masterstage.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/633
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/360||coreahblite_matrix4x16.v(2945);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2945
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/361||coreahblite_masterstage.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/217
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||BaseDesign.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/400||coreahblite_masterstage.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/633
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/401||coreahblite_matrix4x16.v(3011);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3011
Implementation;Synthesis||CG775||@N: Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB||BaseDesign.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/567||coreahbtoapb3.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/25
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||BaseDesign.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/601||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||BaseDesign.srr(681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/681||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CG775||@N: Component CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL not found in library "work" or "__hyper__lib__", but found in library COREAXITOAHBL_LIB||BaseDesign.srr(685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/685||CoreAXItoAHBL.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/22
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=64||BaseDesign.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/735||CoreAXItoAHBL_RAM_syncWrAsyncRd.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v'/linenumber/77
Implementation;Synthesis||CL169||@W:Pruning unused register AXILenInt[3:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/760||CoreAXItoAHBL_AHBMasterCtrl.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/264
Implementation;Synthesis||CL190||@W:Optimizing register bit HSIZEInt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/761||CoreAXItoAHBL_AHBMasterCtrl.v(290);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/290
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of HSIZEInt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/762||CoreAXItoAHBL_AHBMasterCtrl.v(290);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/290
Implementation;Synthesis||CG775||@N: Component CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL not found in library "work" or "__hyper__lib__", but found in library COREAXITOAHBL_LIB||BaseDesign.srr(778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/778||CoreAXItoAHBL.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1_0\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/22
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/936||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/937||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/938||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/939||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/940||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/941||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/942||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/943||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/944||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/945||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1090||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1091||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1092||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin3[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1093||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin1[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1094||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin2[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1095||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1096||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1097||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1098||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin3[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1099||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin1[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1100||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin2[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1101||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1102||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1103||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1104||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin3[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1105||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin1[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1106||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin2[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1107||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1108||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1109||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1110||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1111||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1112||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1113||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1114||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1115||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1116||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1117||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1118||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1119||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1120||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1121||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CG775||@N: Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB||BaseDesign.srr(1124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1124||corejtagdebug.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/22
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.||BaseDesign.srr(1189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1189||corejtagdebug.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/147
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.||BaseDesign.srr(1190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1190||corejtagdebug.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/154
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.||BaseDesign.srr(1191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1191||corejtagdebug.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/161
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.||BaseDesign.srr(1192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1192||corejtagdebug.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/168
Implementation;Synthesis||CG775||@N: Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB||BaseDesign.srr(1200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1200||coretimer.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/24
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1210||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1211||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1212||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1213||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1214||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CG1340||@W:Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.||BaseDesign.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1237||Tx_async.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/605
Implementation;Synthesis||CG1340||@W:Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.||BaseDesign.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1238||Tx_async.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/605
Implementation;Synthesis||CL190||@W:Optimizing register bit CUARTI00l to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1241||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTI00l. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1242||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL177||@W:Sharing sequential element CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.||BaseDesign.srr(1255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1255||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||CG133||@W:Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1266||CoreUART.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/333
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTO10. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1268||CoreUART.v(1268);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1268
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOl0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1269||CoreUART.v(1159);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1159
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1270||CoreUART.v(1159);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1159
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIOl[7:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1271||CoreUART.v(1106);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1106
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTll0[1:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1272||CoreUART.v(984);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/984
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOI0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1273||CoreUART.v(936);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/936
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTlO0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1274||CoreUART.v(936);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/936
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOO0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1275||CoreUART.v(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/888
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTl1l. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1276||CoreUART.v(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/888
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIll. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1277||CoreUART.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/405
Implementation;Synthesis||CG133||@W:Object CUARTI1OI is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1294||CoreUARTapb.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/283
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1303||miv_rv32ima_l1_axi_tlxbar_system_bus.v(693);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/693
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1304||miv_rv32ima_l1_axi_tlxbar_system_bus.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/164
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1305||miv_rv32ima_l1_axi_tlxbar_system_bus.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/166
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1306||miv_rv32ima_l1_axi_tlxbar_system_bus.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/168
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1307||miv_rv32ima_l1_axi_tlxbar_system_bus.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/170
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1308||miv_rv32ima_l1_axi_tlxbar_system_bus.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/172
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1309||miv_rv32ima_l1_axi_tlxbar_system_bus.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/174
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1310||miv_rv32ima_l1_axi_tlxbar_system_bus.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/692
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1313||miv_rv32ima_l1_axi_queue.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1314||miv_rv32ima_l1_axi_queue.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1315||miv_rv32ima_l1_axi_queue.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1316||miv_rv32ima_l1_axi_queue.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1317||miv_rv32ima_l1_axi_queue.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1318||miv_rv32ima_l1_axi_queue.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1319||miv_rv32ima_l1_axi_queue.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1320||miv_rv32ima_l1_axi_queue.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1321||miv_rv32ima_l1_axi_queue.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1322||miv_rv32ima_l1_axi_queue.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1323||miv_rv32ima_l1_axi_queue.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1324||miv_rv32ima_l1_axi_queue.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1326||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||BaseDesign.srr(1327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1327||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=31||BaseDesign.srr(1328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1328||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||BaseDesign.srr(1329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1329||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||BaseDesign.srr(1330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1330||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=3||BaseDesign.srr(1331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1331||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1332||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1334||miv_rv32ima_l1_axi_queue_1.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1335||miv_rv32ima_l1_axi_queue_1.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1336||miv_rv32ima_l1_axi_queue_1.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1337||miv_rv32ima_l1_axi_queue_1.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1338||miv_rv32ima_l1_axi_queue_1.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1339||miv_rv32ima_l1_axi_queue_1.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1340||miv_rv32ima_l1_axi_queue_1.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1341||miv_rv32ima_l1_axi_queue_1.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1342||miv_rv32ima_l1_axi_queue_1.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1343||miv_rv32ima_l1_axi_queue_1.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1344||miv_rv32ima_l1_axi_queue_1.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1345||miv_rv32ima_l1_axi_queue_1.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||BaseDesign.srr(1347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1347||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1348||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||BaseDesign.srr(1349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1349||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||BaseDesign.srr(1350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1350||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||BaseDesign.srr(1351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1351||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||BaseDesign.srr(1352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1352||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1353||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1355||miv_rv32ima_l1_axi_queue_2.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/216
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1356||miv_rv32ima_l1_axi_queue_2.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/85
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1357||miv_rv32ima_l1_axi_queue_2.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/93
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1358||miv_rv32ima_l1_axi_queue_2.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/101
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1359||miv_rv32ima_l1_axi_queue_2.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1360||miv_rv32ima_l1_axi_queue_2.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/117
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1361||miv_rv32ima_l1_axi_queue_2.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/125
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1362||miv_rv32ima_l1_axi_queue_2.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/133
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1363||miv_rv32ima_l1_axi_queue_2.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1364||miv_rv32ima_l1_axi_queue_2.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/137
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1365||miv_rv32ima_l1_axi_queue_2.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/215
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1367||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||BaseDesign.srr(1368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1368||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=31||BaseDesign.srr(1369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1369||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||BaseDesign.srr(1370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1370||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(1371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1371||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1372||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1374||miv_rv32ima_l1_axi_queue_3.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1375||miv_rv32ima_l1_axi_queue_3.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1376||miv_rv32ima_l1_axi_queue_3.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1377||miv_rv32ima_l1_axi_queue_3.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1378||miv_rv32ima_l1_axi_queue_3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1379||miv_rv32ima_l1_axi_queue_3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1380||miv_rv32ima_l1_axi_queue_3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1381||miv_rv32ima_l1_axi_queue_3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1382||miv_rv32ima_l1_axi_queue_3.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1383||miv_rv32ima_l1_axi_queue_3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1384||miv_rv32ima_l1_axi_queue_3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1385||miv_rv32ima_l1_axi_queue_3.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||BaseDesign.srr(1387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1387||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1388||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||BaseDesign.srr(1389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1389||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||BaseDesign.srr(1390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1390||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(1391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1391||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||BaseDesign.srr(1392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1392||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1393||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1395||miv_rv32ima_l1_axi_queue_4.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/165
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1396||miv_rv32ima_l1_axi_queue_4.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/79
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1397||miv_rv32ima_l1_axi_queue_4.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1398||miv_rv32ima_l1_axi_queue_4.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1399||miv_rv32ima_l1_axi_queue_4.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1400||miv_rv32ima_l1_axi_queue_4.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1401||miv_rv32ima_l1_axi_queue_4.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/107
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1402||miv_rv32ima_l1_axi_queue_4.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/164
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||BaseDesign.srr(1404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1404||miv_rv32ima_l1_axi_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(1405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1405||miv_rv32ima_l1_axi_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1406||miv_rv32ima_l1_axi_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/198
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1410||miv_rv32ima_l1_axi_repeater.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/160
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1411||miv_rv32ima_l1_axi_repeater.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/86
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1412||miv_rv32ima_l1_axi_repeater.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/88
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1413||miv_rv32ima_l1_axi_repeater.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/90
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1414||miv_rv32ima_l1_axi_repeater.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/92
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1415||miv_rv32ima_l1_axi_repeater.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/94
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1416||miv_rv32ima_l1_axi_repeater.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/96
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1417||miv_rv32ima_l1_axi_repeater.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/98
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1418||miv_rv32ima_l1_axi_repeater.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/100
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1419||miv_rv32ima_l1_axi_repeater.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/159
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1422||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(523);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/523
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1423||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/137
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1424||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/139
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1425||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/141
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1426||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/162
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1427||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/164
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1428||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/166
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1429||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/168
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1430||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/170
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1431||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/172
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1432||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/174
Implementation;Synthesis||CG133||@W:Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1433||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/176
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1434||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/522
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1439||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/278
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1440||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1441||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/107
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1442||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1443||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1444||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/113
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1445||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/277
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1448||miv_rv32ima_l1_axi_queue_6.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1449||miv_rv32ima_l1_axi_queue_6.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1450||miv_rv32ima_l1_axi_queue_6.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1451||miv_rv32ima_l1_axi_queue_6.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1452||miv_rv32ima_l1_axi_queue_6.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1453||miv_rv32ima_l1_axi_queue_6.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1454||miv_rv32ima_l1_axi_queue_6.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1455||miv_rv32ima_l1_axi_queue_6.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1456||miv_rv32ima_l1_axi_queue_6.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1457||miv_rv32ima_l1_axi_queue_6.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1458||miv_rv32ima_l1_axi_queue_6.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1459||miv_rv32ima_l1_axi_queue_6.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||BaseDesign.srr(1461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1461||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1462||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||BaseDesign.srr(1463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1463||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||BaseDesign.srr(1464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1464||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(1465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1465||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||BaseDesign.srr(1466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1466||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1467||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1469||miv_rv32ima_l1_axi_tlcache_cork_system_bus.v(747);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v'/linenumber/747
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1470||miv_rv32ima_l1_axi_tlcache_cork_system_bus.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1471||miv_rv32ima_l1_axi_tlcache_cork_system_bus.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v'/linenumber/113
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1472||miv_rv32ima_l1_axi_tlcache_cork_system_bus.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v'/linenumber/115
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1477||miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(303);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v'/linenumber/303
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1484||miv_rv32ima_l1_axi_tlxbar_periphery_bus.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v'/linenumber/513
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1489||miv_rv32ima_l1_axi_repeater_1.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_1.v'/linenumber/146
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1492||miv_rv32ima_l1_axi_repeater_3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_3.v'/linenumber/146
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1495||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1012);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1012
Implementation;Synthesis||CL189||@N: Register bit _T_688 is always 0.||BaseDesign.srr(1497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1497||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CL189||@N: Register bit _T_912 is always 0.||BaseDesign.srr(1498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1498||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CL189||@N: Register bit _T_1136 is always 0.||BaseDesign.srr(1499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1499||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1501||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1126);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1126
Implementation;Synthesis||CL271||@W:Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1503||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CL189||@N: Register bit _T_232_0_lut[0] is always 0.||BaseDesign.srr(1504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1504||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1505||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1511||miv_rv32ima_l1_axi_repeater_4.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/162
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1514||miv_rv32ima_l1_axi_tlwidth_widget.v(477);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v'/linenumber/477
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1525||miv_rv32ima_l1_axi_level_gateway.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/87
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1528||miv_rv32ima_l1_axi_queue_10.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_10.v'/linenumber/175
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1531||miv_rv32ima_l1_axi_tlplic_plic.v(4030);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4030
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1533||miv_rv32ima_l1_axi_tlplic_plic.v(2014);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2014
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1535||miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v'/linenumber/545
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1540||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/401
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1564||miv_rv32ima_l1_axi_async_queue_source.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/246
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1566||miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1572||miv_rv32ima_l1_axi_async_queue_sink.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink.v'/linenumber/206
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1574||miv_rv32ima_l1_axi_async_queue_source_1.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v'/linenumber/221
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1577||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7047);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7047
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved2 is always 0.||BaseDesign.srr(1579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1579||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.||BaseDesign.srr(1580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1580||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.||BaseDesign.srr(1581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1581||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.||BaseDesign.srr(1582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1582||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.||BaseDesign.srr(1583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1583||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[0] is always 1.||BaseDesign.srr(1584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1584||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[1] is always 0.||BaseDesign.srr(1585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1585||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[2] is always 0.||BaseDesign.srr(1586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1586||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[3] is always 0.||BaseDesign.srr(1587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1587||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[4] is always 0.||BaseDesign.srr(1588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1588||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[0] is always 0.||BaseDesign.srr(1589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1589||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[1] is always 1.||BaseDesign.srr(1590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1590||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[2] is always 1.||BaseDesign.srr(1591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1591||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[3] is always 1.||BaseDesign.srr(1592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1592||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[4] is always 0.||BaseDesign.srr(1593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1593||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[0] is always 0.||BaseDesign.srr(1594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1594||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[1] is always 0.||BaseDesign.srr(1595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1595||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[2] is always 0.||BaseDesign.srr(1596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1596||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[0] is always 0.||BaseDesign.srr(1597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1597||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[1] is always 0.||BaseDesign.srr(1598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1598||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[2] is always 0.||BaseDesign.srr(1599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1599||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[3] is always 0.||BaseDesign.srr(1600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1600||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[4] is always 0.||BaseDesign.srr(1601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1601||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[5] is always 0.||BaseDesign.srr(1602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1602||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[6] is always 0.||BaseDesign.srr(1603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1603||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[7] is always 0.||BaseDesign.srr(1604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1604||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[8] is always 0.||BaseDesign.srr(1605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1605||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[9] is always 0.||BaseDesign.srr(1606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1606||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[10] is always 0.||BaseDesign.srr(1607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1607||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[0] is always 0.||BaseDesign.srr(1608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1608||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[1] is always 0.||BaseDesign.srr(1609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1609||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[2] is always 0.||BaseDesign.srr(1610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1610||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.||BaseDesign.srr(1611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1611||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.||BaseDesign.srr(1612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1612||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.||BaseDesign.srr(1613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1613||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.||BaseDesign.srr(1614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1614||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.||BaseDesign.srr(1615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1615||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.||BaseDesign.srr(1616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1616||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.||BaseDesign.srr(1617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1617||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.||BaseDesign.srr(1618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1618||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.||BaseDesign.srr(1619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1619||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.||BaseDesign.srr(1620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1620||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.||BaseDesign.srr(1621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1621||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.||BaseDesign.srr(1622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1622||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.||BaseDesign.srr(1623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1623||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[0] is always 1.||BaseDesign.srr(1624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1624||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[1] is always 1.||BaseDesign.srr(1625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1625||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[2] is always 0.||BaseDesign.srr(1626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1626||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[3] is always 0.||BaseDesign.srr(1627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1627||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[6] is always 0.||BaseDesign.srr(1628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1628||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[15] is always 0.||BaseDesign.srr(1629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1629||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[16] is always 0.||BaseDesign.srr(1630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1630||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[17] is always 0.||BaseDesign.srr(1631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1631||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[18] is always 0.||BaseDesign.srr(1632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1632||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[19] is always 0.||BaseDesign.srr(1633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1633||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[25] is always 0.||BaseDesign.srr(1634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1634||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[26] is always 0.||BaseDesign.srr(1635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1635||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[30] is always 0.||BaseDesign.srr(1636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1636||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[31] is always 0.||BaseDesign.srr(1637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1637||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[0] is always 1.||BaseDesign.srr(1638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1638||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[1] is always 1.||BaseDesign.srr(1639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1639||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[2] is always 0.||BaseDesign.srr(1640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1640||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[3] is always 0.||BaseDesign.srr(1641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1641||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[4] is always 1.||BaseDesign.srr(1642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1642||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[7] is always 0.||BaseDesign.srr(1643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1643||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[8] is always 0.||BaseDesign.srr(1644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1644||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[9] is always 0.||BaseDesign.srr(1645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1645||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[10] is always 0.||BaseDesign.srr(1646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1646||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[11] is always 0.||BaseDesign.srr(1647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1647||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[12] is always 0.||BaseDesign.srr(1648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1648||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[13] is always 0.||BaseDesign.srr(1649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1649||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[14] is always 0.||BaseDesign.srr(1650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1650||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[15] is always 0.||BaseDesign.srr(1651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1651||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[16] is always 0.||BaseDesign.srr(1652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1652||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[17] is always 0.||BaseDesign.srr(1653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1653||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[18] is always 0.||BaseDesign.srr(1654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1654||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[19] is always 0.||BaseDesign.srr(1655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1655||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[21] is always 0.||BaseDesign.srr(1656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1656||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[22] is always 0.||BaseDesign.srr(1657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1657||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[23] is always 0.||BaseDesign.srr(1658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1658||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[24] is always 0.||BaseDesign.srr(1659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1659||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[25] is always 0.||BaseDesign.srr(1660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1660||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[26] is always 0.||BaseDesign.srr(1661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1661||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[27] is always 0.||BaseDesign.srr(1662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1662||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[28] is always 0.||BaseDesign.srr(1663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1663||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[29] is always 0.||BaseDesign.srr(1664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1664||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[30] is always 0.||BaseDesign.srr(1665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1665||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[31] is always 0.||BaseDesign.srr(1666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1666||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1667||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1668||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1669||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1670||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1671||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1672||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1673||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1674||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1675||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1676||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1677||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1680||miv_rv32ima_l1_axi_async_queue_sink_1.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v'/linenumber/206
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1681||miv_rv32ima_l1_axi_async_queue_source_2.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/246
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1684||miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1687||miv_rv32ima_l1_axi_async_queue_sink_2.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v'/linenumber/184
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1691||miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v(440);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v'/linenumber/440
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1695||miv_rv32ima_l1_axi_tag_array_ext.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v'/linenumber/78
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1697||miv_rv32ima_l1_axi_tag_array_ext.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v'/linenumber/86
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=128, width=21||BaseDesign.srr(1698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1698||miv_rv32ima_l1_axi_tag_array_ext.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v'/linenumber/106
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1700||miv_rv32ima_l1_axi_data_arrays_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/79
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1702||miv_rv32ima_l1_axi_data_arrays_0_ext.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||BaseDesign.srr(1703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1703||miv_rv32ima_l1_axi_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||BaseDesign.srr(1704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1704||miv_rv32ima_l1_axi_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||BaseDesign.srr(1705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1705||miv_rv32ima_l1_axi_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||BaseDesign.srr(1706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1706||miv_rv32ima_l1_axi_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1710||miv_rv32ima_l1_axi_tlb.v(549);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb.v'/linenumber/549
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1713||miv_rv32ima_l1_axi_dcache_dcache.v(2559);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2559
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1715||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1716||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1717||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_waw_hazard is always 0.||BaseDesign.srr(1718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1718||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit _T_948 is always 0.||BaseDesign.srr(1719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1719||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_meta_correctable_errors is always 0.||BaseDesign.srr(1720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1720||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_meta_uncorrectable_errors is always 0.||BaseDesign.srr(1721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1721||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1722||miv_rv32ima_l1_axi_tag_array_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v'/linenumber/79
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1724||miv_rv32ima_l1_axi_tag_array_0_ext.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=128, width=20||BaseDesign.srr(1725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1725||miv_rv32ima_l1_axi_tag_array_0_ext.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v'/linenumber/107
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1727||miv_rv32ima_l1_axi_data_arrays_0_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v'/linenumber/79
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1729||miv_rv32ima_l1_axi_data_arrays_0_0_ext.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=32||BaseDesign.srr(1730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1730||miv_rv32ima_l1_axi_data_arrays_0_0_ext.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v'/linenumber/107
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1732||miv_rv32ima_l1_axi_icache_icache.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/342
Implementation;Synthesis||CL271||@W:Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1734||miv_rv32ima_l1_axi_icache_icache.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/396
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1735||miv_rv32ima_l1_axi_tlb_1.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb_1.v'/linenumber/302
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1737||miv_rv32ima_l1_axi_shift_queue.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/397
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1739||miv_rv32ima_l1_axi_frontend_frontend.v(353);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/353
Implementation;Synthesis||CL189||@N: Register bit s2_tlb_resp_miss is always 0.||BaseDesign.srr(1741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1741||miv_rv32ima_l1_axi_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL189||@N: Register bit s1_pc[0] is always 0.||BaseDesign.srr(1742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1742||miv_rv32ima_l1_axi_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL189||@N: Register bit s1_pc[1] is always 0.||BaseDesign.srr(1743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1743||miv_rv32ima_l1_axi_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1744||miv_rv32ima_l1_axi_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1745||miv_rv32ima_l1_axi_queue_11.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/233
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1747||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||BaseDesign.srr(1748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1748||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=32||BaseDesign.srr(1749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1749||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||BaseDesign.srr(1750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1750||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(1751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1751||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=3||BaseDesign.srr(1752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1752||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1753||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1754||miv_rv32ima_l1_axi_queue_13.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_13.v'/linenumber/159
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1756||miv_rv32ima_l1_axi_queue_14.v(199);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/199
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1758||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=32||BaseDesign.srr(1759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1759||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||BaseDesign.srr(1760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1760||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(1761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1761||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1762||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1763||miv_rv32ima_l1_axi_queue_15.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_15.v'/linenumber/111
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1766||miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v'/linenumber/78
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1773||miv_rv32ima_l1_axi_csrfile.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1396
Implementation;Synthesis||CL189||@N: Register bit reg_mstatus_spp is always 0.||BaseDesign.srr(1775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1775||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1778||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1779||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1780||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1781||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1782||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1783||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1784||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1785||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1786||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1789||miv_rv32ima_l1_axi_mul_div.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_mul_div.v'/linenumber/367
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1796||miv_rv32ima_l1_axi_rocket.v(2496);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2496
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AXI_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1798||miv_rv32ima_l1_axi_rocket.v(1486);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/1486
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2405[31:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1799||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2407[31:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1800||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2410[31:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1801||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2412[31:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1802||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.||BaseDesign.srr(1803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1803||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL134||@N: Found RAM _T_1151, depth=31, width=32||BaseDesign.srr(1804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1804||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL134||@N: Found RAM _T_1151, depth=31, width=32||BaseDesign.srr(1805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1805||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1806||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1810||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/78
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1813||miv_rv32ima_l1_axi_queue_16.v(155);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_16.v'/linenumber/155
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1815||miv_rv32ima_l1_axi_queue_17.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/302
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1817||miv_rv32ima_l1_axi_tlto_axi4_converter.v(688);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v'/linenumber/688
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1820||miv_rv32ima_l1_axi_queue_18.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_18.v'/linenumber/107
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1822||miv_rv32ima_l1_axi_queue_22.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_22.v'/linenumber/131
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2, width=7||BaseDesign.srr(1824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1824||miv_rv32ima_l1_axi_queue_22.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_22.v'/linenumber/154
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1826||miv_rv32ima_l1_axi_queue_28.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/267
Implementation;Synthesis||CL134||@N: Found RAM ram_qos, depth=2, width=4||BaseDesign.srr(1828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1828||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_prot, depth=2, width=3||BaseDesign.srr(1829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1829||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_cache, depth=2, width=4||BaseDesign.srr(1830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1830||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_lock, depth=2, width=1||BaseDesign.srr(1831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1831||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_burst, depth=2, width=2||BaseDesign.srr(1832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1832||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||BaseDesign.srr(1833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1833||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_len, depth=2, width=8||BaseDesign.srr(1834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1834||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_addr, depth=2, width=32||BaseDesign.srr(1835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1835||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_id, depth=2, width=4||BaseDesign.srr(1836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1836||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1837||miv_rv32ima_l1_axi_queue_29.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/165
Implementation;Synthesis||CL134||@N: Found RAM ram_last, depth=2, width=1||BaseDesign.srr(1839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1839||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_strb, depth=2, width=8||BaseDesign.srr(1840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1840||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=64||BaseDesign.srr(1841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1841||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1842||miv_rv32ima_l1_axi_queue_30.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_30.v'/linenumber/148
Implementation;Synthesis||CL134||@N: Found RAM ram_resp, depth=2, width=2||BaseDesign.srr(1844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1844||miv_rv32ima_l1_axi_queue_30.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_30.v'/linenumber/176
Implementation;Synthesis||CL134||@N: Found RAM ram_id, depth=2, width=4||BaseDesign.srr(1845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1845||miv_rv32ima_l1_axi_queue_30.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_30.v'/linenumber/176
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1846||miv_rv32ima_l1_axi_queue_32.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/182
Implementation;Synthesis||CL134||@N: Found RAM ram_last, depth=2, width=1||BaseDesign.srr(1848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1848||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||CL134||@N: Found RAM ram_resp, depth=2, width=2||BaseDesign.srr(1849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1849||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=64||BaseDesign.srr(1850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1850||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||CL134||@N: Found RAM ram_id, depth=2, width=4||BaseDesign.srr(1851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1851||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1853||miv_rv32ima_l1_axi_queue_33.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/267
Implementation;Synthesis||CL134||@N: Found RAM ram_qos, depth=2, width=4||BaseDesign.srr(1855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1855||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_prot, depth=2, width=3||BaseDesign.srr(1856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1856||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_cache, depth=2, width=4||BaseDesign.srr(1857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1857||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_lock, depth=2, width=1||BaseDesign.srr(1858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1858||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_burst, depth=2, width=2||BaseDesign.srr(1859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1859||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||BaseDesign.srr(1860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1860||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_len, depth=2, width=8||BaseDesign.srr(1861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1861||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_addr, depth=2, width=31||BaseDesign.srr(1862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1862||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_id, depth=2, width=4||BaseDesign.srr(1863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1863||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1866||miv_rv32ima_l1_axi_queue_48.v(199);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/199
Implementation;Synthesis||CL134||@N: Found RAM ram_last, depth=8, width=1||BaseDesign.srr(1868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1868||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_user, depth=8, width=7||BaseDesign.srr(1869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1869||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_resp, depth=8, width=2||BaseDesign.srr(1870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1870||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=8, width=64||BaseDesign.srr(1871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1871||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_id, depth=8, width=4||BaseDesign.srr(1872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1872||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1873||miv_rv32ima_l1_axi_axi4deinterleaver.v(1028);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v'/linenumber/1028
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of _T_658[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1875||miv_rv32ima_l1_axi_axi4deinterleaver.v(1062);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v'/linenumber/1062
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1877||miv_rv32ima_l1_axi_queue_54.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/302
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1879||miv_rv32ima_l1_axi_tlto_axi4.v(688);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v'/linenumber/688
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1881||miv_rv32ima_l1_axi_queue_55.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_55.v'/linenumber/141
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1883||miv_rv32ima_l1_axi_queue_56.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_56.v'/linenumber/131
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1885||miv_rv32ima_l1_axi_tlerror_error.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlerror_error.v'/linenumber/379
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1887||miv_rv32ima_l1_axi_capture_update_chain.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v'/linenumber/493
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1889||miv_rv32ima_l1_axi_capture_update_chain_1.v(611);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v'/linenumber/611
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1891||miv_rv32ima_l1_axi_capture_chain.v(357);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/357
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1893||miv_rv32ima_l1_axi_negative_edge_latch.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v'/linenumber/74
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1897||miv_rv32ima_l1_axi_capture_update_chain_2.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v'/linenumber/146
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1899||miv_rv32ima_l1_axi_negative_edge_latch_2.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v'/linenumber/77
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1902||miv_rv32ima_l1_axi_jtag_bypass_chain.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v'/linenumber/102
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1904||miv_rv32ima_l1_axi_debug_transport_module_jtag.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v'/linenumber/467
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||BaseDesign.srr(1906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1906||miv_rv32ima_l1_axi_rocket_system.v(2270);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket_system.v'/linenumber/2270
Implementation;Synthesis||CG781||@W:Input AXI_MSLAVE_MEM_BUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||BaseDesign.srr(1916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1916||miv_rv32ima_l1_axi.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/475
Implementation;Synthesis||CG781||@W:Input AXI_MSLAVE_MEM_RUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||BaseDesign.srr(1917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1917||miv_rv32ima_l1_axi.v(495);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/495
Implementation;Synthesis||CG781||@W:Input AXI_MSLAVE_MMIO_BUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||BaseDesign.srr(1918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1918||miv_rv32ima_l1_axi.v(520);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/520
Implementation;Synthesis||CG781||@W:Input AXI_MSLAVE_MMIO_RUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||BaseDesign.srr(1919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1919||miv_rv32ima_l1_axi.v(540);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/540
Implementation;Synthesis||CG360||@W:Removing wire MMIO_AXI_WID, as there is no assignment to it.||BaseDesign.srr(1920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1920||miv_rv32ima_l1_axi.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/147
Implementation;Synthesis||CG360||@W:Removing wire MEM_AXI_WID, as there is no assignment to it.||BaseDesign.srr(1921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1921||miv_rv32ima_l1_axi.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire MEM_AWREGION, as there is no assignment to it.||BaseDesign.srr(1922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1922||miv_rv32ima_l1_axi.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/184
Implementation;Synthesis||CG360||@W:Removing wire MEM_AWUSER, as there is no assignment to it.||BaseDesign.srr(1923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1923||miv_rv32ima_l1_axi.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/186
Implementation;Synthesis||CG360||@W:Removing wire MEM_WUSER, as there is no assignment to it.||BaseDesign.srr(1924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1924||miv_rv32ima_l1_axi.v(192);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/192
Implementation;Synthesis||CG360||@W:Removing wire MEM_ARREGION, as there is no assignment to it.||BaseDesign.srr(1925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1925||miv_rv32ima_l1_axi.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/208
Implementation;Synthesis||CG360||@W:Removing wire MEM_ARUSER, as there is no assignment to it.||BaseDesign.srr(1926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1926||miv_rv32ima_l1_axi.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/210
Implementation;Synthesis||CG360||@W:Removing wire MMIO_AWREGION, as there is no assignment to it.||BaseDesign.srr(1927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1927||miv_rv32ima_l1_axi.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/228
Implementation;Synthesis||CG360||@W:Removing wire MMIO_AWUSER, as there is no assignment to it.||BaseDesign.srr(1928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1928||miv_rv32ima_l1_axi.v(230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/230
Implementation;Synthesis||CG360||@W:Removing wire MMIO_WUSER, as there is no assignment to it.||BaseDesign.srr(1929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1929||miv_rv32ima_l1_axi.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/236
Implementation;Synthesis||CG360||@W:Removing wire MMIO_ARREGION, as there is no assignment to it.||BaseDesign.srr(1930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1930||miv_rv32ima_l1_axi.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/252
Implementation;Synthesis||CG360||@W:Removing wire MMIO_ARUSER, as there is no assignment to it.||BaseDesign.srr(1931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1931||miv_rv32ima_l1_axi.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/254
Implementation;Synthesis||CL318||@W:*Output MMIO_AXI_WID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||BaseDesign.srr(1933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1933||miv_rv32ima_l1_axi.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/147
Implementation;Synthesis||CL318||@W:*Output MEM_AXI_WID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||BaseDesign.srr(1934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1934||miv_rv32ima_l1_axi.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/148
Implementation;Synthesis||CG1283||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(1936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1936||PF_CCC_0_PF_CCC_0_0_PF_CCC.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_0\PF_CCC_0_0\PF_CCC_0_PF_CCC_0_0_PF_CCC.v'/linenumber/37
Implementation;Synthesis||CG1283||@W:Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(1942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1942||PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG1283||@W:Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(1943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1943||PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG1283||@W:Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(1944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1944||PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG1283||@W:Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(1945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1945||PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG1283||@W:Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(1946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1946||PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CL168||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1949||PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v'/linenumber/48
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1950||PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v'/linenumber/47
Implementation;Synthesis||CL168||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1954||PF_OSC_0_PF_OSC_0_0_PF_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_OSC_0\PF_OSC_0_0\PF_OSC_0_PF_OSC_0_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 18 of HADDR_d[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1982||CoreAHBLSRAM_AHBLSramIf.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/179
Implementation;Synthesis||CG360||@W:Removing wire u_BUSY_all_0, as there is no assignment to it.||BaseDesign.srr(1995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1995||CoreAHBLSRAM_SramCtrlIf.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/124
Implementation;Synthesis||CG360||@W:Removing wire u_BUSY_all_1, as there is no assignment to it.||BaseDesign.srr(1996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1996||CoreAHBLSRAM_SramCtrlIf.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/125
Implementation;Synthesis||CG360||@W:Removing wire u_BUSY_all_2, as there is no assignment to it.||BaseDesign.srr(1997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1997||CoreAHBLSRAM_SramCtrlIf.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/126
Implementation;Synthesis||CG360||@W:Removing wire u_BUSY_all_3, as there is no assignment to it.||BaseDesign.srr(1998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1998||CoreAHBLSRAM_SramCtrlIf.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire l_BUSY_all_0, as there is no assignment to it.||BaseDesign.srr(1999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1999||CoreAHBLSRAM_SramCtrlIf.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/128
Implementation;Synthesis||CG360||@W:Removing wire l_BUSY_all_1, as there is no assignment to it.||BaseDesign.srr(2000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2000||CoreAHBLSRAM_SramCtrlIf.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/129
Implementation;Synthesis||CG360||@W:Removing wire l_BUSY_all_2, as there is no assignment to it.||BaseDesign.srr(2001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2001||CoreAHBLSRAM_SramCtrlIf.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/130
Implementation;Synthesis||CG360||@W:Removing wire l_BUSY_all_3, as there is no assignment to it.||BaseDesign.srr(2002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2002||CoreAHBLSRAM_SramCtrlIf.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/131
Implementation;Synthesis||CL169||@W:Pruning unused register sram_ren_d3. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2004||CoreAHBLSRAM_SramCtrlIf.v(316);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/316
Implementation;Synthesis||CL169||@W:Pruning unused register sram_ren_d2. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2005||CoreAHBLSRAM_SramCtrlIf.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/306
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sramcurr_state.||BaseDesign.srr(2036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2036||CoreAHBLSRAM_SramCtrlIf.v(155);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/155
Implementation;Synthesis||CL159||@N: Input ahbsram_wdata_usram is unused.||BaseDesign.srr(2042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2042||CoreAHBLSRAM_SramCtrlIf.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/85
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahbcurr_state.||BaseDesign.srr(2044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2044||CoreAHBLSRAM_AHBLSramIf.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/193
Implementation;Synthesis||CL246||@W:Input port bits 31 to 18 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2050||CoreAHBLSRAM_AHBLSramIf.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input BUSY is unused.||BaseDesign.srr(2051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2051||CoreAHBLSRAM_AHBLSramIf.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input AXI_MIRROR_MST_MEM_AWREGION is unused.||BaseDesign.srr(2065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2065||miv_rv32ima_l1_axi_gluebridge.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_gluebridge.v'/linenumber/16
Implementation;Synthesis||CL156||@W:*Input MEM_AWREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||BaseDesign.srr(2067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2067||miv_rv32ima_l1_axi.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/184
Implementation;Synthesis||CL156||@W:*Input MEM_AWUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||BaseDesign.srr(2068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2068||miv_rv32ima_l1_axi.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/186
Implementation;Synthesis||CL156||@W:*Input MEM_WUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||BaseDesign.srr(2069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2069||miv_rv32ima_l1_axi.v(192);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/192
Implementation;Synthesis||CL156||@W:*Input MEM_ARREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||BaseDesign.srr(2070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2070||miv_rv32ima_l1_axi.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/208
Implementation;Synthesis||CL156||@W:*Input MEM_ARUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||BaseDesign.srr(2071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2071||miv_rv32ima_l1_axi.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/210
Implementation;Synthesis||CL156||@W:*Input MMIO_AWREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||BaseDesign.srr(2072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2072||miv_rv32ima_l1_axi.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/228
Implementation;Synthesis||CL156||@W:*Input MMIO_AWUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||BaseDesign.srr(2073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2073||miv_rv32ima_l1_axi.v(230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/230
Implementation;Synthesis||CL156||@W:*Input MMIO_WUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||BaseDesign.srr(2074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2074||miv_rv32ima_l1_axi.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/236
Implementation;Synthesis||CL156||@W:*Input MMIO_ARREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||BaseDesign.srr(2075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2075||miv_rv32ima_l1_axi.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/252
Implementation;Synthesis||CL156||@W:*Input MMIO_ARUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||BaseDesign.srr(2076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2076||miv_rv32ima_l1_axi.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/254
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2080||miv_rv32ima_l1_axi_jtag_bypass_chain.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_chainIn_update is unused.||BaseDesign.srr(2081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2081||miv_rv32ima_l1_axi_jtag_bypass_chain.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2085||miv_rv32ima_l1_axi_capture_update_chain_2.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v'/linenumber/66
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2090||miv_rv32ima_l1_axi_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2091||miv_rv32ima_l1_axi_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2092||miv_rv32ima_l1_axi_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 4 words and data bit width of 1.||BaseDesign.srr(2093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2093||miv_rv32ima_l1_axi_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2094||miv_rv32ima_l1_axi_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2095||miv_rv32ima_l1_axi_capture_chain.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_chainIn_update is unused.||BaseDesign.srr(2096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2096||miv_rv32ima_l1_axi_capture_chain.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2098||miv_rv32ima_l1_axi_capture_update_chain_1.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v'/linenumber/66
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 16 words and data bit width of 1.||BaseDesign.srr(2100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2100||miv_rv32ima_l1_axi_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2101||miv_rv32ima_l1_axi_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2102||miv_rv32ima_l1_axi_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2103||miv_rv32ima_l1_axi_capture_update_chain.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2106||miv_rv32ima_l1_axi_queue_56.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_56.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2107||miv_rv32ima_l1_axi_queue_56.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_56.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_deq_ready is unused.||BaseDesign.srr(2108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2108||miv_rv32ima_l1_axi_queue_56.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_56.v'/linenumber/67
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2111||miv_rv32ima_l1_axi_tlto_axi4.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v'/linenumber/69
Implementation;Synthesis||CL138||@W:Removing register 'ram_cache[0]' because it is only assigned 0 or its original value.||BaseDesign.srr(2113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2113||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||CL138||@W:Removing register 'ram_lock[0]' because it is only assigned 0 or its original value.||BaseDesign.srr(2114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2114||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||CL138||@W:Removing register 'ram_qos[0]' because it is only assigned 0 or its original value.||BaseDesign.srr(2115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2115||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||CL247||@W:Input port bit 3 of auto_out_b_bits_id[3:0] is unused||BaseDesign.srr(2117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2117||miv_rv32ima_l1_axi_axi4id_indexer.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v'/linenumber/125
Implementation;Synthesis||CL247||@W:Input port bit 3 of auto_out_r_bits_id[3:0] is unused||BaseDesign.srr(2119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2119||miv_rv32ima_l1_axi_axi4id_indexer.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v'/linenumber/142
Implementation;Synthesis||CL247||@W:Input port bit 3 of auto_out_b_bits_id[3:0] is unused||BaseDesign.srr(2135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2135||miv_rv32ima_l1_axi_axi4id_indexer_trim.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v'/linenumber/125
Implementation;Synthesis||CL247||@W:Input port bit 3 of auto_out_r_bits_id[3:0] is unused||BaseDesign.srr(2137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2137||miv_rv32ima_l1_axi_axi4id_indexer_trim.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v'/linenumber/142
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2140||miv_rv32ima_l1_axi_tlto_axi4_converter.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v'/linenumber/69
Implementation;Synthesis||CL247||@W:Input port bit 6 of auto_out_b_bits_user[6:0] is unused||BaseDesign.srr(2141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2141||miv_rv32ima_l1_axi_tlto_axi4_converter.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v'/linenumber/103
Implementation;Synthesis||CL247||@W:Input port bit 6 of auto_out_r_bits_user[6:0] is unused||BaseDesign.srr(2143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2143||miv_rv32ima_l1_axi_tlto_axi4_converter.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v'/linenumber/121
Implementation;Synthesis||CL138||@W:Removing register 'ram_cache[0]' because it is only assigned 0 or its original value.||BaseDesign.srr(2146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2146||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||CL138||@W:Removing register 'ram_lock[0]' because it is only assigned 0 or its original value.||BaseDesign.srr(2147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2147||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||CL138||@W:Removing register 'ram_qos[0]' because it is only assigned 0 or its original value.||BaseDesign.srr(2148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2148||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||CL135||@N: Found sequential shift sync with address depth of 3 words and data bit width of 31.||BaseDesign.srr(2152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2152||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||BaseDesign.srr(2159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2159||miv_rv32ima_l1_axi_mul_div.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_mul_div.v'/linenumber/405
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2172||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2174||miv_rv32ima_l1_axi_ibuf.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_ibuf.v'/linenumber/65
Implementation;Synthesis||CL135||@N: Found sequential shift sync with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2180||miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register maybe_full. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2183||miv_rv32ima_l1_axi_queue_15.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_15.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2186||miv_rv32ima_l1_axi_queue_13.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_13.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2187||miv_rv32ima_l1_axi_queue_13.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_13.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_deq_ready is unused.||BaseDesign.srr(2188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2188||miv_rv32ima_l1_axi_queue_13.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_13.v'/linenumber/67
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2191||miv_rv32ima_l1_axi_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_reset_vector[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2192||miv_rv32ima_l1_axi_frontend_frontend.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/75
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2193||miv_rv32ima_l1_axi_frontend_frontend.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/77
Implementation;Synthesis||CL138||@W:Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.||BaseDesign.srr(2195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2195||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||CL138||@W:Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.||BaseDesign.srr(2196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2196||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2198||miv_rv32ima_l1_axi_tlb_1.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb_1.v'/linenumber/65
Implementation;Synthesis||CL138||@W:Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.||BaseDesign.srr(2200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2200||miv_rv32ima_l1_axi_icache_icache.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/396
Implementation;Synthesis||CL246||@W:Input port bits 2 to 1 of auto_master_out_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2201||miv_rv32ima_l1_axi_icache_icache.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/71
Implementation;Synthesis||CL246||@W:Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2202||miv_rv32ima_l1_axi_icache_icache.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/77
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2203||miv_rv32ima_l1_axi_icache_icache.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/77
Implementation;Synthesis||CL246||@W:Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2204||miv_rv32ima_l1_axi_icache_icache.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/78
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register release_state.||BaseDesign.srr(2210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2210||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2222||miv_rv32ima_l1_axi_tlb.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input io_req_valid is unused.||BaseDesign.srr(2223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2223||miv_rv32ima_l1_axi_tlb.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb.v'/linenumber/66
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2226||miv_rv32ima_l1_axi_dcache_data_array.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_data_array.v'/linenumber/67
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of _T_1186[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2234||miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v'/linenumber/462
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_error' because it is only assigned 0 or its original value.||BaseDesign.srr(2242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2242||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_param' because it is only assigned 0 or its original value.||BaseDesign.srr(2243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2243||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_sink' because it is only assigned 0 or its original value.||BaseDesign.srr(2244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2244||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ctrlStateReg.||BaseDesign.srr(2248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2248||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2254||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2255||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_tl_in_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2256||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_dmi_in_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2257||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/86
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_param' because it is only assigned 0 or its original value.||BaseDesign.srr(2267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2267||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_source' because it is only assigned 0 or its original value.||BaseDesign.srr(2268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2268||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||CL246||@W:Input port bits 6 to 3 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2277||miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v'/linenumber/70
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2278||miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v'/linenumber/70
Implementation;Synthesis||CL247||@W:Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused||BaseDesign.srr(2279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2279||miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 27 to 26 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2281||miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 15 to 2 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2282||miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of _T_1398[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2287||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL169||@W:Pruning unused register _T_1493_0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2288||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL169||@W:Pruning unused register _T_1493_1. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2289||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL159||@N: Input auto_out_1_d_bits_opcode is unused.||BaseDesign.srr(2290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2290||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/85
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_opcode is unused.||BaseDesign.srr(2291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2291||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_param is unused.||BaseDesign.srr(2292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2292||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_size is unused.||BaseDesign.srr(2293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2293||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_sink is unused.||BaseDesign.srr(2294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2294||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/99
Implementation;Synthesis||CL246||@W:Input port bits 30 to 16 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2297||miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v'/linenumber/74
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2298||miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v'/linenumber/74
Implementation;Synthesis||CL246||@W:Input port bits 30 to 26 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2300||miv_rv32ima_l1_axi_tlplic_plic.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/104
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2301||miv_rv32ima_l1_axi_tlplic_plic.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/104
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2308||miv_rv32ima_l1_axi_tlxbar_memory_bus.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2309||miv_rv32ima_l1_axi_tlxbar_memory_bus.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v'/linenumber/66
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of _T_1732[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2320||miv_rv32ima_l1_axi_tlxbar_periphery_bus.v(539);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v'/linenumber/539
Implementation;Synthesis||CL138||@W:Removing register 'saved_param' because it is only assigned 0 or its original value.||BaseDesign.srr(2330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2330||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||CL138||@W:Removing register 'saved_sink' because it is only assigned 0 or its original value.||BaseDesign.srr(2331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2331||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of _T_2153[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2339||miv_rv32ima_l1_axi_tlxbar_system_bus.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/723
Implementation;Synthesis||CL159||@N: Input auto_out_3_d_bits_sink is unused.||BaseDesign.srr(2340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2340||miv_rv32ima_l1_axi_tlxbar_system_bus.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input auto_out_2_d_bits_sink is unused.||BaseDesign.srr(2341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2341||miv_rv32ima_l1_axi_tlxbar_system_bus.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input auto_out_1_d_bits_sink is unused.||BaseDesign.srr(2342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2342||miv_rv32ima_l1_axi_tlxbar_system_bus.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_sink is unused.||BaseDesign.srr(2343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2343||miv_rv32ima_l1_axi_tlxbar_system_bus.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/147
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2348||CoreUARTapb.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/126
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTll0.||BaseDesign.srr(2352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2352||Rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTlI0l.||BaseDesign.srr(2360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2360||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL159||@N: Input CUARTI1I is unused.||BaseDesign.srr(2369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2369||Tx_async.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input CUARTlO1 is unused.||BaseDesign.srr(2370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2370||Tx_async.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input CUARTOI1 is unused.||BaseDesign.srr(2371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2371||Tx_async.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/87
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||BaseDesign.srr(2373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2373||Clock_gen.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Clock_gen.v'/linenumber/75
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||BaseDesign.srr(2379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2379||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreRESET_PF_0\CoreRESET_PF_0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CL159||@N: Input TGT_TDO_1 is unused.||BaseDesign.srr(2387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2387||corejtagdebug.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input TGT_TDO_2 is unused.||BaseDesign.srr(2388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2388||corejtagdebug.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/49
Implementation;Synthesis||CL159||@N: Input TGT_TDO_3 is unused.||BaseDesign.srr(2389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2389||corejtagdebug.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input TGT_TDO_4 is unused.||BaseDesign.srr(2390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2390||corejtagdebug.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/63
Implementation;Synthesis||CL159||@N: Input TGT_TDO_5 is unused.||BaseDesign.srr(2391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2391||corejtagdebug.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input TGT_TDO_6 is unused.||BaseDesign.srr(2392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2392||corejtagdebug.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/77
Implementation;Synthesis||CL159||@N: Input TGT_TDO_7 is unused.||BaseDesign.srr(2393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2393||corejtagdebug.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input TGT_TDO_8 is unused.||BaseDesign.srr(2394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2394||corejtagdebug.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input TGT_TDO_9 is unused.||BaseDesign.srr(2395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2395||corejtagdebug.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input TGT_TDO_10 is unused.||BaseDesign.srr(2396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2396||corejtagdebug.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input TGT_TDO_11 is unused.||BaseDesign.srr(2397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2397||corejtagdebug.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input TGT_TDO_12 is unused.||BaseDesign.srr(2398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2398||corejtagdebug.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input TGT_TDO_13 is unused.||BaseDesign.srr(2399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2399||corejtagdebug.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input TGT_TDO_14 is unused.||BaseDesign.srr(2400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2400||corejtagdebug.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input TGT_TDO_15 is unused.||BaseDesign.srr(2401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2401||corejtagdebug.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_0 is unused.||BaseDesign.srr(2402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2402||corejtagdebug.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_0 is unused.||BaseDesign.srr(2403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2403||corejtagdebug.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_0 is unused.||BaseDesign.srr(2404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2404||corejtagdebug.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_0 is unused.||BaseDesign.srr(2405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2405||corejtagdebug.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_1 is unused.||BaseDesign.srr(2406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2406||corejtagdebug.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_1 is unused.||BaseDesign.srr(2407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2407||corejtagdebug.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_1 is unused.||BaseDesign.srr(2408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2408||corejtagdebug.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_1 is unused.||BaseDesign.srr(2409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2409||corejtagdebug.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_2 is unused.||BaseDesign.srr(2410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2410||corejtagdebug.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/156
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_2 is unused.||BaseDesign.srr(2411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2411||corejtagdebug.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/157
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_2 is unused.||BaseDesign.srr(2412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2412||corejtagdebug.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/158
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_2 is unused.||BaseDesign.srr(2413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2413||corejtagdebug.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/159
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_3 is unused.||BaseDesign.srr(2414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2414||corejtagdebug.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/163
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_3 is unused.||BaseDesign.srr(2415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2415||corejtagdebug.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/164
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_3 is unused.||BaseDesign.srr(2416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2416||corejtagdebug.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/165
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_3 is unused.||BaseDesign.srr(2417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2417||corejtagdebug.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/166
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2420||coregpio.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/182
Implementation;Synthesis||CL159||@N: Input GPIO_IN is unused.||BaseDesign.srr(2421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2421||coregpio.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v'/linenumber/186
Implementation;Synthesis||CL135||@N: Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2424||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL135||@N: Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2425||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL246||@W:Input port bits 31 to 2 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2426||coregpio.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v'/linenumber/182
Implementation;Synthesis||CL159||@N: Input WID is unused.||BaseDesign.srr(2429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2429||CoreAXItoAHBL.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1_0\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input WID_BIF is unused.||BaseDesign.srr(2430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2430||CoreAXItoAHBL.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1_0\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input WID is unused.||BaseDesign.srr(2433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2433||CoreAXItoAHBL.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input WID_BIF is unused.||BaseDesign.srr(2434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2434||CoreAXItoAHBL.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/129
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||BaseDesign.srr(2436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2436||CoreAXItoAHBL_AHBMasterCtrl.v(445);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/445
Implementation;Synthesis||CL159||@N: Input AXILen is unused.||BaseDesign.srr(2454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2454||CoreAXItoAHBL_AHBMasterCtrl.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/92
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||BaseDesign.srr(2458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2458||CoreAXItoAHBL_AXISlaveCtrl.v(473);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v'/linenumber/473
Implementation;Synthesis||CL246||@W:Input port bits 2 to 0 of AWADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2472||CoreAXItoAHBL_AXISlaveCtrl.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v'/linenumber/122
Implementation;Synthesis||CL246||@W:Input port bits 27 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2478||coreapb3.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/75
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||BaseDesign.srr(2479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2479||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||BaseDesign.srr(2480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2480||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||BaseDesign.srr(2481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2481||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS0 is unused.||BaseDesign.srr(2482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2482||coreapb3.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/104
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||BaseDesign.srr(2483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2483||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||BaseDesign.srr(2484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2484||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||BaseDesign.srr(2485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2485||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||BaseDesign.srr(2486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2486||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||BaseDesign.srr(2487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2487||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||BaseDesign.srr(2488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2488||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||BaseDesign.srr(2489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2489||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||BaseDesign.srr(2490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2490||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||BaseDesign.srr(2491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2491||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||BaseDesign.srr(2492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2492||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS0 is unused.||BaseDesign.srr(2493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2493||coreapb3.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||BaseDesign.srr(2494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2494||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||BaseDesign.srr(2495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2495||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||BaseDesign.srr(2496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2496||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||BaseDesign.srr(2497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2497||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||BaseDesign.srr(2498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2498||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||BaseDesign.srr(2499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2499||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||BaseDesign.srr(2500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2500||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||BaseDesign.srr(2501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2501||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||BaseDesign.srr(2502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2502||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||BaseDesign.srr(2503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2503||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS0 is unused.||BaseDesign.srr(2504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2504||coreapb3.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/138
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||BaseDesign.srr(2505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2505||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||BaseDesign.srr(2506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2506||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS[1:0] is unused||BaseDesign.srr(2512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2512||coreahbtoapb3.v(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register penableSchedulerState.||BaseDesign.srr(2516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2516||coreahbtoapb3_penablescheduler.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v'/linenumber/111
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahbToApbSMState.||BaseDesign.srr(2523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2523||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||BaseDesign.srr(2533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2533||coreahblite.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/184
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||BaseDesign.srr(2535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2535||coreahblite.v(197);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/197
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||BaseDesign.srr(2537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2537||coreahblite.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/210
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||BaseDesign.srr(2539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2539||coreahblite.v(223);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/223
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||BaseDesign.srr(2541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2541||coreahblite.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/236
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||BaseDesign.srr(2543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2543||coreahblite.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/249
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||BaseDesign.srr(2545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2545||coreahblite.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/262
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||BaseDesign.srr(2547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2547||coreahblite.v(275);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/275
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||BaseDesign.srr(2549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2549||coreahblite.v(288);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/288
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||BaseDesign.srr(2551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2551||coreahblite.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/301
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||BaseDesign.srr(2553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2553||coreahblite.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/314
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||BaseDesign.srr(2555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2555||coreahblite.v(327);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/327
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||BaseDesign.srr(2557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2557||coreahblite.v(340);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/340
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||BaseDesign.srr(2559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2559||coreahblite.v(353);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/353
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||BaseDesign.srr(2561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2561||coreahblite.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/366
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||BaseDesign.srr(2563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2563||coreahblite.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/379
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||BaseDesign.srr(2565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2565||coreahblite.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v'/linenumber/392
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbRegSMCurrentState.||BaseDesign.srr(2570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2570||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||CL246||@W:Input port bits 16 to 9 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2592||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL246||@W:Input port bits 7 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2593||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL246||@W:Input port bits 16 to 9 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2594||coreahblite_masterstage.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/44
Implementation;Synthesis||CL246||@W:Input port bits 7 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2595||coreahblite_masterstage.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/44
Implementation;Synthesis||CL246||@W:Input port bits 16 to 8 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2598||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL246||@W:Input port bits 6 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2599||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL246||@W:Input port bits 16 to 8 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2600||coreahblite_masterstage.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/44
Implementation;Synthesis||CL246||@W:Input port bits 6 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2601||coreahblite_masterstage.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/44
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||BaseDesign.srr(2706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2706||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||BaseDesign.srr(2724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2724||null;null
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_16 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2725||coreahblite_matrix4x16.v(3888);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3888
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_15 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2726||coreahblite_matrix4x16.v(3837);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3837
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_14 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2727||coreahblite_matrix4x16.v(3786);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3786
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_13 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2728||coreahblite_matrix4x16.v(3735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3735
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_12 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2729||coreahblite_matrix4x16.v(3684);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3684
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_11 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2730||coreahblite_matrix4x16.v(3633);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3633
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_9 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2731||coreahblite_matrix4x16.v(3531);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3531
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_6 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2732||coreahblite_matrix4x16.v(3378);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3378
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_5 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2733||coreahblite_matrix4x16.v(3327);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3327
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_4 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2734||coreahblite_matrix4x16.v(3276);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3276
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_3 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2735||coreahblite_matrix4x16.v(3225);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3225
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_2 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2736||coreahblite_matrix4x16.v(3174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3174
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2737||coreahblite_matrix4x16.v(3582);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3582
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_1 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2738||coreahblite_matrix4x16.v(3123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3123
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance CoreRESET_PF_0_inst_0.CoreRESET_PF_0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||BaseDesign.srr(2739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2739||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreRESET_PF_0\CoreRESET_PF_0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus._T_2153[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2740||miv_rv32ima_l1_axi_tlxbar_system_bus.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/723
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2741||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2742||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2743||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_5.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2744||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2745||miv_rv32ima_l1_axi_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/198
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2746||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2747||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/304
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2748||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/304
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2749||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_372_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2750||miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_372_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2751||miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus._T_1732[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2752||miv_rv32ima_l1_axi_tlxbar_periphery_bus.v(539);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v'/linenumber/539
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AXI_REPEATER_1.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2753||miv_rv32ima_l1_axi_repeater_1.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_1.v'/linenumber/176
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.Repeater_2.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2754||miv_rv32ima_l1_axi_repeater_3.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_3.v'/linenumber/176
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1055[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2755||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_831[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2756||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_607[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2757||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2758||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2759||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2760||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1211[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2761||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_987[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2762||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_763[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2763||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_221_0_state[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2764||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2765||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.LevelGateway_31.inFlight with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2766||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.MIV_RV32IMA_L1_AXI_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2767||miv_rv32ima_l1_axi_queue_10.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_10.v'/linenumber/210
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_31 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2768||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_30 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2769||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_29 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2770||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_28 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2771||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_27 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2772||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_26 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2773||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_25 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2774||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_24 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2775||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_23 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2776||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_22 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2777||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_21 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2778||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_20 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2779||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_19 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2780||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_18 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2781||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_17 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2782||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_16 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2783||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_15 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2784||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_14 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2785||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_13 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2786||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_12 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2787||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_11 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2788||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_10 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2789||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_9 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2790||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_8 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2791||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_7 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2792||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_6 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2793||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_5 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2794||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_4 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2795||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2796||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2797||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2798||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.clint.ipi_0 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2799||miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v'/linenumber/563
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2800||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||BN132||@W:Removing user instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2801||miv_rv32ima_l1_axi_async_queue_source.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/168
Implementation;Synthesis||BN132||@W:Removing user instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2802||miv_rv32ima_l1_axi_async_queue_sink.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink.v'/linenumber/183
Implementation;Synthesis||BN132||@W:Removing user instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2803||miv_rv32ima_l1_axi_async_queue_source_1.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v'/linenumber/151
Implementation;Synthesis||BN132||@W:Removing sequential instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2804||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.goReg with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2805||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_55[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2806||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_54[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2807||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_53[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2808||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_52[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2809||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_51[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2810||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_50[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2811||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_49[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2812||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_48[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2813||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_47[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2814||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_46[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2815||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_45[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2816||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_44[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2817||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_43[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2818||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_42[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2819||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_41[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2820||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_40[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2821||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_39[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2822||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_38[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2823||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_37[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2824||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_36[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2825||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_35[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2826||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_34[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2827||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_33[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2828||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_32[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2829||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_31[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2830||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_30[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2831||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_29[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2832||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_28[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2833||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_27[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2834||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_26[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2835||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_25[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2836||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_24[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2837||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_23[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2838||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_22[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2839||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_21[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2840||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_20[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2841||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_19[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2842||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_18[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(2843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2843||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||BN132||@W:Removing user instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2846||miv_rv32ima_l1_axi_async_queue_sink_1.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v'/linenumber/183
Implementation;Synthesis||BN132||@W:Removing user instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2847||miv_rv32ima_l1_axi_async_queue_source_2.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/168
Implementation;Synthesis||BN132||@W:Removing user instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(2848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2848||miv_rv32ima_l1_axi_async_queue_sink_2.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v'/linenumber/161
Implementation;Synthesis||MO111||@N: Tristate driver MEM_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.||BaseDesign.srr(2851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2851||miv_rv32ima_l1_axi.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/148
Implementation;Synthesis||MO111||@N: Tristate driver MEM_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.||BaseDesign.srr(2852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2852||miv_rv32ima_l1_axi.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/148
Implementation;Synthesis||MO111||@N: Tristate driver MEM_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.||BaseDesign.srr(2853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2853||miv_rv32ima_l1_axi.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/148
Implementation;Synthesis||MO111||@N: Tristate driver MEM_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.||BaseDesign.srr(2854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2854||miv_rv32ima_l1_axi.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/148
Implementation;Synthesis||MO111||@N: Tristate driver MMIO_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.||BaseDesign.srr(2855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2855||miv_rv32ima_l1_axi.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/147
Implementation;Synthesis||MO111||@N: Tristate driver MMIO_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.||BaseDesign.srr(2856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2856||miv_rv32ima_l1_axi.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/147
Implementation;Synthesis||MO111||@N: Tristate driver MMIO_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.||BaseDesign.srr(2857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2857||miv_rv32ima_l1_axi.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/147
Implementation;Synthesis||MO111||@N: Tristate driver MMIO_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.||BaseDesign.srr(2858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2858||miv_rv32ima_l1_axi.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/147
Implementation;Synthesis||MO111||@N: Tristate driver BUSY (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_1s_32s_0_1_2(verilog)) on net BUSY (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_1s_32s_0_1_2(verilog)) has its enable tied to GND.||BaseDesign.srr(2859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2859||coreahblsram_sramctrlif.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/131
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z11(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z11(verilog)) has its enable tied to GND.||BaseDesign.srr(2860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2860||corejtagdebug.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/147
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z3_0(verilog) because it does not drive other instances.||BaseDesign.srr(2861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2861||coreahblite_masterstage.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/217
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_2_0(verilog) because it does not drive other instances.||BaseDesign.srr(2862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2862||coreahblite_masterstage.v(647);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/647
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z3_1(verilog) because it does not drive other instances.||BaseDesign.srr(2863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2863||coreahblite_masterstage.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/217
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_2_1(verilog) because it does not drive other instances.||BaseDesign.srr(2864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2864||coreahblite_masterstage.v(647);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/647
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.||BaseDesign.srr(2865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2865||coreahblite_matrix4x16.v(2945);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2945
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.||BaseDesign.srr(2866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2866||coreahblite_matrix4x16.v(3011);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3011
Implementation;Synthesis||BN115||@N: Removing instance U_readByteCnt (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog)) of type view:COREAXITOAHBL_LIB.COREAXITOAHBL_readByteCnt_64s_0(verilog) because it does not drive other instances.||BaseDesign.srr(2867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2867||coreaxitoahbl_axislavectrl.v(1114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v'/linenumber/1114
Implementation;Synthesis||BN115||@N: Removing instance U_readByteCnt (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog)) of type view:COREAXITOAHBL_LIB.COREAXITOAHBL_readByteCnt_64s_1(verilog) because it does not drive other instances.||BaseDesign.srr(2868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2868||coreaxitoahbl_axislavectrl.v(1114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v'/linenumber/1114
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_30(verilog) because it does not drive other instances.||BaseDesign.srr(2869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2869||miv_rv32ima_l1_axi_tlplic_plic.v(2022);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2022
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_29(verilog) because it does not drive other instances.||BaseDesign.srr(2870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2870||miv_rv32ima_l1_axi_tlplic_plic.v(2030);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2030
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_28(verilog) because it does not drive other instances.||BaseDesign.srr(2871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2871||miv_rv32ima_l1_axi_tlplic_plic.v(2038);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2038
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_27(verilog) because it does not drive other instances.||BaseDesign.srr(2872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2872||miv_rv32ima_l1_axi_tlplic_plic.v(2046);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2046
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_5 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_26(verilog) because it does not drive other instances.||BaseDesign.srr(2873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2873||miv_rv32ima_l1_axi_tlplic_plic.v(2054);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2054
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_6 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_25(verilog) because it does not drive other instances.||BaseDesign.srr(2874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2874||miv_rv32ima_l1_axi_tlplic_plic.v(2062);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2062
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_7 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_24(verilog) because it does not drive other instances.||BaseDesign.srr(2875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2875||miv_rv32ima_l1_axi_tlplic_plic.v(2070);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2070
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_8 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_23(verilog) because it does not drive other instances.||BaseDesign.srr(2876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2876||miv_rv32ima_l1_axi_tlplic_plic.v(2078);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2078
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_9 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_22(verilog) because it does not drive other instances.||BaseDesign.srr(2877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2877||miv_rv32ima_l1_axi_tlplic_plic.v(2086);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2086
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_10 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_21(verilog) because it does not drive other instances.||BaseDesign.srr(2878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2878||miv_rv32ima_l1_axi_tlplic_plic.v(2094);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2094
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_11 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_20(verilog) because it does not drive other instances.||BaseDesign.srr(2879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2879||miv_rv32ima_l1_axi_tlplic_plic.v(2102);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2102
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_12 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_19(verilog) because it does not drive other instances.||BaseDesign.srr(2880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2880||miv_rv32ima_l1_axi_tlplic_plic.v(2110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2110
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_13 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_18(verilog) because it does not drive other instances.||BaseDesign.srr(2881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2881||miv_rv32ima_l1_axi_tlplic_plic.v(2118);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2118
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_14 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_17(verilog) because it does not drive other instances.||BaseDesign.srr(2882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2882||miv_rv32ima_l1_axi_tlplic_plic.v(2126);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2126
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_15 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_16(verilog) because it does not drive other instances.||BaseDesign.srr(2883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2883||miv_rv32ima_l1_axi_tlplic_plic.v(2134);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2134
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_16 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_15(verilog) because it does not drive other instances.||BaseDesign.srr(2884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2884||miv_rv32ima_l1_axi_tlplic_plic.v(2142);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2142
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_17 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_14(verilog) because it does not drive other instances.||BaseDesign.srr(2885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2885||miv_rv32ima_l1_axi_tlplic_plic.v(2150);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2150
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_18 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_13(verilog) because it does not drive other instances.||BaseDesign.srr(2886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2886||miv_rv32ima_l1_axi_tlplic_plic.v(2158);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2158
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_19 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_12(verilog) because it does not drive other instances.||BaseDesign.srr(2887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2887||miv_rv32ima_l1_axi_tlplic_plic.v(2166);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2166
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_20 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_11(verilog) because it does not drive other instances.||BaseDesign.srr(2888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2888||miv_rv32ima_l1_axi_tlplic_plic.v(2174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2174
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_21 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_10(verilog) because it does not drive other instances.||BaseDesign.srr(2889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2889||miv_rv32ima_l1_axi_tlplic_plic.v(2182);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2182
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_22 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_9(verilog) because it does not drive other instances.||BaseDesign.srr(2890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2890||miv_rv32ima_l1_axi_tlplic_plic.v(2190);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2190
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_23 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_8(verilog) because it does not drive other instances.||BaseDesign.srr(2891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2891||miv_rv32ima_l1_axi_tlplic_plic.v(2198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2198
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_24 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_7(verilog) because it does not drive other instances.||BaseDesign.srr(2892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2892||miv_rv32ima_l1_axi_tlplic_plic.v(2206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2206
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_25 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_6(verilog) because it does not drive other instances.||BaseDesign.srr(2893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2893||miv_rv32ima_l1_axi_tlplic_plic.v(2214);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2214
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_26 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_5(verilog) because it does not drive other instances.||BaseDesign.srr(2894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2894||miv_rv32ima_l1_axi_tlplic_plic.v(2222);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2222
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_27 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_4(verilog) because it does not drive other instances.||BaseDesign.srr(2895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2895||miv_rv32ima_l1_axi_tlplic_plic.v(2230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2230
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_28 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_3(verilog) because it does not drive other instances.||BaseDesign.srr(2896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2896||miv_rv32ima_l1_axi_tlplic_plic.v(2238);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2238
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_29 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_2(verilog) because it does not drive other instances.||BaseDesign.srr(2897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2897||miv_rv32ima_l1_axi_tlplic_plic.v(2246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2246
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_QUEUE_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_15(verilog) because it does not drive other instances.||BaseDesign.srr(2898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2898||miv_rv32ima_l1_axi_tlbuffer_system_bus.v(298);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v'/linenumber/298
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_QUEUE_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_13(verilog) because it does not drive other instances.||BaseDesign.srr(2899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2899||miv_rv32ima_l1_axi_tlbuffer_system_bus.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v'/linenumber/270
Implementation;Synthesis||BN115||@N: Removing instance c (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_56(verilog) because it does not drive other instances.||BaseDesign.srr(2900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2900||miv_rv32ima_l1_axi_tlerror_error.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlerror_error.v'/linenumber/237
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTI0I (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||BaseDesign.srr(2901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2901||rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTIO0 (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(2902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2902||rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_param[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_1(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(2903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2903||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_30(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2904||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_29(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2905||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_28(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2906||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_27(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2907||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_26(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2908||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_25(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2909||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_24(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2910||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_23(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2911||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_22(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2912||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_21(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2913||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_20(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2914||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_19(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2915||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_18(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2916||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_17(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2917||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2918||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_15(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2919||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_14(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2920||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_13(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2921||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_12(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2922||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_11(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2923||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_10(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2924||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_9(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2925||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_8(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2926||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_7(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2927||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_6(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2928||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_5(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2929||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2930||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2931||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2932||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN115||@N: Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog) because it does not drive other instances.||BaseDesign.srr(2933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2933||coreahblite_matrix4x16.v(3072);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3072
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_1_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||BaseDesign.srr(2934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2934||miv_rv32ima_l1_axi_repeater_1.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_1.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_1_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||BaseDesign.srr(2935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2935||miv_rv32ima_l1_axi_repeater_1.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_1.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||BaseDesign.srr(2936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2936||miv_rv32ima_l1_axi_repeater_3.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_3.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance value_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_15(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(2937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2937||miv_rv32ima_l1_axi_queue_15.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_15.v'/linenumber/129
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||BaseDesign.srr(2938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2938||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||BN115||@N: Removing instance tdoeReg (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_0(verilog) because it does not drive other instances.||BaseDesign.srr(2939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2939||miv_rv32ima_l1_axi_jtag_tap_controller.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_tap_controller.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_0(verilog) because it does not drive other instances.||BaseDesign.srr(2940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2940||coreahblite_slavestage.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/92
Implementation;Synthesis||BN362||@N: Removing sequential instance reg\$(in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(2941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2941||miv_rv32ima_l1_axi_negative_edge_latch.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance regHSIZE[2:0] (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||BaseDesign.srr(2942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2942||coreahblite_masterstage.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/166
Implementation;Synthesis||BN362||@N: Removing sequential instance regHBURST[2:0] (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||BaseDesign.srr(2943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2943||coreahblite_masterstage.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/166
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||BaseDesign.srr(2944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2944||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_sink (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_6_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(2945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2945||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance grantInProgress (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(2946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2946||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MT530||@W:Found inferred clock COREJTAGDEBUG_Z11|iUDRCK_inferred_clock which controls 363 sequential elements including MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0]. This clock has no specified timing constraint which may adversely impact design performance. ||BaseDesign.srr(2987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2987||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||BaseDesign.srr(2989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2989||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||BaseDesign.srr(3117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3117||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||BaseDesign.srr(3190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3190||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||BaseDesign.srr(3206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3206||null;null
Implementation;Synthesis||MO111||@N: Tristate driver MEM_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.||BaseDesign.srr(3211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3211||miv_rv32ima_l1_axi.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/148
Implementation;Synthesis||MO111||@N: Tristate driver MEM_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.||BaseDesign.srr(3212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3212||miv_rv32ima_l1_axi.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/148
Implementation;Synthesis||MO111||@N: Tristate driver MEM_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.||BaseDesign.srr(3213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3213||miv_rv32ima_l1_axi.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/148
Implementation;Synthesis||MO111||@N: Tristate driver MEM_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.||BaseDesign.srr(3214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3214||miv_rv32ima_l1_axi.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/148
Implementation;Synthesis||MO111||@N: Tristate driver MMIO_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.||BaseDesign.srr(3215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3215||miv_rv32ima_l1_axi.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/147
Implementation;Synthesis||MO111||@N: Tristate driver MMIO_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.||BaseDesign.srr(3216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3216||miv_rv32ima_l1_axi.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/147
Implementation;Synthesis||MO111||@N: Tristate driver MMIO_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.||BaseDesign.srr(3217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3217||miv_rv32ima_l1_axi.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/147
Implementation;Synthesis||MO111||@N: Tristate driver MMIO_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.||BaseDesign.srr(3218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3218||miv_rv32ima_l1_axi.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v'/linenumber/147
Implementation;Synthesis||MO111||@N: Tristate driver BUSY (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_1s_32s_0_1_2(verilog)) on net BUSY (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_1s_32s_0_1_2(verilog)) has its enable tied to GND.||BaseDesign.srr(3219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3219||coreahblsram_sramctrlif.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/131
Implementation;Synthesis||MO111||@N: Tristate driver BUSY_t (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_262144s_0s_0s_1s_18_32s_32s(verilog)) on net BUSY (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_262144s_0s_0s_1s_18_32s_32s(verilog)) has its enable tied to GND.||BaseDesign.srr(3220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3220||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_650[20:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||BaseDesign.srr(3221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3221||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.||BaseDesign.srr(3222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3222||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_29.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3223||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_27.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3224||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_26.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3225||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_282[25:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(3230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3230||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_278[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(3231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3231||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN362||@N: Removing sequential instance ahbsram_wdata_usram_d[31:0] (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||BaseDesign.srr(3232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3232||coreahblsram_ahblsramif.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/355
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_1.SDATASELInt[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3236||coreahblite_masterstage.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/237
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_1.regHSIZE[2] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3237||coreahblite_masterstage.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/166
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3238||coreahblite_masterstage.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/237
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3239||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3240||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3241||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3260||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3261||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3262||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3281||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3282||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[0] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3283||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3284||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3285||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3286||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3287||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3288||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3289||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3290||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3291||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3292||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3293||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3294||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3295||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3296||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3297||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3298||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3299||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3300||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3301||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3302||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3303||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3304||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3305||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3306||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3307||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3308||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3309||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3310||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3311||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3312||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3313||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3314||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3315||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3316||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3317||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3318||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3319||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3320||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3321||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3322||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3323||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing sequential instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3331||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis||FX107||@W:RAM U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(3337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3337||coreaxitoahbl_ram_syncwrasyncrd.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v'/linenumber/77
Implementation;Synthesis||FX107||@W:RAM U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(3338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3338||coreaxitoahbl_ram_syncwrasyncrd.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v'/linenumber/77
Implementation;Synthesis||BN362||@N: Removing sequential instance U_AXIOutReg.BID[4] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3339||coreaxitoahbl_axioutreg.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance U_AXIOutReg.RID[4] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3340||coreaxitoahbl_axioutreg.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v'/linenumber/106
Implementation;Synthesis||MO160||@W:Register bit BURSTReg[1] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3354||coreaxitoahbl_axislavectrl.v(271);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v'/linenumber/271
Implementation;Synthesis||MO160||@W:Register bit IDReg[4] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3355||coreaxitoahbl_axislavectrl.v(313);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v'/linenumber/313
Implementation;Synthesis||MO160||@W:Register bit IDReg[3] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3356||coreaxitoahbl_axislavectrl.v(313);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v'/linenumber/313
Implementation;Synthesis||FX107||@W:RAM U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(3374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3374||coreaxitoahbl_ram_syncwrasyncrd.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v'/linenumber/77
Implementation;Synthesis||FX107||@W:RAM U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(3375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3375||coreaxitoahbl_ram_syncwrasyncrd.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v'/linenumber/77
Implementation;Synthesis||BN362||@N: Removing sequential instance U_AXIOutReg.BID[4] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3376||coreaxitoahbl_axioutreg.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance U_AXIOutReg.RID[4] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3377||coreaxitoahbl_axioutreg.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v'/linenumber/106
Implementation;Synthesis||MO160||@W:Register bit BURSTReg[1] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3391||coreaxitoahbl_axislavectrl.v(271);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v'/linenumber/271
Implementation;Synthesis||MO160||@W:Register bit IDReg[4] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3392||coreaxitoahbl_axislavectrl.v(313);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v'/linenumber/313
Implementation;Synthesis||MO160||@W:Register bit IDReg[3] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3393||coreaxitoahbl_axislavectrl.v(313);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v'/linenumber/313
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreUARTapb_0_CoreUARTapb_0_0_Clock_gen_0s_0s(verilog) instance genblk1\.CUARTO0[12:0] ||BaseDesign.srr(3411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3411||clock_gen.v(1011);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Clock_gen.v'/linenumber/1011
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||BaseDesign.srr(3426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3426||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||BN132||@W:Removing instance CoreUARTapb_0_inst_0.CoreUARTapb_0_0.CUARTlOlI.CUARTO01.CUARTIOll[2] because it is equivalent to instance CoreUARTapb_0_inst_0.CoreUARTapb_0_0.CUARTlOlI.CUARTO01.CUARTIOll[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3427||rx_async.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/754
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog) instance MIV_RV32IMA_L1_AXI_TLTO_AXI4._T_298[4:0] ||BaseDesign.srr(3428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3428||miv_rv32ima_l1_axi_tlto_axi4.v(734);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v'/linenumber/734
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.||BaseDesign.srr(3429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3429||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.||BaseDesign.srr(3430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3430||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.||BaseDesign.srr(3431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3431||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.||BaseDesign.srr(3432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3432||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.||BaseDesign.srr(3433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3433||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.||BaseDesign.srr(3434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3434||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.||BaseDesign.srr(3435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3435||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.||BaseDesign.srr(3436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3436||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.||BaseDesign.srr(3437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3437||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 6 bits.||BaseDesign.srr(3438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3438||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||MF135||@N: RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 6 bits.||BaseDesign.srr(3439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3439||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.||BaseDesign.srr(3440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3440||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.||BaseDesign.srr(3441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3441||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.||BaseDesign.srr(3442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3442||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.||BaseDesign.srr(3443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3443||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.||BaseDesign.srr(3444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3444||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.||BaseDesign.srr(3445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3445||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.||BaseDesign.srr(3446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3446||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.||BaseDesign.srr(3447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3447||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.||BaseDesign.srr(3448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3448||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.||BaseDesign.srr(3449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3449||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.||BaseDesign.srr(3450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3450||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.||BaseDesign.srr(3451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3451||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.||BaseDesign.srr(3452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3452||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.||BaseDesign.srr(3453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3453||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.||BaseDesign.srr(3454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3454||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.||BaseDesign.srr(3455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3455||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.||BaseDesign.srr(3456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3456||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr[30:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.||BaseDesign.srr(3457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3457||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.||BaseDesign.srr(3458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3458||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 8 bits.||BaseDesign.srr(3459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3459||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.||BaseDesign.srr(3460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3460||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr[27:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 28 bits.||BaseDesign.srr(3461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3461||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.||BaseDesign.srr(3462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3462||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||MF135||@N: RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.||BaseDesign.srr(3463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3463||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||MF135||@N: RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3464||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.||BaseDesign.srr(3465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3465||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 8 bits.||BaseDesign.srr(3466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3466||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.||BaseDesign.srr(3467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3467||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr[28:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 29 bits.||BaseDesign.srr(3468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3468||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][4] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3469||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][5] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3470||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3471||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][7] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3472||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||BN362||@N: Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3473||miv_rv32ima_l1_axi_queue_18.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_18.v'/linenumber/122
Implementation;Synthesis||BN362||@N: Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_1.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3474||miv_rv32ima_l1_axi_queue_18.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_18.v'/linenumber/122
Implementation;Synthesis||BN362||@N: Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_2.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3475||miv_rv32ima_l1_axi_queue_18.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_18.v'/linenumber/122
Implementation;Synthesis||BN362||@N: Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_3.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3476||miv_rv32ima_l1_axi_queue_18.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_18.v'/linenumber/122
Implementation;Synthesis||BN362||@N: Removing sequential instance yank.Queue_5.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3477||miv_rv32ima_l1_axi_queue_18.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_18.v'/linenumber/122
Implementation;Synthesis||BN362||@N: Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_6.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3478||miv_rv32ima_l1_axi_queue_18.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_18.v'/linenumber/122
Implementation;Synthesis||BN362||@N: Removing sequential instance yank.Queue_7.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3479||miv_rv32ima_l1_axi_queue_18.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_18.v'/linenumber/122
Implementation;Synthesis||BN362||@N: Removing sequential instance yank.Queue_8.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3480||miv_rv32ima_l1_axi_queue_18.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_18.v'/linenumber/122
Implementation;Synthesis||BN362||@N: Removing sequential instance converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][4] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3481||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||BN362||@N: Removing sequential instance converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][5] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3482||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||BN362||@N: Removing sequential instance converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3483||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||BN362||@N: Removing sequential instance converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][7] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3484||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3485||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3486||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3487||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3488||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3489||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3490||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[1] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3491||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[2] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3492||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[3] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3493||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[4] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3494||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[5] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3495||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3496||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[7] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3497||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[8] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3498||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[9] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3499||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[10] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3500||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[11] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3501||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[12] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3502||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[13] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3503||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[14] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3504||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[15] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3505||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[16] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3506||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[17] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3507||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[18] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3508||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[19] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3509||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[20] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3510||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[21] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3511||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[22] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3512||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[23] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3513||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[24] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3514||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[25] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3515||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[26] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3516||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3519||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO161||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3520||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3521||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size\[0\][2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3522||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||MO160||@W:Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size\[0\][2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3523||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||MO160||@W:Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user\[0\][6] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3524||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3525||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3526||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3527||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3528||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3529||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3530||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3531||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3532||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3533||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3534||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3535||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3536||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user[0][5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3537||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_292[9:0] ||BaseDesign.srr(3538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3538||miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_320[9:0] ||BaseDesign.srr(3539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3539||miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 10 bits.||BaseDesign.srr(3540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3540||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param[15:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 16 bits.||BaseDesign.srr(3541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3541||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 10 bits.||BaseDesign.srr(3542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3542||miv_rv32ima_l1_axi_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 9 bits.||BaseDesign.srr(3543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3543||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode[11:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 12 bits.||BaseDesign.srr(3544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3544||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.Queue_5.ram_param[10:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 11 bits.||BaseDesign.srr(3545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3545||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.Queue_5.ram_error (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.||BaseDesign.srr(3546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3546||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3547||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_error (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.||BaseDesign.srr(3548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3548||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3549||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address[30:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 31 bits.||BaseDesign.srr(3550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3550||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3551||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.||BaseDesign.srr(3552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3552||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3553||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[30:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 31 bits.||BaseDesign.srr(3554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3554||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3555||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3556||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[5] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3557||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[4] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3558||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[5] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3559||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[4] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3560||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 6 bits.||BaseDesign.srr(3561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3561||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_QUEUE.ram_size[1:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 2 bits.||BaseDesign.srr(3562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3562||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[12:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 13 bits.||BaseDesign.srr(3563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3563||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 9 bits.||BaseDesign.srr(3564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3564||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3565||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 1 bits.||BaseDesign.srr(3566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3566||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3567||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[30:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 31 bits.||BaseDesign.srr(3568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3568||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram1_[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3569||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram0_[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3570||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[8] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3571||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[7] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3572||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[8] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3573||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[7] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3574||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] ||BaseDesign.srr(3575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3575||miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3576||miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3577||miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3578||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3579||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3580||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3581||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3582||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3583||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_2.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3584||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_3.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3585||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_4.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3586||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_5.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3587||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_6.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3588||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_7.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3589||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_8.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3590||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_9.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3591||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_10.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3592||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_11.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3593||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_12.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3594||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_13.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3595||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_14.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3596||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_15.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3597||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[15:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 16 bits.||BaseDesign.srr(3603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3603||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[10:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 11 bits.||BaseDesign.srr(3604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3604||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[3:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 4 bits.||BaseDesign.srr(3605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3605||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3606||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3607||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3608||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 1 bits.||BaseDesign.srr(3609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3609||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3610||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.||BaseDesign.srr(3611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3611||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[11] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3612||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[11] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3613||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog) instance flushCounter[6:0] ||BaseDesign.srr(3623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3623||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog) instance lrscCount[4:0] ||BaseDesign.srr(3624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3624||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_3[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(3625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3625||miv_rv32ima_l1_axi_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_2[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(3626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3626||miv_rv32ima_l1_axi_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_1[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(3627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3627||miv_rv32ima_l1_axi_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(3628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3628||miv_rv32ima_l1_axi_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram[20:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(3629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3629||miv_rv32ima_l1_axi_tag_array_ext.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v'/linenumber/90
Implementation;Synthesis||MO160||@W:Register bit s1_req_cmd[4] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3630||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO160||@W:Register bit s1_req_tag[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3631||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO160||@W:Register bit pstore1_cmd[4] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3632||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MF179||@N: Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))||BaseDesign.srr(3633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3633||miv_rv32ima_l1_axi_dcache_dcache.v(1662);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/1662
Implementation;Synthesis||MF179||@N: Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))||BaseDesign.srr(3634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3634||miv_rv32ima_l1_axi_dcache_dcache.v(1836);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/1836
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))||BaseDesign.srr(3635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3635||miv_rv32ima_l1_axi_dcache_dcache.v(1671);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/1671
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))||BaseDesign.srr(3636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3636||miv_rv32ima_l1_axi_dcache_dcache.v(1727);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/1727
Implementation;Synthesis||FX107||@W:RAM MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(3637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3637||miv_rv32ima_l1_axi_data_arrays_0_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT.ram[19:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(3638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3638||miv_rv32ima_l1_axi_tag_array_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v'/linenumber/91
Implementation;Synthesis||MF179||@N: Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog))||BaseDesign.srr(3639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3639||miv_rv32ima_l1_axi_icache_icache.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/238
Implementation;Synthesis||MO160||@W:Register bit elts_4_pc[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3640||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_4_pc[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3641||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_3_pc[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3642||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_3_pc[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3643||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_2_pc[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3644||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_2_pc[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3645||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_1_pc[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3646||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_1_pc[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3647||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_0_pc[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3648||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_0_pc[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3649||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||FX107||@W:RAM _T_1151_1[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(3650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3650||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||FX107||@W:RAM _T_1151[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(3651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3651||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[30] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3652||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[29] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3653||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[28] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3654||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[27] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3655||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[26] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3656||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[25] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3657||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[24] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3658||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[23] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3659||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[22] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3660||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[21] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3661||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[20] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3662||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[19] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3663||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[18] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3664||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[17] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3665||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[16] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3666||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[15] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3667||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[14] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3668||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[13] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3669||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[12] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3670||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))||BaseDesign.srr(3673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3673||miv_rv32ima_l1_axi_breakpoint_unit.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v'/linenumber/211
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))||BaseDesign.srr(3674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3674||miv_rv32ima_l1_axi_breakpoint_unit.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v'/linenumber/247
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))||BaseDesign.srr(3675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3675||miv_rv32ima_l1_axi_breakpoint_unit.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v'/linenumber/258
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))||BaseDesign.srr(3676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3676||miv_rv32ima_l1_axi_breakpoint_unit.v(201);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v'/linenumber/201
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MUL_DIV(verilog) instance count[5:0] ||BaseDesign.srr(3686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3686||miv_rv32ima_l1_axi_mul_div.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_mul_div.v'/linenumber/405
Implementation;Synthesis||MF135||@N: RAM ram[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_22(verilog)) is 2 words by 7 bits.||BaseDesign.srr(3687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3687||miv_rv32ima_l1_axi_queue_22.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_22.v'/linenumber/154
Implementation;Synthesis||MF135||@N: RAM ram_resp[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1(verilog)) is 2 words by 6 bits.||BaseDesign.srr(3688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3688||miv_rv32ima_l1_axi_queue_30.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_30.v'/linenumber/176
Implementation;Synthesis||MF135||@N: RAM ram_resp[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_30_0(verilog)) is 2 words by 6 bits.||BaseDesign.srr(3689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3689||miv_rv32ima_l1_axi_queue_30.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_30.v'/linenumber/176
Implementation;Synthesis||MF135||@N: RAM ram[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_22_1(verilog)) is 2 words by 7 bits.||BaseDesign.srr(3690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3690||miv_rv32ima_l1_axi_queue_22.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_22.v'/linenumber/154
Implementation;Synthesis||MF135||@N: RAM ram[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_22_0(verilog)) is 2 words by 7 bits.||BaseDesign.srr(3691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3691||miv_rv32ima_l1_axi_queue_22.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_22.v'/linenumber/154
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog) instance _T_136[9:0] ||BaseDesign.srr(3692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3692||miv_rv32ima_l1_axi_tlerror_error.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlerror_error.v'/linenumber/405
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog) instance _T_191[9:0] ||BaseDesign.srr(3693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3693||miv_rv32ima_l1_axi_tlerror_error.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlerror_error.v'/linenumber/405
Implementation;Synthesis||MO231||@N: Found counter in view:work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13(verilog) instance count[4:0] ||BaseDesign.srr(3699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3699||coreahblsram_ahblsramif.v(282);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/282
Implementation;Synthesis||MO231||@N: Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance Count[31:0] ||BaseDesign.srr(3705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3705||coretimer.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/262
Implementation;Synthesis||MO231||@N: Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance PreScale[9:0] ||BaseDesign.srr(3706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3706||coretimer.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/211
Implementation;Synthesis||BN132||@W:Removing instance CoreAXITOAHBL_0_inst_0.CoreAXITOAHBL_0_0.U_AXIOutReg.AWREADY because it is equivalent to instance CoreAXITOAHBL_0_inst_0.CoreAXITOAHBL_0_0.U_AXISlaveCtrl.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3710||coreaxitoahbl_axioutreg.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v'/linenumber/106
Implementation;Synthesis||BN132||@W:Removing instance CoreAXITOAHBL_0_inst_0.CoreAXITOAHBL_0_0.U_AXIOutReg.RID[3] because it is equivalent to instance CoreAXITOAHBL_0_inst_0.CoreAXITOAHBL_0_0.U_AXIOutReg.BID[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3711||coreaxitoahbl_axioutreg.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v'/linenumber/106
Implementation;Synthesis||BN132||@W:Removing instance CoreAXITOAHBL_1_inst_0.CoreAXITOAHBL_1_0.U_AXIOutReg.AWREADY because it is equivalent to instance CoreAXITOAHBL_1_inst_0.CoreAXITOAHBL_1_0.U_AXISlaveCtrl.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3712||coreaxitoahbl_axioutreg.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v'/linenumber/106
Implementation;Synthesis||BN132||@W:Removing instance CoreAXITOAHBL_1_inst_0.CoreAXITOAHBL_1_0.U_AXIOutReg.RID[3] because it is equivalent to instance CoreAXITOAHBL_1_inst_0.CoreAXITOAHBL_1_0.U_AXIOutReg.BID[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3713||coreaxitoahbl_axioutreg.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v'/linenumber/106
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[8] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3714||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[8] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3715||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.ex_reg_pc[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3716||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.mem_reg_pc[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3717||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_size[0] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_source. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3718||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3719||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3720||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3721||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_PenableScheduler.PENABLE because it is equivalent to instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3723||coreahbtoapb3_penablescheduler.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v'/linenumber/111
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user[0][5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3727||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[3] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3728||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3729||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[3] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3730||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3731||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3732||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3733||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||FF150||@N: Multiplier MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.div._T_122[48:0] implemented with multiple MACC_PA blocks using cascade/shift feature.||BaseDesign.srr(3734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3734||miv_rv32ima_l1_axi_mul_div.v(289);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_mul_div.v'/linenumber/289
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3735||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3736||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[30] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3746||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[30] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3747||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_addr[0][30] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_addr[0][29]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3748||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[30] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3749||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[30] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3750||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[27] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3751||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[27] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3752||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[16] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3759||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[15] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3760||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[9] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3761||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[8] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3762||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[4] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3763||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[30] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3764||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[29] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3765||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[28] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3766||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[27] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3767||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[26] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3768||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[25] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3769||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[24] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3770||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[23] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3771||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[22] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3772||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[21] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3773||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[20] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3774||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[17] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3775||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[14] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3776||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[13] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3777||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3778||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[7] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3779||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[6] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3780||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3781||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[19] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3782||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[18] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3783||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[9] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3784||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[8] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3785||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[4] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3786||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[30] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3787||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[29] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3788||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[28] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3789||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[27] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3790||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[26] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3791||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[25] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3792||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[24] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3793||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[23] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3794||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[22] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3795||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[21] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3796||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[20] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3797||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[17] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3798||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3799||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[15] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3800||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||FP130||@N: Promoting Net un1_FABRIC_RESET_N_arst on CLKINT  I_3422 ||BaseDesign.srr(3819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3819||null;null
Implementation;Synthesis||FP130||@N: Promoting Net CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.iUDRCK on CLKINT  I_3423 ||BaseDesign.srr(3820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3820||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||BaseDesign.srr(3870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3870||null;null
Implementation;Synthesis||BW150||@W:Clock COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||BaseDesign.srr(3871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3871||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160/CLK with period 6.25ns ||BaseDesign.srr(3880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3880||null;null
Implementation;Synthesis||MT615||@N: Found clock TCK with period 166.67ns ||BaseDesign.srr(3881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3881||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0 with period 20.00ns ||BaseDesign.srr(3882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3882||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock COREJTAGDEBUG_Z11|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.iUDRCK_0.||BaseDesign.srr(3883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3883||null;null
Implementation;Place and Route;RootName:
Implementation;Place and Route||(null)||Please refer to the log file for details about 15 Info(s)||BaseDesign_layout_log.log;liberoaction://open_report/file/BaseDesign_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||BaseDesign_generateBitstream.log;liberoaction://open_report/file/BaseDesign_generateBitstream.log||(null);(null)
