\t (00:00:02) allegro 17.4 S017 Windows SPB 64-bit Edition
\t (00:00:02)     Journal start - Thu Apr  7 17:17:07 2022
\t (00:00:02)         Host=BF-202007251750 User=Administrator Pid=4504 CPUs=16
\t (00:00:02) CmdLine= D:\ZSY\Cadence\Cadence_SPB_17.4-2019\tools\bin\allegro.exe
\t (00:00:02) 
   (00:00:02) Loading axlcore.cxt 
\t (00:00:05) Opening existing design...
\i (00:00:05) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged TEST
\d (00:00:05) Design opened: G:/github/PLL_FM_HW/FlashLight/test/PCB/TEST.brd
\i (00:00:05) trapsize 62770
\i (00:00:05) trapsize 67065
\i (00:00:05) trapsize 53241
\i (00:00:05) trapsize 53241
\i (00:00:05) trapsize 51939
\i (00:00:06) etchedit 
\i (00:00:08) opencd G:/github/PLL_FM_HW/FlashLight/PCB/FLASHLIGHT_V23.brd 
\t (00:00:08) Opening existing design...
\i (00:00:08) trapsize 6593
\t (00:00:08)     Journal end - Thu Apr  7 17:17:14 2022
