--------------- Build Started: 04/15/2018 21:31:53 Project: ArmDriver, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\bhatt\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\bhatt\Documents\PSoC Creator\MotorTests\ArmDriver.cydsn\ArmDriver.cyprj" -d CY8C4245AXI-483 -s "C:\Users\bhatt\Documents\PSoC Creator\MotorTests\ArmDriver.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0015: information: One or more rows of flash have been configured to be protected; however, debugging has been enabled in the System DWR Editor. This means that while write restrictions are honored flash rows can still be read via SWD or JTAG. To prevent any ability to read the flash rows, disable debugging in the System DWR Editor.
 * C:\Users\bhatt\Documents\PSoC Creator\MotorTests\ArmDriver.cydsn\ArmDriver.cydwr (Chip Protection)
ADD: sdb.M0061: information: Info from component: ADC. The actual sample rate (125000 SPS) differs from the desired sample rate (140625 SPS) due to the clock configuration in the DWR.
 * C:\Users\bhatt\Documents\PSoC Creator\MotorTests\ArmDriver.cydsn\TopDesign\TopDesign.cysch (Instance:ADC)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
--------------- Build Succeeded: 04/15/2018 21:32:06 ---------------
