{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 14:11:29 2018 " "Info: Processing started: Thu Dec 06 14:11:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off bike -c bike --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off bike -c bike --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "in " "Info: Assuming node \"in\" is an undefined clock" {  } { { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 2 -1 0 } } { "d:/eda/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/eda/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 2 -1 0 } } { "d:/eda/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/eda/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "in register register N\[0\] N\[8\] 500.0 MHz Internal " "Info: Clock \"in\" Internal fmax is restricted to 500.0 MHz between source register \"N\[0\]\" and destination register \"N\[8\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.014 ns + Longest register register " "Info: + Longest register to register delay is 1.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N\[0\] 1 REG LCFF_X23_Y3_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y3_N1; Fanout = 5; REG Node = 'N\[0\]'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[0] } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns Add0~137 2 COMB LCCOMB_X23_Y3_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X23_Y3_N0; Fanout = 2; COMB Node = 'Add0~137'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { N[0] Add0~137 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns Add0~141 3 COMB LCCOMB_X23_Y3_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X23_Y3_N2; Fanout = 2; COMB Node = 'Add0~141'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~137 Add0~141 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.528 ns Add0~145 4 COMB LCCOMB_X23_Y3_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X23_Y3_N4; Fanout = 2; COMB Node = 'Add0~145'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~141 Add0~145 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.563 ns Add0~149 5 COMB LCCOMB_X23_Y3_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X23_Y3_N6; Fanout = 2; COMB Node = 'Add0~149'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~145 Add0~149 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.598 ns Add0~153 6 COMB LCCOMB_X23_Y3_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X23_Y3_N8; Fanout = 2; COMB Node = 'Add0~153'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~149 Add0~153 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.633 ns Add0~157 7 COMB LCCOMB_X23_Y3_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X23_Y3_N10; Fanout = 2; COMB Node = 'Add0~157'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~153 Add0~157 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.668 ns Add0~161 8 COMB LCCOMB_X23_Y3_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X23_Y3_N12; Fanout = 2; COMB Node = 'Add0~161'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~157 Add0~161 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 0.792 ns Add0~165 9 COMB LCCOMB_X23_Y3_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 0.792 ns; Loc. = LCCOMB_X23_Y3_N14; Fanout = 1; COMB Node = 'Add0~165'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add0~161 Add0~165 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.917 ns Add0~168 10 COMB LCCOMB_X23_Y3_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 0.917 ns; Loc. = LCCOMB_X23_Y3_N16; Fanout = 1; COMB Node = 'Add0~168'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~165 Add0~168 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 1.014 ns N\[8\] 11 REG LCFF_X23_Y3_N17 2 " "Info: 11: + IC(0.000 ns) + CELL(0.097 ns) = 1.014 ns; Loc. = LCFF_X23_Y3_N17; Fanout = 2; REG Node = 'N\[8\]'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { Add0~168 N[8] } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.014 ns ( 100.00 % ) " "Info: Total cell delay = 1.014 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { N[0] Add0~137 Add0~141 Add0~145 Add0~149 Add0~153 Add0~157 Add0~161 Add0~165 Add0~168 N[8] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "1.014 ns" { N[0] {} Add0~137 {} Add0~141 {} Add0~145 {} Add0~149 {} Add0~153 {} Add0~157 {} Add0~161 {} Add0~165 {} Add0~168 {} N[8] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in destination 2.497 ns + Shortest register " "Info: + Shortest clock path from clock \"in\" to destination register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns in 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'in'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns in~clkctrl 2 COMB CLKCTRL_G1 27 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 27; COMB Node = 'in~clkctrl'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { in in~clkctrl } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.497 ns N\[8\] 3 REG LCFF_X23_Y3_N17 2 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X23_Y3_N17; Fanout = 2; REG Node = 'N\[8\]'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { in~clkctrl N[8] } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.35 % ) " "Info: Total cell delay = 1.482 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { in in~clkctrl N[8] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { in {} in~combout {} in~clkctrl {} N[8] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in source 2.497 ns - Longest register " "Info: - Longest clock path from clock \"in\" to source register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns in 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'in'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns in~clkctrl 2 COMB CLKCTRL_G1 27 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 27; COMB Node = 'in~clkctrl'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { in in~clkctrl } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.497 ns N\[0\] 3 REG LCFF_X23_Y3_N1 5 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X23_Y3_N1; Fanout = 5; REG Node = 'N\[0\]'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { in~clkctrl N[0] } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.35 % ) " "Info: Total cell delay = 1.482 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { in in~clkctrl N[0] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { in {} in~combout {} in~clkctrl {} N[0] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { in in~clkctrl N[8] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { in {} in~combout {} in~clkctrl {} N[8] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { in in~clkctrl N[0] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { in {} in~combout {} in~clkctrl {} N[0] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { N[0] Add0~137 Add0~141 Add0~145 Add0~149 Add0~153 Add0~157 Add0~161 Add0~165 Add0~168 N[8] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "1.014 ns" { N[0] {} Add0~137 {} Add0~141 {} Add0~145 {} Add0~149 {} Add0~153 {} Add0~157 {} Add0~161 {} Add0~165 {} Add0~168 {} N[8] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.097ns } "" } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { in in~clkctrl N[8] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { in {} in~combout {} in~clkctrl {} N[8] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { in in~clkctrl N[0] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { in {} in~combout {} in~clkctrl {} N[0] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[8] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { N[8] {} } {  } {  } "" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 11 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register c\[1\] register speed\[9\]~reg0 236.97 MHz 4.22 ns Internal " "Info: Clock \"clk\" has Internal fmax of 236.97 MHz between source register \"c\[1\]\" and destination register \"speed\[9\]~reg0\" (period= 4.22 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.927 ns + Longest register register " "Info: + Longest register to register delay is 1.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c\[1\] 1 REG LCFF_X37_Y13_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y13_N19; Fanout = 2; REG Node = 'c\[1\]'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.309 ns) 0.668 ns Add4~141 2 COMB LCCOMB_X37_Y13_N2 2 " "Info: 2: + IC(0.359 ns) + CELL(0.309 ns) = 0.668 ns; Loc. = LCCOMB_X37_Y13_N2; Fanout = 2; COMB Node = 'Add4~141'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { c[1] Add4~141 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.703 ns Add4~145 3 COMB LCCOMB_X37_Y13_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.703 ns; Loc. = LCCOMB_X37_Y13_N4; Fanout = 2; COMB Node = 'Add4~145'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~141 Add4~145 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.738 ns Add4~149 4 COMB LCCOMB_X37_Y13_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.738 ns; Loc. = LCCOMB_X37_Y13_N6; Fanout = 2; COMB Node = 'Add4~149'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~145 Add4~149 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.863 ns Add4~152 5 COMB LCCOMB_X37_Y13_N8 4 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.863 ns; Loc. = LCCOMB_X37_Y13_N8; Fanout = 4; COMB Node = 'Add4~152'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~149 Add4~152 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.436 ns) 1.670 ns Add5~123 6 COMB LCCOMB_X38_Y13_N24 2 " "Info: 6: + IC(0.371 ns) + CELL(0.436 ns) = 1.670 ns; Loc. = LCCOMB_X38_Y13_N24; Fanout = 2; COMB Node = 'Add5~123'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { Add4~152 Add5~123 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.705 ns Add5~127 7 COMB LCCOMB_X38_Y13_N26 1 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.705 ns; Loc. = LCCOMB_X38_Y13_N26; Fanout = 1; COMB Node = 'Add5~127'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~123 Add5~127 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.830 ns Add5~130 8 COMB LCCOMB_X38_Y13_N28 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 1.830 ns; Loc. = LCCOMB_X38_Y13_N28; Fanout = 1; COMB Node = 'Add5~130'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add5~127 Add5~130 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 1.927 ns speed\[9\]~reg0 9 REG LCFF_X38_Y13_N29 1 " "Info: 9: + IC(0.000 ns) + CELL(0.097 ns) = 1.927 ns; Loc. = LCFF_X38_Y13_N29; Fanout = 1; REG Node = 'speed\[9\]~reg0'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { Add5~130 speed[9]~reg0 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.197 ns ( 62.12 % ) " "Info: Total cell delay = 1.197 ns ( 62.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.730 ns ( 37.88 % ) " "Info: Total interconnect delay = 0.730 ns ( 37.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { c[1] Add4~141 Add4~145 Add4~149 Add4~152 Add5~123 Add5~127 Add5~130 speed[9]~reg0 } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "1.927 ns" { c[1] {} Add4~141 {} Add4~145 {} Add4~149 {} Add4~152 {} Add5~123 {} Add5~127 {} Add5~130 {} speed[9]~reg0 {} } { 0.000ns 0.359ns 0.000ns 0.000ns 0.000ns 0.371ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.125ns 0.436ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.497 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 2.497 ns speed\[9\]~reg0 3 REG LCFF_X38_Y13_N29 1 " "Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X38_Y13_N29; Fanout = 1; REG Node = 'speed\[9\]~reg0'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clk~clkctrl speed[9]~reg0 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.95 % ) " "Info: Total cell delay = 1.472 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 41.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clk clk~clkctrl speed[9]~reg0 } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clk {} clk~combout {} clk~clkctrl {} speed[9]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.496 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns c\[1\] 3 REG LCFF_X37_Y13_N19 2 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X37_Y13_N19; Fanout = 2; REG Node = 'c\[1\]'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk~clkctrl c[1] } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl c[1] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} c[1] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clk clk~clkctrl speed[9]~reg0 } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clk {} clk~combout {} clk~clkctrl {} speed[9]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl c[1] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} c[1] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 28 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 25 -1 0 } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 28 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { c[1] Add4~141 Add4~145 Add4~149 Add4~152 Add5~123 Add5~127 Add5~130 speed[9]~reg0 } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "1.927 ns" { c[1] {} Add4~141 {} Add4~145 {} Add4~149 {} Add4~152 {} Add5~123 {} Add5~127 {} Add5~130 {} speed[9]~reg0 {} } { 0.000ns 0.359ns 0.000ns 0.000ns 0.000ns 0.371ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.125ns 0.436ns 0.035ns 0.125ns 0.097ns } "" } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clk clk~clkctrl speed[9]~reg0 } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clk {} clk~combout {} clk~clkctrl {} speed[9]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl c[1] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} c[1] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "b\[0\] clk in 5.419 ns register " "Info: tsu for register \"b\[0\]\" (data pin = \"clk\", clock pin = \"in\") is 5.419 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.830 ns + Longest pin register " "Info: + Longest pin to register delay is 7.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.526 ns) + CELL(0.272 ns) 5.652 ns b\[0\]~52 2 COMB LCCOMB_X23_Y3_N24 9 " "Info: 2: + IC(4.526 ns) + CELL(0.272 ns) = 5.652 ns; Loc. = LCCOMB_X23_Y3_N24; Fanout = 9; COMB Node = 'b\[0\]~52'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.798 ns" { clk b[0]~52 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.397 ns) 7.830 ns b\[0\] 3 REG LCFF_X34_Y14_N1 3 " "Info: 3: + IC(1.781 ns) + CELL(0.397 ns) = 7.830 ns; Loc. = LCFF_X34_Y14_N1; Fanout = 3; REG Node = 'b\[0\]'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { b[0]~52 b[0] } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.523 ns ( 19.45 % ) " "Info: Total cell delay = 1.523 ns ( 19.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.307 ns ( 80.55 % ) " "Info: Total interconnect delay = 6.307 ns ( 80.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.830 ns" { clk b[0]~52 b[0] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "7.830 ns" { clk {} clk~combout {} b[0]~52 {} b[0] {} } { 0.000ns 0.000ns 4.526ns 1.781ns } { 0.000ns 0.854ns 0.272ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in destination 2.501 ns - Shortest register " "Info: - Shortest clock path from clock \"in\" to destination register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns in 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'in'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns in~clkctrl 2 COMB CLKCTRL_G1 27 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 27; COMB Node = 'in~clkctrl'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { in in~clkctrl } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.501 ns b\[0\] 3 REG LCFF_X34_Y14_N1 3 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.501 ns; Loc. = LCFF_X34_Y14_N1; Fanout = 3; REG Node = 'b\[0\]'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { in~clkctrl b[0] } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.26 % ) " "Info: Total cell delay = 1.482 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { in in~clkctrl b[0] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { in {} in~combout {} in~clkctrl {} b[0] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.830 ns" { clk b[0]~52 b[0] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "7.830 ns" { clk {} clk~combout {} b[0]~52 {} b[0] {} } { 0.000ns 0.000ns 4.526ns 1.781ns } { 0.000ns 0.854ns 0.272ns 0.397ns } "" } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { in in~clkctrl b[0] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { in {} in~combout {} in~clkctrl {} b[0] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk speed\[9\] speed\[9\]~reg0 6.476 ns register " "Info: tco from clock \"clk\" to destination pin \"speed\[9\]\" through register \"speed\[9\]~reg0\" is 6.476 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.497 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 2.497 ns speed\[9\]~reg0 3 REG LCFF_X38_Y13_N29 1 " "Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X38_Y13_N29; Fanout = 1; REG Node = 'speed\[9\]~reg0'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clk~clkctrl speed[9]~reg0 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.95 % ) " "Info: Total cell delay = 1.472 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 41.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clk clk~clkctrl speed[9]~reg0 } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clk {} clk~combout {} clk~clkctrl {} speed[9]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 28 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.885 ns + Longest register pin " "Info: + Longest register to pin delay is 3.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns speed\[9\]~reg0 1 REG LCFF_X38_Y13_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y13_N29; Fanout = 1; REG Node = 'speed\[9\]~reg0'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { speed[9]~reg0 } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.741 ns) + CELL(2.144 ns) 3.885 ns speed\[9\] 2 PIN PIN_K22 0 " "Info: 2: + IC(1.741 ns) + CELL(2.144 ns) = 3.885 ns; Loc. = PIN_K22; Fanout = 0; PIN Node = 'speed\[9\]'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.885 ns" { speed[9]~reg0 speed[9] } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 55.19 % ) " "Info: Total cell delay = 2.144 ns ( 55.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.741 ns ( 44.81 % ) " "Info: Total interconnect delay = 1.741 ns ( 44.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.885 ns" { speed[9]~reg0 speed[9] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "3.885 ns" { speed[9]~reg0 {} speed[9] {} } { 0.000ns 1.741ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clk clk~clkctrl speed[9]~reg0 } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clk {} clk~combout {} clk~clkctrl {} speed[9]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.885 ns" { speed[9]~reg0 speed[9] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "3.885 ns" { speed[9]~reg0 {} speed[9] {} } { 0.000ns 1.741ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "N\[0\] rst in -3.312 ns register " "Info: th for register \"N\[0\]\" (data pin = \"rst\", clock pin = \"in\") is -3.312 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in destination 2.497 ns + Longest register " "Info: + Longest clock path from clock \"in\" to destination register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns in 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'in'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns in~clkctrl 2 COMB CLKCTRL_G1 27 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 27; COMB Node = 'in~clkctrl'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { in in~clkctrl } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.497 ns N\[0\] 3 REG LCFF_X23_Y3_N1 5 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X23_Y3_N1; Fanout = 5; REG Node = 'N\[0\]'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { in~clkctrl N[0] } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.35 % ) " "Info: Total cell delay = 1.482 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { in in~clkctrl N[0] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { in {} in~combout {} in~clkctrl {} N[0] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.958 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns rst 1 PIN PIN_A13 11 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 11; PIN Node = 'rst'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.742 ns) + CELL(0.397 ns) 5.958 ns N\[0\] 2 REG LCFF_X23_Y3_N1 5 " "Info: 2: + IC(4.742 ns) + CELL(0.397 ns) = 5.958 ns; Loc. = LCFF_X23_Y3_N1; Fanout = 5; REG Node = 'N\[0\]'" {  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.139 ns" { rst N[0] } "NODE_NAME" } } { "speed.sv" "" { Text "D:/EDA/NEW/bike/speed.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.216 ns ( 20.41 % ) " "Info: Total cell delay = 1.216 ns ( 20.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.742 ns ( 79.59 % ) " "Info: Total interconnect delay = 4.742 ns ( 79.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.958 ns" { rst N[0] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "5.958 ns" { rst {} rst~combout {} N[0] {} } { 0.000ns 0.000ns 4.742ns } { 0.000ns 0.819ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { in in~clkctrl N[0] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { in {} in~combout {} in~clkctrl {} N[0] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/eda/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.958 ns" { rst N[0] } "NODE_NAME" } } { "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/eda/quartus/quartus/bin/Technology_Viewer.qrui" "5.958 ns" { rst {} rst~combout {} N[0] {} } { 0.000ns 0.000ns 4.742ns } { 0.000ns 0.819ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 14:11:29 2018 " "Info: Processing ended: Thu Dec 06 14:11:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
