
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ff_n40C_1v95 Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: g_a[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015902    0.058140    0.039644    0.039644 ^ clk (in)
                                                         clk (net)
                      0.058156    0.000000    0.039644 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.037734    0.043417    0.102753    0.142398 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.043741    0.002085    0.144483 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.041934    0.046272    0.100243    0.244726 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_2__leaf_clk (net)
                      0.046530    0.002460    0.247186 ^ _297_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.003882    0.036157    0.194289    0.441475 ^ _297_/Q (sky130_fd_sc_hd__dfxtp_1)
                                                         net31 (net)
                      0.036157    0.000242    0.441717 ^ output31/A (sky130_fd_sc_hd__buf_2)
     1    0.034506    0.128766    0.138763    0.580480 ^ output31/X (sky130_fd_sc_hd__buf_2)
                                                         g_a[2] (net)
                      0.128797    0.001639    0.582119 ^ g_a[2] (out)
                                              0.582119   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.582119   data arrival time
---------------------------------------------------------------------------------------------
                                             19.167881   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_0__f_clk/X                      10     14     -4 (VIOLATED)
clkbuf_2_1__f_clk/X                      10     14     -4 (VIOLATED)
clkbuf_2_2__f_clk/X                      10     13     -3 (VIOLATED)
clkbuf_2_3__f_clk/X                      10     12     -2 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 3 unannotated drivers.
 clkload0/X
 clkload1/X
 clkload2/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 4
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
