/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [17:0] _00_;
  reg [2:0] _01_;
  reg [36:0] _02_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [20:0] celloutsig_0_27z;
  wire [6:0] celloutsig_0_29z;
  wire [14:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_35z;
  wire [37:0] celloutsig_0_36z;
  wire [8:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [19:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~celloutsig_1_2z[7];
  assign celloutsig_0_12z = ~celloutsig_0_0z;
  assign celloutsig_0_22z = ~celloutsig_0_19z;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 18'h00000;
    else _00_ <= { celloutsig_1_2z[6:0], celloutsig_1_9z, celloutsig_1_0z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 3'h0;
    else _01_ <= celloutsig_0_5z;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 37'h0000000000;
    else _02_ <= in_data[89:53];
  assign celloutsig_0_26z = { in_data[63:29], celloutsig_0_9z, _01_, celloutsig_0_12z, celloutsig_0_24z } >= { celloutsig_0_3z[8:5], celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_1_16z = celloutsig_1_9z[9:7] > { celloutsig_1_5z[2:1], celloutsig_1_13z };
  assign celloutsig_0_0z = in_data[83:75] <= in_data[95:87];
  assign celloutsig_1_19z = _00_[14:9] <= celloutsig_1_6z[6:1];
  assign celloutsig_0_18z = { celloutsig_0_16z, celloutsig_0_11z } <= celloutsig_0_14z[12:8];
  assign celloutsig_0_24z = { celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_21z } <= { in_data[15:14], celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_1_1z = ! in_data[128:125];
  assign celloutsig_0_16z = ! { _01_[2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, _01_ };
  assign celloutsig_0_19z = ! { celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_13z };
  assign celloutsig_1_13z = { celloutsig_1_5z[2:1], celloutsig_1_6z, celloutsig_1_7z } || { celloutsig_1_3z[11:4], celloutsig_1_5z };
  assign celloutsig_0_15z = { celloutsig_0_14z[11:2], celloutsig_0_12z, celloutsig_0_5z } || { celloutsig_0_4z[5:0], celloutsig_0_0z, _01_, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_1_18z = { celloutsig_1_10z[6:2], celloutsig_1_8z, celloutsig_1_3z } % { 1'h1, in_data[143:126], celloutsig_1_16z };
  assign celloutsig_0_11z = celloutsig_0_6z[9:6] % { 1'h1, in_data[91:90], celloutsig_0_0z };
  assign celloutsig_0_27z = { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_5z } % { 1'h1, celloutsig_0_2z[13], celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_35z = { celloutsig_0_29z[3:1], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_22z } * { celloutsig_0_6z[9:6], celloutsig_0_9z, celloutsig_0_19z };
  assign celloutsig_0_3z = { celloutsig_0_2z[10:3], celloutsig_0_0z } * in_data[74:66];
  assign celloutsig_0_5z = celloutsig_0_4z[5:3] * { celloutsig_0_2z[8:7], celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_11z[2:0], celloutsig_0_11z } * { _02_[30:28], celloutsig_0_11z };
  assign celloutsig_1_8z = ~ celloutsig_1_6z[4:2];
  assign celloutsig_0_4z = ~ celloutsig_0_3z[7:1];
  assign celloutsig_0_29z = ~ { in_data[44:39], celloutsig_0_26z };
  assign celloutsig_0_36z = { celloutsig_0_27z[14], celloutsig_0_26z, _01_, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_22z } | { _02_, celloutsig_0_19z };
  assign celloutsig_1_0z = & in_data[155:153];
  assign celloutsig_1_4z = & celloutsig_1_2z[6:4];
  assign celloutsig_0_9z = & celloutsig_0_2z[4:2];
  assign celloutsig_0_8z = ~^ in_data[71:67];
  assign celloutsig_1_5z = celloutsig_1_3z[6:2] >> celloutsig_1_2z[6:2];
  assign celloutsig_0_13z = { celloutsig_0_4z[4:3], celloutsig_0_9z } >> celloutsig_0_11z[2:0];
  assign celloutsig_0_20z = { celloutsig_0_14z[5:3], _01_ } >> { celloutsig_0_6z[7:4], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_1_9z = { in_data[154:146], celloutsig_1_0z } <<< { celloutsig_1_6z[5:2], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_10z = { celloutsig_1_9z[0], celloutsig_1_7z, celloutsig_1_5z } <<< { in_data[104:99], celloutsig_1_7z };
  assign celloutsig_0_14z = { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_11z, _01_, celloutsig_0_0z, _01_, celloutsig_0_9z } <<< { in_data[67:66], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_6z = { in_data[123:116], celloutsig_1_1z, celloutsig_1_0z } >>> celloutsig_1_3z[10:1];
  assign celloutsig_0_6z = { in_data[3:2], celloutsig_0_0z, celloutsig_0_4z } >>> _02_[19:10];
  assign celloutsig_1_3z = { celloutsig_1_2z[7:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } - { in_data[190:181], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_2z = in_data[133:124] ~^ in_data[116:107];
  assign celloutsig_0_10z = celloutsig_0_2z[3:0] ~^ { celloutsig_0_3z[6:4], celloutsig_0_9z };
  assign celloutsig_0_2z = in_data[63:49] ~^ { _02_[26:13], celloutsig_0_0z };
  assign { out_data[147:128], out_data[96], out_data[37:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z[34:3] };
endmodule
