verilator --lint-only --waiver-output /home/designer/shared/BASIC/current_generator/digital/DigitalSine18/runs/RUN_2026-02-26_20-48-03/01-verilator-lint/_waivers_output.vlt --Wall --top-module DigitalSine18 /home/designer/shared/BASIC/current_generator/digital/DigitalSine18/runs/RUN_2026-02-26_20-48-03/01-verilator-lint/_deps.vlt --Wno-fatal --relative-includes --Werror-LATCH +define+PDK_ihp-sg13g2 +define+SCL_sg13g2_stdcell +define+__librelane__ +define+__pnr__ +define+USE_POWER_PINS /home/designer/shared/BASIC/current_generator/digital/DigitalSine18/runs/RUN_2026-02-26_20-48-03/tmp/af09dde89dd742b9902507a749f0926b.bb.v /home/designer/shared/BASIC/current_generator/digital/DigitalSine18/files_rtl/control.v /home/designer/shared/BASIC/current_generator/digital/DigitalSine18/files_rtl/sineDecoder.v /home/designer/shared/BASIC/current_generator/digital/DigitalSine18/files_rtl/register.v /home/designer/shared/BASIC/current_generator/digital/DigitalSine18/files_rtl/DigitalSine.v /home/designer/shared/BASIC/current_generator/digital/DigitalSine18/files_rtl/adder.v /home/designer/shared/BASIC/current_generator/digital/DigitalSine18/files_rtl/datapath.v /home/designer/shared/BASIC/current_generator/digital/DigitalSine18/files_rtl/flipflop.v /home/designer/shared/BASIC/current_generator/digital/DigitalSine18/files_rtl/fulladder.v /home/designer/shared/BASIC/current_generator/digital/DigitalSine18/files_rtl/halfadder.v
