<root><simulation><result_generated_time />2023-05-24 01:03:11<layer><layer_spec />{'B': 1, 'K': 1024, 'C': 256, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 262144, 'I': 50176, 'O': 200704}<total_data_reuse />{'W': 196, 'I': 1024.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [8, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 16)]], [], []]<I />[[[], [('K', 16)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 16)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('OX', 2), ('C', 4), ('OX', 7), ('OY', 7)], [('C', 8), ('K', 4), ('K', 16)], []]<I />[[('OY', 2), ('OX', 2), ('C', 4)], [('OX', 7), ('OY', 7), ('C', 8), ('K', 4), ('K', 16)], []]<O />[[('OY', 2), ('OX', 2), ('C', 4)], [('OX', 7), ('OY', 7), ('C', 8), ('K', 4), ('K', 16)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 196, 1, 1], 'I': [16.0, 1.0, 64.0, 1.0], 'O': [8.0, 4, 8, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 2097152, 2097152], 'I': [128, 401408, 401408], 'O': [32, 1605632, 1605632], 'O_partial': [32, 1605632, 0], 'O_final': [0, 0, 1605632]}<actual_mem_utilization_individual />{'W': [0.06, 0.25, 0.0], 'I': [0.25, 0.05, 0.0], 'O': [0.06, 0.19, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.49, 0.0], 'I': [0.25, 0.49, 0.0], 'O': [0.06, 0.49, 0.0]}<effective_mem_size_bit />{'W': [32, 262144, 2097152], 'I': [32, 401408, 401408], 'O': [32, 401408, 1605632], 'O_partial': [32, 401408, 0], 'O_final': [0, 0, 1605632]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 8, 1, 1], 'O': [128, 16, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [8, 8, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[12845056, 262144], [262144, 262144], [262144, 0]]<I />[[3211264, 3211264], [3211264, 50176], [50176, 0]]<O />[[(6221824, 6422528), (1605632, 1404928)], [(1404928, 1605632), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(6221824, 6422528), (1605632, 1404928)], [(1404928, 1605632), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1605632, 32768], [16384, 16384], [1024, 0]]<I />[[401408, 401408], [200704, 3136], [196, 0]]<O />[[(777728, 802816), (200704, 175616)], [(87808, 100352), (12544, 0)], [(0, 784), (0, 0)]]<O_partial />[([777728, 802816], [200704, 175616]), ([87808, 100352], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [12544, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />0</mac_count></basic_info><energy><total_energy />112332496.1<mem_energy_breakdown><W />[551.5, 811.8, 1363.8]<I />[281.2, 5355.3, 261.0]<O />[685.5, 4972.1, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />0.0<total />112317169.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9536<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9536<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />420936<latency_cycle_without_data_loading />401408<ideal_computing_cycle />401408<data_loading><load_cycle_total />19528<load_cycle_individual />{'W': [32, 16384, 0], 'I': [8, 3136, 0]}<load_cycle_combined />{'W': 16384, 'I': 3136}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-401407], [-400624, -384272], [-401408, -401408]], 'I': [[-401407], [-351218, -200696], [-401408, -401408]], 'O': [[-401408], [-401408, -301056], [-388864, -400624]]}<mem_stall_cycle_shared />{'W': [[-401407], [-400624, 0], [0, 0]], 'I': [[-401407], [-351218, 0], [0, 0]], 'O': [[-401408], [-401408, -301056], [-388864, -400624]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 2097152, 2097152], 'I': [128, 401408, 401408], 'O': [32, 1605632, 1605632], 'O_partial': [32, 1605632, 0], 'O_final': [0, 0, 1605632]}<data_size_each_level_total />{'W': [4096, 2097152, 2097152], 'I': [1024, 401408, 401408], 'O': [512, 1605632, 1605632]}<loop_cycles_each_level />{'W': [784, 401408, 401408], 'I': [16, 401408, 401408], 'O': [16, 401408, 401408]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [1, 64, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [5.2, 5.2], [5.2, 5.2]], 'I': [[8.0, 8.0], [64.0, 1.0], [1.0, 1.0]], 'O': [[8.0, 2.0], [32.0, 4.0], [4.0, 4.0]]}<req_inst_mem_bw />{'W': [[8.0, 2.0], [256.0, 5.2], [5.2, 5.2]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 1.0]], 'O': [[8.0, 8.0], [128.0, 4.0], [4.0, 4.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [5.2, 5.2], [5.2, 0]], 'I': [[8.0, 8.0], [64.0, 1.0], [1.0, 0]], 'O': [[8.0, 2.0], [32.0, 4.0], [4.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [105.2, 38.2], [6.2, 4.0]], 'I': [[8.0, 8.0], [105.2, 38.2], [6.2, 4.0]], 'O': [[8.0, 2.0], [105.2, 38.2], [6.2, 4.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 401408], [784, 784, 512], [401408, 401408, 1]], 'I': [[1, 1, 401408], [16, 16, 25088], [401408, 401408, 1]], 'O': [[1, 1, 401408], [16, 16, 25088], [401408, 401408, 1]]}<trans_time_real />{'W': [[0, 1, 401408], [[0, 784, 512], [32, 784, 512]], [[16384, 401408, 1], [1024, 401408, 1]]], 'I': [[0, 1, 401408], [[2, 16, 25088], [8, 16, 25088]], [[3136, 401408, 1], [196, 401408, 1]]], 'O': [[0, 1, 401408], [[0, 16, 25088], [4, 16, 25088]], [[12544, 401408, 1], [784, 401408, 1]]]}<single_stall_cycle />{'W': [[-1], [-784, -752], [-385024, -400384]], 'I': [[-1], [-14, -8], [-398272, -401212]], 'O': [[-1], [-16, -12], [-388864, -400624]]}<single_stall_count />{'W': [401407, 511, 0], 'I': [401407, 25087, 0], 'O': [401408, 25088, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [16352, 0], 'I': [200696, 0], 'O': [100352, 12544]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [12544, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-84008, -401408], [-301056, -388864]], 1: [[-401408, -401408], [-388864, -401408]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />6</simulation></root>