(edif ram
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2016 10 27 3 47 24)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure ram.ngc ram.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IOBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port T
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
            (port IO
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUFT
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port T
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library ram_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell ram
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port Ram1WE
              (direction OUTPUT)
            )
            (port rst
              (direction INPUT)
            )
            (port Ram1EN
              (direction OUTPUT)
            )
            (port Ram1OE
              (direction OUTPUT)
            )
            (port (array (rename Ram1Data "Ram1Data<15:0>") 16)
              (direction INOUT))
            (port (array (rename OutputL "OutputL<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename Ram1Addr "Ram1Addr<17:0>") 18)
              (direction OUTPUT))
            (port (array (rename DYP1 "DYP1<6:0>") 7)
              (direction OUTPUT))
            (port (array (rename InputSW "InputSW<15:0>") 16)
              (direction INPUT))
            (designator "xc3s1200e-4-fg320")
            (property TYPE (string "ram") (owner "Xilinx"))
            (property BUS_INFO (string "16:INOUT:Ram1Data<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:OUTPUT:OutputL<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "18:OUTPUT:Ram1Addr<17:0>") (owner "Xilinx"))
            (property BUS_INFO (string "7:OUTPUT:DYP1<6:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INPUT:InputSW<15:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "ram_ram") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OutputL_0_renamed_0 "OutputL_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Ram1OE_renamed_1 "Ram1OE")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OutputL_2_renamed_2 "OutputL_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Ram1WE_renamed_3 "Ram1WE")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OutputL_1_renamed_4 "OutputL_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OutputL_5_renamed_5 "OutputL_5")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OutputL_3_renamed_6 "OutputL_3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OutputL_4_renamed_7 "OutputL_4")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OutputL_6_renamed_8 "OutputL_6")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OutputL_7_renamed_9 "OutputL_7")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Ram1EN_renamed_10 "Ram1EN")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Mtridata__mux0000_0
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Mtridata__mux0000_1
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Mtridata__mux0000_2
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Mtridata__mux0000_3
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Mtridata__mux0000_4
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Mtridata__mux0000_5
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Mtridata__mux0000_6
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Mtridata__mux0000_7
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Mtridata__mux0000_8
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Mtridata__mux0000_9
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Mtridata__mux0000_10
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Mtridata__mux0000_11
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Mtridata__mux0000_12
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Mtridata__mux0000_13
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Mtridata__mux0000_14
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Mtridata__mux0000_15
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename state2_FSM_FFd6_renamed_11 "state2_FSM_FFd6")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename state2_FSM_FFd7_renamed_12 "state2_FSM_FFd7")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename state2_FSM_FFd8_renamed_13 "state2_FSM_FFd8")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename state2_FSM_FFd2_renamed_14 "state2_FSM_FFd2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename state2_FSM_FFd5_renamed_15 "state2_FSM_FFd5")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename state2_FSM_FFd1_renamed_16 "state2_FSM_FFd1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename state2_FSM_FFd4_renamed_17 "state2_FSM_FFd4")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename state2_FSM_FFd3_renamed_18 "state2_FSM_FFd3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename state2_FSM_FFd8_In1 "state2_FSM_FFd8-In1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename state2_FSM_FFd7_In1 "state2_FSM_FFd7-In1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename state2_FSM_FFd6_In1 "state2_FSM_FFd6-In1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance Ram1WE_mux00001
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFAE") (owner "Xilinx"))
            )
            (instance (rename Ram1OE_mux0000_renamed_19 "Ram1OE_mux0000")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFF2") (owner "Xilinx"))
            )
            (instance (rename Ram1EN_mux0000_renamed_20 "Ram1EN_mux0000")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF10") (owner "Xilinx"))
            )
            (instance OutputL_10_mux000011
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename rst_IBUF_renamed_21 "rst_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename InputSW_15_IBUF_renamed_22 "InputSW_15_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename InputSW_14_IBUF_renamed_23 "InputSW_14_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename InputSW_13_IBUF_renamed_24 "InputSW_13_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename InputSW_12_IBUF_renamed_25 "InputSW_12_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename InputSW_11_IBUF_renamed_26 "InputSW_11_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename InputSW_10_IBUF_renamed_27 "InputSW_10_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename InputSW_9_IBUF_renamed_28 "InputSW_9_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename InputSW_8_IBUF_renamed_29 "InputSW_8_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename InputSW_7_IBUF_renamed_30 "InputSW_7_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename InputSW_6_IBUF_renamed_31 "InputSW_6_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename InputSW_5_IBUF_renamed_32 "InputSW_5_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename InputSW_4_IBUF_renamed_33 "InputSW_4_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename InputSW_3_IBUF_renamed_34 "InputSW_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename InputSW_2_IBUF_renamed_35 "InputSW_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename InputSW_1_IBUF_renamed_36 "InputSW_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename InputSW_0_IBUF_renamed_37 "InputSW_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_0_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_1_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_2_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_3_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_4_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_5_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_6_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_7_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_8_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_9_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_10_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_11_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_12_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_13_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_14_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Data_15_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Ram1WE_OBUF_renamed_38 "Ram1WE_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Ram1EN_OBUF_renamed_39 "Ram1EN_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Ram1OE_OBUF_renamed_40 "Ram1OE_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_15_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_14_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_13_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_12_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_11_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_10_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_9_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_8_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Addr_17_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Addr_16_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Addr_15_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Addr_14_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Addr_13_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Addr_12_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Addr_11_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Addr_10_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Addr_9_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Addr_8_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Addr_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Addr_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Addr_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Addr_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Addr_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Addr_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Addr_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Ram1Addr_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP1_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP1_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP1_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP1_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP1_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP1_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename DYP1_0_OBUF_renamed_41 "DYP1_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OutputL_11_renamed_42 "OutputL_11")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OutputL_10_renamed_43 "OutputL_10")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OutputL_14_renamed_44 "OutputL_14")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OutputL_12_renamed_45 "OutputL_12")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OutputL_13_renamed_46 "OutputL_13")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OutputL_15_renamed_47 "OutputL_15")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OutputL_8_renamed_48 "OutputL_8")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OutputL_9_renamed_49 "OutputL_9")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Ram1Addr_8_renamed_50 "Ram1Addr_8")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Ram1Addr_9_renamed_51 "Ram1Addr_9")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Ram1Addr_10_renamed_52 "Ram1Addr_10")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Ram1Addr_11_renamed_53 "Ram1Addr_11")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Ram1Addr_12_renamed_54 "Ram1Addr_12")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Ram1Addr_13_renamed_55 "Ram1Addr_13")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Ram1Addr_14_renamed_56 "Ram1Addr_14")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Ram1Addr_15_renamed_57 "Ram1Addr_15")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OutputL_7_mux0000_renamed_58 "OutputL_7_mux0000")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_7_mux0000_F
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance OutputL_7_mux0000_G
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD8D") (owner "Xilinx"))
            )
            (instance (rename OutputL_6_mux0000_renamed_59 "OutputL_6_mux0000")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_6_mux0000_F
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance OutputL_6_mux0000_G
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD8D") (owner "Xilinx"))
            )
            (instance (rename OutputL_5_mux0000_renamed_60 "OutputL_5_mux0000")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_5_mux0000_F
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance OutputL_5_mux0000_G
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD8D") (owner "Xilinx"))
            )
            (instance (rename OutputL_4_mux0000_renamed_61 "OutputL_4_mux0000")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_4_mux0000_F
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance OutputL_4_mux0000_G
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD8D") (owner "Xilinx"))
            )
            (instance (rename OutputL_3_mux0000_renamed_62 "OutputL_3_mux0000")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_3_mux0000_F
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance OutputL_3_mux0000_G
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD8D") (owner "Xilinx"))
            )
            (instance (rename OutputL_2_mux0000_renamed_63 "OutputL_2_mux0000")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_2_mux0000_F
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance OutputL_2_mux0000_G
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD8D") (owner "Xilinx"))
            )
            (instance (rename OutputL_1_mux0000_renamed_64 "OutputL_1_mux0000")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_1_mux0000_F
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance OutputL_1_mux0000_G
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD8D") (owner "Xilinx"))
            )
            (instance (rename OutputL_0_mux0000_renamed_65 "OutputL_0_mux0000")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance OutputL_0_mux0000_F
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance OutputL_0_mux0000_G
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD8D") (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_66 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rst_inv1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net (rename DYP1_0_ "DYP1<0>")
              (joined
                (portRef (member DYP1 6))
                (portRef O (instanceRef DYP1_0_OBUF_renamed_41))
              )
            )
            (net (rename DYP1_1_ "DYP1<1>")
              (joined
                (portRef (member DYP1 5))
                (portRef O (instanceRef DYP1_1_OBUF))
              )
            )
            (net (rename DYP1_2_ "DYP1<2>")
              (joined
                (portRef (member DYP1 4))
                (portRef O (instanceRef DYP1_2_OBUF))
              )
            )
            (net (rename DYP1_3_ "DYP1<3>")
              (joined
                (portRef (member DYP1 3))
                (portRef O (instanceRef DYP1_3_OBUF))
              )
            )
            (net (rename DYP1_4_ "DYP1<4>")
              (joined
                (portRef (member DYP1 2))
                (portRef O (instanceRef DYP1_4_OBUF))
              )
            )
            (net (rename DYP1_5_ "DYP1<5>")
              (joined
                (portRef (member DYP1 1))
                (portRef O (instanceRef DYP1_5_OBUF))
              )
            )
            (net (rename DYP1_6_ "DYP1<6>")
              (joined
                (portRef (member DYP1 0))
                (portRef O (instanceRef DYP1_6_OBUF))
              )
            )
            (net DYP1_0_OBUF
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef I (instanceRef Ram1Addr_17_OBUF))
                (portRef I (instanceRef Ram1Addr_16_OBUF))
                (portRef I (instanceRef DYP1_6_OBUF))
                (portRef I (instanceRef DYP1_5_OBUF))
                (portRef I (instanceRef DYP1_4_OBUF))
                (portRef I (instanceRef DYP1_3_OBUF))
                (portRef I (instanceRef DYP1_2_OBUF))
                (portRef I (instanceRef DYP1_1_OBUF))
                (portRef I (instanceRef DYP1_0_OBUF_renamed_41))
              )
            )
            (net (rename InputSW_0_ "InputSW<0>")
              (joined
                (portRef (member InputSW 15))
                (portRef I (instanceRef InputSW_0_IBUF_renamed_37))
              )
            )
            (net (rename InputSW_10_ "InputSW<10>")
              (joined
                (portRef (member InputSW 5))
                (portRef I (instanceRef InputSW_10_IBUF_renamed_27))
              )
            )
            (net (rename InputSW_11_ "InputSW<11>")
              (joined
                (portRef (member InputSW 4))
                (portRef I (instanceRef InputSW_11_IBUF_renamed_26))
              )
            )
            (net (rename InputSW_12_ "InputSW<12>")
              (joined
                (portRef (member InputSW 3))
                (portRef I (instanceRef InputSW_12_IBUF_renamed_25))
              )
            )
            (net (rename InputSW_13_ "InputSW<13>")
              (joined
                (portRef (member InputSW 2))
                (portRef I (instanceRef InputSW_13_IBUF_renamed_24))
              )
            )
            (net (rename InputSW_14_ "InputSW<14>")
              (joined
                (portRef (member InputSW 1))
                (portRef I (instanceRef InputSW_14_IBUF_renamed_23))
              )
            )
            (net (rename InputSW_15_ "InputSW<15>")
              (joined
                (portRef (member InputSW 0))
                (portRef I (instanceRef InputSW_15_IBUF_renamed_22))
              )
            )
            (net (rename InputSW_1_ "InputSW<1>")
              (joined
                (portRef (member InputSW 14))
                (portRef I (instanceRef InputSW_1_IBUF_renamed_36))
              )
            )
            (net (rename InputSW_2_ "InputSW<2>")
              (joined
                (portRef (member InputSW 13))
                (portRef I (instanceRef InputSW_2_IBUF_renamed_35))
              )
            )
            (net (rename InputSW_3_ "InputSW<3>")
              (joined
                (portRef (member InputSW 12))
                (portRef I (instanceRef InputSW_3_IBUF_renamed_34))
              )
            )
            (net (rename InputSW_4_ "InputSW<4>")
              (joined
                (portRef (member InputSW 11))
                (portRef I (instanceRef InputSW_4_IBUF_renamed_33))
              )
            )
            (net (rename InputSW_5_ "InputSW<5>")
              (joined
                (portRef (member InputSW 10))
                (portRef I (instanceRef InputSW_5_IBUF_renamed_32))
              )
            )
            (net (rename InputSW_6_ "InputSW<6>")
              (joined
                (portRef (member InputSW 9))
                (portRef I (instanceRef InputSW_6_IBUF_renamed_31))
              )
            )
            (net (rename InputSW_7_ "InputSW<7>")
              (joined
                (portRef (member InputSW 8))
                (portRef I (instanceRef InputSW_7_IBUF_renamed_30))
              )
            )
            (net (rename InputSW_8_ "InputSW<8>")
              (joined
                (portRef (member InputSW 7))
                (portRef I (instanceRef InputSW_8_IBUF_renamed_29))
              )
            )
            (net (rename InputSW_9_ "InputSW<9>")
              (joined
                (portRef (member InputSW 6))
                (portRef I (instanceRef InputSW_9_IBUF_renamed_28))
              )
            )
            (net InputSW_0_IBUF
              (joined
                (portRef D (instanceRef Mtridata__mux0000_0))
                (portRef I0 (instanceRef state2_FSM_FFd7_In1))
                (portRef I0 (instanceRef state2_FSM_FFd6_In1))
                (portRef O (instanceRef InputSW_0_IBUF_renamed_37))
                (portRef D (instanceRef OutputL_8_renamed_48))
                (portRef I0 (instanceRef OutputL_0_mux0000_F))
                (portRef I1 (instanceRef OutputL_0_mux0000_G))
              )
            )
            (net InputSW_10_IBUF
              (joined
                (portRef D (instanceRef Mtridata__mux0000_10))
                (portRef O (instanceRef InputSW_10_IBUF_renamed_27))
                (portRef D (instanceRef Ram1Addr_10_renamed_52))
              )
            )
            (net InputSW_11_IBUF
              (joined
                (portRef D (instanceRef Mtridata__mux0000_11))
                (portRef O (instanceRef InputSW_11_IBUF_renamed_26))
                (portRef D (instanceRef Ram1Addr_11_renamed_53))
              )
            )
            (net InputSW_12_IBUF
              (joined
                (portRef D (instanceRef Mtridata__mux0000_12))
                (portRef O (instanceRef InputSW_12_IBUF_renamed_25))
                (portRef D (instanceRef Ram1Addr_12_renamed_54))
              )
            )
            (net InputSW_13_IBUF
              (joined
                (portRef D (instanceRef Mtridata__mux0000_13))
                (portRef O (instanceRef InputSW_13_IBUF_renamed_24))
                (portRef D (instanceRef Ram1Addr_13_renamed_55))
              )
            )
            (net InputSW_14_IBUF
              (joined
                (portRef D (instanceRef Mtridata__mux0000_14))
                (portRef O (instanceRef InputSW_14_IBUF_renamed_23))
                (portRef D (instanceRef Ram1Addr_14_renamed_56))
              )
            )
            (net InputSW_15_IBUF
              (joined
                (portRef D (instanceRef Mtridata__mux0000_15))
                (portRef O (instanceRef InputSW_15_IBUF_renamed_22))
                (portRef D (instanceRef Ram1Addr_15_renamed_57))
              )
            )
            (net InputSW_1_IBUF
              (joined
                (portRef D (instanceRef Mtridata__mux0000_1))
                (portRef O (instanceRef InputSW_1_IBUF_renamed_36))
                (portRef D (instanceRef OutputL_9_renamed_49))
                (portRef I0 (instanceRef OutputL_1_mux0000_F))
                (portRef I1 (instanceRef OutputL_1_mux0000_G))
              )
            )
            (net InputSW_2_IBUF
              (joined
                (portRef D (instanceRef Mtridata__mux0000_2))
                (portRef O (instanceRef InputSW_2_IBUF_renamed_35))
                (portRef D (instanceRef OutputL_10_renamed_43))
                (portRef I0 (instanceRef OutputL_2_mux0000_F))
                (portRef I1 (instanceRef OutputL_2_mux0000_G))
              )
            )
            (net InputSW_3_IBUF
              (joined
                (portRef D (instanceRef Mtridata__mux0000_3))
                (portRef O (instanceRef InputSW_3_IBUF_renamed_34))
                (portRef D (instanceRef OutputL_11_renamed_42))
                (portRef I0 (instanceRef OutputL_3_mux0000_F))
                (portRef I1 (instanceRef OutputL_3_mux0000_G))
              )
            )
            (net InputSW_4_IBUF
              (joined
                (portRef D (instanceRef Mtridata__mux0000_4))
                (portRef O (instanceRef InputSW_4_IBUF_renamed_33))
                (portRef D (instanceRef OutputL_12_renamed_45))
                (portRef I0 (instanceRef OutputL_4_mux0000_F))
                (portRef I1 (instanceRef OutputL_4_mux0000_G))
              )
            )
            (net InputSW_5_IBUF
              (joined
                (portRef D (instanceRef Mtridata__mux0000_5))
                (portRef O (instanceRef InputSW_5_IBUF_renamed_32))
                (portRef D (instanceRef OutputL_13_renamed_46))
                (portRef I0 (instanceRef OutputL_5_mux0000_F))
                (portRef I1 (instanceRef OutputL_5_mux0000_G))
              )
            )
            (net InputSW_6_IBUF
              (joined
                (portRef D (instanceRef Mtridata__mux0000_6))
                (portRef O (instanceRef InputSW_6_IBUF_renamed_31))
                (portRef D (instanceRef OutputL_14_renamed_44))
                (portRef I0 (instanceRef OutputL_6_mux0000_F))
                (portRef I1 (instanceRef OutputL_6_mux0000_G))
              )
            )
            (net InputSW_7_IBUF
              (joined
                (portRef D (instanceRef Mtridata__mux0000_7))
                (portRef O (instanceRef InputSW_7_IBUF_renamed_30))
                (portRef D (instanceRef OutputL_15_renamed_47))
                (portRef I0 (instanceRef OutputL_7_mux0000_F))
                (portRef I1 (instanceRef OutputL_7_mux0000_G))
              )
            )
            (net InputSW_8_IBUF
              (joined
                (portRef D (instanceRef Mtridata__mux0000_8))
                (portRef O (instanceRef InputSW_8_IBUF_renamed_29))
                (portRef D (instanceRef Ram1Addr_8_renamed_50))
              )
            )
            (net InputSW_9_IBUF
              (joined
                (portRef D (instanceRef Mtridata__mux0000_9))
                (portRef O (instanceRef InputSW_9_IBUF_renamed_28))
                (portRef D (instanceRef Ram1Addr_9_renamed_51))
              )
            )
            (net (rename Mtridata__mux0000_0_ "Mtridata__mux0000<0>")
              (joined
                (portRef Q (instanceRef Mtridata__mux0000_0))
                (portRef I (instanceRef Ram1Data_0_IOBUF))
              )
            )
            (net (rename Mtridata__mux0000_10_ "Mtridata__mux0000<10>")
              (joined
                (portRef Q (instanceRef Mtridata__mux0000_10))
                (portRef I (instanceRef Ram1Data_10_OBUFT))
              )
            )
            (net (rename Mtridata__mux0000_11_ "Mtridata__mux0000<11>")
              (joined
                (portRef Q (instanceRef Mtridata__mux0000_11))
                (portRef I (instanceRef Ram1Data_11_OBUFT))
              )
            )
            (net (rename Mtridata__mux0000_12_ "Mtridata__mux0000<12>")
              (joined
                (portRef Q (instanceRef Mtridata__mux0000_12))
                (portRef I (instanceRef Ram1Data_12_OBUFT))
              )
            )
            (net (rename Mtridata__mux0000_13_ "Mtridata__mux0000<13>")
              (joined
                (portRef Q (instanceRef Mtridata__mux0000_13))
                (portRef I (instanceRef Ram1Data_13_OBUFT))
              )
            )
            (net (rename Mtridata__mux0000_14_ "Mtridata__mux0000<14>")
              (joined
                (portRef Q (instanceRef Mtridata__mux0000_14))
                (portRef I (instanceRef Ram1Data_14_OBUFT))
              )
            )
            (net (rename Mtridata__mux0000_15_ "Mtridata__mux0000<15>")
              (joined
                (portRef Q (instanceRef Mtridata__mux0000_15))
                (portRef I (instanceRef Ram1Data_15_OBUFT))
              )
            )
            (net (rename Mtridata__mux0000_1_ "Mtridata__mux0000<1>")
              (joined
                (portRef Q (instanceRef Mtridata__mux0000_1))
                (portRef I (instanceRef Ram1Data_1_IOBUF))
              )
            )
            (net (rename Mtridata__mux0000_2_ "Mtridata__mux0000<2>")
              (joined
                (portRef Q (instanceRef Mtridata__mux0000_2))
                (portRef I (instanceRef Ram1Data_2_IOBUF))
              )
            )
            (net (rename Mtridata__mux0000_3_ "Mtridata__mux0000<3>")
              (joined
                (portRef Q (instanceRef Mtridata__mux0000_3))
                (portRef I (instanceRef Ram1Data_3_IOBUF))
              )
            )
            (net (rename Mtridata__mux0000_4_ "Mtridata__mux0000<4>")
              (joined
                (portRef Q (instanceRef Mtridata__mux0000_4))
                (portRef I (instanceRef Ram1Data_4_IOBUF))
              )
            )
            (net (rename Mtridata__mux0000_5_ "Mtridata__mux0000<5>")
              (joined
                (portRef Q (instanceRef Mtridata__mux0000_5))
                (portRef I (instanceRef Ram1Data_5_IOBUF))
              )
            )
            (net (rename Mtridata__mux0000_6_ "Mtridata__mux0000<6>")
              (joined
                (portRef Q (instanceRef Mtridata__mux0000_6))
                (portRef I (instanceRef Ram1Data_6_IOBUF))
              )
            )
            (net (rename Mtridata__mux0000_7_ "Mtridata__mux0000<7>")
              (joined
                (portRef Q (instanceRef Mtridata__mux0000_7))
                (portRef I (instanceRef Ram1Data_7_IOBUF))
              )
            )
            (net (rename Mtridata__mux0000_8_ "Mtridata__mux0000<8>")
              (joined
                (portRef Q (instanceRef Mtridata__mux0000_8))
                (portRef I (instanceRef Ram1Data_8_OBUFT))
              )
            )
            (net (rename Mtridata__mux0000_9_ "Mtridata__mux0000<9>")
              (joined
                (portRef Q (instanceRef Mtridata__mux0000_9))
                (portRef I (instanceRef Ram1Data_9_OBUFT))
              )
            )
            (net N0
              (joined
                (portRef O (instanceRef OutputL_10_mux000011))
                (portRef CE (instanceRef OutputL_11_renamed_42))
                (portRef CE (instanceRef OutputL_10_renamed_43))
                (portRef CE (instanceRef OutputL_14_renamed_44))
                (portRef CE (instanceRef OutputL_12_renamed_45))
                (portRef CE (instanceRef OutputL_13_renamed_46))
                (portRef CE (instanceRef OutputL_15_renamed_47))
                (portRef CE (instanceRef OutputL_8_renamed_48))
                (portRef CE (instanceRef OutputL_9_renamed_49))
                (portRef CE (instanceRef Ram1Addr_8_renamed_50))
                (portRef CE (instanceRef Ram1Addr_9_renamed_51))
                (portRef CE (instanceRef Ram1Addr_10_renamed_52))
                (portRef CE (instanceRef Ram1Addr_11_renamed_53))
                (portRef CE (instanceRef Ram1Addr_12_renamed_54))
                (portRef CE (instanceRef Ram1Addr_13_renamed_55))
                (portRef CE (instanceRef Ram1Addr_14_renamed_56))
                (portRef CE (instanceRef Ram1Addr_15_renamed_57))
              )
            )
            (net N30
              (joined
                (portRef I2 (instanceRef OutputL_0_mux0000_F))
                (portRef I3 (instanceRef OutputL_0_mux0000_G))
                (portRef O (instanceRef Ram1Data_0_IOBUF))
              )
            )
            (net N31
              (joined
                (portRef I2 (instanceRef OutputL_1_mux0000_F))
                (portRef I3 (instanceRef OutputL_1_mux0000_G))
                (portRef O (instanceRef Ram1Data_1_IOBUF))
              )
            )
            (net N32
              (joined
                (portRef I2 (instanceRef OutputL_2_mux0000_F))
                (portRef I3 (instanceRef OutputL_2_mux0000_G))
                (portRef O (instanceRef Ram1Data_2_IOBUF))
              )
            )
            (net N33
              (joined
                (portRef I2 (instanceRef OutputL_3_mux0000_F))
                (portRef I3 (instanceRef OutputL_3_mux0000_G))
                (portRef O (instanceRef Ram1Data_3_IOBUF))
              )
            )
            (net N34
              (joined
                (portRef I2 (instanceRef OutputL_4_mux0000_F))
                (portRef I3 (instanceRef OutputL_4_mux0000_G))
                (portRef O (instanceRef Ram1Data_4_IOBUF))
              )
            )
            (net N35
              (joined
                (portRef I2 (instanceRef OutputL_5_mux0000_F))
                (portRef I3 (instanceRef OutputL_5_mux0000_G))
                (portRef O (instanceRef Ram1Data_5_IOBUF))
              )
            )
            (net N36
              (joined
                (portRef I2 (instanceRef OutputL_6_mux0000_F))
                (portRef I3 (instanceRef OutputL_6_mux0000_G))
                (portRef O (instanceRef Ram1Data_6_IOBUF))
              )
            )
            (net N37
              (joined
                (portRef I2 (instanceRef OutputL_7_mux0000_F))
                (portRef I3 (instanceRef OutputL_7_mux0000_G))
                (portRef O (instanceRef Ram1Data_7_IOBUF))
              )
            )
            (net N54
              (joined
                (portRef O (instanceRef OutputL_7_mux0000_F))
                (portRef I0 (instanceRef OutputL_7_mux0000_renamed_58))
              )
            )
            (net N55
              (joined
                (portRef O (instanceRef OutputL_7_mux0000_G))
                (portRef I1 (instanceRef OutputL_7_mux0000_renamed_58))
              )
            )
            (net N56
              (joined
                (portRef O (instanceRef OutputL_6_mux0000_F))
                (portRef I0 (instanceRef OutputL_6_mux0000_renamed_59))
              )
            )
            (net N57
              (joined
                (portRef O (instanceRef OutputL_6_mux0000_G))
                (portRef I1 (instanceRef OutputL_6_mux0000_renamed_59))
              )
            )
            (net N58
              (joined
                (portRef O (instanceRef OutputL_5_mux0000_F))
                (portRef I0 (instanceRef OutputL_5_mux0000_renamed_60))
              )
            )
            (net N59
              (joined
                (portRef O (instanceRef OutputL_5_mux0000_G))
                (portRef I1 (instanceRef OutputL_5_mux0000_renamed_60))
              )
            )
            (net N60
              (joined
                (portRef O (instanceRef OutputL_4_mux0000_F))
                (portRef I0 (instanceRef OutputL_4_mux0000_renamed_61))
              )
            )
            (net N61
              (joined
                (portRef O (instanceRef OutputL_4_mux0000_G))
                (portRef I1 (instanceRef OutputL_4_mux0000_renamed_61))
              )
            )
            (net N62
              (joined
                (portRef O (instanceRef OutputL_3_mux0000_F))
                (portRef I0 (instanceRef OutputL_3_mux0000_renamed_62))
              )
            )
            (net N63
              (joined
                (portRef O (instanceRef OutputL_3_mux0000_G))
                (portRef I1 (instanceRef OutputL_3_mux0000_renamed_62))
              )
            )
            (net N64
              (joined
                (portRef O (instanceRef OutputL_2_mux0000_F))
                (portRef I0 (instanceRef OutputL_2_mux0000_renamed_63))
              )
            )
            (net N65
              (joined
                (portRef O (instanceRef OutputL_2_mux0000_G))
                (portRef I1 (instanceRef OutputL_2_mux0000_renamed_63))
              )
            )
            (net N66
              (joined
                (portRef O (instanceRef OutputL_1_mux0000_F))
                (portRef I0 (instanceRef OutputL_1_mux0000_renamed_64))
              )
            )
            (net N67
              (joined
                (portRef O (instanceRef OutputL_1_mux0000_G))
                (portRef I1 (instanceRef OutputL_1_mux0000_renamed_64))
              )
            )
            (net N68
              (joined
                (portRef O (instanceRef OutputL_0_mux0000_F))
                (portRef I0 (instanceRef OutputL_0_mux0000_renamed_65))
              )
            )
            (net N69
              (joined
                (portRef O (instanceRef OutputL_0_mux0000_G))
                (portRef I1 (instanceRef OutputL_0_mux0000_renamed_65))
              )
            )
            (net (rename OutputL_0_ "OutputL<0>")
              (joined
                (portRef (member OutputL 15))
                (portRef O (instanceRef OutputL_0_OBUF))
              )
            )
            (net (rename OutputL_10_ "OutputL<10>")
              (joined
                (portRef (member OutputL 5))
                (portRef O (instanceRef OutputL_10_OBUF))
              )
            )
            (net (rename OutputL_11_ "OutputL<11>")
              (joined
                (portRef (member OutputL 4))
                (portRef O (instanceRef OutputL_11_OBUF))
              )
            )
            (net (rename OutputL_12_ "OutputL<12>")
              (joined
                (portRef (member OutputL 3))
                (portRef O (instanceRef OutputL_12_OBUF))
              )
            )
            (net (rename OutputL_13_ "OutputL<13>")
              (joined
                (portRef (member OutputL 2))
                (portRef O (instanceRef OutputL_13_OBUF))
              )
            )
            (net (rename OutputL_14_ "OutputL<14>")
              (joined
                (portRef (member OutputL 1))
                (portRef O (instanceRef OutputL_14_OBUF))
              )
            )
            (net (rename OutputL_15_ "OutputL<15>")
              (joined
                (portRef (member OutputL 0))
                (portRef O (instanceRef OutputL_15_OBUF))
              )
            )
            (net (rename OutputL_1_ "OutputL<1>")
              (joined
                (portRef (member OutputL 14))
                (portRef O (instanceRef OutputL_1_OBUF))
              )
            )
            (net (rename OutputL_2_ "OutputL<2>")
              (joined
                (portRef (member OutputL 13))
                (portRef O (instanceRef OutputL_2_OBUF))
              )
            )
            (net (rename OutputL_3_ "OutputL<3>")
              (joined
                (portRef (member OutputL 12))
                (portRef O (instanceRef OutputL_3_OBUF))
              )
            )
            (net (rename OutputL_4_ "OutputL<4>")
              (joined
                (portRef (member OutputL 11))
                (portRef O (instanceRef OutputL_4_OBUF))
              )
            )
            (net (rename OutputL_5_ "OutputL<5>")
              (joined
                (portRef (member OutputL 10))
                (portRef O (instanceRef OutputL_5_OBUF))
              )
            )
            (net (rename OutputL_6_ "OutputL<6>")
              (joined
                (portRef (member OutputL 9))
                (portRef O (instanceRef OutputL_6_OBUF))
              )
            )
            (net (rename OutputL_7_ "OutputL<7>")
              (joined
                (portRef (member OutputL 8))
                (portRef O (instanceRef OutputL_7_OBUF))
              )
            )
            (net (rename OutputL_8_ "OutputL<8>")
              (joined
                (portRef (member OutputL 7))
                (portRef O (instanceRef OutputL_8_OBUF))
              )
            )
            (net (rename OutputL_9_ "OutputL<9>")
              (joined
                (portRef (member OutputL 6))
                (portRef O (instanceRef OutputL_9_OBUF))
              )
            )
            (net OutputL_0
              (joined
                (portRef Q (instanceRef OutputL_0_renamed_0))
                (portRef I (instanceRef OutputL_0_OBUF))
                (portRef S (instanceRef OutputL_0_mux0000_renamed_65))
              )
            )
            (net OutputL_0_mux0000
              (joined
                (portRef D (instanceRef OutputL_0_renamed_0))
                (portRef O (instanceRef OutputL_0_mux0000_renamed_65))
              )
            )
            (net OutputL_1
              (joined
                (portRef Q (instanceRef OutputL_1_renamed_4))
                (portRef I (instanceRef OutputL_1_OBUF))
                (portRef S (instanceRef OutputL_1_mux0000_renamed_64))
              )
            )
            (net OutputL_10
              (joined
                (portRef I (instanceRef OutputL_10_OBUF))
                (portRef Q (instanceRef OutputL_10_renamed_43))
                (portRef I (instanceRef Ram1Addr_2_OBUF))
              )
            )
            (net OutputL_11
              (joined
                (portRef I (instanceRef OutputL_11_OBUF))
                (portRef Q (instanceRef OutputL_11_renamed_42))
                (portRef I (instanceRef Ram1Addr_3_OBUF))
              )
            )
            (net OutputL_12
              (joined
                (portRef I (instanceRef OutputL_12_OBUF))
                (portRef Q (instanceRef OutputL_12_renamed_45))
                (portRef I (instanceRef Ram1Addr_4_OBUF))
              )
            )
            (net OutputL_13
              (joined
                (portRef I (instanceRef OutputL_13_OBUF))
                (portRef Q (instanceRef OutputL_13_renamed_46))
                (portRef I (instanceRef Ram1Addr_5_OBUF))
              )
            )
            (net OutputL_14
              (joined
                (portRef I (instanceRef OutputL_14_OBUF))
                (portRef Q (instanceRef OutputL_14_renamed_44))
                (portRef I (instanceRef Ram1Addr_6_OBUF))
              )
            )
            (net OutputL_15
              (joined
                (portRef I (instanceRef OutputL_15_OBUF))
                (portRef Q (instanceRef OutputL_15_renamed_47))
                (portRef I (instanceRef Ram1Addr_7_OBUF))
              )
            )
            (net OutputL_1_mux0000
              (joined
                (portRef D (instanceRef OutputL_1_renamed_4))
                (portRef O (instanceRef OutputL_1_mux0000_renamed_64))
              )
            )
            (net OutputL_2
              (joined
                (portRef Q (instanceRef OutputL_2_renamed_2))
                (portRef I (instanceRef OutputL_2_OBUF))
                (portRef S (instanceRef OutputL_2_mux0000_renamed_63))
              )
            )
            (net OutputL_2_mux0000
              (joined
                (portRef D (instanceRef OutputL_2_renamed_2))
                (portRef O (instanceRef OutputL_2_mux0000_renamed_63))
              )
            )
            (net OutputL_3
              (joined
                (portRef Q (instanceRef OutputL_3_renamed_6))
                (portRef I (instanceRef OutputL_3_OBUF))
                (portRef S (instanceRef OutputL_3_mux0000_renamed_62))
              )
            )
            (net OutputL_3_mux0000
              (joined
                (portRef D (instanceRef OutputL_3_renamed_6))
                (portRef O (instanceRef OutputL_3_mux0000_renamed_62))
              )
            )
            (net OutputL_4
              (joined
                (portRef Q (instanceRef OutputL_4_renamed_7))
                (portRef I (instanceRef OutputL_4_OBUF))
                (portRef S (instanceRef OutputL_4_mux0000_renamed_61))
              )
            )
            (net OutputL_4_mux0000
              (joined
                (portRef D (instanceRef OutputL_4_renamed_7))
                (portRef O (instanceRef OutputL_4_mux0000_renamed_61))
              )
            )
            (net OutputL_5
              (joined
                (portRef Q (instanceRef OutputL_5_renamed_5))
                (portRef I (instanceRef OutputL_5_OBUF))
                (portRef S (instanceRef OutputL_5_mux0000_renamed_60))
              )
            )
            (net OutputL_5_mux0000
              (joined
                (portRef D (instanceRef OutputL_5_renamed_5))
                (portRef O (instanceRef OutputL_5_mux0000_renamed_60))
              )
            )
            (net OutputL_6
              (joined
                (portRef Q (instanceRef OutputL_6_renamed_8))
                (portRef I (instanceRef OutputL_6_OBUF))
                (portRef S (instanceRef OutputL_6_mux0000_renamed_59))
              )
            )
            (net OutputL_6_mux0000
              (joined
                (portRef D (instanceRef OutputL_6_renamed_8))
                (portRef O (instanceRef OutputL_6_mux0000_renamed_59))
              )
            )
            (net OutputL_7
              (joined
                (portRef Q (instanceRef OutputL_7_renamed_9))
                (portRef I (instanceRef OutputL_7_OBUF))
                (portRef S (instanceRef OutputL_7_mux0000_renamed_58))
              )
            )
            (net OutputL_7_mux0000
              (joined
                (portRef D (instanceRef OutputL_7_renamed_9))
                (portRef O (instanceRef OutputL_7_mux0000_renamed_58))
              )
            )
            (net OutputL_8
              (joined
                (portRef I (instanceRef OutputL_8_OBUF))
                (portRef Q (instanceRef OutputL_8_renamed_48))
                (portRef I (instanceRef Ram1Addr_0_OBUF))
              )
            )
            (net OutputL_9
              (joined
                (portRef I (instanceRef OutputL_9_OBUF))
                (portRef Q (instanceRef OutputL_9_renamed_49))
                (portRef I (instanceRef Ram1Addr_1_OBUF))
              )
            )
            (net (rename Ram1Addr_0_ "Ram1Addr<0>")
              (joined
                (portRef (member Ram1Addr 17))
                (portRef O (instanceRef Ram1Addr_0_OBUF))
              )
            )
            (net (rename Ram1Addr_10_ "Ram1Addr<10>")
              (joined
                (portRef (member Ram1Addr 7))
                (portRef O (instanceRef Ram1Addr_10_OBUF))
              )
            )
            (net (rename Ram1Addr_11_ "Ram1Addr<11>")
              (joined
                (portRef (member Ram1Addr 6))
                (portRef O (instanceRef Ram1Addr_11_OBUF))
              )
            )
            (net (rename Ram1Addr_12_ "Ram1Addr<12>")
              (joined
                (portRef (member Ram1Addr 5))
                (portRef O (instanceRef Ram1Addr_12_OBUF))
              )
            )
            (net (rename Ram1Addr_13_ "Ram1Addr<13>")
              (joined
                (portRef (member Ram1Addr 4))
                (portRef O (instanceRef Ram1Addr_13_OBUF))
              )
            )
            (net (rename Ram1Addr_14_ "Ram1Addr<14>")
              (joined
                (portRef (member Ram1Addr 3))
                (portRef O (instanceRef Ram1Addr_14_OBUF))
              )
            )
            (net (rename Ram1Addr_15_ "Ram1Addr<15>")
              (joined
                (portRef (member Ram1Addr 2))
                (portRef O (instanceRef Ram1Addr_15_OBUF))
              )
            )
            (net (rename Ram1Addr_16_ "Ram1Addr<16>")
              (joined
                (portRef (member Ram1Addr 1))
                (portRef O (instanceRef Ram1Addr_16_OBUF))
              )
            )
            (net (rename Ram1Addr_17_ "Ram1Addr<17>")
              (joined
                (portRef (member Ram1Addr 0))
                (portRef O (instanceRef Ram1Addr_17_OBUF))
              )
            )
            (net (rename Ram1Addr_1_ "Ram1Addr<1>")
              (joined
                (portRef (member Ram1Addr 16))
                (portRef O (instanceRef Ram1Addr_1_OBUF))
              )
            )
            (net (rename Ram1Addr_2_ "Ram1Addr<2>")
              (joined
                (portRef (member Ram1Addr 15))
                (portRef O (instanceRef Ram1Addr_2_OBUF))
              )
            )
            (net (rename Ram1Addr_3_ "Ram1Addr<3>")
              (joined
                (portRef (member Ram1Addr 14))
                (portRef O (instanceRef Ram1Addr_3_OBUF))
              )
            )
            (net (rename Ram1Addr_4_ "Ram1Addr<4>")
              (joined
                (portRef (member Ram1Addr 13))
                (portRef O (instanceRef Ram1Addr_4_OBUF))
              )
            )
            (net (rename Ram1Addr_5_ "Ram1Addr<5>")
              (joined
                (portRef (member Ram1Addr 12))
                (portRef O (instanceRef Ram1Addr_5_OBUF))
              )
            )
            (net (rename Ram1Addr_6_ "Ram1Addr<6>")
              (joined
                (portRef (member Ram1Addr 11))
                (portRef O (instanceRef Ram1Addr_6_OBUF))
              )
            )
            (net (rename Ram1Addr_7_ "Ram1Addr<7>")
              (joined
                (portRef (member Ram1Addr 10))
                (portRef O (instanceRef Ram1Addr_7_OBUF))
              )
            )
            (net (rename Ram1Addr_8_ "Ram1Addr<8>")
              (joined
                (portRef (member Ram1Addr 9))
                (portRef O (instanceRef Ram1Addr_8_OBUF))
              )
            )
            (net (rename Ram1Addr_9_ "Ram1Addr<9>")
              (joined
                (portRef (member Ram1Addr 8))
                (portRef O (instanceRef Ram1Addr_9_OBUF))
              )
            )
            (net Ram1Addr_10
              (joined
                (portRef I (instanceRef Ram1Addr_10_OBUF))
                (portRef Q (instanceRef Ram1Addr_10_renamed_52))
              )
            )
            (net Ram1Addr_11
              (joined
                (portRef I (instanceRef Ram1Addr_11_OBUF))
                (portRef Q (instanceRef Ram1Addr_11_renamed_53))
              )
            )
            (net Ram1Addr_12
              (joined
                (portRef I (instanceRef Ram1Addr_12_OBUF))
                (portRef Q (instanceRef Ram1Addr_12_renamed_54))
              )
            )
            (net Ram1Addr_13
              (joined
                (portRef I (instanceRef Ram1Addr_13_OBUF))
                (portRef Q (instanceRef Ram1Addr_13_renamed_55))
              )
            )
            (net Ram1Addr_14
              (joined
                (portRef I (instanceRef Ram1Addr_14_OBUF))
                (portRef Q (instanceRef Ram1Addr_14_renamed_56))
              )
            )
            (net Ram1Addr_15
              (joined
                (portRef I (instanceRef Ram1Addr_15_OBUF))
                (portRef Q (instanceRef Ram1Addr_15_renamed_57))
              )
            )
            (net Ram1Addr_8
              (joined
                (portRef I (instanceRef Ram1Addr_8_OBUF))
                (portRef Q (instanceRef Ram1Addr_8_renamed_50))
              )
            )
            (net Ram1Addr_9
              (joined
                (portRef I (instanceRef Ram1Addr_9_OBUF))
                (portRef Q (instanceRef Ram1Addr_9_renamed_51))
              )
            )
            (net (rename Ram1Data_0_ "Ram1Data<0>")
              (joined
                (portRef (member Ram1Data 15))
                (portRef IO (instanceRef Ram1Data_0_IOBUF))
              )
            )
            (net (rename Ram1Data_10_ "Ram1Data<10>")
              (joined
                (portRef (member Ram1Data 5))
                (portRef O (instanceRef Ram1Data_10_OBUFT))
              )
            )
            (net (rename Ram1Data_11_ "Ram1Data<11>")
              (joined
                (portRef (member Ram1Data 4))
                (portRef O (instanceRef Ram1Data_11_OBUFT))
              )
            )
            (net (rename Ram1Data_12_ "Ram1Data<12>")
              (joined
                (portRef (member Ram1Data 3))
                (portRef O (instanceRef Ram1Data_12_OBUFT))
              )
            )
            (net (rename Ram1Data_13_ "Ram1Data<13>")
              (joined
                (portRef (member Ram1Data 2))
                (portRef O (instanceRef Ram1Data_13_OBUFT))
              )
            )
            (net (rename Ram1Data_14_ "Ram1Data<14>")
              (joined
                (portRef (member Ram1Data 1))
                (portRef O (instanceRef Ram1Data_14_OBUFT))
              )
            )
            (net (rename Ram1Data_15_ "Ram1Data<15>")
              (joined
                (portRef (member Ram1Data 0))
                (portRef O (instanceRef Ram1Data_15_OBUFT))
              )
            )
            (net (rename Ram1Data_1_ "Ram1Data<1>")
              (joined
                (portRef (member Ram1Data 14))
                (portRef IO (instanceRef Ram1Data_1_IOBUF))
              )
            )
            (net (rename Ram1Data_2_ "Ram1Data<2>")
              (joined
                (portRef (member Ram1Data 13))
                (portRef IO (instanceRef Ram1Data_2_IOBUF))
              )
            )
            (net (rename Ram1Data_3_ "Ram1Data<3>")
              (joined
                (portRef (member Ram1Data 12))
                (portRef IO (instanceRef Ram1Data_3_IOBUF))
              )
            )
            (net (rename Ram1Data_4_ "Ram1Data<4>")
              (joined
                (portRef (member Ram1Data 11))
                (portRef IO (instanceRef Ram1Data_4_IOBUF))
              )
            )
            (net (rename Ram1Data_5_ "Ram1Data<5>")
              (joined
                (portRef (member Ram1Data 10))
                (portRef IO (instanceRef Ram1Data_5_IOBUF))
              )
            )
            (net (rename Ram1Data_6_ "Ram1Data<6>")
              (joined
                (portRef (member Ram1Data 9))
                (portRef IO (instanceRef Ram1Data_6_IOBUF))
              )
            )
            (net (rename Ram1Data_7_ "Ram1Data<7>")
              (joined
                (portRef (member Ram1Data 8))
                (portRef IO (instanceRef Ram1Data_7_IOBUF))
              )
            )
            (net (rename Ram1Data_8_ "Ram1Data<8>")
              (joined
                (portRef (member Ram1Data 7))
                (portRef O (instanceRef Ram1Data_8_OBUFT))
              )
            )
            (net (rename Ram1Data_9_ "Ram1Data<9>")
              (joined
                (portRef (member Ram1Data 6))
                (portRef O (instanceRef Ram1Data_9_OBUFT))
              )
            )
            (net Ram1EN
              (joined
                (portRef Ram1EN)
                (portRef O (instanceRef Ram1EN_OBUF_renamed_39))
              )
            )
            (net Ram1EN_OBUF
              (joined
                (portRef Q (instanceRef Ram1EN_renamed_10))
                (portRef I2 (instanceRef Ram1EN_mux0000_renamed_20))
                (portRef I (instanceRef Ram1EN_OBUF_renamed_39))
              )
            )
            (net Ram1EN_mux0000
              (joined
                (portRef D (instanceRef Ram1EN_renamed_10))
                (portRef O (instanceRef Ram1EN_mux0000_renamed_20))
              )
            )
            (net Ram1OE
              (joined
                (portRef Ram1OE)
                (portRef O (instanceRef Ram1OE_OBUF_renamed_40))
              )
            )
            (net Ram1OE_OBUF
              (joined
                (portRef Q (instanceRef Ram1OE_renamed_1))
                (portRef I (instanceRef Ram1OE_OBUF_renamed_40))
                (portRef I0 (instanceRef Ram1OE_mux0000_renamed_19))
              )
            )
            (net Ram1OE_mux0000
              (joined
                (portRef D (instanceRef Ram1OE_renamed_1))
                (portRef O (instanceRef Ram1OE_mux0000_renamed_19))
              )
            )
            (net Ram1WE
              (joined
                (portRef Ram1WE)
                (portRef O (instanceRef Ram1WE_OBUF_renamed_38))
              )
            )
            (net Ram1WE_OBUF
              (joined
                (portRef Q (instanceRef Ram1WE_renamed_3))
                (portRef I1 (instanceRef Ram1WE_mux00001))
                (portRef I (instanceRef Ram1WE_OBUF_renamed_38))
              )
            )
            (net Ram1WE_mux0000
              (joined
                (portRef D (instanceRef Ram1WE_renamed_3))
                (portRef O (instanceRef Ram1WE_mux00001))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_66))
              )
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef OutputL_0_renamed_0))
                (portRef C (instanceRef Ram1OE_renamed_1))
                (portRef C (instanceRef OutputL_2_renamed_2))
                (portRef C (instanceRef Ram1WE_renamed_3))
                (portRef C (instanceRef OutputL_1_renamed_4))
                (portRef C (instanceRef OutputL_5_renamed_5))
                (portRef C (instanceRef OutputL_3_renamed_6))
                (portRef C (instanceRef OutputL_4_renamed_7))
                (portRef C (instanceRef OutputL_6_renamed_8))
                (portRef C (instanceRef OutputL_7_renamed_9))
                (portRef C (instanceRef Ram1EN_renamed_10))
                (portRef C (instanceRef Mtridata__mux0000_0))
                (portRef C (instanceRef Mtridata__mux0000_1))
                (portRef C (instanceRef Mtridata__mux0000_2))
                (portRef C (instanceRef Mtridata__mux0000_3))
                (portRef C (instanceRef Mtridata__mux0000_4))
                (portRef C (instanceRef Mtridata__mux0000_5))
                (portRef C (instanceRef Mtridata__mux0000_6))
                (portRef C (instanceRef Mtridata__mux0000_7))
                (portRef C (instanceRef Mtridata__mux0000_8))
                (portRef C (instanceRef Mtridata__mux0000_9))
                (portRef C (instanceRef Mtridata__mux0000_10))
                (portRef C (instanceRef Mtridata__mux0000_11))
                (portRef C (instanceRef Mtridata__mux0000_12))
                (portRef C (instanceRef Mtridata__mux0000_13))
                (portRef C (instanceRef Mtridata__mux0000_14))
                (portRef C (instanceRef Mtridata__mux0000_15))
                (portRef C (instanceRef state2_FSM_FFd6_renamed_11))
                (portRef C (instanceRef state2_FSM_FFd7_renamed_12))
                (portRef C (instanceRef state2_FSM_FFd8_renamed_13))
                (portRef C (instanceRef state2_FSM_FFd2_renamed_14))
                (portRef C (instanceRef state2_FSM_FFd5_renamed_15))
                (portRef C (instanceRef state2_FSM_FFd1_renamed_16))
                (portRef C (instanceRef state2_FSM_FFd4_renamed_17))
                (portRef C (instanceRef state2_FSM_FFd3_renamed_18))
                (portRef C (instanceRef OutputL_11_renamed_42))
                (portRef C (instanceRef OutputL_10_renamed_43))
                (portRef C (instanceRef OutputL_14_renamed_44))
                (portRef C (instanceRef OutputL_12_renamed_45))
                (portRef C (instanceRef OutputL_13_renamed_46))
                (portRef C (instanceRef OutputL_15_renamed_47))
                (portRef C (instanceRef OutputL_8_renamed_48))
                (portRef C (instanceRef OutputL_9_renamed_49))
                (portRef C (instanceRef Ram1Addr_8_renamed_50))
                (portRef C (instanceRef Ram1Addr_9_renamed_51))
                (portRef C (instanceRef Ram1Addr_10_renamed_52))
                (portRef C (instanceRef Ram1Addr_11_renamed_53))
                (portRef C (instanceRef Ram1Addr_12_renamed_54))
                (portRef C (instanceRef Ram1Addr_13_renamed_55))
                (portRef C (instanceRef Ram1Addr_14_renamed_56))
                (portRef C (instanceRef Ram1Addr_15_renamed_57))
                (portRef O (instanceRef clk_BUFGP_renamed_66))
              )
            )
            (net rst
              (joined
                (portRef rst)
                (portRef I (instanceRef rst_IBUF_renamed_21))
              )
            )
            (net rst_IBUF
              (joined
                (portRef O (instanceRef rst_IBUF_renamed_21))
                (portRef I (instanceRef rst_inv1_INV_0))
              )
            )
            (net rst_inv
              (joined
                (portRef PRE (instanceRef Ram1WE_renamed_3))
                (portRef CLR (instanceRef OutputL_2_renamed_2))
                (portRef PRE (instanceRef Ram1OE_renamed_1))
                (portRef CLR (instanceRef OutputL_0_renamed_0))
                (portRef PRE (instanceRef Ram1EN_renamed_10))
                (portRef CLR (instanceRef OutputL_7_renamed_9))
                (portRef CLR (instanceRef OutputL_6_renamed_8))
                (portRef CLR (instanceRef OutputL_4_renamed_7))
                (portRef CLR (instanceRef OutputL_3_renamed_6))
                (portRef CLR (instanceRef OutputL_5_renamed_5))
                (portRef CLR (instanceRef OutputL_1_renamed_4))
                (portRef CLR (instanceRef state2_FSM_FFd6_renamed_11))
                (portRef CLR (instanceRef state2_FSM_FFd3_renamed_18))
                (portRef CLR (instanceRef state2_FSM_FFd4_renamed_17))
                (portRef CLR (instanceRef state2_FSM_FFd1_renamed_16))
                (portRef CLR (instanceRef state2_FSM_FFd5_renamed_15))
                (portRef CLR (instanceRef state2_FSM_FFd2_renamed_14))
                (portRef PRE (instanceRef state2_FSM_FFd8_renamed_13))
                (portRef CLR (instanceRef state2_FSM_FFd7_renamed_12))
                (portRef T (instanceRef Ram1Data_8_OBUFT))
                (portRef T (instanceRef Ram1Data_9_OBUFT))
                (portRef T (instanceRef Ram1Data_10_OBUFT))
                (portRef T (instanceRef Ram1Data_11_OBUFT))
                (portRef T (instanceRef Ram1Data_12_OBUFT))
                (portRef T (instanceRef Ram1Data_13_OBUFT))
                (portRef T (instanceRef Ram1Data_14_OBUFT))
                (portRef T (instanceRef Ram1Data_15_OBUFT))
                (portRef CLR (instanceRef OutputL_11_renamed_42))
                (portRef CLR (instanceRef OutputL_10_renamed_43))
                (portRef CLR (instanceRef OutputL_14_renamed_44))
                (portRef CLR (instanceRef OutputL_12_renamed_45))
                (portRef CLR (instanceRef OutputL_13_renamed_46))
                (portRef CLR (instanceRef OutputL_15_renamed_47))
                (portRef CLR (instanceRef OutputL_8_renamed_48))
                (portRef CLR (instanceRef OutputL_9_renamed_49))
                (portRef CLR (instanceRef Ram1Addr_8_renamed_50))
                (portRef CLR (instanceRef Ram1Addr_9_renamed_51))
                (portRef CLR (instanceRef Ram1Addr_10_renamed_52))
                (portRef CLR (instanceRef Ram1Addr_11_renamed_53))
                (portRef CLR (instanceRef Ram1Addr_12_renamed_54))
                (portRef CLR (instanceRef Ram1Addr_13_renamed_55))
                (portRef CLR (instanceRef Ram1Addr_14_renamed_56))
                (portRef CLR (instanceRef Ram1Addr_15_renamed_57))
                (portRef O (instanceRef rst_inv1_INV_0))
                (portRef T (instanceRef Ram1Data_0_IOBUF))
                (portRef T (instanceRef Ram1Data_1_IOBUF))
                (portRef T (instanceRef Ram1Data_2_IOBUF))
                (portRef T (instanceRef Ram1Data_3_IOBUF))
                (portRef T (instanceRef Ram1Data_4_IOBUF))
                (portRef T (instanceRef Ram1Data_5_IOBUF))
                (portRef T (instanceRef Ram1Data_6_IOBUF))
                (portRef T (instanceRef Ram1Data_7_IOBUF))
              )
            )
            (net state2_FSM_FFd1
              (joined
                (portRef Q (instanceRef state2_FSM_FFd1_renamed_16))
                (portRef I0 (instanceRef state2_FSM_FFd8_In1))
              )
            )
            (net state2_FSM_FFd2
              (joined
                (portRef Q (instanceRef state2_FSM_FFd2_renamed_14))
                (portRef D (instanceRef state2_FSM_FFd1_renamed_16))
                (portRef I3 (instanceRef OutputL_7_mux0000_F))
                (portRef I2 (instanceRef OutputL_7_mux0000_G))
                (portRef I3 (instanceRef OutputL_6_mux0000_F))
                (portRef I2 (instanceRef OutputL_6_mux0000_G))
                (portRef I3 (instanceRef OutputL_5_mux0000_F))
                (portRef I2 (instanceRef OutputL_5_mux0000_G))
                (portRef I3 (instanceRef OutputL_4_mux0000_F))
                (portRef I2 (instanceRef OutputL_4_mux0000_G))
                (portRef I3 (instanceRef OutputL_3_mux0000_F))
                (portRef I2 (instanceRef OutputL_3_mux0000_G))
                (portRef I3 (instanceRef OutputL_2_mux0000_F))
                (portRef I2 (instanceRef OutputL_2_mux0000_G))
                (portRef I3 (instanceRef OutputL_1_mux0000_F))
                (portRef I2 (instanceRef OutputL_1_mux0000_G))
                (portRef I3 (instanceRef OutputL_0_mux0000_F))
                (portRef I2 (instanceRef OutputL_0_mux0000_G))
              )
            )
            (net state2_FSM_FFd3
              (joined
                (portRef Q (instanceRef state2_FSM_FFd3_renamed_18))
                (portRef I0 (instanceRef Ram1WE_mux00001))
                (portRef I1 (instanceRef state2_FSM_FFd8_In1))
              )
            )
            (net state2_FSM_FFd4
              (joined
                (portRef Q (instanceRef state2_FSM_FFd4_renamed_17))
                (portRef D (instanceRef state2_FSM_FFd3_renamed_18))
                (portRef I2 (instanceRef Ram1WE_mux00001))
              )
            )
            (net state2_FSM_FFd5
              (joined
                (portRef Q (instanceRef state2_FSM_FFd5_renamed_15))
                (portRef D (instanceRef state2_FSM_FFd4_renamed_17))
                (portRef I0 (instanceRef OutputL_10_mux000011))
              )
            )
            (net state2_FSM_FFd6
              (joined
                (portRef CE (instanceRef Mtridata__mux0000_0))
                (portRef CE (instanceRef Mtridata__mux0000_1))
                (portRef CE (instanceRef Mtridata__mux0000_2))
                (portRef CE (instanceRef Mtridata__mux0000_3))
                (portRef CE (instanceRef Mtridata__mux0000_4))
                (portRef CE (instanceRef Mtridata__mux0000_5))
                (portRef CE (instanceRef Mtridata__mux0000_6))
                (portRef CE (instanceRef Mtridata__mux0000_7))
                (portRef CE (instanceRef Mtridata__mux0000_8))
                (portRef CE (instanceRef Mtridata__mux0000_9))
                (portRef CE (instanceRef Mtridata__mux0000_10))
                (portRef CE (instanceRef Mtridata__mux0000_11))
                (portRef CE (instanceRef Mtridata__mux0000_12))
                (portRef CE (instanceRef Mtridata__mux0000_13))
                (portRef CE (instanceRef Mtridata__mux0000_14))
                (portRef CE (instanceRef Mtridata__mux0000_15))
                (portRef Q (instanceRef state2_FSM_FFd6_renamed_11))
                (portRef D (instanceRef state2_FSM_FFd5_renamed_15))
                (portRef I3 (instanceRef Ram1WE_mux00001))
                (portRef I1 (instanceRef Ram1EN_mux0000_renamed_20))
                (portRef I1 (instanceRef OutputL_7_mux0000_F))
                (portRef I0 (instanceRef OutputL_7_mux0000_G))
                (portRef I1 (instanceRef OutputL_6_mux0000_F))
                (portRef I0 (instanceRef OutputL_6_mux0000_G))
                (portRef I1 (instanceRef OutputL_5_mux0000_F))
                (portRef I0 (instanceRef OutputL_5_mux0000_G))
                (portRef I1 (instanceRef OutputL_4_mux0000_F))
                (portRef I0 (instanceRef OutputL_4_mux0000_G))
                (portRef I1 (instanceRef OutputL_3_mux0000_F))
                (portRef I0 (instanceRef OutputL_3_mux0000_G))
                (portRef I1 (instanceRef OutputL_2_mux0000_F))
                (portRef I0 (instanceRef OutputL_2_mux0000_G))
                (portRef I1 (instanceRef OutputL_1_mux0000_F))
                (portRef I0 (instanceRef OutputL_1_mux0000_G))
                (portRef I1 (instanceRef OutputL_0_mux0000_F))
                (portRef I0 (instanceRef OutputL_0_mux0000_G))
                (portRef I2 (instanceRef Ram1OE_mux0000_renamed_19))
              )
            )
            (net (rename state2_FSM_FFd6_In "state2_FSM_FFd6-In")
              (joined
                (portRef D (instanceRef state2_FSM_FFd6_renamed_11))
                (portRef O (instanceRef state2_FSM_FFd6_In1))
              )
            )
            (net state2_FSM_FFd7
              (joined
                (portRef Q (instanceRef state2_FSM_FFd7_renamed_12))
                (portRef D (instanceRef state2_FSM_FFd2_renamed_14))
                (portRef I0 (instanceRef Ram1EN_mux0000_renamed_20))
                (portRef I1 (instanceRef OutputL_10_mux000011))
                (portRef I1 (instanceRef Ram1OE_mux0000_renamed_19))
              )
            )
            (net (rename state2_FSM_FFd7_In "state2_FSM_FFd7-In")
              (joined
                (portRef D (instanceRef state2_FSM_FFd7_renamed_12))
                (portRef O (instanceRef state2_FSM_FFd7_In1))
              )
            )
            (net state2_FSM_FFd8
              (joined
                (portRef Q (instanceRef state2_FSM_FFd8_renamed_13))
                (portRef I1 (instanceRef state2_FSM_FFd7_In1))
                (portRef I1 (instanceRef state2_FSM_FFd6_In1))
              )
            )
            (net (rename state2_FSM_FFd8_In "state2_FSM_FFd8-In")
              (joined
                (portRef D (instanceRef state2_FSM_FFd8_renamed_13))
                (portRef O (instanceRef state2_FSM_FFd8_In1))
                (portRef I3 (instanceRef Ram1EN_mux0000_renamed_20))
                (portRef I3 (instanceRef Ram1OE_mux0000_renamed_19))
              )
            )
          )
      )
    )
  )

  (design ram
    (cellRef ram
      (libraryRef ram_lib)
    )
    (property PART (string "xc3s1200e-4-fg320") (owner "Xilinx"))
  )
)

