// Seed: 73165465
module module_0;
  assign id_1 = id_1;
endmodule
module module_1;
  reg id_1;
  module_0();
  initial begin
    id_1 <= 1;
    $display;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 id_5;
  module_0();
  assign id_5 = 1'h0;
endmodule
module module_3 (
    input  tri1  id_0,
    output logic id_1
    , id_4,
    inout  logic id_2
);
  module_0();
  wire id_5;
  always @(*) begin
    id_2 <= 1;
    id_1 <= 1'b0;
    id_1 <= 1;
    assert (1);
  end
endmodule
