# Verilog Language Constructs

<h2>Numbers:</h2>
<h3>Integers:</h3>
<p>
Decimal => 839290 | 'd8093284 | 4'd9090<br>
Hexidecimal => 'h9A9f80 | 5'H89fff<br>
Octal => 'O46373 | 3'O217<br>
Binary => 'b101010 2'B10
</p>

<h3>Real Numbers:</h3>
<p>
Real => 243.342 | 353343.E29 | 3e-8<br>
</p>

<h2>Operators:</h2>
<p>
Relational Operators: <= >= === !== != == > < <br>
Bitwise Operators: ^ | & ~ ~^ ^~ ~& ~| <br>
Multiplicative Operators: * / <br>
Addition Operators: + - <br>
Boolean Operators: && ! || <br>
Assignment Operator: = <=(non blocking)
</p>

<h3>Strings:</h3>
<p>"this is a string"<br></p>

<h3>Comments:</h3>
<p>
Multiline: /* stuff in here */ <br>
Singleline: //stuff here until end of line  <br>
</p>
<h3>Key Words:</h3>
<ul>
	<li>"initial"</li>
	<li>"allways"</li>
	<li>"begin"</li>
	<li>"end"</li>
	<li>"module"</li>
	<li>"endmodule"</li>
	<li>"task"</li>
	<li>"endtask"</li>
	<li>"function"</li>
	<li>"endfunction"</li>
	<li>"assign"</li>
	<li>"posedge"</li>
	<li>"negedge"</li>
	<li>"or"</li>
	<li>"if"</li>
	<li>"else"</li>
	<li>"while"</li>
	<li>"forever"</li>
	<li>"repeat"</li>
	<li>"for"</li>
	<li>"integer"</li>
	<li>"real"</li>
	<li>"reg"</li>
</ul>

