___lwdiv@dividend 76 0 COMMON 1
___lwdiv@counter 7B 0 COMMON 1
__S0 171 0 ABS 0
__S1 7E 0 ABS 0
__S2 0 0 ABS 0
__S3 0 0 ABS 0
_GIE 5F 0 ABS 0
__Hintentry 13 0 CODE 0
__Lintentry 4 0 CODE 0
__pintentry 4 0 CODE 0
Touch_SW@CapRead 78 0 COMMON 1
_TMR0_DefaultInterruptHandler 170 0 CODE 0
_TMR0 15 0 ABS 0
_TMR1 16 0 ABS 0
_LATA 10C 0 ABS 0
_PEIE 5E 0 ABS 0
_LATB 10D 0 ABS 0
_WPUA 20C 0 ABS 0
_WPUB 20D 0 ABS 0
__end_of_PIN_MANAGER_Initialize 113 0 CODE 0
_main 1E 0 CODE 0
_Norm 20 0 BANK0 1
___sp 0 0 STACK 2
btemp 7E 0 ABS 0
start 13 0 CODE 0
__size_of_TMR0_Interrupt 0 0 ABS 0
_LATB0 868 0 ABS 0
_TRISA 8C 0 ABS 0
_TRISB 8D 0 ABS 0
reset_vec 0 0 CODE 0
_T1CON 18 0 ABS 0
wtemp0 7E 0 ABS 0
_CPSON F7 0 ABS 0
__Hconfig 8009 0 CONFIG 4
__Lconfig 0 0 CONFIG 4
main@i 26 0 BANK0 1
__Hbigram 0 0 ABS 0
__Lbigram 0 0 ABS 0
__end_of_TMR0_SetInterruptHandler 16C 0 CODE 0
__Hram 0 0 ABS 0
__Lram 0 0 ABS 0
int$flags 7E 0 ABS 0
__Hfunctab 0 0 ENTRY 0
__Lfunctab 0 0 ENTRY 0
__end_of_WDT_Initialize 170 0 CODE 0
_INTERRUPT_InterruptManager 4 0 CODE 0
_OPTION_REG 95 0 ABS 0
__Hcommon 0 0 ABS 0
__Lcommon 0 0 ABS 0
__Heeprom_data 0 0 EEDATA 3
__Leeprom_data 0 0 EEDATA 3
___int_sp 0 0 STACK 2
_delay_ms 13F 0 CODE 0
_ANSELA 18C 0 ABS 0
_ANSELB 18D 0 ABS 0
?___lwdiv 74 0 COMMON 1
_OSCCON 99 0 ABS 0
__Habs1 0 0 ABS 0
__Labs1 0 0 ABS 0
_BORCON 116 0 ABS 0
_WDTCON 97 0 ABS 0
__Hsfr0 0 0 ABS 0
__Lsfr0 0 0 ABS 0
__Hsfr1 0 0 ABS 0
__Lsfr1 0 0 ABS 0
__Hsfr2 0 0 ABS 0
__Lsfr2 0 0 ABS 0
__Hsfr3 0 0 ABS 0
__Lsfr3 0 0 ABS 0
__Hsfr4 0 0 ABS 0
__Lsfr4 0 0 ABS 0
__Hsfr5 0 0 ABS 0
__Lsfr5 0 0 ABS 0
__Hsfr6 0 0 ABS 0
__Lsfr6 0 0 ABS 0
__Hsfr7 0 0 ABS 0
__Lsfr7 0 0 ABS 0
__Hsfr8 0 0 ABS 0
__Lsfr8 0 0 ABS 0
__Hsfr9 0 0 ABS 0
__Lsfr9 0 0 ABS 0
___stackhi 216F 0 ABS 0
_Get_Value 113 0 CODE 0
__Hcode 0 0 ABS 0
__Lcode 0 0 ABS 0
__HcstackBANK0 0 0 ABS 0
__LcstackBANK0 0 0 ABS 0
__pcstackBANK0 26 0 BANK0 1
__Hinit 13 0 CODE 0
__Linit 13 0 CODE 0
__end_of_main 6C 0 CODE 0
__Htext 0 0 ABS 0
__Ltext 0 0 ABS 0
end_of_initialization 1A 0 CODE 0
__HnvBANK0 0 0 ABS 0
__LnvBANK0 0 0 ABS 0
___stacklo 2008 0 ABS 0
_APFCON0 11D 0 ABS 0
__pnvBANK0 24 0 BANK0 1
__size_of_TMR0_SetInterruptHandler 0 0 ABS 0
_CPSCON0 1E 0 ABS 0
_APFCON1 11E 0 ABS 0
__Hsfr10 0 0 ABS 0
__Lsfr10 0 0 ABS 0
_CPSCON1 1F 0 ABS 0
__Hsfr20 0 0 ABS 0
__Lsfr20 0 0 ABS 0
__Hsfr30 0 0 ABS 0
__Hsfr11 0 0 ABS 0
__Lsfr30 0 0 ABS 0
__Lsfr11 0 0 ABS 0
__Hsfr21 0 0 ABS 0
__Lsfr21 0 0 ABS 0
__Hsfr31 0 0 ABS 0
__Hsfr12 0 0 ABS 0
__Lsfr31 0 0 ABS 0
__Lsfr12 0 0 ABS 0
__Hsfr22 0 0 ABS 0
__Lsfr22 0 0 ABS 0
__Hsfr13 0 0 ABS 0
__Lsfr13 0 0 ABS 0
__Hsfr23 0 0 ABS 0
__Lsfr23 0 0 ABS 0
__Hsfr14 0 0 ABS 0
__Lsfr14 0 0 ABS 0
__Hsfr24 0 0 ABS 0
__Lsfr24 0 0 ABS 0
__Hsfr15 0 0 ABS 0
__Lsfr15 0 0 ABS 0
__Hsfr25 0 0 ABS 0
__Lsfr25 0 0 ABS 0
delay_ms@cnt 70 0 COMMON 1
__Hsfr16 0 0 ABS 0
__Lsfr16 0 0 ABS 0
__Hsfr26 0 0 ABS 0
__Lsfr26 0 0 ABS 0
__Hsfr17 0 0 ABS 0
__Lsfr17 0 0 ABS 0
__Hsfr27 0 0 ABS 0
__Lsfr27 0 0 ABS 0
__Hsfr18 0 0 ABS 0
__Lsfr18 0 0 ABS 0
__Hsfr28 0 0 ABS 0
__Lsfr28 0 0 ABS 0
__Hsfr19 0 0 ABS 0
__Lsfr19 0 0 ABS 0
__Hsfr29 0 0 ABS 0
__Lsfr29 0 0 ABS 0
__HnvCOMMON 0 0 ABS 0
__LnvCOMMON 0 0 ABS 0
__pnvCOMMON 7D 0 COMMON 1
__Hstrings 0 0 ABS 0
__Lstrings 0 0 ABS 0
_SYSTEM_Initialize 125 0 CODE 0
_OSCTUNE 98 0 ABS 0
__Hbank0 0 0 ABS 0
__Lbank0 0 0 ABS 0
__Hbank1 0 0 ABS 0
__Lbank1 0 0 ABS 0
__Hbank2 0 0 ABS 0
__Lbank2 0 0 ABS 0
_TMR0_SetInterruptHandler 166 0 CODE 0
__Hbank3 0 0 ABS 0
__Lbank3 0 0 ABS 0
___latbits 1 0 ABS 0
__Hbank4 0 0 ABS 0
__Lbank4 0 0 ABS 0
__Hbank5 0 0 BANK5 1
__Lbank5 0 0 BANK5 1
__Hpowerup 0 0 CODE 0
__Lpowerup 0 0 CODE 0
__Hbank6 0 0 BANK6 1
__Lbank6 0 0 BANK6 1
__Hbank7 0 0 BANK7 1
__Lbank7 0 0 BANK7 1
__Hbank8 0 0 BANK8 1
__Lbank8 0 0 BANK8 1
__Hbank9 0 0 BANK9 1
__Lbank9 0 0 BANK9 1
__ptext1 AB 0 CODE 0
__ptext2 6C 0 CODE 0
__ptext3 113 0 CODE 0
__ptext4 13F 0 CODE 0
__ptext5 125 0 CODE 0
__ptext6 16C 0 CODE 0
__ptext7 E7 0 CODE 0
__ptext8 166 0 CODE 0
__ptext9 FD 0 CODE 0
__Hclrtext 0 0 ABS 0
__Lclrtext 0 0 ABS 0
_TMR0_InterruptHandler 24 0 BANK0 1
__size_of_TMR0_ISR 0 0 ABS 0
__end_of_TMR0_DefaultInterruptHandler 171 0 CODE 0
__end_of__initialization 1A 0 CODE 0
__end_of___lwdiv E7 0 CODE 0
?_Get_Value 72 0 COMMON 1
__end_of_TMR0_CallBack 13F 0 CODE 0
__size_of_TMR0_DefaultInterruptHandler 0 0 ABS 0
_TMR0_Initialize E7 0 CODE 0
__Hstack 0 0 STACK 2
__Lstack 0 0 STACK 2
__Hspace_0 171 0 ABS 0
__Lspace_0 0 0 ABS 0
__end_of_Touch_SW AB 0 CODE 0
__Hspace_1 7E 0 ABS 0
__Lspace_1 0 0 ABS 0
__Hspace_2 0 0 ABS 0
__Lspace_2 0 0 ABS 0
__size_of_delay_ms 0 0 ABS 0
__Hcinit 1E 0 CODE 0
__Lcinit 15 0 CODE 0
__Hspace_3 0 0 ABS 0
___lwdiv AB 0 CODE 0
__Lspace_3 0 0 ABS 0
__size_of_main 0 0 ABS 0
__end_of_INTERRUPT_InterruptManager 13 0 CODE 0
__size_of_TMR0_CallBack 0 0 ABS 0
__Hspace_4 10010 0 ABS 0
__Lspace_4 0 0 ABS 0
__size_of_TMR0_Initialize 0 0 ABS 0
_PIN_MANAGER_Initialize FD 0 CODE 0
__end_of_Get_Value 125 0 CODE 0
__size_of_SYSTEM_Initialize 0 0 ABS 0
__size_of_Get_Value 0 0 ABS 0
__size_of___lwdiv 0 0 ABS 0
__HbssBANK0 0 0 ABS 0
__LbssBANK0 0 0 ABS 0
__Hbank10 0 0 BANK10 1
__pbssBANK0 20 0 BANK0 1
__Lbank10 0 0 BANK10 1
__Hbank20 0 0 BANK20 1
__Lbank20 0 0 BANK20 1
__Hbank30 0 0 BANK30 1
__Hbank11 0 0 BANK11 1
__Lbank30 0 0 BANK30 1
__Lbank11 0 0 BANK11 1
__Hbank21 0 0 BANK21 1
__Lbank21 0 0 BANK21 1
__end_of_OSCILLATOR_Initialize 166 0 CODE 0
__Hbank31 0 0 BANK31 1
__Hbank12 0 0 BANK12 1
__Lbank31 0 0 BANK31 1
__Lbank12 0 0 BANK12 1
__end_of_SYSTEM_Initialize 132 0 CODE 0
__Hbank22 0 0 BANK22 1
__Lbank22 0 0 BANK22 1
__Hbank13 0 0 BANK13 1
__Lbank13 0 0 BANK13 1
__Hbank23 0 0 BANK23 1
__Lbank23 0 0 BANK23 1
__Hbank14 0 0 BANK14 1
__Lbank14 0 0 BANK14 1
__Hbank24 0 0 BANK24 1
__Lbank24 0 0 BANK24 1
__ptext10 15F 0 CODE 0
__Hbank15 0 0 BANK15 1
__Lbank15 0 0 BANK15 1
__Hbank25 0 0 BANK25 1
__Lbank25 0 0 BANK25 1
__Hbank16 0 0 BANK16 1
__Lbank16 0 0 BANK16 1
__Hbank26 0 0 BANK26 1
__Lbank26 0 0 BANK26 1
_TMR0_CallBack 132 0 CODE 0
__ptext12 157 0 CODE 0
__Hbank17 0 0 BANK17 1
__Lbank17 0 0 BANK17 1
__Hbank27 0 0 BANK27 1
__Lbank27 0 0 BANK27 1
__ptext13 132 0 CODE 0
__Hbank18 0 0 BANK18 1
__end_of_TMR0_Interrupt 157 0 CODE 0
__Lbank18 0 0 BANK18 1
__Hbank28 0 0 BANK28 1
__Lbank28 0 0 BANK28 1
__ptext14 170 0 CODE 0
__Hbank19 0 0 BANK19 1
__Lbank19 0 0 BANK19 1
__Hbank29 0 0 BANK29 1
__Lbank29 0 0 BANK29 1
__ptext15 14B 0 CODE 0
_timer0ReloadVal 7D 0 COMMON 1
_INTCONbits B 0 ABS 0
__Hend_init 15 0 CODE 0
__Lend_init 13 0 CODE 0
___lwdiv@divisor 74 0 COMMON 1
_WDT_Initialize 16C 0 CODE 0
__end_of_delay_ms 14B 0 CODE 0
_OSCILLATOR_Initialize 15F 0 CODE 0
_TMR0_Interrupt 14B 0 CODE 0
__size_of_INTERRUPT_InterruptManager 0 0 ABS 0
__Hreset_vec 2 0 CODE 0
__Lreset_vec 0 0 CODE 0
__size_of_PIN_MANAGER_Initialize 0 0 ABS 0
intlevel0 0 0 ENTRY 0
__end_of_TMR0_ISR 15F 0 CODE 0
intlevel1 0 0 ENTRY 0
_delayCount 22 0 BANK0 1
intlevel2 0 0 ENTRY 0
intlevel3 0 0 ENTRY 0
intlevel4 0 0 ENTRY 0
intlevel5 0 0 ENTRY 0
__size_of_WDT_Initialize 0 0 ABS 0
_TMR0_ISR 157 0 CODE 0
__HcstackCOMMON 0 0 ABS 0
__LcstackCOMMON 0 0 ABS 0
__pcstackCOMMON 70 0 COMMON 1
start_initialization 15 0 CODE 0
___lwdiv@quotient 79 0 COMMON 1
TMR0_SetInterruptHandler@InterruptHandler 70 0 COMMON 1
__Hmaintext 0 0 ABS 0
__Lmaintext 0 0 ABS 0
__pmaintext 1E 0 CODE 0
__size_of_OSCILLATOR_Initialize 0 0 ABS 0
_OPTION_REGbits 95 0 ABS 0
__size_of_Touch_SW 0 0 ABS 0
__initialization 15 0 CODE 0
Touch_SW@i 76 0 COMMON 1
_Touch_SW 6C 0 CODE 0
__end_of_TMR0_Initialize FD 0 CODE 0
%segments
reset_vec 0 3 CODE 0 0
intentry 8 2E1 CODE 8 0
cstackCOMMON 70 7D COMMON 70 1
bssBANK0 20 27 BANK0 20 1
%locals
dist/default/production\touch_test.X.production.o
C:\Users\user\AppData\Local\Temp\s4n0.s
2103 15 0 CODE 0
2106 15 0 CODE 0
2121 15 0 CODE 0
2122 16 0 CODE 0
2123 17 0 CODE 0
2124 18 0 CODE 0
2125 19 0 CODE 0
2131 1A 0 CODE 0
2133 1A 0 CODE 0
2134 1B 0 CODE 0
2135 1C 0 CODE 0
main.c
146 1E 0 CODE 0
151 1E 0 CODE 0
153 21 0 CODE 0
156 28 0 CODE 0
157 2B 0 CODE 0
160 2C 0 CODE 0
161 2E 0 CODE 0
164 30 0 CODE 0
165 31 0 CODE 0
170 32 0 CODE 0
172 34 0 CODE 0
173 37 0 CODE 0
174 39 0 CODE 0
175 4C 0 CODE 0
177 5D 0 CODE 0
182 5F 0 CODE 0
183 67 0 CODE 0
184 69 0 CODE 0
C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\lwdiv.c
5 AB 0 CODE 0
13 AB 0 CODE 0
14 AD 0 CODE 0
15 B3 0 CODE 0
16 B5 0 CODE 0
17 B6 0 CODE 0
18 BB 0 CODE 0
16 BF 0 CODE 0
21 C3 0 CODE 0
22 C8 0 CODE 0
23 D2 0 CODE 0
24 D6 0 CODE 0
26 D7 0 CODE 0
27 DC 0 CODE 0
29 E2 0 CODE 0
30 E6 0 CODE 0
main.c
121 6C 0 CODE 0
124 6C 0 CODE 0
126 6E 0 CODE 0
127 70 0 CODE 0
128 7D 0 CODE 0
131 8A 0 CODE 0
132 9B 0 CODE 0
134 9D 0 CODE 0
135 A9 0 CODE 0
137 AA 0 CODE 0
101 113 0 CODE 0
103 113 0 CODE 0
104 116 0 CODE 0
107 117 0 CODE 0
110 11E 0 CODE 0
111 120 0 CODE 0
112 124 0 CODE 0
76 13F 0 CODE 0
78 13F 0 CODE 0
80 144 0 CODE 0
81 14A 0 CODE 0
mcc_generated_files/mcc.c
50 125 0 CODE 0
53 125 0 CODE 0
54 128 0 CODE 0
55 12B 0 CODE 0
56 12E 0 CODE 0
57 131 0 CODE 0
69 16C 0 CODE 0
72 16C 0 CODE 0
73 16F 0 CODE 0
mcc_generated_files/tmr0.c
64 E7 0 CODE 0
69 E7 0 CODE 0
72 EC 0 CODE 0
75 EF 0 CODE 0
78 F3 0 CODE 0
81 F4 0 CODE 0
84 F5 0 CODE 0
85 FC 0 CODE 0
133 166 0 CODE 0
134 166 0 CODE 0
135 16B 0 CODE 0
mcc_generated_files/pin_manager.c
55 FD 0 CODE 0
60 FD 0 CODE 0
61 FF 0 CODE 0
66 100 0 CODE 0
67 103 0 CODE 0
72 105 0 CODE 0
73 108 0 CODE 0
78 10A 0 CODE 0
79 10C 0 CODE 0
80 10D 0 CODE 0
86 10F 0 CODE 0
87 111 0 CODE 0
94 112 0 CODE 0
mcc_generated_files/mcc.c
59 15F 0 CODE 0
62 15F 0 CODE 0
64 162 0 CODE 0
66 163 0 CODE 0
67 165 0 CODE 0
mcc_generated_files/interrupt_manager.c
52 4 0 CODE 0
55 6 0 CODE 0
57 E 0 CODE 0
63 11 0 CODE 0
mcc_generated_files/tmr0.c
108 157 0 CODE 0
112 157 0 CODE 0
114 158 0 CODE 0
118 15B 0 CODE 0
121 15E 0 CODE 0
123 132 0 CODE 0
127 132 0 CODE 0
129 139 0 CODE 0
131 13E 0 CODE 0
137 170 0 CODE 0
140 170 0 CODE 0
main.c
89 14B 0 CODE 0
91 14B 0 CODE 0
92 152 0 CODE 0
93 156 0 CODE 0
