# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Computer_System.gen/sources_1/ip/clk_wiz_0" \
"../../../../Computer_System.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../Computer_System.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" \
"../../../../Computer_System.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../Computer_System.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../Computer_System.srcs/sources_1/new/LED.v" \
"../../../../Computer_System.srcs/sources_1/new/SSD.v" \
"../../../../Computer_System.srcs/sources_1/new/VGA.v" \
"../../../../Computer_System.srcs/sources_1/imports/CPU/alu.v" \
"../../../../Computer_System.srcs/sources_1/new/bus.v" \
"../../../../Computer_System.srcs/sources_1/imports/uart_debug/clkgen.v" \
"../../../../Computer_System.srcs/sources_1/imports/CPU/ctrl.v" \
"../../../../Computer_System.srcs/sources_1/new/dmem.v" \
"../../../../Computer_System.srcs/sources_1/imports/CPU/forward_unit.v" \
"../../../../Computer_System.srcs/sources_1/new/imem.v" \
"../../../../Computer_System.srcs/sources_1/new/keyboard.v" \
"../../../../Computer_System.srcs/sources_1/new/low_freq_clk.v" \
"../../../../Computer_System.srcs/sources_1/new/read_32bit.v" \
"../../../../Computer_System.srcs/sources_1/imports/CPU/reg_file.v" \
"../../../../Computer_System.srcs/sources_1/imports/CPU/rv32ip.v" \
"../../../../Computer_System.srcs/sources_1/imports/CPU/seg_ex.v" \
"../../../../Computer_System.srcs/sources_1/imports/CPU/seg_id.v" \
"../../../../Computer_System.srcs/sources_1/imports/CPU/seg_if.v" \
"../../../../Computer_System.srcs/sources_1/imports/CPU/seg_mem.v" \
"../../../../Computer_System.srcs/sources_1/imports/CPU/seg_wb.v" \
"../../../../Computer_System.srcs/sources_1/imports/uart_debug/serial_rx.v" \
"../../../../Computer_System.srcs/sources_1/imports/uart_debug/serial_tx.v" \
"../../../../Computer_System.srcs/sources_1/new/switch.v" \
"../../../../Computer_System.srcs/sources_1/new/timer.v" \
"../../../../Computer_System.srcs/sources_1/imports/uart_debug/uart_port.v" \
"../../../../Computer_System.srcs/sources_1/new/write_32bit.v" \
"../../../../Computer_System.srcs/sources_1/new/Top_Module.v" \
"../../../../Computer_System.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" \
"../../../../Computer_System.srcs/sim_1/new/LED_test.v" \
"../../../../Computer_System.srcs/sim_1/new/VGA_test.v" \
"../../../../Computer_System.srcs/sim_1/new/keyboard_test.v" \
"../../../../Computer_System.srcs/sim_1/imports/CPUtest/dmem.v" \
"../../../../Computer_System.srcs/sim_1/imports/CPUtest/testdmem.v" \
"../../../../Computer_System.srcs/sim_1/imports/CPUtest/testmem.v" \
"../../../../Computer_System.srcs/sim_1/imports/CPUtest/testbench_cpu.v" \
"../../../../Computer_System.srcs/sim_1/new/timer_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
