
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003635                       # Number of seconds simulated
sim_ticks                                  3634849722                       # Number of ticks simulated
final_tick                               575165887398                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 322990                       # Simulator instruction rate (inst/s)
host_op_rate                                   415458                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 273143                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927320                       # Number of bytes of host memory used
host_seconds                                 13307.50                       # Real time elapsed on the host
sim_insts                                  4298194359                       # Number of instructions simulated
sim_ops                                    5528710613                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       341760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       498304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       222976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       156160                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1240704                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       258304                       # Number of bytes written to this memory
system.physmem.bytes_written::total            258304                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2670                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3893                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1742                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1220                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9693                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2018                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2018                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1549445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     94023144                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1479016                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    137090674                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1549445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     61343939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1338157                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     42961886                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               341335707                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1549445                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1479016                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1549445                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1338157                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5916063                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          71063185                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               71063185                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          71063185                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1549445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     94023144                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1479016                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    137090674                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1549445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     61343939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1338157                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     42961886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              412398893                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8716667                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2853090                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2487287                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189429                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1437644                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1385879                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200607                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5724                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3501146                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15856587                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2853090                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1586486                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3359824                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876723                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        420896                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1721655                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91552                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7968007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.293554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.282690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4608183     57.83%     57.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601327      7.55%     65.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294561      3.70%     69.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          223168      2.80%     71.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181330      2.28%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          160214      2.01%     76.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54804      0.69%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195470      2.45%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1648950     20.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7968007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.327314                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.819111                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3624621                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       397150                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3246648                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16281                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683306                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312439                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2847                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17728280                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4470                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683306                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3776628                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         208214                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44030                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3109501                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       146321                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17168728                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           39                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71265                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        62583                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22738274                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78175037                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78175037                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7834824                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2146                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1142                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           369149                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2628314                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       594758                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7700                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       231492                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16145484                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2148                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13767183                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17482                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4662259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12680420                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7968007                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.727808                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.852776                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2895947     36.34%     36.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1676046     21.03%     57.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       872186     10.95%     68.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1000818     12.56%     80.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       734953      9.22%     90.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477589      5.99%     96.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       203107      2.55%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60976      0.77%     99.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46385      0.58%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7968007                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58543     73.12%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12610     15.75%     88.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8906     11.12%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10806034     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109448      0.79%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2360328     17.14%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       490377      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13767183                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.579409                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80059                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005815                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35599910                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20810002                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13284860                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13847242                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22661                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       740236                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155001                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683306                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         139405                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7988                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16147633                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63029                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2628314                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       594758                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1133                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4111                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           55                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          118                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95884                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111401                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207285                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13465373                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2258184                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301806                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2736101                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016824                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            477917                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.544785                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13310298                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13284860                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7994846                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19697147                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.524076                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405889                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4777587                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187671                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7284701                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.560831                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.282982                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3448893     47.34%     47.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1531740     21.03%     68.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837141     11.49%     79.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       304429      4.18%     84.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       263524      3.62%     87.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       117317      1.61%     89.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       282624      3.88%     93.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77814      1.07%     94.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       421219      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7284701                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       421219                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23011149                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32979768                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4504                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 748660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871667                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871667                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.147228                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.147228                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62348701                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17441145                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18282039                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 8716667                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2800345                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2272258                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       190839                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1165105                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1098655                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          298701                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8227                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2932682                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15442842                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2800345                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1397356                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3258644                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1004326                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        738954                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1443372                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87459                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7739352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.459419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4480708     57.90%     57.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          204292      2.64%     60.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          231739      2.99%     63.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          423606      5.47%     69.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          190509      2.46%     71.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          292670      3.78%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          160559      2.07%     77.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          135167      1.75%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1620102     20.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7739352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.321263                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.771645                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3095251                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       695735                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3109394                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        31749                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        807218                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       475642                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2917                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18375833                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4436                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        807218                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3264021                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         148158                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       314422                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2968350                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       237178                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      17655652                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4480                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        127427                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68599                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          626                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     24727928                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     82257963                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     82257963                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15205798                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9522130                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3764                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2282                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           607610                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1645992                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       842294                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11650                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       231987                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16588137                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3770                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13359492                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27256                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5600448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     16766486                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          765                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7739352                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.726177                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.919774                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2847556     36.79%     36.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1608952     20.79%     57.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1071023     13.84%     71.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       753679      9.74%     81.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       637126      8.23%     89.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       338560      4.37%     93.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       337772      4.36%     98.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        77951      1.01%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        66733      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7739352                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          96987     76.65%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13289     10.50%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16258     12.85%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11134451     83.34%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188999      1.41%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1471      0.01%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1331838      9.97%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       702733      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13359492                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.532638                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             126538                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009472                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     34612130                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22192490                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12970730                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13486030                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26156                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       643131                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          174                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          147                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       213953                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        807218                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56744                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8325                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16591907                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        58002                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1645992                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       842294                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2271                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5951                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          147                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       113233                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       109105                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       222338                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13104931                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1242047                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       254561                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1915633                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1854995                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            673586                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.503434                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12980879                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12970730                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8491483                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23825758                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.488038                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356399                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8912452                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     10946210                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5645744                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3005                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       193296                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6932134                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.579053                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147480                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2868943     41.39%     41.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1827662     26.37%     67.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       751807     10.85%     78.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       374352      5.40%     84.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       381154      5.50%     89.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       149413      2.16%     91.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       162765      2.35%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        84697      1.22%     95.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       331341      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6932134                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8912452                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10946210                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1631202                       # Number of memory references committed
system.switch_cpus1.commit.loads              1002861                       # Number of loads committed
system.switch_cpus1.commit.membars               1494                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1573845                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9861563                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       222713                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       331341                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23192604                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           33991812                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5596                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 977315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8912452                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10946210                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8912452                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.978032                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.978032                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.022461                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.022461                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        58919722                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17929233                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17009529                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3000                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8716667                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3106891                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2530937                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       206116                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1255478                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1204007                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          330573                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9030                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3191048                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16950502                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3106891                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1534580                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3550391                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1111168                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        618500                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1565674                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        88957                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8262099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.541663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.361938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4711708     57.03%     57.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          248638      3.01%     60.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          255275      3.09%     63.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          408886      4.95%     68.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          192087      2.32%     70.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          273294      3.31%     73.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          181623      2.20%     75.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          135633      1.64%     77.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1854955     22.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8262099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356431                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.944608                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3362136                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       574766                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3395627                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        28403                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        901163                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       527630                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          971                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20246942                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3724                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        901163                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3532593                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         105769                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       250169                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3251554                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       220847                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19512793                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           41                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        127120                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        65475                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27328309                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90942049                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90942049                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16632552                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10695674                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3356                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1713                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           585414                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1818278                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       935649                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10132                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       313903                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18286729                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3371                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14506639                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25792                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6327734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19517108                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           36                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8262099                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.755806                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.927685                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2960355     35.83%     35.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1757975     21.28%     57.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1152124     13.94%     71.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       772750      9.35%     80.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       710479      8.60%     89.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       396057      4.79%     93.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       357423      4.33%     98.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        80061      0.97%     99.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        74875      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8262099                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         109231     77.70%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15978     11.37%     89.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15371     10.93%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12110289     83.48%     83.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       192775      1.33%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1635      0.01%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1436044      9.90%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       765896      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14506639                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.664242                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             140580                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009691                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37441748                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24617949                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14090532                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14647219                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21030                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       730122                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       246973                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        901163                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          63624                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12456                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18290105                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        43749                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1818278                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       935649                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1710                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10198                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          118                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       122999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117255                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       240254                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14241926                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1340064                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       264712                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2078372                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2024945                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            738308                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.633873                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14101515                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14090532                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9246213                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26289770                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.616505                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351704                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9691504                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11931742                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6358350                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3335                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       207997                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7360936                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.620954                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.165258                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2909202     39.52%     39.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2042544     27.75%     67.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       811006     11.02%     78.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       408008      5.54%     83.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       375132      5.10%     88.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       170215      2.31%     91.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       186159      2.53%     93.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94755      1.29%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       363915      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7360936                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9691504                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11931742                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1776826                       # Number of memory references committed
system.switch_cpus2.commit.loads              1088153                       # Number of loads committed
system.switch_cpus2.commit.membars               1661                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1722673                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10748719                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       245892                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       363915                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25286944                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37482393                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 454568                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9691504                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11931742                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9691504                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.899413                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.899413                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.111836                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.111836                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63935470                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19543906                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18638385                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3322                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8716667                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3112650                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2537079                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       210966                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1269848                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1212657                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          328498                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9341                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3260249                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16979353                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3112650                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1541155                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3763900                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1084577                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        732563                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1597054                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85453                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8628412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.433881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.302223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4864512     56.38%     56.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          390300      4.52%     60.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          389393      4.51%     65.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          482795      5.60%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          148897      1.73%     72.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          189627      2.20%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          159275      1.85%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          145224      1.68%     78.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1858389     21.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8628412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.357092                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.947918                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3419996                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       705104                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3598232                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        33690                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        871389                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       525860                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          325                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20242741                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1956                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        871389                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3574795                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          49303                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       477527                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3474829                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       180560                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19544183                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        110907                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        49519                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27447202                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     91058082                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     91058082                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17031521                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10415644                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3605                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1913                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           498985                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1808934                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       936577                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8303                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       345485                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18373628                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3622                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14787445                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30237                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6131099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18532546                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          169                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8628412                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.713808                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.900571                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3233406     37.47%     37.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1721151     19.95%     57.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1191004     13.80%     71.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       812239      9.41%     80.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       791442      9.17%     89.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       388543      4.50%     94.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       363493      4.21%     98.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        58944      0.68%     99.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68190      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8628412                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          93965     75.62%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15731     12.66%     88.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14556     11.71%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12363043     83.60%     83.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       185148      1.25%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1690      0.01%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1463365      9.90%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       774199      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14787445                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.696456                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             124252                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008403                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38357787                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24508462                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14377236                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14911697                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        18038                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       697515                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       230912                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        871389                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          26940                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4298                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18377250                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        39593                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1808934                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       936577                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1898                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3453                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          116                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       127477                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119415                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246892                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14534914                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1367155                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       252527                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2117010                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2076079                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            749855                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.667485                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14393646                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14377236                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9332982                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26336030                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.649396                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354381                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9906364                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12211450                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6165836                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3453                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212477                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7757023                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.574244                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.143120                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3216162     41.46%     41.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2044897     26.36%     67.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       830281     10.70%     78.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       452727      5.84%     84.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       397515      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       163496      2.11%     91.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       184089      2.37%     93.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       107112      1.38%     95.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       360744      4.65%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7757023                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9906364                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12211450                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1817081                       # Number of memory references committed
system.switch_cpus3.commit.loads              1111419                       # Number of loads committed
system.switch_cpus3.commit.membars               1716                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1771896                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10992963                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       252417                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       360744                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25773396                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37626800                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2030                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  88255                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9906364                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12211450                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9906364                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.879906                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.879906                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.136485                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.136485                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65241694                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19986904                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18695985                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3448                       # number of misc regfile writes
system.l20.replacements                          2717                       # number of replacements
system.l20.tagsinuse                      1023.527481                       # Cycle average of tags in use
system.l20.total_refs                           19864                       # Total number of references to valid blocks.
system.l20.sampled_refs                          3741                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.309810                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            9.404148                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.419863                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   710.146271                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           291.557199                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009184                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.012129                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.693502                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.284724                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999539                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2740                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2743                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             589                       # number of Writeback hits
system.l20.Writeback_hits::total                  589                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2764                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2767                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2764                       # number of overall hits
system.l20.overall_hits::total                   2767                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2670                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2714                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2670                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2714                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2670                       # number of overall misses
system.l20.overall_misses::total                 2714                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13897306                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    423616783                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      437514089                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13897306                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    423616783                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       437514089                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13897306                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    423616783                       # number of overall miss cycles
system.l20.overall_miss_latency::total      437514089                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5410                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5457                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          589                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              589                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5434                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5481                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5434                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5481                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.936170                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.493530                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.497343                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.936170                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.491351                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.495165                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.936170                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.491351                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.495165                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 315847.863636                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 158657.971161                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 161206.370302                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 315847.863636                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 158657.971161                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 161206.370302                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 315847.863636                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 158657.971161                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 161206.370302                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 354                       # number of writebacks
system.l20.writebacks::total                      354                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2670                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2714                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2670                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2714                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2670                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2714                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     13394528                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    393142587                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    406537115                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     13394528                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    393142587                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    406537115                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     13394528                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    393142587                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    406537115                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.936170                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.493530                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.497343                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.936170                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.491351                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.495165                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.936170                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.491351                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.495165                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 304421.090909                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147244.414607                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 149792.599484                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 304421.090909                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147244.414607                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 149792.599484                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 304421.090909                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147244.414607                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 149792.599484                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3937                       # number of replacements
system.l21.tagsinuse                      1022.906827                       # Cycle average of tags in use
system.l21.total_refs                           21808                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4961                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.395888                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            8.423370                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.868497                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   701.986394                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           300.628567                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.008226                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.011590                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.685534                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.293583                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998932                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2734                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2737                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             779                       # number of Writeback hits
system.l21.Writeback_hits::total                  779                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           40                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   40                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2774                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2777                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2774                       # number of overall hits
system.l21.overall_hits::total                   2777                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3882                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3924                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           12                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 12                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3894                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3936                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3894                       # number of overall misses
system.l21.overall_misses::total                 3936                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     14459397                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    715443350                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      729902747                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      2540172                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      2540172                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     14459397                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    717983522                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       732442919                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     14459397                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    717983522                       # number of overall miss cycles
system.l21.overall_miss_latency::total      732442919                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6616                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6661                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          779                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              779                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6668                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6713                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6668                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6713                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.586759                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.589101                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.230769                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.230769                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.583983                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.586325                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.583983                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.586325                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 344271.357143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 184297.617208                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 186009.874363                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       211681                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       211681                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 344271.357143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 184382.003595                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 186088.139990                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 344271.357143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 184382.003595                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 186088.139990                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 528                       # number of writebacks
system.l21.writebacks::total                      528                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3881                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3923                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           12                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            12                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3893                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3935                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3893                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3935                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     13978770                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    669687240                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    683666010                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      2402090                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      2402090                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     13978770                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    672089330                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    686068100                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     13978770                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    672089330                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    686068100                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.586608                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.588951                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.230769                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.230769                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.583833                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.586176                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.583833                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.586176                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 332827.857143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 172555.331100                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 174271.223553                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 200174.166667                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 200174.166667                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 332827.857143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 172640.464937                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 174350.216010                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 332827.857143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 172640.464937                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 174350.216010                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1792                       # number of replacements
system.l22.tagsinuse                      1022.849440                       # Cycle average of tags in use
system.l22.total_refs                           52901                       # Total number of references to valid blocks.
system.l22.sampled_refs                          2816                       # Sample count of references to valid blocks.
system.l22.avg_refs                         18.785866                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            9.891502                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    16.858455                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   573.502127                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           422.597356                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009660                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.016463                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.560061                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.412693                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998876                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         2560                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2562                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             931                       # number of Writeback hits
system.l22.Writeback_hits::total                  931                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         2612                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2614                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         2612                       # number of overall hits
system.l22.overall_hits::total                   2614                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           44                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1743                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1787                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           44                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1743                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1787                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           44                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1743                       # number of overall misses
system.l22.overall_misses::total                 1787                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     14429857                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    283681695                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      298111552                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     14429857                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    283681695                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       298111552                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     14429857                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    283681695                       # number of overall miss cycles
system.l22.overall_miss_latency::total      298111552                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           46                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4303                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4349                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          931                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              931                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           46                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4355                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4401                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           46                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4355                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4401                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.405066                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.410899                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.400230                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.406044                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.400230                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.406044                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 327951.295455                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 162754.845095                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 166822.357023                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 327951.295455                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 162754.845095                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 166822.357023                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 327951.295455                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 162754.845095                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 166822.357023                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 600                       # number of writebacks
system.l22.writebacks::total                      600                       # number of writebacks
system.l22.ReadReq_mshr_hits::switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.l22.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l22.demand_mshr_hits::switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l22.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l22.overall_mshr_hits::switch_cpus2.data            1                       # number of overall MSHR hits
system.l22.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1742                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1786                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1742                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1786                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1742                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1786                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     13930006                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    263527201                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    277457207                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     13930006                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    263527201                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    277457207                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     13930006                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    263527201                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    277457207                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.404834                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.410669                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.400000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.405817                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.400000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.405817                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 316591.045455                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 151278.530999                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 155351.179731                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 316591.045455                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 151278.530999                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 155351.179731                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 316591.045455                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 151278.530999                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 155351.179731                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1259                       # number of replacements
system.l23.tagsinuse                      1022.851363                       # Cycle average of tags in use
system.l23.total_refs                           64225                       # Total number of references to valid blocks.
system.l23.sampled_refs                          2283                       # Sample count of references to valid blocks.
system.l23.avg_refs                         28.131844                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           11.383985                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    19.359638                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   454.587809                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           537.519932                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.011117                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.018906                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.443933                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.524922                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.998878                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         2525                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2526                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             845                       # number of Writeback hits
system.l23.Writeback_hits::total                  845                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           39                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   39                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         2564                       # number of demand (read+write) hits
system.l23.demand_hits::total                    2565                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         2564                       # number of overall hits
system.l23.overall_hits::total                   2565                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1220                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1258                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1220                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1258                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1220                       # number of overall misses
system.l23.overall_misses::total                 1258                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     17949745                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    201273574                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      219223319                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     17949745                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    201273574                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       219223319                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     17949745                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    201273574                       # number of overall miss cycles
system.l23.overall_miss_latency::total      219223319                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3745                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3784                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          845                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              845                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           39                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               39                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3784                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3823                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3784                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3823                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.325768                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.332452                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.322410                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.329061                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.322410                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.329061                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 472361.710526                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 164978.339344                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 174263.369634                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 472361.710526                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 164978.339344                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 174263.369634                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 472361.710526                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 164978.339344                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 174263.369634                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 536                       # number of writebacks
system.l23.writebacks::total                      536                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1220                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1258                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1220                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1258                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1220                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1258                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     17518508                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    187350717                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    204869225                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     17518508                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    187350717                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    204869225                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     17518508                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    187350717                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    204869225                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.325768                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.332452                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.322410                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.329061                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.322410                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.329061                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 461013.368421                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 153566.161475                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 162853.120032                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 461013.368421                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 153566.161475                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 162853.120032                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 461013.368421                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 153566.161475                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 162853.120032                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               556.727285                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001754117                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1773016.136283                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.124833                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   514.602452                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067508                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.824683                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.892191                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721596                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721596                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721596                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721596                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721596                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721596                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     16324115                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     16324115                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     16324115                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     16324115                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     16324115                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     16324115                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721655                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721655                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721655                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721655                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721655                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721655                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 276679.915254                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 276679.915254                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 276679.915254                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 276679.915254                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 276679.915254                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 276679.915254                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     14132169                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     14132169                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     14132169                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     14132169                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     14132169                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     14132169                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 300684.446809                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 300684.446809                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 300684.446809                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 300684.446809                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 300684.446809                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 300684.446809                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5434                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249169                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5690                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39235.354833                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.915907                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.084093                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.788734                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.211266                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2054723                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2054723                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437588                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437588                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1111                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1111                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492311                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492311                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492311                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492311                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19060                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19060                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           68                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19128                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19128                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19128                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19128                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2273858063                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2273858063                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1973660                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1973660                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2275831723                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2275831723                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2275831723                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2275831723                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2073783                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2073783                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511439                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511439                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511439                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511439                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009191                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009191                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007616                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007616                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007616                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007616                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 119300.003305                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 119300.003305                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29024.411765                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29024.411765                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 118979.073766                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 118979.073766                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 118979.073766                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 118979.073766                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          589                       # number of writebacks
system.cpu0.dcache.writebacks::total              589                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13650                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13650                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           44                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        13694                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        13694                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        13694                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        13694                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5410                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5410                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5434                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5434                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5434                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5434                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    449220371                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    449220371                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       427854                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       427854                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    449648225                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    449648225                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    449648225                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    449648225                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002609                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002609                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002164                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002164                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002164                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002164                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83035.188725                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83035.188725                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 17827.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17827.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 82747.188995                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82747.188995                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 82747.188995                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82747.188995                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.181297                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088416659                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2105254.659574                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.181297                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064393                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820803                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1443308                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1443308                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1443308                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1443308                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1443308                       # number of overall hits
system.cpu1.icache.overall_hits::total        1443308                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           64                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           64                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           64                       # number of overall misses
system.cpu1.icache.overall_misses::total           64                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     24216649                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     24216649                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     24216649                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     24216649                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     24216649                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     24216649                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1443372                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1443372                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1443372                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1443372                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1443372                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1443372                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 378385.140625                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 378385.140625                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 378385.140625                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 378385.140625                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 378385.140625                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 378385.140625                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           19                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     14599172                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     14599172                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     14599172                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     14599172                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     14599172                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     14599172                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 324426.044444                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 324426.044444                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 324426.044444                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 324426.044444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 324426.044444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 324426.044444                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6668                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177606199                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6924                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25650.808637                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.743596                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.256404                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885717                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114283                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       967631                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         967631                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       625112                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        625112                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2191                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2191                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1500                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1500                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1592743                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1592743                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1592743                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1592743                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13734                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13734                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          170                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          170                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13904                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13904                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13904                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13904                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1658854416                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1658854416                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8727653                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8727653                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1667582069                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1667582069                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1667582069                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1667582069                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       981365                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       981365                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       625282                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       625282                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1500                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1500                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1606647                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1606647                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1606647                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1606647                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013995                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013995                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000272                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000272                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008654                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008654                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008654                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008654                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 120784.506772                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120784.506772                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 51339.135294                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 51339.135294                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 119935.419232                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 119935.419232                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 119935.419232                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 119935.419232                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          779                       # number of writebacks
system.cpu1.dcache.writebacks::total              779                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7118                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7118                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          118                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          118                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7236                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7236                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7236                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7236                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6616                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6616                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6668                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6668                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6668                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6668                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    741676476                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    741676476                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      3394218                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3394218                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    745070694                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    745070694                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    745070694                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    745070694                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006742                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006742                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000083                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004150                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004150                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004150                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004150                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 112103.457678                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 112103.457678                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65273.423077                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65273.423077                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 111738.256449                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111738.256449                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 111738.256449                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111738.256449                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               505.380460                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086341637                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2138467.789370                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    43.380460                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.069520                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.809905                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1565611                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1565611                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1565611                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1565611                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1565611                       # number of overall hits
system.cpu2.icache.overall_hits::total        1565611                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           63                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           63                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           63                       # number of overall misses
system.cpu2.icache.overall_misses::total           63                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     20888248                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     20888248                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     20888248                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     20888248                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     20888248                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     20888248                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1565674                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1565674                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1565674                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1565674                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1565674                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1565674                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 331559.492063                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 331559.492063                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 331559.492063                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 331559.492063                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 331559.492063                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 331559.492063                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     14654252                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     14654252                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     14654252                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     14654252                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     14654252                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     14654252                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 318570.695652                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 318570.695652                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 318570.695652                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 318570.695652                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 318570.695652                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 318570.695652                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4355                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166191226                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4611                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36042.339189                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.382440                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.617560                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.872588                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.127412                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1048164                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1048164                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       685160                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        685160                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1663                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1663                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1661                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1661                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1733324                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1733324                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1733324                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1733324                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10899                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10899                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          165                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11064                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11064                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11064                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11064                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1055277874                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1055277874                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5260905                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5260905                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1060538779                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1060538779                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1060538779                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1060538779                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1059063                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1059063                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       685325                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       685325                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1661                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1661                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1744388                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1744388                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1744388                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1744388                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010291                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010291                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000241                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000241                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006343                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006343                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006343                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006343                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 96823.366731                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96823.366731                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 31884.272727                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31884.272727                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 95854.914949                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 95854.914949                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 95854.914949                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 95854.914949                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          931                       # number of writebacks
system.cpu2.dcache.writebacks::total              931                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6596                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6596                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6709                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6709                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6709                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6709                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4303                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4303                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4355                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4355                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4355                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4355                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    306778273                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    306778273                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1130898                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1130898                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    307909171                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    307909171                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    307909171                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    307909171                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004063                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004063                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002497                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002497                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002497                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002497                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 71294.044388                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 71294.044388                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21748.038462                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21748.038462                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 70702.450287                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 70702.450287                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 70702.450287                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 70702.450287                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               505.087684                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1089558309                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2149030.195266                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.087684                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.059435                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.809435                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1597000                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1597000                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1597000                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1597000                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1597000                       # number of overall hits
system.cpu3.icache.overall_hits::total        1597000                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     25978368                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     25978368                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     25978368                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     25978368                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     25978368                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     25978368                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1597054                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1597054                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1597054                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1597054                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1597054                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1597054                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 481080.888889                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 481080.888889                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 481080.888889                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 481080.888889                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 481080.888889                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 481080.888889                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     18048079                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     18048079                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     18048079                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     18048079                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     18048079                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     18048079                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 462771.256410                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 462771.256410                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 462771.256410                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 462771.256410                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 462771.256410                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 462771.256410                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3784                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               161295936                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4040                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              39924.736634                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   221.398367                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    34.601633                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.864837                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.135163                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1072118                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1072118                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       701955                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        701955                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1842                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1842                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1724                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1724                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1774073                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1774073                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1774073                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1774073                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7471                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7471                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          150                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          150                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         7621                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7621                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         7621                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7621                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    524469035                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    524469035                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      4868247                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      4868247                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    529337282                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    529337282                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    529337282                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    529337282                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1079589                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1079589                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       702105                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       702105                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1781694                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1781694                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1781694                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1781694                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006920                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006920                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000214                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000214                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004277                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004277                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004277                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004277                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 70200.647169                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 70200.647169                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 32454.980000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 32454.980000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 69457.719722                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 69457.719722                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 69457.719722                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 69457.719722                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          845                       # number of writebacks
system.cpu3.dcache.writebacks::total              845                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3726                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3726                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          111                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3837                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3837                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3837                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3837                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3745                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3745                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           39                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3784                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3784                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3784                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3784                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    225731021                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    225731021                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       880041                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       880041                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    226611062                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    226611062                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    226611062                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    226611062                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003469                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003469                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002124                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002124                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002124                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002124                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 60275.306008                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 60275.306008                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 22565.153846                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22565.153846                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 59886.644292                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 59886.644292                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 59886.644292                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 59886.644292                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
