

================================================================
== Vivado HLS Report for 'backoff_vi'
================================================================
* Date:           Tue Oct 27 13:03:02 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.123 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.12>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %current_txop_holder) nounwind, !map !49"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @backoff_vi_str) nounwind"   --->   Operation 3 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%vi_backoff_counter_l = load i10* @vi_backoff_counter, align 2" [fyp/edca.c:212]   --->   Operation 4 'load' 'vi_backoff_counter_l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.70ns)   --->   "%icmp_ln212 = icmp eq i10 %vi_backoff_counter_l, 0" [fyp/edca.c:212]   --->   Operation 5 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %icmp_ln212, label %1, label %3" [fyp/edca.c:212]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.12ns)   --->   "%add_ln221 = add i10 %vi_backoff_counter_l, -1" [fyp/edca.c:221]   --->   Operation 7 'add' 'add_ln221' <Predicate = (!icmp_ln212)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "store i10 %add_ln221, i10* @vi_backoff_counter, align 2" [fyp/edca.c:221]   --->   Operation 8 'store' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fyp/edca.c:222]   --->   Operation 9 'br' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%current_txop_holder_s = call i3 @_ssdm_op_Read.ap_auto.i3P(i3* %current_txop_holder) nounwind" [fyp/edca.c:213]   --->   Operation 10 'read' 'current_txop_holder_s' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.18ns)   --->   "%icmp_ln213 = icmp ult i3 %current_txop_holder_s, 3" [fyp/edca.c:213]   --->   Operation 11 'icmp' 'icmp_ln213' <Predicate = (icmp_ln212)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln213, label %2, label %._crit_edge" [fyp/edca.c:213]   --->   Operation 12 'br' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i3P(i3* %current_txop_holder, i3 3) nounwind" [fyp/edca.c:214]   --->   Operation 13 'write' <Predicate = (icmp_ln212 & icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fyp/edca.c:215]   --->   Operation 14 'br' <Predicate = (icmp_ln212 & icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [fyp/edca.c:225]   --->   Operation 15 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.12ns
The critical path consists of the following:
	'load' operation ('vi_backoff_counter_l', fyp/edca.c:212) on static variable 'vi_backoff_counter' [6]  (0 ns)
	'add' operation ('add_ln221', fyp/edca.c:221) [10]  (2.12 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
