keep__659: keep__2
compare__3: compare
xbip_pipe_v3_0_6_viv__parameterized58__1: xbip_pipe_v3_0_6_viv__parameterized58
reg__9396: reg__1
logic__5544: logic__374
keep__451: keep__2
reg__8012: reg__8012
xbip_pipe_v3_0_6_viv__parameterized3__1284: xbip_pipe_v3_0_6_viv__parameterized3
reg__5189: reg__5189
delay__parameterized40__3: delay__parameterized40
reg__6721: reg__6721
logic__3205: logic__205
reg__5484: reg__5484
delay__parameterized18__118: delay__parameterized18
reg__2627: reg__2627
keep__500: keep__1
reg__3590: reg__3590
xbip_pipe_v3_0_6_viv__parameterized3__1006: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized5__109: delay__parameterized5
delay__parameterized9__99: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized31__152: xbip_pipe_v3_0_6_viv__parameterized31
reg__1626: reg__1626
delay__parameterized0__895: delay__parameterized0
delay__parameterized0__520: delay__parameterized0
reg__8918: reg__7
logic__2003: logic__209
reg__8542: reg__18
xbip_pipe_v3_0_6_viv__parameterized17__93: xbip_pipe_v3_0_6_viv__parameterized17
reg__6154: reg__6154
delay__parameterized0__181: delay__parameterized0
delay__parameterized0__447: delay__parameterized0
logic__3784: logic__60
reg__8452: reg__13
reg__8586: reg__23
reg__9856: reg__12
logic__3869: logic__408
xbip_pipe_v3_0_6_viv__parameterized3__111: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized2__29: delay__parameterized2
xbip_pipe_v3_0_6_viv__parameterized51__9: xbip_pipe_v3_0_6_viv__parameterized51
logic__1066: logic__1066
logic__4836: logic__270
delay__parameterized17__127: delay__parameterized17
keep__657: keep__2
reg__208: reg__208
delay__parameterized6__172: delay__parameterized6
carry_chain__parameterized2__31: carry_chain__parameterized2
xbip_pipe_v3_0_6_viv__parameterized15__16: xbip_pipe_v3_0_6_viv__parameterized15
logic__1767: logic__301
reg__8184: reg__8184
delay__parameterized0__760: delay__parameterized0
logic__758: logic__758
logic__4848: logic__388
reg__2428: reg__2428
datapath__517: datapath__13
L2_up_L1_WEIGHTS_34_rom: L2_up_L1_WEIGHTS_34_rom
reg__5377: reg__5377
delay__parameterized18__101: delay__parameterized18
muxpart__367: muxpart__2
logic__5029: logic__220
floating_point_v7_1_8_viv__parameterized1__4: floating_point_v7_1_8_viv__parameterized1
logic__5008: logic__22
xbip_pipe_v3_0_6_viv__parameterized3__406: xbip_pipe_v3_0_6_viv__parameterized3
special_detect__4: special_detect
keep__828: keep__7
xbip_pipe_v3_0_6_viv__parameterized11__322: xbip_pipe_v3_0_6_viv__parameterized11
reg__8852: reg__6
xbip_pipe_v3_0_6_viv__parameterized3__783: xbip_pipe_v3_0_6_viv__parameterized3
logic__514: logic__514
reg__7783: reg__7783
delay__parameterized1__17: delay__parameterized1
logic__2491: logic__306
logic__5308: logic__211
xbip_pipe_v3_0_6_viv__parameterized55__119: xbip_pipe_v3_0_6_viv__parameterized55
datapath__256: datapath__2
xbip_pipe_v3_0_6_viv__parameterized7__62: xbip_pipe_v3_0_6_viv__parameterized7
reg__4585: reg__4585
case__172: case__16
case__981: case__14
case__408: case__17
logic__4257: logic__306
reg__6810: reg__6810
reg__1472: reg__1472
reg__1281: reg__1281
logic__3257: logic__398
reg__5210: reg__5210
delay__parameterized23__9: delay__parameterized23
logic__4708: logic__77
reg__3475: reg__3475
flt_round_dsp_opt_full__4: flt_round_dsp_opt_full
reg__1099: reg__1099
logic__3915: logic__270
reg__9841: reg__3
reg__5771: reg__5771
delay__parameterized8__69: delay__parameterized8
L2_up_L1_WEIGHTS_97_rom: L2_up_L1_WEIGHTS_97_rom
reg__4568: reg__4568
keep__47: keep__2
reg__7718: reg__7718
reg__9907: reg__7761
delay__parameterized0__136: delay__parameterized0
reg__9397: reg
logic__5119: logic__201
delay__parameterized9__145: delay__parameterized9
logic__655: logic__655
reg__1760: reg__1760
carry_chain__parameterized5__39: carry_chain__parameterized5
delay__parameterized30__235: delay__parameterized30
reg__2698: reg__2698
xbip_pipe_v3_0_6_viv__parameterized13__125: xbip_pipe_v3_0_6_viv__parameterized13
reg__4615: reg__4615
logic__650: logic__650
logic__2164: logic__200
xbip_pipe_v3_0_6_viv__parameterized55__60: xbip_pipe_v3_0_6_viv__parameterized55
reg__8192: reg__8192
reg__1943: reg__1943
reg__9400: reg__29
reg__91: reg__91
delay__parameterized9__162: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized1__51: xbip_pipe_v3_0_6_viv__parameterized1
L3_up_L2_WEIGHTS_48_rom: L3_up_L2_WEIGHTS_48_rom
logic__1126: logic__1126
reg__192: reg__192
logic__25: logic__25
logic__3874: logic__394
reg__6426: reg__6426
delay__parameterized5__47: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized49__71: xbip_pipe_v3_0_6_viv__parameterized49
reg__2034: reg__2034
extrom__1: extrom__1
dsp48e1_wrapper__parameterized2__12: dsp48e1_wrapper__parameterized2
logic__1814: logic__202
fix_mult__29: fix_mult
keep__496: keep__7
logic__596: logic__596
reg__8118: reg__8118
logic__5121: logic__199
reg__4492: reg__4492
xbip_pipe_v3_0_6_viv__parameterized31__156: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized3__738: xbip_pipe_v3_0_6_viv__parameterized3
reg__6865: reg__6865
reg__9782: reg__9
xbip_pipe_v3_0_6_viv__parameterized9__169: xbip_pipe_v3_0_6_viv__parameterized9
keep__221: keep__2
logic__3627: logic__306
reg__2880: reg__2880
reg__4479: reg__4479
dsp48e1_wrapper__parameterized0__5: dsp48e1_wrapper__parameterized0
keep__349: keep__6
reg__6840: reg__6840
case__656: case__6
xbip_pipe_v3_0_6_viv__parameterized3__1007: xbip_pipe_v3_0_6_viv__parameterized3
logic__3904: logic__291
keep__254: keep__1
xbip_pipe_v3_0_6_viv__parameterized3__1240: xbip_pipe_v3_0_6_viv__parameterized3
reg__9569: reg__12
muxpart__149: muxpart__7
DNN_up_fadd_32ns_hbi__14: DNN_up_fadd_32ns_hbi
reg__2486: reg__2486
xbip_pipe_v3_0_6_viv__parameterized3__267: xbip_pipe_v3_0_6_viv__parameterized3
logic__5507: logic__153
reg__7686: reg__7686
delay__parameterized27__49: delay__parameterized27
reg__8009: reg__8009
reg__6010: reg__6010
carry_chain__parameterized3__55: carry_chain__parameterized3
xbip_pipe_v3_0_6_viv__parameterized7__168: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized31__77: xbip_pipe_v3_0_6_viv__parameterized31
muxpart__220: muxpart__2
delay__parameterized9__88: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized29__147: xbip_pipe_v3_0_6_viv__parameterized29
reg__3964: reg__3964
muxpart__498: muxpart__6
muxpart__152: muxpart__9
delay__parameterized8__105: delay__parameterized8
logic__2516: logic__384
delay__parameterized36__17: delay__parameterized36
reg__5065: reg__5065
xbip_pipe_v3_0_6_viv__parameterized3__203: xbip_pipe_v3_0_6_viv__parameterized3
reg__8973: reg__14
reg__463: reg__463
reg__4680: reg__4680
xbip_pipe_v3_0_6_viv__parameterized29__19: xbip_pipe_v3_0_6_viv__parameterized29
reg__624: reg__624
reg__5398: reg__5398
xbip_pipe_v3_0_6_viv__parameterized43__30: xbip_pipe_v3_0_6_viv__parameterized43
reg__3206: reg__3206
xbip_pipe_v3_0_6_viv__parameterized33__95: xbip_pipe_v3_0_6_viv__parameterized33
logic__4732: logic__236
delay__parameterized5__97: delay__parameterized5
delay__parameterized36__21: delay__parameterized36
logic__5005: logic__56
xbip_pipe_v3_0_6_viv__parameterized3__595: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized35__6: xbip_pipe_v3_0_6_viv__parameterized35
case__560: case__23
logic__3061: logic__197
reg__2542: reg__2542
reg__4761: reg__4761
datapath__153: datapath__3
keep__897: keep__10
xbip_pipe_v3_0_6_viv__parameterized11__100: xbip_pipe_v3_0_6_viv__parameterized11
fix_mult_dsp48e1_sgl__19: fix_mult_dsp48e1_sgl
reg__5808: reg__5808
reg__1752: reg__1752
reg__3288: reg__3288
reg__7488: reg__7488
logic__4961: logic__207
carry_chain__parameterized5__26: carry_chain__parameterized5
carry_chain__parameterized3__13: carry_chain__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__687: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized6__83: delay__parameterized6
logic__3664: logic__209
logic__3321: logic__339
delay__parameterized0__833: delay__parameterized0
reg__7124: reg__7124
xbip_pipe_v3_0_6_viv__parameterized3__10: xbip_pipe_v3_0_6_viv__parameterized3
counter__4: counter__4
delay__parameterized9__171: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized15__180: xbip_pipe_v3_0_6_viv__parameterized15
reg__4216: reg__4216
datapath__581: datapath
xbip_pipe_v3_0_6_viv__parameterized3__942: xbip_pipe_v3_0_6_viv__parameterized3
reg__8572: reg__6
logic__4362: logic__270
logic__1825: logic__176
logic__5394: logic__308
case__646: case__16
delay__parameterized33__1: delay__parameterized33
reg__1354: reg__1354
logic__3134: logic__200
reg__9401: reg__28
delay__parameterized38__42: delay__parameterized38
reg__3348: reg__3348
reg__4367: reg__4367
reg__7862: reg__7862
delay__parameterized17__121: delay__parameterized17
delay__parameterized12__23: delay__parameterized12
logic__2228: logic__212
xbip_pipe_v3_0_6_viv__parameterized3__728: xbip_pipe_v3_0_6_viv__parameterized3
reg__2066: reg__2066
xbip_pipe_v3_0_6_viv__parameterized29__140: xbip_pipe_v3_0_6_viv__parameterized29
reg__1170: reg__1170
xbip_pipe_v3_0_6_viv__parameterized11__17: xbip_pipe_v3_0_6_viv__parameterized11
reg__8225: reg__8225
datapath__513: datapath
reg__4527: reg__4527
reg__9135: reg__26
reg__336: reg__336
xbip_pipe_v3_0_6_viv__parameterized29__148: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized0__683: delay__parameterized0
carry_chain__parameterized4__19: carry_chain__parameterized4
delay__parameterized3__31: delay__parameterized3
keep__695: keep
logic__4344: logic__335
reg__2619: reg__2619
xbip_pipe_v3_0_6_viv__parameterized29__20: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized29__68: xbip_pipe_v3_0_6_viv__parameterized29
reg__7439: reg__7439
reg__4251: reg__4251
logic__5263: logic__335
reg__8792: reg__11
reg__3294: reg__3294
reg__4390: reg__4390
reg__2026: reg__2026
delay__parameterized22__14: delay__parameterized22
reg__5401: reg__5401
xbip_pipe_v3_0_6_viv__parameterized55__14: xbip_pipe_v3_0_6_viv__parameterized55
reg__5762: reg__5762
delay__parameterized11__55: delay__parameterized11
reg__6666: reg__6666
xbip_pipe_v3_0_6_viv__parameterized55__49: xbip_pipe_v3_0_6_viv__parameterized55
reg__6296: reg__6296
xbip_pipe_v3_0_6_viv__parameterized3__407: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__960: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__439: delay__parameterized0
logic__870: logic__870
logic__3871: logic__399
xbip_pipe_v3_0_6_viv__parameterized58__24: xbip_pipe_v3_0_6_viv__parameterized58
xbip_pipe_v3_0_6_viv__parameterized11__148: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized4__26: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized3__485: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__917: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized33__109: delay__parameterized33
logic__1355: logic__1355
delay__parameterized6__130: delay__parameterized6
case__470: case__23
keep__868: keep__3
reg__1628: reg__1628
delay__parameterized0__521: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__288: xbip_pipe_v3_0_6_viv__parameterized3
flt_div_mant_addsub__5: flt_div_mant_addsub
case__1089: case__26
reg__6654: reg__6654
carry_chain__parameterized1__17: carry_chain__parameterized1
reg__8649: reg__6
logic__5652: logic__48
delay__parameterized15__57: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized3__1048: xbip_pipe_v3_0_6_viv__parameterized3
reg__9019: reg__7
L3_up_L2_WEIGHTS_24_rom: L3_up_L2_WEIGHTS_24_rom
xbip_pipe_v3_0_6_viv__parameterized49__190: xbip_pipe_v3_0_6_viv__parameterized49
case__217: case__1
datapath__518: datapath__12
reg__3454: reg__3454
logic__4130: logic__335
logic__2204: logic__22
reg__3204: reg__3204
reg__60: reg__60
reg__3113: reg__3113
logic__2712: logic__195
logic__1747: logic__367
delay__parameterized42__4: delay__parameterized42
delay__parameterized8__148: delay__parameterized8
muxpart__174: muxpart__3
delay__parameterized15__128: delay__parameterized15
logic__5510: logic__138
reg__3728: reg__3728
reg__8139: reg__8139
logic__4294: logic__339
logic__4033: logic__335
xbip_pipe_v3_0_6_viv__parameterized3__112: xbip_pipe_v3_0_6_viv__parameterized3
reg__829: reg__829
xbip_pipe_v3_0_6_viv__parameterized29__149: xbip_pipe_v3_0_6_viv__parameterized29
reg__6807: reg__6807
xbip_pipe_v3_0_6_viv__parameterized3__397: xbip_pipe_v3_0_6_viv__parameterized3
compare_eq_im__parameterized0__45: compare_eq_im__parameterized0
logic__2997: logic__349
reg__2930: reg__2930
logic__2398: logic__298
logic__3162: logic__88
reg__8421: reg__13
reg__6891: reg__6891
case__475: case__18
logic__472: logic__472
reg__6734: reg__6734
logic__5146: logic__94
xbip_pipe_v3_0_6_viv__parameterized33__74: xbip_pipe_v3_0_6_viv__parameterized33
reg__7536: reg__7536
align_add_dsp48e1_sgl__12: align_add_dsp48e1_sgl
muxpart__59: muxpart__59
delay__parameterized7__73: delay__parameterized7
reg__5365: reg__5365
reg__3137: reg__3137
xbip_pipe_v3_0_6_viv__parameterized13__123: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized49__219: xbip_pipe_v3_0_6_viv__parameterized49
case__1022: case__22
delay__parameterized0__53: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized29__122: xbip_pipe_v3_0_6_viv__parameterized29
reg__523: reg__523
xbip_pipe_v3_0_6_viv__parameterized3__576: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized4__86: delay__parameterized4
logic__3907: logic__288
reg__4879: reg__4879
logic__4524: logic__404
reg__395: reg__395
reg__5123: reg__5123
flt_mult_exp__4: flt_mult_exp
reg__6027: reg__6027
case__459: case__4
reg__2500: reg__2500
delay__parameterized15__165: delay__parameterized15
logic__5360: logic__18
delay__parameterized23__56: delay__parameterized23
reg__4328: reg__4328
reg__1034: reg__1034
reg__6681: reg__6681
reg__1042: reg__1042
reg__6303: reg__6303
xbip_pipe_v3_0_6_viv__parameterized47__83: xbip_pipe_v3_0_6_viv__parameterized47
muxpart__497: muxpart__7
reg__7232: reg__7232
logic__4405: logic__198
logic__2399: logic__291
reg__9919: reg__7751
delay__parameterized0__82: delay__parameterized0
reg__9561: reg__3
muxpart__587: muxpart__5
delay__parameterized0__258: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized7__21: xbip_pipe_v3_0_6_viv__parameterized7
logic__5261: logic__337
reg__632: reg__632
xbip_pipe_v3_0_6_viv__parameterized3__1079: xbip_pipe_v3_0_6_viv__parameterized3
reg__754: reg__754
reg__4029: reg__4029
reg__9075: reg__7
xbip_pipe_v3_0_6_viv__parameterized3__1242: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__841: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized1__45: xbip_pipe_v3_0_6_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized47__11: xbip_pipe_v3_0_6_viv__parameterized47
xbip_pipe_v3_0_6_viv__parameterized3__1102: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__266: delay__parameterized0
reg__9345: reg__12
reg__4637: reg__4637
xbip_pipe_v3_0_6_viv__parameterized47__49: xbip_pipe_v3_0_6_viv__parameterized47
logic__1073: logic__1073
case__270: case__5
xbip_pipe_v3_0_6_viv__parameterized17__135: xbip_pipe_v3_0_6_viv__parameterized17
reg__1462: reg__1462
logic__4962: logic__206
reg__2896: reg__2896
xbip_pipe_v3_0_6_viv__parameterized29__150: xbip_pipe_v3_0_6_viv__parameterized29
logic__1815: logic__201
xbip_pipe_v3_0_6_viv__parameterized3__439: xbip_pipe_v3_0_6_viv__parameterized3
compare_eq_im__parameterized1__42: compare_eq_im__parameterized1
delay__parameterized9__76: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized3__41: xbip_pipe_v3_0_6_viv__parameterized3
reg__8840: reg__11
keep__506: keep__3
xbip_pipe_v3_0_6_viv__parameterized17__199: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized4__11: delay__parameterized4
logic__3986: logic__335
xbip_pipe_v3_0_6_viv__parameterized39__27: xbip_pipe_v3_0_6_viv__parameterized39
reg__6618: reg__6618
logic__3630: logic__301
reg__7479: reg__7479
reg__5620: reg__5620
special_detect__2: special_detect
reg__4190: reg__4190
reg__6250: reg__6250
delay__parameterized4__120: delay__parameterized4
reg__4506: reg__4506
case__608: case__5
delay__parameterized0__225: delay__parameterized0
dsp48e1_wrapper__parameterized3__4: dsp48e1_wrapper__parameterized3
case__1064: case__21
carry_chain__parameterized3__50: carry_chain__parameterized3
delay__parameterized6__95: delay__parameterized6
reg__9362: reg__3
reg__3240: reg__3240
logic__5292: logic__251
xbip_pipe_v3_0_6_viv__parameterized55__41: xbip_pipe_v3_0_6_viv__parameterized55
delay__parameterized4__122: delay__parameterized4
reg__3866: reg__3866
logic__3935: logic__340
logic__5512: logic__128
reg__2458: reg__2458
reg__970: reg__970
logic__461: logic__461
logic__2097: logic__176
L2_up_L1_WEIGHTS_20_rom: L2_up_L1_WEIGHTS_20_rom
reg__2090: reg__2090
reg__2592: reg__2592
logic__3955: logic__287
reg__145: reg__145
reg__7521: reg__7521
reg__3595: reg__3595
logic__1756: logic__336
delay__parameterized16__79: delay__parameterized16
reg__6299: reg__6299
datapath__255: datapath__3
delay__parameterized33__73: delay__parameterized33
special_detect__parameterized0__55: special_detect__parameterized0
delay__parameterized15__75: delay__parameterized15
logic__5385: logic__340
fix_mult_dsp48e1_sgl__25: fix_mult_dsp48e1_sgl
delay__parameterized38__5: delay__parameterized38
datapath__52: datapath__52
keep__507: keep__2
reg__1880: reg__1880
delay__parameterized30__80: delay__parameterized30
reg__3387: reg__3387
reg__2996: reg__2996
xbip_pipe_v3_0_6_viv__parameterized3__103: xbip_pipe_v3_0_6_viv__parameterized3
logic__5262: logic__336
xbip_pipe_v3_0_6_viv__parameterized51__19: xbip_pipe_v3_0_6_viv__parameterized51
reg__1396: reg__1396
reg__397: reg__397
reg__1331: reg__1331
reg__7966: reg__7966
delay__parameterized0__157: delay__parameterized0
reg__1010: reg__1010
xbip_pipe_v3_0_6_viv__parameterized3__270: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__749: delay__parameterized0
compare__2: compare
reg__3051: reg__3051
keep__203: keep__8
reg__1238: reg__1238
delay__parameterized29__66: delay__parameterized29
keep__829: keep__6
datapath__467: datapath__12
logic__2465: logic__397
logic__231: logic__231
delay__parameterized15__106: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized70__25: xbip_pipe_v3_0_6_viv__parameterized70
reg__9369: reg__15
xbip_pipe_v3_0_6_viv__parameterized3__113: xbip_pipe_v3_0_6_viv__parameterized3
reg__6506: reg__6506
muxpart__444: muxpart__6
reg__8720: reg__3
xbip_pipe_v3_0_6_viv__parameterized1__28: xbip_pipe_v3_0_6_viv__parameterized1
logic__1817: logic__199
reg__3061: reg__3061
reg__6233: reg__6233
logic__2871: logic__176
keep__529: keep__2
xbip_pipe_v3_0_6_viv__parameterized3__202: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__1188: xbip_pipe_v3_0_6_viv__parameterized3
logic__4455: logic__244
flt_mult_exp__8: flt_mult_exp
special_detect__parameterized0__52: special_detect__parameterized0
compare_eq_im__3: compare_eq_im
logic__5483: logic__209
delay__parameterized33__21: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized17__189: xbip_pipe_v3_0_6_viv__parameterized17
reg__271: reg__271
xbip_pipe_v3_0_6_viv__parameterized11__239: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized15__168: xbip_pipe_v3_0_6_viv__parameterized15
reg__5567: reg__5567
delay__parameterized0__886: delay__parameterized0
reg__9883: reg__7784
xbip_pipe_v3_0_6_viv__parameterized58__4: xbip_pipe_v3_0_6_viv__parameterized58
delay__parameterized33__99: delay__parameterized33
keep__844: keep__3
xbip_pipe_v3_0_6_viv__parameterized3__1067: xbip_pipe_v3_0_6_viv__parameterized3
reg__9468: reg__6
delay__parameterized6__19: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized15__115: xbip_pipe_v3_0_6_viv__parameterized15
reg__1590: reg__1590
reg__3918: reg__3918
reg__1892: reg__1892
L3_up_L2_WEIGHTS_50_rom: L3_up_L2_WEIGHTS_50_rom
xbip_pipe_v3_0_6_viv__parameterized1__61: xbip_pipe_v3_0_6_viv__parameterized1
delay__parameterized20__63: delay__parameterized20
reg__4529: reg__4529
logic__4692: logic__158
keep__450: keep__3
xbip_pipe_v3_0_6_viv__parameterized82__4: xbip_pipe_v3_0_6_viv__parameterized82
reg__7365: reg__7365
logic__2553: logic__267
reg__4284: reg__4284
xbip_pipe_v3_0_6_viv__parameterized3__650: xbip_pipe_v3_0_6_viv__parameterized3
reg__2489: reg__2489
logic__3596: logic
carry_chain__parameterized8: carry_chain__parameterized8
xbip_pipe_v3_0_6_viv__parameterized3__379: xbip_pipe_v3_0_6_viv__parameterized3
case__306: case__7
floating_point_v7_1_8__parameterized1__23: floating_point_v7_1_8__parameterized1
DNN_up_ap_fadd_3_full_dsp_32__6: DNN_up_ap_fadd_3_full_dsp_32
delay__parameterized0__583: delay__parameterized0
datapath__192: datapath__15
logic__4951: logic__222
reg__4470: reg__4470
delay__parameterized16__97: delay__parameterized16
reg__7863: reg__7863
xbip_pipe_v3_0_6_viv__parameterized11__24: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized17__47: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized0__211: delay__parameterized0
reg__3575: reg__3575
delay__parameterized5__178: delay__parameterized5
reg__9662: reg__6
reg__3929: reg__3929
case__1080: case__5
logic__5054: logic__193
xbip_pipe_v3_0_6_viv__parameterized3__65: xbip_pipe_v3_0_6_viv__parameterized3
reg__9750: reg__20
xbip_pipe_v3_0_6_viv__parameterized19__20: xbip_pipe_v3_0_6_viv__parameterized19
delay__parameterized8__47: delay__parameterized8
reg__5384: reg__5384
case__73: case__73
xbip_pipe_v3_0_6_viv__parameterized11__101: xbip_pipe_v3_0_6_viv__parameterized11
reg__4781: reg__4781
logic__3876: logic__387
DNN_up_fadd_32ns_hbi__27: DNN_up_fadd_32ns_hbi
reg__6131: reg__6131
delay__parameterized36__109: delay__parameterized36
datapath__189: datapath__1
carry_chain__parameterized10__6: carry_chain__parameterized10
logic__621: logic__621
datapath__393: datapath__1
reg__1700: reg__1700
reg__675: reg__675
delay__parameterized9__199: delay__parameterized9
delay__parameterized29__80: delay__parameterized29
case__340: case__25
xbip_pipe_v3_0_6_viv__parameterized3__1189: xbip_pipe_v3_0_6_viv__parameterized3
reg__7512: reg__7512
reg__900: reg__900
delay__parameterized4__147: delay__parameterized4
reg__5793: reg__5793
logic__5488: logic__204
delay__parameterized9__38: delay__parameterized9
reg__2098: reg__2098
floating_point_v7_1_8__13: floating_point_v7_1_8
flt_add_dsp__8: flt_add_dsp
reg__1038: reg__1038
datapath__193: datapath__14
logic__639: logic__639
xbip_pipe_v3_0_6_viv__parameterized3__622: xbip_pipe_v3_0_6_viv__parameterized3
reg__2519: reg__2519
reg__6104: reg__6104
reg__9908: reg__7760
reg__59: reg__59
delay__parameterized0__88: delay__parameterized0
dsp48e1_wrapper__parameterized2__31: dsp48e1_wrapper__parameterized2
xbip_pipe_v3_0_6_viv__parameterized11__210: xbip_pipe_v3_0_6_viv__parameterized11
reg__9102: reg__6
xbip_pipe_v3_0_6_viv__parameterized29__37: xbip_pipe_v3_0_6_viv__parameterized29
case__339: case__26
reg__929: reg__929
xbip_pipe_v3_0_6_viv__parameterized53__19: xbip_pipe_v3_0_6_viv__parameterized53
logic__2163: logic__201
reg__2255: reg__2255
logic__1715: logic__308
reg__1763: reg__1763
logic__4525: logic__399
reg__5000: reg__5000
keep__561: keep__8
xbip_pipe_v3_0_6_viv__parameterized3__90: xbip_pipe_v3_0_6_viv__parameterized3
carry_chain__parameterized1__2: carry_chain__parameterized1
muxpart__429: muxpart__7
keep__702: keep__9
xbip_pipe_v3_0_6_viv__parameterized11__72: xbip_pipe_v3_0_6_viv__parameterized11
reg__8924: reg__19
xbip_pipe_v3_0_6_viv__parameterized29__141: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized12__12: delay__parameterized12
reg__9926: reg__7751
delay__parameterized39__22: delay__parameterized39
reg__177: reg__177
xbip_pipe_v3_0_6_viv__parameterized55__68: xbip_pipe_v3_0_6_viv__parameterized55
reg__992: reg__992
xbip_pipe_v3_0_6_viv__parameterized3__373: xbip_pipe_v3_0_6_viv__parameterized3
logic__3040: logic__223
reg__1303: reg__1303
delay__parameterized8__85: delay__parameterized8
reg__29: reg__29
reg__1019: reg__1019
reg__4915: reg__4915
delay__parameterized4__44: delay__parameterized4
delay__parameterized36__107: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized55__67: xbip_pipe_v3_0_6_viv__parameterized55
reg__5179: reg__5179
flt_dec_op_lat__32: flt_dec_op_lat
logic__5013: logic__262
reg__3441: reg__3441
DNN_up_fadd_32ns_hbi__13: DNN_up_fadd_32ns_hbi
reg__8525: reg__3
logic__5260: logic__339
case__642: case__1
logic__4128: logic__337
DNN_up_ap_fadd_3_full_dsp_32__15: DNN_up_ap_fadd_3_full_dsp_32
keep__428: keep__11
logic__2232: logic__208
reg__8804: reg__14
reg__8629: reg__2
logic__3795: logic__270
logic__5338: logic__148
reg__7137: reg__7137
reg__2730: reg__2730
delay__parameterized0__486: delay__parameterized0
delay__parameterized12__30: delay__parameterized12
case__460: case__3
xbip_pipe_v3_0_6_viv__parameterized3__963: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized9__100: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized13__39: xbip_pipe_v3_0_6_viv__parameterized13
logic__1449: logic__1449
reg__5901: reg__5901
reg__5229: reg__5229
reg__3391: reg__3391
xbip_pipe_v3_0_6_viv__parameterized3__721: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__54: muxpart__54
xbip_pipe_v3_0_6_viv__parameterized3__691: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__46: xbip_pipe_v3_0_6_viv__parameterized3
reg__5918: reg__5918
logic__2201: logic__56
reg__8040: reg__8040
reg__6892: reg__6892
logic__4312: logic__288
logic__5545: logic__373
delay__parameterized40__28: delay__parameterized40
xbip_pipe_v3_0_6_viv__parameterized49__169: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized3__641: xbip_pipe_v3_0_6_viv__parameterized3
case__169: case__19
delay__parameterized12__7: delay__parameterized12
logic__588: logic__588
reg__1063: reg__1063
reg__8859: reg__3
reg__2558: reg__2558
logic__2543: logic__291
case__1112: case__1
logic__4065: logic__384
reg__9169: reg__19
logic__1640: logic__408
xbip_pipe_v3_0_6_viv__parameterized64__16: xbip_pipe_v3_0_6_viv__parameterized64
logic__2466: logic__394
logic__290: logic__290
xbip_pipe_v3_0_6_viv__parameterized72__25: xbip_pipe_v3_0_6_viv__parameterized72
reg__3268: reg__3268
keep__562: keep__13
reg__2046: reg__2046
logic__3373: logic__326
reg__9507: reg__20
logic__2995: logic__355
dsp48e1_wrapper__parameterized1__3: dsp48e1_wrapper__parameterized1
xbip_pipe_v3_0_6_viv__parameterized17__103: xbip_pipe_v3_0_6_viv__parameterized17
reg__8062: reg__8062
xbip_pipe_v3_0_6_viv__parameterized11__102: xbip_pipe_v3_0_6_viv__parameterized11
reg__4855: reg__4855
delay__parameterized0__924: delay__parameterized0
reg__2962: reg__2962
xbip_pipe_v3_0_6_viv__parameterized3__594: xbip_pipe_v3_0_6_viv__parameterized3
norm_and_round_dsp48e1_sgl__13: norm_and_round_dsp48e1_sgl
delay__parameterized36__159: delay__parameterized36
carry_chain__parameterized5__18: carry_chain__parameterized5
reg__8063: reg__8063
xbip_pipe_v3_0_6_viv__parameterized49__232: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized18__154: delay__parameterized18
logic__1657: logic__352
muxpart__51: muxpart__51
logic__3905: logic__290
reg__3875: reg__3875
logic__5340: logic__138
reg__4345: reg__4345
delay__parameterized13__24: delay__parameterized13
xbip_pipe_v3_0_6_viv__parameterized3__619: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__297: xbip_pipe_v3_0_6_viv__parameterized3
logic__5657: logic
reg__4018: reg__4018
muxpart__229: muxpart__6
reg__7651: reg__7651
compare_gt__17: compare_gt
logic__1943: logic__193
keep__487: keep
logic__3039: logic__224
reg__6963: reg__6963
lead_zero_encode_shift__7: lead_zero_encode_shift
case__254: case__2
delay__parameterized16__74: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized5__6: xbip_pipe_v3_0_6_viv__parameterized5
reg__5016: reg__5016
delay__parameterized39__23: delay__parameterized39
reg__2538: reg__2538
logic__4017: logic__387
xbip_pipe_v3_0_6_viv__parameterized11__12: xbip_pipe_v3_0_6_viv__parameterized11
case__324: case__19
reg__6069: reg__6069
xbip_pipe_v3_0_6_viv__parameterized11__292: xbip_pipe_v3_0_6_viv__parameterized11
reg__8836: reg__13
reg__6391: reg__6391
delay__parameterized37__11: delay__parameterized37
case__980: case__15
reg__5548: reg__5548
xbip_pipe_v3_0_6_viv__parameterized17__45: xbip_pipe_v3_0_6_viv__parameterized17
reg__7844: reg__7844
delay__parameterized50__3: delay__parameterized50
xbip_pipe_v3_0_6_viv__parameterized3__941: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__658: delay__parameterized0
reg__6551: reg__6551
logic__4729: logic__245
reg__4265: reg__4265
dsp48e1_wrapper__parameterized1__7: dsp48e1_wrapper__parameterized1
delay__parameterized14__3: delay__parameterized14
xbip_pipe_v3_0_6_viv__parameterized3__1241: xbip_pipe_v3_0_6_viv__parameterized3
logic__1729: logic__287
reg__6868: reg__6868
xbip_pipe_v3_0_6_viv__parameterized17__90: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized2__14: delay__parameterized2
reg__7061: reg__7061
reg__130: reg__130
delay__parameterized11__60: delay__parameterized11
reg__6198: reg__6198
delay__parameterized0__212: delay__parameterized0
reg__5352: reg__5352
keep__847: keep__6
reg__8304: reg__6
floating_point_v7_1_8__parameterized1__16: floating_point_v7_1_8__parameterized1
reg__1634: reg__1634
reg__3077: reg__3077
reg__191: reg__191
logic__3041: logic__222
reg__3869: reg__3869
datapath__3: datapath__3
xbip_pipe_v3_0_6_viv__parameterized60__1: xbip_pipe_v3_0_6_viv__parameterized60
delay__parameterized16__42: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized3__825: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized41__22: xbip_pipe_v3_0_6_viv__parameterized41
logic__2259: logic__148
logic__4587: logic__212
reg__7476: reg__7476
datapath__253: datapath__5
delay__parameterized10__25: delay__parameterized10
xbip_pipe_v3_0_6_viv__parameterized3__1097: xbip_pipe_v3_0_6_viv__parameterized3
reg__6929: reg__6929
carry_chain__parameterized0__12: carry_chain__parameterized0
delay__parameterized6__93: delay__parameterized6
datapath__578: datapath__3
reg__577: reg__577
xbip_pipe_v3_0_6_viv__parameterized3__403: xbip_pipe_v3_0_6_viv__parameterized3
carry_chain__parameterized1: carry_chain__parameterized1
reg__7216: reg__7216
logic__2361: logic__18
case__892: case__13
reg__8055: reg__8055
xbip_pipe_v3_0_6_viv__parameterized3__575: xbip_pipe_v3_0_6_viv__parameterized3
flt_add__19: flt_add
logic__3135: logic__199
logic__1746: logic__373
reg__8174: reg__8174
delay__parameterized8__145: delay__parameterized8
delay__parameterized0__828: delay__parameterized0
case__967: case__9
logic__4528: logic__394
reg__3029: reg__3029
logic__5505: logic__163
reg__1753: reg__1753
xbip_pipe_v3_0_6_viv__parameterized3__840: xbip_pipe_v3_0_6_viv__parameterized3
reg__651: reg__651
logic__1509: logic__1509
delay__70: delay
floating_point_v7_1_8__15: floating_point_v7_1_8
reg__7782: reg__7782
reg__1980: reg__1980
xbip_pipe_v3_0_6_viv__parameterized7__133: xbip_pipe_v3_0_6_viv__parameterized7
datapath__251: datapath__7
delay__parameterized8__73: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized88__3: xbip_pipe_v3_0_6_viv__parameterized88
reg__4943: reg__4943
delay__parameterized35__4: delay__parameterized35
xbip_pipe_v3_0_6_viv__parameterized25__35: xbip_pipe_v3_0_6_viv__parameterized25
xbip_pipe_v3_0_6_viv__parameterized3__86: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized42__2: delay__parameterized42
keep__267: keep__2
reg__3219: reg__3219
logic__2670: logic__267
reg__5132: reg__5132
logic__2836: logic__237
case__711: case__22
logic__5486: logic__206
xbip_pipe_v3_0_6_viv__parameterized3__1049: xbip_pipe_v3_0_6_viv__parameterized3
logic__3206: logic__204
reg__470: reg__470
delay__parameterized0__476: delay__parameterized0
muxpart__572: muxpart__6
reg__8738: reg__4
flt_dec_op__2: flt_dec_op
flt_mult_round__29: flt_mult_round
xbip_pipe_v3_0_6_viv__parameterized56__23: xbip_pipe_v3_0_6_viv__parameterized56
extrom__9: extrom__9
logic__5599: logic__220
logic__4533: logic__377
muxpart__316: muxpart__6
logic__5508: logic__148
delay__parameterized30__105: delay__parameterized30
delay__parameterized2__23: delay__parameterized2
delay__parameterized7__20: delay__parameterized7
carry_chain__parameterized0: carry_chain__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__567: xbip_pipe_v3_0_6_viv__parameterized3
reg__4882: reg__4882
keep__213: keep__2
reg__2360: reg__2360
delay__parameterized30__94: delay__parameterized30
logic__4008: logic__267
delay__parameterized0__931: delay__parameterized0
keep__752: keep__11
reg__2277: reg__2277
reg__7403: reg__7403
logic__1816: logic__200
reg__7729: reg__7729
reg__3777: reg__3777
logic__3967: logic__397
reg__4980: reg__4980
case__354: case__22
logic__2267: logic__91
xbip_pipe_v3_0_6_viv__parameterized3__402: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized15__112: delay__parameterized15
reg__8366: reg__3
case__2: case__2
muxpart__545: muxpart__8
logic__4129: logic__336
reg__301: reg__301
delay__parameterized3__5: delay__parameterized3
xbip_pipe_v3_0_6_viv__parameterized11__336: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized63: delay__parameterized63
xbip_pipe_v3_0_6_viv__parameterized7__142: xbip_pipe_v3_0_6_viv__parameterized7
logic__2831: logic__252
xbip_pipe_v3_0_6_viv__parameterized29__74: xbip_pipe_v3_0_6_viv__parameterized29
reg__8822: reg__6
delay__parameterized0__183: delay__parameterized0
logic__2229: logic__211
logic__5513: logic__100
logic__3316: logic__359
reg__3199: reg__3199
reg__7303: reg__7303
reg__4391: reg__4391
reg__2521: reg__2521
reg__5380: reg__5380
logic__1348: logic__1348
delay__parameterized9__52: delay__parameterized9
keep__902: keep__3
logic__4370: logic__176
xbip_pipe_v3_0_6_viv__parameterized37__37: xbip_pipe_v3_0_6_viv__parameterized37
logic__681: logic__681
delay__parameterized29__60: delay__parameterized29
reg__1442: reg__1442
special_detect__parameterized0__7: special_detect__parameterized0
keep__171: keep__2
reg__4331: reg__4331
logic__5125: logic__195
delay__parameterized36__127: delay__parameterized36
reg__2825: reg__2825
logic__1681: logic__270
xbip_pipe_v3_0_6_viv__parameterized19__6: xbip_pipe_v3_0_6_viv__parameterized19
xbip_pipe_v3_0_6_viv__parameterized33__42: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized11__253: xbip_pipe_v3_0_6_viv__parameterized11
reg__3163: reg__3163
carry_chain__parameterized2: carry_chain__parameterized2
logic__4731: logic__237
logic__3508: logic__79
logic__3722: logic__251
xbip_pipe_v3_0_6_viv__parameterized7__19: xbip_pipe_v3_0_6_viv__parameterized7
logic__678: logic__678
reg__5026: reg__5026
xbip_pipe_v3_0_6_viv__parameterized3__459: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized41__56: xbip_pipe_v3_0_6_viv__parameterized41
xbip_pipe_v3_0_6_viv__parameterized29__33: xbip_pipe_v3_0_6_viv__parameterized29
compare_eq_im__parameterized1__60: compare_eq_im__parameterized1
reg__8315: reg__11
datapath__511: datapath__2
delay__parameterized5__2: delay__parameterized5
reg__5143: reg__5143
delay__parameterized7__112: delay__parameterized7
logic__3270: logic__355
logic__2492: logic__303
delay__parameterized5__165: delay__parameterized5
carry_chain__parameterized5__30: carry_chain__parameterized5
reg__209: reg__209
case__1088: case__27
reg__6735: reg__6735
muxpart__530: muxpart__4
reg__2745: reg__2745
logic__2212: logic__252
reg__2138: reg__2138
logic__3635: logic__288
logic__4641: logic__191
xbip_pipe_v3_0_6_viv__parameterized3__1139: xbip_pipe_v3_0_6_viv__parameterized3
case__643: case
logic__3530: logic__237
logic__4467: logic__212
reg__2228: reg__2228
delay__parameterized9__43: delay__parameterized9
case__883: case__3
xbip_pipe_v3_0_6_viv__parameterized7__105: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized0__669: delay__parameterized0
reg__2076: reg__2076
dsp48e1_wrapper__parameterized2__25: dsp48e1_wrapper__parameterized2
muxpart__175: muxpart__2
reg__9031: reg
carry_chain__parameterized4__14: carry_chain__parameterized4
reg__2778: reg__2778
datapath__370: datapath__7
keep__946: keep__7
carry_chain__parameterized3: carry_chain__parameterized3
reg__7594: reg__7594
reg__7436: reg__7436
xbip_pipe_v3_0_6_viv__parameterized3__689: xbip_pipe_v3_0_6_viv__parameterized3
logic__2402: logic__288
reg__5091: reg__5091
reg__8457: reg__12
reg__431: reg__431
reg__5519: reg__5519
case__1090: case__25
reg__7892: reg__7892
keep__377: keep__6
case__1110: case__3
muxpart__479: muxpart__2
delay__parameterized5__13: delay__parameterized5
reg__1077: reg__1077
delay__4: delay
reg__2214: reg__2214
delay__parameterized10__9: delay__parameterized10
reg__2507: reg__2507
muxpart__543: muxpart__10
delay__36: delay
keep__429: keep__10
reg__2648: reg__2648
xbip_pipe_v3_0_6_viv__parameterized37__1: xbip_pipe_v3_0_6_viv__parameterized37
case__655: case__7
logic__2167: logic__197
logic__2841: logic__223
delay__parameterized0__955: delay__parameterized0
delay__parameterized22__1: delay__parameterized22
xbip_pipe_v3_0_6_viv__parameterized3__731: xbip_pipe_v3_0_6_viv__parameterized3
lead_zero_encode_shift__30: lead_zero_encode_shift
datapath__233: datapath__8
reg__2784: reg__2784
extrom__23: extrom__23
xbip_pipe_v3_0_6_viv__parameterized15__122: xbip_pipe_v3_0_6_viv__parameterized15
logic__3589: logic__57
reg__1683: reg__1683
delay__parameterized20__12: delay__parameterized20
reg__8198: reg__8198
reg__7270: reg__7270
logic__2258: logic__153
reg__3210: reg__3210
compare_gt__8: compare_gt
reg__8109: reg__8109
logic__2397: logic__301
logic__3163: logic__85
reg__363: reg__363
logic__5124: logic__196
carry_chain__parameterized5__52: carry_chain__parameterized5
L3_up_L2_WEIGHTS_31_rom: L3_up_L2_WEIGHTS_31_rom
xbip_pipe_v3_0_6_viv__parameterized29__165: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized1__12: delay__parameterized1
logic__1728: logic__270
logic__1545: logic__1545
reg__4987: reg__4987
logic__4387: logic__221
reg__3599: reg__3599
xbip_pipe_v3_0_6_viv__parameterized3__404: xbip_pipe_v3_0_6_viv__parameterized3
case__744: case__22
delay__parameterized26__19: delay__parameterized26
reg__5969: reg__5969
delay__parameterized41__12: delay__parameterized41
xbip_pipe_v3_0_6_viv__parameterized3__596: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized7__55: xbip_pipe_v3_0_6_viv__parameterized7
reg__1113: reg__1113
delay__parameterized16__61: delay__parameterized16
delay__parameterized18__34: delay__parameterized18
xbip_pipe_v3_0_6_viv__parameterized3__433: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized8__30: delay__parameterized8
delay__parameterized16__57: delay__parameterized16
logic__572: logic__572
delay__parameterized0__668: delay__parameterized0
reg__8036: reg__8036
reg__4456: reg__4456
delay__parameterized21__32: delay__parameterized21
reg__3447: reg__3447
reg__9214: reg__24
delay__parameterized0__713: delay__parameterized0
delay__parameterized4__143: delay__parameterized4
logic__5550: logic__352
reg__8857: reg__4
reg__4148: reg__4148
logic__5487: logic__205
xbip_pipe_v3_0_6_viv__parameterized17__153: xbip_pipe_v3_0_6_viv__parameterized17
reg__3350: reg__3350
reg__4786: reg__4786
reg__9739: reg__28
case__313: case
delay__parameterized52__4: delay__parameterized52
xbip_pipe_v3_0_6_viv__28: xbip_pipe_v3_0_6_viv
delay__parameterized36__102: delay__parameterized36
reg__8833: reg__16
logic__1802: logic__214
delay__parameterized47__2: delay__parameterized47
xbip_pipe_v3_0_6_viv__parameterized3__892: xbip_pipe_v3_0_6_viv__parameterized3
reg__768: reg__768
reg__7668: reg__7668
delay__parameterized8__122: delay__parameterized8
reg__8095: reg__8095
reg__6048: reg__6048
logic__2970: logic__60
logic__5511: logic__133
logic__5664: logic__1106
reg__1263: reg__1263
logic__3879: logic__377
xbip_pipe_v3_0_6_viv__parameterized3__455: xbip_pipe_v3_0_6_viv__parameterized3
L2_up_L1_WEIGHTS_55: L2_up_L1_WEIGHTS_55
reg__3895: reg__3895
reg__7742: reg__7742
logic__153: logic__153
logic__3923: logic__387
reg__7444: reg__7444
carry_chain__2: carry_chain
reg__4388: reg__4388
floating_point_v7_1_8_viv__3: floating_point_v7_1_8_viv
muxpart__39: muxpart__39
reg__8350: reg__6
delay__parameterized35__20: delay__parameterized35
reg__9804: reg__7
dsp48e1_wrapper__parameterized2__21: dsp48e1_wrapper__parameterized2
reg__6449: reg__6449
reg__6529: reg__6529
reg__5146: reg__5146
case__41: case__41
logic__4388: logic__220
reg__7246: reg__7246
reg__8940: reg__20
reg__2790: reg__2790
delay__parameterized14__22: delay__parameterized14
case__966: case__10
reg__808: reg__808
delay__parameterized0__557: delay__parameterized0
reg__7312: reg__7312
reg__416: reg__416
xbip_pipe_v3_0_6_viv__parameterized31__140: xbip_pipe_v3_0_6_viv__parameterized31
reg__1050: reg__1050
logic__1664: logic__327
reg__6966: reg__6966
logic__993: logic__993
fix_mult__14: fix_mult
xbip_pipe_v3_0_6_viv__parameterized33__17: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized60__24: xbip_pipe_v3_0_6_viv__parameterized60
xbip_pipe_v3_0_6_viv__parameterized3__489: xbip_pipe_v3_0_6_viv__parameterized3
logic__4584: logic__220
delay__parameterized35__11: delay__parameterized35
delay__parameterized13__3: delay__parameterized13
logic__4019: logic__378
logic__2998: logic__340
xbip_pipe_v3_0_6_viv__parameterized29__34: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized0__834: delay__parameterized0
delay__parameterized0__267: delay__parameterized0
keep__528: keep__3
compare_eq_im__parameterized0__15: compare_eq_im__parameterized0
case__1133: case__70
xbip_pipe_v3_0_6_viv__parameterized31__8: xbip_pipe_v3_0_6_viv__parameterized31
reg__4511: reg__4511
delay__parameterized8__146: delay__parameterized8
reg__645: reg__645
xbip_pipe_v3_0_6_viv__parameterized5__27: xbip_pipe_v3_0_6_viv__parameterized5
delay__parameterized0__140: delay__parameterized0
logic__1760: logic__321
xbip_pipe_v3_0_6_viv__parameterized1__9: xbip_pipe_v3_0_6_viv__parameterized1
reg__9163: reg__7
logic__3136: logic__198
logic__2713: logic__194
case__333: case__21
reg__6365: reg__6365
delay__parameterized0__910: delay__parameterized0
reg__9754: reg__31
delay__parameterized15__142: delay__parameterized15
logic__2971: logic__57
datapath__369: datapath__8
flt_mult_round__23: flt_mult_round
reg__3537: reg__3537
delay__parameterized9__16: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized17__137: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized33__90: delay__parameterized33
muxpart__353: muxpart__3
delay__parameterized5__132: delay__parameterized5
reg__2853: reg__2853
delay__parameterized29__65: delay__parameterized29
reg__694: reg__694
reg__2461: reg__2461
case__1132: case__70
logic__5548: logic__359
reg__5841: reg__5841
reg__4027: reg__4027
delay__parameterized0__11: delay__parameterized0
L3_up_L2_WEIGHTS_15: L3_up_L2_WEIGHTS_15
xbip_pipe_v3_0_6_viv__parameterized27__13: xbip_pipe_v3_0_6_viv__parameterized27
dsp48e1_wrapper__parameterized2__26: dsp48e1_wrapper__parameterized2
case__790: case__28
reg__8692: reg
xbip_pipe_v3_0_6_viv__parameterized9__18: xbip_pipe_v3_0_6_viv__parameterized9
reg__5743: reg__5743
logic__5490: logic__202
delay__parameterized9__183: delay__parameterized9
reg__6794: reg__6794
delay__parameterized36__117: delay__parameterized36
delay__parameterized0__644: delay__parameterized0
case__808: case__10
reg__6020: reg__6020
xbip_pipe_v3_0_6_viv__parameterized64__7: xbip_pipe_v3_0_6_viv__parameterized64
delay__parameterized0__902: delay__parameterized0
floating_point_v7_1_8__parameterized1__20: floating_point_v7_1_8__parameterized1
logic__4131: logic__327
reg__7117: reg__7117
reg__5703: reg__5703
reg__5746: reg__5746
reg__5054: reg__5054
delay__parameterized16__56: delay__parameterized16
reg__9359: reg__5
reg__517: reg__517
xbip_pipe_v3_0_6_viv__parameterized55__10: xbip_pipe_v3_0_6_viv__parameterized55
logic__2187: logic__128
carry_chain__parameterized0__11: carry_chain__parameterized0
xbip_pipe_v3_0_6_viv__parameterized11__178: xbip_pipe_v3_0_6_viv__parameterized11
reg__5570: reg__5570
reg__3945: reg__3945
xbip_pipe_v3_0_6_viv__parameterized11__250: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized0__282: delay__parameterized0
reg__7099: reg__7099
xbip_pipe_v3_0_6_viv__parameterized43__54: xbip_pipe_v3_0_6_viv__parameterized43
case__858: case__9
reg__7143: reg__7143
reg__1557: reg__1557
xbip_pipe_v3_0_6_viv__parameterized11__94: xbip_pipe_v3_0_6_viv__parameterized11
logic__5234: logic__48
delay__parameterized36__48: delay__parameterized36
DNN_up_fadd_32ns_hbi__5: DNN_up_fadd_32ns_hbi
delay__parameterized52__2: delay__parameterized52
xbip_pipe_v3_0_6_viv__parameterized55__12: xbip_pipe_v3_0_6_viv__parameterized55
L3_up_L2_WEIGHTS_25: L3_up_L2_WEIGHTS_25
muxpart__593: muxpart
xbip_pipe_v3_0_6_viv__parameterized5__1: xbip_pipe_v3_0_6_viv__parameterized5
xbip_pipe_v3_0_6_viv__parameterized35__31: xbip_pipe_v3_0_6_viv__parameterized35
xbip_pipe_v3_0_6_viv__parameterized3__943: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized26__1: delay__parameterized26
logic__3633: logic__290
reg__6481: reg__6481
datapath__516: datapath__14
reg__7579: reg__7579
delay__parameterized0__274: delay__parameterized0
delay__parameterized5__98: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized11__294: xbip_pipe_v3_0_6_viv__parameterized11
logic__2090: logic__198
logic__5341: logic__133
compare_eq_im__parameterized1__61: compare_eq_im__parameterized1
reg__7203: reg__7203
reg__2314: reg__2314
reg__6786: reg__6786
logic__4529: logic__388
datapath__320: datapath__6
xbip_pipe_v3_0_6_viv__parameterized31__68: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized3__1100: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized60__12: xbip_pipe_v3_0_6_viv__parameterized60
xbip_pipe_v3_0_6_viv__parameterized3__268: xbip_pipe_v3_0_6_viv__parameterized3
reg__9346: reg__11
reg__3752: reg__3752
delay__parameterized34__26: delay__parameterized34
logic__2144: logic__230
xbip_pipe_v3_0_6_viv__parameterized29__7: xbip_pipe_v3_0_6_viv__parameterized29
reg__1707: reg__1707
delay__parameterized24__27: delay__parameterized24
reg__7620: reg__7620
reg__1513: reg__1513
extrom__93: extrom__93
xbip_pipe_v3_0_6_viv__parameterized49__81: xbip_pipe_v3_0_6_viv__parameterized49
reg__4602: reg__4602
logic__4317: logic__285
reg__3788: reg__3788
logic__3341: logic__285
floating_point_v7_1_8_viv__28: floating_point_v7_1_8_viv
logic__4582: logic__222
delay__parameterized30__82: delay__parameterized30
logic__746: logic__746
delay__parameterized0__800: delay__parameterized0
reg__9605: reg__9
delay__parameterized38__21: delay__parameterized38
reg__290: reg__290
delay__parameterized0__198: delay__parameterized0
case__395: case__11
delay__parameterized8__97: delay__parameterized8
reg__3363: reg__3363
reg__3315: reg__3315
reg__8984: reg__4
logic__5491: logic__201
muxpart__107: muxpart__107
logic__3203: logic__207
reg__1118: reg__1118
delay__parameterized4__94: delay__parameterized4
norm_and_round_dsp48e1_sgl__7: norm_and_round_dsp48e1_sgl
logic__3258: logic__397
delay__14: delay
keep__341: keep__10
xbip_pipe_v3_0_6_viv__parameterized9__189: xbip_pipe_v3_0_6_viv__parameterized9
muxpart__544: muxpart__9
reg__9063: reg
delay__parameterized0__932: delay__parameterized0
delay__parameterized0__230: delay__parameterized0
reg__9629: reg__8
extrom__53: extrom__53
reg__4356: reg__4356
reg__9414: reg__18
carry_chain__parameterized7__1: carry_chain__parameterized7
delay__parameterized0__393: delay__parameterized0
delay__parameterized29__81: delay__parameterized29
reg__3032: reg__3032
delay__parameterized21__56: delay__parameterized21
datapath__219: datapath__5
reg__5187: reg__5187
carry_chain__parameterized3__32: carry_chain__parameterized3
carry_chain__parameterized9: carry_chain__parameterized9
delay__parameterized0__916: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__690: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized11__93: xbip_pipe_v3_0_6_viv__parameterized11
reg__8713: reg__6
logic__2278: logic__48
case__226: case__11
reg__9465: reg__6
logic__1741: logic__387
xbip_pipe_v3_0_6_viv__parameterized3__646: xbip_pipe_v3_0_6_viv__parameterized3
reg__9784: reg__7
reg__6429: reg__6429
keep__220: keep__3
logic__2231: logic__209
reg__5522: reg__5522
L3_up_L2_WEIGHTS_16_rom: L3_up_L2_WEIGHTS_16_rom
reg__2657: reg__2657
keep__791: keep__6
reg__4729: reg__4729
reg__1996: reg__1996
keep__846: keep__7
reg__7582: reg__7582
logic__4648: logic__251
reg__4084: reg__4084
delay__parameterized0__701: delay__parameterized0
delay__parameterized11__27: delay__parameterized11
delay__parameterized23__5: delay__parameterized23
logic__510: logic__510
xbip_pipe_v3_0_6_viv__parameterized3__155: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized17__51: xbip_pipe_v3_0_6_viv__parameterized17
reg__676: reg__676
logic__2686: logic__231
logic__5547: logic__364
reg__4466: reg__4466
reg__7940: reg__7940
logic__5484: logic__208
carry_chain__parameterized3__56: carry_chain__parameterized3
logic__1768: logic__298
reg__8329: reg__6
logic__3629: logic__302
reg__7235: reg__7235
reg__3814: reg__3814
logic__4132: logic__326
reg__3543: reg__3543
logic__1658: logic__349
reg__1580: reg__1580
reg__866: reg__866
reg__964: reg__964
delay__parameterized17__61: delay__parameterized17
logic__735: logic__735
xbip_pipe_v3_0_6_viv__parameterized31__104: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized5__176: delay__parameterized5
reg__4157: reg__4157
reg__1399: reg__1399
DNN_up_fmul_32ns_ibs__26: DNN_up_fmul_32ns_ibs
reg__9932: reg__7750
delay__parameterized33__54: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized55__4: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized3__839: xbip_pipe_v3_0_6_viv__parameterized3
lead_zero_encode_shift__6: lead_zero_encode_shift
delay__parameterized9__174: delay__parameterized9
muxpart__101: muxpart__101
reg__1920: reg__1920
xbip_pipe_v3_0_6_viv__parameterized7__132: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized15__69: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized3__277: xbip_pipe_v3_0_6_viv__parameterized3
flt_dec_op_lat__8: flt_dec_op_lat
case__98: case__98
L3_up_L2_WEIGHTS_21: L3_up_L2_WEIGHTS_21
delay__parameterized9__151: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized56__13: xbip_pipe_v3_0_6_viv__parameterized56
logic__716: logic__716
reg__111: reg__111
reg__8078: reg__8078
xbip_pipe_v3_0_6_viv__parameterized3__102: xbip_pipe_v3_0_6_viv__parameterized3
logic__2135: logic__255
flt_add_dsp__18: flt_add_dsp
xbip_pipe_v3_0_6_viv__parameterized31__81: xbip_pipe_v3_0_6_viv__parameterized31
reg__7112: reg__7112
reg__9289: reg__4
reg__4811: reg__4811
reg__1104: reg__1104
reg__4168: reg__4168
reg__9664: reg__11
carry_chain__parameterized2__22: carry_chain__parameterized2
logic__3107: logic__251
reg__7878: reg__7878
delay__parameterized6__179: delay__parameterized6
reg__2747: reg__2747
reg__3122: reg__3122
flt_dec_op_lat__2: flt_dec_op_lat
xbip_pipe_v3_0_6_viv__parameterized49__67: xbip_pipe_v3_0_6_viv__parameterized49
reg__8481: reg__15
reg__9708: reg__13
delay__parameterized5__190: delay__parameterized5
muxpart__182: muxpart__2
reg__9057: reg__10
reg__628: reg__628
delay__parameterized4__6: delay__parameterized4
logic__5552: logic__340
logic__3124: logic__210
delay__parameterized0__923: delay__parameterized0
delay__parameterized14__30: delay__parameterized14
reg__5048: reg__5048
logic__4454: logic__245
reg__2049: reg__2049
reg__2299: reg__2299
reg__344: reg__344
xbip_pipe_v3_0_6_viv__parameterized47__40: xbip_pipe_v3_0_6_viv__parameterized47
delay__parameterized18__20: delay__parameterized18
case__12: case__12
reg__232: reg__232
xbip_pipe_v3_0_6_viv__parameterized7__233: xbip_pipe_v3_0_6_viv__parameterized7
reg__7416: reg__7416
flt_dec_op_lat__3: flt_dec_op_lat
reg__3624: reg__3624
delay__parameterized11__9: delay__parameterized11
logic__2972: logic__56
logic__4520: logic__18
delay__parameterized4__155: delay__parameterized4
reg__775: reg__775
delay__parameterized16__39: delay__parameterized16
case__884: case__2
reg__3688: reg__3688
xbip_pipe_v3_0_6_viv__parameterized3__523: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__854: delay__parameterized0
reg__3675: reg__3675
delay__parameterized17__54: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized58__20: xbip_pipe_v3_0_6_viv__parameterized58
logic__3164: logic__82
reg__5819: reg__5819
delay__parameterized28__6: delay__parameterized28
reg__721: reg__721
L3_up_L2_WEIGHTS_12: L3_up_L2_WEIGHTS_12
xbip_pipe_v3_0_6_viv__parameterized7__204: xbip_pipe_v3_0_6_viv__parameterized7
logic__2268: logic__88
xbip_pipe_v3_0_6_viv__parameterized35__32: xbip_pipe_v3_0_6_viv__parameterized35
reg__4449: reg__4449
xbip_pipe_v3_0_6_viv__parameterized31__202: xbip_pipe_v3_0_6_viv__parameterized31
reg__110: reg__110
xbip_pipe_v3_0_6_viv__parameterized47__26: xbip_pipe_v3_0_6_viv__parameterized47
logic__237: logic__237
flt_add__18: flt_add
logic__2233: logic__207
reg__6090: reg__6090
xbip_pipe_v3_0_6_viv__parameterized11__274: xbip_pipe_v3_0_6_viv__parameterized11
reg__4311: reg__4311
delay__parameterized18__123: delay__parameterized18
logic__4224: logic__287
reg__5624: reg__5624
norm_and_round_dsp48e1_sgl__30: norm_and_round_dsp48e1_sgl
reg__978: reg__978
L2_up_L1_WEIGHTS_96_rom: L2_up_L1_WEIGHTS_96_rom
flt_mult__14: flt_mult
xbip_pipe_v3_0_6_viv__parameterized43__27: xbip_pipe_v3_0_6_viv__parameterized43
logic__3108: logic__250
L2_up_L1_WEIGHTS_56: L2_up_L1_WEIGHTS_56
delay__parameterized15__15: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized31__183: xbip_pipe_v3_0_6_viv__parameterized31
reg__5800: reg__5800
reg__2424: reg__2424
logic__2996: logic__352
logic__2594: logic__193
xbip_pipe_v3_0_6_viv__parameterized3__1035: xbip_pipe_v3_0_6_viv__parameterized3
reg__419: reg__419
logic__2401: logic__289
delay__parameterized0__197: delay__parameterized0
carry_chain__parameterized4__28: carry_chain__parameterized4
reg__1651: reg__1651
logic__5145: logic__97
reg__8411: reg__4
logic__2826: logic
reg__8593: reg__4
delay__parameterized0__356: delay__parameterized0
delay__parameterized63__1: delay__parameterized63
L2_up_L1_WEIGHTS_64_rom: L2_up_L1_WEIGHTS_64_rom
reg__774: reg__774
logic__3452: logic__245
reg__4669: reg__4669
delay__parameterized4__93: delay__parameterized4
delay__parameterized38__19: delay__parameterized38
carry_chain__parameterized5__44: carry_chain__parameterized5
reg__3992: reg__3992
reg__6725: reg__6725
reg__2202: reg__2202
reg__3892: reg__3892
reg__2406: reg__2406
datapath__372: datapath__5
logic__5509: logic__143
delay__parameterized15__78: delay__parameterized15
reg__5772: reg__5772
delay__parameterized0__591: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized55__11: xbip_pipe_v3_0_6_viv__parameterized55
logic__2188: logic__100
L3_up_L2_WEIGHTS_1_rom: L3_up_L2_WEIGHTS_1_rom
logic__2524: logic__355
xbip_pipe_v3_0_6_viv__parameterized68__24: xbip_pipe_v3_0_6_viv__parameterized68
logic__1857: logic__18
reg__8165: reg__8165
keep__780: keep__3
logic__3074: logic__163
reg__779: reg__779
delay__parameterized0__565: delay__parameterized0
reg__9152: reg__4
delay__parameterized29__8: delay__parameterized29
reg__284: reg__284
delay__parameterized18__147: delay__parameterized18
reg__2577: reg__2577
logic__706: logic__706
logic__3966: logic__398
L3_up_L2_WEIGHTS_26: L3_up_L2_WEIGHTS_26
logic__3085: logic__91
xbip_pipe_v3_0_6_viv__parameterized3__1047: xbip_pipe_v3_0_6_viv__parameterized3
reg__2433: reg__2433
norm_and_round_dsp48e1_sgl__6: norm_and_round_dsp48e1_sgl
reg__3977: reg__3977
case__1023: case__21
reg__8137: reg__8137
delay__parameterized36__103: delay__parameterized36
compare__25: compare
logic__2092: logic__196
logic__4049: logic__287
keep__790: keep__7
L3_up_L2_WEIGHTS_0: L3_up_L2_WEIGHTS_0
reg__1855: reg__1855
keep__975: keep__16
case__94: case__94
logic__5354: logic__60
case__256: case
xbip_pipe_v3_0_6_viv__parameterized47__29: xbip_pipe_v3_0_6_viv__parameterized47
reg__5687: reg__5687
delay__55: delay
extrom__129: extrom__129
xbip_pipe_v3_0_6_viv__parameterized17__24: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized11__39: xbip_pipe_v3_0_6_viv__parameterized11
logic__5231: logic__60
reg__5764: reg__5764
delay__parameterized27__27: delay__parameterized27
logic__3666: logic__207
keep__157: keep__6
case__779: case__28
L3_up_L2_WEIGHTS_11: L3_up_L2_WEIGHTS_11
reg__2556: reg__2556
xbip_pipe_v3_0_6_viv__parameterized49__35: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized1__43: xbip_pipe_v3_0_6_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized51__15: xbip_pipe_v3_0_6_viv__parameterized51
flt_add_exp_sp__16: flt_add_exp_sp
delay__parameterized20__4: delay__parameterized20
logic__5265: logic__326
datapath__480: datapath__16
reg__9060: reg__3
logic__3306: logic__394
reg__9819: reg__4
delay__parameterized29__101: delay__parameterized29
reg__6841: reg__6841
muxpart__536: muxpart__7
xbip_pipe_v3_0_6_viv__parameterized3__759: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized9__23: delay__parameterized9
delay__parameterized0__960: delay__parameterized0
reg__1158: reg__1158
reg__2957: reg__2957
xbip_pipe_v3_0_6_viv__parameterized3__962: xbip_pipe_v3_0_6_viv__parameterized3
logic__3777: logic__88
delay__parameterized33__61: delay__parameterized33
delay__parameterized36__158: delay__parameterized36
logic__4963: logic__205
delay__parameterized8__133: delay__parameterized8
logic__4243: logic__355
xbip_pipe_v3_0_6_viv__parameterized3__487: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized31__13: xbip_pipe_v3_0_6_viv__parameterized31
reg__4559: reg__4559
reg__5017: reg__5017
delay__parameterized7__45: delay__parameterized7
reg__6165: reg__6165
dsp48e1_wrapper__19: dsp48e1_wrapper
norm_and_round_dsp48e1_sgl__5: norm_and_round_dsp48e1_sgl
reg__5407: reg__5407
reg__7846: reg__7846
xbip_pipe_v3_0_6_viv__parameterized3__1050: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized9__57: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized3__250: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__27: muxpart__27
reg__1605: reg__1605
reg__9922: reg__7751
logic__5266: logic__321
flt_add__28: flt_add
delay__parameterized6__87: delay__parameterized6
muxpart__57: muxpart__57
reg__655: reg__655
delay__parameterized34__18: delay__parameterized34
reg__2015: reg__2015
reg__1073: reg__1073
logic__795: logic__795
reg__6067: reg__6067
logic__5517: logic__88
reg__2928: reg__2928
delay__parameterized33__83: delay__parameterized33
delay__parameterized0__323: delay__parameterized0
datapath__469: datapath__10
reg__1489: reg__1489
reg__4023: reg__4023
delay__parameterized7__2: delay__parameterized7
case__943: case__14
xbip_pipe_v3_0_6_viv__parameterized29__49: xbip_pipe_v3_0_6_viv__parameterized29
reg__4014: reg__4014
delay__parameterized33__120: delay__parameterized33
logic__5233: logic__56
logic__2400: logic__290
keep__94: keep__11
delay__parameterized30__188: delay__parameterized30
reg__3202: reg__3202
delay__parameterized0__49: delay__parameterized0
reg__3506: reg__3506
logic__996: logic__996
delay__parameterized4__113: delay__parameterized4
delay__parameterized36__124: delay__parameterized36
reg__4539: reg__4539
reg__9068: reg__12
delay__parameterized9__101: delay__parameterized9
reg__6722: reg__6722
reg__5466: reg__5466
reg__4480: reg__4480
logic__4413: logic__193
delay__parameterized16__24: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized49__233: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized30__168: delay__parameterized30
logic__3723: logic__250
logic__2282: logic__13
logic__2168: logic__196
flt_add__8: flt_add
logic__2091: logic__197
reg__6394: reg__6394
reg__6339: reg__6339
logic__2840: logic__224
reg__714: reg__714
delay__parameterized31__28: delay__parameterized31
delay__parameterized0__647: delay__parameterized0
logic__949: logic__949
delay__parameterized41__28: delay__parameterized41
case__818: case
xbip_pipe_v3_0_6_viv__parameterized15__70: xbip_pipe_v3_0_6_viv__parameterized15
reg__93: reg__93
delay__parameterized0__348: delay__parameterized0
logic__5420: logic__387
logic__3075: logic__158
delay__parameterized36__99: delay__parameterized36
reg__5003: reg__5003
logic__4583: logic__221
reg__9766: reg__6
muxpart__125: muxpart__125
logic__2494: logic__301
L3_up_L2_WEIGHTS_27_rom: L3_up_L2_WEIGHTS_27_rom
logic__3667: logic__206
logic__2414: logic__408
logic__1991: logic__231
logic__5551: logic__349
delay__parameterized15__116: delay__parameterized15
delay__parameterized18__62: delay__parameterized18
delay__parameterized0__47: delay__parameterized0
case__552: case__20
reg__5856: reg__5856
reg__5150: reg__5150
logic__2362: logic__13
reg__5561: reg__5561
floating_point_v7_1_8_viv__parameterized1__23: floating_point_v7_1_8_viv__parameterized1
reg__2580: reg__2580
muxpart__406: muxpart__7
delay__parameterized41__30: delay__parameterized41
reg__5038: reg__5038
reg__6554: reg__6554
reg__4638: reg__4638
logic__2973: logic__48
xbip_pipe_v3_0_6_viv__parameterized11__18: xbip_pipe_v3_0_6_viv__parameterized11
reg__283: reg__283
datapath__470: datapath__9
reg__2974: reg__2974
reg__7741: reg__7741
keep__215: keep__2
reg__6846: reg__6846
flt_round_dsp_opt_full__2: flt_round_dsp_opt_full
reg__3306: reg__3306
reg__9084: reg__13
xbip_pipe_v3_0_6_viv__parameterized11__277: xbip_pipe_v3_0_6_viv__parameterized11
logic__3519: logic__13
reg__8133: reg__8133
reg__2321: reg__2321
reg__3431: reg__3431
xbip_pipe_v3_0_6_viv__parameterized11__315: xbip_pipe_v3_0_6_viv__parameterized11
logic__2363: logic
delay__parameterized6__163: delay__parameterized6
reg__2628: reg__2628
reg__9061: reg__2
delay__parameterized0__101: delay__parameterized0
delay__parameterized0__373: delay__parameterized0
logic__971: logic__971
xbip_pipe_v3_0_6_viv__parameterized33__2: xbip_pipe_v3_0_6_viv__parameterized33
delay__parameterized33__15: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized37__9: xbip_pipe_v3_0_6_viv__parameterized37
xbip_pipe_v3_0_6_viv__parameterized3__761: xbip_pipe_v3_0_6_viv__parameterized3
datapath__195: datapath__12
keep__510: keep__3
logic__1343: logic__1343
logic__2252: logic__176
logic__677: logic__677
xbip_pipe_v3_0_6_viv__parameterized41__63: xbip_pipe_v3_0_6_viv__parameterized41
delay__parameterized0__414: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__409: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized9__210: delay__parameterized9
keep__896: keep__11
reg__1449: reg__1449
delay__parameterized27__68: delay__parameterized27
logic__1973: logic__22
xbip_pipe_v3_0_6_viv__parameterized9__22: xbip_pipe_v3_0_6_viv__parameterized9
case__1010: case__4
logic__3837: logic__176
reg__2258: reg__2258
xbip_pipe_v3_0_6_viv__parameterized25__36: xbip_pipe_v3_0_6_viv__parameterized25
keep__156: keep__7
logic__4930: logic__270
reg__9450: reg__13
muxpart__487: muxpart__7
xbip_pipe_v3_0_6_viv__parameterized3__939: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized39__13: delay__parameterized39
case__624: case__19
logic__5418: logic__394
case__893: case__12
delay__parameterized32__11: delay__parameterized32
reg__1277: reg__1277
reg__1040: reg__1040
logic__5030: logic__214
reg__4176: reg__4176
reg__7774: reg__7774
delay__parameterized20__80: delay__parameterized20
compare_eq_im__parameterized1__50: compare_eq_im__parameterized1
flt_mult__25: flt_mult
datapath__371: datapath__6
reg__5574: reg__5574
xbip_pipe_v3_0_6_viv__parameterized1__74: xbip_pipe_v3_0_6_viv__parameterized1
delay__parameterized18__26: delay__parameterized18
case__545: case__27
floating_point_v7_1_8_viv__parameterized1__16: floating_point_v7_1_8_viv__parameterized1
reg__3503: reg__3503
datapath__220: datapath__4
delay__parameterized16__16: delay__parameterized16
delay__parameterized4__23: delay__parameterized4
reg__718: reg__718
L2_up_L1_WEIGHTS_54: L2_up_L1_WEIGHTS_54
case__108: case__108
delay__parameterized16__3: delay__parameterized16
delay__parameterized5__160: delay__parameterized5
reg__1747: reg__1747
reg__8099: reg__8099
delay__parameterized30__110: delay__parameterized30
reg__7793: reg__7793
reg__8968: reg__6
delay__parameterized0__552: delay__parameterized0
reg__1756: reg__1756
muxpart__18: muxpart__18
reg__8431: reg__4
L3_up_L2_WEIGHTS_28: L3_up_L2_WEIGHTS_28
logic__4220: logic__22
muxpart__68: muxpart__68
delay__parameterized6__77: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized1__3: xbip_pipe_v3_0_6_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized27__30: xbip_pipe_v3_0_6_viv__parameterized27
delay__parameterized15__102: delay__parameterized15
logic__1806: logic__210
reg__7515: reg__7515
reg__7943: reg__7943
delay__parameterized0__206: delay__parameterized0
keep__665: keep__6
DNN_up_fmul_32ns_ibs__11: DNN_up_fmul_32ns_ibs
datapath__471: datapath__8
logic__1584: logic__1584
delay__parameterized33__130: delay__parameterized33
keep__947: keep__6
case__350: case__26
reg__2615: reg__2615
case__181: case__7
xbip_pipe_v3_0_6_viv__parameterized7__29: xbip_pipe_v3_0_6_viv__parameterized7
logic__747: logic__747
xbip_pipe_v3_0_6_viv__parameterized29__91: xbip_pipe_v3_0_6_viv__parameterized29
special_detect__34: special_detect
delay__parameterized0__26: delay__parameterized0
reg__3933: reg__3933
xbip_pipe_v3_0_6_viv__parameterized60__27: xbip_pipe_v3_0_6_viv__parameterized60
xbip_pipe_v3_0_6_viv__parameterized49__181: xbip_pipe_v3_0_6_viv__parameterized49
fix_mult__13: fix_mult
flt_mult_exp__28: flt_mult_exp
norm_and_round_dsp48e1_sgl__25: norm_and_round_dsp48e1_sgl
xbip_pipe_v3_0_6_viv__parameterized41__43: xbip_pipe_v3_0_6_viv__parameterized41
logic__1546: logic__1546
dsp48e1_wrapper__21: dsp48e1_wrapper
logic__2211: logic__255
delay__parameterized8__90: delay__parameterized8
delay__parameterized8__37: delay__parameterized8
reg__9762: reg__23
reg__2215: reg__2215
case__1024: case__20
reg__6089: reg__6089
logic__1028: logic__1028
reg__9570: reg__11
logic__4067: logic__377
xbip_pipe_v3_0_6_viv__parameterized19__14: xbip_pipe_v3_0_6_viv__parameterized19
reg__1411: reg__1411
reg__6199: reg__6199
keep__76: keep__7
special_detect__56: special_detect
xbip_pipe_v3_0_6_viv__parameterized3__1093: xbip_pipe_v3_0_6_viv__parameterized3
reg__2683: reg__2683
xbip_pipe_v3_0_6_viv__parameterized33__23: xbip_pipe_v3_0_6_viv__parameterized33
reg__8128: reg__8128
reg__3282: reg__3282
xbip_pipe_v3_0_6_viv__parameterized7__5: xbip_pipe_v3_0_6_viv__parameterized7
logic__2678: logic__255
reg__4144: reg__4144
reg__9719: reg__4
DNN_up_fadd_32ns_hbi__15: DNN_up_fadd_32ns_hbi
reg__8540: reg__20
compare__20: compare
delay__parameterized41__4: delay__parameterized41
xbip_pipe_v3_0_6_viv__parameterized9__104: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized3__1261: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__1186: xbip_pipe_v3_0_6_viv__parameterized3
logic__641: logic__641
reg__6539: reg__6539
reg__1964: reg__1964
logic__5489: logic__203
datapath__579: datapath__2
case__59: case__59
xbip_pipe_v3_0_6_viv__parameterized1__46: xbip_pipe_v3_0_6_viv__parameterized1
extrom__114: extrom__114
xbip_pipe_v3_0_6_viv__parameterized37__30: xbip_pipe_v3_0_6_viv__parameterized37
reg__8898: reg__23
flt_dec_op__7: flt_dec_op
flt_add_exp_sp__18: flt_add_exp_sp
reg__6343: reg__6343
xbip_pipe_v3_0_6_viv__parameterized25__24: xbip_pipe_v3_0_6_viv__parameterized25
reg__3735: reg__3735
DNN_up_fmul_32ns_ibs__20: DNN_up_fmul_32ns_ibs
reg__801: reg__801
reg__8631: reg
delay__parameterized0__788: delay__parameterized0
logic__4532: logic__378
xbip_pipe_v3_0_6_viv__parameterized13__55: xbip_pipe_v3_0_6_viv__parameterized13
logic__5291: logic__252
logic__2969: logic__76
xbip_pipe_v3_0_6_viv__parameterized3__1148: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized31__229: xbip_pipe_v3_0_6_viv__parameterized31
reg__6253: reg__6253
xbip_pipe_v3_0_6_viv__parameterized7__121: xbip_pipe_v3_0_6_viv__parameterized7
case__83: case__83
xbip_pipe_v3_0_6_viv__parameterized3__837: xbip_pipe_v3_0_6_viv__parameterized3
reg__2942: reg__2942
DNN_up_ap_fmul_2_max_dsp_32__6: DNN_up_ap_fmul_2_max_dsp_32
reg__9162: reg__22
delay__parameterized50__12: delay__parameterized50
logic__3563: logic__193
reg__7568: reg__7568
muxpart__379: muxpart__3
keep__499: keep__4
xbip_pipe_v3_0_6_viv__parameterized3__87: xbip_pipe_v3_0_6_viv__parameterized3
L2_up_L1_WEIGHTS_70_rom: L2_up_L1_WEIGHTS_70_rom
reg__8841: reg__12
reg__767: reg__767
reg__7845: reg__7845
delay__75: delay
logic__1283: logic__1283
carry_chain__parameterized0__1: carry_chain__parameterized0
xbip_pipe_v3_0_6_viv__parameterized43__17: xbip_pipe_v3_0_6_viv__parameterized43
delay__parameterized4__28: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized47__55: xbip_pipe_v3_0_6_viv__parameterized47
xbip_pipe_v3_0_6_viv__parameterized13__10: xbip_pipe_v3_0_6_viv__parameterized13
reg__302: reg__302
logic__3906: logic__289
xbip_pipe_v3_0_6_viv__parameterized35__8: xbip_pipe_v3_0_6_viv__parameterized35
delay__parameterized6__50: delay__parameterized6
logic__1855: logic__25
delay__parameterized9__18: delay__parameterized9
reg__5625: reg__5625
reg__6106: reg__6106
reg__2763: reg__2763
xbip_pipe_v3_0_6_viv__parameterized5__22: xbip_pipe_v3_0_6_viv__parameterized5
delay__parameterized9__175: delay__parameterized9
reg__6031: reg__6031
reg__3965: reg__3965
delay__parameterized36__83: delay__parameterized36
reg__4476: reg__4476
reg__9447: reg__16
reg__3546: reg__3546
reg__2077: reg__2077
delay__parameterized7__59: delay__parameterized7
reg__8485: reg__6
reg__4197: reg__4197
delay__parameterized51__12: delay__parameterized51
logic__3425: logic__306
reg__4749: reg__4749
keep__87: keep__2
xbip_pipe_v3_0_6_viv__parameterized49__75: xbip_pipe_v3_0_6_viv__parameterized49
reg__5248: reg__5248
flt_dec_op__18: flt_dec_op
delay__parameterized27__25: delay__parameterized27
muxpart__420: muxpart__9
logic__2234: logic__206
logic__2022: logic__193
reg__1570: reg__1570
reg__2635: reg__2635
carry_chain__parameterized4__20: carry_chain__parameterized4
delay__parameterized4__16: delay__parameterized4
reg__9407: reg__22
reg__7861: reg__7861
carry_chain__16: carry_chain
logic__5361: logic__13
reg__8678: reg__4
xbip_pipe_v3_0_6_viv__parameterized7__69: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized34__1: delay__parameterized34
datapath__221: datapath__3
case__704: case__29
reg__611: reg__611
case__166: case__22
logic__5230: logic__76
keep__813: keep__4
logic__3520: logic
xbip_pipe_v3_0_6_viv__parameterized29__8: xbip_pipe_v3_0_6_viv__parameterized29
logic__3665: logic__208
muxpart__206: muxpart
logic__4371: logic__263
logic__1786: logic__256
reg__1155: reg__1155
reg__1805: reg__1805
datapath__161: datapath__12
L3_up_L2_WEIGHTS_13: L3_up_L2_WEIGHTS_13
reg__4077: reg__4077
xbip_pipe_v3_0_6_viv__parameterized3__642: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__1051: xbip_pipe_v3_0_6_viv__parameterized3
reg__7273: reg__7273
reg__5939: reg__5939
logic__3595: logic__13
reg__5945: reg__5945
reg__968: reg__968
reg__4205: reg__4205
reg__3275: reg__3275
reg__8707: reg__4
reg__92: reg__92
reg__131: reg__131
delay__parameterized18__49: delay__parameterized18
reg__5955: reg__5955
delay__parameterized0__961: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized17__94: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized33__10: xbip_pipe_v3_0_6_viv__parameterized33
reg__4002: reg__4002
reg__5127: reg__5127
reg__788: reg__788
reg__9521: reg__7
reg__9058: reg__9
xbip_pipe_v3_0_6_viv__parameterized15__166: xbip_pipe_v3_0_6_viv__parameterized15
reg__6703: reg__6703
reg__5679: reg__5679
datapath__162: datapath__11
logic__163: logic__163
L3_up_L2_WEIGHTS_14: L3_up_L2_WEIGHTS_14
xbip_pipe_v3_0_6_viv__parameterized3__1080: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized11__50: delay__parameterized11
case__825: case__12
delay__parameterized18__169: delay__parameterized18
delay__parameterized30__215: delay__parameterized30
reg__9171: reg__31
xbip_pipe_v3_0_6_viv__parameterized3__544: xbip_pipe_v3_0_6_viv__parameterized3
case__551: case__21
xbip_pipe_v3_0_6_viv__parameterized35__45: xbip_pipe_v3_0_6_viv__parameterized35
reg__3968: reg__3968
keep__501: keep
delay__parameterized21__17: delay__parameterized21
flt_mult_round__21: flt_mult_round
delay__parameterized12__28: delay__parameterized12
logic__2281: logic__18
reg__62: reg__62
logic__1803: logic__213
reg__489: reg__489
delay__parameterized5__166: delay__parameterized5
reg__4743: reg__4743
delay__parameterized36__39: delay__parameterized36
delay__parameterized38__37: delay__parameterized38
xbip_pipe_v3_0_6_viv__parameterized29__152: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized4__92: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized29__45: xbip_pipe_v3_0_6_viv__parameterized29
datapath__234: datapath__7
keep__845: keep__2
reg__949: reg__949
DNN_up_ap_fmul_2_max_dsp_32__26: DNN_up_ap_fmul_2_max_dsp_32
reg__6107: reg__6107
xbip_pipe_v3_0_6_viv__parameterized3__654: xbip_pipe_v3_0_6_viv__parameterized3
DNN_up_ap_fmul_2_max_dsp_32__24: DNN_up_ap_fmul_2_max_dsp_32
reg__9290: reg__19
xbip_pipe_v3_0_6_viv__parameterized55__5: xbip_pipe_v3_0_6_viv__parameterized55
reg__426: reg__426
delay__parameterized30__48: delay__parameterized30
logic__1699: logic__373
reg__9720: reg__4
reg__7190: reg__7190
xbip_pipe_v3_0_6_viv__parameterized41__50: xbip_pipe_v3_0_6_viv__parameterized41
logic__4201: logic__138
reg__1510: reg__1510
delay__parameterized0__560: delay__parameterized0
reg__7249: reg__7249
L2_up_L1_WEIGHTS_98_rom: L2_up_L1_WEIGHTS_98_rom
case__291: case__3
xbip_pipe_v3_0_6_viv__10: xbip_pipe_v3_0_6_viv
L3_up_L2_WEIGHTS_18: L3_up_L2_WEIGHTS_18
reg__3469: reg__3469
reg__3581: reg__3581
delay__parameterized36__70: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized88__11: xbip_pipe_v3_0_6_viv__parameterized88
reg__9695: reg__4
logic__5273: logic__301
reg__9062: reg__1
reg__4946: reg__4946
logic__2875: logic__163
xbip_pipe_v3_0_6_viv__parameterized9__9: xbip_pipe_v3_0_6_viv__parameterized9
logic__2093: logic__195
reg__1764: reg__1764
datapath__319: datapath__7
delay__parameterized0__303: delay__parameterized0
reg__6774: reg__6774
reg__7547: reg__7547
xbip_pipe_v3_0_6_viv__parameterized72__16: xbip_pipe_v3_0_6_viv__parameterized72
reg__4256: reg__4256
delay__parameterized0__322: delay__parameterized0
reg__1030: reg__1030
xbip_pipe_v3_0_6_viv__parameterized58__25: xbip_pipe_v3_0_6_viv__parameterized58
delay__parameterized36__13: delay__parameterized36
delay__parameterized31__9: delay__parameterized31
delay__parameterized5__82: delay__parameterized5
keep__199: keep__12
reg__3259: reg__3259
reg__8800: reg__3
delay__parameterized20__8: delay__parameterized20
delay__parameterized0__556: delay__parameterized0
reg__5098: reg__5098
xbip_pipe_v3_0_6_viv__parameterized31__29: xbip_pipe_v3_0_6_viv__parameterized31
reg__4856: reg__4856
logic__475: logic__475
delay__parameterized6__177: delay__parameterized6
keep__509: keep__6
reg__8432: reg__4
reg__2585: reg__2585
logic__4259: logic__302
delay__parameterized20__46: delay__parameterized20
extrom__85: extrom__85
delay__parameterized19__9: delay__parameterized19
reg__8524: reg__5
xbip_pipe_v3_0_6_viv__parameterized31__208: xbip_pipe_v3_0_6_viv__parameterized31
reg__2309: reg__2309
flt_add_dsp__19: flt_add_dsp
delay__parameterized0__885: delay__parameterized0
datapath__310: datapath__16
datapath__196: datapath__11
logic__1745: logic__374
reg__5192: reg__5192
reg__1147: reg__1147
delay__parameterized0__233: delay__parameterized0
reg__4357: reg__4357
delay__parameterized35__28: delay__parameterized35
logic__3501: logic__100
reg__8248: reg__28
delay__parameterized35__14: delay__parameterized35
delay__parameterized0__239: delay__parameterized0
datapath__232: datapath__9
xbip_pipe_v3_0_6_viv__parameterized3__1146: xbip_pipe_v3_0_6_viv__parameterized3
reg__1614: reg__1614
keep__974: keep__17
xbip_pipe_v3_0_6_viv__parameterized3__867: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized9__61: delay__parameterized9
reg__5329: reg__5329
logic__4964: logic__204
xbip_pipe_v3_0_6_viv__parameterized3__490: xbip_pipe_v3_0_6_viv__parameterized3
keep__903: keep__2
reg__1415: reg__1415
xbip_pipe_v3_0_6_viv__parameterized3__686: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized49__109: xbip_pipe_v3_0_6_viv__parameterized49
muxpart__247: muxpart__2
logic__5235: logic__25
DNN_up_fmul_32ns_ibs__21: DNN_up_fmul_32ns_ibs
xbip_pipe_v3_0_6_viv__parameterized3__13: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__679: delay__parameterized0
reg__973: reg__973
datapath__159: datapath__14
L3_up_L2_WEIGHTS_16: L3_up_L2_WEIGHTS_16
compare_eq_im__parameterized1__31: compare_eq_im__parameterized1
reg__4285: reg__4285
delay__parameterized19__23: delay__parameterized19
reg__2484: reg__2484
logic__3683: logic__172
xbip_pipe_v3_0_6_viv__parameterized31__169: xbip_pipe_v3_0_6_viv__parameterized31
logic__2166: logic__198
delay__parameterized9__91: delay__parameterized9
compare_eq_im__parameterized1__28: compare_eq_im__parameterized1
logic__4066: logic__378
xbip_pipe_v3_0_6_viv__parameterized11__299: xbip_pipe_v3_0_6_viv__parameterized11
reg__3463: reg__3463
delay__parameterized0__863: delay__parameterized0
reg__3339: reg__3339
delay__parameterized11__17: delay__parameterized11
delay__parameterized0__547: delay__parameterized0
delay__parameterized29__58: delay__parameterized29
reg__4398: reg__4398
logic__373: logic__373
reg__1820: reg__1820
reg__1962: reg__1962
reg__61: reg__61
reg__1657: reg__1657
reg__6557: reg__6557
reg__6041: reg__6041
reg__1434: reg__1434
reg__1967: reg__1967
delay__parameterized0__23: delay__parameterized0
delay__parameterized34__14: delay__parameterized34
xbip_pipe_v3_0_6_viv__parameterized13__65: xbip_pipe_v3_0_6_viv__parameterized13
logic__2039: logic__91
logic__2739: logic__78
L3_up_L2_WEIGHTS_19: L3_up_L2_WEIGHTS_19
delay__parameterized15__19: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized31__95: xbip_pipe_v3_0_6_viv__parameterized31
reg__4253: reg__4253
reg__696: reg__696
reg__5410: reg__5410
delay__parameterized8__35: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized29__146: xbip_pipe_v3_0_6_viv__parameterized29
reg__6973: reg__6973
compare_gt__25: compare_gt
delay__parameterized8__153: delay__parameterized8
logic__3060: logic__198
reg__6499: reg__6499
flt_round_dsp_opt_full__27: flt_round_dsp_opt_full
delay__parameterized6__99: delay__parameterized6
reg__7584: reg__7584
reg__657: reg__657
reg__7719: reg__7719
xbip_pipe_v3_0_6_viv__parameterized66__24: xbip_pipe_v3_0_6_viv__parameterized66
logic__4059: logic__399
reg__3587: reg__3587
reg__8351: reg__20
logic__1990: logic__236
xbip_pipe_v3_0_6_viv__parameterized3__15: xbip_pipe_v3_0_6_viv__parameterized3
reg__4092: reg__4092
datapath__163: datapath__10
logic__4719: logic__287
reg__6816: reg__6816
logic__5485: logic__207
logic__3490: logic__172
reg__6189: reg__6189
logic__2501: logic__285
reg__1020: reg__1020
logic__3018: logic__287
logic__3684: logic__171
logic__5274: logic__298
reg__9818: reg__4
reg__6344: reg__6344
reg__6604: reg__6604
reg__989: reg__989
reg__233: reg__233
xbip_pipe_v3_0_6_viv__parameterized3__1005: xbip_pipe_v3_0_6_viv__parameterized3
reg__2559: reg__2559
reg__4135: reg__4135
reg__5027: reg__5027
xbip_pipe_v3_0_6_viv__parameterized3__1243: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__891: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__245: delay__parameterized0
muxpart__52: muxpart__52
keep__368: keep__3
xbip_pipe_v3_0_6_viv__parameterized3__1101: xbip_pipe_v3_0_6_viv__parameterized3
reg__7616: reg__7616
reg__8316: reg__12
datapath__236: datapath__5
delay__parameterized0__743: delay__parameterized0
reg__4483: reg__4483
logic__2974: logic__25
logic__5520: logic__79
xbip_pipe_v3_0_6_viv__parameterized66__16: xbip_pipe_v3_0_6_viv__parameterized66
reg__8410: reg__4
xbip_pipe_v3_0_6_viv__parameterized33__70: xbip_pipe_v3_0_6_viv__parameterized33
reg__4085: reg__4085
logic__759: logic__759
reg__5591: reg__5591
reg__2317: reg__2317
reg__770: reg__770
delay__parameterized33__9: delay__parameterized33
reg__9910: reg__7758
xbip_pipe_v3_0_6_viv__parameterized31__14: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized9__184: xbip_pipe_v3_0_6_viv__parameterized9
reg__7522: reg__7522
reg__9334: reg__6
delay__parameterized6__158: delay__parameterized6
delay__parameterized5__191: delay__parameterized5
reg__2918: reg__2918
xbip_pipe_v3_0_6_viv__parameterized55__127: xbip_pipe_v3_0_6_viv__parameterized55
logic__1742: logic__384
logic__1339: logic__1339
logic__5012: logic__263
delay__parameterized15__59: delay__parameterized15
logic__1769: logic__291
logic__3204: logic__206
xbip_pipe_v3_0_6_viv__parameterized53__15: xbip_pipe_v3_0_6_viv__parameterized53
delay__parameterized38__25: delay__parameterized38
delay__parameterized9__22: delay__parameterized9
keep__331: keep__2
muxpart__287: muxpart__7
reg__9094: reg__4
logic__4127: logic__339
reg__156: reg__156
reg__2791: reg__2791
reg__1445: reg__1445
xbip_pipe_v3_0_6_viv__parameterized17__179: xbip_pipe_v3_0_6_viv__parameterized17
logic__4468: logic__211
reg__5593: reg__5593
reg__4643: reg__4643
delay__parameterized23__23: delay__parameterized23
reg__1103: reg__1103
reg__4280: reg__4280
reg__8250: reg__26
delay__parameterized15__83: delay__parameterized15
delay__parameterized0__787: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized1__27: xbip_pipe_v3_0_6_viv__parameterized1
logic__5521: logic__78
reg__5749: reg__5749
delay__parameterized6__170: delay__parameterized6
delay__parameterized25__14: delay__parameterized25
delay__parameterized0__572: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized47__20: xbip_pipe_v3_0_6_viv__parameterized47
reg__2070: reg__2070
xbip_pipe_v3_0_6_viv__parameterized17__21: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized13__22: xbip_pipe_v3_0_6_viv__parameterized13
reg__5287: reg__5287
special_detect__parameterized0__14: special_detect__parameterized0
delay__parameterized9__200: delay__parameterized9
keep__731: keep__2
carry_chain__parameterized3__31: carry_chain__parameterized3
reg__95: reg__95
logic__2041: logic__85
delay__parameterized0__687: delay__parameterized0
reg__4173: reg__4173
case__1062: case__23
delay__parameterized7__133: delay__parameterized7
reg__3058: reg__3058
delay__parameterized41__13: delay__parameterized41
reg__8193: reg__8193
xbip_pipe_v3_0_6_viv__parameterized3__1008: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized43__8: xbip_pipe_v3_0_6_viv__parameterized43
muxpart__150: muxpart__6
reg__7187: reg__7187
xbip_pipe_v3_0_6_viv__parameterized39__10: xbip_pipe_v3_0_6_viv__parameterized39
xbip_pipe_v3_0_6_viv__parameterized3__460: xbip_pipe_v3_0_6_viv__parameterized3
reg__4429: reg__4429
xbip_pipe_v3_0_6_viv__parameterized55__25: xbip_pipe_v3_0_6_viv__parameterized55
reg__6200: reg__6200
datapath__237: datapath__4
xbip_pipe_v3_0_6_viv__parameterized9__164: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized34__24: delay__parameterized34
reg__1832: reg__1832
reg__5057: reg__5057
flt_add_dsp__13: flt_add_dsp
case__351: case__25
logic__2422: logic__384
reg__7611: reg__7611
reg__9260: reg__5
flt_div_mant_addsub__parameterized0__8: flt_div_mant_addsub__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__1036: xbip_pipe_v3_0_6_viv__parameterized3
datapath__23: datapath__23
logic__2792: logic__176
logic__4932: logic__264
xbip_pipe_v3_0_6_viv__parameterized31__165: xbip_pipe_v3_0_6_viv__parameterized31
reg__1094: reg__1094
logic__2328: logic__195
L3_up_L2_WEIGHTS_27: L3_up_L2_WEIGHTS_27
logic__1713: logic__321
reg__4217: reg__4217
logic__2210: logic__256
reg__7346: reg__7346
xbip_pipe_v3_0_6_viv__parameterized41__30: xbip_pipe_v3_0_6_viv__parameterized41
reg__5276: reg__5276
delay__parameterized0__586: delay__parameterized0
reg__3834: reg__3834
logic__4734: logic__230
logic__2235: logic__205
reg__6452: reg__6452
xbip_pipe_v3_0_6_viv__parameterized49__114: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized35__90: xbip_pipe_v3_0_6_viv__parameterized35
reg__2006: reg__2006
logic__1344: logic__1344
keep__369: keep__2
logic__3294: logic__285
reg__5529: reg__5529
norm_and_round_dsp48e1_sgl__12: norm_and_round_dsp48e1_sgl
reg__551: reg__551
reg__7120: reg__7120
reg__8677: reg__4
reg__745: reg__745
delay__parameterized5__154: delay__parameterized5
reg__8636: reg__27
xbip_pipe_v3_0_6_viv__parameterized15__89: xbip_pipe_v3_0_6_viv__parameterized15
reg__2293: reg__2293
delay__parameterized18__131: delay__parameterized18
case__977: case__18
reg__5972: reg__5972
reg__5649: reg__5649
reg__8556: reg__6
logic__2260: logic__143
case__857: case__10
reg__4814: reg__4814
datapath__268: datapath__7
delay__parameterized37__33: delay__parameterized37
delay__parameterized0__599: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__693: xbip_pipe_v3_0_6_viv__parameterized3
reg__5102: reg__5102
case__1011: case__3
muxpart__380: muxpart__2
logic__3165: logic__79
logic__646: logic__646
logic__4311: logic__289
xbip_pipe_v3_0_6_viv__parameterized3__11: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized31__187: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized33__74: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized3__211: xbip_pipe_v3_0_6_viv__parameterized3
keep__376: keep__7
extrom__151: extrom__151
logic__3086: logic__88
reg__8202: reg__8202
logic__5431: logic__349
reg__6034: reg__6034
delay__parameterized9__195: delay__parameterized9
reg__9740: reg__27
case__1025: case__19
muxpart__419: muxpart__10
reg__1734: reg__1734
logic__1426: logic__1426
reg__6176: reg__6176
floating_point_v7_1_8_viv__15: floating_point_v7_1_8_viv
delay__parameterized64: delay__parameterized64
logic__4466: logic__213
xbip_pipe_v3_0_6_viv__parameterized3__1244: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized6__81: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized1__8: xbip_pipe_v3_0_6_viv__parameterized1
reg__9887: reg__7780
logic__5193: logic__206
delay__parameterized30__77: delay__parameterized30
reg__2769: reg__2769
delay__parameterized8__107: delay__parameterized8
muxpart__187: muxpart__4
reg__9080: reg__17
reg__3078: reg__3078
delay__parameterized8__18: delay__parameterized8
reg__8037: reg__8037
reg__4685: reg__4685
logic__4034: logic__327
xbip_pipe_v3_0_6_viv__parameterized31__89: xbip_pipe_v3_0_6_viv__parameterized31
case__29: case__29
L2_up_L1_WEIGHTS_75_rom: L2_up_L1_WEIGHTS_75_rom
reg__3012: reg__3012
logic__531: logic__531
reg__959: reg__959
logic__5583: logic__262
xbip_pipe_v3_0_6_viv__parameterized39__13: xbip_pipe_v3_0_6_viv__parameterized39
xbip_pipe_v3_0_6_viv__parameterized23__29: xbip_pipe_v3_0_6_viv__parameterized23
lead_zero_encode_shift__12: lead_zero_encode_shift
reg__4418: reg__4418
delay__parameterized15__148: delay__parameterized15
reg__7447: reg__7447
datapath__294: datapath__15
extrom__104: extrom__104
logic__4849: logic__387
reg__2238: reg__2238
xbip_pipe_v3_0_6_viv__parameterized9__190: xbip_pipe_v3_0_6_viv__parameterized9
muxpart__20: muxpart__20
xbip_pipe_v3_0_6_viv__parameterized27__22: xbip_pipe_v3_0_6_viv__parameterized27
case__143: case__23
reg__7802: reg__7802
logic__1485: logic__1485
xbip_pipe_v3_0_6_viv__parameterized47__89: xbip_pipe_v3_0_6_viv__parameterized47
delay__parameterized22__3: delay__parameterized22
compare_eq_im__27: compare_eq_im
delay__parameterized4__99: delay__parameterized4
reg__8900: reg__7
flt_dec_op__22: flt_dec_op
L2_up_L1_WEIGHTS_18_rom: L2_up_L1_WEIGHTS_18_rom
logic__1903: logic__264
logic__4521: logic__13
delay__parameterized42__15: delay__parameterized42
reg__374: reg__374
reg__2764: reg__2764
reg__5902: reg__5902
reg__1684: reg__1684
reg__9911: reg__7757
logic__908: logic__908
logic__671: logic__671
delay__parameterized1__15: delay__parameterized1
logic__4585: logic__214
delay__parameterized18__80: delay__parameterized18
delay__parameterized17__83: delay__parameterized17
reg__530: reg__530
xbip_pipe_v3_0_6_viv__parameterized29__104: xbip_pipe_v3_0_6_viv__parameterized29
keep__498: keep__5
reg__6462: reg__6462
xbip_pipe_v3_0_6_viv__parameterized33__92: xbip_pipe_v3_0_6_viv__parameterized33
L3_up_L2_WEIGHTS_10: L3_up_L2_WEIGHTS_10
reg__2641: reg__2641
delay__parameterized23__26: delay__parameterized23
reg__540: reg__540
delay__parameterized9__215: delay__parameterized9
delay__parameterized30__173: delay__parameterized30
reg__4705: reg__4705
logic__4737: logic__222
reg__4819: reg__4819
reg__5983: reg__5983
logic__3437: logic__287
logic__5342: logic__128
datapath__197: datapath__10
extrom__139: extrom__139
delay__parameterized6__1: delay__parameterized6
logic__2441: logic__312
carry_chain__parameterized3__44: carry_chain__parameterized3
reg__5268: reg__5268
dsp48e1_wrapper__parameterized1__25: dsp48e1_wrapper__parameterized1
logic__3317: logic__355
muxpart__439: muxpart__9
keep__318: keep__3
xbip_pipe_v3_0_6_viv__parameterized45__17: xbip_pipe_v3_0_6_viv__parameterized45
xbip_pipe_v3_0_6_viv__parameterized56__16: xbip_pipe_v3_0_6_viv__parameterized56
reg__5571: reg__5571
delay__parameterized11__14: delay__parameterized11
reg__5139: reg__5139
logic__1858: logic__13
logic__408: logic__408
reg__5688: reg__5688
compare_eq_im__2: compare_eq_im
logic__748: logic__748
reg__3159: reg__3159
compare__23: compare
L2_up__GB4: L2_up__GB4
logic__4694: logic__148
reg__2988: reg__2988
delay__parameterized0__584: delay__parameterized0
reg__1052: reg__1052
delay__parameterized5__22: delay__parameterized5
logic__2324: logic__199
delay__parameterized30__230: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized9__177: xbip_pipe_v3_0_6_viv__parameterized9
L3_up_L2_WEIGHTS_17: L3_up_L2_WEIGHTS_17
delay__parameterized6__40: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized7__100: xbip_pipe_v3_0_6_viv__parameterized7
reg__5020: reg__5020
reg__4935: reg__4935
reg__5307: reg__5307
logic__3721: logic__252
reg__3906: reg__3906
xbip_pipe_v3_0_6_viv__15: xbip_pipe_v3_0_6_viv
logic__1029: logic__1029
reg__3378: reg__3378
xbip_pipe_v3_0_6_viv__parameterized9__180: xbip_pipe_v3_0_6_viv__parameterized9
reg__4969: reg__4969
reg__7988: reg__7988
xbip_pipe_v3_0_6_viv__parameterized72__30: xbip_pipe_v3_0_6_viv__parameterized72
logic__5285: logic__191
xbip_pipe_v3_0_6_viv__parameterized21__6: xbip_pipe_v3_0_6_viv__parameterized21
logic__5362: logic
reg__6566: reg__6566
reg__4347: reg__4347
xbip_pipe_v3_0_6_viv__parameterized29__121: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized64__6: xbip_pipe_v3_0_6_viv__parameterized64
case__760: case__6
logic__4581: logic__223
reg__7784: reg__7784
case__346: case__19
reg__1404: reg__1404
carry_chain__30: carry_chain
delay__parameterized11__51: delay__parameterized11
xbip_pipe_v3_0_6_viv__parameterized49__180: xbip_pipe_v3_0_6_viv__parameterized49
reg__7550: reg__7550
xbip_pipe_v3_0_6_viv__parameterized11__84: xbip_pipe_v3_0_6_viv__parameterized11
logic__1647: logic__387
delay__parameterized7__101: delay__parameterized7
case__1092: case__23
logic__2477: logic__355
reg__6704: reg__6704
case__331: case__23
reg__7028: reg__7028
reg__5706: reg__5706
muxpart__522: muxpart__5
xbip_pipe_v3_0_6_viv__parameterized3__648: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized37__20: xbip_pipe_v3_0_6_viv__parameterized37
logic__4442: logic__25
reg__8284: reg__28
xbip_pipe_v3_0_6_viv__parameterized3__105: xbip_pipe_v3_0_6_viv__parameterized3
logic__5272: logic__302
logic__4736: logic__223
logic__5396: logic__306
case__305: case__8
delay__parameterized4__19: delay__parameterized4
reg__1561: reg__1561
reg__6053: reg__6053
reg__3366: reg__3366
logic__1716: logic__307
xbip_pipe_v3_0_6_viv__parameterized49__59: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized30__111: delay__parameterized30
reg__5124: reg__5124
reg__8090: reg__8090
xbip_pipe_v3_0_6_viv__parameterized9__136: xbip_pipe_v3_0_6_viv__parameterized9
logic__4295: logic__337
logic__652: logic__652
reg__193: reg__193
reg__2303: reg__2303
reg__7963: reg__7963
xbip_pipe_v3_0_6_viv__parameterized3__887: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__566: xbip_pipe_v3_0_6_viv__parameterized3
logic__4977: logic__176
logic__2262: logic__133
xbip_pipe_v3_0_6_viv__parameterized9__185: xbip_pipe_v3_0_6_viv__parameterized9
reg__2439: reg__2439
delay__parameterized0__917: delay__parameterized0
delay__parameterized0__226: delay__parameterized0
delay__53: delay
delay__parameterized8__61: delay__parameterized8
logic__2321: logic__202
logic__4945: logic__237
reg__2208: reg__2208
logic__4390: logic__213
reg__1175: reg__1175
reg__4575: reg__4575
case__307: case__6
delay__parameterized0__633: delay__parameterized0
reg__9141: reg__20
L2_up_L1_WEIGHTS_87_rom: L2_up_L1_WEIGHTS_87_rom
datapath__321: datapath__5
reg__2985: reg__2985
reg__9222: reg__4
reg__5551: reg__5551
delay__parameterized10__19: delay__parameterized10
delay__parameterized30__133: delay__parameterized30
delay__parameterized37__28: delay__parameterized37
special_detect__parameterized0__53: special_detect__parameterized0
muxpart__427: muxpart__2
reg__5635: reg__5635
delay__parameterized33__78: delay__parameterized33
delay__parameterized24__22: delay__parameterized24
fix_mult_dsp48e1_sgl: fix_mult_dsp48e1_sgl
case__377: case__29
logic__3042: logic__221
reg__837: reg__837
reg__443: reg__443
xbip_pipe_v3_0_6_viv__parameterized3__58: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized17__43: delay__parameterized17
reg__7064: reg__7064
reg__3243: reg__3243
logic__3243: logic__57
reg__6783: reg__6783
xbip_pipe_v3_0_6_viv__parameterized3__694: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized13__29: xbip_pipe_v3_0_6_viv__parameterized13
keep__95: keep__10
reg__6235: reg__6235
delay__parameterized27__43: delay__parameterized27
delay__parameterized9__163: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized3__649: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized5__12: delay__parameterized5
reg__6613: reg__6613
xbip_pipe_v3_0_6_viv__parameterized3__247: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized9__36: delay__parameterized9
datapath__327: datapath__16
delay__parameterized33__45: delay__parameterized33
delay__parameterized0__957: delay__parameterized0
reg__2340: reg__2340
muxpart__338: muxpart__7
reg__5069: reg__5069
delay__parameterized4__76: delay__parameterized4
logic__4531: logic__384
delay__parameterized11__7: delay__parameterized11
reg__9771: reg__18
dsp48e1_wrapper__parameterized1__26: dsp48e1_wrapper__parameterized1
logic__4687: logic__176
reg__9565: reg__14
reg__4782: reg__4782
logic__1585: logic__1585
reg__1109: reg__1109
reg__7465: reg__7465
xbip_pipe_v3_0_6_viv__parameterized3__824: xbip_pipe_v3_0_6_viv__parameterized3
logic__3244: logic__56
logic__5232: logic__57
delay__parameterized0__343: delay__parameterized0
keep__170: keep__3
delay__parameterized39__28: delay__parameterized39
delay__parameterized0__569: delay__parameterized0
datapath__160: datapath__13
reg__5680: reg__5680
delay__parameterized3__12: delay__parameterized3
xbip_pipe_v3_0_6_viv__parameterized17__201: xbip_pipe_v3_0_6_viv__parameterized17
extrom__51: extrom__51
flt_mult__27: flt_mult
logic__3491: logic__171
delay__parameterized40__24: delay__parameterized40
case__809: case__9
reg__4164: reg__4164
reg__3722: reg__3722
logic__3767: logic__153
xbip_pipe_v3_0_6_viv__parameterized7__206: xbip_pipe_v3_0_6_viv__parameterized7
logic__1805: logic__211
keep__568: keep__11
keep__55: keep__2
delay__parameterized6__191: delay__parameterized6
compare_eq_im__parameterized0__51: compare_eq_im__parameterized0
logic__586: logic__586
reg__9385: reg__7
compare__17: compare
xbip_pipe_v3_0_6_viv__parameterized3__517: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized8__71: delay__parameterized8
delay__61: delay
xbip_pipe_v3_0_6_viv__parameterized11__235: xbip_pipe_v3_0_6_viv__parameterized11
reg__6560: reg__6560
logic__4200: logic__143
muxpart__393: muxpart__6
reg__9321: reg__21
logic__3242: logic__60
reg__7425: reg__7425
reg__2408: reg__2408
logic__4407: logic__196
keep__483: keep__2
logic__2596: logic__176
compare_gt__20: compare_gt
reg__3249: reg__3249
xbip_pipe_v3_0_6_viv__parameterized3__12: xbip_pipe_v3_0_6_viv__parameterized3
reg__94: reg__94
reg__3111: reg__3111
reg__5434: reg__5434
L3_up_L2_WEIGHTS_22: L3_up_L2_WEIGHTS_22
floating_point_v7_1_8__parameterized1__13: floating_point_v7_1_8__parameterized1
xbip_pipe_v3_0_6_viv__parameterized3__640: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized9__48: delay__parameterized9
delay__parameterized48__2: delay__parameterized48
delay__parameterized6__184: delay__parameterized6
reg__2384: reg__2384
logic__5275: logic__291
delay__parameterized17__36: delay__parameterized17
L2_up_L1_WEIGHTS_22_rom: L2_up_L1_WEIGHTS_22_rom
reg__8711: reg__7
xbip_pipe_v3_0_6_viv__parameterized49__172: xbip_pipe_v3_0_6_viv__parameterized49
keep__545: keep__10
reg__7020: reg__7020
xbip_pipe_v3_0_6_viv__parameterized3__1245: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__774: delay__parameterized0
logic__3978: logic__359
reg__9884: reg__7783
reg__6366: reg__6366
reg__7032: reg__7032
delay__parameterized38__56: delay__parameterized38
reg__2436: reg__2436
reg__1250: reg__1250
case__1138: case__70
reg__1171: reg__1171
carry_chain__10: carry_chain
reg__4243: reg__4243
delay__parameterized2__12: delay__parameterized2
delay__parameterized30__23: delay__parameterized30
reg__8634: reg__29
reg__7816: reg__7816
delay__parameterized8__114: delay__parameterized8
reg__5854: reg__5854
muxpart__309: muxpart
reg__1527: reg__1527
logic__3564: logic__191
logic__2518: logic__377
delay__parameterized0__503: delay__parameterized0
reg__7422: reg__7422
reg__9277: reg__28
reg__4005: reg__4005
reg__1896: reg__1896
xbip_pipe_v3_0_6_viv__parameterized35__93: xbip_pipe_v3_0_6_viv__parameterized35
delay__parameterized5__4: delay__parameterized5
logic__3685: logic__168
logic__5270: logic__306
reg__7571: reg__7571
delay__parameterized0__80: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized5__5: xbip_pipe_v3_0_6_viv__parameterized5
reg__4657: reg__4657
reg__5704: reg__5704
reg__4404: reg__4404
xbip_pipe_v3_0_6_viv__parameterized9__107: xbip_pipe_v3_0_6_viv__parameterized9
compare_eq_im__4: compare_eq_im
reg__9170: reg__18
reg__8823: reg__6
reg__9413: reg__19
delay__parameterized9__123: delay__parameterized9
reg__6049: reg__6049
xbip_pipe_v3_0_6_viv__parameterized55__121: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized23__3: xbip_pipe_v3_0_6_viv__parameterized23
reg__5263: reg__5263
xbip_pipe_v3_0_6_viv__parameterized29__115: xbip_pipe_v3_0_6_viv__parameterized29
reg__2710: reg__2710
xbip_pipe_v3_0_6_viv__parameterized3__486: xbip_pipe_v3_0_6_viv__parameterized3
reg__3385: reg__3385
xbip_pipe_v3_0_6_viv__parameterized45__27: xbip_pipe_v3_0_6_viv__parameterized45
reg__1246: reg__1246
delay__parameterized0__138: delay__parameterized0
logic__1357: logic__1357
reg__4916: reg__4916
reg__4582: reg__4582
logic__3836: logic__191
logic__3406: logic__374
delay__parameterized33__10: delay__parameterized33
reg__6236: reg__6236
delay__parameterized37__25: delay__parameterized37
logic__1789: logic__251
delay__parameterized10__12: delay__parameterized10
logic__4084: logic__312
delay__parameterized16__52: delay__parameterized16
reg__1606: reg__1606
reg__8785: reg__20
logic__4134: logic__312
reg__790: reg__790
reg__272: reg__272
keep__432: keep__13
reg__841: reg__841
delay__parameterized15__99: delay__parameterized15
reg__2367: reg__2367
reg__9668: reg__7
reg__3614: reg__3614
reg__387: reg__387
case__241: case__15
reg__5213: reg__5213
logic__3776: logic__91
logic__3106: logic__252
dsp48e1_wrapper__parameterized1__2: dsp48e1_wrapper__parameterized1
reg__4569: reg__4569
delay__parameterized0__735: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized11__198: xbip_pipe_v3_0_6_viv__parameterized11
reg__9549: reg__6
delay__parameterized48__10: delay__parameterized48
logic__4486: logic__193
carry_chain__parameterized1__18: carry_chain__parameterized1
keep__92: keep__3
reg__2112: reg__2112
logic__1709: logic__336
logic__1787: logic__255
xbip_pipe_v3_0_6_viv__parameterized9__200: xbip_pipe_v3_0_6_viv__parameterized9
L3_up_L2_WEIGHTS_20: L3_up_L2_WEIGHTS_20
reg__8986: reg__4
xbip_pipe_v3_0_6_viv__parameterized5__11: xbip_pipe_v3_0_6_viv__parameterized5
reg__8740: reg__4
keep__330: keep__3
carry_chain__parameterized1__16: carry_chain__parameterized1
reg__8793: reg__4
case__308: case__5
xbip_pipe_v3_0_6_viv__parameterized15__148: xbip_pipe_v3_0_6_viv__parameterized15
case__334: case__20
logic__3138: logic__196
logic__4713: logic__48
reg__2948: reg__2948
logic__3977: logic__364
reg__9886: reg__7781
reg__5368: reg__5368
reg__6616: reg__6616
keep__703: keep__8
logic__2894: logic__60
delay__parameterized6__111: delay__parameterized6
delay__parameterized20__52: delay__parameterized20
case__504: case__8
reg__625: reg__625
case__1120: case__71
reg__6687: reg__6687
reg__5650: reg__5650
keep__781: keep__2
xbip_pipe_v3_0_6_viv__parameterized55__51: xbip_pipe_v3_0_6_viv__parameterized55
compare_eq_im__30: compare_eq_im
delay__parameterized5__157: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized3__47: xbip_pipe_v3_0_6_viv__parameterized3
keep__93: keep__2
logic__3673: logic__200
reg__7690: reg__7690
delay__parameterized22__9: delay__parameterized22
case__341: case__24
reg__5373: reg__5373
logic__2325: logic__198
xbip_pipe_v3_0_6_viv__parameterized3__739: xbip_pipe_v3_0_6_viv__parameterized3
fix_mult__2: fix_mult
reg__3701: reg__3701
delay__parameterized4__110: delay__parameterized4
reg__345: reg__345
case__167: case__21
reg__7480: reg__7480
logic__4032: logic__336
reg__2540: reg__2540
logic__4135: logic__308
reg__155: reg__155
special_detect__6: special_detect
reg__5844: reg__5844
reg__324: reg__324
reg__3763: reg__3763
reg__5279: reg__5279
reg__1958: reg__1958
logic__5191: logic__208
delay__parameterized0__619: delay__parameterized0
reg__4579: reg__4579
xbip_pipe_v3_0_6_viv__parameterized58__2: xbip_pipe_v3_0_6_viv__parameterized58
logic__1132: logic__1132
reg__1293: reg__1293
xbip_pipe_v3_0_6_viv__parameterized82__13: xbip_pipe_v3_0_6_viv__parameterized82
reg__2562: reg__2562
reg__851: reg__851
compare_eq_im__parameterized0__58: compare_eq_im__parameterized0
compare_gt__23: compare_gt
xbip_pipe_v3_0_6_viv__parameterized11__276: xbip_pipe_v3_0_6_viv__parameterized11
logic__3835: logic__193
logic__4310: logic__290
reg__8459: reg__10
delay__parameterized38__50: delay__parameterized38
xbip_pipe_v3_0_6_viv__parameterized3__201: xbip_pipe_v3_0_6_viv__parameterized3
logic__3424: logic__307
reg__5563: reg__5563
logic__1106: logic__1106
reg__2873: reg__2873
logic__5276: logic__290
logic__4139: logic__302
reg__7128: reg__7128
reg__1640: reg__1640
logic__3766: logic__158
delay__parameterized7__25: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized55__117: xbip_pipe_v3_0_6_viv__parameterized55
reg__2753: reg__2753
xbip_pipe_v3_0_6_viv__parameterized11__168: xbip_pipe_v3_0_6_viv__parameterized11
keep__204: keep__3
xbip_pipe_v3_0_6_viv__parameterized55__61: xbip_pipe_v3_0_6_viv__parameterized55
dsp48e1_wrapper__9: dsp48e1_wrapper
reg__5552: reg__5552
xbip_pipe_v3_0_6_viv__parameterized45__16: xbip_pipe_v3_0_6_viv__parameterized45
reg__4182: reg__4182
reg__3353: reg__3353
reg__6500: reg__6500
reg__6201: reg__6201
reg__4789: reg__4789
logic__2146: logic__223
reg__3089: reg__3089
xbip_pipe_v3_0_6_viv__parameterized29__83: xbip_pipe_v3_0_6_viv__parameterized29
reg__6964: reg__6964
case__31: case__31
reg__8657: reg__7
xbip_pipe_v3_0_6_viv__parameterized43__15: xbip_pipe_v3_0_6_viv__parameterized43
reg__9912: reg__7756
muxpart__589: muxpart__3
muxpart__463: muxpart__3
reg__8539: reg__21
delay__parameterized1__25: delay__parameterized1
xbip_pipe_v3_0_6_viv__parameterized3__452: xbip_pipe_v3_0_6_viv__parameterized3
reg__8458: reg__11
delay__parameterized26__5: delay__parameterized26
reg__782: reg__782
delay__parameterized30__79: delay__parameterized30
case__156: case__21
logic__3278: logic__327
logic__3207: logic__203
reg__4187: reg__4187
delay__parameterized19__15: delay__parameterized19
delay__parameterized0__217: delay__parameterized0
logic__2134: logic__256
xbip_pipe_v3_0_6_viv__parameterized23__23: xbip_pipe_v3_0_6_viv__parameterized23
xbip_pipe_v3_0_6_viv__parameterized9__61: xbip_pipe_v3_0_6_viv__parameterized9
muxpart__183: muxpart__3
reg__705: reg__705
datapath__194: datapath__13
logic__4530: logic__387
delay__parameterized8__3: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized3__1162: xbip_pipe_v3_0_6_viv__parameterized3
logic__3560: logic__193
xbip_pipe_v3_0_6_viv__parameterized3__730: xbip_pipe_v3_0_6_viv__parameterized3
reg__6937: reg__6937
logic__5516: logic__91
reg__1270: reg__1270
case__800: case__18
special_detect__parameterized1: special_detect__parameterized1
reg__9139: reg__22
reg__3360: reg__3360
reg__5540: reg__5540
muxpart__260: muxpart__3
reg__4399: reg__4399
reg__6507: reg__6507
logic__2595: logic__191
keep__201: keep__10
delay__parameterized16__95: delay__parameterized16
delay__parameterized0__676: delay__parameterized0
reg__5099: reg__5099
keep__158: keep__5
logic__5123: logic__197
delay__parameterized0__504: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__391: xbip_pipe_v3_0_6_viv__parameterized3
logic__3445: logic__263
xbip_pipe_v3_0_6_viv__parameterized37__6: xbip_pipe_v3_0_6_viv__parameterized37
delay__parameterized0__945: delay__parameterized0
reg__1530: reg__1530
reg__2765: reg__2765
delay__parameterized0__736: delay__parameterized0
carry_chain__parameterized3__17: carry_chain__parameterized3
logic__4136: logic__307
logic__3531: logic__236
logic__2178: logic__171
carry_chain: carry_chain
xbip_pipe_v3_0_6_viv__parameterized41__60: xbip_pipe_v3_0_6_viv__parameterized41
reg__2401: reg__2401
reg__3119: reg__3119
special_detect__parameterized0__28: special_detect__parameterized0
carry_chain__parameterized4__4: carry_chain__parameterized4
reg__4288: reg__4288
xbip_pipe_v3_0_6_viv__parameterized13__124: xbip_pipe_v3_0_6_viv__parameterized13
logic__2007: logic__205
delay__parameterized9__33: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized3__1069: xbip_pipe_v3_0_6_viv__parameterized3
reg__8632: reg__31
keep__533: keep__2
keep__628: keep__9
xbip_pipe_v3_0_6_viv__parameterized64__2: xbip_pipe_v3_0_6_viv__parameterized64
xbip_pipe_v3_0_6_viv__parameterized49__166: xbip_pipe_v3_0_6_viv__parameterized49
reg__4646: reg__4646
delay__parameterized30__169: delay__parameterized30
reg__4389: reg__4389
reg__1533: reg__1533
xbip_pipe_v3_0_6_viv__parameterized3__522: xbip_pipe_v3_0_6_viv__parameterized3
reg__2063: reg__2063
keep__758: keep__13
carry_chain__parameterized3__29: carry_chain__parameterized3
logic__2517: logic__378
reg__6956: reg__6956
carry_chain__parameterized5__58: carry_chain__parameterized5
reg__5066: reg__5066
logic__2040: logic__88
delay__parameterized33__100: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized17__9: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized29__75: delay__parameterized29
reg__7525: reg__7525
reg__2280: reg__2280
logic__4739: logic__220
logic__5395: logic__307
L3_up_L2_WEIGHTS_3_rom: L3_up_L2_WEIGHTS_3_rom
dsp48e1_wrapper__parameterized3__27: dsp48e1_wrapper__parameterized3
delay__parameterized0__638: delay__parameterized0
reg__7896: reg__7896
delay__parameterized42__20: delay__parameterized42
datapath__318: datapath__8
keep__412: keep__13
logic__3295: logic__270
reg__582: reg__582
xbip_pipe_v3_0_6_viv__parameterized9__162: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized33__53: delay__parameterized33
delay__parameterized30__214: delay__parameterized30
delay__parameterized29__82: delay__parameterized29
delay__parameterized7__66: delay__parameterized7
delay__parameterized27__8: delay__parameterized27
reg__194: reg__194
logic__3877: logic__384
xbip_pipe_v3_0_6_viv__parameterized49__80: xbip_pipe_v3_0_6_viv__parameterized49
reg__5030: reg__5030
logic__1698: logic__374
logic__4196: logic__163
logic__4586: logic__213
delay__parameterized11__13: delay__parameterized11
DNN_up_fmul_32ns_ibs__6: DNN_up_fmul_32ns_ibs
logic__772: logic__772
xbip_pipe_v3_0_6_viv__parameterized3__167: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized8__143: delay__parameterized8
logic__5122: logic__198
delay__parameterized7__6: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized55__20: xbip_pipe_v3_0_6_viv__parameterized55
reg__4957: reg__4957
dsp48e1_wrapper__parameterized0__30: dsp48e1_wrapper__parameterized0
reg__3631: reg__3631
xbip_pipe_v3_0_6_viv__parameterized17__57: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized11__1: delay__parameterized11
reg__2881: reg__2881
compare_eq_im__parameterized1__16: compare_eq_im__parameterized1
reg__3195: reg__3195
xbip_pipe_v3_0_6_viv__parameterized3__574: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized64__29: xbip_pipe_v3_0_6_viv__parameterized64
delay__parameterized38__11: delay__parameterized38
xbip_pipe_v3_0_6_viv__parameterized3__762: xbip_pipe_v3_0_6_viv__parameterized3
L3_up_L2_WEIGHTS_39_rom: L3_up_L2_WEIGHTS_39_rom
logic__3139: logic__195
logic__2115: logic__91
xbip_pipe_v3_0_6_viv__parameterized3__598: xbip_pipe_v3_0_6_viv__parameterized3
logic__4527: logic__397
reg__8249: reg__27
xbip_pipe_v3_0_6_viv__parameterized29__62: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized21__6: delay__parameterized21
keep__486: keep__1
xbip_pipe_v3_0_6_viv__parameterized31__42: xbip_pipe_v3_0_6_viv__parameterized31
datapath__373: datapath__4
reg__8228: reg__8228
delay__parameterized0__493: delay__parameterized0
delay__parameterized17__66: delay__parameterized17
datapath__472: datapath__7
xbip_pipe_v3_0_6_viv__parameterized3__869: xbip_pipe_v3_0_6_viv__parameterized3
reg__1591: reg__1591
case__182: case__6
logic__4840: logic__285
reg__8075: reg__8075
logic__312: logic__312
muxpart__246: muxpart__3
delay__parameterized30__140: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized3__88: xbip_pipe_v3_0_6_viv__parameterized3
case__71: case__71
logic__4045: logic__291
logic__2433: logic__340
logic__2320: logic__203
xbip_pipe_v3_0_6_viv__parameterized86__12: xbip_pipe_v3_0_6_viv__parameterized86
signinv__30: signinv
xbip_pipe_v3_0_6_viv__parameterized3__232: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized31__11: xbip_pipe_v3_0_6_viv__parameterized31
reg__4988: reg__4988
logic__5366: logic__408
keep__340: keep__11
xbip_pipe_v3_0_6_viv__parameterized3__380: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized56__8: xbip_pipe_v3_0_6_viv__parameterized56
reg__8955: reg__21
xbip_pipe_v3_0_6_viv__parameterized9__160: xbip_pipe_v3_0_6_viv__parameterized9
logic__5165: logic__285
reg__3191: reg__3191
keep__206: keep__3
reg__4278: reg__4278
logic__4069: logic__373
reg__7864: reg__7864
reg__7382: reg__7382
case__1137: case__70
xbip_pipe_v3_0_6_viv__parameterized3__874: xbip_pipe_v3_0_6_viv__parameterized3
logic__3395: logic__408
reg__3774: reg__3774
delay__parameterized7__38: delay__parameterized7
reg__6919: reg__6919
reg__2689: reg__2689
delay__parameterized0__299: delay__parameterized0
reg__3334: reg__3334
datapath__24: datapath__24
xbip_pipe_v3_0_6_viv__parameterized3__119: xbip_pipe_v3_0_6_viv__parameterized3
reg__2727: reg__2727
reg__3852: reg__3852
reg__4266: reg__4266
reg__742: reg__742
xbip_pipe_v3_0_6_viv__parameterized33__1: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized33__89: xbip_pipe_v3_0_6_viv__parameterized33
L3_up__GB4: L3_up__GB4
reg__3900: reg__3900
delay__parameterized0__829: delay__parameterized0
delay__parameterized17__135: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized7__216: xbip_pipe_v3_0_6_viv__parameterized7
reg__4650: reg__4650
delay__parameterized5__96: delay__parameterized5
logic__2628: logic__408
datapath__222: datapath__2
logic__3878: logic__378
reg__3979: reg__3979
reg__5640: reg__5640
reg__2047: reg__2047
xbip_pipe_v3_0_6_viv__parameterized15__97: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized3__1150: xbip_pipe_v3_0_6_viv__parameterized3
reg__3652: reg__3652
compare__8: compare
xbip_pipe_v3_0_6_viv__parameterized55__32: xbip_pipe_v3_0_6_viv__parameterized55
lead_zero_encode_shift__4: lead_zero_encode_shift
reg__7324: reg__7324
datapath__158: datapath__15
xbip_pipe_v3_0_6_viv__parameterized7__137: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized60__30: xbip_pipe_v3_0_6_viv__parameterized60
reg__1546: reg__1546
delay__parameterized36__160: delay__parameterized36
reg__1473: reg__1473
reg__1282: reg__1282
reg__2508: reg__2508
reg__3455: reg__3455
extrom__71: extrom__71
reg__8212: reg__8212
logic__2340: logic__143
logic__3720: logic__255
keep__543: keep__12
datapath__107: datapath__15
logic__3137: logic__197
reg__846: reg__846
reg__2607: reg__2607
logic__2116: logic__88
xbip_pipe_v3_0_6_viv__parameterized17__176: xbip_pipe_v3_0_6_viv__parameterized17
extrom__73: extrom__73
reg__6155: reg__6155
compare_eq_im__parameterized1__37: compare_eq_im__parameterized1
reg__1438: reg__1438
xbip_pipe_v3_0_6_viv__parameterized80__7: xbip_pipe_v3_0_6_viv__parameterized80
reg__4392: reg__4392
xbip_pipe_v3_0_6_viv__parameterized3__886: xbip_pipe_v3_0_6_viv__parameterized3
reg__2897: reg__2897
reg__3448: reg__3448
logic__4198: logic__153
reg__1318: reg__1318
logic__4152: logic__262
reg__1337: reg__1337
muxpart__542: muxpart
reg__4586: reg__4586
reg__2919: reg__2919
xbip_pipe_v3_0_6_viv__parameterized3__42: xbip_pipe_v3_0_6_viv__parameterized3
reg__1382: reg__1382
extrom__24: extrom__24
logic__2532: logic__327
reg__3955: reg__3955
case__777: case__19
extrom__41: extrom__41
delay__parameterized6__26: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized3__1165: xbip_pipe_v3_0_6_viv__parameterized3
carry_chain__parameterized5__46: carry_chain__parameterized5
logic__2500: logic__287
reg__5151: reg__5151
reg__3309: reg__3309
logic__4733: logic__231
logic__3509: logic__78
reg__891: reg__891
xbip_pipe_v3_0_6_viv__parameterized3__192: xbip_pipe_v3_0_6_viv__parameterized3
case__954: case__3
reg__9885: reg__7782
reg__9406: reg__23
logic__3605: logic__384
xbip_pipe_v3_0_6_viv__parameterized3__1154: xbip_pipe_v3_0_6_viv__parameterized3
logic__4867: logic__326
logic__573: logic__573
delay__13: delay
reg__3158: reg__3158
reg__9634: reg__11
xbip_pipe_v3_0_6_viv__parameterized33__18: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized9__113: xbip_pipe_v3_0_6_viv__parameterized9
case__871: case__15
reg__4661: reg__4661
xbip_pipe_v3_0_6_viv__parameterized3__491: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized1__41: xbip_pipe_v3_0_6_viv__parameterized1
logic__4061: logic__397
reg__7618: reg__7618
logic__2495: logic__298
logic__2618: logic__76
xbip_pipe_v3_0_6_viv__parameterized7__146: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized0__294: delay__parameterized0
keep__200: keep__11
dsp48e1_wrapper__28: dsp48e1_wrapper
xbip_pipe_v3_0_6_viv__parameterized11__228: xbip_pipe_v3_0_6_viv__parameterized11
logic__5584: logic__256
datapath__532: datapath__15
reg__5820: reg__5820
xbip_pipe_v3_0_6_viv__parameterized15__30: xbip_pipe_v3_0_6_viv__parameterized15
carry_chain__parameterized5__10: carry_chain__parameterized5
logic__2323: logic__200
xbip_pipe_v3_0_6_viv__parameterized3__643: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized6__42: delay__parameterized6
logic__3546: logic__207
case__168: case__20
logic__4389: logic__214
logic__5268: logic__308
reg__5084: reg__5084
reg__8111: reg__8111
reg__6974: reg__6974
reg__6658: reg__6658
reg__1749: reg__1749
reg__3827: reg__3827
xbip_pipe_v3_0_6_viv__parameterized47__10: xbip_pipe_v3_0_6_viv__parameterized47
keep__511: keep__2
xbip_pipe_v3_0_6_viv__parameterized3__1099: xbip_pipe_v3_0_6_viv__parameterized3
reg__3208: reg__3208
reg__3846: reg__3846
logic__4522: logic
reg__9858: reg__10
xbip_pipe_v3_0_6_viv__parameterized3__599: xbip_pipe_v3_0_6_viv__parameterized3
reg__9616: reg__5
delay__parameterized30__180: delay__parameterized30
carry_chain__parameterized0__23: carry_chain__parameterized0
xbip_pipe_v3_0_6_viv__parameterized15__20: xbip_pipe_v3_0_6_viv__parameterized15
reg__1435: reg__1435
keep__125: keep__2
delay__parameterized30__26: delay__parameterized30
delay__parameterized16__11: delay__parameterized16
delay__parameterized19__24: delay__parameterized19
reg__1417: reg__1417
muxpart__233: muxpart__7
xbip_pipe_v3_0_6_viv__parameterized9__70: xbip_pipe_v3_0_6_viv__parameterized9
reg__7236: reg__7236
logic__5269: logic__307
case__894: case__11
logic__2344: logic__100
reg__6895: reg__6895
delay__parameterized36__104: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized11__297: xbip_pipe_v3_0_6_viv__parameterized11
logic__2544: logic__290
reg__2027: reg__2027
delay__parameterized21__64: delay__parameterized21
special_detect: special_detect
reg__603: reg__603
xbip_pipe_v3_0_6_viv__parameterized47__65: xbip_pipe_v3_0_6_viv__parameterized47
case__784: case__23
compare_gt__21: compare_gt
xbip_pipe_v3_0_6_viv__parameterized3__450: xbip_pipe_v3_0_6_viv__parameterized3
case__76: case__76
special_detect__parameterized0: special_detect__parameterized0
keep__629: keep__8
case__687: case__24
L2_up_L1_WEIGHTS_57: L2_up_L1_WEIGHTS_57
delay__parameterized19__14: delay__parameterized19
delay__parameterized8__63: delay__parameterized8
compare__33: compare
logic__3241: logic__76
logic__3672: logic__201
datapath__503: datapath__10
xbip_pipe_v3_0_6_viv__parameterized3__14: xbip_pipe_v3_0_6_viv__parameterized3
L3_up_L2_WEIGHTS_23: L3_up_L2_WEIGHTS_23
xbip_pipe_v3_0_6_viv__parameterized3__940: xbip_pipe_v3_0_6_viv__parameterized3
logic__5457: logic__270
datapath__521: datapath__9
logic__2347: logic__91
logic__4315: logic__270
reg__8668: reg__6
xbip_pipe_v3_0_6_viv__parameterized11__273: xbip_pipe_v3_0_6_viv__parameterized11
case__1039: case__5
reg__7406: reg__7406
reg__1668: reg__1668
xbip_pipe_v3_0_6_viv__parameterized49__133: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized9__181: xbip_pipe_v3_0_6_viv__parameterized9
logic__2230: logic__210
delay__parameterized0__831: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized7__180: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized0__578: delay__parameterized0
carry_chain__parameterized2__23: carry_chain__parameterized2
logic__3786: logic__56
logic__633: logic__633
case__109: case__109
compare_eq_im__parameterized0__16: compare_eq_im__parameterized0
logic__1247: logic__1247
reg__63: reg__63
reg__492: reg__492
logic__2623: logic__25
reg__9839: reg__3
carry_chain__parameterized3__64: carry_chain__parameterized3
reg__2772: reg__2772
reg__9003: reg__15
reg__6930: reg__6930
L2_up_L1_WEIGHTS_50_rom: L2_up_L1_WEIGHTS_50_rom
xbip_pipe_v3_0_6_viv__parameterized13__132: xbip_pipe_v3_0_6_viv__parameterized13
L3_up_L2_WEIGHTS_24: L3_up_L2_WEIGHTS_24
reg__5485: reg__5485
logic__3210: logic__200
reg__7102: reg__7102
reg__3520: reg__3520
case__635: case__8
delay__parameterized23__65: delay__parameterized23
delay__parameterized39__30: delay__parameterized39
special_detect__44: special_detect
xbip_pipe_v3_0_6_viv__parameterized5__30: xbip_pipe_v3_0_6_viv__parameterized5
keep__542: keep__13
reg__5219: reg__5219
reg__1824: reg__1824
case__841: case__26
logic__4068: logic__374
reg__31: reg__31
reg__3659: reg__3659
case__1029: case__15
logic__4190: logic__193
datapath__238: datapath__3
carry_chain__parameterized10__12: carry_chain__parameterized10
reg__7527: reg__7527
compare_eq_im__12: compare_eq_im
case__546: case__26
delay__parameterized43__15: delay__parameterized43
reg__4886: reg__4886
reg__1264: reg__1264
delay__parameterized17__1: delay__parameterized17
reg__9857: reg__11
case__685: case__26
DNN_up_ap_fmul_2_max_dsp_32__13: DNN_up_ap_fmul_2_max_dsp_32
reg__652: reg__652
logic__5286: logic__176
delay__parameterized3__28: delay__parameterized3
L2_up_L1_WEIGHTS_67_rom: L2_up_L1_WEIGHTS_67_rom
extrom__48: extrom__48
delay__parameterized33__12: delay__parameterized33
delay__parameterized18__167: delay__parameterized18
reg__6482: reg__6482
reg__4689: reg__4689
carry_chain__8: carry_chain
keep__198: keep__13
reg__4654: reg__4654
xbip_pipe_v3_0_6_viv__parameterized55__33: xbip_pipe_v3_0_6_viv__parameterized55
reg__1629: reg__1629
reg__36: reg__36
reg__974: reg__974
logic__76: logic__76
delay__parameterized7__118: delay__parameterized7
reg__2671: reg__2671
reg__4140: reg__4140
delay__parameterized22__19: delay__parameterized22
xbip_pipe_v3_0_6_viv__parameterized17__10: xbip_pipe_v3_0_6_viv__parameterized17
reg__353: reg__353
xbip_pipe_v3_0_6_viv__parameterized3__644: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized26__33: delay__parameterized26
xbip_pipe_v3_0_6_viv__parameterized3__245: xbip_pipe_v3_0_6_viv__parameterized3
reg__2434: reg__2434
logic__4137: logic__306
delay__parameterized0__155: delay__parameterized0
delay__parameterized8__99: delay__parameterized8
case__259: case__16
case__602: case__11
keep__433: keep__12
case__1104: case__9
delay__parameterized36__110: delay__parameterized36
delay__parameterized16__110: delay__parameterized16
reg__7516: reg__7516
delay__parameterized28__32: delay__parameterized28
delay__parameterized0__166: delay__parameterized0
reg__9040: reg__23
fix_mult__24: fix_mult
reg__9665: reg__10
xbip_pipe_v3_0_6_viv__parameterized1__76: xbip_pipe_v3_0_6_viv__parameterized1
reg__8948: reg__27
logic__741: logic__741
delay__parameterized15__149: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized37__26: xbip_pipe_v3_0_6_viv__parameterized37
reg__71: reg__71
logic__1373: logic__1373
logic__5355: logic__57
reg__1477: reg__1477
L2_up_L1_WEIGHTS_59: L2_up_L1_WEIGHTS_59
logic__4318: logic__270
case__759: case__7
logic__2764: logic__224
logic__5621: logic__193
xbip_pipe_v3_0_6_viv__parameterized11__278: xbip_pipe_v3_0_6_viv__parameterized11
reg__5532: reg__5532
logic__3407: logic__373
reg__739: reg__739
reg__1049: reg__1049
reg__3147: reg__3147
delay__parameterized0__621: delay__parameterized0
reg__8290: reg__22
logic__5072: logic__88
logic__4720: logic__285
logic__2745: logic__48
xbip_pipe_v3_0_6_viv__parameterized3__120: xbip_pipe_v3_0_6_viv__parameterized3
reg__2981: reg__2981
delay__parameterized28__20: delay__parameterized28
reg__2997: reg__2997
reg__7147: reg__7147
logic__4738: logic__221
special_detect__parameterized0__51: special_detect__parameterized0
reg__1735: reg__1735
delay__parameterized17__45: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized31__36: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized0__792: delay__parameterized0
reg__6683: reg__6683
carry_chain__parameterized3__38: carry_chain__parameterized3
extrom__90: extrom__90
logic__1804: logic__212
flt_round_dsp_opt_full__20: flt_round_dsp_opt_full
xbip_pipe_v3_0_6_viv__parameterized11__169: xbip_pipe_v3_0_6_viv__parameterized11
logic__206: logic__206
delay__parameterized0__727: delay__parameterized0
reg__7913: reg__7913
reg__6814: reg__6814
reg__9666: reg__9
datapath__156: datapath
DNN_up_fadd_32ns_hbi__8: DNN_up_fadd_32ns_hbi
muxpart__481: muxpart__4
delay__parameterized29__72: delay__parameterized29
extrom__101: extrom__101
delay__parameterized5__15: delay__parameterized5
logic__4787: logic__57
logic__1819: logic__197
delay__parameterized32__32: delay__parameterized32
reg__3397: reg__3397
xbip_pipe_v3_0_6_viv__parameterized15__104: xbip_pipe_v3_0_6_viv__parameterized15
logic__1602: logic__1602
reg__2346: reg__2346
reg__8650: reg__12
logic__2327: logic__196
logic__5095: logic__245
xbip_pipe_v3_0_6_viv__parameterized11__199: xbip_pipe_v3_0_6_viv__parameterized11
reg__1993: reg__1993
xbip_pipe_v3_0_6_viv__parameterized31__12: xbip_pipe_v3_0_6_viv__parameterized31
carry_chain__parameterized1__34: carry_chain__parameterized1
reg__1843: reg__1843
xbip_pipe_v3_0_6_viv__parameterized3__248: xbip_pipe_v3_0_6_viv__parameterized3
reg__4950: reg__4950
delay__parameterized32__27: delay__parameterized32
reg__4919: reg__4919
case__636: case__7
delay__parameterized8__86: delay__parameterized8
logic__4138: logic__303
reg__3213: reg__3213
reg__1089: reg__1089
reg__4927: reg__4927
delay__parameterized17__38: delay__parameterized17
logic__4192: logic__176
reg__2905: reg__2905
reg__996: reg__996
muxpart__4: muxpart__4
xbip_pipe_v3_0_6_viv__parameterized17__32: xbip_pipe_v3_0_6_viv__parameterized17
reg__5451: reg__5451
logic__1158: logic__1158
datapath__468: datapath__11
xbip_pipe_v3_0_6_viv__parameterized35__39: xbip_pipe_v3_0_6_viv__parameterized35
reg__5489: reg__5489
case__686: case__25
reg__2404: reg__2404
case__352: case__24
logic__2679: logic__252
keep__563: keep__12
case__758: case__8
xbip_pipe_v3_0_6_viv__parameterized13__38: xbip_pipe_v3_0_6_viv__parameterized13
reg__4445: reg__4445
logic__3674: logic__199
logic__263: logic__263
reg__6912: reg__6912
extrom__87: extrom__87
xbip_pipe_v3_0_6_viv__parameterized11__334: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized7__122: xbip_pipe_v3_0_6_viv__parameterized7
keep__223: keep__2
delay__parameterized0__418: delay__parameterized0
reg__1240: reg__1240
reg__5940: reg__5940
xbip_pipe_v3_0_6_viv__parameterized7__218: xbip_pipe_v3_0_6_viv__parameterized7
reg__6223: reg__6223
delay__parameterized36__89: delay__parameterized36
logic__3019: logic__285
reg__9095: reg__4
keep__495: keep__8
datapath__522: datapath__8
logic__5271: logic__303
case__745: case__21
reg__5523: reg__5523
case__582: case__12
logic__5006: logic__48
reg__4679: reg__4679
xbip_pipe_v3_0_6_viv__parameterized3__597: xbip_pipe_v3_0_6_viv__parameterized3
reg__1997: reg__1997
keep__666: keep__5
logic__2004: logic__208
reg__5310: reg__5310
logic__2975: logic__22
xbip_pipe_v3_0_6_viv__parameterized3__1066: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__438: muxpart__10
keep__319: keep__2
xbip_pipe_v3_0_6_viv__parameterized17__105: xbip_pipe_v3_0_6_viv__parameterized17
logic__782: logic__782
logic__3882: logic__367
delay__parameterized6__200: delay__parameterized6
reg__7419: reg__7419
logic__4546: logic__335
reg__7035: reg__7035
case__901: case__4
logic__4409: logic__194
special_detect__16: special_detect
xbip_pipe_v3_0_6_viv__parameterized7__49: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized41__28: xbip_pipe_v3_0_6_viv__parameterized41
logic__3675: logic__198
reg__4053: reg__4053
reg__1608: reg__1608
delay__parameterized7__61: delay__parameterized7
reg__6485: reg__6485
keep__292: keep__3
logic__3356: logic__384
xbip_pipe_v3_0_6_viv__parameterized3__1193: xbip_pipe_v3_0_6_viv__parameterized3
reg__1257: reg__1257
reg__3670: reg__3670
reg__9935: reg__7750
delay__parameterized0__89: delay__parameterized0
reg__6933: reg__6933
delay__parameterized0__714: delay__parameterized0
reg__9077: reg__6
delay__parameterized7__11: delay__parameterized7
datapath__323: datapath__3
reg__5460: reg__5460
muxpart__351: muxpart__3
reg__132: reg__132
reg__1833: reg__1833
xbip_pipe_v3_0_6_viv__parameterized29__12: xbip_pipe_v3_0_6_viv__parameterized29
reg__4548: reg__4548
reg__7156: reg__7156
reg__354: reg__354
logic__4966: logic__202
reg__5544: reg__5544
keep__355: keep__2
delay__parameterized47__3: delay__parameterized47
keep__869: keep__2
delay__parameterized0__675: delay__parameterized0
reg__981: reg__981
reg__8352: reg__4
delay__parameterized41__17: delay__parameterized41
keep__732: keep__3
logic__2326: logic__197
logic__4456: logic__237
xbip_pipe_v3_0_6_viv__parameterized43__41: xbip_pipe_v3_0_6_viv__parameterized43
xbip_pipe_v3_0_6_viv__parameterized15__17: xbip_pipe_v3_0_6_viv__parameterized15
carry_chain__parameterized1__41: carry_chain__parameterized1
case__279: case__15
fix_mult__27: fix_mult
logic__1764: logic__306
delay__parameterized29__68: delay__parameterized29
reg__6456: reg__6456
reg__2449: reg__2449
keep__274: keep__3
xbip_pipe_v3_0_6_viv__parameterized19__30: xbip_pipe_v3_0_6_viv__parameterized19
logic__3454: logic__237
delay__parameterized34__17: delay__parameterized34
reg__7865: reg__7865
keep__413: keep__12
xbip_pipe_v3_0_6_viv__parameterized7__93: xbip_pipe_v3_0_6_viv__parameterized7
logic__1299: logic__1299
reg__491: reg__491
xbip_pipe_v3_0_6_viv__parameterized1__63: xbip_pipe_v3_0_6_viv__parameterized1
reg__4822: reg__4822
reg__310: reg__310
dsp48e1_wrapper__parameterized3__15: dsp48e1_wrapper__parameterized3
xbip_pipe_v3_0_6_viv__parameterized21__36: xbip_pipe_v3_0_6_viv__parameterized21
reg__5878: reg__5878
flt_add__13: flt_add
xbip_pipe_v3_0_6_viv__parameterized55__56: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized31__173: xbip_pipe_v3_0_6_viv__parameterized31
reg__4235: reg__4235
reg__9182: reg__21
reg__7595: reg__7595
reg__7343: reg__7343
delay__parameterized21__38: delay__parameterized21
delay__parameterized0__918: delay__parameterized0
logic__1820: logic__196
logic__3671: logic__202
xbip_pipe_v3_0_6_viv__parameterized56__3: xbip_pipe_v3_0_6_viv__parameterized56
xbip_pipe_v3_0_6_viv__parameterized9__81: xbip_pipe_v3_0_6_viv__parameterized9
reg__9451: reg__8
L2_up_L1_WEIGHTS_82_rom: L2_up_L1_WEIGHTS_82_rom
delay__parameterized13__12: delay__parameterized13
floating_point_v7_1_8_viv__parameterized1__13: floating_point_v7_1_8_viv__parameterized1
case__403: case__3
reg__8374: reg__12
logic__3987: logic__327
reg__8380: reg__4
xbip_pipe_v3_0_6_viv__parameterized3__647: xbip_pipe_v3_0_6_viv__parameterized3
logic__398: logic__398
delay__parameterized30__163: delay__parameterized30
reg__2485: reg__2485
delay__parameterized5__45: delay__parameterized5
reg__3935: reg__3935
reg__5895: reg__5895
logic__4133: logic__321
reg__2516: reg__2516
logic__2348: logic__88
logic__1748: logic__364
muxpart__521: muxpart
delay__parameterized21__29: delay__parameterized21
delay__parameterized32__13: delay__parameterized32
logic__204: logic__204
delay__parameterized33__18: delay__parameterized33
flt_add_exp_sp__15: flt_add_exp_sp
DNN_up_ap_fmul_2_max_dsp_32__25: DNN_up_ap_fmul_2_max_dsp_32
delay__parameterized0__240: delay__parameterized0
dsp48e1_wrapper__parameterized0__16: dsp48e1_wrapper__parameterized0
reg__5385: reg__5385
xbip_pipe_v3_0_6_viv__parameterized55__116: xbip_pipe_v3_0_6_viv__parameterized55
reg__3289: reg__3289
xbip_pipe_v3_0_6_viv__parameterized55__75: xbip_pipe_v3_0_6_viv__parameterized55
logic__4988: logic__143
reg__2705: reg__2705
case__528: case__3
delay__parameterized9__140: delay__parameterized9
logic__2496: logic__291
reg__6274: reg__6274
logic__2620: logic__57
xbip_pipe_v3_0_6_viv__parameterized11__279: xbip_pipe_v3_0_6_viv__parameterized11
reg__2838: reg__2838
logic__3166: logic__78
xbip_pipe_v3_0_6_viv__parameterized41__35: xbip_pipe_v3_0_6_viv__parameterized41
reg__6828: reg__6828
delay__parameterized5__23: delay__parameterized5
reg__8843: reg__10
reg__1617: reg__1617
fix_mult_dsp48e1_sgl__2: fix_mult_dsp48e1_sgl
reg__2940: reg__2940
reg__8148: reg__8148
delay__parameterized30__31: delay__parameterized30
reg__4883: reg__4883
keep__62: keep__3
xbip_pipe_v3_0_6_viv__parameterized31__203: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized3__577: xbip_pipe_v3_0_6_viv__parameterized3
compare_eq_im__parameterized1__40: compare_eq_im__parameterized1
xbip_pipe_v3_0_6_viv__parameterized55__80: xbip_pipe_v3_0_6_viv__parameterized55
reg__8311: reg__13
reg__4983: reg__4983
logic__1411: logic__1411
reg__5986: reg__5986
datapath__155: datapath__1
xbip_pipe_v3_0_6_viv__parameterized3__1068: xbip_pipe_v3_0_6_viv__parameterized3
reg__7256: reg__7256
reg__8569: reg__22
delay__parameterized17__94: delay__parameterized17
datapath__42: datapath__42
logic__1374: logic__1374
L2_up_L1_WEIGHTS_61: L2_up_L1_WEIGHTS_61
reg__7682: reg__7682
reg__4208: reg__4208
reg__9250: reg__17
reg__6166: reg__6166
reg__7134: reg__7134
xbip_pipe_v3_0_6_viv__parameterized9__39: xbip_pipe_v3_0_6_viv__parameterized9
L3_up_L2_WEIGHTS_32: L3_up_L2_WEIGHTS_32
delay__parameterized6__85: delay__parameterized6
reg__4467: reg__4467
logic__2673: logic__191
delay__parameterized5__92: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized3__246: xbip_pipe_v3_0_6_viv__parameterized3
logic__2339: logic__148
reg__1096: reg__1096
muxpart__369: muxpart__4
reg__2465: reg__2465
reg__995: reg__995
reg__7138: reg__7138
reg__6395: reg__6395
logic__1493: logic__1493
logic__1779: logic__267
flt_dec_op_lat__25: flt_dec_op_lat
logic__3506: logic__85
reg__9927: reg__7751
logic__5518: logic__85
reg__4109: reg__4109
xbip_pipe_v3_0_6_viv__parameterized80__8: xbip_pipe_v3_0_6_viv__parameterized80
case__378: case__28
reg__8557: reg__6
reg__2593: reg__2593
xbip_pipe_v3_0_6_viv__parameterized3__982: xbip_pipe_v3_0_6_viv__parameterized3
reg__337: reg__337
compare__12: compare
dsp48e1_wrapper__30: dsp48e1_wrapper
reg__2624: reg__2624
delay__parameterized40__23: delay__parameterized40
delay__parameterized18__31: delay__parameterized18
xbip_pipe_v3_0_6_viv__parameterized31__108: xbip_pipe_v3_0_6_viv__parameterized31
reg__3507: reg__3507
delay__parameterized27__63: delay__parameterized27
xbip_pipe_v3_0_6_viv__parameterized7__231: xbip_pipe_v3_0_6_viv__parameterized7
reg__2398: reg__2398
reg__4199: reg__4199
xbip_pipe_v3_0_6_viv__parameterized17__150: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized55__106: xbip_pipe_v3_0_6_viv__parameterized55
reg__1007: reg__1007
reg__8741: reg__7
datapath__520: datapath__10
reg__4757: reg__4757
reg__8564: reg__27
xbip_pipe_v3_0_6_viv__parameterized9__203: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized72__29: xbip_pipe_v3_0_6_viv__parameterized72
delay__parameterized9__74: delay__parameterized9
reg__4125: reg__4125
delay__parameterized7__43: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized9__152: xbip_pipe_v3_0_6_viv__parameterized9
logic__4543: logic__339
logic__2100: logic__176
xbip_pipe_v3_0_6_viv__parameterized3__150: xbip_pipe_v3_0_6_viv__parameterized3
reg__9686: reg__19
delay__parameterized26__25: delay__parameterized26
flt_mult__13: flt_mult
reg__3128: reg__3128
delay__parameterized29__22: delay__parameterized29
reg__5543: reg__5543
xbip_pipe_v3_0_6_viv__parameterized64__8: xbip_pipe_v3_0_6_viv__parameterized64
L3_up_L2_WEIGHTS_38: L3_up_L2_WEIGHTS_38
xbip_pipe_v3_0_6_viv__parameterized9__42: xbip_pipe_v3_0_6_viv__parameterized9
DNN_up_ap_fadd_3_full_dsp_32__9: DNN_up_ap_fadd_3_full_dsp_32
reg__3920: reg__3920
delay__parameterized0__312: delay__parameterized0
delay__parameterized29__13: delay__parameterized29
reg__6292: reg__6292
reg__1859: reg__1859
reg__2411: reg__2411
delay__parameterized6__186: delay__parameterized6
delay__parameterized18__23: delay__parameterized18
logic__5397: logic__303
flt_add_dsp__28: flt_add_dsp
reg__2661: reg__2661
reg__9109: reg__1
delay__parameterized42__24: delay__parameterized42
xbip_pipe_v3_0_6_viv__parameterized47__13: xbip_pipe_v3_0_6_viv__parameterized47
reg__708: reg__708
xbip_pipe_v3_0_6_viv__parameterized47__9: xbip_pipe_v3_0_6_viv__parameterized47
xbip_pipe_v3_0_6_viv__parameterized11__298: xbip_pipe_v3_0_6_viv__parameterized11
muxpart__434: muxpart__7
reg__5906: reg__5906
DNN_up_ap_fadd_3_full_dsp_32__23: DNN_up_ap_fadd_3_full_dsp_32
reg__8635: reg__28
datapath__43: datapath__43
reg__4972: reg__4972
reg__599: reg__599
logic__714: logic__714
reg__5801: reg__5801
logic__3246: logic__25
reg__2886: reg__2886
xbip_pipe_v3_0_6_viv__parameterized3__148: xbip_pipe_v3_0_6_viv__parameterized3
reg__9085: reg__8
delay__parameterized17__70: delay__parameterized17
reg__7794: reg__7794
keep__888: keep__3
case__1097: case__16
logic__5126: logic__194
reg__1359: reg__1359
delay__parameterized30__81: delay__parameterized30
carry_chain__17: carry_chain
logic__3929: logic__367
L3_up_L2_WEIGHTS_41: L3_up_L2_WEIGHTS_41
delay__parameterized33__42: delay__parameterized33
logic__5014: logic__256
logic__5071: logic__91
reg__3790: reg__3790
reg__4340: reg__4340
xbip_pipe_v3_0_6_viv__parameterized3__117: xbip_pipe_v3_0_6_viv__parameterized3
flt_add_exp_sp__2: flt_add_exp_sp
logic__1406: logic__1406
xbip_pipe_v3_0_6_viv__parameterized3__289: xbip_pipe_v3_0_6_viv__parameterized3
reg__9696: reg__4
xbip_pipe_v3_0_6_viv__parameterized11__310: xbip_pipe_v3_0_6_viv__parameterized11
reg__2925: reg__2925
reg__4607: reg__4607
delay__parameterized0__242: delay__parameterized0
reg__4904: reg__4904
reg__5075: reg__5075
logic__607: logic__607
xbip_pipe_v3_0_6_viv__parameterized37__60: xbip_pipe_v3_0_6_viv__parameterized37
reg__1385: reg__1385
logic__4469: logic__210
reg__5295: reg__5295
reg__3476: reg__3476
reg__6054: reg__6054
reg__8141: reg__8141
logic__4714: logic__25
reg__8544: reg__6
delay__parameterized36__49: delay__parameterized36
reg__3993: reg__3993
extrom__120: extrom__120
reg__2231: reg__2231
logic__3396: logic__404
muxpart__331: muxpart__7
xbip_pipe_v3_0_6_viv__parameterized9__23: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized0__865: delay__parameterized0
reg__5956: reg__5956
reg__8633: reg__30
reg__2967: reg__2967
logic__3883: logic__364
reg__1183: reg__1183
reg__5381: reg__5381
logic__4967: logic__201
case__845: case__22
delay__parameterized3__19: delay__parameterized3
delay__21: delay
logic__3076: logic__153
muxpart__506: muxpart__7
logic__4788: logic__56
reg__1558: reg__1558
muxpart__281: muxpart__3
xbip_pipe_v3_0_6_viv__parameterized29__26: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized11__75: xbip_pipe_v3_0_6_viv__parameterized11
muxpart__170: muxpart__7
delay__parameterized36__40: delay__parameterized36
reg__1035: reg__1035
logic__1992: logic__230
reg__2462: reg__2462
delay__parameterized5__43: delay__parameterized5
delay__parameterized13__31: delay__parameterized13
reg__3292: reg__3292
reg__2051: reg__2051
xbip_pipe_v3_0_6_viv__parameterized19__29: xbip_pipe_v3_0_6_viv__parameterized19
xbip_pipe_v3_0_6_viv__parameterized11__63: xbip_pipe_v3_0_6_viv__parameterized11
logic__2270: logic__82
logic__1776: logic__287
logic__3211: logic__199
delay__parameterized0__645: delay__parameterized0
reg__3558: reg__3558
delay__parameterized29__3: delay__parameterized29
delay__parameterized0__453: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized31__190: xbip_pipe_v3_0_6_viv__parameterized31
reg__3803: reg__3803
xbip_pipe_v3_0_6_viv__parameterized33__38: xbip_pipe_v3_0_6_viv__parameterized33
logic__2343: logic__128
reg__743: reg__743
special_detect__11: special_detect
reg__9140: reg__21
reg__5006: reg__5006
reg__8016: reg__8016
xbip_pipe_v3_0_6_viv__parameterized11__325: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized3__889: xbip_pipe_v3_0_6_viv__parameterized3
reg__8709: reg__4
logic__5440: logic__312
reg__5369: reg__5369
xbip_pipe_v3_0_6_viv__parameterized17__84: xbip_pipe_v3_0_6_viv__parameterized17
reg__2883: reg__2883
reg__96: reg__96
reg__1466: reg__1466
keep__420: keep__9
compare__21: compare
xbip_pipe_v3_0_6_viv__parameterized9__161: xbip_pipe_v3_0_6_viv__parameterized9
reg__6068: reg__6068
logic__3391: logic__285
flt_add__5: flt_add
reg__746: reg__746
logic__2421: logic__387
delay__parameterized8__91: delay__parameterized8
logic__3884: logic__359
reg__5230: reg__5230
xbip_pipe_v3_0_6_viv__parameterized13__48: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized7__37: delay__parameterized7
reg__9843: reg__3
delay__parameterized33__85: delay__parameterized33
logic__4199: logic__148
reg__2071: reg__2071
delay__parameterized38__2: delay__parameterized38
floating_point_v7_1_8__22: floating_point_v7_1_8
align_add_dsp48e1_sgl__17: align_add_dsp48e1_sgl
reg__1692: reg__1692
logic__3670: logic__203
logic__4931: logic__267
L3_up_L2_WEIGHTS_42: L3_up_L2_WEIGHTS_42
reg__4078: reg__4078
xbip_pipe_v3_0_6_viv__parameterized3__151: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized15__78: xbip_pipe_v3_0_6_viv__parameterized15
logic__724: logic__724
reg__1375: reg__1375
norm_and_round_dsp48e1_sgl__1: norm_and_round_dsp48e1_sgl
xbip_pipe_v3_0_6_viv__parameterized3__401: xbip_pipe_v3_0_6_viv__parameterized3
L2_up_L1_WEIGHTS_72_rom: L2_up_L1_WEIGHTS_72_rom
reg__9059: reg__5
muxpart__421: muxpart__8
logic__2337: logic__158
reg__234: reg__234
floating_point_v7_1_8_viv__parameterized1__29: floating_point_v7_1_8_viv__parameterized1
delay__parameterized2__10: delay__parameterized2
reg__1290: reg__1290
delay__parameterized0__408: delay__parameterized0
reg__4892: reg__4892
reg__7938: reg__7938
xbip_pipe_v3_0_6_viv__parameterized3__392: xbip_pipe_v3_0_6_viv__parameterized3
case__707: case__26
logic__4534: logic__374
xbip_pipe_v3_0_6_viv__parameterized49__151: xbip_pipe_v3_0_6_viv__parameterized49
logic__3222: logic__168
reg__7493: reg__7493
reg__6667: reg__6667
logic__1298: logic__1298
logic__2005: logic__207
reg__6082: reg__6082
xbip_pipe_v3_0_6_viv__parameterized17__112: xbip_pipe_v3_0_6_viv__parameterized17
logic__5519: logic__82
flt_add_dsp__5: flt_add_dsp
datapath__154: datapath__2
xbip_pipe_v3_0_6_viv__parameterized72__15: xbip_pipe_v3_0_6_viv__parameterized72
delay__parameterized0__163: delay__parameterized0
reg__2328: reg__2328
case__497: case__15
reg__8010: reg__8010
xbip_pipe_v3_0_6_viv__parameterized49__5: xbip_pipe_v3_0_6_viv__parameterized49
logic__2288: logic__435
case__609: case__4
xbip_pipe_v3_0_6_viv__parameterized62__21: xbip_pipe_v3_0_6_viv__parameterized62
logic__3342: logic__270
xbip_pipe_v3_0_6_viv__parameterized29__23: xbip_pipe_v3_0_6_viv__parameterized29
reg__3526: reg__3526
reg__509: reg__509
delay__parameterized29__96: delay__parameterized29
datapath__504: datapath__9
case__1122: case__71
case__87: case__87
delay__parameterized29__71: delay__parameterized29
logic__2329: logic__194
compare_eq_im__17: compare_eq_im
L3_up_L2_WEIGHTS_29: L3_up_L2_WEIGHTS_29
reg__3176: reg__3176
xbip_pipe_v3_0_6_viv__parameterized49__16: xbip_pipe_v3_0_6_viv__parameterized49
reg__9179: reg__23
reg__453: reg__453
xbip_pipe_v3_0_6_viv__parameterized37__3: xbip_pipe_v3_0_6_viv__parameterized37
keep__720: keep__3
carry_chain__parameterized0__7: carry_chain__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__1194: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__93: muxpart__93
logic__4140: logic__301
reg__8796: reg__4
xbip_pipe_v3_0_6_viv__parameterized21__46: xbip_pipe_v3_0_6_viv__parameterized21
logic__2338: logic__153
xbip_pipe_v3_0_6_viv__parameterized33__82: xbip_pipe_v3_0_6_viv__parameterized33
delay__parameterized26__6: delay__parameterized26
datapath__108: datapath__14
reg__8694: reg__16
delay__parameterized0__822: delay__parameterized0
reg__3276: reg__3276
reg__7266: reg__7266
delay__parameterized16__40: delay__parameterized16
muxpart__31: muxpart__31
xbip_pipe_v3_0_6_viv__parameterized21__29: xbip_pipe_v3_0_6_viv__parameterized21
reg__2437: reg__2437
delay__parameterized33__49: delay__parameterized33
datapath__235: datapath__6
keep__848: keep__5
xbip_pipe_v3_0_6_viv__parameterized33__15: xbip_pipe_v3_0_6_viv__parameterized33
reg__9360: reg__4
compare_gt__27: compare_gt
reg__8305: reg__6
reg__8637: reg__26
keep__372: keep__3
delay__parameterized7__3: delay__parameterized7
floating_point_v7_1_8__31: floating_point_v7_1_8
reg__7213: reg__7213
reg__6300: reg__6300
keep__482: keep__3
reg__7569: reg__7569
special_detect__40: special_detect
delay__parameterized40__4: delay__parameterized40
logic__3167: logic__77
reg__6237: reg__6237
reg__5388: reg__5388
carry_chain__parameterized11: carry_chain__parameterized11
dsp48e1_wrapper: dsp48e1_wrapper
delay__parameterized21__3: delay__parameterized21
reg__9069: reg__11
delay__parameterized4__123: delay__parameterized4
extrom__56: extrom__56
reg__5399: reg__5399
xbip_pipe_v3_0_6_viv__parameterized62__20: xbip_pipe_v3_0_6_viv__parameterized62
logic__4735: logic__224
reg__5925: reg__5925
keep__981: keep__16
xbip_pipe_v3_0_6_viv__parameterized3__1268: xbip_pipe_v3_0_6_viv__parameterized3
reg__7204: reg__7204
reg__325: reg__325
muxpart__430: muxpart__6
reg__5039: reg__5039
xbip_pipe_v3_0_6_viv__parameterized11__312: xbip_pipe_v3_0_6_viv__parameterized11
keep__667: keep__4
logic__2006: logic__206
reg__5442: reg__5442
reg__3930: reg__3930
xbip_pipe_v3_0_6_viv__12: xbip_pipe_v3_0_6_viv
xbip_pipe_v3_0_6_viv__parameterized35__54: xbip_pipe_v3_0_6_viv__parameterized35
reg__8638: reg__25
reg__4407: reg__4407
reg__958: reg__958
reg__2318: reg__2318
signinv__28: signinv
xbip_pipe_v3_0_6_viv__parameterized9__127: xbip_pipe_v3_0_6_viv__parameterized9
keep__214: keep__3
reg__8689: reg__3
logic__4197: logic__158
reg__6133: reg__6133
xbip_pipe_v3_0_6_viv__parameterized35__56: xbip_pipe_v3_0_6_viv__parameterized35
reg__4613: reg__4613
delay__parameterized4__74: delay__parameterized4
logic__997: logic__997
reg__2977: reg__2977
xbip_pipe_v3_0_6_viv__parameterized51__10: xbip_pipe_v3_0_6_viv__parameterized51
delay__parameterized0__469: delay__parameterized0
delay__parameterized16__107: delay__parameterized16
logic__732: logic__732
delay__parameterized16__10: delay__parameterized16
delay__parameterized23__63: delay__parameterized23
xbip_pipe_v3_0_6_viv__parameterized33__43: xbip_pipe_v3_0_6_viv__parameterized33
case__896: case__9
case__746: case__20
xbip_pipe_v3_0_6_viv__parameterized33__39: xbip_pipe_v3_0_6_viv__parameterized33
reg__4191: reg__4191
logic__2137: logic__251
reg__7803: reg__7803
reg__7388: reg__7388
delay__parameterized0__533: delay__parameterized0
reg__2581: reg__2581
datapath__199: datapath__8
reg__2333: reg__2333
xbip_pipe_v3_0_6_viv__parameterized37__5: xbip_pipe_v3_0_6_viv__parameterized37
logic__3070: logic__176
logic__205: logic__205
logic__4191: logic__191
delay__parameterized30__78: delay__parameterized30
case__547: case__25
L2_up_L1_WEIGHTS_13_rom: L2_up_L1_WEIGHTS_13_rom
delay__parameterized1__27: delay__parameterized1
reg__1725: reg__1725
logic__1225: logic__1225
delay__parameterized0__903: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__885: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__568: xbip_pipe_v3_0_6_viv__parameterized3
reg__1150: reg__1150
logic__507: logic__507
datapath__413: datapath__15
reg__4675: reg__4675
reg__9251: reg__16
logic__2622: logic__48
delay__parameterized36__53: delay__parameterized36
reg__6690: reg__6690
reg__832: reg__832
xbip_pipe_v3_0_6_viv__parameterized82__10: xbip_pipe_v3_0_6_viv__parameterized82
xbip_pipe_v3_0_6_viv__parameterized11__266: xbip_pipe_v3_0_6_viv__parameterized11
reg__7448: reg__7448
compare_eq_im__parameterized0__34: compare_eq_im__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__543: xbip_pipe_v3_0_6_viv__parameterized3
reg__3074: reg__3074
delay__parameterized19__1: delay__parameterized19
logic__3768: logic__148
logic__5600: logic__214
delay__parameterized16__13: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized7__106: xbip_pipe_v3_0_6_viv__parameterized7
logic__743: logic__743
reg__5717: reg__5717
dsp48e1_wrapper__27: dsp48e1_wrapper
logic__889: logic__889
reg__9347: reg__10
reg__3649: reg__3649
signinv__5: signinv
delay__parameterized27__40: delay__parameterized27
reg__8229: reg__8229
reg__4257: reg__4257
logic__2630: logic__399
reg__4504: reg__4504
muxpart__468: muxpart__10
xbip_pipe_v3_0_6_viv__parameterized56__21: xbip_pipe_v3_0_6_viv__parameterized56
reg__792: reg__792
logic__926: logic__926
logic__3273: logic__340
logic__2261: logic__138
reg__7785: reg__7785
reg__1469: reg__1469
logic__1279: logic__1279
xbip_pipe_v3_0_6_viv__parameterized31__219: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized3__692: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized5__90: delay__parameterized5
case__748: case__18
case__373: case__3
xbip_pipe_v3_0_6_viv__parameterized31__193: xbip_pipe_v3_0_6_viv__parameterized31
reg__8422: reg__8
delay__parameterized30__9: delay__parameterized30
reg__3618: reg__3618
xbip_pipe_v3_0_6_viv__parameterized1__65: xbip_pipe_v3_0_6_viv__parameterized1
delay__parameterized15__33: delay__parameterized15
logic__3426: logic__303
reg__2322: reg__2322
carry_chain__parameterized3__3: carry_chain__parameterized3
logic__999: logic__999
delay__parameterized6__64: delay__parameterized6
carry_chain__parameterized1__55: carry_chain__parameterized1
reg__9227: reg__6
xbip_pipe_v3_0_6_viv__parameterized3__645: xbip_pipe_v3_0_6_viv__parameterized3
logic__1251: logic__1251
xbip_pipe_v3_0_6_viv__parameterized31__209: xbip_pipe_v3_0_6_viv__parameterized31
reg__807: reg__807
reg__2720: reg__2720
logic__3209: logic__201
muxpart__201: muxpart__4
delay__parameterized36__119: delay__parameterized36
delay__parameterized36__145: delay__parameterized36
reg__9047: reg__19
keep__236: keep__9
logic__629: logic__629
reg__5085: reg__5085
reg__8794: reg__4
logic__267: logic__267
logic__2236: logic__204
xbip_pipe_v3_0_6_viv__parameterized31__82: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized21__17: xbip_pipe_v3_0_6_viv__parameterized21
reg__3500: reg__3500
reg__235: reg__235
logic__1486: logic__1486
reg__9661: reg__8
keep__792: keep__7
xbip_pipe_v3_0_6_viv__parameterized3__890: xbip_pipe_v3_0_6_viv__parameterized3
reg__4991: reg__4991
reg__1285: reg__1285
datapath__374: datapath__3
xbip_pipe_v3_0_6_viv__parameterized15__8: xbip_pipe_v3_0_6_viv__parameterized15
reg__3458: reg__3458
reg__8038: reg__8038
xbip_pipe_v3_0_6_viv__parameterized31__217: xbip_pipe_v3_0_6_viv__parameterized31
reg__677: reg__677
reg__1478: reg__1478
reg__7743: reg__7743
logic__4965: logic__203
logic__1700: logic__367
logic__2410: logic__176
reg__7144: reg__7144
reg__8807: reg__6
reg__1116: reg__1116
xbip_pipe_v3_0_6_viv__parameterized13__17: xbip_pipe_v3_0_6_viv__parameterized13
logic__4020: logic__377
logic__1901: logic__270
reg__6626: reg__6626
reg__2819: reg__2819
delay__parameterized23__42: delay__parameterized23
reg__7795: reg__7795
L3_up_L2_WEIGHTS_34_rom: L3_up_L2_WEIGHTS_34_rom
delay__parameterized27__22: delay__parameterized27
reg__1178: reg__1178
L3_up_L2_WEIGHTS_40: L3_up_L2_WEIGHTS_40
muxpart__262: muxpart
delay__parameterized29__56: delay__parameterized29
delay__parameterized0__119: delay__parameterized0
reg__1314: reg__1314
reg__3771: reg__3771
delay__parameterized30__107: delay__parameterized30
logic__2170: logic__194
case__104: case__104
xbip_pipe_v3_0_6_viv__parameterized66__29: xbip_pipe_v3_0_6_viv__parameterized66
keep__544: keep__11
delay__parameterized36__22: delay__parameterized36
L2_up_L1_WEIGHTS_2_rom: L2_up_L1_WEIGHTS_2_rom
datapath__200: datapath__7
xbip_pipe_v3_0_6_viv__parameterized3__298: xbip_pipe_v3_0_6_viv__parameterized3
keep__54: keep__3
logic__3606: logic__378
logic__2145: logic__224
reg__3109: reg__3109
keep__532: keep__3
reg__7585: reg__7585
xbip_pipe_v3_0_6_viv__parameterized3__838: xbip_pipe_v3_0_6_viv__parameterized3
reg__3145: reg__3145
reg__7744: reg__7744
reg__1921: reg__1921
delay__parameterized36__84: delay__parameterized36
delay__parameterized6__145: delay__parameterized6
logic__5667: logic__1106
reg__9735: reg__6
reg__4332: reg__4332
logic__1993: logic__224
xbip_pipe_v3_0_6_viv__parameterized3__24: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized6__7: delay__parameterized6
reg__9339: reg__14
logic__2478: logic__352
logic__2052: logic__22
xbip_pipe_v3_0_6_viv__parameterized11__255: xbip_pipe_v3_0_6_viv__parameterized11
reg__8573: reg__6
logic__3215: logic__195
reg__7347: reg__7347
reg__6190: reg__6190
reg__6811: reg__6811
reg__9328: reg__8
xbip_pipe_v3_0_6_viv__parameterized64__13: xbip_pipe_v3_0_6_viv__parameterized64
xbip_pipe_v3_0_6_viv__parameterized15__51: xbip_pipe_v3_0_6_viv__parameterized15
reg__7996: reg__7996
delay__parameterized34__13: delay__parameterized34
reg__4589: reg__4589
reg__3878: reg__3878
reg__5052: reg__5052
xbip_pipe_v3_0_6_viv__parameterized49__58: xbip_pipe_v3_0_6_viv__parameterized49
reg__4684: reg__4684
DNN_up_ap_fmul_2_max_dsp_32__21: DNN_up_ap_fmul_2_max_dsp_32
xbip_pipe_v3_0_6_viv__parameterized21__1: xbip_pipe_v3_0_6_viv__parameterized21
reg__3923: reg__3923
delay__parameterized0__870: delay__parameterized0
special_detect__42: special_detect
reg__3553: reg__3553
reg__4364: reg__4364
reg__5750: reg__5750
muxpart__273: muxpart__2
logic__2423: logic__378
logic__4060: logic__398
reg__4360: reg__4360
compare_gt__33: compare_gt
reg__3749: reg__3749
logic__1818: logic__198
muxpart__282: muxpart__2
reg__5288: reg__5288
delay__parameterized5__51: delay__parameterized5
logic__1899: logic__287
delay__parameterized38__3: delay__parameterized38
logic__4693: logic__153
reg__210: reg__210
logic__5677: logic__1099
keep__733: keep__2
reg__8837: reg__8
keep__508: keep__7
L3_up_L2_WEIGHTS_30: L3_up_L2_WEIGHTS_30
xbip_pipe_v3_0_6_viv__parameterized15__18: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized18__159: delay__parameterized18
logic__4260: logic__301
delay__parameterized27__11: delay__parameterized27
reg__112: reg__112
flt_mult__15: flt_mult
reg__7371: reg__7371
muxpart__459: muxpart__2
logic__2342: logic__133
keep__27: keep__27
reg__3419: reg__3419
xbip_pipe_v3_0_6_viv__parameterized5: xbip_pipe_v3_0_6_viv__parameterized5
reg__6314: reg__6314
reg__4670: reg__4670
reg__1808: reg__1808
delay__parameterized27__64: delay__parameterized27
reg__4984: reg__4984
reg__5162: reg__5162
xbip_pipe_v3_0_6_viv__parameterized3__299: xbip_pipe_v3_0_6_viv__parameterized3
logic__4536: logic__367
reg__3086: reg__3086
delay__parameterized30__6: delay__parameterized30
reg__6856: reg__6856
reg__5154: reg__5154
logic__5377: logic__374
xbip_pipe_v3_0_6_viv__parameterized3__451: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized43__10: delay__parameterized43
logic__209: logic__209
reg__803: reg__803
reg__8639: reg__24
reg__2091: reg__2091
reg__2863: reg__2863
logic__4547: logic__327
reg__6304: reg__6304
extrom__15: extrom__15
delay__parameterized17__28: delay__parameterized17
reg__9702: reg__6
dsp48e1_wrapper__10: dsp48e1_wrapper
reg__1328: reg__1328
xbip_pipe_v3_0_6_viv__parameterized3__25: xbip_pipe_v3_0_6_viv__parameterized3
reg__2023: reg__2023
reg__1146: reg__1146
muxpart__134: muxpart__134
logic__3279: logic__326
reg__8381: reg__7
delay__parameterized4__165: delay__parameterized4
reg__2021: reg__2021
delay__parameterized0__839: delay__parameterized0
case__543: case__29
delay__parameterized12__13: delay__parameterized12
reg__8300: reg__6
reg__1800: reg__1800
reg__6532: reg__6532
reg__2290: reg__2290
reg__1520: reg__1520
case__105: case__105
logic__5031: logic__213
reg__7505: reg__7505
delay__7: delay
reg__8071: reg__8071
delay__parameterized5__93: delay__parameterized5
reg__8483: reg__13
muxpart__99: muxpart__99
delay__parameterized14__10: delay__parameterized14
xbip_pipe_v3_0_6_viv__parameterized80__5: xbip_pipe_v3_0_6_viv__parameterized80
logic__980: logic__980
logic__3778: logic__85
reg__1450: reg__1450
xbip_pipe_v3_0_6_viv__parameterized62__25: xbip_pipe_v3_0_6_viv__parameterized62
delay__parameterized20__25: delay__parameterized20
delay__19: delay
case__527: case__4
reg__6670: reg__6670
logic__4408: logic__195
delay__parameterized22__32: delay__parameterized22
carry_chain__parameterized1__37: carry_chain__parameterized1
reg__2854: reg__2854
reg__3398: reg__3398
keep__172: keep__7
logic__3761: logic__176
reg__5169: reg__5169
reg__4785: reg__4785
delay__parameterized4__52: delay__parameterized4
reg__6540: reg__6540
xbip_pipe_v3_0_6_viv__parameterized37__41: xbip_pipe_v3_0_6_viv__parameterized37
muxpart__488: muxpart__6
muxpart__314: muxpart__8
reg__6563: reg__6563
xbip_pipe_v3_0_6_viv__parameterized29__76: xbip_pipe_v3_0_6_viv__parameterized29
reg__7985: reg__7985
reg__8762: reg__6
logic__4414: logic__191
delay__parameterized18__108: delay__parameterized18
reg__1882: reg__1882
logic__2094: logic__194
delay__29: delay
delay__parameterized4__29: delay__parameterized4
delay__parameterized11__38: delay__parameterized11
logic__2545: logic__289
logic__355: logic__355
reg__5709: reg__5709
delay__parameterized4__45: delay__parameterized4
reg__3999: reg__3999
delay__parameterized27__42: delay__parameterized27
delay__parameterized12__3: delay__parameterized12
logic__5293: logic__250
reg__6256: reg__6256
delay__parameterized33__52: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized17__113: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized6__41: delay__parameterized6
flt_round_dsp_opt_full__15: flt_round_dsp_opt_full
keep__727: keep__6
xbip_pipe_v3_0_6_viv__parameterized45__18: xbip_pipe_v3_0_6_viv__parameterized45
logic__1226: logic__1226
reg__5058: reg__5058
delay__parameterized27__52: delay__parameterized27
xbip_pipe_v3_0_6_viv__parameterized45__21: xbip_pipe_v3_0_6_viv__parameterized45
delay__71: delay
delay__parameterized36__129: delay__parameterized36
logic__1832: logic__163
muxpart__64: muxpart__64
xbip_pipe_v3_0_6_viv__parameterized7__134: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized3__685: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__218: muxpart__6
logic__3669: logic__204
delay__parameterized29__79: delay__parameterized29
reg__7551: reg__7551
delay__parameterized18__97: delay__parameterized18
keep__889: keep__2
logic__2044: logic__78
reg__8433: reg__4
delay__parameterized0__213: delay__parameterized0
L3_up_L2_WEIGHTS_43: L3_up_L2_WEIGHTS_43
xbip_pipe_v3_0_6_viv__parameterized7__175: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized7__64: delay__parameterized7
reg__113: reg__113
reg__6750: reg__6750
reg__4165: reg__4165
reg__3889: reg__3889
logic__409: logic__409
logic__689: logic__689
xbip_pipe_v3_0_6_viv__parameterized11__50: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized30__99: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized35__7: xbip_pipe_v3_0_6_viv__parameterized35
reg__3046: reg__3046
datapath__324: datapath__2
delay__parameterized0__629: delay__parameterized0
logic__4225: logic__285
logic__3602: logic__394
reg__8241: reg__4
muxpart__426: muxpart__3
xbip_pipe_v3_0_6_viv__parameterized9__163: xbip_pipe_v3_0_6_viv__parameterized9
carry_chain__12: carry_chain
logic__1133: logic__1133
case__484: case__9
reg__4519: reg__4519
reg__2804: reg__2804
xbip_pipe_v3_0_6_viv__parameterized3__569: xbip_pipe_v3_0_6_viv__parameterized3
align_add_dsp48e1_sgl__2: align_add_dsp48e1_sgl
reg__5240: reg__5240
delay__parameterized0__933: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized49__54: xbip_pipe_v3_0_6_viv__parameterized49
case__372: case__4
logic__2947: logic__176
xbip_pipe_v3_0_6_viv__parameterized11__280: xbip_pipe_v3_0_6_viv__parameterized11
flt_round_dsp_opt_full__22: flt_round_dsp_opt_full
delay__parameterized36__50: delay__parameterized36
flt_dec_op_lat__14: flt_dec_op_lat
logic__476: logic__476
xbip_pipe_v3_0_6_viv__parameterized31__136: xbip_pipe_v3_0_6_viv__parameterized31
reg__3148: reg__3148
reg__6430: reg__6430
keep__222: keep__3
xbip_pipe_v3_0_6_viv__parameterized15__156: xbip_pipe_v3_0_6_viv__parameterized15
case__747: case__19
reg__1704: reg__1704
logic__3308: logic__387
xbip_pipe_v3_0_6_viv__parameterized17__138: xbip_pipe_v3_0_6_viv__parameterized17
reg__8014: reg__8014
reg__1085: reg__1085
special_detect__parameterized0__61: special_detect__parameterized0
logic__2832: logic__251
reg__8651: reg__11
reg__763: reg__763
datapath__325: datapath__1
muxpart__551: muxpart__4
flt_mult_exp__21: flt_mult_exp
reg__1889: reg__1889
logic__5190: logic__209
xbip_pipe_v3_0_6_viv__parameterized55__43: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized3__152: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__1256: xbip_pipe_v3_0_6_viv__parameterized3
keep__71: keep__2
xbip_pipe_v3_0_6_viv__parameterized37__36: xbip_pipe_v3_0_6_viv__parameterized37
case__483: case__10
xbip_pipe_v3_0_6_viv__parameterized13__70: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized60__21: xbip_pipe_v3_0_6_viv__parameterized60
xbip_pipe_v3_0_6_viv__parameterized3__271: xbip_pipe_v3_0_6_viv__parameterized3
carry_chain__parameterized2__8: carry_chain__parameterized2
reg__5004: reg__5004
logic__3245: logic__48
muxpart__464: muxpart__2
reg__1786: reg__1786
reg__2234: reg__2234
reg__580: reg__580
reg__9522: reg__21
xbip_pipe_v3_0_6_viv__parameterized3__48: xbip_pipe_v3_0_6_viv__parameterized3
reg__6463: reg__6463
logic__1648: logic__384
extrom__144: extrom__144
reg__1071: reg__1071
reg__5049: reg__5049
reg__2572: reg__2572
logic__2322: logic__201
reg__4512: reg__4512
muxpart__15: muxpart__15
reg__1814: reg__1814
logic__3208: logic__202
compare_eq_im__parameterized0__50: compare_eq_im__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__1195: xbip_pipe_v3_0_6_viv__parameterized3
keep__494: keep__9
logic__4141: logic__298
reg__8795: reg__4
reg__6177: reg__6177
logic__2341: logic__138
keep__26: keep__26
delay__parameterized0__600: delay__parameterized0
delay__parameterized2__9: delay__parameterized2
delay__parameterized0__443: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized11__323: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized25__31: delay__parameterized25
reg__795: reg__795
logic__4537: logic__364
reg__3354: reg__3354
delay__parameterized31__34: delay__parameterized31
logic__2895: logic__57
carry_chain__parameterized1__67: carry_chain__parameterized1
reg__515: reg__515
muxpart__361: muxpart__5
reg__5696: reg__5696
delay__parameterized23__40: delay__parameterized23
delay__parameterized0__127: delay__parameterized0
logic__2629: logic__404
xbip_pipe_v3_0_6_viv__parameterized9__146: xbip_pipe_v3_0_6_viv__parameterized9
extrom__58: extrom__58
delay__parameterized29__78: delay__parameterized29
flt_mult_round__25: flt_mult_round
delay__parameterized29__36: delay__parameterized29
reg__421: reg__421
case__85: case__85
xbip_pipe_v3_0_6_viv__parameterized11__98: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized31__17: delay__parameterized31
case__40: case__40
logic__4790: logic__25
reg__7672: reg__7672
muxpart__354: muxpart__2
xbip_pipe_v3_0_6_viv__parameterized15__82: xbip_pipe_v3_0_6_viv__parameterized15
logic__1269: logic__1269
delay__parameterized8__154: delay__parameterized8
DNN_up_fadd_32ns_hbi__30: DNN_up_fadd_32ns_hbi
reg__2857: reg__2857
reg__8985: reg__4
delay__parameterized6__175: delay__parameterized6
logic__3212: logic__198
xbip_pipe_v3_0_6_viv__parameterized45__3: xbip_pipe_v3_0_6_viv__parameterized45
logic__3357: logic__378
delay__parameterized0__339: delay__parameterized0
floating_point_v7_1_8__parameterized1: floating_point_v7_1_8__parameterized1
reg__6991: reg__6991
keep__117: keep__2
delay__parameterized21__51: delay__parameterized21
case__895: case__10
flt_add_exp_sp__5: flt_add_exp_sp
xbip_pipe_v3_0_6_viv__parameterized5__33: xbip_pipe_v3_0_6_viv__parameterized5
muxpart__537: muxpart__6
xbip_pipe_v3_0_6_viv__parameterized13__4: xbip_pipe_v3_0_6_viv__parameterized13
reg__7960: reg__7960
xbip_pipe_v3_0_6_viv__parameterized3: xbip_pipe_v3_0_6_viv__parameterized3
datapath__278: datapath__14
delay__parameterized5__170: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized11__154: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized7__18: delay__parameterized7
reg__2294: reg__2294
logic__3220: logic__172
reg__7775: reg__7775
logic__4149: logic__267
reg__5575: reg__5575
xbip_pipe_v3_0_6_viv__parameterized3__448: xbip_pipe_v3_0_6_viv__parameterized3
reg__6109: reg__6109
xbip_pipe_v3_0_6_viv__parameterized53__18: xbip_pipe_v3_0_6_viv__parameterized53
reg__8453: reg__8
delay__parameterized18__132: delay__parameterized18
reg__6882: reg__6882
extrom__112: extrom__112
logic__1099: logic__1099
reg__5042: reg__5042
extrom__83: extrom__83
xbip_pipe_v3_0_6_viv__parameterized7__10: xbip_pipe_v3_0_6_viv__parameterized7
reg__5919: reg__5919
datapath__533: datapath__14
xbip_pipe_v3_0_6_viv__parameterized3__652: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized17__14: delay__parameterized17
reg__5147: reg__5147
reg__5233: reg__5233
keep__488: keep__13
delay__parameterized7__32: delay__parameterized7
delay__parameterized20__15: delay__parameterized20
reg__1531: reg__1531
muxpart__288: muxpart__6
reg__9048: reg__18
xbip_pipe_v3_0_6_viv__parameterized17__64: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized13__35: delay__parameterized13
muxpart__184: muxpart__2
logic__2442: logic__308
delay__parameterized9__14: delay__parameterized9
logic__1415: logic__1415
xbip_pipe_v3_0_6_viv__parameterized3__1275: xbip_pipe_v3_0_6_viv__parameterized3
reg__178: reg__178
reg__4823: reg__4823
keep__726: keep__7
logic__1004: logic__1004
reg__6410: reg__6410
muxpart__345: muxpart__2
delay__parameterized23__15: delay__parameterized23
delay__parameterized0__218: delay__parameterized0
delay__parameterized16__29: delay__parameterized16
case__705: case__28
xbip_pipe_v3_0_6_viv__parameterized3__468: xbip_pipe_v3_0_6_viv__parameterized3
keep__126: keep__3
datapath__56: datapath__15
delay__67: delay
logic__3779: logic__82
datapath__534: datapath__13
delay__parameterized30__170: delay__parameterized30
logic__4274: logic__408
xbip_pipe_v3_0_6_viv__parameterized3__915: xbip_pipe_v3_0_6_viv__parameterized3
reg__4572: reg__4572
logic__3214: logic__196
keep__491: keep__2
delay__parameterized10__13: delay__parameterized10
delay__parameterized36__93: delay__parameterized36
delay__parameterized9__93: delay__parameterized9
keep__854: keep__11
delay__parameterized29__37: delay__parameterized29
delay__parameterized8__75: delay__parameterized8
reg__434: reg__434
reg__1485: reg__1485
xbip_pipe_v3_0_6_viv__parameterized68__29: xbip_pipe_v3_0_6_viv__parameterized68
reg__1291: reg__1291
carry_chain__parameterized1__49: carry_chain__parameterized1
xbip_pipe_v3_0_6_viv__parameterized3__301: xbip_pipe_v3_0_6_viv__parameterized3
flt_mult_exp__3: flt_mult_exp
delay__parameterized0__830: delay__parameterized0
logic__4538: logic__359
reg__8708: reg__4
delay__parameterized28__21: delay__parameterized28
xbip_pipe_v3_0_6_viv__parameterized47__64: xbip_pipe_v3_0_6_viv__parameterized47
xbip_pipe_v3_0_6_viv__parameterized11__139: xbip_pipe_v3_0_6_viv__parameterized11
reg__133: reg__133
logic__3561: logic__191
reg__1126: reg__1126
logic__250: logic__250
delay__parameterized1__1: delay__parameterized1
xbip_pipe_v3_0_6_viv__parameterized3__365: xbip_pipe_v3_0_6_viv__parameterized3
logic__3043: logic__220
xbip_pipe_v3_0_6_viv__parameterized19__18: xbip_pipe_v3_0_6_viv__parameterized19
reg__9291: reg__18
logic__3887: logic__349
xbip_pipe_v3_0_6_viv__parameterized33__68: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized35__63: xbip_pipe_v3_0_6_viv__parameterized35
carry_chain__parameterized5__21: carry_chain__parameterized5
xbip_pipe_v3_0_6_viv__parameterized41__33: xbip_pipe_v3_0_6_viv__parameterized41
xbip_pipe_v3_0_6_viv__parameterized3__778: xbip_pipe_v3_0_6_viv__parameterized3
reg__8207: reg__8207
compare_eq_im__parameterized1__8: compare_eq_im__parameterized1
delay__parameterized0__487: delay__parameterized0
logic__2042: logic__82
logic__2740: logic__77
reg__9390: reg__5
xbip_pipe_v3_0_6_viv__parameterized11__64: xbip_pipe_v3_0_6_viv__parameterized11
reg__4174: reg__4174
logic__917: logic__917
reg__8092: reg__8092
logic__4740: logic__214
logic__2177: logic__172
xbip_pipe_v3_0_6_viv__parameterized3__880: xbip_pipe_v3_0_6_viv__parameterized3
reg__5193: reg__5193
xbip_pipe_v3_0_6_viv__parameterized29__94: xbip_pipe_v3_0_6_viv__parameterized29
logic__5192: logic__207
reg__8476: reg__2
delay__parameterized31__29: delay__parameterized31
logic__984: logic__984
reg__8340: reg__29
reg__8443: reg__3
reg__2599: reg__2599
delay__parameterized24__5: delay__parameterized24
reg__8405: reg__6
reg__9253: reg__14
reg__5445: reg__5445
case__592: case__2
delay__parameterized7__116: delay__parameterized7
reg__5959: reg__5959
reg__3092: reg__3092
reg__1709: reg__1709
logic__3968: logic__394
xbip_pipe_v3_0_6_viv__parameterized13__13: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized21__40: delay__parameterized21
carry_chain__parameterized2__19: carry_chain__parameterized2
logic__2213: logic__251
reg__7103: reg__7103
xbip_pipe_v3_0_6_viv__parameterized56__22: xbip_pipe_v3_0_6_viv__parameterized56
delay__parameterized30__153: delay__parameterized30
reg__2038: reg__2038
xbip_pipe_v3_0_6_viv__parameterized3__1: xbip_pipe_v3_0_6_viv__parameterized3
keep__237: keep__8
reg__9821: reg__4
logic__2346: logic__94
logic__2774: logic__209
delay__parameterized8__127: delay__parameterized8
reg__5269: reg__5269
delay__parameterized0__925: delay__parameterized0
delay__parameterized8__89: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized31__142: xbip_pipe_v3_0_6_viv__parameterized31
reg__5214: reg__5214
special_detect__parameterized0__3: special_detect__parameterized0
logic__2631: logic__398
datapath__223: datapath__1
reg__847: reg__847
xbip_pipe_v3_0_6_viv__parameterized39__33: xbip_pipe_v3_0_6_viv__parameterized39
reg__5597: reg__5597
reg__1911: reg__1911
xbip_pipe_v3_0_6_viv__parameterized21__42: xbip_pipe_v3_0_6_viv__parameterized21
logic__2765: logic__223
reg__820: reg__820
reg__3023: reg__3023
reg__9366: reg
keep__124: keep__3
logic__5236: logic__22
reg__291: reg__291
reg__5774: reg__5774
delay__parameterized14__33: delay__parameterized14
reg__1267: reg__1267
L3_up_L2_WEIGHTS_33: L3_up_L2_WEIGHTS_33
xbip_pipe_v3_0_6_viv__parameterized3__307: xbip_pipe_v3_0_6_viv__parameterized3
reg__1687: reg__1687
xbip_pipe_v3_0_6_viv__parameterized7__177: xbip_pipe_v3_0_6_viv__parameterized7
logic__3216: logic__194
reg__9044: reg__6
reg__2004: reg__2004
lead_zero_encode_shift__33: lead_zero_encode_shift
logic__2345: logic__97
reg__6896: reg__6896
logic__2876: logic__158
reg__5260: reg__5260
xbip_pipe_v3_0_6_viv__parameterized43__5: xbip_pipe_v3_0_6_viv__parameterized43
delay__parameterized0__276: delay__parameterized0
datapath__322: datapath__4
reg__3103: reg__3103
delay__parameterized0__306: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized31__51: xbip_pipe_v3_0_6_viv__parameterized31
carry_chain__parameterized1__31: carry_chain__parameterized1
reg__8082: reg__8082
reg__9667: reg__4
muxpart__503: muxpart__8
reg__1439: reg__1439
delay__parameterized33__96: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized51__13: xbip_pipe_v3_0_6_viv__parameterized51
delay__parameterized17__51: delay__parameterized17
logic__3886: logic__352
special_detect__18: special_detect
muxpart__405: muxpart__8
xbip_pipe_v3_0_6_viv__parameterized31__226: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized23__52: delay__parameterized23
xbip_pipe_v3_0_6_viv__parameterized49__216: xbip_pipe_v3_0_6_viv__parameterized49
logic__2405: logic__270
reg__889: reg__889
logic__3668: logic__205
logic__3179: logic__262
reg__8486: reg__12
reg__2113: reg__2113
keep__362: keep__3
delay__parameterized3__30: delay__parameterized3
reg__2758: reg__2758
logic__1743: logic__378
reg__9279: reg__26
special_detect__41: special_detect
logic__5432: logic__340
xbip_pipe_v3_0_6_viv__parameterized13__85: xbip_pipe_v3_0_6_viv__parameterized13
logic__4350: logic__307
carry_chain__parameterized5__51: carry_chain__parameterized5
logic__4029: logic__340
xbip_pipe_v3_0_6_viv__parameterized7__215: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized13__9: delay__parameterized13
logic__2238: logic__202
logic__1428: logic__1428
xbip_pipe_v3_0_6_viv__parameterized51__30: xbip_pipe_v3_0_6_viv__parameterized51
logic__2842: logic__222
xbip_pipe_v3_0_6_viv__parameterized3__572: xbip_pipe_v3_0_6_viv__parameterized3
reg__684: reg__684
keep__849: keep__4
case__627: case__16
reg__8949: reg__26
reg__4180: reg__4180
delay__parameterized8__27: delay__parameterized8
logic__1629: logic__1629
logic__1665: logic__326
reg__7130: reg__7130
reg__2284: reg__2284
xbip_pipe_v3_0_6_viv__parameterized55__55: xbip_pipe_v3_0_6_viv__parameterized55
muxpart__469: muxpart__9
xbip_pipe_v3_0_6_viv__parameterized19__21: xbip_pipe_v3_0_6_viv__parameterized19
reg__4145: reg__4145
delay__parameterized4__68: delay__parameterized4
reg__9419: reg__13
reg__1542: reg__1542
delay__parameterized5__53: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized13__16: xbip_pipe_v3_0_6_viv__parameterized13
logic__4789: logic__48
reg__5628: reg__5628
xbip_pipe_v3_0_6_viv__parameterized11__269: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized3__777: xbip_pipe_v3_0_6_viv__parameterized3
reg__1731: reg__1731
reg__211: reg__211
reg__2687: reg__2687
logic__1365: logic__1365
reg__5653: reg__5653
reg__2586: reg__2586
logic__2271: logic__79
logic__387: logic__387
floating_point_v7_1_8__parameterized1__8: floating_point_v7_1_8__parameterized1
datapath__109: datapath__13
reg__9108: reg__2
reg__945: reg__945
reg__7472: reg__7472
delay__parameterized18__64: delay__parameterized18
xbip_pipe_v3_0_6_viv__parameterized3__601: xbip_pipe_v3_0_6_viv__parameterized3
floating_point_v7_1_8_viv__4: floating_point_v7_1_8_viv
delay__parameterized23__55: delay__parameterized23
delay__parameterized18__1: delay__parameterized18
L2_up_L1_WEIGHTS_58: L2_up_L1_WEIGHTS_58
logic__4204: logic__100
logic__4589: logic__210
reg__5720: reg__5720
logic__4786: logic__60
reg__4934: reg__4934
logic__2621: logic__56
reg__8864: reg__16
reg__3903: reg__3903
floating_point_v7_1_8__11: floating_point_v7_1_8
reg__3203: reg__3203
delay__parameterized17__110: delay__parameterized17
dsp48e1_wrapper__8: dsp48e1_wrapper
logic__1788: logic__252
delay__parameterized0__293: delay__parameterized0
delay__parameterized43__1: delay__parameterized43
case__960: case__16
reg__9228: reg__12
xbip_pipe_v3_0_6_viv__parameterized3__786: xbip_pipe_v3_0_6_viv__parameterized3
logic__3213: logic__197
xbip_pipe_v3_0_6_viv__parameterized11__146: xbip_pipe_v3_0_6_viv__parameterized11
logic__2214: logic__250
logic__3547: logic__206
keep__552: keep__13
reg__1002: reg__1002
logic__4742: logic__212
reg__4859: reg__4859
reg__2922: reg__2922
xbip_pipe_v3_0_6_viv__parameterized47__100: xbip_pipe_v3_0_6_viv__parameterized47
reg__2151: reg__2151
reg__2934: reg__2934
reg__6726: reg__6726
delay__parameterized28__17: delay__parameterized28
logic__3604: logic__387
logic__4868: logic__321
reg__3009: reg__3009
reg__2218: reg__2218
reg__5252: reg__5252
reg__4269: reg__4269
reg__5658: reg__5658
reg__4194: reg__4194
xbip_pipe_v3_0_6_viv__parameterized41__65: xbip_pipe_v3_0_6_viv__parameterized41
delay__parameterized6__10: delay__parameterized6
reg__2684: reg__2684
logic__783: logic__783
xbip_pipe_v3_0_6_viv__parameterized62__15: xbip_pipe_v3_0_6_viv__parameterized62
reg__709: reg__709
xbip_pipe_v3_0_6_viv__parameterized1__42: xbip_pipe_v3_0_6_viv__parameterized1
logic__1859: logic
muxpart__328: muxpart__8
xbip_pipe_v3_0_6_viv__parameterized9__123: xbip_pipe_v3_0_6_viv__parameterized9
DNN_up_ap_fcmp_0_no_dsp_32: DNN_up_ap_fcmp_0_no_dsp_32
muxpart__248: muxpart
delay__parameterized20__69: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized15__6: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized6__185: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized33: xbip_pipe_v3_0_6_viv__parameterized33
reg__7325: reg__7325
xbip_pipe_v3_0_6_viv__parameterized86__8: xbip_pipe_v3_0_6_viv__parameterized86
L3_up_L2_WEIGHTS_44: L3_up_L2_WEIGHTS_44
xbip_pipe_v3_0_6_viv__parameterized3__1082: xbip_pipe_v3_0_6_viv__parameterized3
logic__4261: logic__298
reg__5106: reg__5106
delay__parameterized0__315: delay__parameterized0
reg__2104: reg__2104
reg__7368: reg__7368
delay__parameterized31__32: delay__parameterized31
logic__4535: logic__373
compare_eq_im__parameterized1__56: compare_eq_im__parameterized1
logic__4226: logic__270
DNN_up_fmul_32ns_ibs__25: DNN_up_fmul_32ns_ibs
logic__5200: logic__199
xbip_pipe_v3_0_6_viv__parameterized29__142: xbip_pipe_v3_0_6_viv__parameterized29
case__625: case__18
muxpart__46: muxpart__46
muxpart__299: muxpart__4
xbip_pipe_v3_0_6_viv__parameterized17__145: xbip_pipe_v3_0_6_viv__parameterized17
reg__869: reg__869
xbip_pipe_v3_0_6_viv__parameterized7__82: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized0__601: delay__parameterized0
reg__9687: reg__18
delay__parameterized30__112: delay__parameterized30
reg__8863: reg__17
logic__4046: logic__290
logic__3988: logic__326
logic__3328: logic__312
reg__7440: reg__7440
reg__9443: reg__6
reg__8764: reg__11
xbip_pipe_v3_0_6_viv__parameterized3__1141: xbip_pipe_v3_0_6_viv__parameterized3
reg__9684: reg__21
delay__parameterized0__541: delay__parameterized0
logic__2877: logic__153
xbip_pipe_v3_0_6_viv__parameterized49__204: xbip_pipe_v3_0_6_viv__parameterized49
datapath__110: datapath__12
dsp48e1_wrapper__parameterized1__8: dsp48e1_wrapper__parameterized1
case__706: case__27
delay__parameterized0__663: delay__parameterized0
case__840: case__27
reg__2358: reg__2358
delay__parameterized37__4: delay__parameterized37
reg__666: reg__666
xbip_pipe_v3_0_6_viv__parameterized35: xbip_pipe_v3_0_6_viv__parameterized35
xbip_pipe_v3_0_6_viv__parameterized37__63: xbip_pipe_v3_0_6_viv__parameterized37
logic__5682: logic__1099
reg__2262: reg__2262
delay__parameterized40__8: delay__parameterized40
case__548: case__24
keep__70: keep__3
reg__9111: reg__6
logic__2717: logic__193
reg__2350: reg__2350
xbip_pipe_v3_0_6_viv__parameterized49__38: xbip_pipe_v3_0_6_viv__parameterized49
logic__3079: logic__138
keep__1: keep__1
DNN_up__GC0: DNN_up__GC0
xbip_pipe_v3_0_6_viv__parameterized29__92: xbip_pipe_v3_0_6_viv__parameterized29
compare_eq_im__11: compare_eq_im
xbip_pipe_v3_0_6_viv__parameterized11__13: xbip_pipe_v3_0_6_viv__parameterized11
logic__1701: logic__364
reg__5061: reg__5061
reg__7935: reg__7935
muxpart__239: muxpart__8
logic__3089: logic__79
logic__3545: logic__208
reg__5562: reg__5562
reg__3196: reg__3196
logic__2336: logic__163
reg__6934: reg__6934
reg__2964: reg__2964
delay__parameterized6__131: delay__parameterized6
reg__3367: reg__3367
reg__4671: reg__4671
reg__5594: reg__5594
datapath__279: datapath__13
reg__9571: reg__12
delay__parameterized8__15: delay__parameterized8
delay__parameterized5__150: delay__parameterized5
delay__parameterized0__522: delay__parameterized0
reg__9052: reg__14
reg__8743: reg__6
xbip_pipe_v3_0_6_viv__parameterized3__570: xbip_pipe_v3_0_6_viv__parameterized3
reg__2711: reg__2711
xbip_pipe_v3_0_6_viv__parameterized9__24: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized36__46: delay__parameterized36
compare_gt__12: compare_gt
keep__759: keep__12
reg__8254: reg__22
logic__1702: logic__359
delay__parameterized10__3: delay__parameterized10
keep__363: keep__2
xbip_pipe_v3_0_6_viv__parameterized3__44: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__30: xbip_pipe_v3_0_6_viv
xbip_pipe_v3_0_6_viv__parameterized17__202: xbip_pipe_v3_0_6_viv__parameterized17
reg__4202: reg__4202
xbip_pipe_v3_0_6_viv__parameterized13__15: xbip_pipe_v3_0_6_viv__parameterized13
logic__4349: logic__308
keep__293: keep__2
reg__5691: reg__5691
delay__parameterized36__144: delay__parameterized36
delay__parameterized8__42: delay__parameterized8
reg__3401: reg__3401
reg__7554: reg__7554
reg__303: reg__303
xbip_pipe_v3_0_6_viv__parameterized23__30: xbip_pipe_v3_0_6_viv__parameterized23
xbip_pipe_v3_0_6_viv__parameterized11__10: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized6__63: delay__parameterized6
keep__207: keep__2
delay__parameterized29__55: delay__parameterized29
logic__4096: logic__287
reg__8293: reg__6
muxpart__65: muxpart__65
reg__8318: reg__10
logic__3641: logic__263
delay__parameterized30__127: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized3__366: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized30__24: delay__parameterized30
reg__5949: reg__5949
flt_dec_op_lat__16: flt_dec_op_lat
delay__parameterized10__7: delay__parameterized10
reg__2916: reg__2916
xbip_pipe_v3_0_6_viv__parameterized37__11: xbip_pipe_v3_0_6_viv__parameterized37
carry_chain__parameterized1__22: carry_chain__parameterized1
reg__4976: reg__4976
logic__158: logic__158
xbip_pipe_v3_0_6_viv__parameterized1__4: xbip_pipe_v3_0_6_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized47__87: xbip_pipe_v3_0_6_viv__parameterized47
delay__parameterized62__1: delay__parameterized62
case__70: case__70
flt_round_dsp_opt_full: flt_round_dsp_opt_full
case__902: case__3
reg__7214: reg__7214
reg__1602: reg__1602
logic__4151: logic__263
keep__856: keep__9
logic__2403: logic__287
reg__6380: reg__6380
logic__2043: logic__79
L2_up_L1_WEIGHTS_fYi: L2_up_L1_WEIGHTS_fYi
logic__5015: logic__255
reg__4996: reg__4996
xbip_pipe_v3_0_6_viv__parameterized47__94: xbip_pipe_v3_0_6_viv__parameterized47
logic__4391: logic__212
reg__1494: reg__1494
xbip_pipe_v3_0_6_viv__parameterized7__6: xbip_pipe_v3_0_6_viv__parameterized7
reg__1429: reg__1429
reg__8595: reg__18
logic__5398: logic__302
dsp48e1_wrapper__13: dsp48e1_wrapper
reg__6315: reg__6315
muxpart__407: muxpart__6
logic__3140: logic__194
carry_chain__parameterized0__31: carry_chain__parameterized0
compare_gt: compare_gt
flt_dec_op_lat__20: flt_dec_op_lat
muxpart__517: muxpart__3
flt_add_dsp__6: flt_add_dsp
reg__3021: reg__3021
reg__9456: reg__11
reg__8641: reg__22
logic__3880: logic__374
reg__8339: reg__30
reg__6883: reg__6883
xbip_pipe_v3_0_6_viv__parameterized3__983: xbip_pipe_v3_0_6_viv__parameterized3
reg__6135: reg__6135
compare_eq_im__15: compare_eq_im
reg__9606: reg__8
case__917: case__29
logic__1649: logic__378
delay__parameterized0__200: delay__parameterized0
reg__476: reg__476
norm_and_round_dsp48e1_sgl: norm_and_round_dsp48e1_sgl
delay__parameterized8__147: delay__parameterized8
norm_and_round_dsp48e1_sgl__28: norm_and_round_dsp48e1_sgl
logic__3087: logic__85
logic__1843: logic__91
reg__7847: reg__7847
special_detect__55: special_detect
floating_point_v7_1_8__parameterized1__22: floating_point_v7_1_8__parameterized1
delay__parameterized18__143: delay__parameterized18
xbip_pipe_v3_0_6_viv__parameterized64__31: xbip_pipe_v3_0_6_viv__parameterized64
reg__3864: reg__3864
reg__273: reg__273
reg__5946: reg__5946
logic__5601: logic__213
delay__parameterized0__464: delay__parameterized0
delay__parameterized7__122: delay__parameterized7
reg__2723: reg__2723
logic__3062: logic__196
logic__1322: logic__1322
logic__2978: logic
logic__981: logic__981
reg__1635: reg__1635
compare_eq_im__parameterized0__43: compare_eq_im__parameterized0
xbip_pipe_v3_0_6_viv__parameterized70__15: xbip_pipe_v3_0_6_viv__parameterized70
delay__parameterized10__17: delay__parameterized10
reg__3564: reg__3564
reg__7207: reg__7207
logic__4544: logic__337
xbip_pipe_v3_0_6_viv__parameterized33__63: xbip_pipe_v3_0_6_viv__parameterized33
keep__59: keep__10
logic__3247: logic__22
carry_chain__26: carry_chain
xbip_pipe_v3_0_6_viv__parameterized3__1151: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized7__92: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized3__695: xbip_pipe_v3_0_6_viv__parameterized3
reg__9252: reg__15
logic__3676: logic__197
delay__parameterized8__144: delay__parameterized8
reg__629: reg__629
delay__parameterized0__864: delay__parameterized0
muxpart__161: muxpart__4
special_detect__63: special_detect
flt_mult__2: flt_mult
reg__1208: reg__1208
delay__parameterized37__6: delay__parameterized37
logic__200: logic__200
reg__8699: reg__6
delay__parameterized9__95: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized49__211: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized3__249: xbip_pipe_v3_0_6_viv__parameterized3
keep__492: keep__11
logic__1407: logic__1407
reg__1315: reg__1315
reg__4154: reg__4154
delay__parameterized0__904: delay__parameterized0
logic__5367: logic__404
reg__9697: reg__4
delay__parameterized9__53: delay__parameterized9
logic__2283: logic
logic__4050: logic__285
keep__205: keep__2
delay__parameterized0__690: delay__parameterized0
reg__6310: reg__6310
reg__7669: reg__7669
reg__1016: reg__1016
reg__2083: reg__2083
keep__548: keep__3
case__811: case__7
logic__983: logic__983
case__785: case__22
delay__parameterized0__688: delay__parameterized0
delay__parameterized7__75: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized49__73: xbip_pipe_v3_0_6_viv__parameterized49
reg__5418: reg__5418
case__190: case__28
reg__5140: reg__5140
xbip_pipe_v3_0_6_viv__parameterized9__140: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized3__827: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized31__15: xbip_pipe_v3_0_6_viv__parameterized31
logic__5622: logic__191
reg__7065: reg__7065
keep__686: keep__3
reg__982: reg__982
case__513: case__18
reg__3676: reg__3676
reg__4573: reg__4573
L3_up_L2_WEIGHTS_39: L3_up_L2_WEIGHTS_39
reg__5021: reg__5021
floating_point_v7_1_8_viv__parameterized1__22: floating_point_v7_1_8_viv__parameterized1
logic__3492: logic__168
xbip_pipe_v3_0_6_viv__parameterized3__1142: xbip_pipe_v3_0_6_viv__parameterized3
logic__5278: logic__288
reg__1801: reg__1801
xbip_pipe_v3_0_6_viv__parameterized43__60: xbip_pipe_v3_0_6_viv__parameterized43
reg__6659: reg__6659
xbip_pipe_v3_0_6_viv__parameterized39__4: xbip_pipe_v3_0_6_viv__parameterized39
reg__737: reg__737
delay__parameterized0__72: delay__parameterized0
delay__parameterized9__131: delay__parameterized9
reg__97: reg__97
delay__parameterized0__454: delay__parameterized0
reg__9635: reg__10
delay__parameterized20__13: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized51__18: xbip_pipe_v3_0_6_viv__parameterized51
logic__3881: logic__373
reg__9550: reg__12
logic__4203: logic__128
logic__4588: logic__211
reg__2206: reg__2206
flt_round_dsp_opt_full__13: flt_round_dsp_opt_full
logic__1821: logic__195
logic__2945: logic__193
delay__parameterized32__6: delay__parameterized32
reg__4583: reg__4583
logic__1900: logic__285
logic__687: logic__687
delay__parameterized0__24: delay__parameterized0
case__596: case__17
reg__2110: reg__2110
reg__8842: reg__11
logic__2534: logic__321
reg__1112: reg__1112
compare__31: compare
delay__parameterized7__74: delay__parameterized7
logic__3358: logic__377
xbip_pipe_v3_0_6_viv__parameterized3__1196: xbip_pipe_v3_0_6_viv__parameterized3
reg__4658: reg__4658
reg__2: reg__2
DNN_up_ap_fmul_2_max_dsp_32__14: DNN_up_ap_fmul_2_max_dsp_32
case__583: case__11
xbip_pipe_v3_0_6_viv__parameterized49__134: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized8__98: delay__parameterized8
reg__4289: reg__4289
delay__parameterized11__46: delay__parameterized11
xbip_pipe_v3_0_6_viv__parameterized3__264: xbip_pipe_v3_0_6_viv__parameterized3
signinv__32: signinv
delay__parameterized12__16: delay__parameterized12
delay__parameterized16__44: delay__parameterized16
reg__8960: reg__19
xbip_pipe_v3_0_6_viv__parameterized56__25: xbip_pipe_v3_0_6_viv__parameterized56
flt_dec_op__4: flt_dec_op
logic__5663: logic__1106
muxpart__470: muxpart__8
logic__4487: logic__191
xbip_pipe_v3_0_6_viv__parameterized31__163: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized17__6: xbip_pipe_v3_0_6_viv__parameterized17
L3_up_L2_WEIGHTS_34: L3_up_L2_WEIGHTS_34
muxpart__156: muxpart__7
delay__parameterized34__19: delay__parameterized34
xbip_pipe_v3_0_6_viv__parameterized31__16: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized0__269: delay__parameterized0
logic__4517: logic__48
xbip_pipe_v3_0_6_viv__parameterized25__32: xbip_pipe_v3_0_6_viv__parameterized25
delay__parameterized30__131: delay__parameterized30
reg__5683: reg__5683
delay__parameterized23__64: delay__parameterized23
delay__parameterized30__200: delay__parameterized30
delay__parameterized0__648: delay__parameterized0
delay__parameterized30__123: delay__parameterized30
logic__3221: logic__171
reg__7518: reg__7518
datapath__240: datapath__1
logic__5198: logic__201
logic__3390: logic__287
reg__2102: reg__2102
reg__7121: reg__7121
case__230: case__7
xbip_pipe_v3_0_6_viv__parameterized66__15: xbip_pipe_v3_0_6_viv__parameterized66
L2_up_L1_WEIGHTS_62: L2_up_L1_WEIGHTS_62
logic__773: logic__773
reg__3839: reg__3839
keep__857: keep__8
delay__parameterized18__42: delay__parameterized18
reg__1836: reg__1836
reg__5822: reg__5822
reg__3948: reg__3948
reg__6817: reg__6817
keep__719: keep__2
delay__parameterized6__59: delay__parameterized6
dsp48e1_wrapper__5: dsp48e1_wrapper
logic__3532: logic__231
reg__1: reg__1
datapath__124: datapath__15
reg__5163: reg__5163
delay__parameterized23__19: delay__parameterized23
reg__6148: reg__6148
delay__parameterized1__30: delay__parameterized1
flt_mult__24: flt_mult
keep__77: keep__6
xbip_pipe_v3_0_6_viv__parameterized15__171: xbip_pipe_v3_0_6_viv__parameterized15
reg__5928: reg__5928
logic__2632: logic__397
reg__1716: reg__1716
reg__3470: reg__3470
flt_dec_op__25: flt_dec_op
delay__parameterized18__8: delay__parameterized18
reg__2297: reg__2297
xbip_pipe_v3_0_6_viv__parameterized3__356: xbip_pipe_v3_0_6_viv__parameterized3
keep__904: keep__3
reg__6859: reg__6859
delay__parameterized30__224: delay__parameterized30
reg__7164: reg__7164
delay__parameterized0__775: delay__parameterized0
delay__parameterized0__382: delay__parameterized0
muxpart__305: muxpart__5
reg__8700: reg__12
reg__1163: reg__1163
reg__8246: reg__30
reg__9096: reg__4
reg__578: reg__578
reg__9483: reg__8
logic__4675: logic__200
reg__4499: reg__4499
xbip_pipe_v3_0_6_viv__parameterized45__30: xbip_pipe_v3_0_6_viv__parameterized45
delay__parameterized3__3: delay__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__571: xbip_pipe_v3_0_6_viv__parameterized3
reg__8442: reg__4
reg__9041: reg__22
logic__1274: logic__1274
logic__5412: logic__264
reg__179: reg__179
xbip_pipe_v3_0_6_viv__parameterized3__363: xbip_pipe_v3_0_6_viv__parameterized3
reg__5452: reg__5452
reg__436: reg__436
xbip_pipe_v3_0_6_viv__parameterized3__945: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized68__15: xbip_pipe_v3_0_6_viv__parameterized68
reg__8196: reg__8196
xbip_pipe_v3_0_6_viv__parameterized3__488: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized37__15: xbip_pipe_v3_0_6_viv__parameterized37
xbip_pipe_v3_0_6_viv__parameterized11__41: xbip_pipe_v3_0_6_viv__parameterized11
logic__958: logic__958
xbip_pipe_v3_0_6_viv__parameterized3__722: xbip_pipe_v3_0_6_viv__parameterized3
reg__9709: reg__8
xbip_pipe_v3_0_6_viv__parameterized3__701: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized39__4: delay__parameterized39
xbip_pipe_v3_0_6_viv__parameterized3__19: xbip_pipe_v3_0_6_viv__parameterized3
logic__479: logic__479
muxpart__118: muxpart__118
reg__4627: reg__4627
logic__4994: logic__94
L3_up_L2_WEIGHTS_31: L3_up_L2_WEIGHTS_31
case__115: case__115
reg__7314: reg__7314
reg__8987: reg__7
logic__2272: logic__78
reg__3956: reg__3956
reg__908: reg__908
logic__1254: logic__1254
flt_mult__19: flt_mult
reg__6510: reg__6510
reg__6035: reg__6035
keep__116: keep__3
reg__3843: reg__3843
logic__1318: logic__1318
reg__7903: reg__7903
xbip_pipe_v3_0_6_viv__parameterized47__27: xbip_pipe_v3_0_6_viv__parameterized47
reg__2517: reg__2517
xbip_pipe_v3_0_6_viv__parameterized3__898: xbip_pipe_v3_0_6_viv__parameterized3
logic__2353: logic__77
logic__2237: logic__203
logic__2023: logic__191
logic__2775: logic__208
datapath__201: datapath__6
xbip_pipe_v3_0_6_viv__parameterized70__31: xbip_pipe_v3_0_6_viv__parameterized70
logic__5159: logic__25
reg__2608: reg__2608
delay__parameterized38__38: delay__parameterized38
reg__3508: reg__3508
logic__4266: logic__287
reg__7458: reg__7458
extrom__80: extrom__80
xbip_pipe_v3_0_6_viv__parameterized3__106: xbip_pipe_v3_0_6_viv__parameterized3
floating_point_v7_1_8__12: floating_point_v7_1_8
logic__5522: logic__77
delay__parameterized23__49: delay__parameterized23
reg__6108: reg__6108
keep__948: keep__5
logic__3885: logic__355
reg__6920: reg__6920
reg__2156: reg__2156
xbip_pipe_v3_0_6_viv__parameterized3__888: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__17: muxpart__17
xbip_pipe_v3_0_6_viv__parameterized11__124: xbip_pipe_v3_0_6_viv__parameterized11
case__886: case
logic__4548: logic__326
delay__parameterized8__88: delay__parameterized8
reg__7826: reg__7826
xbip_pipe_v3_0_6_viv__parameterized17__132: xbip_pipe_v3_0_6_viv__parameterized17
logic__2766: logic__222
reg__7306: reg__7306
reg__3244: reg__3244
reg__6275: reg__6275
reg__4676: reg__4676
reg__4152: reg__4152
reg__6083: reg__6083
logic__1996: logic__221
reg__5753: reg__5753
logic__1332: logic__1332
L3_up_L2_WEIGHTS_45: L3_up_L2_WEIGHTS_45
reg__1457: reg__1457
delay__parameterized19__20: delay__parameterized19
reg__3656: reg__3656
logic__1905: logic__262
delay__parameterized6__78: delay__parameterized6
delay__parameterized28__26: delay__parameterized28
reg__6802: reg__6802
reg__9820: reg__4
xbip_pipe_v3_0_6_viv__parameterized9__4: xbip_pipe_v3_0_6_viv__parameterized9
special_detect__26: special_detect
reg__3723: reg__3723
xbip_pipe_v3_0_6_viv__parameterized21__60: xbip_pipe_v3_0_6_viv__parameterized21
carry_chain__parameterized5__42: carry_chain__parameterized5
xbip_pipe_v3_0_6_viv__parameterized3__760: xbip_pipe_v3_0_6_viv__parameterized3
reg__1412: reg__1412
delay__parameterized36__125: delay__parameterized36
reg__4158: reg__4158
logic__5378: logic__373
case__242: case__14
case__1043: case__1
xbip_pipe_v3_0_6_viv__parameterized47__51: xbip_pipe_v3_0_6_viv__parameterized47
logic__394: logic__394
compare_ne_im__1: compare_ne_im
delay__parameterized33__47: delay__parameterized33
reg__9617: reg__4
logic__4549: logic__321
xbip_pipe_v3_0_6_viv__parameterized15__105: xbip_pipe_v3_0_6_viv__parameterized15
logic__5421: logic__384
reg__7466: reg__7466
reg__5272: reg__5272
logic__749: logic__749
xbip_pipe_v3_0_6_viv__parameterized3__1152: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__702: xbip_pipe_v3_0_6_viv__parameterized3
reg__572: reg__572
L2_up__GB3: L2_up__GB3
keep__159: keep__4
delay__parameterized36__142: delay__parameterized36
reg__3982: reg__3982
reg__7588: reg__7588
reg__1822: reg__1822
DNN_up_fadd_32ns_hbi__12: DNN_up_fadd_32ns_hbi
xbip_pipe_v3_0_6_viv__parameterized33__20: xbip_pipe_v3_0_6_viv__parameterized33
reg__5993: reg__5993
xbip_pipe_v3_0_6_viv__parameterized11__174: xbip_pipe_v3_0_6_viv__parameterized11
reg__2888: reg__2888
reg__7396: reg__7396
carry_chain__parameterized10__11: carry_chain__parameterized10
reg__5633: reg__5633
reg__2841: reg__2841
carry_chain__parameterized2__5: carry_chain__parameterized2
logic__5400: logic__298
logic__2546: logic__288
delay__parameterized7__15: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized3__1160: xbip_pipe_v3_0_6_viv__parameterized3
reg__4430: reg__4430
xbip_pipe_v3_0_6_viv__parameterized29__72: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized9__105: delay__parameterized9
delay__parameterized4__82: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized53__13: xbip_pipe_v3_0_6_viv__parameterized53
delay__parameterized0__311: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized33__69: xbip_pipe_v3_0_6_viv__parameterized33
delay__parameterized30__1: delay__parameterized30
reg__5009: reg__5009
logic__3925: logic__378
xbip_pipe_v3_0_6_viv__parameterized11__32: xbip_pipe_v3_0_6_viv__parameterized11
reg__5196: reg__5196
keep__58: keep__11
xbip_pipe_v3_0_6_viv__parameterized3__984: xbip_pipe_v3_0_6_viv__parameterized3
reg__3996: reg__3996
logic__4785: logic__76
delay__parameterized36__23: delay__parameterized36
datapath__414: datapath__14
case__749: case__17
reg__1338: reg__1338
datapath__25: datapath__25
reg__9805: reg__7
delay__parameterized36__20: delay__parameterized36
logic__4697: logic__133
reg__4141: reg__4141
xbip_pipe_v3_0_6_viv__parameterized49__36: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized29__62: delay__parameterized29
reg__4426: reg__4426
logic__1828: logic__176
norm_and_round_dsp48e1_sgl__9: norm_and_round_dsp48e1_sgl
logic__3544: logic__209
xbip_pipe_v3_0_6_viv__parameterized37__62: xbip_pipe_v3_0_6_viv__parameterized37
xbip_pipe_v3_0_6_viv__parameterized3__1143: xbip_pipe_v3_0_6_viv__parameterized3
datapath__524: datapath__6
reg__157: reg__157
reg__5922: reg__5922
xbip_pipe_v3_0_6_viv__parameterized70__29: xbip_pipe_v3_0_6_viv__parameterized70
logic__3998: logic__291
reg__1671: reg__1671
reg__3464: reg__3464
reg__98: reg__98
logic__3603: logic__388
case__461: case__2
keep__549: keep__2
delay__parameterized10__4: delay__parameterized10
case__129: case__129
xbip_pipe_v3_0_6_viv__parameterized3__1147: xbip_pipe_v3_0_6_viv__parameterized3
case__506: case__6
lead_zero_encode_shift__31: lead_zero_encode_shift
case__170: case__18
logic__4884: logic__287
delay__parameterized29__44: delay__parameterized29
reg__543: reg__543
delay__parameterized17__63: delay__parameterized17
logic__4047: logic__289
xbip_pipe_v3_0_6_viv__parameterized1__6: xbip_pipe_v3_0_6_viv__parameterized1
delay__parameterized29__51: delay__parameterized29
xbip_pipe_v3_0_6_viv__parameterized31__210: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized0__324: delay__parameterized0
case__280: case__14
reg__8392: reg__6
delay__parameterized0__254: delay__parameterized0
reg__8597: reg__30
reg__4304: reg__4304
reg__3252: reg__3252
reg__2680: reg__2680
logic__5602: logic__212
logic__3908: logic__287
reg__5070: reg__5070
delay__parameterized4__158: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized11__326: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized3__1259: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized6__30: delay__parameterized6
case__1113: case
delay__parameterized27__65: delay__parameterized27
delay__parameterized20__29: delay__parameterized20
delay__parameterized0__392: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized21: xbip_pipe_v3_0_6_viv__parameterized21
reg__9049: reg__17
reg__8230: reg__8230
compare__27: compare
reg__5603: reg__5603
reg__701: reg__701
delay__parameterized33__131: delay__parameterized33
DNN_up_fsub_32ns_cud: DNN_up_fsub_32ns_cud
reg__2029: reg__2029
L2_up_L1_WEIGHTS_60: L2_up_L1_WEIGHTS_60
reg__9472: reg__3
delay__parameterized0__241: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__157: xbip_pipe_v3_0_6_viv__parameterized3
reg__5103: reg__5103
logic__3409: logic__364
delay__parameterized30__205: delay__parameterized30
case__995: case
logic__1790: logic__250
reg__1767: reg__1767
delay__parameterized17__24: delay__parameterized17
L3_up_L2_WEIGHTS_35: L3_up_L2_WEIGHTS_35
delay__parameterized0__625: delay__parameterized0
fix_mult__19: fix_mult
dsp48e1_wrapper__parameterized3__6: dsp48e1_wrapper__parameterized3
datapath__298: datapath__11
xbip_pipe_v3_0_6_viv__parameterized3__545: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized29__61: delay__parameterized29
delay__parameterized33__86: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized3__359: xbip_pipe_v3_0_6_viv__parameterized3
L3_up_L2_WEIGHTS_26_rom: L3_up_L2_WEIGHTS_26_rom
extrom__61: extrom__61
floating_point_v7_1_8__parameterized1__29: floating_point_v7_1_8__parameterized1
reg__7655: reg__7655
delay__parameterized4__118: delay__parameterized4
logic__2008: logic__204
datapath__375: datapath__2
floating_point_v7_1_8__parameterized3: floating_point_v7_1_8__parameterized3
delay__parameterized0__97: delay__parameterized0
logic__1626: logic__1626
delay__parameterized20__75: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized3__364: xbip_pipe_v3_0_6_viv__parameterized3
reg__1193: reg__1193
delay__parameterized0__448: delay__parameterized0
logic__1134: logic__1134
reg__8640: reg__23
xbip_pipe_v3_0_6_viv__parameterized31__120: xbip_pipe_v3_0_6_viv__parameterized31
reg__1294: reg__1294
xbip_pipe_v3_0_6_viv__parameterized43__42: xbip_pipe_v3_0_6_viv__parameterized43
delay__5: delay
reg__1101: reg__1101
delay__parameterized3__23: delay__parameterized3
compare_eq_im__parameterized1__12: compare_eq_im__parameterized1
xbip_pipe_v3_0_6_viv__parameterized3__1153: xbip_pipe_v3_0_6_viv__parameterized3
reg__1968: reg__1968
logic__3022: logic__264
logic__2946: logic__191
delay__parameterized38__8: delay__parameterized38
reg__8041: reg__8041
carry_chain__parameterized10: carry_chain__parameterized10
reg__2339: reg__2339
logic__4085: logic__308
reg__7598: reg__7598
delay__parameterized36__118: delay__parameterized36
delay__parameterized36__90: delay__parameterized36
reg__8594: reg__19
logic__4143: logic__290
reg__158: reg__158
logic__5399: logic__301
reg__6997: reg__6997
logic__2169: logic__195
delay__parameterized0__108: delay__parameterized0
delay__parameterized33__124: delay__parameterized33
keep__793: keep__6
reg__8545: reg__6
delay__parameterized0__649: delay__parameterized0
reg__9525: reg__20
DNN_up_ap_fmul_2_max_dsp_32__23: DNN_up_ap_fmul_2_max_dsp_32
xbip_pipe_v3_0_6_viv__parameterized13__60: xbip_pipe_v3_0_6_viv__parameterized13
reg__4126: reg__4126
delay__parameterized8__52: delay__parameterized8
delay__parameterized54__1: delay__parameterized54
delay__parameterized33__98: delay__parameterized33
logic__2633: logic__394
reg__8338: reg__31
keep__824: keep__3
reg__8276: reg__6
muxpart__590: muxpart__2
reg__6134: reg__6134
muxpart__493: muxpart
reg__6369: reg__6369
logic__2497: logic__290
xbip_pipe_v3_0_6_viv__parameterized11__43: xbip_pipe_v3_0_6_viv__parameterized11
datapath__416: datapath__12
keep__485: keep__2
reg__5578: reg__5578
delay__parameterized41__20: delay__parameterized41
reg__2545: reg__2545
logic__3567: logic__171
xbip_pipe_v3_0_6_viv__parameterized29__106: xbip_pipe_v3_0_6_viv__parameterized29
reg__2387: reg__2387
reg__6466: reg__6466
reg__9110: reg
reg__3280: reg__3280
reg__3424: reg__3424
delay__parameterized0__227: delay__parameterized0
reg__3087: reg__3087
reg__2875: reg__2875
xbip_pipe_v3_0_6_viv__parameterized49__146: xbip_pipe_v3_0_6_viv__parameterized49
dsp48e1_wrapper__12: dsp48e1_wrapper
logic__208: logic__208
reg__4181: reg__4181
logic__4296: logic__336
reg__8341: reg__28
reg__4537: reg__4537
reg__923: reg__923
reg__5330: reg__5330
delay__parameterized30__49: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized51__21: xbip_pipe_v3_0_6_viv__parameterized51
delay__parameterized6__51: delay__parameterized6
logic__5422: logic__378
reg__554: reg__554
reg__8928: reg__29
xbip_pipe_v3_0_6_viv__parameterized3__696: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__364: delay__parameterized0
reg__6238: reg__6238
logic__2688: logic__224
logic__3427: logic__302
reg__7264: reg__7264
delay__parameterized27__46: delay__parameterized27
reg__930: reg__930
xbip_pipe_v3_0_6_viv__parameterized41__58: xbip_pipe_v3_0_6_viv__parameterized41
delay__parameterized11__57: delay__parameterized11
case__612: case__1
reg__5249: reg__5249
reg__8763: reg__12
DNN_up_ap_fadd_3_full_dsp_32__2: DNN_up_ap_fadd_3_full_dsp_32
reg__7253: reg__7253
delay__parameterized5__158: delay__parameterized5
logic__4319: logic__267
reg__6643: reg__6643
logic__1641: logic__404
xbip_pipe_v3_0_6_viv__parameterized13__110: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized6__152: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized11__137: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized33__6: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized35__46: xbip_pipe_v3_0_6_viv__parameterized35
reg__2643: reg__2643
logic__2634: logic__388
case__684: case__27
reg__678: reg__678
xbip_pipe_v3_0_6_viv__parameterized31__88: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized11__31: xbip_pipe_v3_0_6_viv__parameterized11
logic__2681: logic__250
logic__1397: logic__1397
reg__9721: reg__7
xbip_pipe_v3_0_6_viv__parameterized3__985: xbip_pipe_v3_0_6_viv__parameterized3
logic__4205: logic__97
reg__457: reg__457
delay__parameterized6__86: delay__parameterized6
logic__4153: logic__256
flt_mult__29: flt_mult
muxpart__171: muxpart__6
delay__parameterized16__103: delay__parameterized16
reg__1637: reg__1637
reg__2024: reg__2024
reg__7068: reg__7068
delay__parameterized0__477: delay__parameterized0
reg__1955: reg__1955
logic__1284: logic__1284
logic__3020: logic__270
logic__3689: logic__148
xbip_pipe_v3_0_6_viv__parameterized3__1144: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized7__34: delay__parameterized7
logic__2349: logic__85
xbip_pipe_v3_0_6_viv__parameterized11__240: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized60__29: xbip_pipe_v3_0_6_viv__parameterized60
reg__834: reg__834
logic__1336: logic__1336
logic__1098: logic__1098
reg__1681: reg__1681
delay__parameterized6__88: delay__parameterized6
reg__6651: reg__6651
logic__4473: logic__206
flt_dec_op_lat__30: flt_dec_op_lat
delay__parameterized36__31: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized7__114: xbip_pipe_v3_0_6_viv__parameterized7
reg__7879: reg__7879
xbip_pipe_v3_0_6_viv__parameterized58__21: xbip_pipe_v3_0_6_viv__parameterized58
reg__8385: reg__3
logic__3957: logic__270
reg__1511: reg__1511
reg__1470: reg__1470
logic__1822: logic__194
logic__2619: logic__60
reg__438: reg__438
reg__5533: reg__5533
logic__3174: logic__22
L3_up_L2_WEIGHTS_36: L3_up_L2_WEIGHTS_36
reg__2149: reg__2149
logic__3566: logic__172
reg__7503: reg__7503
logic__2273: logic__77
delay__parameterized38__30: delay__parameterized38
reg__4203: reg__4203
logic__855: logic__855
xbip_pipe_v3_0_6_viv__parameterized55__85: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized3__253: xbip_pipe_v3_0_6_viv__parameterized3
reg__9043: reg__21
logic__4393: logic__210
xbip_pipe_v3_0_6_viv__parameterized3__1201: xbip_pipe_v3_0_6_viv__parameterized3
logic__3692: logic__133
case__834: case__3
reg__8213: reg__8213
reg__7113: reg__7113
logic__3769: logic__143
reg__2477: reg__2477
delay__parameterized16__50: delay__parameterized16
L2_up_L1_WEIGHTS_44_rom: L2_up_L1_WEIGHTS_44_rom
keep__960: keep__23
xbip_pipe_v3_0_6_viv__parameterized3__262: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized15: xbip_pipe_v3_0_6_viv__parameterized15
logic__251: logic__251
logic__4975: logic__193
delay__parameterized18__6: delay__parameterized18
delay__parameterized0__544: delay__parameterized0
reg__8679: reg__7
keep__831: keep__4
align_add_dsp48e1_sgl__13: align_add_dsp48e1_sgl
delay__parameterized15__104: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized66__1: xbip_pipe_v3_0_6_viv__parameterized66
xbip_pipe_v3_0_6_viv__parameterized55__99: xbip_pipe_v3_0_6_viv__parameterized55
delay__parameterized8__9: delay__parameterized8
keep__782: keep__7
delay__parameterized0__637: delay__parameterized0
logic__4206: logic__94
xbip_pipe_v3_0_6_viv__parameterized15__47: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized11__71: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized18__160: delay__parameterized18
logic__2404: logic__285
reg__6570: reg__6570
case__1125: case__71
reg__9295: reg__28
logic__198: logic__198
reg__6415: reg__6415
xbip_pipe_v3_0_6_viv__parameterized31__62: xbip_pipe_v3_0_6_viv__parameterized31
reg__8357: reg__15
reg__3804: reg__3804
datapath__523: datapath__7
delay__parameterized33__39: delay__parameterized33
reg__6605: reg__6605
reg__558: reg__558
lead_zero_encode_shift__19: lead_zero_encode_shift
reg__2949: reg__2949
reg__9078: reg__6
reg__3527: reg__3527
delay__parameterized8__43: delay__parameterized8
flt_dec_op__33: flt_dec_op
reg__8251: reg__25
align_add_dsp48e1_sgl__1: align_add_dsp48e1_sgl
reg__311: reg__311
xbip_pipe_v3_0_6_viv__parameterized3__1070: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized5__131: delay__parameterized5
keep__321: keep__2
muxpart__80: muxpart__80
reg__5864: reg__5864
xbip_pipe_v3_0_6_viv__parameterized23__18: xbip_pipe_v3_0_6_viv__parameterized23
delay__parameterized51__8: delay__parameterized51
xbip_pipe_v3_0_6_viv__parameterized27__21: xbip_pipe_v3_0_6_viv__parameterized27
reg__2188: reg__2188
reg__3511: reg__3511
logic__4207: logic__91
DNN_up_ap_fadd_3_full_dsp_32__10: DNN_up_ap_fadd_3_full_dsp_32
xbip_pipe_v3_0_6_viv__parameterized88__4: xbip_pipe_v3_0_6_viv__parameterized88
xbip_pipe_v3_0_6_viv__parameterized66__27: xbip_pipe_v3_0_6_viv__parameterized66
reg__292: reg__292
logic__4696: logic__138
delay__parameterized18__29: delay__parameterized18
case__157: case__20
xbip_pipe_v3_0_6_viv__parameterized33__21: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized3__1003: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized2__19: delay__parameterized2
carry_chain__parameterized10__1: carry_chain__parameterized10
xbip_pipe_v3_0_6_viv__parameterized49__213: xbip_pipe_v3_0_6_viv__parameterized49
reg__9042: reg__7
reg__4132: reg__4132
reg__5291: reg__5291
logic__2136: logic__252
reg__4057: reg__4057
delay__parameterized36__28: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized11__324: xbip_pipe_v3_0_6_viv__parameterized11
logic__1731: logic__270
reg__1131: reg__1131
reg__1845: reg__1845
xbip_pipe_v3_0_6_viv__parameterized49__122: xbip_pipe_v3_0_6_viv__parameterized49
case__1030: case__14
reg__8317: reg__11
reg__7929: reg__7929
xbip_pipe_v3_0_6_viv__parameterized3__66: xbip_pipe_v3_0_6_viv__parameterized3
logic__3318: logic__352
reg__6347: reg__6347
keep__830: keep__5
logic__2636: logic__384
reg__1353: reg__1353
L2_up_L1_WEIGHTS_63: L2_up_L1_WEIGHTS_63
logic__4545: logic__336
reg__4075: reg__4075
delay__parameterized0__357: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized49__55: xbip_pipe_v3_0_6_viv__parameterized49
logic__2021: logic__176
flt_add_exp_sp__8: flt_add_exp_sp
reg__7957: reg__7957
floating_point_v7_1_8__parameterized5: floating_point_v7_1_8__parameterized5
reg__2422: reg__2422
logic__2533: logic__326
logic__1309: logic__1309
logic__4227: logic__408
keep__596: keep__7
xbip_pipe_v3_0_6_viv__parameterized3__1140: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__1177: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__467: muxpart
L3_up_L2_WEIGHTS_1: L3_up_L2_WEIGHTS_1
logic__5672: logic__1099
delay__parameterized8__140: delay__parameterized8
delay__parameterized18__4: delay__parameterized18
keep__275: keep__2
delay__parameterized17: delay__parameterized17
delay__parameterized39__31: delay__parameterized39
xbip_pipe_v3_0_6_viv__parameterized58__29: xbip_pipe_v3_0_6_viv__parameterized58
reg__9572: reg__11
reg__7539: reg__7539
xbip_pipe_v3_0_6_viv__parameterized55__31: xbip_pipe_v3_0_6_viv__parameterized55
logic__1042: logic__1042
flt_round_dsp_opt_full__6: flt_round_dsp_opt_full
delay__parameterized9__92: delay__parameterized9
delay__parameterized7__47: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized33__55: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized3__1149: xbip_pipe_v3_0_6_viv__parameterized3
reg__5867: reg__5867
delay__parameterized38__26: delay__parameterized38
reg__2664: reg__2664
xbip_pipe_v3_0_6_viv__parameterized60__15: xbip_pipe_v3_0_6_viv__parameterized60
reg__8255: reg__7
reg__1765: reg__1765
reg__1947: reg__1947
case__186: case__2
extrom__36: extrom__36
xbip_pipe_v3_0_6_viv__parameterized56__11: xbip_pipe_v3_0_6_viv__parameterized56
reg__1884: reg__1884
reg__3588: reg__3588
datapath__26: datapath__26
reg__3394: reg__3394
reg__8189: reg__8189
flt_dec_op__29: flt_dec_op
logic__3444: logic__176
reg__4665: reg__4665
xbip_pipe_v3_0_6_viv__parameterized15__100: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized29__4: delay__parameterized29
xbip_pipe_v3_0_6_viv__parameterized7__174: xbip_pipe_v3_0_6_viv__parameterized7
reg__4113: reg__4113
xbip_pipe_v3_0_6_viv__parameterized5__7: xbip_pipe_v3_0_6_viv__parameterized5
keep__853: keep__12
reg__4106: reg__4106
logic__3510: logic__77
delay__parameterized9__89: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized27__1: xbip_pipe_v3_0_6_viv__parameterized27
keep__980: keep__17
delay__parameterized1__8: delay__parameterized1
delay__parameterized16: delay__parameterized16
reg__4961: reg__4961
datapath__198: datapath__9
reg__5710: reg__5710
xbip_pipe_v3_0_6_viv__parameterized15__136: xbip_pipe_v3_0_6_viv__parameterized15
case__462: case__1
reg__9050: reg__16
logic__1783: logic__176
xbip_pipe_v3_0_6_viv__parameterized33__3: xbip_pipe_v3_0_6_viv__parameterized33
reg__1928: reg__1928
logic__4208: logic__88
reg__338: reg__338
logic__2597: logic__172
delay__parameterized5__167: delay__parameterized5
logic__3840: logic__168
delay__parameterized30__67: delay__parameterized30
logic__1603: logic__1603
xbip_pipe_v3_0_6_viv__parameterized3__418: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized15__83: xbip_pipe_v3_0_6_viv__parameterized15
reg__4260: reg__4260
reg__9650: reg__3
delay__parameterized0__844: delay__parameterized0
delay__parameterized7__29: delay__parameterized7
reg__3692: reg__3692
delay__parameterized9__102: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized3__785: xbip_pipe_v3_0_6_viv__parameterized3
logic__3354: logic__388
logic__3693: logic__128
logic__3307: logic__388
L3_up_L2_WEIGHTS_4: L3_up_L2_WEIGHTS_4
delay__parameterized13: delay__parameterized13
reg__1261: reg__1261
reg__1386: reg__1386
xbip_pipe_v3_0_6_viv__parameterized3__300: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized33__11: delay__parameterized33
logic__207: logic__207
case__835: case__2
logic__3044: logic__214
reg__195: reg__195
reg__7141: reg__7141
delay__parameterized7__93: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized3__868: xbip_pipe_v3_0_6_viv__parameterized3
reg__1625: reg__1625
case__187: case__1
delay__parameterized0__102: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__278: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized68__27: xbip_pipe_v3_0_6_viv__parameterized68
delay__parameterized14__17: delay__parameterized14
delay__parameterized0__158: delay__parameterized0
delay__parameterized30__233: delay__parameterized30
reg__1768: reg__1768
xbip_pipe_v3_0_6_viv__parameterized82__3: xbip_pipe_v3_0_6_viv__parameterized82
case__982: case__13
xbip_pipe_v3_0_6_viv__parameterized29__96: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized3__231: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__252: xbip_pipe_v3_0_6_viv__parameterized3
reg__3247: reg__3247
reg__7627: reg__7627
case__611: case__2
xbip_pipe_v3_0_6_viv__parameterized64__11: xbip_pipe_v3_0_6_viv__parameterized64
case__637: case__6
xbip_pipe_v3_0_6_viv__parameterized31__126: xbip_pipe_v3_0_6_viv__parameterized31
reg__2115: reg__2115
reg__6091: reg__6091
datapath__125: datapath__14
xbip_pipe_v3_0_6_viv__parameterized1__17: xbip_pipe_v3_0_6_viv__parameterized1
reg__5845: reg__5845
xbip_pipe_v3_0_6_viv__parameterized45__4: xbip_pipe_v3_0_6_viv__parameterized45
keep__269: keep__6
delay__parameterized33__102: delay__parameterized33
reg__9888: reg__7779
delay__parameterized38__61: delay__parameterized38
logic__5033: logic__211
reg__7069: reg__7069
reg__6586: reg__6586
reg__3296: reg__3296
xbip_pipe_v3_0_6_viv__parameterized11__126: xbip_pipe_v3_0_6_viv__parameterized11
L2_up_L1_WEIGHTS_53_rom: L2_up_L1_WEIGHTS_53_rom
logic__5199: logic__200
xbip_pipe_v3_0_6_viv__parameterized11__163: xbip_pipe_v3_0_6_viv__parameterized11
reg__3615: reg__3615
xbip_pipe_v3_0_6_viv__parameterized80__6: xbip_pipe_v3_0_6_viv__parameterized80
xbip_pipe_v3_0_6_viv__parameterized37__31: xbip_pipe_v3_0_6_viv__parameterized37
reg__9859: reg__9
delay__parameterized0__219: delay__parameterized0
delay__parameterized0__807: delay__parameterized0
logic__4062: logic__394
xbip_pipe_v3_0_6_viv__parameterized31__64: xbip_pipe_v3_0_6_viv__parameterized31
reg__5395: reg__5395
special_detect__parameterized0__27: special_detect__parameterized0
carry_chain__15: carry_chain
reg__7426: reg__7426
logic__1313: logic__1313
logic__4154: logic__255
reg__9022: reg__6
case__514: case__17
logic__3408: logic__367
reg__3637: reg__3637
logic__1994: logic__223
case__150: case__27
logic__1364: logic__1364
reg__7893: reg__7893
logic__1331: logic__1331
L3_up_L2_WEIGHTS_46: L3_up_L2_WEIGHTS_46
xbip_pipe_v3_0_6_viv__parameterized9__147: xbip_pipe_v3_0_6_viv__parameterized9
logic__5073: logic__85
logic__3088: logic__82
delay__parameterized32__29: delay__parameterized32
xbip_pipe_v3_0_6_viv__parameterized55__105: xbip_pipe_v3_0_6_viv__parameterized55
logic__4352: logic__303
keep__224: keep__11
reg__512: reg__512
reg__567: reg__567
case__648: case__14
xbip_pipe_v3_0_6_viv__parameterized49__115: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized19: delay__parameterized19
reg__6575: reg__6575
logic__2117: logic__85
delay__parameterized31__21: delay__parameterized31
reg__1599: reg__1599
case__925: case__21
logic__2977: logic__13
xbip_pipe_v3_0_6_viv__parameterized55__63: xbip_pipe_v3_0_6_viv__parameterized55
reg__7157: reg__7157
reg__639: reg__639
reg__4137: reg__4137
delay__parameterized9__104: delay__parameterized9
flt_round_dsp_opt_full__1: flt_round_dsp_opt_full
reg__4662: reg__4662
reg__7410: reg__7410
xbip_pipe_v3_0_6_viv__parameterized3__870: xbip_pipe_v3_0_6_viv__parameterized3
reg__2563: reg__2563
xbip_pipe_v3_0_6_viv__parameterized11__212: xbip_pipe_v3_0_6_viv__parameterized11
logic__4885: logic__285
delay__parameterized28__3: delay__parameterized28
logic__3677: logic__196
delay__parameterized51__2: delay__parameterized51
reg__8234: reg__8234
extrom: extrom
delay__58: delay
reg__2667: reg__2667
xbip_pipe_v3_0_6_viv__parameterized13: xbip_pipe_v3_0_6_viv__parameterized13
dsp48e1_wrapper__parameterized3__30: dsp48e1_wrapper__parameterized3
logic__4048: logic__288
L3_up_L2_WEIGHTS_37: L3_up_L2_WEIGHTS_37
xbip_pipe_v3_0_6_viv__parameterized7__118: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized7__119: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized7__176: xbip_pipe_v3_0_6_viv__parameterized7
reg__72: reg__72
reg__7910: reg__7910
keep__718: keep__3
reg__2281: reg__2281
datapath__525: datapath__5
delay__parameterized5__52: delay__parameterized5
reg__2828: reg__2828
xbip_pipe_v3_0_6_viv__parameterized1: xbip_pipe_v3_0_6_viv__parameterized1
logic__886: logic__886
reg__2275: reg__2275
floating_point_v7_1_8_viv__12: floating_point_v7_1_8_viv
logic__1586: logic__1586
reg__7420: reg__7420
reg__3636: reg__3636
reg__6057: reg__6057
reg__7745: reg__7745
muxpart__465: muxpart__3
reg__4236: reg__4236
reg__4560: reg__4560
logic__1290: logic__1290
reg__5217: reg__5217
DNN_up_ap_fadd_3_full_dsp_32__27: DNN_up_ap_fadd_3_full_dsp_32
xbip_pipe_v3_0_6_viv__parameterized3__715: xbip_pipe_v3_0_6_viv__parameterized3
reg__2094: reg__2094
reg__1618: reg__1618
logic__601: logic__601
logic__1777: logic__285
delay__parameterized18__19: delay__parameterized18
delay__parameterized5__27: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized58__30: xbip_pipe_v3_0_6_viv__parameterized58
delay__parameterized15__107: delay__parameterized15
case__200: case__18
reg__6457: reg__6457
delay__parameterized0__964: delay__parameterized0
reg__4228: reg__4228
L2_up_L1_WEIGHTS_16_rom: L2_up_L1_WEIGHTS_16_rom
flt_mult_exp__23: flt_mult_exp
xbip_pipe_v3_0_6_viv__parameterized3__518: xbip_pipe_v3_0_6_viv__parameterized3
reg__5280: reg__5280
delay__parameterized10__30: delay__parameterized10
reg__4954: reg__4954
delay__parameterized9__184: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized15__84: xbip_pipe_v3_0_6_viv__parameterized15
logic__1227: logic__1227
reg__8830: reg__1
logic__1375: logic__1375
xbip_pipe_v3_0_6_viv__parameterized53__21: xbip_pipe_v3_0_6_viv__parameterized53
xbip_pipe_v3_0_6_viv__parameterized29__128: xbip_pipe_v3_0_6_viv__parameterized29
reg__1222: reg__1222
reg__33: reg__33
xbip_pipe_v3_0_6_viv__parameterized15__19: xbip_pipe_v3_0_6_viv__parameterized15
logic__4791: logic__22
reg__3754: reg__3754
logic__4155: logic__252
delay__parameterized40__18: delay__parameterized40
delay__parameterized36__34: delay__parameterized36
delay__parameterized33__43: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized55__53: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized55__92: xbip_pipe_v3_0_6_viv__parameterized55
reg__8460: reg__9
reg__6434: reg__6434
logic__998: logic__998
reg__9070: reg__4
reg__4677: reg__4677
reg__2714: reg__2714
DNN_up_ap_fadd_3_full_dsp_32__12: DNN_up_ap_fadd_3_full_dsp_32
logic__5016: logic__252
reg__1815: reg__1815
xbip_pipe_v3_0_6_viv__parameterized55__109: xbip_pipe_v3_0_6_viv__parameterized55
delay__parameterized17__81: delay__parameterized17
reg__8574: reg__20
logic__1771: logic__289
reg__2074: reg__2074
delay__parameterized11__62: delay__parameterized11
keep__119: keep__6
delay__parameterized1__7: delay__parameterized1
logic__3862: logic__56
reg__9097: reg__7
reg__669: reg__669
delay__parameterized8__87: delay__parameterized8
logic__589: logic__589
reg__957: reg__957
reg__6092: reg__6092
delay__parameterized29__45: delay__parameterized29
delay__parameterized20: delay__parameterized20
delay__parameterized26__3: delay__parameterized26
delay__parameterized0__350: delay__parameterized0
delay__parameterized6__101: delay__parameterized6
reg__527: reg__527
reg__9349: reg__8
delay__parameterized6__82: delay__parameterized6
reg__6156: reg__6156
reg__3662: reg__3662
delay__parameterized40__15: delay__parameterized40
reg__8130: reg__8130
logic__4297: logic__335
xbip_pipe_v3_0_6_viv__parameterized35__47: xbip_pipe_v3_0_6_viv__parameterized35
compare_gt__19: compare_gt
case__231: case__6
reg__2107: reg__2107
logic__4557: logic__298
reg__9215: reg__23
delay__parameterized16__27: delay__parameterized16
delay__parameterized0__534: delay__parameterized0
case__918: case__28
xbip_pipe_v3_0_6_viv__parameterized9__73: xbip_pipe_v3_0_6_viv__parameterized9
reg__4958: reg__4958
reg__5234: reg__5234
reg__3189: reg__3189
logic__201: logic__201
logic__1761: logic__312
reg__8355: reg__17
reg__1258: reg__1258
xbip_pipe_v3_0_6_viv__parameterized3__959: xbip_pipe_v3_0_6_viv__parameterized3
reg__8797: reg__7
reg__8941: reg__4
reg__757: reg__757
xbip_pipe_v3_0_6_viv__parameterized3__878: xbip_pipe_v3_0_6_viv__parameterized3
reg__9621: reg__2
keep__276: keep__7
xbip_pipe_v3_0_6_viv__parameterized53__30: xbip_pipe_v3_0_6_viv__parameterized53
muxpart__385: muxpart__7
xbip_pipe_v3_0_6_viv__parameterized7: xbip_pipe_v3_0_6_viv__parameterized7
reg__3170: reg__3170
compare_eq_im__parameterized0__37: compare_eq_im__parameterized0
delay__parameterized4__108: delay__parameterized4
reg__4696: reg__4696
logic__5380: logic__364
case__626: case__17
logic__3542: logic__211
keep__440: keep__9
xbip_pipe_v3_0_6_viv__parameterized3__618: xbip_pipe_v3_0_6_viv__parameterized3
reg__1356: reg__1356
L2_up_L1_WEIGHTS_eOg: L2_up_L1_WEIGHTS_eOg
muxpart__261: muxpart__2
reg__6220: reg__6220
delay__parameterized8__79: delay__parameterized8
reg__8866: reg__14
dsp48e1_wrapper__parameterized1__31: dsp48e1_wrapper__parameterized1
reg__5775: reg__5775
reg__2178: reg__2178
delay__parameterized16__82: delay__parameterized16
reg__5976: reg__5976
delay__parameterized23__12: delay__parameterized23
keep__489: keep__12
delay__parameterized5__7: delay__parameterized5
delay__parameterized39__2: delay__parameterized39
xbip_pipe_v3_0_6_viv__parameterized3__2: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized8__94: delay__parameterized8
reg__8757: reg__16
xbip_pipe_v3_0_6_viv__parameterized3__372: xbip_pipe_v3_0_6_viv__parameterized3
reg__32: reg__32
delay__parameterized27__16: delay__parameterized27
case__708: case__25
delay__parameterized27__66: delay__parameterized27
reg__8710: reg__7
xbip_pipe_v3_0_6_viv__parameterized3__265: xbip_pipe_v3_0_6_viv__parameterized3
reg__7727: reg__7727
reg__9146: reg__6
reg__9051: reg__15
case__505: case__7
xbip_pipe_v3_0_6_viv__parameterized49__7: xbip_pipe_v3_0_6_viv__parameterized49
logic__4244: logic__352
reg__5165: reg__5165
reg__3765: reg__3765
delay__parameterized5__127: delay__parameterized5
reg__3357: reg__3357
reg__6221: reg__6221
delay__parameterized17__111: delay__parameterized17
reg__4434: reg__4434
logic__3839: logic__171
extrom__157: extrom__157
xbip_pipe_v3_0_6_viv__parameterized39__17: xbip_pipe_v3_0_6_viv__parameterized39
compare_eq_im__parameterized0__2: compare_eq_im__parameterized0
delay__parameterized23__62: delay__parameterized23
logic__2479: logic__349
flt_add_exp_sp__31: flt_add_exp_sp
delay__parameterized0__744: delay__parameterized0
keep__110: keep__7
reg__1688: reg__1688
reg__5692: reg__5692
reg__4446: reg__4446
logic__3049: logic__209
reg__6416: reg__6416
delay__parameterized3__7: delay__parameterized3
reg__8358: reg__14
compare_eq_im__20: compare_eq_im
delay__parameterized35__12: delay__parameterized35
reg__6180: reg__6180
delay__parameterized33__2: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized7__36: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized13__118: xbip_pipe_v3_0_6_viv__parameterized13
logic__1749: logic__359
reg__2754: reg__2754
reg__4515: reg__4515
reg__7494: reg__7494
xbip_pipe_v3_0_6_viv__parameterized7__94: xbip_pipe_v3_0_6_viv__parameterized7
logic__5379: logic__367
reg__7239: reg__7239
logic__5196: logic__203
delay__parameterized8__112: delay__parameterized8
delay__parameterized18__100: delay__parameterized18
reg__4826: reg__4826
xbip_pipe_v3_0_6_viv__parameterized27__18: xbip_pipe_v3_0_6_viv__parameterized27
logic__2290: logic__420
reg__5031: reg__5031
logic__4559: logic__290
xbip_pipe_v3_0_6_viv__parameterized68__21: xbip_pipe_v3_0_6_viv__parameterized68
case__562: case__21
delay__parameterized5__117: delay__parameterized5
dsp48e1_wrapper__parameterized3__22: dsp48e1_wrapper__parameterized3
reg__8386: reg__17
delay__parameterized25__8: delay__parameterized25
xbip_pipe_v3_0_6_viv__parameterized3__27: xbip_pipe_v3_0_6_viv__parameterized3
reg__8820: reg__6
delay__parameterized5__184: delay__parameterized5
delay__parameterized33__117: delay__parameterized33
logic__554: logic__554
delay__parameterized35__18: delay__parameterized35
logic__3568: logic__168
reg__8754: reg
xbip_pipe_v3_0_6_viv__parameterized7__119: xbip_pipe_v3_0_6_viv__parameterized7
logic__5277: logic__289
muxpart__458: muxpart__3
muxpart__339: muxpart__6
logic__5603: logic__211
reg__7407: reg__7407
delay__parameterized9__155: delay__parameterized9
reg__875: reg__875
muxpart__413: muxpart__7
reg__7451: reg__7451
reg__615: reg__615
reg__2487: reg__2487
logic__5201: logic__198
reg__7565: reg__7565
delay__parameterized4__97: delay__parameterized4
case__1042: case__2
logic__2638: logic__377
delay__parameterized20__43: delay__parameterized20
L2_up_L1_WEIGHTS_65: L2_up_L1_WEIGHTS_65
reg__7746: reg__7746
xbip_pipe_v3_0_6_viv__parameterized5__2: xbip_pipe_v3_0_6_viv__parameterized5
reg__9551: reg__11
logic__599: logic__599
logic__2263: logic__128
muxpart__507: muxpart__6
reg__5128: reg__5128
delay__parameterized7__110: delay__parameterized7
fix_mult__15: fix_mult
logic__4695: logic__143
xbip_pipe_v3_0_6_viv__parameterized3__1239: xbip_pipe_v3_0_6_viv__parameterized3
reg__1988: reg__1988
compare_gt__31: compare_gt
xbip_pipe_v3_0_6_viv__parameterized29__109: xbip_pipe_v3_0_6_viv__parameterized29
reg__2721: reg__2721
logic__270: logic__270
delay__parameterized0__946: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__1166: xbip_pipe_v3_0_6_viv__parameterized3
compare_eq_im__parameterized1__44: compare_eq_im__parameterized1
reg__1705: reg__1705
reg__798: reg__798
logic__2352: logic__78
carry_chain__parameterized10__9: carry_chain__parameterized10
carry_chain__parameterized0__5: carry_chain__parameterized0
xbip_pipe_v3_0_6_viv__parameterized1__60: xbip_pipe_v3_0_6_viv__parameterized1
datapath__111: datapath__11
delay__parameterized6__193: delay__parameterized6
reg__1934: reg__1934
delay__parameterized16__47: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized35__49: xbip_pipe_v3_0_6_viv__parameterized35
L2_up_L1_WEIGHTS_4_rom: L2_up_L1_WEIGHTS_4_rom
delay__parameterized0__388: delay__parameterized0
reg__4790: reg__4790
reg__1950: reg__1950
reg__8155: reg__8155
extrom__64: extrom__64
xbip_pipe_v3_0_6_viv__parameterized5__18: xbip_pipe_v3_0_6_viv__parameterized5
case__872: case__14
logic__4035: logic__326
xbip_pipe_v3_0_6_viv__parameterized43__58: xbip_pipe_v3_0_6_viv__parameterized43
delay__parameterized30__115: delay__parameterized30
L2_up_L1_WEIGHTS_3_rom: L2_up_L1_WEIGHTS_3_rom
logic__4009: logic__264
case__1012: case__2
reg__2513: reg__2513
xbip_pipe_v3_0_6_viv__parameterized3__779: xbip_pipe_v3_0_6_viv__parameterized3
floating_point_v7_1_8__17: floating_point_v7_1_8
logic__1470: logic__1470
delay__parameterized0__130: delay__parameterized0
reg__5333: reg__5333
delay__parameterized18__36: delay__parameterized18
xbip_pipe_v3_0_6_viv__parameterized31__198: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized2__7: delay__parameterized2
reg__8356: reg__16
delay__parameterized36__6: delay__parameterized36
reg__2388: reg__2388
delay__parameterized24__28: delay__parameterized24
keep__63: keep__2
delay__parameterized21__5: delay__parameterized21
delay__parameterized36__151: delay__parameterized36
case__445: case__18
floating_point_v7_1_8__8: floating_point_v7_1_8
reg__4599: reg__4599
reg__3047: reg__3047
logic__3578: logic__97
logic__5034: logic__210
logic__4070: logic__367
delay__parameterized21__42: delay__parameterized21
xbip_pipe_v3_0_6_viv__parameterized49__88: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized3__263: xbip_pipe_v3_0_6_viv__parameterized3
keep__78: keep__5
xbip_pipe_v3_0_6_viv__parameterized15__138: xbip_pipe_v3_0_6_viv__parameterized15
datapath__377: datapath
logic__3642: logic__262
reg__9751: reg__4
reg__953: reg__953
xbip_pipe_v3_0_6_viv__parameterized49__8: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized31__122: xbip_pipe_v3_0_6_viv__parameterized31
carry_chain__parameterized5__6: carry_chain__parameterized5
reg__1693: reg__1693
logic__3178: logic__263
logic__5363: logic__287
reg__4211: reg__4211
logic__4684: logic__176
xbip_pipe_v3_0_6_viv__parameterized43__46: xbip_pipe_v3_0_6_viv__parameterized43
xbip_pipe_v3_0_6_viv__parameterized19__19: xbip_pipe_v3_0_6_viv__parameterized19
muxpart__398: muxpart__8
delay__parameterized26__16: delay__parameterized26
delay__parameterized0__478: delay__parameterized0
reg__6751: reg__6751
logic__4392: logic__211
logic__660: logic__660
reg__2080: reg__2080
keep__852: keep__13
reg__5334: reg__5334
xbip_pipe_v3_0_6_viv__parameterized62__29: xbip_pipe_v3_0_6_viv__parameterized62
carry_chain__29: carry_chain
muxpart__527: muxpart__2
logic__2128: logic__22
keep__512: keep__3
logic__4097: logic__285
delay__parameterized18__53: delay__parameterized18
reg__1548: reg__1548
reg__7350: reg__7350
delay__parameterized9__158: delay__parameterized9
delay__parameterized33__105: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized70__30: xbip_pipe_v3_0_6_viv__parameterized70
reg__437: reg__437
xbip_pipe_v3_0_6_viv__parameterized49__49: xbip_pipe_v3_0_6_viv__parameterized49
logic__2976: logic__18
logic__3397: logic__399
muxpart__332: muxpart__6
logic__982: logic__982
datapath__164: datapath__9
xbip_pipe_v3_0_6_viv__parameterized49__108: xbip_pipe_v3_0_6_viv__parameterized49
reg__7361: reg__7361
reg__6662: reg__6662
reg__8342: reg__27
special_detect__8: special_detect
L2_up__GB6: L2_up__GB6
delay__parameterized0__627: delay__parameterized0
reg__1912: reg__1912
xbip_pipe_v3_0_6_viv__parameterized47__63: xbip_pipe_v3_0_6_viv__parameterized47
reg__7786: reg__7786
delay__parameterized0__855: delay__parameterized0
reg__1076: reg__1076
reg__9670: reg__3
reg__2193: reg__2193
reg__8865: reg__15
xbip_pipe_v3_0_6_viv__parameterized3__1060: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized26__21: delay__parameterized26
fix_mult__9: fix_mult
reg__3567: reg__3567
delay__parameterized0__505: delay__parameterized0
L3_up_L2_WEIGHTS_50: L3_up_L2_WEIGHTS_50
reg__3272: reg__3272
reg__346: reg__346
L3_up__GB3: L3_up__GB3
delay__parameterized39__24: delay__parameterized39
muxpart__381: muxpart
xbip_pipe_v3_0_6_viv__parameterized3__511: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized37__17: xbip_pipe_v3_0_6_viv__parameterized37
L3_up_L2_WEIGHTS_8: L3_up_L2_WEIGHTS_8
delay__parameterized20__66: delay__parameterized20
reg__5448: reg__5448
case__647: case__15
reg__8758: reg__15
logic__2179: logic__168
delay__parameterized30__181: delay__parameterized30
logic__3455: logic__236
reg__1184: reg__1184
xbip_pipe_v3_0_6_viv__parameterized3__1248: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized5__76: delay__parameterized5
logic__5032: logic__212
L3_up_L2_WEIGHTS_9_rom: L3_up_L2_WEIGHTS_9_rom
reg__4690: reg__4690
delay__parameterized13__28: delay__parameterized13
reg__6157: reg__6157
reg__8477: reg__1
delay__parameterized4__134: delay__parameterized4
keep__949: keep__4
case__688: case__23
reg__6594: reg__6594
flt_dec_op_lat: flt_dec_op_lat
xbip_pipe_v3_0_6_viv__parameterized3__114: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized12__8: delay__parameterized12
reg__4209: reg__4209
keep__964: keep__21
reg__9763: reg__22
xbip_pipe_v3_0_6_viv__parameterized3__828: xbip_pipe_v3_0_6_viv__parameterized3
keep__906: keep__11
carry_chain__parameterized4__11: carry_chain__parameterized4
datapath__417: datapath__11
reg__8406: reg__6
reg__4477: reg__4477
reg__6285: reg__6285
reg__7335: reg__7335
xbip_pipe_v3_0_6_viv__parameterized3__43: xbip_pipe_v3_0_6_viv__parameterized3
logic__1268: logic__1268
xbip_pipe_v3_0_6_viv__parameterized47__71: xbip_pipe_v3_0_6_viv__parameterized47
reg__1517: reg__1517
logic__5097: logic__237
floating_point_v7_1_8_viv__10: floating_point_v7_1_8_viv
reg__4006: reg__4006
xbip_pipe_v3_0_6_viv__parameterized11__42: xbip_pipe_v3_0_6_viv__parameterized11
logic__3860: logic__60
reg__274: reg__274
reg__159: reg__159
xbip_pipe_v3_0_6_viv__parameterized41__12: xbip_pipe_v3_0_6_viv__parameterized41
xbip_pipe_v3_0_6_viv__parameterized56__29: xbip_pipe_v3_0_6_viv__parameterized56
reg__925: reg__925
logic__2748: logic__18
reg__6652: reg__6652
reg__2272: reg__2272
xbip_pipe_v3_0_6_viv__parameterized3__580: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized5__137: delay__parameterized5
case__243: case__13
delay__parameterized7__51: delay__parameterized7
reg__180: reg__180
reg__3459: reg__3459
case__189: case__29
logic__2424: logic__377
reg__4973: reg__4973
xbip_pipe_v3_0_6_viv__parameterized55__84: xbip_pipe_v3_0_6_viv__parameterized55
logic__4076: logic__340
reg__9173: reg__29
reg__3106: reg__3106
xbip_pipe_v3_0_6_viv__parameterized37__54: xbip_pipe_v3_0_6_viv__parameterized37
xbip_pipe_v3_0_6_viv__parameterized3__704: xbip_pipe_v3_0_6_viv__parameterized3
flt_add_exp_sp__20: flt_add_exp_sp
reg__3904: reg__3904
reg__8042: reg__8042
reg__6239: reg__6239
reg__6655: reg__6655
delay__parameterized8__116: delay__parameterized8
reg__2688: reg__2688
reg__99: reg__99
delay__parameterized2__30: delay__parameterized2
reg__4750: reg__4750
xbip_pipe_v3_0_6_viv__parameterized3__212: xbip_pipe_v3_0_6_viv__parameterized3
keep__379: keep__4
delay__parameterized6__127: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized3__872: xbip_pipe_v3_0_6_viv__parameterized3
logic__5653: logic__25
compare_eq_im__parameterized0__55: compare_eq_im__parameterized0
reg__9313: reg__28
reg__6486: reg__6486
logic__3051: logic__207
reg__1376: reg__1376
delay__parameterized0__966: delay__parameterized0
reg__513: reg__513
reg__3310: reg__3310
case__1055: case__19
reg__304: reg__304
delay__parameterized15: delay__parameterized15
reg__2965: reg__2965
compare_eq_im__parameterized0__9: compare_eq_im__parameterized0
datapath__277: datapath__15
xbip_pipe_v3_0_6_viv__parameterized49__27: xbip_pipe_v3_0_6_viv__parameterized49
reg__9873: reg__3
reg__3104: reg__3104
reg__326: reg__326
reg__6111: reg__6111
delay__parameterized15__28: delay__parameterized15
reg__8919: reg__21
signinv: signinv
muxpart__352: muxpart__2
datapath__239: datapath__2
delay__parameterized8__55: delay__parameterized8
reg__4549: reg__4549
reg__254: reg__254
delay__parameterized6__20: delay__parameterized6
case__1040: case__4
logic__600: logic__600
logic__1833: logic__158
xbip_pipe_v3_0_6_viv__parameterized17__52: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized15__21: xbip_pipe_v3_0_6_viv__parameterized15
logic__2598: logic__171
muxpart__217: muxpart__7
delay__parameterized32__21: delay__parameterized32
delay__parameterized6__102: delay__parameterized6
delay__parameterized29__54: delay__parameterized29
reg__6691: reg__6691
reg__4200: reg__4200
delay__parameterized4__80: delay__parameterized4
delay__parameterized26__20: delay__parameterized26
flt_add_exp_sp__27: flt_add_exp_sp
reg__3322: reg__3322
reg__1418: reg__1418
reg__5621: reg__5621
delay__parameterized0__651: delay__parameterized0
delay__parameterized9__59: delay__parameterized9
logic__3863: logic__48
reg__8884: reg__6
L3_up_L2_WEIGHTS_2: L3_up_L2_WEIGHTS_2
reg__9482: reg__13
reg__160: reg__160
reg__3018: reg__3018
case__1128: case__70
xbip_pipe_v3_0_6_viv__parameterized39__30: xbip_pipe_v3_0_6_viv__parameterized39
xbip_pipe_v3_0_6_viv__parameterized3__35: xbip_pipe_v3_0_6_viv__parameterized3
reg__643: reg__643
delay__parameterized26__29: delay__parameterized26
flt_round_dsp_opt_full__18: flt_round_dsp_opt_full
xbip_pipe_v3_0_6_viv__parameterized3__751: xbip_pipe_v3_0_6_viv__parameterized3
reg__8388: reg__15
delay__parameterized29__41: delay__parameterized29
reg__5987: reg__5987
compare_eq_im__16: compare_eq_im
signinv__15: signinv
logic__2098: logic__193
xbip_pipe_v3_0_6_viv__parameterized31__5: xbip_pipe_v3_0_6_viv__parameterized31
logic__4555: logic__302
reg__3050: reg__3050
delay__parameterized11__16: delay__parameterized11
reg__1311: reg__1311
reg__8749: reg__4
case__4: case__4
delay__parameterized26__10: delay__parameterized26
reg__6872: reg__6872
xbip_pipe_v3_0_6_viv__parameterized9__37: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized25__30: xbip_pipe_v3_0_6_viv__parameterized25
case__342: case__23
counter: counter
logic__1000: logic__1000
reg__5823: reg__5823
xbip_pipe_v3_0_6_viv__parameterized21__59: xbip_pipe_v3_0_6_viv__parameterized21
delay__parameterized6__24: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized11__220: xbip_pipe_v3_0_6_viv__parameterized11
carry_chain__22: carry_chain
delay__parameterized0__702: delay__parameterized0
logic__1685: logic__267
reg__5053: reg__5053
reg__6543: reg__6543
logic__3979: logic__355
xbip_pipe_v3_0_6_viv__parameterized3__1161: xbip_pipe_v3_0_6_viv__parameterized3
logic__4470: logic__209
reg__9005: reg__13
xbip_pipe_v3_0_6_viv__parameterized3__1282: xbip_pipe_v3_0_6_viv__parameterized3
carry_chain__parameterized1__5: carry_chain__parameterized1
reg__5155: reg__5155
reg__1286: reg__1286
reg__8890: reg__31
reg__4365: reg__4365
datapath__165: datapath__8
keep__320: keep__3
carry_chain__parameterized1__29: carry_chain__parameterized1
reg__5490: reg__5490
keep__441: keep__8
carry_chain__parameterized11__8: carry_chain__parameterized11
delay__parameterized5__5: delay__parameterized5
reg__8343: reg__26
delay__parameterized0__963: delay__parameterized0
extrom__149: extrom__149
reg__966: reg__966
reg__7787: reg__7787
reg__2481: reg__2481
reg__3451: reg__3451
reg__544: reg__544
reg__3293: reg__3293
delay__parameterized41__7: delay__parameterized41
xbip_pipe_v3_0_6_viv__parameterized13__14: xbip_pipe_v3_0_6_viv__parameterized13
logic__4989: logic__138
reg__6619: reg__6619
reg__2139: reg__2139
xbip_pipe_v3_0_6_viv__parameterized35__95: xbip_pipe_v3_0_6_viv__parameterized35
keep__721: keep__2
logic__3688: logic__153
delay__parameterized5__153: delay__parameterized5
L3_up_L2_WEIGHTS_7: L3_up_L2_WEIGHTS_7
delay__parameterized12: delay__parameterized12
flt_dec_op__10: flt_dec_op
delay__parameterized0__419: delay__parameterized0
reg__5023: reg__5023
delay__parameterized29__59: delay__parameterized29
delay__parameterized28__10: delay__parameterized28
xbip_pipe_v3_0_6_viv__parameterized9__53: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized30__20: delay__parameterized30
reg__5929: reg__5929
muxpart__139: muxpart__8
flt_dec_op_lat__9: flt_dec_op_lat
logic__1454: logic__1454
signinv__26: signinv
xbip_pipe_v3_0_6_viv__parameterized49__6: xbip_pipe_v3_0_6_viv__parameterized49
logic__1861: logic__404
reg__733: reg__733
delay__parameterized0__160: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized64__21: xbip_pipe_v3_0_6_viv__parameterized64
xbip_pipe_v3_0_6_viv__parameterized31__52: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized29__127: xbip_pipe_v3_0_6_viv__parameterized29
logic__2599: logic__168
logic__3678: logic__195
carry_chain__parameterized3__42: carry_chain__parameterized3
case__738: case__28
reg__5493: reg__5493
compare_eq_im__parameterized0__17: compare_eq_im__parameterized0
reg__7160: reg__7160
reg__4401: reg__4401
reg__4307: reg__4307
delay__parameterized36__77: delay__parameterized36
logic__3329: logic__308
datapath__297: datapath__12
reg__8185: reg__8185
extrom__118: extrom__118
delay__parameterized0__614: delay__parameterized0
datapath__506: datapath__7
reg__8759: reg__14
reg__34: reg__34
logic__2833: logic__250
logic__2443: logic__307
logic__3456: logic__231
xbip_pipe_v3_0_6_viv__parameterized3__1246: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized86__5: xbip_pipe_v3_0_6_viv__parameterized86
xbip_pipe_v3_0_6_viv__parameterized43__22: xbip_pipe_v3_0_6_viv__parameterized43
reg__5726: reg__5726
delay__parameterized15__94: delay__parameterized15
reg__4992: reg__4992
reg__1523: reg__1523
delay__parameterized0__259: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized15__137: xbip_pipe_v3_0_6_viv__parameterized15
datapath__376: datapath__1
reg__8052: reg__8052
reg__3481: reg__3481
reg__5676: reg__5676
logic__5356: logic__56
xbip_pipe_v3_0_6_viv__parameterized9__15: xbip_pipe_v3_0_6_viv__parameterized9
logic__4202: logic__133
reg__7036: reg__7036
logic__1018: logic__1018
reg__1858: reg__1858
reg__4054: reg__4054
reg__212: reg__212
logic__5096: logic__244
delay__parameterized17__85: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized3__787: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized9__97: xbip_pipe_v3_0_6_viv__parameterized9
keep__225: keep__10
logic__1770: logic__290
delay__parameterized31__27: delay__parameterized31
logic__4741: logic__213
reg__6467: reg__6467
reg__2991: reg__2991
logic__3770: logic__138
reg__6707: reg__6707
delay__parameterized30__88: delay__parameterized30
delay__parameterized30__117: delay__parameterized30
case__407: case__18
logic__1494: logic__1494
DNN_up_fadd_32ns_hbi__29: DNN_up_fadd_32ns_hbi
delay__parameterized18__105: delay__parameterized18
logic__744: logic__744
delay__parameterized0__441: delay__parameterized0
logic__5194: logic__205
xbip_pipe_v3_0_6_viv__parameterized3__449: xbip_pipe_v3_0_6_viv__parameterized3
case__836: case__1
case__810: case__8
extrom__142: extrom__142
xbip_pipe_v3_0_6_viv__parameterized56__15: xbip_pipe_v3_0_6_viv__parameterized56
logic__1515: logic__1515
logic__4551: logic__308
xbip_pipe_v3_0_6_viv__parameterized3__997: xbip_pipe_v3_0_6_viv__parameterized3
case__289: case__5
delay__parameterized4__3: delay__parameterized4
delay__parameterized14__31: delay__parameterized14
datapath__415: datapath__13
reg__5446: reg__5446
xbip_pipe_v3_0_6_viv__parameterized15__28: xbip_pipe_v3_0_6_viv__parameterized15
reg__3861: reg__3861
xbip_pipe_v3_0_6_viv__parameterized31__194: xbip_pipe_v3_0_6_viv__parameterized31
logic__2687: logic__230
reg__1082: reg__1082
delay__parameterized0__12: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__230: xbip_pipe_v3_0_6_viv__parameterized3
reg__9229: reg__11
reg__4275: reg__4275
delay__parameterized0__465: delay__parameterized0
reg__1152: reg__1152
reg__7429: reg__7429
muxpart__172: muxpart__5
carry_chain__parameterized2__14: carry_chain__parameterized2
xbip_pipe_v3_0_6_viv__parameterized35__25: xbip_pipe_v3_0_6_viv__parameterized35
keep__332: keep__7
case__1127: case__70
keep__823: keep
reg__6094: reg__6094
reg__435: reg__435
reg__8006: reg__8006
special_detect__58: special_detect
reg__1809: reg__1809
reg__2067: reg__2067
xbip_pipe_v3_0_6_viv__parameterized9__84: xbip_pipe_v3_0_6_viv__parameterized9
reg__6202: reg__6202
L3_up_L2_BIAS_rom: L3_up_L2_BIAS_rom
delay__parameterized30__87: delay__parameterized30
reg__9192: reg__28
logic__2485: logic__327
compare_gt__6: compare_gt
logic__3150: logic__163
delay__parameterized5__40: delay__parameterized5
reg__4887: reg__4887
datapath__166: datapath__7
logic__2635: logic__387
delay__parameterized8__24: delay__parameterized8
dsp48e1_wrapper__parameterized1__5: dsp48e1_wrapper__parameterized1
reg__1812: reg__1812
logic__4553: logic__306
floating_point_v7_1_8__2: floating_point_v7_1_8
reg__8295: reg__20
xbip_pipe_v3_0_6_viv__parameterized9__57: xbip_pipe_v3_0_6_viv__parameterized9
reg__809: reg__809
reg__7900: reg__7900
reg__9737: reg__30
reg__6799: reg__6799
delay__parameterized36__51: delay__parameterized36
reg__5932: reg__5932
delay__parameterized0__307: delay__parameterized0
case__151: case__26
xbip_pipe_v3_0_6_viv__parameterized43__12: xbip_pipe_v3_0_6_viv__parameterized43
logic__3428: logic__301
reg__5882: reg__5882
reg__6923: reg__6923
delay__parameterized8__115: delay__parameterized8
reg__6886: reg__6886
delay__parameterized30__52: delay__parameterized30
delay__parameterized31__20: delay__parameterized31
xbip_pipe_v3_0_6_viv__parameterized3__784: xbip_pipe_v3_0_6_viv__parameterized3
logic__2351: logic__79
xbip_pipe_v3_0_6_viv__parameterized3__1098: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized70__1: xbip_pipe_v3_0_6_viv__parameterized70
reg__9597: reg__13
reg__6112: reg__6112
reg__2246: reg__2246
reg__4387: reg__4387
keep__765: keep__10
muxpart__25: muxpart__25
xbip_pipe_v3_0_6_viv__parameterized11__54: xbip_pipe_v3_0_6_viv__parameterized11
reg__134: reg__134
carry_chain__parameterized0__30: carry_chain__parameterized0
logic__5665: logic__1106
delay__parameterized36__120: delay__parameterized36
reg__1079: reg__1079
xbip_pipe_v3_0_6_viv__parameterized9__106: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized37__42: xbip_pipe_v3_0_6_viv__parameterized37
reg__5755: reg__5755
reg__9552: reg__4
case__761: case__5
reg__1372: reg__1372
logic__1314: logic__1314
reg__4632: reg__4632
reg__5314: reg__5314
xbip_pipe_v3_0_6_viv__parameterized58__6: xbip_pipe_v3_0_6_viv__parameterized58
delay__parameterized0__363: delay__parameterized0
reg__2773: reg__2773
logic__1389: logic__1389
L3_up_L2_WEIGHTS_46_rom: L3_up_L2_WEIGHTS_46_rom
xbip_pipe_v3_0_6_viv__parameterized49__15: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized16__100: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized3__255: xbip_pipe_v3_0_6_viv__parameterized3
logic__285: logic__285
reg__9741: reg__26
delay__parameterized30__199: delay__parameterized30
delay__parameterized7__26: delay__parameterized7
L3_up_L2_WEIGHTS_5: L3_up_L2_WEIGHTS_5
carry_chain__parameterized11__4: carry_chain__parameterized11
reg__6178: reg__6178
L2_up_L1_WEIGHTS_74_rom: L2_up_L1_WEIGHTS_74_rom
muxpart__291: muxpart__5
logic__1429: logic__1429
delay__parameterized21: delay__parameterized21
delay__parameterized0__262: delay__parameterized0
case__25: case__25
xbip_pipe_v3_0_6_viv__parameterized49__30: xbip_pipe_v3_0_6_viv__parameterized49
keep__513: keep__2
keep__416: keep__3
keep__79: keep__4
delay__parameterized29__97: delay__parameterized29
floating_point_v7_1_8__parameterized7: floating_point_v7_1_8__parameterized7
logic__3646: logic__251
delay__parameterized41__15: delay__parameterized41
logic__2289: logic__434
reg__2968: reg__2968
logic__2525: logic__352
flt_dec_op_lat__6: flt_dec_op_lat
reg__381: reg__381
compare_eq_im__parameterized1__19: compare_eq_im__parameterized1
reg__9914: reg__7754
delay__parameterized29__50: delay__parameterized29
dsp48e1_wrapper__26: dsp48e1_wrapper
keep__687: keep__2
keep__127: keep__2
logic__5239: logic
xbip_pipe_v3_0_6_viv__parameterized7__194: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized0__143: delay__parameterized0
align_add_dsp48e1_sgl__25: align_add_dsp48e1_sgl
xbip_pipe_v3_0_6_viv__parameterized37__27: xbip_pipe_v3_0_6_viv__parameterized37
xbip_pipe_v3_0_6_viv__parameterized17: xbip_pipe_v3_0_6_viv__parameterized17
reg__3285: reg__3285
xbip_pipe_v3_0_6_viv__parameterized33__75: xbip_pipe_v3_0_6_viv__parameterized33
L3_up_L2_WEIGHTS_45_rom: L3_up_L2_WEIGHTS_45_rom
keep__490: keep__3
reg__9164: reg__21
logic__3021: logic__267
keep__333: keep__6
logic__4744: logic__210
reg__1696: reg__1696
delay__parameterized10: delay__parameterized10
keep__530: keep__1
flt_mult_exp__1: flt_mult_exp
xbip_pipe_v3_0_6_viv__parameterized9: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized9__44: delay__parameterized9
delay__parameterized0__776: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized58__14: xbip_pipe_v3_0_6_viv__parameterized58
reg__6351: reg__6351
reg__5311: reg__5311
delay__parameterized9__122: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized9__96: xbip_pipe_v3_0_6_viv__parameterized9
logic__3730: logic__224
reg__7528: reg__7528
logic__3543: logic__210
logic__2147: logic__222
xbip_pipe_v3_0_6_viv__parameterized3__1255: xbip_pipe_v3_0_6_viv__parameterized3
reg__5079: reg__5079
logic__784: logic__784
logic__1860: logic__408
reg__8309: reg__15
xbip_pipe_v3_0_6_viv__parameterized37__67: xbip_pipe_v3_0_6_viv__parameterized37
xbip_pipe_v3_0_6_viv__parameterized41__42: xbip_pipe_v3_0_6_viv__parameterized41
logic__3077: logic__148
logic__3259: logic__394
reg__2382: reg__2382
reg__8909: reg__30
reg__4614: reg__4614
logic__5585: logic__255
reg__8727: reg__14
delay__parameterized30__116: delay__parameterized30
logic__4262: logic__291
reg__4563: reg__4563
keep__766: keep__9
reg__8669: reg__12
logic__5604: logic__210
logic__1205: logic__1205
logic__5131: logic__191
carry_chain__parameterized3__46: carry_chain__parameterized3
reg__2923: reg__2923
logic__2843: logic__221
logic__5055: logic__191
logic__4001: logic__288
reg__2999: reg__2999
xbip_pipe_v3_0_6_viv__parameterized19: xbip_pipe_v3_0_6_viv__parameterized19
logic__420: logic__420
logic__5195: logic__204
logic__3647: logic__250
logic__2063: logic__245
datapath__172: datapath__1
case__498: case__14
xbip_pipe_v3_0_6_viv__parameterized9__101: xbip_pipe_v3_0_6_viv__parameterized9
reg__7932: reg__7932
L2_up_L1_WEIGHTS_66: L2_up_L1_WEIGHTS_66
reg__2864: reg__2864
delay__parameterized16__111: delay__parameterized16
logic__4558: logic__291
reg__7645: reg__7645
logic__3374: logic__321
reg__3886: reg__3886
case__737: case__29
reg__520: reg__520
delay__parameterized6__112: delay__parameterized6
datapath__429: datapath__16
delay__parameterized30__103: delay__parameterized30
delay__parameterized0__677: delay__parameterized0
reg__8815: reg__4
reg__4951: reg__4951
case__678: case__3
delay__parameterized0__374: delay__parameterized0
delay__parameterized4__77: delay__parameterized4
reg__1631: reg__1631
reg__410: reg__410
reg__3501: reg__3501
logic__3026: logic__263
delay__parameterized33__16: delay__parameterized33
logic__288: logic__288
xbip_pipe_v3_0_6_viv__parameterized3__1269: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized9__141: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized11__9: xbip_pipe_v3_0_6_viv__parameterized11
reg__2291: reg__2291
reg__1825: reg__1825
xbip_pipe_v3_0_6_viv__parameterized9__95: xbip_pipe_v3_0_6_viv__parameterized9
reg__4081: reg__4081
reg__5859: reg__5859
reg__2884: reg__2884
delay__parameterized1__3: delay__parameterized1
delay__parameterized35__15: delay__parameterized35
logic__544: logic__544
xbip_pipe_v3_0_6_viv__parameterized64__15: xbip_pipe_v3_0_6_viv__parameterized64
xbip_pipe_v3_0_6_viv__parameterized23__21: xbip_pipe_v3_0_6_viv__parameterized23
xbip_pipe_v3_0_6_viv__parameterized3__623: xbip_pipe_v3_0_6_viv__parameterized3
logic__2680: logic__251
xbip_pipe_v3_0_6_viv__parameterized29__125: xbip_pipe_v3_0_6_viv__parameterized29
flt_mult__20: flt_mult
logic__3078: logic__143
case__563: case__20
reg__6: reg__6
case__555: case__28
xbip_pipe_v3_0_6_viv__parameterized15__98: xbip_pipe_v3_0_6_viv__parameterized15
case__515: case__16
delay__parameterized8__117: delay__parameterized8
reg__7796: reg__7796
xbip_pipe_v3_0_6_viv__parameterized23: xbip_pipe_v3_0_6_viv__parameterized23
flt_dec_op__20: flt_dec_op
xbip_pipe_v3_0_6_viv__parameterized58__18: xbip_pipe_v3_0_6_viv__parameterized58
delay__parameterized8__108: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized31__96: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized3__233: xbip_pipe_v3_0_6_viv__parameterized3
datapath__295: datapath__14
xbip_pipe_v3_0_6_viv__parameterized3__1197: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized88__12: xbip_pipe_v3_0_6_viv__parameterized88
logic__2350: logic__82
case__446: case__17
delay__parameterized6__35: delay__parameterized6
datapath__281: datapath__11
xbip_pipe_v3_0_6_viv__parameterized9__1: xbip_pipe_v3_0_6_viv__parameterized9
reg__5889: reg__5889
reg__3232: reg__3232
datapath__224: datapath
reg__8829: reg__2
delay__parameterized48__12: delay__parameterized48
delay__parameterized9__62: delay__parameterized9
reg__4361: reg__4361
reg__5396: reg__5396
reg__7072: reg__7072
muxpart__424: muxpart__5
reg__8488: reg__12
xbip_pipe_v3_0_6_viv__parameterized11__114: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized3__716: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized11__162: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized3__916: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized7__88: delay__parameterized7
reg__8172: reg__8172
reg__9928: reg__7750
xbip_pipe_v3_0_6_viv__parameterized3__116: xbip_pipe_v3_0_6_viv__parameterized3
reg__9045: reg__20
reg__8243: reg__4
reg__3351: reg__3351
L3_up_L2_WEIGHTS_3: L3_up_L2_WEIGHTS_3
reg__7997: reg__7997
reg__5778: reg__5778
reg__2566: reg__2566
delay__parameterized28__8: delay__parameterized28
delay__parameterized27__23: delay__parameterized27
logic__5442: logic__307
xbip_pipe_v3_0_6_viv__parameterized64__22: xbip_pipe_v3_0_6_viv__parameterized64
reg__1401: reg__1401
logic__3502: logic__97
logic__2009: logic__203
case__629: case__14
muxpart__549: muxpart__2
xbip_pipe_v3_0_6_viv__parameterized72__24: xbip_pipe_v3_0_6_viv__parameterized72
reg__4270: reg__4270
xbip_pipe_v3_0_6_viv__parameterized1__36: xbip_pipe_v3_0_6_viv__parameterized1
delay__parameterized17__129: delay__parameterized17
logic__4036: logic__321
delay__50: delay
delay__parameterized15__44: delay__parameterized15
reg__5713: reg__5713
xbip_pipe_v3_0_6_viv__parameterized35__81: xbip_pipe_v3_0_6_viv__parameterized35
delay__parameterized0__316: delay__parameterized0
delay__parameterized15__156: delay__parameterized15
reg__5043: reg__5043
keep__484: keep__3
xbip_pipe_v3_0_6_viv__parameterized3__700: xbip_pipe_v3_0_6_viv__parameterized3
reg__7165: reg__7165
delay__60: delay
reg__9608: reg__4
muxpart__306: muxpart__4
reg__6167: reg__6167
delay__parameterized0__650: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized55__52: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized3__23: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized9__201: delay__parameterized9
L3_up_L2_WEIGHTS_47: L3_up_L2_WEIGHTS_47
reg__663: reg__663
logic__1845: logic__85
keep__580: keep__9
xbip_pipe_v3_0_6_viv__parameterized3__256: xbip_pipe_v3_0_6_viv__parameterized3
reg__5244: reg__5244
delay__parameterized4__38: delay__parameterized4
reg__2766: reg__2766
logic__4743: logic__211
xbip_pipe_v3_0_6_viv__parameterized15__52: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized10__2: delay__parameterized10
reg__8214: reg__8214
xbip_pipe_v3_0_6_viv__parameterized9__143: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized3__8: delay__parameterized3
delay__parameterized40__13: delay__parameterized40
delay__parameterized36__163: delay__parameterized36
datapath__112: datapath__10
keep__208: keep__3
reg__4837: reg__4837
logic__4472: logic__207
delay__parameterized6__146: delay__parameterized6
delay__parameterized36__58: delay__parameterized36
reg__2219: reg__2219
muxpart__362: muxpart__4
delay__parameterized0__77: delay__parameterized0
delay__parameterized0__325: delay__parameterized0
logic__2639: logic__374
reg__2304: reg__2304
delay__parameterized6__180: delay__parameterized6
case__723: case__21
logic__564: logic__564
L2_up_L1_WEIGHTS_40_rom: L2_up_L1_WEIGHTS_40_rom
flt_add__27: flt_add
reg__1405: reg__1405
delay__parameterized29__94: delay__parameterized29
reg__5455: reg__5455
case__826: case__11
reg__2052: reg__2052
reg__9278: reg__27
xbip_pipe_v3_0_6_viv__parameterized3__118: xbip_pipe_v3_0_6_viv__parameterized3
reg__2692: reg__2692
xbip_pipe_v3_0_6_viv__parameterized33__28: xbip_pipe_v3_0_6_viv__parameterized33
L2_up_L1_WEIGHTS_6_rom: L2_up_L1_WEIGHTS_6_rom
muxpart__234: muxpart__6
reg__5667: reg__5667
flt_div_mant_addsub__3: flt_div_mant_addsub
reg__1090: reg__1090
xbip_pipe_v3_0_6_viv__parameterized31__145: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized43__33: xbip_pipe_v3_0_6_viv__parameterized43
reg__9510: reg__6
reg__4697: reg__4697
carry_chain__parameterized4__10: carry_chain__parameterized4
reg__5088: reg__5088
reg__5497: reg__5497
reg__5659: reg__5659
datapath__169: datapath__4
logic__2637: logic__378
xbip_pipe_v3_0_6_viv__parameterized33__51: xbip_pipe_v3_0_6_viv__parameterized33
reg__2285: reg__2285
case__724: case__20
logic__2718: logic__191
logic__4550: logic__312
delay__parameterized8__64: delay__parameterized8
delay__parameterized2__8: delay__parameterized2
delay__parameterized9__112: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized49__189: xbip_pipe_v3_0_6_viv__parameterized49
muxpart__320: muxpart__9
reg__1837: reg__1837
delay__parameterized8__54: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized62__3: xbip_pipe_v3_0_6_viv__parameterized62
delay__parameterized18__126: delay__parameterized18
delay__parameterized27__20: delay__parameterized27
reg__7973: reg__7973
logic__2554: logic__264
reg__5654: reg__5654
logic__1844: logic__88
logic__3280: logic__321
logic__5327: logic__191
datapath__296: datapath__13
logic__3355: logic__387
case__201: case__17
logic__5280: logic__285
delay__parameterized17__90: delay__parameterized17
reg__802: reg__802
reg__5923: reg__5923
muxpart__279: muxpart__5
reg__8956: reg__6
datapath__129: datapath__10
xbip_pipe_v3_0_6_viv__parameterized3__187: xbip_pipe_v3_0_6_viv__parameterized3
reg__2554: reg__2554
reg__8546: reg__6
xbip_pipe_v3_0_6_viv__parameterized37__21: xbip_pipe_v3_0_6_viv__parameterized37
carry_chain__parameterized11__7: carry_chain__parameterized11
logic__5197: logic__202
xbip_pipe_v3_0_6_viv__parameterized15__135: xbip_pipe_v3_0_6_viv__parameterized15
logic__4869: logic__312
case__46: case__46
reg__8478: reg
L2_up_L1_WEIGHTS_69: L2_up_L1_WEIGHTS_69
datapath__269: datapath__6
reg__1543: reg__1543
xbip_pipe_v3_0_6_viv__parameterized5__4: xbip_pipe_v3_0_6_viv__parameterized5
reg__1787: reg__1787
reg__7109: reg__7109
reg__4890: reg__4890
reg__9466: reg__6
norm_and_round_dsp48e1_sgl__11: norm_and_round_dsp48e1_sgl
logic__5017: logic__251
logic__5326: logic__193
xbip_pipe_v3_0_6_viv__parameterized29__155: xbip_pipe_v3_0_6_viv__parameterized29
reg__9444: reg__6
reg__2532: reg__2532
reg__9699: reg__7
delay__parameterized0__243: delay__parameterized0
reg__483: reg__483
logic__2779: logic__204
reg__2143: reg__2143
logic__3999: logic__290
reg__6820: reg__6820
reg__9326: reg__19
reg__1251: reg__1251
reg__6460: reg__6460
reg__8599: reg__28
floating_point_v7_1_8__parameterized1__15: floating_point_v7_1_8__parameterized1
reg__2583: reg__2583
xbip_pipe_v3_0_6_viv__parameterized3__871: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized49__131: xbip_pipe_v3_0_6_viv__parameterized49
logic__2549: logic__270
xbip_pipe_v3_0_6_viv__parameterized3__3: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized35__23: xbip_pipe_v3_0_6_viv__parameterized35
xbip_pipe_v3_0_6_viv__parameterized5__21: xbip_pipe_v3_0_6_viv__parameterized5
reg__538: reg__538
logic__3926: logic__377
xbip_pipe_v3_0_6_viv__parameterized9__58: xbip_pipe_v3_0_6_viv__parameterized9
reg__2600: reg__2600
reg__7907: reg__7907
xbip_pipe_v3_0_6_viv__parameterized23__13: xbip_pipe_v3_0_6_viv__parameterized23
floating_point_v7_1_8__parameterized1__11: floating_point_v7_1_8__parameterized1
delay__parameterized15__161: delay__parameterized15
reg__4129: reg__4129
reg__3732: reg__3732
reg__482: reg__482
reg__213: reg__213
reg__3720: reg__3720
reg__1710: reg__1710
xbip_pipe_v3_0_6_viv__parameterized15__29: xbip_pipe_v3_0_6_viv__parameterized15
logic__4457: logic__236
reg__2858: reg__2858
reg__3949: reg__3949
xbip_pipe_v3_0_6_viv__parameterized31__216: xbip_pipe_v3_0_6_viv__parameterized31
logic__5075: logic__79
reg__4374: reg__4374
xbip_pipe_v3_0_6_viv__parameterized7__178: xbip_pipe_v3_0_6_viv__parameterized7
reg__7148: reg__7148
reg__2065: reg__2065
reg__3844: reg__3844
logic__388: logic__388
logic__3686: logic__163
xbip_pipe_v3_0_6_viv__parameterized35__26: xbip_pipe_v3_0_6_viv__parameterized35
reg__7638: reg__7638
reg__2837: reg__2837
case__88: case__88
delay__parameterized47__4: delay__parameterized47
carry_chain__25: carry_chain
reg__1202: reg__1202
delay__parameterized0__691: delay__parameterized0
delay__parameterized8__4: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized3__1163: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__570: delay__parameterized0
reg__3808: reg__3808
delay__parameterized15__150: delay__parameterized15
reg__1194: reg__1194
reg__6608: reg__6608
logic__785: logic__785
delay__parameterized7__71: delay__parameterized7
reg__6900: reg__6900
reg__3698: reg__3698
reg__3946: reg__3946
delay__parameterized14__25: delay__parameterized14
delay__parameterized17__17: delay__parameterized17
delay__parameterized0__151: delay__parameterized0
reg__1732: reg__1732
delay__parameterized25__21: delay__parameterized25
reg__5960: reg__5960
muxpart__90: muxpart__90
reg__6003: reg__6003
delay__parameterized40__6: delay__parameterized40
xbip_pipe_v3_0_6_viv__parameterized29__151: xbip_pipe_v3_0_6_viv__parameterized29
logic__933: logic__933
reg__3824: reg__3824
reg__7920: reg__7920
delay__parameterized20__51: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized3__788: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized17__5: delay__parameterized17
DNN_up_fmul_32ns_ibs__4: DNN_up_fmul_32ns_ibs
reg__9622: reg__1
reg__7820: reg__7820
delay__parameterized18: delay__parameterized18
keep__531: keep
logic__1717: logic__306
delay__parameterized29__25: delay__parameterized29
logic__2118: logic__82
reg__8665: reg__14
reg__3915: reg__3915
delay__parameterized16__98: delay__parameterized16
flt_add_dsp__3: flt_add_dsp
delay__parameterized17__12: delay__parameterized17
keep__402: keep__13
floating_point_v7_1_8_viv__30: floating_point_v7_1_8_viv
flt_dec_op__12: flt_dec_op
reg__7374: reg__7374
datapath__167: datapath__6
reg__8115: reg__8115
delay__parameterized0__894: delay__parameterized0
case__229: case__8
reg__8716: reg__5
xbip_pipe_v3_0_6_viv__parameterized25__20: xbip_pipe_v3_0_6_viv__parameterized25
delay__parameterized36__146: delay__parameterized36
reg__8513: reg__15
xbip_pipe_v3_0_6_viv__parameterized3__492: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized32__31: delay__parameterized32
compare_eq_im__26: compare_eq_im
xbip_pipe_v3_0_6_viv__parameterized3__1191: xbip_pipe_v3_0_6_viv__parameterized3
logic__2808: logic__97
reg__4815: reg__4815
reg__6340: reg__6340
logic__1995: logic__222
reg__1481: reg__1481
xbip_pipe_v3_0_6_viv__parameterized31__56: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized11__172: xbip_pipe_v3_0_6_viv__parameterized11
reg__4341: reg__4341
reg__7469: reg__7469
special_detect__67: special_detect
reg__1408: reg__1408
L3_up_L2_WEIGHTS_6: L3_up_L2_WEIGHTS_6
reg__2926: reg__2926
reg__3253: reg__3253
logic__5166: logic__270
datapath__115: datapath__7
xbip_pipe_v3_0_6_viv__parameterized11__20: xbip_pipe_v3_0_6_viv__parameterized11
logic__1393: logic__1393
reg__8205: reg__8205
reg__5461: reg__5461
reg__4931: reg__4931
reg__5890: reg__5890
reg__2779: reg__2779
logic__3731: logic__223
delay__parameterized47__9: delay__parameterized47
logic__4976: logic__191
reg__9457: reg__10
logic__2640: logic__373
reg__1574: reg__1574
reg__2805: reg__2805
L2_up_L1_WEIGHTS_64: L2_up_L1_WEIGHTS_64
reg__7674: reg__7674
reg__9767: reg__6
logic__3791: logic__13
xbip_pipe_v3_0_6_viv__parameterized21__58: xbip_pipe_v3_0_6_viv__parameterized21
logic__4995: logic__91
case__540: case__21
datapath__299: datapath__10
reg__9373: reg__6
logic__3052: logic__206
reg__9520: reg__22
reg__6278: reg__6278
logic__3690: logic__143
muxpart__194: muxpart__4
delay__parameterized9__176: delay__parameterized9
delay__parameterized33__55: delay__parameterized33
reg__3142: reg__3142
dsp48e1_wrapper__parameterized0__27: dsp48e1_wrapper__parameterized0
reg__4000: reg__4000
delay__parameterized0__199: delay__parameterized0
reg__1846: reg__1846
xbip_pipe_v3_0_6_viv__parameterized3__754: xbip_pipe_v3_0_6_viv__parameterized3
reg__6038: reg__6038
reg__6203: reg__6203
xbip_pipe_v3_0_6_viv__parameterized9__52: xbip_pipe_v3_0_6_viv__parameterized9
compare_eq_im__parameterized1__9: compare_eq_im__parameterized1
logic__2486: logic__326
reg__5907: reg__5907
logic__2642: logic__364
reg__5879: reg__5879
logic__1457: logic__1457
delay__parameterized30__167: delay__parameterized30
delay__parameterized30__18: delay__parameterized30
floating_point_v7_1_8_viv__2: floating_point_v7_1_8_viv
logic__3080: logic__133
reg__9432: reg__6
logic__2899: logic__22
logic__4156: logic__251
logic__2809: logic__94
keep__430: keep__9
extrom__137: extrom__137
muxpart__553: muxpart__2
xbip_pipe_v3_0_6_viv__parameterized11__254: xbip_pipe_v3_0_6_viv__parameterized11
logic__4612: logic__163
keep__679: keep__2
logic__2886: logic__91
keep__553: keep__12
logic__5279: logic__287
reg__1421: reg__1421
logic__3028: logic__256
reg__2182: reg__2182
logic__3438: logic__285
muxpart__386: muxpart__6
delay__parameterized0__646: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized49__29: xbip_pipe_v3_0_6_viv__parameterized49
logic__199: logic__199
reg__7049: reg__7049
xbip_pipe_v3_0_6_viv__parameterized49__89: xbip_pipe_v3_0_6_viv__parameterized49
logic__4471: logic__208
logic__769: logic__769
delay__parameterized9__19: delay__parameterized9
delay__parameterized0__927: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized25: xbip_pipe_v3_0_6_viv__parameterized25
align_add_dsp48e1_sgl__30: align_add_dsp48e1_sgl
reg__5555: reg__5555
logic__1323: logic__1323
reg__5199: reg__5199
datapath__171: datapath__2
reg__4457: reg__4457
reg__5010: reg__5010
case__846: case__21
reg__9420: reg__8
datapath__270: datapath__5
case__160: case__28
delay__parameterized49__1: delay__parameterized49
delay__parameterized16__96: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized17__75: xbip_pipe_v3_0_6_viv__parameterized17
logic__5333: logic__171
reg__7677: reg__7677
reg__525: reg__525
reg__7955: reg__7955
xbip_pipe_v3_0_6_viv__parameterized31__222: xbip_pipe_v3_0_6_viv__parameterized31
logic__2138: logic__250
logic__1659: logic__340
reg__8756: reg__17
keep__435: keep__2
carry_chain__parameterized0__3: carry_chain__parameterized0
reg__424: reg__424
logic__3579: logic__94
delay__parameterized36__18: delay__parameterized36
reg__6405: reg__6405
delay__44: delay
reg__7897: reg__7897
reg__3033: reg__3033
xbip_pipe_v3_0_6_viv__parameterized5__28: xbip_pipe_v3_0_6_viv__parameterized5
delay__parameterized8__5: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized55__96: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized41__2: xbip_pipe_v3_0_6_viv__parameterized41
reg__4921: reg__4921
reg__6941: reg__6941
xbip_pipe_v3_0_6_viv__parameterized29: xbip_pipe_v3_0_6_viv__parameterized29
logic__1388: logic__1388
reg__9391: reg__4
case__860: case__7
logic__1904: logic__263
logic__4142: logic__291
reg__7222: reg__7222
case__162: case__26
logic__3457: logic__230
extrom__98: extrom__98
xbip_pipe_v3_0_6_viv__parameterized11__332: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized0__721: delay__parameterized0
reg__8175: reg__8175
reg__8162: reg__8162
flt_add_dsp__12: flt_add_dsp
logic__3643: logic__256
flt_round_dsp_opt_full__10: flt_round_dsp_opt_full
logic__4419: logic__163
reg__4827: reg__4827
reg__8231: reg__8231
case__380: case__26
case__120: case__120
reg__7880: reg__7880
reg__7817: reg__7817
case__873: case__13
muxpart__209: muxpart__5
reg__444: reg__444
case__1119: case__71
delay__parameterized1__2: delay__parameterized1
reg__5197: reg__5197
logic__1248: logic__1248
keep__965: keep__20
keep__783: keep__6
logic__3261: logic__387
logic__4429: logic__94
keep__473: keep__6
reg__9514: reg__28
logic__5237: logic__18
logic__566: logic__566
delay__parameterized0__816: delay__parameterized0
reg__4189: reg__4189
delay__parameterized5__147: delay__parameterized5
keep__364: keep__3
delay__parameterized5__35: delay__parameterized5
reg__8171: reg__8171
logic__4721: logic__270
delay__parameterized25__20: delay__parameterized25
reg__8394: reg__11
logic__4171: logic__212
logic__3864: logic__25
xbip_pipe_v3_0_6_viv__parameterized5__31: xbip_pipe_v3_0_6_viv__parameterized5
delay__parameterized14: delay__parameterized14
dsp48e1_wrapper__parameterized2__14: dsp48e1_wrapper__parameterized2
logic__4051: logic__270
muxpart__414: muxpart__6
reg__5850: reg__5850
reg__3132: reg__3132
reg__1507: reg__1507
logic__1762: logic__308
logic__3064: logic__194
case__1031: case__13
datapath__551: datapath__13
case__353: case__23
logic__563: logic__563
logic__4554: logic__303
logic__1687: logic__408
dsp48e1_wrapper__parameterized0__8: dsp48e1_wrapper__parameterized0
xbip_pipe_v3_0_6_viv__parameterized7__188: xbip_pipe_v3_0_6_viv__parameterized7
fix_mult__20: fix_mult
reg__4995: reg__4995
reg__8892: reg__29
delay__parameterized19__33: delay__parameterized19
align_add_dsp48e1_sgl__10: align_add_dsp48e1_sgl
delay__parameterized11__6: delay__parameterized11
logic__502: logic__502
delay__parameterized0__268: delay__parameterized0
delay__parameterized15__72: delay__parameterized15
keep__378: keep__5
reg__7589: reg__7589
L3_up_L2_WEIGHTS_48: L3_up_L2_WEIGHTS_48
reg__9848: reg__3
delay__parameterized0__804: delay__parameterized0
reg__7766: reg__7766
reg__7039: reg__7039
carry_chain__20: carry_chain
case__494: case__18
reg__5220: reg__5220
datapath__280: datapath__12
reg__3704: reg__3704
reg__8001: reg__8001
reg__2724: reg__2724
reg__135: reg__135
reg__7459: reg__7459
datapath__549: datapath__15
reg__487: reg__487
reg__2650: reg__2650
logic__1722: logic__291
reg__940: reg__940
logic__5423: logic__377
xbip_pipe_v3_0_6_viv__parameterized41__23: xbip_pipe_v3_0_6_viv__parameterized41
xbip_pipe_v3_0_6_viv__parameterized11__223: xbip_pipe_v3_0_6_viv__parameterized11
logic__3260: logic__388
reg__5241: reg__5241
reg__3299: reg__3299
reg__7634: reg__7634
datapath__58: datapath__13
reg__9023: reg__6
logic__3300: logic__264
delay__parameterized12__9: delay__parameterized12
carry_chain__parameterized5__8: carry_chain__parameterized5
logic__3322: logic__337
reg__37: reg__37
xbip_pipe_v3_0_6_viv__parameterized3__612: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized27__33: xbip_pipe_v3_0_6_viv__parameterized27
delay__parameterized4__156: delay__parameterized4
logic__4235: logic__384
carry_chain__parameterized4__18: carry_chain__parameterized4
fix_mult_dsp48e1_sgl__17: fix_mult_dsp48e1_sgl
logic__4353: logic__302
reg__9205: reg__19
logic__4172: logic__211
reg__7926: reg__7926
xbip_pipe_v3_0_6_viv__parameterized3__958: xbip_pipe_v3_0_6_viv__parameterized3
logic__4144: logic__289
case__238: case__18
reg__3402: reg__3402
reg__4608: reg__4608
delay__parameterized14__14: delay__parameterized14
keep__822: keep__1
xbip_pipe_v3_0_6_viv__parameterized3__1271: xbip_pipe_v3_0_6_viv__parameterized3
keep__986: keep__17
logic__5532: logic
muxpart__533: muxpart__3
flt_add__14: flt_add
logic__679: logic__679
logic__3909: logic__285
reg__3958: reg__3958
reg__6489: reg__6489
reg__7106: reg__7106
logic__2896: logic__56
reg__1379: reg__1379
datapath__552: datapath__12
xbip_pipe_v3_0_6_viv__25: xbip_pipe_v3_0_6_viv
xbip_pipe_v3_0_6_viv__5: xbip_pipe_v3_0_6_viv
logic__5405: logic__287
reg__6322: reg__6322
muxpart__33: muxpart__33
reg__8345: reg__24
logic__3888: logic__340
delay__parameterized16__86: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized39__21: xbip_pipe_v3_0_6_viv__parameterized39
xbip_pipe_v3_0_6_viv__parameterized3__494: xbip_pipe_v3_0_6_viv__parameterized3
logic__2767: logic__221
delay__parameterized18__164: delay__parameterized18
delay__parameterized10__8: delay__parameterized10
keep__905: keep__2
xbip_pipe_v3_0_6_viv__parameterized11__195: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized3__1192: xbip_pipe_v3_0_6_viv__parameterized3
reg__4793: reg__4793
logic__1650: logic__377
muxpart__557: muxpart__7
xbip_pipe_v3_0_6_viv__parameterized3__20: xbip_pipe_v3_0_6_viv__parameterized3
reg__2399: reg__2399
muxpart__13: muxpart__13
delay__parameterized17__68: delay__parameterized17
reg__9357: reg__6
keep__434: keep__3
reg__5076: reg__5076
xbip_pipe_v3_0_6_viv__parameterized11__122: xbip_pipe_v3_0_6_viv__parameterized11
logic__2907: logic__262
keep__987: keep__16
special_detect__parameterized0__40: special_detect__parameterized0
reg__5639: reg__5639
datapath__203: datapath__4
xbip_pipe_v3_0_6_viv__parameterized3__1247: xbip_pipe_v3_0_6_viv__parameterized3
keep__209: keep__2
floating_point_v7_1_8__14: floating_point_v7_1_8
logic__3151: logic__158
reg__5868: reg__5868
logic__2868: logic__176
case__121: case__121
logic__1863: logic__398
reg__661: reg__661
lead_zero_encode_shift__8: lead_zero_encode_shift
reg__2298: reg__2298
reg__6761: reg__6761
delay__parameterized15__115: delay__parameterized15
delay__parameterized9__54: delay__parameterized9
delay__parameterized5__79: delay__parameterized5
reg__1254: reg__1254
xbip_pipe_v3_0_6_viv__parameterized7__195: xbip_pipe_v3_0_6_viv__parameterized7
logic__3838: logic__172
case__516: case__15
xbip_pipe_v3_0_6_viv__parameterized3__717: xbip_pipe_v3_0_6_viv__parameterized3
reg__4681: reg__4681
muxpart__58: muxpart__58
reg__9314: reg__27
logic__789: logic__789
reg__2374: reg__2374
logic__5368: logic__399
reg__4726: reg__4726
logic__4145: logic__288
carry_chain__parameterized2__1: carry_chain__parameterized2
carry_chain__parameterized0__8: carry_chain__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__1270: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized22: delay__parameterized22
datapath__1: datapath__1
logic__4000: logic__289
reg__4368: reg__4368
reg__2906: reg__2906
datapath__241: datapath
delay__parameterized0__335: delay__parameterized0
keep__169: keep
case__265: case__10
xbip_pipe_v3_0_6_viv__parameterized29__78: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized49__132: xbip_pipe_v3_0_6_viv__parameterized49
logic__4556: logic__301
delay__parameterized16__109: delay__parameterized16
reg__1160: reg__1160
delay__parameterized6__199: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized43__55: xbip_pipe_v3_0_6_viv__parameterized43
xbip_pipe_v3_0_6_viv__parameterized3__358: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized58__17: xbip_pipe_v3_0_6_viv__parameterized58
datapath__27: datapath__27
reg__8996: reg__3
xbip_pipe_v3_0_6_viv__parameterized17__172: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized8__62: delay__parameterized8
reg__8487: reg__11
xbip_pipe_v3_0_6_viv__parameterized3__21: xbip_pipe_v3_0_6_viv__parameterized3
reg__3177: reg__3177
xbip_pipe_v3_0_6_viv__parameterized7__120: xbip_pipe_v3_0_6_viv__parameterized7
reg__1915: reg__1915
logic__3050: logic__208
delay__parameterized27__58: delay__parameterized27
reg__8721: reg__2
reg__8103: reg__8103
case__677: case__4
reg__4860: reg__4860
reg__3120: reg__3120
delay__parameterized4__78: delay__parameterized4
reg__6787: reg__6787
logic__5441: logic__308
reg__5695: reg__5695
xbip_pipe_v3_0_6_viv__parameterized13__49: xbip_pipe_v3_0_6_viv__parameterized13
logic__1763: logic__307
xbip_pipe_v3_0_6_viv__parameterized49__52: xbip_pipe_v3_0_6_viv__parameterized49
logic__5203: logic__196
delay__parameterized20__53: delay__parameterized20
reg__5508: reg__5508
reg__2329: reg__2329
reg__8961: reg__18
logic__4489: logic__193
xbip_pipe_v3_0_6_viv__parameterized41__18: xbip_pipe_v3_0_6_viv__parameterized41
reg__7673: reg__7673
reg__9736: reg__31
reg__3800: reg__3800
flt_dec_op__30: flt_dec_op
delay__parameterized5__159: delay__parameterized5
keep__173: keep__6
logic__482: logic__482
xbip_pipe_v3_0_6_viv__parameterized3__1262: xbip_pipe_v3_0_6_viv__parameterized3
L2_up_L1_WEIGHTS_56_rom: L2_up_L1_WEIGHTS_56_rom
delay__parameterized39__15: delay__parameterized39
keep__678: keep__3
delay__parameterized0__228: delay__parameterized0
case__1136: case__70
carry_chain__parameterized5__47: carry_chain__parameterized5
reg__4107: reg__4107
logic__2778: logic__205
logic__1579: logic__1579
reg__4752: reg__4752
reg__425: reg__425
delay__parameterized22__8: delay__parameterized22
reg__5736: reg__5736
delay__parameterized30__189: delay__parameterized30
carry_chain__parameterized11__2: carry_chain__parameterized11
reg__2344: reg__2344
case__820: case__17
reg__5598: reg__5598
keep__287: keep__2
xbip_pipe_v3_0_6_viv__parameterized25__23: xbip_pipe_v3_0_6_viv__parameterized25
norm_and_round_dsp48e1_sgl__8: norm_and_round_dsp48e1_sgl
logic__1289: logic__1289
keep__2: keep__2
reg__5283: reg__5283
DNN_up_fadd_32ns_hbi__16: DNN_up_fadd_32ns_hbi
datapath__59: datapath__12
xbip_pipe_v3_0_6_viv__parameterized3__703: xbip_pipe_v3_0_6_viv__parameterized3
reg__9607: reg__4
delay__parameterized8__77: delay__parameterized8
delay__parameterized29__86: delay__parameterized29
delay__parameterized15__29: delay__parameterized15
reg__9455: reg__12
logic__4996: logic__88
reg__9261: reg__3
xbip_pipe_v3_0_6_viv__parameterized53__10: xbip_pipe_v3_0_6_viv__parameterized53
logic__3989: logic__321
reg__1994: reg__1994
logic__4351: logic__306
reg__3990: reg__3990
logic__4363: logic__287
signinv__3: signinv
logic__5680: logic__1099
flt_mult_exp__10: flt_mult_exp
reg__5261: reg__5261
reg__7328: reg__7328
delay__parameterized40__12: delay__parameterized40
delay__parameterized35__23: delay__parameterized35
reg__5409: reg__5409
reg__3943: reg__3943
delay__parameterized9__8: delay__parameterized9
keep__648: keep__9
logic__3729: logic__230
delay__parameterized29__32: delay__parameterized29
delay__parameterized40__22: delay__parameterized40
reg__4098: reg__4098
reg__6076: reg__6076
logic__699: logic__699
logic__2030: logic__153
reg__5419: reg__5419
reg__6536: reg__6536
reg__6318: reg__6318
L2_up_L1_WEIGHTS_67: L2_up_L1_WEIGHTS_67
delay__parameterized0__1: delay__parameterized0
reg__7747: reg__7747
logic__3924: logic__384
reg__4337: reg__4337
L2_up_L1_WEIGHTS_5_rom: L2_up_L1_WEIGHTS_5_rom
reg__6988: reg__6988
reg__4295: reg__4295
xbip_pipe_v3_0_6_viv__parameterized7__80: xbip_pipe_v3_0_6_viv__parameterized7
logic__825: logic__825
reg__6240: reg__6240
extrom__66: extrom__66
reg__8461: reg__8
logic__5587: logic__251
reg__2750: reg__2750
keep__597: keep__6
reg__2081: reg__2081
reg__8056: reg__8056
datapath__128: datapath__11
logic__2879: logic__143
xbip_pipe_v3_0_6_viv__parameterized3__1272: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized11: delay__parameterized11
xbip_pipe_v3_0_6_viv__parameterized11__45: xbip_pipe_v3_0_6_viv__parameterized11
carry_chain__parameterized2__32: carry_chain__parameterized2
delay__parameterized0__777: delay__parameterized0
logic__4506: logic__91
reg__2359: reg__2359
keep__757: keep__2
xbip_pipe_v3_0_6_viv__parameterized29__63: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized13__66: xbip_pipe_v3_0_6_viv__parameterized13
reg__5848: reg__5848
logic__4944: logic__244
floating_point_v7_1_8_viv__parameterized1__21: floating_point_v7_1_8_viv__parameterized1
floating_point_v7_1_8_viv__8: floating_point_v7_1_8_viv
logic__4430: logic__91
reg__6671: reg__6671
xbip_pipe_v3_0_6_viv__parameterized29__161: xbip_pipe_v3_0_6_viv__parameterized29
case__1014: case
logic__3182: logic__252
reg__5662: reg__5662
case__5: case__5
xbip_pipe_v3_0_6_viv__parameterized3__22: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized15__45: delay__parameterized15
reg__4863: reg__4863
reg__5062: reg__5062
xbip_pipe_v3_0_6_viv__parameterized11__171: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized15__136: delay__parameterized15
logic__1772: logic__288
reg__9528: reg__18
muxpart__6: muxpart__6
logic__4850: logic__384
logic__3687: logic__158
reg__4123: reg__4123
logic__3533: logic__230
logic__2241: logic__199
reg__623: reg__623
carry_chain__parameterized0__19: carry_chain__parameterized0
delay__parameterized0__346: delay__parameterized0
case__996: case__18
delay__parameterized50__1: delay__parameterized50
keep__414: keep__3
delay__parameterized51__7: delay__parameterized51
reg__6257: reg__6257
xbip_pipe_v3_0_6_viv__parameterized60__31: xbip_pipe_v3_0_6_viv__parameterized60
delay__parameterized6__96: delay__parameterized6
flt_add__6: flt_add
delay__parameterized30__35: delay__parameterized30
delay__parameterized14__8: delay__parameterized14
reg__1849: reg__1849
keep__311: keep__2
delay__parameterized12__1: delay__parameterized12
xbip_pipe_v3_0_6_viv__parameterized7__193: xbip_pipe_v3_0_6_viv__parameterized7
reg__7285: reg__7285
delay__parameterized0__191: delay__parameterized0
delay__parameterized30__207: delay__parameterized30
reg__9236: reg__28
xbip_pipe_v3_0_6_viv__parameterized41__46: xbip_pipe_v3_0_6_viv__parameterized41
logic__4970: logic__198
delay__parameterized33__79: delay__parameterized33
logic__1744: logic__377
logic__3969: logic__388
carry_chain__33: carry_chain
xbip_pipe_v3_0_6_viv__parameterized13__87: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized0__494: delay__parameterized0
keep__295: keep__6
reg__3521: reg__3521
reg__1971: reg__1971
delay__parameterized18__119: delay__parameterized18
reg__3239: reg__3239
keep__603: keep__12
delay__parameterized1__6: delay__parameterized1
reg__1132: reg__1132
reg__236: reg__236
case__293: case__1
reg__6832: reg__6832
extrom__126: extrom__126
xbip_pipe_v3_0_6_viv__parameterized72__1: xbip_pipe_v3_0_6_viv__parameterized72
reg__4464: reg__4464
reg__1944: reg__1944
xbip_pipe_v3_0_6_viv__parameterized35__48: xbip_pipe_v3_0_6_viv__parameterized35
reg__3241: reg__3241
logic__2011: logic__201
delay__parameterized36__57: delay__parameterized36
logic__5202: logic__197
logic__3644: logic__255
reg__182: reg__182
reg__4535: reg__4535
delay__parameterized50__5: delay__parameterized50
compare__19: compare
reg__3022: reg__3022
xbip_pipe_v3_0_6_viv__parameterized11__167: xbip_pipe_v3_0_6_viv__parameterized11
reg__2823: reg__2823
reg__749: reg__749
reg__7208: reg__7208
reg__1828: reg__1828
delay__parameterized0__965: delay__parameterized0
case__847: case__20
xbip_pipe_v3_0_6_viv__parameterized41__3: xbip_pipe_v3_0_6_viv__parameterized41
xbip_pipe_v3_0_6_viv__parameterized3__495: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized15__7: delay__parameterized15
reg__2000: reg__2000
logic__4428: logic__97
delay__parameterized0__535: delay__parameterized0
keep__3: keep__3
logic__1017: logic__1017
case__750: case__16
delay__parameterized31__8: delay__parameterized31
xbip_pipe_v3_0_6_viv__parameterized33__79: xbip_pipe_v3_0_6_viv__parameterized33
reg__6913: reg__6913
reg__2253: reg__2253
DNN_up_ap_fadd_3_full_dsp_32__30: DNN_up_ap_fadd_3_full_dsp_32
xbip_pipe_v3_0_6_viv__parameterized9__124: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized21__26: delay__parameterized21
muxpart__552: muxpart__3
reg__6948: reg__6948
logic__4283: logic__378
flt_add_exp_sp__24: flt_add_exp_sp
logic__3637: logic__285
delay__parameterized4__131: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized11__105: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized4__41: delay__parameterized4
logic__3771: logic__133
datapath__113: datapath__9
dsp48e1_wrapper__parameterized0__11: dsp48e1_wrapper__parameterized0
reg__9658: reg__15
delay__parameterized0__246: delay__parameterized0
reg__7318: reg__7318
reg__1818: reg__1818
xbip_pipe_v3_0_6_viv__parameterized49__121: xbip_pipe_v3_0_6_viv__parameterized49
logic__384: logic__384
xbip_pipe_v3_0_6_viv__parameterized3__107: xbip_pipe_v3_0_6_viv__parameterized3
logic__2148: logic__221
logic__2467: logic__388
reg__9833: reg__12
reg__8346: reg__23
reg__5299: reg__5299
reg__8514: reg__14
delay__parameterized0__375: delay__parameterized0
reg__9866: reg__6
delay__parameterized62__2: delay__parameterized62
datapath__271: datapath__4
reg__3665: reg__3665
xbip_pipe_v3_0_6_viv__parameterized7__113: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized11__335: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized0__407: delay__parameterized0
logic__4968: logic__200
logic__4236: logic__378
logic__5074: logic__82
keep__111: keep__6
xbip_pipe_v3_0_6_viv__parameterized49__154: xbip_pipe_v3_0_6_viv__parameterized49
logic__3638: logic__270
delay__parameterized17__15: delay__parameterized17
reg__1660: reg__1660
reg__1790: reg__1790
reg__1740: reg__1740
logic__3691: logic__138
reg__9923: reg__7751
datapath__529: datapath__1
reg__9685: reg__20
reg__4178: reg__4178
reg__9243: reg__7
keep__968: keep__17
reg__9573: reg__10
delay__parameterized0__715: delay__parameterized0
datapath__326: datapath
delay__parameterized4__66: delay__parameterized4
reg__4556: reg__4556
reg__1549: reg__1549
datapath__550: datapath__14
reg__2084: reg__2084
reg__4195: reg__4195
xbip_pipe_v3_0_6_viv__parameterized41__36: xbip_pipe_v3_0_6_viv__parameterized41
logic__1866: logic__388
delay__parameterized20__57: delay__parameterized20
L2_up_L1_WEIGHTS_68: L2_up_L1_WEIGHTS_68
reg__1674: reg__1674
logic__2526: logic__349
logic__1520: logic__1520
xbip_pipe_v3_0_6_viv__parameterized66__21: xbip_pipe_v3_0_6_viv__parameterized66
logic__1834: logic__153
keep__356: keep__7
floating_point_v7_1_8_viv__parameterized1__11: floating_point_v7_1_8_viv__parameterized1
keep__760: keep__3
reg__5417: reg__5417
keep__175: keep__6
delay__parameterized30__206: delay__parameterized30
delay__parameterized26__15: delay__parameterized26
case__99: case__99
delay__parameterized15__38: delay__parameterized15
reg__4461: reg__4461
delay__parameterized6__46: delay__parameterized6
reg__3940: reg__3940
special_detect__parameterized1__1: special_detect__parameterized1
reg__613: reg__613
reg__9698: reg__4
delay__parameterized9__2: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized7__65: xbip_pipe_v3_0_6_viv__parameterized7
logic__541: logic__541
datapath__9: datapath__9
reg__3406: reg__3406
delay__parameterized0__28: delay__parameterized0
logic__2120: logic__78
reg__2247: reg__2247
logic__4476: logic__203
reg__8319: reg__9
xbip_pipe_v3_0_6_viv__parameterized3__108: xbip_pipe_v3_0_6_viv__parameterized3
reg__5110: reg__5110
delay__parameterized37__15: delay__parameterized37
delay__parameterized0__866: delay__parameterized0
muxpart__562: muxpart__7
delay__parameterized27__44: delay__parameterized27
logic__1138: logic__1138
L2_up_L1_WEIGHTS_15_rom: L2_up_L1_WEIGHTS_15_rom
reg__9722: reg__7
datapath__272: datapath__3
delay__parameterized13__4: delay__parameterized13
delay__parameterized30__62: delay__parameterized30
DNN_up_fmul_32ns_ibs__13: DNN_up_fmul_32ns_ibs
logic__1604: logic__1604
reg__2179: reg__2179
dsp48e1_wrapper__parameterized1__6: dsp48e1_wrapper__parameterized1
reg__1518: reg__1518
xbip_pipe_v3_0_6_viv__parameterized49__47: xbip_pipe_v3_0_6_viv__parameterized49
flt_dec_op__21: flt_dec_op
logic__4086: logic__307
reg__8375: reg__11
xbip_pipe_v3_0_6_viv__parameterized3__546: xbip_pipe_v3_0_6_viv__parameterized3
reg__9527: reg__19
reg__7455: reg__7455
muxpart__450: muxpart__7
logic__751: logic__751
reg__7168: reg__7168
muxpart__547: muxpart__6
reg__723: reg__723
xbip_pipe_v3_0_6_viv__parameterized43__49: xbip_pipe_v3_0_6_viv__parameterized43
reg__8920: reg__6
delay__parameterized8__136: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized33__54: xbip_pipe_v3_0_6_viv__parameterized33
reg__8950: reg__25
reg__181: reg__181
delay__parameterized0__304: delay__parameterized0
case__1131: case__70
xbip_pipe_v3_0_6_viv__parameterized39__18: xbip_pipe_v3_0_6_viv__parameterized39
special_detect__65: special_detect
delay__parameterized15__154: delay__parameterized15
L2_up_L1_WEIGHTS_g8j: L2_up_L1_WEIGHTS_g8j
delay__parameterized0__409: delay__parameterized0
reg__8511: reg__17
carry_chain__parameterized5__56: carry_chain__parameterized5
xbip_pipe_v3_0_6_viv__parameterized5__8: xbip_pipe_v3_0_6_viv__parameterized5
extrom__31: extrom__31
datapath__419: datapath__9
reg__1701: reg__1701
logic__3180: logic__256
xbip_pipe_v3_0_6_viv__parameterized13__104: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized3__26: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized30__231: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized11__175: xbip_pipe_v3_0_6_viv__parameterized11
reg__2133: reg__2133
muxpart__359: muxpart__7
muxpart__7: muxpart__7
reg__6373: reg__6373
xbip_pipe_v3_0_6_viv__parameterized3__1038: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized7__66: xbip_pipe_v3_0_6_viv__parameterized7
case__447: case__16
reg__5885: reg__5885
delay__parameterized30__212: delay__parameterized30
delay__parameterized18__89: delay__parameterized18
reg__5727: reg__5727
xbip_pipe_v3_0_6_viv__parameterized68__12: xbip_pipe_v3_0_6_viv__parameterized68
logic__1275: logic__1275
floating_point_v7_1_8__30: floating_point_v7_1_8
xbip_pipe_v3_0_6_viv__parameterized17__155: xbip_pipe_v3_0_6_viv__parameterized17
logic__3645: logic__252
keep__188: keep__3
reg__7391: reg__7391
reg__8267: reg__27
flt_mult_round__22: flt_mult_round
reg__3849: reg__3849
xbip_pipe_v3_0_6_viv__parameterized7__31: xbip_pipe_v3_0_6_viv__parameterized7
dsp48e1_wrapper__parameterized3__2: dsp48e1_wrapper__parameterized3
reg__2207: reg__2207
reg__1603: reg__1603
logic__5238: logic__13
xbip_pipe_v3_0_6_viv__parameterized7__191: xbip_pipe_v3_0_6_viv__parameterized7
reg__4604: reg__4604
logic__3168: logic__76
reg__9237: reg__27
reg__840: reg__840
logic__1366: logic__1366
case__983: case__12
reg__7275: reg__7275
muxpart__102: muxpart__102
logic__4264: logic__289
xbip_pipe_v3_0_6_viv__parameterized60__22: xbip_pipe_v3_0_6_viv__parameterized60
case__423: case__2
reg__6663: reg__6663
logic__4609: logic__172
muxpart__360: muxpart__6
logic__4642: logic__176
keep__118: keep__7
xbip_pipe_v3_0_6_viv__parameterized17__125: xbip_pipe_v3_0_6_viv__parameterized17
compare_eq_im__parameterized0__22: compare_eq_im__parameterized0
reg__3064: reg__3064
reg__8885: reg__4
datapath__526: datapath__4
reg__9822: reg__4
align_add_dsp48e1_sgl__8: align_add_dsp48e1_sgl
xbip_pipe_v3_0_6_viv__parameterized19__5: xbip_pipe_v3_0_6_viv__parameterized19
logic__5343: logic__100
logic__5167: logic__263
xbip_pipe_v3_0_6_viv__parameterized47__75: xbip_pipe_v3_0_6_viv__parameterized47
delay__parameterized5__119: delay__parameterized5
reg__2185: reg__2185
reg__9889: reg__7778
logic__4477: logic__202
reg__3593: reg__3593
muxpart__232: muxpart__8
case__926: case__20
logic__3728: logic__231
delay__parameterized15__60: delay__parameterized15
logic__2468: logic__387
logic__1862: logic__399
reg__5223: reg__5223
reg__6058: reg__6058
reg__2420: reg__2420
xbip_pipe_v3_0_6_viv__parameterized9__149: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized18__121: delay__parameterized18
reg__5721: reg__5721
reg__9386: reg__6
case__1013: case__1
logic__3184: logic__250
reg__5910: reg__5910
delay__parameterized0__41: delay__parameterized0
reg__9071: reg__4
xbip_pipe_v3_0_6_viv__parameterized49__68: xbip_pipe_v3_0_6_viv__parameterized49
special_detect__53: special_detect
logic__4610: logic__171
logic__3549: logic__204
reg__9742: reg__25
xbip_pipe_v3_0_6_viv__parameterized7__72: xbip_pipe_v3_0_6_viv__parameterized7
reg__14: reg__14
datapath__127: datapath__12
logic__1206: logic__1206
delay__parameterized15__25: delay__parameterized15
datapath__202: datapath__5
xbip_pipe_v3_0_6_viv__parameterized49__28: xbip_pipe_v3_0_6_viv__parameterized49
reg__6558: reg__6558
reg__8901: reg__21
delay__parameterized15__143: delay__parameterized15
reg__6266: reg__6266
reg__916: reg__916
xbip_pipe_v3_0_6_viv__parameterized7__9: xbip_pipe_v3_0_6_viv__parameterized7
logic__5294: logic__245
datapath__555: datapath__9
xbip_pipe_v3_0_6_viv__parameterized49__96: xbip_pipe_v3_0_6_viv__parameterized49
logic__2064: logic__244
case__549: case__23
logic__3152: logic__153
reg__7091: reg__7091
reg__6609: reg__6609
reg__3717: reg__3717
logic__2641: logic__367
logic__1384: logic__1384
keep__48: keep__11
muxpart__83: muxpart__83
logic__1398: logic__1398
delay__parameterized51__4: delay__parameterized51
delay__parameterized33__35: delay__parameterized33
logic__2498: logic__289
datapath__420: datapath__8
delay__parameterized7__82: delay__parameterized7
delay__parameterized30__141: delay__parameterized30
logic__1420: logic__1420
reg__883: reg__883
datapath__535: datapath__12
reg__2715: reg__2715
logic__2274: logic__76
logic__577: logic__577
delay__parameterized32__20: delay__parameterized32
reg__8701: reg__11
xbip_pipe_v3_0_6_viv__parameterized29__69: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized18__152: delay__parameterized18
delay__parameterized8__149: delay__parameterized8
delay__parameterized0__440: delay__parameterized0
delay__parameterized21__46: delay__parameterized21
xbip_pipe_v3_0_6_viv__parameterized17__26: xbip_pipe_v3_0_6_viv__parameterized17
reg__7656: reg__7656
reg__136: reg__136
reg__2510: reg__2510
datapath__558: datapath__6
xbip_pipe_v3_0_6_viv__parameterized31__43: xbip_pipe_v3_0_6_viv__parameterized31
case__812: case__6
reg__6631: reg__6631
reg__5865: reg__5865
align_add_dsp48e1_sgl__33: align_add_dsp48e1_sgl
datapath__4: datapath__4
reg__8344: reg__25
floating_point_v7_1_8__parameterized1__21: floating_point_v7_1_8__parameterized1
reg__9913: reg__7755
logic__2768: logic__220
reg__7497: reg__7497
reg__8808: reg__12
reg__4711: reg__4711
reg__7531: reg__7531
xbip_pipe_v3_0_6_viv__parameterized11__318: xbip_pipe_v3_0_6_viv__parameterized11
reg__1233: reg__1233
reg__6381: reg__6381
xbip_pipe_v3_0_6_viv__parameterized31__166: xbip_pipe_v3_0_6_viv__parameterized31
L3_up_L2_WEIGHTS_51: L3_up_L2_WEIGHTS_51
delay__parameterized42__1: delay__parameterized42
keep__967: keep__16
reg__7078: reg__7078
xbip_pipe_v3_0_6_viv__parameterized7__116: xbip_pipe_v3_0_6_viv__parameterized7
reg__7599: reg__7599
reg__6142: reg__6142
reg__8079: reg__8079
compare_eq_im__parameterized0__53: compare_eq_im__parameterized0
reg__8393: reg__12
delay__parameterized7__19: delay__parameterized7
reg__1123: reg__1123
extrom__109: extrom__109
keep__129: keep__2
xbip_pipe_v3_0_6_viv__parameterized3__453: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized55__38: xbip_pipe_v3_0_6_viv__parameterized55
logic__2906: logic__263
reg__7259: reg__7259
datapath__204: datapath__3
carry_chain__parameterized11__6: carry_chain__parameterized11
delay__parameterized0__295: delay__parameterized0
reg__6039: reg__6039
reg__9348: reg__9
reg__3837: reg__3837
delay__parameterized30__108: delay__parameterized30
reg__4324: reg__4324
logic__5675: logic__1099
reg__5112: reg__5112
delay__parameterized9__196: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized47__3: xbip_pipe_v3_0_6_viv__parameterized47
reg__7979: reg__7979
reg__1929: reg__1929
xbip_pipe_v3_0_6_viv__parameterized49__217: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized3__156: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__115: delay__parameterized0
reg__5256: reg__5256
delay__parameterized34__4: delay__parameterized34
delay__parameterized9__65: delay__parameterized9
logic__1605: logic__1605
case__49: case__49
logic__3429: logic__298
reg__5494: reg__5494
L3_up_L2_WEIGHTS_49: L3_up_L2_WEIGHTS_49
compare_eq_im__parameterized0__54: compare_eq_im__parameterized0
reg__9274: reg__31
reg__3248: reg__3248
reg__7724: reg__7724
logic__3861: logic__57
logic__2239: logic__201
reg__7088: reg__7088
logic__2878: logic__148
reg__3133: reg__3133
delay__parameterized7__117: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized49__145: xbip_pipe_v3_0_6_viv__parameterized49
logic__252: logic__252
reg__3125: reg__3125
datapath__168: datapath__5
case__499: case__13
xbip_pipe_v3_0_6_viv__parameterized29__70: xbip_pipe_v3_0_6_viv__parameterized29
reg__8683: reg__6
logic__1304: logic__1304
case__772: case__24
reg__3358: reg__3358
case__751: case__15
xbip_pipe_v3_0_6_viv__parameterized39__26: xbip_pipe_v3_0_6_viv__parameterized39
reg__4317: reg__4317
case__544: case__28
muxpart__558: muxpart__6
logic__2690: logic__222
reg__2668: reg__2668
case__174: case__14
compare_eq_im__parameterized0__31: compare_eq_im__parameterized0
compare_ne_im: compare_ne_im
xbip_pipe_v3_0_6_viv__parameterized7__115: xbip_pipe_v3_0_6_viv__parameterized7
delay__76: delay
xbip_pipe_v3_0_6_viv__parameterized66__30: xbip_pipe_v3_0_6_viv__parameterized66
reg__9425: reg__5
reg__1860: reg__1860
xbip_pipe_v3_0_6_viv__parameterized49__191: xbip_pipe_v3_0_6_viv__parameterized49
L3_up_L2_WEIGHTS_9: L3_up_L2_WEIGHTS_9
logic__2240: logic__200
reg__862: reg__862
reg__9786: reg__3
reg__6533: reg__6533
delay__parameterized33__122: delay__parameterized33
reg__5684: reg__5684
xbip_pipe_v3_0_6_viv__parameterized29__156: xbip_pipe_v3_0_6_viv__parameterized29
reg__2903: reg__2903
case__389: case__17
xbip_pipe_v3_0_6_viv__parameterized11: xbip_pipe_v3_0_6_viv__parameterized11
reg__9430: reg__8
logic__2012: logic__200
reg__5253: reg__5253
muxpart__370: muxpart__3
delay__parameterized4__71: delay__parameterized4
reg__1644: reg__1644
logic__3047: logic__211
logic__4651: logic__244
logic__2849: logic__210
reg__355: reg__355
reg__7142: reg__7142
delay__parameterized6__123: delay__parameterized6
logic__4560: logic__289
reg__4455: reg__4455
delay__parameterized0__808: delay__parameterized0
reg__3766: reg__3766
reg__3328: reg__3328
keep__907: keep__10
flt_add_dsp__27: flt_add_dsp
keep__714: keep__3
delay__parameterized0__209: delay__parameterized0
reg__2909: reg__2909
reg__5638: reg__5638
xbip_pipe_v3_0_6_viv__parameterized7__192: xbip_pipe_v3_0_6_viv__parameterized7
reg__5893: reg__5893
reg__6571: reg__6571
reg__5871: reg__5871
reg__1197: reg__1197
fix_mult_dsp48e1_sgl__9: fix_mult_dsp48e1_sgl
reg__2288: reg__2288
delay__40: delay
reg__5601: reg__5601
keep__966: keep__17
logic__4105: logic__191
reg__909: reg__909
reg__6764: reg__6764
logic__4263: logic__290
reg__920: reg__920
datapath__300: datapath__9
delay__parameterized30__95: delay__parameterized30
reg__5826: reg__5826
delay__parameterized0__823: delay__parameterized0
delay__parameterized33__116: delay__parameterized33
logic__4267: logic__285
reg__3686: reg__3686
reg__6754: reg__6754
reg__1017: reg__1017
reg__4495: reg__4495
carry_chain__parameterized5__32: carry_chain__parameterized5
xbip_pipe_v3_0_6_viv__parameterized43__36: xbip_pipe_v3_0_6_viv__parameterized43
reg__6694: reg__6694
logic__4552: logic__307
delay__parameterized0__897: delay__parameterized0
reg__9756: reg__29
reg__8110: reg__8110
delay__parameterized23__16: delay__parameterized23
case__517: case__14
xbip_pipe_v3_0_6_viv__parameterized3__49: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized11__262: xbip_pipe_v3_0_6_viv__parameterized11
reg__7798: reg__7798
reg__9233: reg__31
reg__5456: reg__5456
delay__parameterized8__155: delay__parameterized8
reg__9296: reg__27
logic__4223: logic
reg__6511: reg__6511
logic__4282: logic__384
reg__5724: reg__5724
logic__2502: logic__270
reg__2196: reg__2196
logic__3511: logic__76
reg__4905: reg__4905
reg__8670: reg__11
reg__2681: reg__2681
reg__9454: reg__11
xbip_pipe_v3_0_6_viv__parameterized47__70: xbip_pipe_v3_0_6_viv__parameterized47
reg__7369: reg__7369
delay__parameterized25__32: delay__parameterized25
xbip_pipe_v3_0_6_viv__parameterized72__31: xbip_pipe_v3_0_6_viv__parameterized72
logic__898: logic__898
keep__57: keep__2
reg__6587: reg__6587
case__440: case__4
keep__649: keep__8
reg__8096: reg__8096
datapath__173: datapath
xbip_pipe_v3_0_6_viv__parameterized35__41: xbip_pipe_v3_0_6_viv__parameterized35
logic__1864: logic__397
reg__1389: reg__1389
delay__8: delay
delay__parameterized36__71: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized7__33: xbip_pipe_v3_0_6_viv__parameterized7
reg__3512: reg__3512
logic__4210: logic__82
DNN_up_ap_fadd_3_full_dsp_32__8: DNN_up_ap_fadd_3_full_dsp_32
xbip_pipe_v3_0_6_viv__parameterized1__29: xbip_pipe_v3_0_6_viv__parameterized1
logic__1291: logic__1291
delay__parameterized0__602: delay__parameterized0
delay__parameterized24__21: delay__parameterized24
delay__parameterized8__100: delay__parameterized8
logic__4107: logic__408
xbip_pipe_v3_0_6_viv__parameterized31__109: xbip_pipe_v3_0_6_viv__parameterized31
reg__2352: reg__2352
reg__8844: reg__9
reg__1209: reg__1209
reg__1458: reg__1458
logic__3091: logic__77
xbip_pipe_v3_0_6_viv__parameterized29__108: xbip_pipe_v3_0_6_viv__parameterized29
reg__2699: reg__2699
reg__6191: reg__6191
logic__3865: logic__22
xbip_pipe_v3_0_6_viv__parameterized3__4: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized31__204: xbip_pipe_v3_0_6_viv__parameterized31
datapath__126: datapath__13
case__292: case__2
logic__2908: logic__256
delay__parameterized24: delay__parameterized24
logic__5130: logic__193
delay__parameterized7__102: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized49__33: xbip_pipe_v3_0_6_viv__parameterized49
reg__2528: reg__2528
xbip_pipe_v3_0_6_viv__parameterized27: xbip_pipe_v3_0_6_viv__parameterized27
xbip_pipe_v3_0_6_viv__parameterized17__185: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized38__1: delay__parameterized38
reg__9001: reg__17
logic__593: logic__593
delay__parameterized0__796: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized58__15: xbip_pipe_v3_0_6_viv__parameterized58
logic__1521: logic__1521
logic__4943: logic__245
reg__539: reg__539
xbip_pipe_v3_0_6_viv__parameterized3__496: xbip_pipe_v3_0_6_viv__parameterized3
logic__2050: logic__48
logic__3081: logic__128
reg__6136: reg__6136
reg__6623: reg__6623
xbip_pipe_v3_0_6_viv__parameterized27__28: xbip_pipe_v3_0_6_viv__parameterized27
xbip_pipe_v3_0_6_viv__parameterized49__188: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized7__182: xbip_pipe_v3_0_6_viv__parameterized7
reg__3118: reg__3118
dsp48e1_wrapper__parameterized3__10: dsp48e1_wrapper__parameterized3
keep__294: keep__7
xbip_pipe_v3_0_6_viv__parameterized49__212: xbip_pipe_v3_0_6_viv__parameterized49
logic__4364: logic__285
case__477: case__16
reg__2325: reg__2325
reg__237: reg__237
keep__277: keep__6
xbip_pipe_v3_0_6_viv__parameterized13__126: xbip_pipe_v3_0_6_viv__parameterized13
carry_chain__parameterized4__23: carry_chain__parameterized4
reg__1621: reg__1621
logic__2119: logic__79
xbip_pipe_v3_0_6_viv__parameterized55__97: xbip_pipe_v3_0_6_viv__parameterized55
case__409: case__16
reg__8719: reg__3
reg__6113: reg__6113
muxpart__435: muxpart__6
xbip_pipe_v3_0_6_viv__parameterized15__64: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized0__524: delay__parameterized0
logic__2010: logic__202
reg__7354: reg__7354
reg__2263: reg__2263
reg__8156: reg__8156
delay__parameterized7__91: delay__parameterized7
delay__parameterized9__116: delay__parameterized9
delay__parameterized0__182: delay__parameterized0
reg__2162: reg__2162
reg__9637: reg__8
delay__parameterized0__947: delay__parameterized0
delay__parameterized9__37: delay__parameterized9
case__295: case__18
xbip_pipe_v3_0_6_viv__parameterized27__14: xbip_pipe_v3_0_6_viv__parameterized27
carry_chain__parameterized2__4: carry_chain__parameterized2
reg__7788: reg__7788
reg__7385: reg__7385
special_detect__parameterized0__12: special_detect__parameterized0
delay__parameterized21__16: delay__parameterized21
reg__2394: reg__2394
reg__627: reg__627
delay__parameterized4__12: delay__parameterized4
reg__4394: reg__4394
xbip_pipe_v3_0_6_viv__parameterized31: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized42__29: delay__parameterized42
reg__4666: reg__4666
reg__4769: reg__4769
reg__9232: reg__3
keep__767: keep__8
compare_eq_im__parameterized1__49: compare_eq_im__parameterized1
keep__673: keep__2
reg__3570: reg__3570
datapath__283: datapath__9
reg__9656: reg__17
reg__7776: reg__7776
xbip_pipe_v3_0_6_viv__parameterized62__19: xbip_pipe_v3_0_6_viv__parameterized62
xbip_pipe_v3_0_6_viv__parameterized39__31: xbip_pipe_v3_0_6_viv__parameterized39
delay__parameterized41__10: delay__parameterized41
xbip_pipe_v3_0_6_viv__parameterized29__118: xbip_pipe_v3_0_6_viv__parameterized29
floating_point_v7_1_8_viv__parameterized1__15: floating_point_v7_1_8_viv__parameterized1
logic__1865: logic__394
floating_point_v7_1_8__7: floating_point_v7_1_8
delay__parameterized36__94: delay__parameterized36
case__188: case
reg__3925: reg__3925
keep__472: keep__7
logic__3376: logic__308
reg__9768: reg__20
reg__2274: reg__2274
reg__4717: reg__4717
DNN_up_fmul_32ns_ibs: DNN_up_fmul_32ns_ibs
carry_chain__parameterized1__8: carry_chain__parameterized1
xbip_pipe_v3_0_6_viv__parameterized3__698: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized60__26: xbip_pipe_v3_0_6_viv__parameterized60
delay__parameterized23__34: delay__parameterized23
reg__9234: reg__30
reg__3072: reg__3072
delay__parameterized0__415: delay__parameterized0
delay__parameterized4__112: delay__parameterized4
delay__42: delay
delay__parameterized30__11: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized11__173: xbip_pipe_v3_0_6_viv__parameterized11
reg__115: reg__115
logic__3859: logic__76
reg__9823: reg__4
delay__parameterized0__803: delay__parameterized0
reg__4058: reg__4058
reg__7804: reg__7804
logic__5344: logic__97
reg__8017: reg__8017
delay__parameterized0__660: delay__parameterized0
logic__3980: logic__352
DNN_up_ap_fmul_2_max_dsp_32__4: DNN_up_ap_fmul_2_max_dsp_32
case__34: case__34
xbip_pipe_v3_0_6_viv__parameterized66: xbip_pipe_v3_0_6_viv__parameterized66
xbip_pipe_v3_0_6_viv__parameterized72__14: xbip_pipe_v3_0_6_viv__parameterized72
reg__8951: reg__24
muxpart__114: muxpart__114
reg__5604: reg__5604
reg__8744: reg__6
reg__6825: reg__6825
logic__2643: logic__359
reg__5356: reg__5356
xbip_pipe_v3_0_6_viv__parameterized35__40: xbip_pipe_v3_0_6_viv__parameterized35
reg__3530: reg__3530
reg__761: reg__761
delay__parameterized5__179: delay__parameterized5
case__848: case__19
xbip_pipe_v3_0_6_viv__parameterized9__16: xbip_pipe_v3_0_6_viv__parameterized9
reg__9174: reg__28
reg__2240: reg__2240
reg__3679: reg__3679
reg__7923: reg__7923
delay__parameterized26__32: delay__parameterized26
signinv__16: signinv
reg__7730: reg__7730
reg__5468: reg__5468
delay__parameterized4__48: delay__parameterized4
delay__parameterized6__157: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized3__913: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized38__20: delay__parameterized38
xbip_pipe_v3_0_6_viv__parameterized25__5: xbip_pipe_v3_0_6_viv__parameterized25
xbip_pipe_v3_0_6_viv__parameterized35__11: xbip_pipe_v3_0_6_viv__parameterized35
logic__4173: logic__210
delay__parameterized5__199: delay__parameterized5
logic__1362: logic__1362
reg__1341: reg__1341
xbip_pipe_v3_0_6_viv__parameterized7__186: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized9__156: xbip_pipe_v3_0_6_viv__parameterized9
reg__6522: reg__6522
delay__parameterized18__109: delay__parameterized18
reg__5862: reg__5862
carry_chain__parameterized4__1: carry_chain__parameterized4
delay__parameterized33: delay__parameterized33
L2_up_L1_WEIGHTS_89_rom: L2_up_L1_WEIGHTS_89_rom
logic__4475: logic__204
reg__5613: reg__5613
datapath__170: datapath__3
muxpart__375: muxpart__7
delay__parameterized0__46: delay__parameterized0
L2_up_L1_WEIGHTS_73: L2_up_L1_WEIGHTS_73
reg__8512: reg__16
xbip_pipe_v3_0_6_viv__parameterized7__147: xbip_pipe_v3_0_6_viv__parameterized7
logic__4213: logic__77
reg__2690: reg__2690
reg__7307: reg__7307
reg__919: reg__919
L2_up_L1_WEIGHTS_eOg_rom: L2_up_L1_WEIGHTS_eOg_rom
reg__4130: reg__4130
delay__parameterized6__194: delay__parameterized6
logic__2811: logic__88
xbip_pipe_v3_0_6_viv__parameterized11__56: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized29__130: xbip_pipe_v3_0_6_viv__parameterized29
reg__3383: reg__3383
xbip_pipe_v3_0_6_viv__parameterized3__18: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized21__39: delay__parameterized21
xbip_pipe_v3_0_6_viv__parameterized7__173: xbip_pipe_v3_0_6_viv__parameterized7
case__861: case__6
reg__9046: reg__4
delay__parameterized18__115: delay__parameterized18
case__21: case__21
reg__4616: reg__4616
datapath__527: datapath__3
xbip_pipe_v3_0_6_viv__parameterized11__281: xbip_pipe_v3_0_6_viv__parameterized11
logic__806: logic__806
reg__4600: reg__4600
reg__4516: reg__4516
reg__1351: reg__1351
xbip_pipe_v3_0_6_viv__parameterized86__11: xbip_pipe_v3_0_6_viv__parameterized86
reg__6544: reg__6544
reg__9659: reg__14
keep__210: keep__7
reg__6821: reg__6821
datapath__559: datapath__5
xbip_pipe_v3_0_6_viv__parameterized13__109: xbip_pipe_v3_0_6_viv__parameterized13
logic__3392: logic__270
reg__6470: reg__6470
reg__3256: reg__3256
reg__1135: reg__1135
logic__4936: logic__263
logic__1867: logic__387
reg__4273: reg__4273
reg__5464: reg__5464
reg__2035: reg__2035
case__752: case__14
reg__4633: reg__4633
reg__7336: reg__7336
xbip_pipe_v3_0_6_viv__parameterized3__45: xbip_pipe_v3_0_6_viv__parameterized3
logic__3790: logic__18
compare_eq_im__parameterized0__67: compare_eq_im__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__600: xbip_pipe_v3_0_6_viv__parameterized3
logic__5147: logic__91
delay__parameterized0__706: delay__parameterized0
logic__4321: logic__408
case__86: case__86
logic__3636: logic__287
reg__114: reg__114
delay__parameterized17__13: delay__parameterized17
reg__5292: reg__5292
keep__128: keep__3
reg__6916: reg__6916
xbip_pipe_v3_0_6_viv__parameterized29__5: xbip_pipe_v3_0_6_viv__parameterized29
case__161: case__27
reg__2334: reg__2334
delay__parameterized0__716: delay__parameterized0
keep__961: keep__22
reg__592: reg__592
xbip_pipe_v3_0_6_viv__parameterized3__1155: xbip_pipe_v3_0_6_viv__parameterized3
flt_round_dsp_opt_full__29: flt_round_dsp_opt_full
delay__parameterized7__13: delay__parameterized7
delay__parameterized33__132: delay__parameterized33
case__969: case__7
logic__1350: logic__1350
logic__4211: logic__79
logic__4432: logic__85
logic__4842: logic__408
xbip_pipe_v3_0_6_viv__parameterized11__202: xbip_pipe_v3_0_6_viv__parameterized11
reg__4153: reg__4153
case__533: case__28
xbip_pipe_v3_0_6_viv__parameterized64__26: xbip_pipe_v3_0_6_viv__parameterized64
reg__2820: reg__2820
xbip_pipe_v3_0_6_viv__parameterized11__143: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized55__91: xbip_pipe_v3_0_6_viv__parameterized55
datapath__537: datapath__10
case__575: case__19
reg__1083: reg__1083
reg__2969: reg__2969
reg__1288: reg__1288
xbip_pipe_v3_0_6_viv__parameterized3__214: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized84__1: xbip_pipe_v3_0_6_viv__parameterized84
xbip_pipe_v3_0_6_viv__parameterized15__146: xbip_pipe_v3_0_6_viv__parameterized15
logic__4221: logic__18
reg__3044: reg__3044
logic__1946: logic__172
compare_eq_im__parameterized0__41: compare_eq_im__parameterized0
reg__2776: reg__2776
datapath__282: datapath__10
reg__440: reg__440
xbip_pipe_v3_0_6_viv__parameterized3__1172: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized70__14: xbip_pipe_v3_0_6_viv__parameterized70
logic__5204: logic__195
delay__parameterized20__56: delay__parameterized20
keep__797: keep__2
xbip_pipe_v3_0_6_viv__parameterized3__186: xbip_pipe_v3_0_6_viv__parameterized3
reg__9647: reg__5
xbip_pipe_v3_0_6_viv__parameterized33__30: xbip_pipe_v3_0_6_viv__parameterized33
extrom__11: extrom__11
reg__7917: reg__7917
delay__parameterized18__40: delay__parameterized18
delay__parameterized7__115: delay__parameterized7
delay__parameterized5__183: delay__parameterized5
reg__5389: reg__5389
logic__2689: logic__223
reg__7623: reg__7623
xbip_pipe_v3_0_6_viv__parameterized43: xbip_pipe_v3_0_6_viv__parameterized43
xbip_pipe_v3_0_6_viv__parameterized3__914: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__658: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__789: xbip_pipe_v3_0_6_viv__parameterized3
reg__4427: reg__4427
reg__1428: reg__1428
reg__1495: reg__1495
DNN_up_fmul_32ns_ibs__7: DNN_up_fmul_32ns_ibs
logic__5530: logic__18
delay__parameterized0__109: delay__parameterized0
reg__7592: reg__7592
reg__6490: reg__6490
delay__parameterized27__30: delay__parameterized27
reg__7652: reg__7652
xbip_pipe_v3_0_6_viv__parameterized3__752: xbip_pipe_v3_0_6_viv__parameterized3
datapath__554: datapath__10
compare_eq_im__10: compare_eq_im
delay__parameterized18__66: delay__parameterized18
logic__3319: logic__349
reg__5670: reg__5670
reg__2833: reg__2833
logic__4650: logic__245
muxpart__191: muxpart__2
reg__8277: reg__20
xbip_pipe_v3_0_6_viv__parameterized49__147: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized11__270: xbip_pipe_v3_0_6_viv__parameterized11
logic__4212: logic__78
xbip_pipe_v3_0_6_viv__parameterized21__18: xbip_pipe_v3_0_6_viv__parameterized21
reg__9009: reg__11
delay__parameterized37__27: delay__parameterized37
xbip_pipe_v3_0_6_viv__parameterized9__157: xbip_pipe_v3_0_6_viv__parameterized9
reg__6674: reg__6674
reg__451: reg__451
reg__9297: reg__26
reg__8845: reg__8
datapath__497: datapath__16
xbip_pipe_v3_0_6_viv__parameterized3__1083: xbip_pipe_v3_0_6_viv__parameterized3
compare_eq_im__parameterized1__30: compare_eq_im__parameterized1
reg__5857: reg__5857
logic__1908: logic__252
delay__parameterized0__331: delay__parameterized0
delay__parameterized0__397: delay__parameterized0
reg__3065: reg__3065
datapath__528: datapath__2
xbip_pipe_v3_0_6_viv__parameterized13__41: xbip_pipe_v3_0_6_viv__parameterized13
keep__672: keep__3
case__997: case__17
keep__795: keep__4
logic__3716: logic__176
dsp48e1_wrapper__parameterized2__4: dsp48e1_wrapper__parameterized2
xbip_pipe_v3_0_6_viv__parameterized49: xbip_pipe_v3_0_6_viv__parameterized49
reg__1335: reg__1335
delay__parameterized0__14: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized86__3: xbip_pipe_v3_0_6_viv__parameterized86
reg__9830: reg__8
reg__5950: reg__5950
xbip_pipe_v3_0_6_viv__parameterized31__227: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized33__88: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized49__157: xbip_pipe_v3_0_6_viv__parameterized49
logic__2264: logic__100
case__415: case__10
delay__parameterized43__31: delay__parameterized43
reg__5158: reg__5158
case__594: case
keep__925: keep__2
case__644: case__18
reg__5977: reg__5977
delay__parameterized37__10: delay__parameterized37
reg__2604: reg__2604
align_add_dsp48e1_sgl: align_add_dsp48e1_sgl
xbip_pipe_v3_0_6_viv__parameterized3__131: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized20__5: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized82__11: xbip_pipe_v3_0_6_viv__parameterized82
logic__3550: logic__203
reg__9255: reg__8
case__203: case__15
reg__8742: reg__7
reg__8558: reg__3
keep__855: keep__10
logic__2205: logic__18
reg__5172: reg__5172
reg__238: reg__238
delay__parameterized31: delay__parameterized31
keep__403: keep__12
delay__parameterized36__19: delay__parameterized36
keep__415: keep__2
reg__1498: reg__1498
case__628: case__15
carry_chain__parameterized4__15: carry_chain__parameterized4
muxpart__179: muxpart__5
delay__parameterized25__1: delay__parameterized25
reg__8129: reg__8129
L2_up_L1_WEIGHTS_70: L2_up_L1_WEIGHTS_70
reg__5315: reg__5315
delay__parameterized6__79: delay__parameterized6
reg__1186: reg__1186
muxpart__257: muxpart__4
delay__parameterized0__81: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized31__147: xbip_pipe_v3_0_6_viv__parameterized31
reg__467: reg__467
delay__parameterized23__66: delay__parameterized23
reg__8730: reg__6
delay__parameterized25__4: delay__parameterized25
xbip_pipe_v3_0_6_viv__parameterized3__699: xbip_pipe_v3_0_6_viv__parameterized3
carry_chain__parameterized3__16: carry_chain__parameterized3
logic__3181: logic__255
case__593: case__1
delay__parameterized22__11: delay__parameterized22
reg__8942: reg__19
reg__6070: reg__6070
reg__9235: reg__29
case__173: case__15
xbip_pipe_v3_0_6_viv__parameterized68: xbip_pipe_v3_0_6_viv__parameterized68
reg__8434: reg__7
reg__3983: reg__3983
special_detect__parameterized0__49: special_detect__parameterized0
reg__6093: reg__6093
reg__8407: reg__6
logic__779: logic__779
delay__parameterized35: delay__parameterized35
case__33: case__33
logic__3981: logic__349
extrom__147: extrom__147
delay__parameterized18__138: delay__parameterized18
logic__4331: logic__377
xbip_pipe_v3_0_6_viv__parameterized19__23: xbip_pipe_v3_0_6_viv__parameterized19
delay__parameterized27__45: delay__parameterized27
reg__5997: reg__5997
reg__3434: reg__3434
delay__parameterized23__30: delay__parameterized23
reg__7777: reg__7777
carry_chain__parameterized3__6: carry_chain__parameterized3
case__64: case__64
reg__8770: reg__3
signinv__19: signinv
delay__parameterized36__52: delay__parameterized36
special_detect__parameterized0__37: special_detect__parameterized0
xbip_pipe_v3_0_6_viv__parameterized72__8: xbip_pipe_v3_0_6_viv__parameterized72
reg__4908: reg__4908
reg__881: reg__881
logic__594: logic__594
logic__694: logic__694
reg__728: reg__728
delay__parameterized0__652: delay__parameterized0
reg__8268: reg__26
reg__4776: reg__4776
delay__parameterized33__17: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized3__467: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized9__25: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized30__118: delay__parameterized30
reg__6942: reg__6942
reg__9302: reg__7
logic__2625: logic__18
flt_add__parameterized0: flt_add__parameterized0
reg__7161: reg__7161
reg__6712: reg__6712
reg__1482: reg__1482
xbip_pipe_v3_0_6_viv__parameterized35__62: xbip_pipe_v3_0_6_viv__parameterized35
delay__parameterized23__53: delay__parameterized23
dsp48e1_wrapper__parameterized2__2: dsp48e1_wrapper__parameterized2
reg__3101: reg__3101
logic__5628: logic__171
xbip_pipe_v3_0_6_viv__parameterized13__102: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized36__131: delay__parameterized36
delay__parameterized0__536: delay__parameterized0
delay__parameterized34: delay__parameterized34
compare_eq_im__parameterized0__18: compare_eq_im__parameterized0
delay__parameterized17__65: delay__parameterized17
delay__parameterized5__168: delay__parameterized5
reg__6352: reg__6352
reg__2379: reg__2379
logic__5381: logic__359
delay__24: delay
reg__3729: reg__3729
reg__3738: reg__3738
logic__3756: logic__193
compare_gt__10: compare_gt
reg__7881: reg__7881
xbip_pipe_v3_0_6_viv__parameterized17__214: xbip_pipe_v3_0_6_viv__parameterized17
reg__7543: reg__7543
xbip_pipe_v3_0_6_viv__parameterized17__126: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized41__51: xbip_pipe_v3_0_6_viv__parameterized41
keep__950: keep__3
reg__6137: reg__6137
xbip_pipe_v3_0_6_viv__parameterized23__9: xbip_pipe_v3_0_6_viv__parameterized23
xbip_pipe_v3_0_6_viv__parameterized29__162: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized28__27: delay__parameterized28
datapath__60: datapath__11
delay__parameterized30__34: delay__parameterized30
delay__parameterized49__2: delay__parameterized49
xbip_pipe_v3_0_6_viv__parameterized45__26: xbip_pipe_v3_0_6_viv__parameterized45
xbip_pipe_v3_0_6_viv__parameterized29__42: xbip_pipe_v3_0_6_viv__parameterized29
special_detect__23: special_detect
logic__1564: logic__1564
delay__parameterized30__66: delay__parameterized30
muxpart__523: muxpart__4
xbip_pipe_v3_0_6_viv__parameterized7__117: xbip_pipe_v3_0_6_viv__parameterized7
logic__4981: logic__172
xbip_pipe_v3_0_6_viv__parameterized31__191: xbip_pipe_v3_0_6_viv__parameterized31
reg__3490: reg__3490
reg__7153: reg__7153
logic__3910: logic__270
case__9: case__9
logic__5345: logic__94
reg__3986: reg__3986
carry_chain__parameterized1__63: carry_chain__parameterized1
xbip_pipe_v3_0_6_viv__parameterized3__462: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__871: delay__parameterized0
reg__4301: reg__4301
xbip_pipe_v3_0_6_viv__parameterized3__109: xbip_pipe_v3_0_6_viv__parameterized3
reg__8661: reg__3
delay__parameterized11__3: delay__parameterized11
muxpart__515: muxpart__5
reg__7392: reg__7392
keep__371: keep
reg__3269: reg__3269
reg__2937: reg__2937
keep__286: keep__3
reg__9554: reg__4
datapath__418: datapath__10
reg__4794: reg__4794
delay__parameterized12__14: delay__parameterized12
extrom__46: extrom__46
logic__3183: logic__251
reg__3733: reg__3733
reg__375: reg__375
reg__9126: reg__3
xbip_pipe_v3_0_6_viv__parameterized49__104: xbip_pipe_v3_0_6_viv__parameterized49
reg__8029: reg__8029
xbip_pipe_v3_0_6_viv__parameterized13__86: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized17__55: delay__parameterized17
keep__493: keep__10
xbip_pipe_v3_0_6_viv__parameterized43__7: xbip_pipe_v3_0_6_viv__parameterized43
delay__parameterized14__4: delay__parameterized14
reg__1791: reg__1791
logic__1361: logic__1361
logic__5281: logic__270
reg__1697: reg__1697
reg__2116: reg__2116
logic__3439: logic__270
reg__3114: reg__3114
delay__parameterized36__105: delay__parameterized36
muxpart__271: muxpart__4
keep__56: keep__3
xbip_pipe_v3_0_6_viv__parameterized3__823: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__205: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized15__103: delay__parameterized15
datapath__560: datapath__4
xbip_pipe_v3_0_6_viv__parameterized3__855: xbip_pipe_v3_0_6_viv__parameterized3
reg__9081: reg__16
logic__2028: logic__163
logic__1305: logic__1305
reg__2979: reg__2979
logic__4209: logic__85
reg__2018: reg__2018
reg__5730: reg__5730
reg__3578: reg__3578
xbip_pipe_v3_0_6_viv__parameterized29__164: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized11__157: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized17__156: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized22__21: delay__parameterized22
reg__214: reg__214
reg__986: reg__986
logic__2279: logic__25
reg__5883: reg__5883
logic__555: logic__555
reg__7315: reg__7315
case__765: case__1
reg__962: reg__962
case__859: case__8
reg__9706: reg__15
delay__parameterized5__133: delay__parameterized5
reg__4436: reg__4436
delay__parameterized20__78: delay__parameterized20
reg__2455: reg__2455
reg__8390: reg__13
delay__parameterized28: delay__parameterized28
reg__1713: reg__1713
reg__7732: reg__7732
flt_dec_op_lat__24: flt_dec_op_lat
reg__2596: reg__2596
delay__parameterized17__87: delay__parameterized17
delay__parameterized18__22: delay__parameterized18
case__630: case__13
xbip_pipe_v3_0_6_viv__parameterized37__34: xbip_pipe_v3_0_6_viv__parameterized37
reg__6967: reg__6967
floating_point_v7_1_8_viv__16: floating_point_v7_1_8_viv
case__122: case__122
reg__7261: reg__7261
logic__3144: logic__193
reg__7011: reg__7011
reg__3373: reg__3373
delay__parameterized9__45: delay__parameterized9
flt_add: flt_add
xbip_pipe_v3_0_6_viv__parameterized17__76: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized62__17: xbip_pipe_v3_0_6_viv__parameterized62
logic__4969: logic__199
reg__6924: reg__6924
delay__parameterized15__46: delay__parameterized15
delay__79: delay
reg__6620: reg__6620
xbip_pipe_v3_0_6_viv__parameterized29__107: xbip_pipe_v3_0_6_viv__parameterized29
reg__6977: reg__6977
reg__8281: reg__31
delay__parameterized0__134: delay__parameterized0
reg__5107: reg__5107
reg__2533: reg__2533
xbip_pipe_v3_0_6_viv__parameterized3__987: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized29__35: delay__parameterized29
reg__4229: reg__4229
logic__3387: logic__287
reg__3123: reg__3123
delay__parameterized30: delay__parameterized30
reg__8547: reg__12
reg__1819: reg__1819
logic__2749: logic__13
reg__1011: reg__1011
reg__7151: reg__7151
delay__parameterized18__129: delay__parameterized18
xbip_pipe_v3_0_6_viv__parameterized3__857: xbip_pipe_v3_0_6_viv__parameterized3
reg__5915: reg__5915
floating_point_v7_1_8__parameterized1__24: floating_point_v7_1_8__parameterized1
case__296: case__17
reg__7748: reg__7748
reg__4841: reg__4841
keep__715: keep__2
reg__5345: reg__5345
reg__3755: reg__3755
reg__1658: reg__1658
reg__3496: reg__3496
delay__parameterized17__11: delay__parameterized17
delay__parameterized40__27: delay__parameterized40
xbip_pipe_v3_0_6_viv__parameterized70__26: xbip_pipe_v3_0_6_viv__parameterized70
delay__parameterized17__123: delay__parameterized17
reg__5422: reg__5422
delay__parameterized0__389: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized45: xbip_pipe_v3_0_6_viv__parameterized45
logic__5332: logic__172
logic__1340: logic__1340
delay__parameterized0__466: delay__parameterized0
logic__4611: logic__168
reg__2954: reg__2954
reg__3591: reg__3591
logic__2776: logic__207
delay__parameterized32: delay__parameterized32
reg__9657: reg__16
lead_zero_encode_shift__3: lead_zero_encode_shift
logic__4072: logic__359
reg__1324: reg__1324
reg__6205: reg__6205
reg__8771: reg__2
reg__5834: reg__5834
logic__4298: logic__327
logic__1980: logic__263
delay__parameterized23__50: delay__parameterized23
xbip_pipe_v3_0_6_viv__parameterized11__49: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized31__218: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized8__44: delay__parameterized8
muxpart__113: muxpart__113
logic__1607: logic__1607
reg__7797: reg__7797
carry_chain__6: carry_chain
xbip_pipe_v3_0_6_viv__parameterized17__216: xbip_pipe_v3_0_6_viv__parameterized17
reg__4402: reg__4402
xbip_pipe_v3_0_6_viv__parameterized9__187: xbip_pipe_v3_0_6_viv__parameterized9
reg__3182: reg__3182
delay__parameterized0__61: delay__parameterized0
fix_mult_dsp48e1_sgl__15: fix_mult_dsp48e1_sgl
delay__parameterized0__326: delay__parameterized0
delay__parameterized0__184: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized35__94: xbip_pipe_v3_0_6_viv__parameterized35
logic__2206: logic__13
logic__3023: logic__193
delay__parameterized7__69: delay__parameterized7
case__1084: case__1
reg__760: reg__760
reg__5136: reg__5136
xbip_pipe_v3_0_6_viv__parameterized60__6: xbip_pipe_v3_0_6_viv__parameterized60
delay__parameterized32__8: delay__parameterized32
reg__2169: reg__2169
xbip_pipe_v3_0_6_viv__parameterized35__50: xbip_pipe_v3_0_6_viv__parameterized35
reg__2892: reg__2892
reg__6204: reg__6204
datapath__557: datapath__7
reg__4064: reg__4064
flt_add__12: flt_add
delay__parameterized33__80: delay__parameterized33
logic__693: logic__693
delay__parameterized24__25: delay__parameterized24
logic__2427: logic__367
logic__2291: logic__263
xbip_pipe_v3_0_6_viv__parameterized29__137: xbip_pipe_v3_0_6_viv__parameterized29
reg__1991: reg__1991
reg__405: reg__405
reg__15: reg__15
xbip_pipe_v3_0_6_viv__parameterized35__82: xbip_pipe_v3_0_6_viv__parameterized35
reg__5284: reg__5284
xbip_pipe_v3_0_6_viv__parameterized3__697: xbip_pipe_v3_0_6_viv__parameterized3
reg__6260: reg__6260
xbip_pipe_v3_0_6_viv__parameterized29__35: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized0__835: delay__parameterized0
logic__4372: logic__262
xbip_pipe_v3_0_6_viv__parameterized68__30: xbip_pipe_v3_0_6_viv__parameterized68
logic__2948: logic__172
delay__parameterized9__90: delay__parameterized9
reg__8301: reg__6
datapath__131: datapath__8
delay__parameterized38: delay__parameterized38
datapath__114: datapath__8
reg__1771: reg__1771
logic__195: logic__195
xbip_pipe_v3_0_6_viv__parameterized11__319: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized3__900: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized13__22: delay__parameterized13
reg__1917: reg__1917
delay__parameterized16__84: delay__parameterized16
delay__parameterized17__113: delay__parameterized17
reg__6013: reg__6013
xbip_pipe_v3_0_6_viv__parameterized3__560: xbip_pipe_v3_0_6_viv__parameterized3
reg__1231: reg__1231
reg__312: reg__312
reg__5337: reg__5337
logic__4937: logic__262
reg__8587: reg__22
reg__475: reg__475
L2_up_L1_WEIGHTS_74: L2_up_L1_WEIGHTS_74
case__944: case__13
logic__5659: logic__1117
reg__9322: reg__6
logic__3375: logic__312
flt_dec_op__16: flt_dec_op
xbip_pipe_v3_0_6_viv__parameterized64: xbip_pipe_v3_0_6_viv__parameterized64
logic__1270: logic__1270
logic__4458: logic__231
reg__2900: reg__2900
reg__3622: reg__3622
xbip_pipe_v3_0_6_viv__parameterized3__123: xbip_pipe_v3_0_6_viv__parameterized3
logic__2887: logic__88
carry_chain__parameterized5__65: carry_chain__parameterized5
delay__parameterized7__46: delay__parameterized7
DNN_up_fadd_32ns_hbi__17: DNN_up_fadd_32ns_hbi
reg__6096: reg__6096
logic__3027: logic__262
delay__parameterized4__24: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized17__25: xbip_pipe_v3_0_6_viv__parameterized17
reg__7914: reg__7914
delay__parameterized24__32: delay__parameterized24
xbip_pipe_v3_0_6_viv__parameterized11__106: xbip_pipe_v3_0_6_viv__parameterized11
reg__6267: reg__6267
delay__parameterized18__75: delay__parameterized18
reg__2866: reg__2866
logic__2149: logic__220
delay__parameterized4__150: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized17__215: xbip_pipe_v3_0_6_viv__parameterized17
reg__7411: reg__7411
logic__2292: logic__262
logic__1349: logic__1349
delay__parameterized9__146: delay__parameterized9
carry_chain__parameterized3__5: carry_chain__parameterized3
xbip_pipe_v3_0_6_viv__parameterized17__22: xbip_pipe_v3_0_6_viv__parameterized17
reg__1005: reg__1005
reg__8134: reg__8134
dsp48e1_wrapper__14: dsp48e1_wrapper
logic__3792: logic
reg__6050: reg__6050
reg__2111: reg__2111
logic__5018: logic__250
case__712: case__21
case__541: case__20
reg__7848: reg__7848
delay__parameterized22__28: delay__parameterized22
logic__882: logic__882
logic__1909: logic__251
muxpart__546: muxpart__7
delay__parameterized25__26: delay__parameterized25
reg__3772: reg__3772
reg__3156: reg__3156
reg__1422: reg__1422
reg__9851: reg__13
delay__parameterized25: delay__parameterized25
delay__parameterized36__24: delay__parameterized36
reg__378: reg__378
logic__5173: logic__250
delay__parameterized30__102: delay__parameterized30
logic__5443: logic__306
xbip_pipe_v3_0_6_viv__parameterized17__190: xbip_pipe_v3_0_6_viv__parameterized17
keep__756: keep__3
delay__parameterized23__10: delay__parameterized23
logic__2065: logic__237
reg__6740: reg__6740
xbip_pipe_v3_0_6_viv__parameterized3__182: xbip_pipe_v3_0_6_viv__parameterized3
reg__9636: reg__9
flt_mult_round__14: flt_mult_round
keep__370: keep__1
delay__parameterized0__905: delay__parameterized0
reg__4069: reg__4069
delay__parameterized15__37: delay__parameterized15
logic__4247: logic__339
reg__3997: reg__3997
reg__4700: reg__4700
reg__6767: reg__6767
reg__3769: reg__3769
xbip_pipe_v3_0_6_viv__parameterized47__17: xbip_pipe_v3_0_6_viv__parameterized47
xbip_pipe_v3_0_6_viv__parameterized3__608: xbip_pipe_v3_0_6_viv__parameterized3
reg__1348: reg__1348
xbip_pipe_v3_0_6_viv__parameterized21__39: xbip_pipe_v3_0_6_viv__parameterized21
reg__1989: reg__1989
reg__848: reg__848
logic__4222: logic__13
reg__347: reg__347
logic__4982: logic__171
logic__4613: logic__158
xbip_pipe_v3_0_6_viv__parameterized35__10: xbip_pipe_v3_0_6_viv__parameterized35
xbip_pipe_v3_0_6_viv__parameterized43__63: xbip_pipe_v3_0_6_viv__parameterized43
xbip_pipe_v3_0_6_viv__parameterized3__948: xbip_pipe_v3_0_6_viv__parameterized3
reg__8215: reg__8215
logic__2909: logic__255
logic__5531: logic__13
flt_add_dsp__14: flt_add_dsp
logic__5174: logic__245
logic__4508: logic__85
reg__6514: reg__6514
delay__parameterized4__56: delay__parameterized4
delay__parameterized20__81: delay__parameterized20
reg__4101: reg__4101
logic__2248: logic__191
reg__4593: reg__4593
delay__parameterized0__313: delay__parameterized0
reg__9860: reg__8
compare_eq_im__parameterized1: compare_eq_im__parameterized1
logic__4886: logic__270
reg__7789: reg__7789
xbip_pipe_v3_0_6_viv__parameterized43__52: xbip_pipe_v3_0_6_viv__parameterized43
reg__8043: reg__8043
logic__2804: logic__138
xbip_pipe_v3_0_6_viv__parameterized55: xbip_pipe_v3_0_6_viv__parameterized55
reg__730: reg__730
logic__674: logic__674
case__766: case
logic__5627: logic__172
reg__9743: reg__24
xbip_pipe_v3_0_6_viv__parameterized25__1: xbip_pipe_v3_0_6_viv__parameterized25
delay__parameterized27__50: delay__parameterized27
delay__64: delay
reg__6438: reg__6438
delay__parameterized12__5: delay__parameterized12
reg__7174: reg__7174
reg__4019: reg__4019
carry_chain__1: carry_chain
delay__parameterized16__1: delay__parameterized16
logic__5295: logic__244
xbip_pipe_v3_0_6_viv__parameterized7__104: xbip_pipe_v3_0_6_viv__parameterized7
logic__3648: logic__245
reg__3052: reg__3052
xbip_pipe_v3_0_6_viv__parameterized31__161: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized11__82: xbip_pipe_v3_0_6_viv__parameterized11
case__379: case__27
align_add_dsp48e1_sgl__7: align_add_dsp48e1_sgl
keep__951: keep__2
delay__parameterized0__934: delay__parameterized0
delay__parameterized0__875: delay__parameterized0
datapath__57: datapath__14
reg__7994: reg__7994
reg__3227: reg__3227
xbip_pipe_v3_0_6_viv__parameterized3__609: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__1264: xbip_pipe_v3_0_6_viv__parameterized3
case__375: case__1
reg__7712: reg__7712
reg__4735: reg__4735
xbip_pipe_v3_0_6_viv__parameterized3__130: xbip_pipe_v3_0_6_viv__parameterized3
reg__6850: reg__6850
muxpart__123: muxpart__123
logic__3534: logic__224
reg__5486: reg__5486
delay__parameterized26: delay__parameterized26
xbip_pipe_v3_0_6_viv__parameterized43__69: xbip_pipe_v3_0_6_viv__parameterized43
reg__7976: reg__7976
reg__7050: reg__7050
xbip_pipe_v3_0_6_viv__parameterized31__27: xbip_pipe_v3_0_6_viv__parameterized31
reg__6419: reg__6419
datapath__556: datapath__8
reg__2199: reg__2199
reg__2126: reg__2126
logic__2247: logic__193
align_add_dsp48e1_sgl__27: align_add_dsp48e1_sgl
reg__1575: reg__1575
datapath__51: datapath__51
delay__parameterized8__38: delay__parameterized8
reg__7970: reg__7970
xbip_pipe_v3_0_6_viv__parameterized41__49: xbip_pipe_v3_0_6_viv__parameterized41
reg__5756: reg__5756
delay__parameterized7__9: delay__parameterized7
delay__parameterized21__15: delay__parameterized21
xbip_pipe_v3_0_6_viv__parameterized11__65: xbip_pipe_v3_0_6_viv__parameterized11
logic__567: logic__567
delay__parameterized15__1: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized72__26: xbip_pipe_v3_0_6_viv__parameterized72
xbip_pipe_v3_0_6_viv__parameterized1__67: xbip_pipe_v3_0_6_viv__parameterized1
datapath__539: datapath__8
reg__2289: reg__2289
delay__parameterized15__98: delay__parameterized15
delay__parameterized42__10: delay__parameterized42
xbip_pipe_v3_0_6_viv__parameterized17__11: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized51__11: delay__parameterized51
logic__622: logic__622
reg__8886: reg__4
delay__parameterized23__57: delay__parameterized23
L3_up_L2_WEIGHTS_44_rom: L3_up_L2_WEIGHTS_44_rom
logic__2777: logic__206
reg__8671: reg__12
logic__1432: logic__1432
reg__5980: reg__5980
logic__669: logic__669
compare_gt__16: compare_gt
norm_and_round_dsp48e1_sgl__29: norm_and_round_dsp48e1_sgl
delay__parameterized5__89: delay__parameterized5
logic__4474: logic__205
delay__parameterized18__27: delay__parameterized18
logic__2013: logic__199
case__463: case
logic__3733: logic__221
reg__7375: reg__7375
keep__168: keep__1
reg__3216: reg__3216
reg__7659: reg__7659
reg__5641: reg__5641
muxpart__466: muxpart__2
reg__5273: reg__5273
xbip_pipe_v3_0_6_viv__parameterized39__11: xbip_pipe_v3_0_6_viv__parameterized39
reg__7053: reg__7053
delay__parameterized19__10: delay__parameterized19
reg__9010: reg__12
delay__parameterized17__132: delay__parameterized17
reg__6021: reg__6021
delay__parameterized0__287: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__1276: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized4__115: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized3__610: xbip_pipe_v3_0_6_viv__parameterized3
reg__2826: reg__2826
reg__565: reg__565
reg__4628: reg__4628
reg__4351: reg__4351
reg__5318: reg__5318
xbip_pipe_v3_0_6_viv__parameterized3__121: xbip_pipe_v3_0_6_viv__parameterized3
reg__3460: reg__3460
delay__parameterized9__164: delay__parameterized9
delay__parameterized30__186: delay__parameterized30
reg__3432: reg__3432
case__1026: case__18
xbip_pipe_v3_0_6_viv__parameterized31__223: xbip_pipe_v3_0_6_viv__parameterized31
reg__7683: reg__7683
delay__parameterized5__128: delay__parameterized5
reg__7329: reg__7329
logic__5168: logic__262
reg__8378: reg__4
muxpart__263: muxpart__5
delay__parameterized7__77: delay__parameterized7
delay__parameterized21__30: delay__parameterized21
reg__1977: reg__1977
reg__6755: reg__6755
xbip_pipe_v3_0_6_viv__parameterized13__37: xbip_pipe_v3_0_6_viv__parameterized13
datapath__553: datapath__11
xbip_pipe_v3_0_6_viv__parameterized13__92: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized33__22: delay__parameterized33
reg__7749: reg__7749
xbip_pipe_v3_0_6_viv__parameterized35__22: xbip_pipe_v3_0_6_viv__parameterized35
xbip_pipe_v3_0_6_viv__parameterized9__148: xbip_pipe_v3_0_6_viv__parameterized9
datapath__273: datapath__2
floating_point_v7_1_8__parameterized1__26: floating_point_v7_1_8__parameterized1
delay__parameterized6__122: delay__parameterized6
reg__38: reg__38
reg__215: reg__215
delay__parameterized0__84: delay__parameterized0
datapath__538: datapath__9
reg__504: reg__504
reg__6887: reg__6887
carry_chain__parameterized3__40: carry_chain__parameterized3
logic__3090: logic__78
reg__3791: reg__3791
reg__406: reg__406
xbip_pipe_v3_0_6_viv__parameterized31__211: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized29__69: delay__parameterized29
reg__3559: reg__3559
reg__7628: reg__7628
case__530: case__1
muxpart__173: muxpart__4
delay__parameterized29__100: delay__parameterized29
reg__239: reg__239
reg__3171: reg__3171
xbip_pipe_v3_0_6_viv__parameterized3__969: xbip_pipe_v3_0_6_viv__parameterized3
reg__8000: reg__8000
reg__4838: reg__4838
reg__7433: reg__7433
xbip_pipe_v3_0_6_viv__parameterized3__1039: xbip_pipe_v3_0_6_viv__parameterized3
reg__2103: reg__2103
muxpart__190: muxpart__3
case__234: case__3
reg__4292: reg__4292
delay__parameterized0__317: delay__parameterized0
delay__parameterized33__114: delay__parameterized33
keep__688: keep__3
delay__parameterized9__192: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized7__196: xbip_pipe_v3_0_6_viv__parameterized7
reg__9523: reg__6
keep__174: keep__7
delay__parameterized9__15: delay__parameterized9
logic__1606: logic__1606
logic__5085: logic__18
delay__parameterized22__15: delay__parameterized22
xbip_pipe_v3_0_6_viv__parameterized3__611: xbip_pipe_v3_0_6_viv__parameterized3
reg__1586: reg__1586
delay__parameterized39__27: delay__parameterized39
delay__parameterized23__20: delay__parameterized23
xbip_pipe_v3_0_6_viv__parameterized9__66: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized17__106: xbip_pipe_v3_0_6_viv__parameterized17
reg__7678: reg__7678
delay__parameterized30__128: delay__parameterized30
logic__1847: logic__79
xbip_pipe_v3_0_6_viv__parameterized68__22: xbip_pipe_v3_0_6_viv__parameterized68
reg__2889: reg__2889
logic__3551: logic__202
xbip_pipe_v3_0_6_viv__parameterized3__770: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__244: delay__parameterized0
reg__473: reg__473
delay__parameterized36__164: delay__parameterized36
case__1083: case__2
logic__3063: logic__195
xbip_pipe_v3_0_6_viv__parameterized49__48: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized43__28: xbip_pipe_v3_0_6_viv__parameterized43
reg__313: reg__313
delay__parameterized22__20: delay__parameterized22
reg__8256: reg__21
reg__3604: reg__3604
logic__1688: logic__404
xbip_pipe_v3_0_6_viv__parameterized13__107: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized33__57: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized11__188: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized6__148: delay__parameterized6
delay__parameterized20__70: delay__parameterized20
reg__9832: reg__6
xbip_pipe_v3_0_6_viv__parameterized49__182: xbip_pipe_v3_0_6_viv__parameterized49
logic__823: logic__823
case__152: case__25
xbip_pipe_v3_0_6_viv__parameterized31__188: xbip_pipe_v3_0_6_viv__parameterized31
reg__5994: reg__5994
delay__parameterized5__94: delay__parameterized5
logic__3552: logic__201
reg__526: reg__526
case__204: case__14
logic__245: logic__245
reg__1870: reg__1870
datapath__132: datapath__7
delay__parameterized29__43: delay__parameterized29
delay__parameterized23: delay__parameterized23
xbip_pipe_v3_0_6_viv__parameterized47__82: xbip_pipe_v3_0_6_viv__parameterized47
case__26: case__26
xbip_pipe_v3_0_6_viv__parameterized29__157: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized3__970: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized43__17: delay__parameterized43
reg__3794: reg__3794
reg__8876: reg__5
logic__5205: logic__194
delay__parameterized35__10: delay__parameterized35
reg__3643: reg__3643
xbip_pipe_v3_0_6_viv__parameterized13__32: xbip_pipe_v3_0_6_viv__parameterized13
logic__1981: logic__262
xbip_pipe_v3_0_6_viv__parameterized35__52: xbip_pipe_v3_0_6_viv__parameterized35
logic__3048: logic__210
reg__8039: reg__8039
xbip_pipe_v3_0_6_viv__parameterized7__67: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized5__54: delay__parameterized5
delay__parameterized52__11: delay__parameterized52
reg__791: reg__791
logic__2812: logic__85
reg__5579: reg__5579
reg__9806: reg__6
reg__6286: reg__6286
reg__6241: reg__6241
reg__6326: reg__6326
logic__2626: logic__13
reg__660: reg__660
muxpart__417: muxpart__3
reg__2693: reg__2693
signinv__7: signinv
delay__parameterized9__118: delay__parameterized9
reg__1537: reg__1537
xbip_pipe_v3_0_6_viv__parameterized15__127: xbip_pipe_v3_0_6_viv__parameterized15
carry_chain__parameterized14: carry_chain__parameterized14
case__1085: case
logic__4333: logic__373
logic__4507: logic__88
reg__455: reg__455
keep__405: keep__2
delay__parameterized33__31: delay__parameterized33
keep__17: keep__17
reg__4715: reg__4715
delay__parameterized0__334: delay__parameterized0
extrom__155: extrom__155
reg__255: reg__255
case__244: case__12
reg__6909: reg__6909
reg__3482: reg__3482
logic__1587: logic__1587
delay__parameterized38__59: delay__parameterized38
logic__4652: logic__237
reg__4965: reg__4965
logic__692: logic__692
reg__6579: reg__6579
reg__4076: reg__4076
reg__5714: reg__5714
xbip_pipe_v3_0_6_viv__parameterized9__150: xbip_pipe_v3_0_6_viv__parameterized9
reg__5465: reg__5465
delay__parameterized47__5: delay__parameterized47
reg__6800: reg__6800
reg__6168: reg__6168
logic__1997: logic__220
delay__parameterized10__27: delay__parameterized10
reg__1025: reg__1025
reg__6435: reg__6435
reg__1289: reg__1289
logic__5098: logic__236
xbip_pipe_v3_0_6_viv__parameterized33__6: xbip_pipe_v3_0_6_viv__parameterized33
carry_chain__parameterized2__13: carry_chain__parameterized2
reg__3710: reg__3710
flt_dec_op__32: flt_dec_op
reg__4962: reg__4962
reg__2674: reg__2674
logic__194: logic__194
delay__parameterized0__352: delay__parameterized0
reg__2567: reg__2567
delay__parameterized12__33: delay__parameterized12
logic__5170: logic__255
logic__944: logic__944
xbip_pipe_v3_0_6_viv__parameterized7__170: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized9__103: delay__parameterized9
lead_zero_encode_shift__23: lead_zero_encode_shift
xbip_pipe_v3_0_6_viv__parameterized15__63: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized55__13: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized3__1203: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized21__12: delay__parameterized21
delay__parameterized24__20: delay__parameterized24
reg__6834: reg__6834
reg__401: reg__401
reg__6901: reg__6901
reg__6319: reg__6319
reg__4896: reg__4896
delay__parameterized30__182: delay__parameterized30
delay__parameterized1__5: delay__parameterized1
datapath__64: datapath__7
DNN_up_ap_fadd_3_full_dsp_32__3: DNN_up_ap_fadd_3_full_dsp_32
logic__824: logic__824
logic__1848: logic__78
delay__parameterized20__90: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized3__583: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized11__258: xbip_pipe_v3_0_6_viv__parameterized11
reg__8877: reg__3
flt_div_mant_addsub__11: flt_div_mant_addsub
reg__7217: reg__7217
reg__2830: reg__2830
case__657: case__5
delay__parameterized5__62: delay__parameterized5
reg__1066: reg__1066
reg__5402: reg__5402
reg__7462: reg__7462
logic__2253: logic__172
xbip_pipe_v3_0_6_viv__parameterized3__71: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized9__115: delay__parameterized9
keep__10: keep__10
reg__9006: reg__8
reg__3304: reg__3304
floating_point_v7_1_8_viv__25: floating_point_v7_1_8_viv
xbip_pipe_v3_0_6_viv__parameterized11__231: xbip_pipe_v3_0_6_viv__parameterized11
reg__6323: reg__6323
delay__parameterized17__19: delay__parameterized17
reg__7194: reg__7194
logic__2426: logic__373
xbip_pipe_v3_0_6_viv__parameterized3__498: xbip_pipe_v3_0_6_viv__parameterized3
reg__3300: reg__3300
flt_dec_op: flt_dec_op
reg__3887: reg__3887
datapath__62: datapath__9
delay__parameterized0__825: delay__parameterized0
reg__7286: reg__7286
xbip_pipe_v3_0_6_viv__parameterized35__78: xbip_pipe_v3_0_6_viv__parameterized35
delay__parameterized14__21: delay__parameterized14
xbip_pipe_v3_0_6_viv__parameterized1__56: xbip_pipe_v3_0_6_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized3__30: xbip_pipe_v3_0_6_viv__parameterized3
logic__5588: logic__250
datapath__536: datapath__11
case__374: case__2
reg__8013: reg__8013
L2_up_L1_WEIGHTS_94_rom: L2_up_L1_WEIGHTS_94_rom
carry_chain__parameterized5__57: carry_chain__parameterized5
logic__3548: logic__205
logic__1906: logic__256
carry_chain__parameterized3__52: carry_chain__parameterized3
reg__9448: reg__15
logic__3535: logic__223
logic__2910: logic__252
delay__parameterized39: delay__parameterized39
reg__5327: reg__5327
reg__3281: reg__3281
logic__5169: logic__256
keep__569: keep__10
delay__parameterized26__8: delay__parameterized26
logic__2121: logic__77
delay__parameterized29__29: delay__parameterized29
extrom__116: extrom__116
reg__2543: reg__2543
xbip_pipe_v3_0_6_viv__parameterized33__16: xbip_pipe_v3_0_6_viv__parameterized33
reg__1708: reg__1708
delay__parameterized30__57: delay__parameterized30
delay__parameterized24__14: delay__parameterized24
reg__1051: reg__1051
case__968: case__8
muxpart__431: muxpart__10
keep__642: keep__3
reg__1953: reg__1953
keep__762: keep__3
reg__7296: reg__7296
delay__parameterized5__121: delay__parameterized5
reg__2353: reg__2353
reg__4864: reg__4864
reg__6597: reg__6597
logic__3970: logic__387
delay__parameterized9__29: delay__parameterized9
case__764: case__2
reg__4564: reg__4564
reg__7649: reg__7649
logic__4284: logic__377
floating_point_v7_1_8_viv__7: floating_point_v7_1_8_viv
delay__parameterized9__10: delay__parameterized9
delay__parameterized0__502: delay__parameterized0
delay__parameterized7__67: delay__parameterized7
delay__parameterized0__935: delay__parameterized0
datapath__116: datapath__6
reg__9371: reg__13
logic__5172: logic__251
delay__parameterized4__138: delay__parameterized4
reg__5737: reg__5737
logic__1970: logic__56
reg__4244: reg__4244
logic__796: logic__796
delay__parameterized8__84: delay__parameterized8
reg__8717: reg__4
logic__3045: logic__213
reg__2443: reg__2443
delay__parameterized17__119: delay__parameterized17
floating_point_v7_1_8_viv__parameterized1__24: floating_point_v7_1_8_viv__parameterized1
delay__parameterized0__615: delay__parameterized0
reg__3531: reg__3531
reg__4049: reg__4049
carry_chain__parameterized12: carry_chain__parameterized12
xbip_pipe_v3_0_6_viv__parameterized17__165: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized32__26: delay__parameterized32
xbip_pipe_v3_0_6_viv__parameterized29__126: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized39__16: xbip_pipe_v3_0_6_viv__parameterized39
logic__4157: logic__250
xbip_pipe_v3_0_6_viv__parameterized41__29: xbip_pipe_v3_0_6_viv__parameterized41
logic__3188: logic__236
xbip_pipe_v3_0_6_viv__parameterized7__38: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized11__261: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized9__66: delay__parameterized9
delay__parameterized18__124: delay__parameterized18
logic__4698: logic__128
reg__7414: reg__7414
case__799: case__19
L2_up_L1_WEIGHTS_93_rom: L2_up_L1_WEIGHTS_93_rom
delay__parameterized7__14: delay__parameterized7
logic__3248: logic__18
case__202: case__16
reg__6279: reg__6279
xbip_pipe_v3_0_6_viv__parameterized9__64: xbip_pipe_v3_0_6_viv__parameterized9
datapath__130: datapath__9
delay__parameterized36__85: delay__parameterized36
delay__parameterized0__427: delay__parameterized0
logic__1380: logic__1380
xbip_pipe_v3_0_6_viv__parameterized3__971: xbip_pipe_v3_0_6_viv__parameterized3
logic__5609: logic__205
delay__parameterized6__52: delay__parameterized6
delay__parameterized16__112: delay__parameterized16
reg__8718: reg__4
delay__parameterized40__10: delay__parameterized40
compare__6: compare
reg__5200: reg__5200
reg__570: reg__570
reg__450: reg__450
logic__3793: logic__287
reg__993: reg__993
keep__937: keep__6
reg__9915: reg__7753
reg__9433: reg__6
delay__parameterized0__608: delay__parameterized0
logic__798: logic__798
reg__2129: reg__2129
delay__parameterized0__296: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized31__164: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized25__37: xbip_pipe_v3_0_6_viv__parameterized25
reg__5759: reg__5759
dsp48e1_wrapper__parameterized2__15: dsp48e1_wrapper__parameterized2
logic__717: logic__717
xbip_pipe_v3_0_6_viv__parameterized3__124: xbip_pipe_v3_0_6_viv__parameterized3
reg__4691: reg__4691
reg__8186: reg__8186
reg__3352: reg__3352
delay__parameterized15__108: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized11__330: xbip_pipe_v3_0_6_viv__parameterized11
reg__398: reg__398
delay__parameterized0__896: delay__parameterized0
logic__864: logic__864
delay__parameterized17__7: delay__parameterized17
reg__9938: reg__7750
floating_point_v7_1_8_viv__6: floating_point_v7_1_8_viv
logic__943: logic__943
xbip_pipe_v3_0_6_viv__parameterized29__75: xbip_pipe_v3_0_6_viv__parameterized29
reg__7452: reg__7452
xbip_pipe_v3_0_6_viv__parameterized3__753: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized58__11: xbip_pipe_v3_0_6_viv__parameterized58
xbip_pipe_v3_0_6_viv__parameterized37: xbip_pipe_v3_0_6_viv__parameterized37
logic__2487: logic__321
reg__3809: reg__3809
delay__parameterized8__109: delay__parameterized8
reg__5089: reg__5089
reg__9861: reg__4
delay__parameterized0__431: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized17__213: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized15__74: xbip_pipe_v3_0_6_viv__parameterized15
logic__2296: logic__251
delay__parameterized33__48: delay__parameterized33
logic__4490: logic__191
reg__928: reg__928
flt_mult_round__24: flt_mult_round
reg__8899: reg__22
reg__2910: reg__2910
delay__parameterized31__6: delay__parameterized31
xbip_pipe_v3_0_6_viv__parameterized3__581: xbip_pipe_v3_0_6_viv__parameterized3
keep__761: keep__2
delay__parameterized0__365: delay__parameterized0
reg__5765: reg__5765
delay__parameterized32__14: delay__parameterized32
reg__5180: reg__5180
delay__parameterized32__5: delay__parameterized32
logic__5586: logic__252
reg__7695: reg__7695
extrom__4: extrom__4
logic__2105: logic__158
keep__878: keep__3
xbip_pipe_v3_0_6_viv__parameterized3__254: xbip_pipe_v3_0_6_viv__parameterized3
reg__4936: reg__4936
xbip_pipe_v3_0_6_viv__parameterized3__1198: xbip_pipe_v3_0_6_viv__parameterized3
norm_and_round_dsp48e1_sgl__3: norm_and_round_dsp48e1_sgl
reg__3039: reg__3039
logic__807: logic__807
delay__parameterized37: delay__parameterized37
delay__parameterized37__22: delay__parameterized37
keep__417: keep__2
logic__3154: logic__143
reg__5338: reg__5338
delay__parameterized41__23: delay__parameterized41
DNN_up_fmul_32ns_ibs__18: DNN_up_fmul_32ns_ibs
keep__189: keep__2
logic__2029: logic__158
delay__parameterized5__100: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized17__83: xbip_pipe_v3_0_6_viv__parameterized17
special_detect__9: special_detect
muxpart__432: muxpart__9
carry_chain__parameterized1__33: carry_chain__parameterized1
delay__parameterized5__83: delay__parameterized5
reg__3862: reg__3862
keep__924: keep__3
delay__parameterized40__30: delay__parameterized40
reg__8943: reg__18
reg__8489: reg__11
delay__parameterized6__17: delay__parameterized6
logic__1703: logic__355
xbip_pipe_v3_0_6_viv__parameterized41__8: xbip_pipe_v3_0_6_viv__parameterized41
reg__5013: reg__5013
reg__6406: reg__6406
xbip_pipe_v3_0_6_viv__16: xbip_pipe_v3_0_6_viv
logic__1907: logic__255
delay__parameterized3__33: delay__parameterized3
reg__951: reg__951
case__649: case__13
reg__7805: reg__7805
reg__2992: reg__2992
delay__parameterized16__7: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized31__86: xbip_pipe_v3_0_6_viv__parameterized31
reg__3815: reg__3815
xbip_pipe_v3_0_6_viv__parameterized3__1156: xbip_pipe_v3_0_6_viv__parameterized3
reg__6938: reg__6938
logic__5526: logic__56
reg__3034: reg__3034
delay__parameterized6__139: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized11__170: xbip_pipe_v3_0_6_viv__parameterized11
reg__7947: reg__7947
logic__4248: logic__337
reg__1901: reg__1901
delay__parameterized7__111: delay__parameterized7
reg__6989: reg__6989
keep__310: keep__3
xbip_pipe_v3_0_6_viv__parameterized49__210: xbip_pipe_v3_0_6_viv__parameterized49
case__519: case__12
reg__1568: reg__1568
xbip_pipe_v3_0_6_viv__parameterized11__4: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized1__37: xbip_pipe_v3_0_6_viv__parameterized1
keep__581: keep__8
delay__parameterized43__12: delay__parameterized43
logic__3054: logic__204
reg__2075: reg__2075
reg__7430: reg__7430
xbip_pipe_v3_0_6_viv__parameterized3__1200: xbip_pipe_v3_0_6_viv__parameterized3
reg__4727: reg__4727
flt_add_exp_sp__12: flt_add_exp_sp
delay__parameterized26__26: delay__parameterized26
reg__6251: reg__6251
reg__636: reg__636
delay__parameterized6__188: delay__parameterized6
reg__4465: reg__4465
xbip_pipe_v3_0_6_viv__parameterized11__327: xbip_pipe_v3_0_6_viv__parameterized11
compare_eq_im__1: compare_eq_im
xbip_pipe_v3_0_6_viv__parameterized66__12: xbip_pipe_v3_0_6_viv__parameterized66
logic__736: logic__736
reg__23: reg__23
reg__6515: reg__6515
logic__2016: logic__196
xbip_pipe_v3_0_6_viv__parameterized3__952: xbip_pipe_v3_0_6_viv__parameterized3
reg__8091: reg__8091
case__1081: case__4
delay__parameterized33__4: delay__parameterized33
reg__5849: reg__5849
logic__2425: logic__374
logic__2297: logic__250
xbip_pipe_v3_0_6_viv__parameterized7__109: xbip_pipe_v3_0_6_viv__parameterized7
reg__6590: reg__6590
datapath__61: datapath__10
reg__2783: reg__2783
logic__2810: logic__91
logic__2803: logic__143
reg__1578: reg__1578
xbip_pipe_v3_0_6_viv__parameterized17__77: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized28__23: delay__parameterized28
reg__1363: reg__1363
logic__4997: logic__85
delay__parameterized39__10: delay__parameterized39
xbip_pipe_v3_0_6_viv__parameterized3__128: xbip_pipe_v3_0_6_viv__parameterized3
reg__8395: reg__12
logic__1910: logic__250
logic__2950: logic__168
xbip_pipe_v3_0_6_viv__parameterized3__988: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized9__147: delay__parameterized9
reg__5411: reg__5411
xbip_pipe_v3_0_6_viv__parameterized31__1: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized15__89: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized3__193: xbip_pipe_v3_0_6_viv__parameterized3
logic__2780: logic__203
reg__366: reg__366
keep__131: keep__2
delay__parameterized23__11: delay__parameterized23
delay__parameterized0__232: delay__parameterized0
reg__7967: reg__7967
logic__2444: logic__306
keep__969: keep__16
case__1000: case__14
delay__parameterized8__101: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized15__77: xbip_pipe_v3_0_6_viv__parameterized15
case__1107: case__6
delay__parameterized51__6: delay__parameterized51
delay__parameterized0__523: delay__parameterized0
carry_chain__parameterized1__54: carry_chain__parameterized1
reg__7473: reg__7473
delay__parameterized0__641: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized13__120: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized4__133: delay__parameterized4
logic__3153: logic__148
reg__1514: reg__1514
delay__parameterized15__152: delay__parameterized15
delay__parameterized31__26: delay__parameterized31
xbip_pipe_v3_0_6_viv__parameterized17__146: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized6__116: delay__parameterized6
delay__parameterized0__892: delay__parameterized0
DNN_up_fmul_32ns_ibs__27: DNN_up_fmul_32ns_ibs
reg__2494: reg__2494
xbip_pipe_v3_0_6_viv__parameterized47__79: xbip_pipe_v3_0_6_viv__parameterized47
case__396: case__10
muxpart__454: muxpart__5
xbip_pipe_v3_0_6_viv__parameterized53: xbip_pipe_v3_0_6_viv__parameterized53
delay__parameterized0__260: delay__parameterized0
reg__8988: reg__7
keep__645: keep__2
reg__6978: reg__6978
delay__parameterized0__286: delay__parameterized0
reg__9340: reg__13
delay__30: delay
reg__7555: reg__7555
flt_round_dsp_opt_full__7: flt_round_dsp_opt_full
carry_chain__parameterized3__15: carry_chain__parameterized3
delay__parameterized27: delay__parameterized27
reg__6917: reg__6917
reg__8861: reg__1
logic__3099: logic__18
case__68: case__68
delay__parameterized20__96: delay__parameterized20
signinv__31: signinv
reg__4411: reg__4411
reg__6788: reg__6788
xbip_pipe_v3_0_6_viv__parameterized31__200: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized3__1209: xbip_pipe_v3_0_6_viv__parameterized3
reg__5498: reg__5498
reg__184: reg__184
reg__4847: reg__4847
reg__1425: reg__1425
reg__9458: reg__9
L2_up_L1_WEIGHTS_49_rom: L2_up_L1_WEIGHTS_49_rom
delay__parameterized5__185: delay__parameterized5
delay__parameterized15__63: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized3__456: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized36__7: delay__parameterized36
reg__6359: reg__6359
reg__6139: reg__6139
delay__parameterized43__9: delay__parameterized43
reg__7952: reg__7952
reg__8084: reg__8084
reg__9688: reg__8
reg__6873: reg__6873
delay__1: delay
reg__9238: reg__26
delay__parameterized15__74: delay__parameterized15
logic__5148: logic__88
xbip_pipe_v3_0_6_viv__parameterized11__249: xbip_pipe_v3_0_6_viv__parameterized11
L2_up_L1_WEIGHTS_17_rom: L2_up_L1_WEIGHTS_17_rom
reg__3442: reg__3442
case__862: case__5
muxpart__451: muxpart__6
xbip_pipe_v3_0_6_viv__parameterized96__1: xbip_pipe_v3_0_6_viv__parameterized96
reg__6289: reg__6289
keep__65: keep__2
reg__961: reg__961
delay__parameterized36__36: delay__parameterized36
case__999: case__15
keep__818: keep__3
reg__4798: reg__4798
delay__parameterized5__67: delay__parameterized5
keep__11: keep__11
reg__528: reg__528
xbip_pipe_v3_0_6_viv__parameterized86: xbip_pipe_v3_0_6_viv__parameterized86
reg__6474: reg__6474
xbip_pipe_v3_0_6_viv__parameterized3__326: xbip_pipe_v3_0_6_viv__parameterized3
reg__6632: reg__6632
xbip_pipe_v3_0_6_viv__parameterized7__101: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized31__154: xbip_pipe_v3_0_6_viv__parameterized31
case__416: case__9
xbip_pipe_v3_0_6_viv__parameterized3__725: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized36__29: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized29__163: xbip_pipe_v3_0_6_viv__parameterized29
datapath__421: datapath__7
reg__8911: reg__28
reg__3153: reg__3153
logic__1475: logic__1475
flt_mult_exp__17: flt_mult_exp
logic__4355: logic__298
reg__3138: reg__3138
logic__3053: logic__205
keep__602: keep__13
reg__2341: reg__2341
keep__436: keep__3
reg__4753: reg__4753
reg__812: reg__812
logic__2445: logic__303
delay__parameterized17__124: delay__parameterized17
logic__1967: logic__76
reg__5614: reg__5614
reg__5556: reg__5556
reg__8617: reg__14
datapath__561: datapath__3
reg__997: reg__997
delay__parameterized30__53: delay__parameterized30
delay__parameterized16__73: delay__parameterized16
reg__1774: reg__1774
logic__3068: logic__193
keep__643: keep__2
xbip_pipe_v3_0_6_viv__parameterized55__89: xbip_pipe_v3_0_6_viv__parameterized55
keep__474: keep__7
reg__6226: reg__6226
L3_up_L2_WEIGHTS_5_rom: L3_up_L2_WEIGHTS_5_rom
delay__parameterized0__882: delay__parameterized0
special_detect__24: special_detect
reg__7532: reg__7532
keep__926: keep__3
delay__parameterized0__347: delay__parameterized0
reg__4521: reg__4521
reg__6717: reg__6717
case__376: case
delay__parameterized0__926: delay__parameterized0
delay__parameterized29__42: delay__parameterized29
logic__4104: logic__193
reg__1916: reg__1916
flt_add_exp_sp__33: flt_add_exp_sp
logic__4622: logic__94
delay__parameterized34__20: delay__parameterized34
reg__5245: reg__5245
reg__6192: reg__6192
reg__9254: reg__13
delay__parameterized6__135: delay__parameterized6
reg__1597: reg__1597
delay__parameterized28__15: delay__parameterized28
xbip_pipe_v3_0_6_viv__parameterized15__45: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized43__14: delay__parameterized43
logic__5406: logic__285
reg__954: reg__954
reg__8508: reg__1
logic__3046: logic__212
keep__32: keep__13
muxpart__302: muxpart__3
xbip_pipe_v3_0_6_viv__parameterized17__166: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized0__376: delay__parameterized0
reg__3329: reg__3329
reg__1106: reg__1106
reg__6261: reg__6261
reg__484: reg__484
xbip_pipe_v3_0_6_viv__parameterized37__52: xbip_pipe_v3_0_6_viv__parameterized37
compare_eq_im__parameterized0__42: compare_eq_im__parameterized0
xbip_pipe_v3_0_6_viv__parameterized11__5: xbip_pipe_v3_0_6_viv__parameterized11
reg__8122: reg__8122
logic__5334: logic__168
delay__parameterized30__148: delay__parameterized30
delay__parameterized1__16: delay__parameterized1
logic__4809: logic__364
logic__4623: logic__91
delay__parameterized27__10: delay__parameterized27
delay__parameterized29__12: delay__parameterized29
dsp48e1_wrapper__20: dsp48e1_wrapper
carry_chain__parameterized13: carry_chain__parameterized13
logic__244: logic__244
xbip_pipe_v3_0_6_viv__parameterized3__381: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized11__243: xbip_pipe_v3_0_6_viv__parameterized11
logic__1237: logic__1237
delay__parameterized36: delay__parameterized36
dsp48e1_wrapper__parameterized3__11: dsp48e1_wrapper__parameterized3
L2_up_L1_WEIGHTS_47_rom: L2_up_L1_WEIGHTS_47_rom
delay__parameterized30__10: delay__parameterized30
logic__4098: logic__270
xbip_pipe_v3_0_6_viv__parameterized47__32: xbip_pipe_v3_0_6_viv__parameterized47
xbip_pipe_v3_0_6_viv__parameterized7__84: xbip_pipe_v3_0_6_viv__parameterized7
reg__3562: reg__3562
delay__parameterized43__29: delay__parameterized43
delay__parameterized9__134: delay__parameterized9
reg__4610: reg__4610
logic__5524: logic__60
logic__2645: logic__352
xbip_pipe_v3_0_6_viv__parameterized1__1: xbip_pipe_v3_0_6_viv__parameterized1
logic__1459: logic__1459
compare_eq_im__parameterized1__63: compare_eq_im__parameterized1
delay__parameterized9__106: delay__parameterized9
special_detect__28: special_detect
reg__6762: reg__6762
reg__6399: reg__6399
logic__4431: logic__88
flt_dec_op_lat__15: flt_dec_op_lat
datapath__593: datapath__5
reg__4318: reg__4318
reg__293: reg__293
delay__parameterized0__167: delay__parameterized0
logic__5364: logic__285
logic__5086: logic__13
logic__1998: logic__214
carry_chain__parameterized3__30: carry_chain__parameterized3
xbip_pipe_v3_0_6_viv__parameterized11__166: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized11__203: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized86__6: xbip_pipe_v3_0_6_viv__parameterized86
xbip_pipe_v3_0_6_viv__parameterized49__46: xbip_pipe_v3_0_6_viv__parameterized49
muxpart__157: muxpart__6
xbip_pipe_v3_0_6_viv__parameterized3__129: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__723: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized35__9: xbip_pipe_v3_0_6_viv__parameterized35
case__613: case
delay__parameterized18__14: delay__parameterized18
xbip_pipe_v3_0_6_viv__parameterized3__771: xbip_pipe_v3_0_6_viv__parameterized3
reg__9244: reg__21
reg__7339: reg__7339
logic__5007: logic__25
logic__580: logic__580
logic__4071: logic__364
flt_add_exp_sp__6: flt_add_exp_sp
delay__parameterized9__6: delay__parameterized9
logic__3323: logic__336
reg__634: reg__634
muxpart__518: muxpart__2
reg__2785: reg__2785
logic__2099: logic__191
carry_chain__parameterized15: carry_chain__parameterized15
xbip_pipe_v3_0_6_viv__parameterized31__53: xbip_pipe_v3_0_6_viv__parameterized31
flt_add_exp_sp__4: flt_add_exp_sp
delay__parameterized8__95: delay__parameterized8
carry_chain__parameterized10__4: carry_chain__parameterized10
reg__9553: reg__4
muxpart__185: muxpart
reg__830: reg__830
logic__511: logic__511
xbip_pipe_v3_0_6_viv__parameterized47__69: xbip_pipe_v3_0_6_viv__parameterized47
extrom__107: extrom__107
datapath__293: datapath__16
DNN_up_y_L3_ram: DNN_up_y_L3_ram
xbip_pipe_v3_0_6_viv__parameterized33__78: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized3__93: xbip_pipe_v3_0_6_viv__parameterized3
reg__9240: reg__24
reg__6957: reg__6957
xbip_pipe_v3_0_6_viv__parameterized88: xbip_pipe_v3_0_6_viv__parameterized88
datapath__531: datapath__16
xbip_pipe_v3_0_6_viv__parameterized3__741: xbip_pipe_v3_0_6_viv__parameterized3
logic__4323: logic__399
logic__4087: logic__306
logic__197: logic__197
logic__4354: logic__301
delay__parameterized9__96: delay__parameterized9
reg__9206: reg__18
reg__117: reg__117
delay__parameterized9__191: delay__parameterized9
delay__parameterized6__121: delay__parameterized6
logic__5282: logic__267
reg__68: reg__68
reg__4844: reg__4844
signinv__20: signinv
delay__parameterized40: delay__parameterized40
carry_chain__parameterized1__64: carry_chain__parameterized1
case__1001: case__13
logic__5630: logic__163
logic__1968: logic__60
reg__4035: reg__4035
reg__4369: reg__4369
special_detect__13: special_detect
reg__8179: reg__8179
xbip_pipe_v3_0_6_viv__parameterized33__87: xbip_pipe_v3_0_6_viv__parameterized33
delay__parameterized29__40: delay__parameterized29
reg__1508: reg__1508
reg__1891: reg__1891
delay__parameterized9__202: delay__parameterized9
reg__3242: reg__3242
reg__4955: reg__4955
reg__8615: reg__16
delay__parameterized36__91: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized49__192: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized30__179: delay__parameterized30
delay__parameterized0__654: delay__parameterized0
reg__2134: reg__2134
reg__9581: reg__6
xbip_pipe_v3_0_6_viv__parameterized31__85: xbip_pipe_v3_0_6_viv__parameterized31
extrom__135: extrom__135
reg__7948: reg__7948
delay__parameterized17__53: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized55__88: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized3__161: xbip_pipe_v3_0_6_viv__parameterized3
datapath__594: datapath__4
reg__383: reg__383
reg__1198: reg__1198
logic__526: logic__526
logic__2805: logic__133
reg__6004: reg__6004
extrom__12: extrom__12
reg__7470: reg__7470
xbip_pipe_v3_0_6_viv__parameterized7__108: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized6__48: delay__parameterized6
delay__parameterized22__16: delay__parameterized22
xbip_pipe_v3_0_6_viv__parameterized3__5: xbip_pipe_v3_0_6_viv__parameterized3
reg__1168: reg__1168
flt_mult_exp__29: flt_mult_exp
delay__parameterized21__52: delay__parameterized21
xbip_pipe_v3_0_6_viv__parameterized5__25: xbip_pipe_v3_0_6_viv__parameterized5
logic__5401: logic__291
reg__4377: reg__4377
logic__3724: logic__245
compare_eq_im__parameterized0: compare_eq_im__parameterized0
delay__parameterized33__123: delay__parameterized33
reg__6413: reg__6413
reg__9614: reg__6
logic__942: logic__942
logic__5631: logic__158
reg__9890: reg__7765
xbip_pipe_v3_0_6_viv__parameterized58: xbip_pipe_v3_0_6_viv__parameterized58
xbip_pipe_v3_0_6_viv__parameterized3__1158: xbip_pipe_v3_0_6_viv__parameterized3
logic__2015: logic__197
delay__parameterized29__23: delay__parameterized29
reg__1873: reg__1873
muxpart__563: muxpart__6
reg__368: reg__368
reg__480: reg__480
logic__1458: logic__1458
xbip_pipe_v3_0_6_viv__parameterized3__493: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__234: xbip_pipe_v3_0_6_viv__parameterized3
reg__2798: reg__2798
L3_up_L2_WEIGHTS_15_rom: L3_up_L2_WEIGHTS_15_rom
xbip_pipe_v3_0_6_viv__parameterized11__185: xbip_pipe_v3_0_6_viv__parameterized11
reg__3236: reg__3236
xbip_pipe_v3_0_6_viv__parameterized84__2: xbip_pipe_v3_0_6_viv__parameterized84
dsp48e1_wrapper__3: dsp48e1_wrapper
logic__4621: logic__97
xbip_pipe_v3_0_6_viv__parameterized3__251: xbip_pipe_v3_0_6_viv__parameterized3
case__207: case__11
reg__1741: reg__1741
xbip_pipe_v3_0_6_viv__parameterized3__1273: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized17__108: delay__parameterized17
reg__4095: reg__4095
reg__990: reg__990
delay__parameterized0__848: delay__parameterized0
logic__2844: logic__220
logic__4509: logic__82
reg__6114: reg__6114
reg__3435: reg__3435
reg__4281: reg__4281
reg__7705: reg__7705
reg__9350: reg__4
xbip_pipe_v3_0_6_viv__parameterized3__147: xbip_pipe_v3_0_6_viv__parameterized3
logic__3732: logic__222
reg__3233: reg__3233
logic__1416: logic__1416
logic__255: logic__255
logic__1139: logic__1139
logic__2469: logic__384
keep__33: keep__12
logic__5357: logic__48
reg__3410: reg__3410
reg__7646: reg__7646
logic__2499: logic__288
carry_chain__parameterized1__56: carry_chain__parameterized1
dsp48e1_wrapper__parameterized1__4: dsp48e1_wrapper__parameterized1
reg__4830: reg__4830
xbip_pipe_v3_0_6_viv__parameterized47: xbip_pipe_v3_0_6_viv__parameterized47
delay__parameterized0__145: delay__parameterized0
delay__parameterized17__59: delay__parameterized17
delay__parameterized4__124: delay__parameterized4
reg__2300: reg__2300
case__394: case__12
logic__3961: logic__267
reg__8236: reg__7
dsp48e1_wrapper__15: dsp48e1_wrapper
logic__4518: logic__25
logic__3512: logic__60
reg__9824: reg__4
delay__parameterized26__9: delay__parameterized26
reg__9623: reg
reg__1571: reg__1571
case__89: case__89
reg__3214: reg__3214
delay__parameterized50__8: delay__parameterized50
case__998: case__16
logic__4332: logic__374
case__214: case__4
reg__4036: reg__4036
reg__878: reg__878
logic__1352: logic__1352
xbip_pipe_v3_0_6_viv__parameterized3__1109: xbip_pipe_v3_0_6_viv__parameterized3
datapath__563: datapath__1
delay__parameterized0__821: delay__parameterized0
case__631: case__12
delay__parameterized0__141: delay__parameterized0
keep__728: keep__5
reg__2345: reg__2345
logic__3109: logic__245
logic__3794: logic__285
case__958: case__18
reg__4110: reg__4110
reg__6138: reg__6138
xbip_pipe_v3_0_6_viv__parameterized55__74: xbip_pipe_v3_0_6_viv__parameterized55
reg__6355: reg__6355
delay__parameterized21__7: delay__parameterized21
reg__6061: reg__6061
xbip_pipe_v3_0_6_viv__parameterized15__37: xbip_pipe_v3_0_6_viv__parameterized15
reg__7250: reg__7250
logic__4109: logic__399
reg__6675: reg__6675
xbip_pipe_v3_0_6_viv__parameterized3__213: xbip_pipe_v3_0_6_viv__parameterized3
datapath__225: datapath__16
logic__2275: logic__60
logic__4624: logic__88
delay__parameterized0__948: delay__parameterized0
logic__3249: logic__13
datapath__72: datapath__16
keep__742: keep__3
delay__parameterized9__156: delay__parameterized9
reg__7639: reg__7639
reg__1840: reg__1840
keep__437: keep__2
datapath__117: datapath__5
logic__2446: logic__302
xbip_pipe_v3_0_6_viv__parameterized7__227: xbip_pipe_v3_0_6_viv__parameterized7
reg__9929: reg__7750
reg__6576: reg__6576
xbip_pipe_v3_0_6_viv__parameterized29__131: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized47__44: xbip_pipe_v3_0_6_viv__parameterized47
xbip_pipe_v3_0_6_viv__parameterized60: xbip_pipe_v3_0_6_viv__parameterized60
xbip_pipe_v3_0_6_viv__parameterized21__51: xbip_pipe_v3_0_6_viv__parameterized21
xbip_pipe_v3_0_6_viv__parameterized1__77: xbip_pipe_v3_0_6_viv__parameterized1
reg__5697: reg__5697
reg__518: reg__518
reg__6537: reg__6537
delay__parameterized18__2: delay__parameterized18
logic__4037: logic__312
reg__3517: reg__3517
reg__6222: reg__6222
keep__689: keep__2
delay__parameterized1__4: delay__parameterized1
logic__3187: logic__237
xbip_pipe_v3_0_6_viv__parameterized19__17: xbip_pipe_v3_0_6_viv__parameterized19
delay__parameterized15__2: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized9__2: xbip_pipe_v3_0_6_viv__parameterized9
reg__7696: reg__7696
reg__5584: reg__5584
reg__2159: reg__2159
logic__4265: logic__288
logic__4618: logic__133
DNN_up_ap_fadd_3_full_dsp_32__7: DNN_up_ap_fadd_3_full_dsp_32
reg__536: reg__536
delay__parameterized0__175: delay__parameterized0
reg__67: reg__67
logic__3538: logic__220
delay__parameterized35__1: delay__parameterized35
reg__547: reg__547
reg__6879: reg__6879
xbip_pipe_v3_0_6_viv__parameterized49__44: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized36__11: delay__parameterized36
logic__1969: logic__57
reg__5392: reg__5392
reg__1862: reg__1862
compare_eq_im__parameterized0__40: compare_eq_im__parameterized0
reg__3257: reg__3257
reg__3090: reg__3090
reg__1043: reg__1043
reg__3179: reg__3179
logic__2295: logic__252
muxpart__303: muxpart__2
delay__parameterized4__168: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized3__497: xbip_pipe_v3_0_6_viv__parameterized3
reg__3160: reg__3160
extrom__76: extrom__76
reg__3260: reg__3260
delay__parameterized37__30: delay__parameterized37
keep__176: keep__5
reg__6242: reg__6242
delay__parameterized0__208: delay__parameterized0
reg__3388: reg__3388
reg__3045: reg__3045
xbip_pipe_v3_0_6_viv__parameterized3__1199: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized33__34: delay__parameterized33
extrom__146: extrom__146
reg__3479: reg__3479
logic__1379: logic__1379
delay__parameterized15__160: delay__parameterized15
logic__2755: logic__252
flt_round_dsp_opt_full__19: flt_round_dsp_opt_full
fix_mult_dsp48e1_sgl__10: fix_mult_dsp48e1_sgl
xbip_pipe_v3_0_6_viv__parameterized7__14: xbip_pipe_v3_0_6_viv__parameterized7
logic__3757: logic__191
reg__8680: reg__7
case__383: case__23
reg__2975: reg__2975
reg__356: reg__356
L3_up_L2_WEIGHTS_35_rom: L3_up_L2_WEIGHTS_35_rom
logic__1306: logic__1306
delay__parameterized38__46: delay__parameterized38
delay__parameterized23__7: delay__parameterized23
muxpart__425: muxpart__4
delay__parameterized4__100: delay__parameterized4
reg__318: reg__318
reg__4831: reg__4831
reg__4226: reg__4226
xbip_pipe_v3_0_6_viv__parameterized3__419: xbip_pipe_v3_0_6_viv__parameterized3
signinv__2: signinv
logic__4958: logic__210
reg__4238: reg__4238
reg__9316: reg__25
reg__5408: reg__5408
delay__parameterized39__18: delay__parameterized39
logic__3250: logic
logic__1917: logic__224
keep__64: keep__3
reg__6095: reg__6095
xbip_pipe_v3_0_6_viv__parameterized17__34: xbip_pipe_v3_0_6_viv__parameterized17
logic__2781: logic__202
reg__892: reg__892
delay__parameterized6__138: delay__parameterized6
DNN_up_fmul_32ns_ibs__17: DNN_up_fmul_32ns_ibs
delay__parameterized47__10: delay__parameterized47
xbip_pipe_v3_0_6_viv__parameterized39: xbip_pipe_v3_0_6_viv__parameterized39
reg__8614: reg__17
delay__parameterized0__890: delay__parameterized0
logic__3649: logic__244
reg__9002: reg__16
logic__1460: logic__1460
reg__8831: reg
L2_up_L1_WEIGHTS_72: L2_up_L1_WEIGHTS_72
reg__2371: reg__2371
xbip_pipe_v3_0_6_viv__parameterized27__3: xbip_pipe_v3_0_6_viv__parameterized27
logic__3262: logic__384
xbip_pipe_v3_0_6_viv__parameterized31__182: xbip_pipe_v3_0_6_viv__parameterized31
reg__5501: reg__5501
reg__5933: reg__5933
case__228: case__9
reg__6311: reg__6311
delay__parameterized5__63: delay__parameterized5
logic__4810: logic__359
flt_mult_exp__15: flt_mult_exp
reg__7572: reg__7572
delay__parameterized23__25: delay__parameterized23
logic__1174: logic__1174
xbip_pipe_v3_0_6_viv__parameterized3__653: xbip_pipe_v3_0_6_viv__parameterized3
reg__5827: reg__5827
datapath__205: datapath__2
keep__404: keep__3
muxpart__377: muxpart__5
special_detect__parameterized0__24: special_detect__parameterized0
case__837: case
delay__parameterized33__63: delay__parameterized33
reg__6968: reg__6968
keep__729: keep__4
logic__2644: logic__355
logic__2470: logic__378
logic__3111: logic__237
reg__4489: reg__4489
xbip_pipe_v3_0_6_viv__parameterized25__16: xbip_pipe_v3_0_6_viv__parameterized25
reg__8065: reg__8065
keep__590: keep__9
delay__parameterized12__31: delay__parameterized12
reg__6453: reg__6453
logic__4852: logic__377
reg__3250: reg__3250
reg__5181: reg__5181
reg__6612: reg__6612
reg__3708: reg__3708
xbip_pipe_v3_0_6_viv__parameterized72: xbip_pipe_v3_0_6_viv__parameterized72
delay__parameterized36__96: delay__parameterized36
logic__2828: logic__262
xbip_pipe_v3_0_6_viv__parameterized49__105: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized3__797: xbip_pipe_v3_0_6_viv__parameterized3
reg__8702: reg__12
reg__2243: reg__2243
logic__3639: logic__267
reg__1551: reg__1551
carry_chain__parameterized3__51: carry_chain__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__989: xbip_pipe_v3_0_6_viv__parameterized3
reg__2099: reg__2099
keep__674: keep__3
reg__8034: reg__8034
delay__parameterized29: delay__parameterized29
xbip_pipe_v3_0_6_viv__parameterized37__66: xbip_pipe_v3_0_6_viv__parameterized37
reg__7021: reg__7021
logic__5171: logic__252
reg__4744: reg__4744
keep__885: keep__2
muxpart__176: muxpart
delay__parameterized0__201: delay__parameterized0
reg__8921: reg__6
reg__6952: reg__6952
reg__64: reg__64
xbip_pipe_v3_0_6_viv__parameterized13__121: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized15__43: xbip_pipe_v3_0_6_viv__parameterized15
case__344: case__21
reg__8772: reg__1
datapath__344: datapath__16
delay__parameterized30__201: delay__parameterized30
muxpart__374: muxpart
logic__2031: logic__148
delay__parameterized40__19: delay__parameterized40
keep__289: keep__2
reg__2361: reg__2361
xbip_pipe_v3_0_6_viv__parameterized9__151: xbip_pipe_v3_0_6_viv__parameterized9
reg__8731: reg__12
delay__parameterized0__351: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized7__129: xbip_pipe_v3_0_6_viv__parameterized7
case__520: case__11
reg__3858: reg__3858
xbip_pipe_v3_0_6_viv__parameterized3__968: xbip_pipe_v3_0_6_viv__parameterized3
keep__431: keep__8
xbip_pipe_v3_0_6_viv__parameterized29__116: xbip_pipe_v3_0_6_viv__parameterized29
logic__1846: logic__82
reg__3026: reg__3026
delay__parameterized4__59: delay__parameterized4
case__531: case
delay__parameterized20__16: delay__parameterized20
carry_chain__parameterized0__28: carry_chain__parameterized0
logic__3024: logic__191
delay__parameterized30__185: delay__parameterized30
logic__808: logic__808
logic__2911: logic__251
dsp48e1_wrapper__parameterized1__18: dsp48e1_wrapper__parameterized1
reg__3407: reg__3407
muxpart__538: muxpart__5
keep__819: keep__2
carry_chain__27: carry_chain
reg__327: reg__327
logic__611: logic__611
xbip_pipe_v3_0_6_viv__parameterized9__21: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized3__1206: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__1012: xbip_pipe_v3_0_6_viv__parameterized3
case__665: case__16
reg__2536: reg__2536
xbip_pipe_v3_0_6_viv__parameterized43__35: xbip_pipe_v3_0_6_viv__parameterized43
reg__7092: reg__7092
reg__2396: reg__2396
xbip_pipe_v3_0_6_viv__parameterized11__125: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized49__102: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized49__156: xbip_pipe_v3_0_6_viv__parameterized49
reg__4296: reg__4296
reg__2646: reg__2646
reg__5203: reg__5203
reg__2474: reg__2474
delay__parameterized32__15: delay__parameterized32
reg__2807: reg__2807
case__175: case__13
delay__parameterized16__35: delay__parameterized16
logic__5149: logic__85
xbip_pipe_v3_0_6_viv__parameterized41__37: xbip_pipe_v3_0_6_viv__parameterized41
reg__8297: reg__19
reg__6307: reg__6307
case__206: case__12
reg__3783: reg__3783
xbip_pipe_v3_0_6_viv__parameterized3__769: xbip_pipe_v3_0_6_viv__parameterized3
logic__569: logic__569
delay__parameterized0__421: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized31__138: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized0__277: delay__parameterized0
flt_mult_exp__6: flt_mult_exp
delay__parameterized21__19: delay__parameterized21
logic__5525: logic__57
xbip_pipe_v3_0_6_viv__parameterized11__83: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized0__512: delay__parameterized0
reg__5509: reg__5509
reg__4099: reg__4099
xbip_pipe_v3_0_6_viv__parameterized80__9: xbip_pipe_v3_0_6_viv__parameterized80
reg__2824: reg__2824
logic__695: logic__695
delay__parameterized30__2: delay__parameterized30
reg__5300: reg__5300
reg__8145: reg__8145
reg__6547: reg__6547
delay__22: delay
reg__8166: reg__8166
xbip_pipe_v3_0_6_viv__parameterized3__998: xbip_pipe_v3_0_6_viv__parameterized3
reg__4947: reg__4947
compare_eq_im__parameterized0__56: compare_eq_im__parameterized0
logic__3191: logic__224
reg__7378: reg__7378
xbip_pipe_v3_0_6_viv__parameterized15__130: xbip_pipe_v3_0_6_viv__parameterized15
reg__3884: reg__3884
reg__6904: reg__6904
reg__3413: reg__3413
logic__221: logic__221
reg__3991: reg__3991
xbip_pipe_v3_0_6_viv__parameterized33__94: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized41__57: xbip_pipe_v3_0_6_viv__parameterized41
case__638: case__5
logic__3537: logic__221
delay__parameterized52: delay__parameterized52
reg__2256: reg__2256
delay__parameterized42__31: delay__parameterized42
delay__parameterized0__434: delay__parameterized0
case__215: case__3
reg__4928: reg__4928
xbip_pipe_v3_0_6_viv__parameterized3__461: xbip_pipe_v3_0_6_viv__parameterized3
logic__5010: logic__13
reg__1402: reg__1402
logic__615: logic__615
xbip_pipe_v3_0_6_viv__parameterized3__1207: xbip_pipe_v3_0_6_viv__parameterized3
logic__3796: logic__263
logic__3650: logic__237
delay__parameterized23__45: delay__parameterized23
reg__7004: reg__7004
flt_dec_op__1: flt_dec_op
reg__7828: reg__7828
reg__9916: reg__7751
reg__7085: reg__7085
extrom__122: extrom__122
xbip_pipe_v3_0_6_viv__parameterized3__160: xbip_pipe_v3_0_6_viv__parameterized3
logic__4159: logic__244
reg__5559: reg__5559
delay__parameterized0__824: delay__parameterized0
carry_chain__parameterized2__21: carry_chain__parameterized2
reg__1032: reg__1032
carry_chain__parameterized3__34: carry_chain__parameterized3
case__961: case__15
delay__parameterized17__109: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized15__131: xbip_pipe_v3_0_6_viv__parameterized15
logic__4620: logic__100
delay__parameterized20__20: delay__parameterized20
case__529: case__2
reg__3646: reg__3646
logic__2949: logic__171
reg__275: reg__275
xbip_pipe_v3_0_6_viv__parameterized3__1037: xbip_pipe_v3_0_6_viv__parameterized3
case__709: case__24
reg__2417: reg__2417
reg__2368: reg__2368
xbip_pipe_v3_0_6_viv__parameterized37__32: xbip_pipe_v3_0_6_viv__parameterized37
reg__7383: reg__7383
flt_mult__30: flt_mult
L3_up_L2_WEIGHTS_40_rom: L3_up_L2_WEIGHTS_40_rom
case__359: case__17
delay__parameterized30__50: delay__parameterized30
logic__3798: logic__256
keep__796: keep__3
reg__6567: reg__6567
signinv__1: signinv__1
delay__parameterized39__14: delay__parameterized39
L2_up_L1_WEIGHTS_71: L2_up_L1_WEIGHTS_71
muxpart__210: muxpart__4
logic__5060: logic__163
reg__8269: reg__25
xbip_pipe_v3_0_6_viv__parameterized37__33: xbip_pipe_v3_0_6_viv__parameterized37
delay__parameterized17__25: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized7__126: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized88__6: xbip_pipe_v3_0_6_viv__parameterized88
xbip_pipe_v3_0_6_viv__parameterized3__279: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized15__79: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized3__51: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__559: muxpart__10
delay__parameterized0__692: delay__parameterized0
delay__parameterized31__15: delay__parameterized31
delay__parameterized17__76: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized15__177: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized9__152: delay__parameterized9
logic__5076: logic__78
delay__parameterized40__2: delay__parameterized40
xbip_pipe_v3_0_6_viv__parameterized31__199: xbip_pipe_v3_0_6_viv__parameterized31
reg__5457: reg__5457
compare_eq_im__22: compare_eq_im
reg__8935: reg__22
logic__3697: logic__91
keep__604: keep__3
xbip_pipe_v3_0_6_viv__parameterized3__95: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__895: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized15__49: delay__parameterized15
reg__8957: reg__6
logic__1212: logic__1212
delay__parameterized0__936: delay__parameterized0
reg__9574: reg__9
xbip_pipe_v3_0_6_viv__parameterized13__105: xbip_pipe_v3_0_6_viv__parameterized13
reg__6207: reg__6207
logic__2555: logic__263
delay__parameterized29__98: delay__parameterized29
case__1047: case__27
reg__2780: reg__2780
reg__1728: reg__1728
dsp48e1_wrapper__parameterized1__15: dsp48e1_wrapper__parameterized1
carry_chain__parameterized5__4: carry_chain__parameterized5
delay__parameterized15__36: delay__parameterized15
keep__49: keep__10
delay__parameterized4__63: delay__parameterized4
logic__2429: logic__359
reg__4922: reg__4922
xbip_pipe_v3_0_6_viv__parameterized37__23: xbip_pipe_v3_0_6_viv__parameterized37
logic__4435: logic__78
carry_chain__parameterized1__3: carry_chain__parameterized1
datapath__427: datapath__1
delay__parameterized8__14: delay__parameterized8
logic__3301: logic__408
reg__5872: reg__5872
reg__5512: reg__5512
logic__2692: logic__220
logic__1203: logic__1203
case__3: case__3
logic__2627: logic
xbip_pipe_v3_0_6_viv__parameterized51: xbip_pipe_v3_0_6_viv__parameterized51
logic__4275: logic__404
xbip_pipe_v3_0_6_viv__parameterized3__659: xbip_pipe_v3_0_6_viv__parameterized3
reg__668: reg__668
flt_dec_op__15: flt_dec_op
logic__3698: logic__88
muxpart__290: muxpart__2
reg__1852: reg__1852
logic__570: logic__570
logic__625: logic__625
logic__4316: logic__287
delay__parameterized0__121: delay__parameterized0
logic__709: logic__709
logic__2024: logic__176
reg__2529: reg__2529
delay__parameterized0__900: delay__parameterized0
reg__6409: reg__6409
xbip_pipe_v3_0_6_viv__parameterized82__8: xbip_pipe_v3_0_6_viv__parameterized82
delay__parameterized38__39: delay__parameterized38
delay__parameterized13__34: delay__parameterized13
reg__1012: reg__1012
keep: keep
xbip_pipe_v3_0_6_viv__parameterized3__1157: xbip_pipe_v3_0_6_viv__parameterized3
reg__7152: reg__7152
logic__2556: logic__262
xbip_pipe_v3_0_6_viv__parameterized3__327: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__623: delay__parameterized0
keep__336: keep__1
reg__2175: reg__2175
reg__4232: reg__4232
reg__5080: reg__5080
reg__412: reg__412
logic__2790: logic__193
L2_up_L1_WEIGHTS_37_rom: L2_up_L1_WEIGHTS_37_rom
logic__3416: logic__337
reg__2222: reg__2222
logic__565: logic__565
datapath__63: datapath__8
reg__4701: reg__4701
datapath__595: datapath__3
xbip_pipe_v3_0_6_viv__parameterized41__52: xbip_pipe_v3_0_6_viv__parameterized41
xbip_pipe_v3_0_6_viv__parameterized31__167: xbip_pipe_v3_0_6_viv__parameterized31
flt_add_exp_sp__11: flt_add_exp_sp
reg__3073: reg__3073
logic__4108: logic__404
reg__3721: reg__3721
reg__5014: reg__5014
reg__2225: reg__2225
logic__2104: logic__163
delay__parameterized43__11: delay__parameterized43
case__713: case__20
reg__390: reg__390
logic__4615: logic__148
reg__116: reg__116
reg__6024: reg__6024
delay__parameterized16__67: delay__parameterized16
muxpart__269: muxpart
L2_up__GB7: L2_up__GB7
case__45: case__45
logic__3772: logic__128
reg__5813: reg__5813
delay__parameterized48: delay__parameterized48
reg__6678: reg__6678
reg__6833: reg__6833
reg__5805: reg__5805
reg__7082: reg__7082
delay__parameterized13__29: delay__parameterized13
xbip_pipe_v3_0_6_viv__parameterized21__47: xbip_pipe_v3_0_6_viv__parameterized21
reg__138: reg__138
case__1032: case__12
reg__6206: reg__6206
case__345: case__20
xbip_pipe_v3_0_6_viv__parameterized3__953: xbip_pipe_v3_0_6_viv__parameterized3
reg__8773: reg
reg__2631: reg__2631
case__1082: case__3
reg__9393: reg__3
xbip_pipe_v3_0_6_viv__parameterized70__8: xbip_pipe_v3_0_6_viv__parameterized70
xbip_pipe_v3_0_6_viv__parameterized29__97: xbip_pipe_v3_0_6_viv__parameterized29
reg__5516: reg__5516
muxpart__371: muxpart__2
xbip_pipe_v3_0_6_viv__parameterized35__51: xbip_pipe_v3_0_6_viv__parameterized35
reg__9529: reg__31
delay__parameterized0__479: delay__parameterized0
delay__parameterized29__87: delay__parameterized29
reg__3081: reg__3081
logic__1835: logic__148
reg__6624: reg__6624
reg__4712: reg__4712
reg__9672: reg__1
reg__9610: reg__7
logic__3185: logic__245
reg__9807: reg__6
delay__parameterized30__75: delay__parameterized30
reg__5469: reg__5469
floating_point_v7_1_8__29: floating_point_v7_1_8
xbip_pipe_v3_0_6_viv__parameterized3__798: xbip_pipe_v3_0_6_viv__parameterized3
case__281: case__13
xbip_pipe_v3_0_6_viv__parameterized11__159: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized21__18: delay__parameterized21
reg__6293: reg__6293
logic__1912: logic__244
delay__parameterized29__84: delay__parameterized29
reg__9098: reg__7
reg__8917: reg__22
reg__5779: reg__5779
reg__3711: reg__3711
logic__2912: logic__250
reg__8408: reg__6
delay__parameterized45: delay__parameterized45
reg__6439: reg__6439
reg__644: reg__644
delay__parameterized17__48: delay__parameterized17
case__663: case__18
delay__parameterized4__161: delay__parameterized4
logic__5527: logic__48
reg__7642: reg__7642
delay__parameterized5__104: delay__parameterized5
logic__4299: logic__326
reg__8507: reg__2
keep__936: keep__7
reg__2570: reg__2570
delay__parameterized25__17: delay__parameterized25
reg__9424: reg__9
datapath__274: datapath__1
reg__3374: reg__3374
logic__3186: logic__244
xbip_pipe_v3_0_6_viv__parameterized3__780: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized21__52: xbip_pipe_v3_0_6_viv__parameterized21
xbip_pipe_v3_0_6_viv__parameterized11__229: xbip_pipe_v3_0_6_viv__parameterized11
logic__1204: logic__1204
xbip_pipe_v3_0_6_viv__parameterized3__78: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized75: xbip_pipe_v3_0_6_viv__parameterized75
xbip_pipe_v3_0_6_viv__parameterized7__40: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized0__214: delay__parameterized0
delay__parameterized8__123: delay__parameterized8
carry_chain__parameterized3__39: carry_chain__parameterized3
logic__4616: logic__143
flt_dec_op__17: flt_dec_op
reg__2913: reg__2913
keep__675: keep__2
keep__605: keep__2
delay__parameterized50: delay__parameterized50
reg__755: reg__755
logic__5175: logic__244
delay__parameterized0__754: delay__parameterized0
dsp48e1_wrapper__parameterized1__19: dsp48e1_wrapper__parameterized1
reg__7043: reg__7043
xbip_pipe_v3_0_6_viv__parameterized3__1202: xbip_pipe_v3_0_6_viv__parameterized3
reg__4119: reg__4119
delay__parameterized7__4: delay__parameterized7
reg__3855: reg__3855
reg__2119: reg__2119
xbip_pipe_v3_0_6_viv__parameterized3__183: xbip_pipe_v3_0_6_viv__parameterized3
keep__264: keep__3
reg__7509: reg__7509
reg__6824: reg__6824
reg__7073: reg__7073
delay__parameterized30__89: delay__parameterized30
reg__797: reg__797
xbip_pipe_v3_0_6_viv__parameterized3__607: xbip_pipe_v3_0_6_viv__parameterized3
logic__2872: logic__172
reg__9239: reg__25
reg__5811: reg__5811
reg__8435: reg__7
lead_zero_encode_shift__16: lead_zero_encode_shift
reg__5133: reg__5133
logic__5077: logic__77
delay__parameterized8__165: delay__parameterized8
reg__494: reg__494
delay__parameterized4__51: delay__parameterized4
logic__3556: logic__197
delay__parameterized6__80: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized3__772: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized1__23: delay__parameterized1
reg__1778: reg__1778
special_detect__parameterized0__19: special_detect__parameterized0
logic__3536: logic__222
reg__6384: reg__6384
compare_eq_im__parameterized3: compare_eq_im__parameterized3
datapath__284: datapath__8
reg__4567: reg__4567
delay__parameterized25__29: delay__parameterized25
reg__328: reg__328
logic__4268: logic__270
logic__3367: logic__340
logic__1753: logic__340
case__360: case__16
reg__1499: reg__1499
carry_chain__parameterized3__26: carry_chain__parameterized3
delay__parameterized27__61: delay__parameterized27
reg__6471: reg__6471
reg__5178: reg__5178
L2_up_L1_WEIGHTS_80: L2_up_L1_WEIGHTS_80
reg__69: reg__69
keep__591: keep__8
delay__parameterized15__23: delay__parameterized15
delay__parameterized18__57: delay__parameterized18
delay__parameterized7__128: delay__parameterized7
reg__3497: reg__3497
delay__parameterized0__247: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized19__26: xbip_pipe_v3_0_6_viv__parameterized19
xbip_pipe_v3_0_6_viv__parameterized1__66: xbip_pipe_v3_0_6_viv__parameterized1
reg__6084: reg__6084
reg__4891: reg__4891
delay__parameterized40__17: delay__parameterized40
fix_mult__28: fix_mult
reg__3484: reg__3484
logic__4460: logic__224
delay__parameterized15__47: delay__parameterized15
norm_and_round_dsp48e1_sgl__17: norm_and_round_dsp48e1_sgl
reg__9374: reg__12
delay__parameterized11__47: delay__parameterized11
xbip_pipe_v3_0_6_viv__parameterized3__586: xbip_pipe_v3_0_6_viv__parameterized3
reg__4248: reg__4248
reg__7169: reg__7169
xbip_pipe_v3_0_6_viv__parameterized41__39: xbip_pipe_v3_0_6_viv__parameterized41
logic__4709: logic__76
reg__4622: reg__4622
xbip_pipe_v3_0_6_viv__parameterized7__228: xbip_pipe_v3_0_6_viv__parameterized7
muxpart__539: muxpart__4
keep__794: keep__5
reg__2696: reg__2696
reg__8902: reg__6
case__523: case__8
delay__parameterized0__525: delay__parameterized0
delay__parameterized0__83: delay__parameterized0
reg__3325: reg__3325
logic__77: logic__77
delay__parameterized36__59: delay__parameterized36
reg__488: reg__488
keep__337: keep
carry_chain__parameterized3__12: carry_chain__parameterized3
reg__7991: reg__7991
reg__4536: reg__4536
reg__6526: reg__6526
delay__parameterized8__132: delay__parameterized8
logic__4889: logic__408
flt_mult_round__9: flt_mult_round
delay__parameterized15__109: delay__parameterized15
keep__146: keep__3
L2_up_L1_WEIGHTS_42_rom: L2_up_L1_WEIGHTS_42_rom
delay__parameterized15__17: delay__parameterized15
keep__288: keep__3
logic__672: logic__672
logic__3343: logic__287
special_detect__parameterized0__6: special_detect__parameterized0
keep__357: keep__6
reg__9671: reg__2
logic__3189: logic__231
delay__parameterized30__190: delay__parameterized30
reg__216: reg__216
reg__5607: reg__5607
xbip_pipe_v3_0_6_viv__parameterized3__790: xbip_pipe_v3_0_6_viv__parameterized3
reg__486: reg__486
delay__parameterized31__33: delay__parameterized31
reg__2167: reg__2167
logic__2880: logic__138
delay__parameterized14__32: delay__parameterized14
xbip_pipe_v3_0_6_viv__parameterized56__7: xbip_pipe_v3_0_6_viv__parameterized56
delay__parameterized0__384: delay__parameterized0
reg__1622: reg__1622
reg__9891: reg__7764
logic__4511: logic__78
reg__8330: reg__5
reg__6985: reg__6985
reg__2203: reg__2203
xbip_pipe_v3_0_6_viv__parameterized15__152: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized47__38: xbip_pipe_v3_0_6_viv__parameterized47
reg__3867: reg__3867
case__266: case__9
delay__parameterized21__49: delay__parameterized21
case__659: case__3
muxpart__40: muxpart__40
reg__3980: reg__3980
logic__3146: logic__176
reg__3689: reg__3689
delay__parameterized42__9: delay__parameterized42
delay__parameterized18__17: delay__parameterized18
delay__parameterized6__174: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized62__26: xbip_pipe_v3_0_6_viv__parameterized62
delay__parameterized16__63: delay__parameterized16
reg__6244: reg__6244
logic__630: logic__630
reg__1652: reg__1652
xbip_pipe_v3_0_6_viv__parameterized84__3: xbip_pipe_v3_0_6_viv__parameterized84
reg__9024: reg__5
reg__9874: reg__3
logic__4625: logic__85
reg__3006: reg__3006
reg__7289: reg__7289
delay__parameterized4__142: delay__parameterized4
L3_up_L2_WEIGHTS_42_rom: L3_up_L2_WEIGHTS_42_rom
reg__4321: reg__4321
delay__parameterized51: delay__parameterized51
reg__7485: reg__7485
delay__parameterized4__67: delay__parameterized4
reg__392: reg__392
reg__137: reg__137
reg__7355: reg__7355
reg__9115: reg__14
xbip_pipe_v3_0_6_viv__parameterized11__282: xbip_pipe_v3_0_6_viv__parameterized11
logic__3398: logic__398
xbip_pipe_v3_0_6_viv__parameterized3__184: xbip_pipe_v3_0_6_viv__parameterized3
reg__9648: reg__4
L2_up_L1_WEIGHTS_75: L2_up_L1_WEIGHTS_75
logic__2293: logic__256
reg__2019: reg__2019
xbip_pipe_v3_0_6_viv__parameterized3__159: xbip_pipe_v3_0_6_viv__parameterized3
reg__6423: reg__6423
logic__2815: logic__78
reg__4104: reg__4104
case__567: case__27
delay__parameterized11__5: delay__parameterized11
logic__2691: logic__221
reg__2323: reg__2323
xbip_pipe_v3_0_6_viv__parameterized11__248: xbip_pipe_v3_0_6_viv__parameterized11
reg__2605: reg__2605
reg__6949: reg__6949
reg__6079: reg__6079
logic__2207: logic
delay__parameterized9__154: delay__parameterized9
reg__5412: reg__5412
reg__1562: reg__1562
dsp48e1_wrapper__parameterized3__9: dsp48e1_wrapper__parameterized3
xbip_pipe_v3_0_6_viv__parameterized21__11: xbip_pipe_v3_0_6_viv__parameterized21
logic__1487: logic__1487
xbip_pipe_v3_0_6_viv__parameterized3__38: xbip_pipe_v3_0_6_viv__parameterized3
reg__5478: reg__5478
reg__911: reg__911
case__729: case__26
delay__parameterized19__22: delay__parameterized19
delay__parameterized4__95: delay__parameterized4
datapath__564: datapath
logic__4421: logic__153
case__1044: case
reg__9532: reg__28
reg__8805: reg__13
reg__971: reg__971
case__874: case__12
delay__parameterized0__2: delay__parameterized0
delay__parameterized18__130: delay__parameterized18
delay__parameterized50__7: delay__parameterized50
reg__9556: reg__4
delay__parameterized36__130: delay__parameterized36
keep__706: keep__5
delay__parameterized0__425: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized11__183: xbip_pipe_v3_0_6_viv__parameterized11
keep__850: keep__1
delay__parameterized18__37: delay__parameterized18
reg__7000: reg__7000
special_detect__parameterized0__8: special_detect__parameterized0
xbip_pipe_v3_0_6_viv__parameterized7__160: xbip_pipe_v3_0_6_viv__parameterized7
reg__1419: reg__1419
logic__2480: logic__340
reg__5115: reg__5115
xbip_pipe_v3_0_6_viv__parameterized92: xbip_pipe_v3_0_6_viv__parameterized92
reg__7767: reg__7767
reg__1886: reg__1886
reg__8816: reg__4
reg__2123: reg__2123
delay__parameterized3__13: delay__parameterized3
xbip_pipe_v3_0_6_viv__parameterized11__192: xbip_pipe_v3_0_6_viv__parameterized11
reg__3705: reg__3705
logic__1300: logic__1300
compare_eq_im__25: compare_eq_im
delay__parameterized22__22: delay__parameterized22
logic__3484: logic__193
xbip_pipe_v3_0_6_viv__parameterized5__14: xbip_pipe_v3_0_6_viv__parameterized5
dsp48e1_wrapper__24: dsp48e1_wrapper
logic__298: logic__298
reg__4720: reg__4720
xbip_pipe_v3_0_6_viv__parameterized3__1204: xbip_pipe_v3_0_6_viv__parameterized3
reg__183: reg__183
logic__4422: logic__148
xbip_pipe_v3_0_6_viv__parameterized72__19: xbip_pipe_v3_0_6_viv__parameterized72
delay__parameterized17__22: delay__parameterized17
reg__4848: reg__4848
delay__parameterized3: delay__parameterized3
reg__9535: reg__25
L2_up_L1_WEIGHTS_78: L2_up_L1_WEIGHTS_78
logic__2527: logic__340
floating_point_v7_1_8__19: floating_point_v7_1_8
reg__5545: reg__5545
logic__583: logic__583
reg__3135: reg__3135
flt_round_dsp_opt_full__9: flt_round_dsp_opt_full
reg__9387: reg__6
dsp48e1_wrapper__parameterized0__21: dsp48e1_wrapper__parameterized0
datapath__540: datapath__7
reg__810: reg__810
delay__parameterized11__32: delay__parameterized11
logic__378: logic__378
xbip_pipe_v3_0_6_viv__parameterized15__91: xbip_pipe_v3_0_6_viv__parameterized15
reg__648: reg__648
logic__1778: logic__270
reg__348: reg__348
delay__parameterized37__14: delay__parameterized37
reg__6143: reg__6143
xbip_pipe_v3_0_6_viv__parameterized60__19: xbip_pipe_v3_0_6_viv__parameterized60
delay__parameterized33__41: delay__parameterized33
delay__parameterized0__840: delay__parameterized0
logic__5369: logic__398
reg__70: reg__70
reg__1772: reg__1772
reg__5472: reg__5472
reg__441: reg__441
xbip_pipe_v3_0_6_viv__parameterized3__573: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized62: xbip_pipe_v3_0_6_viv__parameterized62
reg__7706: reg__7706
reg__9114: reg__15
reg__979: reg__979
reg__673: reg__673
reg__8389: reg__14
logic__2647: logic__340
delay__parameterized33__133: delay__parameterized33
reg__4756: reg__4756
xbip_pipe_v3_0_6_viv__parameterized49__41: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized3__723: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized21__50: xbip_pipe_v3_0_6_viv__parameterized21
reg__7358: reg__7358
xbip_pipe_v3_0_6_viv__parameterized3__207: xbip_pipe_v3_0_6_viv__parameterized3
reg__7799: reg__7799
extrom__7: extrom__7
delay__parameterized18__47: delay__parameterized18
xbip_pipe_v3_0_6_viv__parameterized3__259: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized37__57: xbip_pipe_v3_0_6_viv__parameterized37
reg__1972: reg__1972
reg__5092: reg__5092
reg__7223: reg__7223
reg__6007: reg__6007
reg__3295: reg__3295
reg__2356: reg__2356
delay__parameterized8__28: delay__parameterized8
logic__128: logic__128
logic__4512: logic__77
xbip_pipe_v3_0_6_viv__parameterized45__11: xbip_pipe_v3_0_6_viv__parameterized45
logic__4195: logic__168
logic__2753: logic__256
xbip_pipe_v3_0_6_viv__parameterized49__53: xbip_pipe_v3_0_6_viv__parameterized49
logic__3266: logic__373
delay__parameterized0__867: delay__parameterized0
reg__9730: reg__3
case__77: case__77
case__297: case__16
reg__1963: reg__1963
keep__704: keep__7
case__905: case
reg__5630: reg__5630
xbip_pipe_v3_0_6_viv__parameterized70: xbip_pipe_v3_0_6_viv__parameterized70
reg__1748: reg__1748
logic__5099: logic__231
logic__5150: logic__82
logic__4459: logic__230
reg__4384: reg__4384
reg__2700: reg__2700
xbip_pipe_v3_0_6_viv__parameterized13__62: xbip_pipe_v3_0_6_viv__parameterized13
logic__4617: logic__138
keep__554: keep__3
reg__6876: reg__6876
delay__parameterized17__40: delay__parameterized17
reg__4758: reg__4758
case__450: case__13
xbip_pipe_v3_0_6_viv__parameterized29__6: xbip_pipe_v3_0_6_viv__parameterized29
reg__500: reg__500
reg__1180: reg__1180
align_add_dsp48e1_sgl__3: align_add_dsp48e1_sgl
delay__parameterized15__119: delay__parameterized15
reg__9209: reg__29
reg__8072: reg__8072
logic__5608: logic__206
reg__6115: reg__6115
reg__2501: reg__2501
delay__parameterized6__140: delay__parameterized6
delay__parameterized4__152: delay__parameterized4
reg__2994: reg__2994
logic__4893: logic__397
logic__1077: logic__1077
reg__4348: reg__4348
case__426: case__18
reg__6862: reg__6862
logic__1689: logic__399
delay__parameterized48__1: delay__parameterized48
reg__9769: reg__4
case__904: case__1
reg__3211: reg__3211
fix_mult__11: fix_mult
reg__9609: reg__4
xbip_pipe_v3_0_6_viv__parameterized53__26: xbip_pipe_v3_0_6_viv__parameterized53
datapath__542: datapath__5
reg__5227: reg__5227
reg__7423: reg__7423
xbip_pipe_v3_0_6_viv__parameterized31__97: xbip_pipe_v3_0_6_viv__parameterized31
muxpart__73: muxpart__73
reg__8575: reg__4
reg__7014: reg__7014
logic__4614: logic__153
logic__2850: logic__209
case__422: case__3
xbip_pipe_v3_0_6_viv__parameterized3__385: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized41__38: xbip_pipe_v3_0_6_viv__parameterized41
logic__696: logic__696
xbip_pipe_v3_0_6_viv__parameterized55__37: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized37__53: xbip_pipe_v3_0_6_viv__parameterized37
reg__9076: reg__7
delay__parameterized32__1: delay__parameterized32
xbip_pipe_v3_0_6_viv__parameterized15__178: xbip_pipe_v3_0_6_viv__parameterized15
reg__6420: reg__6420
case__358: case__18
reg__9112: reg__17
reg__5111: reg__5111
xbip_pipe_v3_0_6_viv__parameterized1__78: xbip_pipe_v3_0_6_viv__parameterized1
flt_dec_op__23: flt_dec_op
logic__499: logic__499
muxpart__202: muxpart__3
flt_div_mant_addsub: flt_div_mant_addsub
delay__parameterized15__145: delay__parameterized15
reg__7818: reg__7818
L3_up_L2_WEIGHTS_38_rom: L3_up_L2_WEIGHTS_38_rom
L2_up__GB9: L2_up__GB9
reg__5617: reg__5617
xbip_pipe_v3_0_6_viv__parameterized19__13: xbip_pipe_v3_0_6_viv__parameterized19
reg__9673: reg
case__518: case__13
xbip_pipe_v3_0_6_viv__parameterized21__35: xbip_pipe_v3_0_6_viv__parameterized21
case__153: case__24
delay__parameterized18__76: delay__parameterized18
reg__5966: reg__5966
xbip_pipe_v3_0_6_viv__parameterized15__153: xbip_pipe_v3_0_6_viv__parameterized15
reg__2152: reg__2152
xbip_pipe_v3_0_6_viv__parameterized3__125: xbip_pipe_v3_0_6_viv__parameterized3
logic__3990: logic__312
delay__parameterized5__77: delay__parameterized5
datapath__530: datapath
xbip_pipe_v3_0_6_viv__parameterized29__135: xbip_pipe_v3_0_6_viv__parameterized29
keep__743: keep__2
reg__276: reg__276
reg__1300: reg__1300
xbip_pipe_v3_0_6_viv__parameterized68__6: xbip_pipe_v3_0_6_viv__parameterized68
muxpart__344: muxpart__3
reg__9526: reg__4
reg__8616: reg__15
reg__2844: reg__2844
delay__parameterized19__21: delay__parameterized19
delay__parameterized34__15: delay__parameterized34
reg__4233: reg__4233
reg__3718: reg__3718
reg__6388: reg__6388
reg__4024: reg__4024
xbip_pipe_v3_0_6_viv__parameterized29__80: xbip_pipe_v3_0_6_viv__parameterized29
flt_dec_op__26: flt_dec_op
reg__2265: reg__2265
delay__parameterized15__163: delay__parameterized15
reg__5159: reg__5159
reg__2495: reg__2495
compare_eq_im__parameterized0__3: compare_eq_im__parameterized0
xbip_pipe_v3_0_6_viv__parameterized5__26: xbip_pipe_v3_0_6_viv__parameterized5
xbip_pipe_v3_0_6_viv__parameterized3__29: xbip_pipe_v3_0_6_viv__parameterized3
logic__1704: logic__352
extrom__124: extrom__124
xbip_pipe_v3_0_6_viv__parameterized80: xbip_pipe_v3_0_6_viv__parameterized80
logic__4946: logic__236
delay__parameterized18__93: delay__parameterized18
logic__675: logic__675
reg__3345: reg__3345
delay__parameterized9__133: delay__parameterized9
reg__3683: reg__3683
logic__339: logic__339
case__208: case__10
logic__2851: logic__208
logic__3694: logic__100
case__590: case__4
keep__130: keep__3
logic__1433: logic__1433
delay__parameterized19__3: delay__parameterized19
reg__650: reg__650
reg__1215: reg__1215
case__728: case__27
delay__parameterized0__328: delay__parameterized0
delay__parameterized9__216: delay__parameterized9
logic__5523: logic__76
reg__3644: reg__3644
reg__6741: reg__6741
reg__9530: reg__30
reg__1795: reg__1795
logic__5668: logic__1106
reg__8287: reg__25
reg__2146: reg__2146
xbip_pipe_v3_0_6_viv__parameterized53__27: xbip_pipe_v3_0_6_viv__parameterized53
xbip_pipe_v3_0_6_viv__parameterized31__123: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized0__455: delay__parameterized0
case__397: case__9
xbip_pipe_v3_0_6_viv__parameterized13__122: xbip_pipe_v3_0_6_viv__parameterized13
carry_chain__parameterized5__15: carry_chain__parameterized5
reg__7184: reg__7184
case__829: case__8
delay__parameterized4__87: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized3__127: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized27__57: delay__parameterized27
reg__3007: reg__3007
xbip_pipe_v3_0_6_viv__parameterized3__539: xbip_pipe_v3_0_6_viv__parameterized3
reg__4555: reg__4555
datapath__133: datapath__6
reg__1641: reg__1641
keep__836: keep__3
reg__6647: reg__6647
reg__6637: reg__6637
xbip_pipe_v3_0_6_viv__parameterized3__168: xbip_pipe_v3_0_6_viv__parameterized3
DNN_up_ap_fadd_3_full_dsp_32__25: DNN_up_ap_fadd_3_full_dsp_32
reg__4177: reg__4177
compare__16: compare
reg__2016: reg__2016
datapath__261: datapath__14
reg__1863: reg__1863
delay__parameterized20__92: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized13__35: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized8__102: delay__parameterized8
delay__parameterized40__1: delay__parameterized40
case__970: case__6
case__1114: case__72
xbip_pipe_v3_0_6_viv__parameterized11__184: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized55__6: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized1__52: xbip_pipe_v3_0_6_viv__parameterized1
reg__6627: reg__6627
delay__parameterized5__86: delay__parameterized5
reg__6071: reg__6071
delay__parameterized2__16: delay__parameterized2
logic__2827: logic__263
muxpart__255: muxpart__2
xbip_pipe_v3_0_6_viv__parameterized3__740: xbip_pipe_v3_0_6_viv__parameterized3
logic__4246: logic__340
xbip_pipe_v3_0_6_viv__parameterized15__108: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized3__547: xbip_pipe_v3_0_6_viv__parameterized3
reg__385: reg__385
xbip_pipe_v3_0_6_viv__parameterized5__10: xbip_pipe_v3_0_6_viv__parameterized5
delay__parameterized39__17: delay__parameterized39
delay__parameterized5__55: delay__parameterized5
delay__parameterized0__231: delay__parameterized0
reg__352: reg__352
xbip_pipe_v3_0_6_viv__parameterized3__1164: xbip_pipe_v3_0_6_viv__parameterized3
logic__301: logic__301
xbip_pipe_v3_0_6_viv__parameterized3__1011: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized19__25: xbip_pipe_v3_0_6_viv__parameterized19
reg__9113: reg__16
reg__4620: reg__4620
muxpart__577: muxpart
delay__parameterized15__84: delay__parameterized15
flt_dec_op__31: flt_dec_op
align_add_dsp48e1_sgl__16: align_add_dsp48e1_sgl
reg__4325: reg__4325
reg__5357: reg__5357
carry_chain__parameterized1__6: carry_chain__parameterized1
reg__3605: reg__3605
delay__parameterized22__26: delay__parameterized22
reg__2616: reg__2616
logic__786: logic__786
reg__6270: reg__6270
logic__4433: logic__82
reg__999: reg__999
flt_add_dsp__30: flt_add_dsp
delay__parameterized20__77: delay__parameterized20
delay__parameterized15__24: delay__parameterized15
logic__4111: logic__397
case__1098: case__15
xbip_pipe_v3_0_6_viv__parameterized3__718: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__13: delay__parameterized0
reg__9315: reg__26
xbip_pipe_v3_0_6_viv__parameterized3__793: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized5__171: delay__parameterized5
L3_up__GB2: L3_up__GB2
DNN_up_std_o: DNN_up_std_o
xbip_pipe_v3_0_6_viv__parameterized3__377: xbip_pipe_v3_0_6_viv__parameterized3
reg__7535: reg__7535
xbip_pipe_v3_0_6_viv__parameterized3__541: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized17__1: xbip_pipe_v3_0_6_viv__parameterized17
logic__2913: logic__245
reg__8652: reg__4
logic__3458: logic__224
reg__4046: reg__4046
logic__4241: logic__364
keep__884: keep__3
flt_round_dsp_opt_full__24: flt_round_dsp_opt_full
flt_add__3: flt_add
reg__5479: reg__5479
xbip_pipe_v3_0_6_viv__parameterized29__13: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized5__8: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized3__1108: xbip_pipe_v3_0_6_viv__parameterized3
reg__1336: reg__1336
xbip_pipe_v3_0_6_viv__parameterized7__162: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized6__65: delay__parameterized6
reg__7621: reg__7621
xbip_pipe_v3_0_6_viv__parameterized60__3: xbip_pipe_v3_0_6_viv__parameterized60
compare__10: compare
reg__9867: reg__6
reg__8005: reg__8005
xbip_pipe_v3_0_6_viv__parameterized35__83: xbip_pipe_v3_0_6_viv__parameterized35
reg__7498: reg__7498
separate_complex_up: separate_complex_up
logic__4853: logic__374
xbip_pipe_v3_0_6_viv__parameterized66__26: xbip_pipe_v3_0_6_viv__parameterized66
logic__2873: logic__171
reg__859: reg__859
xbip_pipe_v3_0_6_viv__parameterized7__138: xbip_pipe_v3_0_6_viv__parameterized7
reg__831: reg__831
delay__parameterized5__161: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized3__261: xbip_pipe_v3_0_6_viv__parameterized3
logic__1918: logic__223
xbip_pipe_v3_0_6_viv__parameterized39__28: xbip_pipe_v3_0_6_viv__parameterized39
delay__parameterized27__33: delay__parameterized27
delay__parameterized23__24: delay__parameterized23
dsp48e1_wrapper__parameterized2__17: dsp48e1_wrapper__parameterized2
xbip_pipe_v3_0_6_viv__parameterized11__317: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized24__8: delay__parameterized24
delay__parameterized6__33: delay__parameterized6
logic__5610: logic__204
delay__parameterized17__16: delay__parameterized17
L2_up_L1_WEIGHTS_0: L2_up_L1_WEIGHTS_0
reg__3576: reg__3576
DNN_up_ap_fmul_2_max_dsp_32__31: DNN_up_ap_fmul_2_max_dsp_32
delay__parameterized4__125: delay__parameterized4
logic__3797: logic__262
xbip_pipe_v3_0_6_viv__parameterized29__40: xbip_pipe_v3_0_6_viv__parameterized29
keep__522: keep__3
logic__987: logic__987
logic__2648: logic__339
logic__1232: logic__1232
reg__7660: reg__7660
logic__3145: logic__191
xbip_pipe_v3_0_6_viv__parameterized55__44: xbip_pipe_v3_0_6_viv__parameterized55
logic__4793: logic__13
reg__6181: reg__6181
datapath__422: datapath__6
reg__6768: reg__6768
logic__688: logic__688
reg__5911: reg__5911
reg__1234: reg__1234
keep__630: keep__13
xbip_pipe_v3_0_6_viv__parameterized55__78: xbip_pipe_v3_0_6_viv__parameterized55
reg__8685: reg__5
logic__4461: logic__223
delay__parameterized6__165: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized3__795: xbip_pipe_v3_0_6_viv__parameterized3
reg__6614: reg__6614
extrom__132: extrom__132
reg__8722: reg__1
logic__1921: logic__220
reg__588: reg__588
keep__611: keep__6
reg__8888: reg__4
reg__8152: reg__8152
logic__3309: logic__384
logic__3513: logic__57
xbip_pipe_v3_0_6_viv__parameterized3__194: xbip_pipe_v3_0_6_viv__parameterized3
reg__1456: reg__1456
delay__parameterized0__856: delay__parameterized0
delay__parameterized11__54: delay__parameterized11
reg__7279: reg__7279
keep__328: keep__3
reg__4242: reg__4242
reg__5981: reg__5981
delay__parameterized17__99: delay__parameterized17
logic__2459: logic__267
reg__3326: reg__3326
reg__2060: reg__2060
reg__6475: reg__6475
reg__6225: reg__6225
reg__3893: reg__3893
logic__3654: logic__224
reg__2176: reg__2176
reg__6333: reg__6333
reg__3186: reg__3186
logic__2294: logic__255
delay__parameterized21__24: delay__parameterized21
DNN_up_LS_data_ram: DNN_up_LS_data_ram
delay__parameterized18__85: delay__parameterized18
xbip_pipe_v3_0_6_viv__parameterized43__44: xbip_pipe_v3_0_6_viv__parameterized43
xbip_pipe_v3_0_6_viv__parameterized13__129: xbip_pipe_v3_0_6_viv__parameterized13
logic__3565: logic__176
reg__3974: reg__3974
signinv__22: signinv
xbip_pipe_v3_0_6_viv__parameterized47__78: xbip_pipe_v3_0_6_viv__parameterized47
delay__parameterized38__29: delay__parameterized38
reg__7125: reg__7125
logic__2793: logic__193
xbip_pipe_v3_0_6_viv__parameterized1__18: xbip_pipe_v3_0_6_viv__parameterized1
delay__parameterized0__928: delay__parameterized0
reg__5374: reg__5374
reg__2552: reg__2552
reg__4736: reg__4736
case__908: case__27
xbip_pipe_v3_0_6_viv__parameterized15__169: xbip_pipe_v3_0_6_viv__parameterized15
reg__6877: reg__6877
reg__5926: reg__5926
delay__parameterized54: delay__parameterized54
logic__945: logic__945
reg__9: reg__9
delay__parameterized30__134: delay__parameterized30
reg__1662: reg__1662
muxpart__244: muxpart__5
case__500: case__12
reg__4408: reg__4408
logic__1489: logic__1489
muxpart__556: muxpart
logic__5641: logic__91
xbip_pipe_v3_0_6_viv__parameterized21__9: xbip_pipe_v3_0_6_viv__parameterized21
datapath__11: datapath__11
reg__2733: reg__2733
special_detect__32: special_detect
reg__876: reg__876
datapath__592: datapath__6
reg__3056: reg__3056
xbip_pipe_v3_0_6_viv__parameterized17__205: xbip_pipe_v3_0_6_viv__parameterized17
reg__7297: reg__7297
logic__4672: logic__203
logic__4699: logic__100
reg__39: reg__39
muxpart__11: muxpart__11
delay__parameterized0__506: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized35__61: xbip_pipe_v3_0_6_viv__parameterized35
logic__1948: logic__168
xbip_pipe_v3_0_6_viv__parameterized3__791: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__185: delay__parameterized0
reg__6854: reg__6854
xbip_pipe_v3_0_6_viv__parameterized3__1167: xbip_pipe_v3_0_6_viv__parameterized3
case__449: case__14
case__163: case__25
logic__5186: logic__213
reg__7716: reg__7716
floating_point_v7_1_8_viv__parameterized1__7: floating_point_v7_1_8_viv__parameterized1
reg__769: reg__769
flt_add_exp_sp__21: flt_add_exp_sp
delay__parameterized0__42: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized72__3: xbip_pipe_v3_0_6_viv__parameterized72
reg__3746: reg__3746
reg__2893: reg__2893
xbip_pipe_v3_0_6_viv__parameterized82: xbip_pipe_v3_0_6_viv__parameterized82
reg__888: reg__888
reg__3068: reg__3068
logic__5666: logic__1106
delay__parameterized8__124: delay__parameterized8
reg__3126: reg__3126
muxpart__265: muxpart__3
delay__parameterized18__68: delay__parameterized18
L2_up_L1_WEIGHTS_86_rom: L2_up_L1_WEIGHTS_86_rom
reg__1675: reg__1675
reg__1592: reg__1592
reg__8684: reg__6
reg__2742: reg__2742
reg__6791: reg__6791
keep__805: keep
xbip_pipe_v3_0_6_viv__parameterized3__724: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized13__131: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized56__26: xbip_pipe_v3_0_6_viv__parameterized56
case__881: case__5
delay__parameterized30__124: delay__parameterized30
reg__5564: reg__5564
xbip_pipe_v3_0_6_viv__parameterized33__7: xbip_pipe_v3_0_6_viv__parameterized33
delay__parameterized10__28: delay__parameterized10
datapath__301: datapath__8
logic__1911: logic__245
reg__1014: reg__1014
logic__5370: logic__397
carry_chain__parameterized1__57: carry_chain__parameterized1
xbip_pipe_v3_0_6_viv__parameterized49__64: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized18__107: delay__parameterized18
reg__2456: reg__2456
reg__8112: reg__8112
reg__30: reg__30
muxpart__534: muxpart__2
reg__854: reg__854
delay__parameterized8__80: delay__parameterized8
reg__3318: reg__3318
reg__7944: reg__7944
logic__2754: logic__255
logic__5611: logic__203
logic__4478: logic__201
delay__parameterized29__99: delay__parameterized29
delay__parameterized5__37: delay__parameterized5
delay__parameterized4__96: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized47__37: xbip_pipe_v3_0_6_viv__parameterized47
muxpart__333: muxpart__10
case__382: case__24
normalize_up_std_in_rom: normalize_up_std_in_rom
delay__parameterized38__48: delay__parameterized38
delay__parameterized0__255: delay__parameterized0
reg__4897: reg__4897
delay__parameterized24__26: delay__parameterized24
reg__9388: reg__6
reg__8751: reg__3
keep__716: keep__7
logic__5678: logic__1099
delay__parameterized10__14: delay__parameterized10
logic__3169: logic__60
reg__4765: reg__4765
xbip_pipe_v3_0_6_viv__parameterized15__58: xbip_pipe_v3_0_6_viv__parameterized15
logic__4112: logic__394
reg__6829: reg__6829
xbip_pipe_v3_0_6_viv__parameterized84: xbip_pipe_v3_0_6_viv__parameterized84
delay__parameterized7__123: delay__parameterized7
reg__5585: reg__5585
reg__1364: reg__1364
reg__6905: reg__6905
xbip_pipe_v3_0_6_viv__parameterized15__90: xbip_pipe_v3_0_6_viv__parameterized15
keep__598: keep__3
logic__1849: logic__77
xbip_pipe_v3_0_6_viv__parameterized3__122: xbip_pipe_v3_0_6_viv__parameterized3
reg__4834: reg__4834
logic__5458: logic__267
reg__3784: reg__3784
logic__3695: logic__97
delay__parameterized11__49: delay__parameterized11
delay__parameterized13__33: delay__parameterized13
logic__5176: logic__237
reg__9575: reg__8
logic__4320: logic__264
logic__4510: logic__79
reg__5998: reg__5998
muxpart__317: muxpart__7
logic__2014: logic__198
datapath__562: datapath__2
logic__610: logic__610
reg__9834: reg__11
reg__7226: reg__7226
reg__5224: reg__5224
L2_up_L1_WEIGHTS_81: L2_up_L1_WEIGHTS_81
reg__5731: reg__5731
keep__705: keep__6
xbip_pipe_v3_0_6_viv__parameterized3__950: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized7__125: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized3__991: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized25__28: xbip_pipe_v3_0_6_viv__parameterized25
delay__parameterized13__18: delay__parameterized13
extrom__29: extrom__29
reg__403: reg__403
delay__parameterized52__3: delay__parameterized52
xbip_pipe_v3_0_6_viv__parameterized3__28: xbip_pipe_v3_0_6_viv__parameterized3
reg__7491: reg__7491
xbip_pipe_v3_0_6_viv__parameterized11__58: xbip_pipe_v3_0_6_viv__parameterized11
carry_chain__parameterized1__19: carry_chain__parameterized1
xbip_pipe_v3_0_6_viv__parameterized11__200: xbip_pipe_v3_0_6_viv__parameterized11
reg__8159: reg__8159
delay__parameterized17__74: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized55__65: xbip_pipe_v3_0_6_viv__parameterized55
logic__3331: logic__306
special_detect__parameterized0__44: special_detect__parameterized0
reg__7684: reg__7684
logic__3310: logic__378
reg__9245: reg__6
reg__6523: reg__6523
datapath__507: datapath__6
floating_point_v7_1_8_viv__5: floating_point_v7_1_8_viv
keep__278: keep__7
reg__4867: reg__4867
xbip_pipe_v3_0_6_viv__parameterized7__229: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized7__220: xbip_pipe_v3_0_6_viv__parameterized7
logic__5181: logic__223
reg__6601: reg__6601
reg__1908: reg__1908
reg__1308: reg__1308
xbip_pipe_v3_0_6_viv__parameterized56: xbip_pipe_v3_0_6_viv__parameterized56
dsp48e1_wrapper__parameterized3__29: dsp48e1_wrapper__parameterized3
logic__2823: logic__22
delay__parameterized22__13: delay__parameterized22
extrom__74: extrom__74
xbip_pipe_v3_0_6_viv__parameterized60__17: xbip_pipe_v3_0_6_viv__parameterized60
reg__2943: reg__2943
logic__5313: logic__206
reg__4274: reg__4274
reg__3003: reg__3003
delay__parameterized0__318: delay__parameterized0
logic__3190: logic__230
flt_div_mant_addsub__parameterized0__3: flt_div_mant_addsub__parameterized0
delay__parameterized6__67: delay__parameterized6
reg__3015: reg__3015
reg__6838: reg__6838
logic__1705: logic__349
delay__parameterized33__97: delay__parameterized33
reg__7276: reg__7276
logic__3282: logic__308
keep__879: keep__2
delay__parameterized0__513: delay__parameterized0
logic__4619: logic__128
delay__parameterized18__43: delay__parameterized18
reg__2209: reg__2209
reg__6777: reg__6777
logic__3696: logic__94
xbip_pipe_v3_0_6_viv__parameterized3__990: xbip_pipe_v3_0_6_viv__parameterized3
logic__624: logic__624
reg__7699: reg__7699
reg__1960: reg__1960
reg__8332: reg__4
case__524: case__7
delay__parameterized30__165: delay__parameterized30
datapath__262: datapath__13
xbip_pipe_v3_0_6_viv__parameterized15__44: xbip_pipe_v3_0_6_viv__parameterized15
delay__17: delay
xbip_pipe_v3_0_6_viv__parameterized70__24: xbip_pipe_v3_0_6_viv__parameterized70
muxpart__203: muxpart__2
delay__parameterized7__72: delay__parameterized7
special_detect__parameterized0__30: special_detect__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__367: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized2__3: delay__parameterized2
case__778: case__29
xbip_pipe_v3_0_6_viv__parameterized31__6: xbip_pipe_v3_0_6_viv__parameterized31
keep__690: keep__3
delay__parameterized5__59: delay__parameterized5
muxpart__595: muxpart__128
delay__parameterized0__819: delay__parameterized0
keep__953: keep__2
logic__833: logic__833
reg__2036: reg__2036
reg__4723: reg__4723
flt_mult__11: flt_mult
xbip_pipe_v3_0_6_viv__parameterized7__127: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized3__50: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized11__289: xbip_pipe_v3_0_6_viv__parameterized11
floating_point_v7_1_8_viv__parameterized1__26: floating_point_v7_1_8_viv__parameterized1
delay__parameterized33__14: delay__parameterized33
reg__5663: reg__5663
xbip_pipe_v3_0_6_viv__parameterized13__33: xbip_pipe_v3_0_6_viv__parameterized13
L3_up_L2_WEIGHTS_14_rom: L3_up_L2_WEIGHTS_14_rom
reg__4522: reg__4522
reg__2835: reg__2835
flt_mult__28: flt_mult
reg__641: reg__641
flt_dec_op__8: flt_dec_op
xbip_pipe_v3_0_6_viv__parameterized47__15: xbip_pipe_v3_0_6_viv__parameterized47
reg__5319: reg__5319
reg__7604: reg__7604
logic__4285: logic__374
reg__6374: reg__6374
logic__2889: logic__82
logic__1916: logic__230
reg__9027: reg__3
delay__parameterized15__13: delay__parameterized15
keep__478: keep__3
logic__2821: logic__48
reg__9825: reg__4
floating_point_v7_1_8_viv__23: floating_point_v7_1_8_viv
reg__8302: reg__12
xbip_pipe_v3_0_6_viv__parameterized23__33: xbip_pipe_v3_0_6_viv__parameterized23
reg__3096: reg__3096
datapath__134: datapath__5
logic__2782: logic__201
delay__parameterized42: delay__parameterized42
xbip_pipe_v3_0_6_viv__parameterized31__160: xbip_pipe_v3_0_6_viv__parameterized31
reg__3901: reg__3901
reg__8606: reg__7
delay__parameterized17__130: delay__parameterized17
reg__2622: reg__2622
reg__9327: reg__18
xbip_pipe_v3_0_6_viv__parameterized11__151: xbip_pipe_v3_0_6_viv__parameterized11
reg__3971: reg__3971
reg__1022: reg__1022
xbip_pipe_v3_0_6_viv__parameterized31__30: xbip_pipe_v3_0_6_viv__parameterized31
logic__500: logic__500
reg__2471: reg__2471
case__74: case__74
logic__3110: logic__244
logic__2646: logic__349
delay__parameterized38__12: delay__parameterized38
case__1041: case__3
logic__4250: logic__335
reg__2440: reg__2440
reg__8810: reg__12
reg__3062: reg__3062
reg__3540: reg__3540
carry_chain__parameterized1__47: carry_chain__parameterized1
case__1099: case__14
reg__7395: reg__7395
case__946: case__11
delay__parameterized7__52: delay__parameterized7
carry_chain__parameterized1__40: carry_chain__parameterized1
reg__9826: reg__4
delay__parameterized5__84: delay__parameterized5
reg__3736: reg__3736
delay__parameterized0__793: delay__parameterized0
logic__2882: logic__128
reg__8860: reg__2
logic__3100: logic__13
reg__903: reg__903
muxpart__106: muxpart__106
xbip_pipe_v3_0_6_viv__parameterized11__155: xbip_pipe_v3_0_6_viv__parameterized11
keep__418: keep__11
delay__parameterized41__29: delay__parameterized41
logic__2557: logic__256
reg__6282: reg__6282
delay__parameterized22__5: delay__parameterized22
logic__4890: logic__404
delay__parameterized0__881: delay__parameterized0
reg__5830: reg__5830
reg__2748: reg__2748
reg__8296: reg__4
xbip_pipe_v3_0_6_viv__parameterized15__133: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized13__130: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized1__54: xbip_pipe_v3_0_6_viv__parameterized1
logic__2813: logic__82
reg__7243: reg__7243
reg__6169: reg__6169
logic__4117: logic__377
logic__1791: logic__245
reg__3485: reg__3485
delay__parameterized6__113: delay__parameterized6
logic__4999: logic__79
reg__1941: reg__1941
reg__681: reg__681
DNN_up_ap_fmul_2_max_dsp_32__10: DNN_up_ap_fmul_2_max_dsp_32
logic__4322: logic__404
xbip_pipe_v3_0_6_viv__parameterized56__27: xbip_pipe_v3_0_6_viv__parameterized56
xbip_pipe_v3_0_6_viv__parameterized3__258: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized17__116: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized49__65: xbip_pipe_v3_0_6_viv__parameterized49
reg__5526: reg__5526
logic__3725: logic__244
reg__2186: reg__2186
special_detect__27: special_detect
reg__5237: reg__5237
reg__6014: reg__6014
reg__1793: reg__1793
fix_mult__30: fix_mult
delay__parameterized5__24: delay__parameterized5
delay__parameterized9__211: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized49__193: xbip_pipe_v3_0_6_viv__parameterized49
keep__342: keep__9
reg__4120: reg__4120
delay__parameterized0__639: delay__parameterized0
DNN_up_ap_fmul_2_max_dsp_32__15: DNN_up_ap_fmul_2_max_dsp_32
logic__574: logic__574
reg__6889: reg__6889
xbip_pipe_v3_0_6_viv__parameterized31__106: xbip_pipe_v3_0_6_viv__parameterized31
reg__2250: reg__2250
case__774: case__22
delay__parameterized10__6: delay__parameterized10
logic__2814: logic__79
datapath__428: datapath
delay__parameterized4__21: delay__parameterized4
keep__927: keep__2
logic__3170: logic__57
logic__827: logic__827
special_detect__20: special_detect
xbip_pipe_v3_0_6_viv__parameterized37__12: xbip_pipe_v3_0_6_viv__parameterized37
reg__4851: reg__4851
logic__4374: logic__255
xbip_pipe_v3_0_6_viv__parameterized41: xbip_pipe_v3_0_6_viv__parameterized41
reg__3277: reg__3277
xbip_pipe_v3_0_6_viv__parameterized17__122: xbip_pipe_v3_0_6_viv__parameterized17
reg__7650: reg__7650
logic__1914: logic__236
datapath__44: datapath__44
logic__4415: logic__176
case__650: case__12
logic__3388: logic__285
reg__5814: reg__5814
case__448: case__15
reg__4030: reg__4030
reg__9726: reg__6
case__36: case__36
delay__parameterized0__192: delay__parameterized0
delay__parameterized15__30: delay__parameterized15
delay__parameterized20__54: delay__parameterized20
delay__parameterized0__750: delay__parameterized0
logic__3656: logic__222
logic__5528: logic__25
case__786: case__21
case__929: case__28
reg__5782: reg__5782
logic__3787: logic__48
delay__parameterized43__5: delay__parameterized43
extrom__102: extrom__102
xbip_pipe_v3_0_6_viv__parameterized49__40: xbip_pipe_v3_0_6_viv__parameterized49
reg__1821: reg__1821
logic__5310: logic__209
reg__4423: reg__4423
floating_point_v7_1_8_viv__9: floating_point_v7_1_8_viv
fix_mult__18: fix_mult
reg__6042: reg__6042
xbip_pipe_v3_0_6_viv__parameterized7__130: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized88__5: xbip_pipe_v3_0_6_viv__parameterized88
logic__5087: logic
reg__5513: reg__5513
case__227: case__10
delay__parameterized15__67: delay__parameterized15
case__984: case__11
logic__5000: logic__78
reg__6598: reg__6598
reg__7713: reg__7713
fix_mult_dsp48e1_sgl__8: fix_mult_dsp48e1_sgl
reg__4900: reg__4900
xbip_pipe_v3_0_6_viv__parameterized47__31: xbip_pipe_v3_0_6_viv__parameterized47
reg__4997: reg__4997
case__910: case__25
reg__161: reg__161
reg__7300: reg__7300
logic__3773: logic__100
delay__parameterized43: delay__parameterized43
reg__8548: reg__11
reg__7175: reg__7175
logic__3485: logic__191
xbip_pipe_v3_0_6_viv__parameterized17__61: xbip_pipe_v3_0_6_viv__parameterized17
datapath__260: datapath__15
delay__parameterized0__390: delay__parameterized0
reg__7631: reg__7631
reg__5636: reg__5636
reg__2845: reg__2845
reg__3053: reg__3053
xbip_pipe_v3_0_6_viv__parameterized3__67: xbip_pipe_v3_0_6_viv__parameterized3
case__928: case__29
reg__4966: reg__4966
reg__1515: reg__1515
reg__6716: reg__6716
reg__8695: reg__15
reg__4842: reg__4842
xbip_pipe_v3_0_6_viv__parameterized7__74: xbip_pipe_v3_0_6_viv__parameterized7
reg__7722: reg__7722
reg__9513: reg__29
reg__5502: reg__5502
delay__parameterized15__93: delay__parameterized15
reg__1349: reg__1349
datapath__584: datapath__14
reg__600: reg__600
delay__parameterized12__29: delay__parameterized12
xbip_pipe_v3_0_6_viv__parameterized3__796: xbip_pipe_v3_0_6_viv__parameterized3
reg__3443: reg__3443
reg__118: reg__118
logic__3555: logic__198
case__137: case__29
logic__4365: logic__270
logic__1913: logic__237
delay__34: delay
delay__parameterized0__210: delay__parameterized0
keep__610: keep__7
delay__parameterized21__65: delay__parameterized21
datapath__596: datapath__2
xbip_pipe_v3_0_6_viv__parameterized3__1145: xbip_pipe_v3_0_6_viv__parameterized3
reg__1332: reg__1332
xbip_pipe_v3_0_6_viv__parameterized9__67: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized36__100: delay__parameterized36
muxpart__329: muxpart__7
signinv__13: signinv
floating_point_v7_1_8_viv__parameterized1__19: floating_point_v7_1_8_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized53__16: xbip_pipe_v3_0_6_viv__parameterized53
delay__parameterized16__85: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized9__55: xbip_pipe_v3_0_6_viv__parameterized9
reg__583: reg__583
logic__620: logic__620
case__664: case__17
delay__parameterized7__53: delay__parameterized7
reg__691: reg__691
reg__7195: reg__7195
case__171: case__17
reg__1648: reg__1648
xbip_pipe_v3_0_6_viv__parameterized7__102: xbip_pipe_v3_0_6_viv__parameterized7
logic__2303: logic__230
reg__4686: reg__4686
case__110: case__110
keep__691: keep__2
delay__parameterized9__7: delay__parameterized9
logic__2102: logic__171
delay__72: delay
xbip_pipe_v3_0_6_viv__parameterized21__55: xbip_pipe_v3_0_6_viv__parameterized21
keep__707: keep__4
delay__parameterized21__66: delay__parameterized21
dsp48e1_wrapper__parameterized1__12: dsp48e1_wrapper__parameterized1
xbip_pipe_v3_0_6_viv__parameterized3__378: xbip_pipe_v3_0_6_viv__parameterized3
reg__5894: reg__5894
case__130: case__130
keep__631: keep__12
case__660: case__2
xbip_pipe_v3_0_6_viv__parameterized3__79: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized32__22: delay__parameterized32
reg__9275: reg__30
reg__1225: reg__1225
logic__2216: logic__244
delay__parameterized15__159: delay__parameterized15
delay__parameterized33__93: delay__parameterized33
extrom__105: extrom__105
logic__2888: logic__85
logic__1915: logic__231
reg__3835: reg__3835
xbip_pipe_v3_0_6_viv__parameterized3__386: xbip_pipe_v3_0_6_viv__parameterized3
reg__3124: reg__3124
logic__3101: logic
reg__3571: reg__3571
delay__parameterized30__132: delay__parameterized30
logic__2448: logic__298
logic__5177: logic__236
keep__821: keep__2
logic__604: logic__604
logic__1353: logic__1353
reg__4611: reg__4611
logic__3155: logic__138
keep__799: keep__2
special_detect__51: special_detect
delay__parameterized23__27: delay__parameterized23
reg__9639: reg__4
reg__4458: reg__4458
delay__parameterized20__30: delay__parameterized20
reg__6017: reg__6017
reg__3596: reg__3596
xbip_pipe_v3_0_6_viv__parameterized15__172: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized9__113: delay__parameterized9
delay__parameterized9__50: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized31__78: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized12__21: delay__parameterized12
logic__4113: logic__388
logic__1478: logic__1478
DNN_up_fmul_32ns_ibs__15: DNN_up_fmul_32ns_ibs
logic__3332: logic__303
logic__2215: logic__245
delay__parameterized16__17: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized29__129: xbip_pipe_v3_0_6_viv__parameterized29
reg__9257: reg__11
reg__8672: reg__11
logic__1719: logic__302
logic__632: logic__632
xbip_pipe_v3_0_6_viv__parameterized9__165: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized43__14: xbip_pipe_v3_0_6_viv__parameterized43
delay__parameterized0__806: delay__parameterized0
reg__2431: reg__2431
logic__4870: logic__308
keep__551: keep__2
keep__523: keep__2
reg__1757: reg__1757
logic__5312: logic__207
delay__parameterized9__83: delay__parameterized9
reg__9515: reg__27
reg__589: reg__589
case__753: case__13
delay__parameterized4__128: delay__parameterized4
delay__parameterized36__35: delay__parameterized36
logic__2806: logic__128
delay__parameterized0__588: delay__parameterized0
reg__3632: reg__3632
xbip_pipe_v3_0_6_viv__parameterized33__76: xbip_pipe_v3_0_6_viv__parameterized33
delay__parameterized9__207: delay__parameterized9
reg__7807: reg__7807
reg__6097: reg__6097
case__56: case__56
reg__4500: reg__4500
xbip_pipe_v3_0_6_viv__parameterized55__98: xbip_pipe_v3_0_6_viv__parameterized55
delay__parameterized33__65: delay__parameterized33
case__434: case__10
reg__3987: reg__3987
delay__parameterized0__297: delay__parameterized0
logic__5612: logic__202
L2_up_L1_WEIGHTS_1: L2_up_L1_WEIGHTS_1
xbip_pipe_v3_0_6_viv__parameterized3__1013: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__68: xbip_pipe_v3_0_6_viv__parameterized3
logic__4420: logic__158
xbip_pipe_v3_0_6_viv__parameterized3__302: xbip_pipe_v3_0_6_viv__parameterized3
flt_add_exp_sp__25: flt_add_exp_sp
muxpart__440: muxpart__8
delay__parameterized9__185: delay__parameterized9
delay__parameterized8__110: delay__parameterized8
reg__5973: reg__5973
xbip_pipe_v3_0_6_viv__parameterized3__1249: xbip_pipe_v3_0_6_viv__parameterized3
DNN_up_ap_fmul_2_max_dsp_32__11: DNN_up_ap_fmul_2_max_dsp_32
dsp48e1_wrapper__parameterized3__13: dsp48e1_wrapper__parameterized3
delay__parameterized0__898: delay__parameterized0
compare_eq_im__parameterized1__6: compare_eq_im__parameterized1
delay__parameterized6__195: delay__parameterized6
logic__4854: logic__373
reg__5204: reg__5204
logic__3410: logic__359
reg__9242: reg__22
delay__parameterized36__2: delay__parameterized36
datapath__587: datapath__11
delay__parameterized36__32: delay__parameterized36
reg__1119: reg__1119
special_detect__parameterized0__63: special_detect__parameterized0
logic__3701: logic__79
reg__2847: reg__2847
reg__1611: reg__1611
logic__5402: logic__290
reg__3907: reg__3907
reg__6098: reg__6098
keep__279: keep__6
muxpart__280: muxpart__4
keep__389: keep
extrom__91: extrom__91
datapath__287: datapath__5
xbip_pipe_v3_0_6_viv__parameterized13__8: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized3__755: xbip_pipe_v3_0_6_viv__parameterized3
reg__2478: reg__2478
logic__2561: logic__250
logic__3806: logic__236
xbip_pipe_v3_0_6_viv__parameterized3__854: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized7__21: delay__parameterized7
delay__parameterized30__14: delay__parameterized30
reg__388: reg__388
case__381: case__25
xbip_pipe_v3_0_6_viv__parameterized60__32: xbip_pipe_v3_0_6_viv__parameterized60
keep__692: keep__3
delay__parameterized30__100: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized11__186: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized55__104: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized15__40: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized2__5: delay__parameterized2
reg__217: reg__217
reg__6958: reg__6958
compare_eq_im__parameterized0__5: compare_eq_im__parameterized0
keep__270: keep__3
delay__parameterized21__53: delay__parameterized21
xbip_pipe_v3_0_6_viv__parameterized17__178: xbip_pipe_v3_0_6_viv__parameterized17
reg__5794: reg__5794
delay__parameterized0__458: delay__parameterized0
extrom__86: extrom__86
keep__121: keep__6
logic__3700: logic__82
delay__parameterized18__82: delay__parameterized18
reg__7806: reg__7806
datapath__548: datapath__16
reg__3828: reg__3828
logic__1345: logic__1345
xbip_pipe_v3_0_6_viv__parameterized33__44: xbip_pipe_v3_0_6_viv__parameterized33
reg__9363: reg__3
flt_dec_op_lat__11: flt_dec_op_lat
delay__parameterized31__22: delay__parameterized31
reg__8729: reg__8
reg__1074: reg__1074
xbip_pipe_v3_0_6_viv__parameterized3__1205: xbip_pipe_v3_0_6_viv__parameterized3
reg__1390: reg__1390
reg__8787: reg__18
extrom__94: extrom__94
case__299: case__14
xbip_pipe_v3_0_6_viv__parameterized49__103: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized38__34: delay__parameterized38
xbip_pipe_v3_0_6_viv__parameterized3__1253: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__753: delay__parameterized0
datapath__65: datapath__6
delay__parameterized0__383: delay__parameterized0
reg__3237: reg__3237
delay__parameterized36__54: delay__parameterized36
reg__8462: reg__4
delay__parameterized0__55: delay__parameterized0
logic__676: logic__676
delay__parameterized18__33: delay__parameterized18
logic__4626: logic__82
logic__3029: logic__255
delay__parameterized4__81: delay__parameterized4
logic__5182: logic__222
reg__8549: reg__4
reg__817: reg__817
xbip_pipe_v3_0_6_viv__parameterized15__46: xbip_pipe_v3_0_6_viv__parameterized15
flt_mult__10: flt_mult
compare_eq_im__parameterized1__4: compare_eq_im__parameterized1
delay__parameterized14__20: delay__parameterized14
reg__8952: reg__23
L2_up_L1_WEIGHTS_79_rom: L2_up_L1_WEIGHTS_79_rom
delay__parameterized6__181: delay__parameterized6
case__302: case__11
reg__8444: reg__3
reg__6695: reg__6695
delay__parameterized11__56: delay__parameterized11
reg__9223: reg__19
reg__6400: reg__6400
delay__parameterized9__80: delay__parameterized9
logic__4794: logic
xbip_pipe_v3_0_6_viv__parameterized7__128: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized55__83: xbip_pipe_v3_0_6_viv__parameterized55
floating_point_v7_1_8_viv__parameterized1__3: floating_point_v7_1_8_viv__parameterized1
reg__432: reg__432
reg__5896: reg__5896
reg__4308: reg__4308
logic__5498: logic__194
xbip_pipe_v3_0_6_viv__parameterized11__232: xbip_pipe_v3_0_6_viv__parameterized11
reg__2982: reg__2982
reg__9375: reg__11
delay__parameterized8__104: delay__parameterized8
delay__parameterized32__3: delay__parameterized32
reg__3758: reg__3758
reg__2777: reg__2777
delay__parameterized52__5: delay__parameterized52
delay__parameterized55: delay__parameterized55
reg__2675: reg__2675
xbip_pipe_v3_0_6_viv__parameterized3__911: xbip_pipe_v3_0_6_viv__parameterized3
logic__3460: logic__222
reg__8019: reg__8019
reg__2170: reg__2170
delay__parameterized31__14: delay__parameterized31
delay__parameterized0__745: delay__parameterized0
logic__78: logic__78
reg__1744: reg__1744
logic__5208: logic__176
reg__7558: reg__7558
delay__parameterized27__37: delay__parameterized27
logic__2189: logic__97
reg__8060: reg__8060
reg__618: reg__618
reg__4909: reg__4909
delay__parameterized27__69: delay__parameterized27
reg__9459: reg__8
carry_chain__parameterized1__10: carry_chain__parameterized1
logic__3415: logic__339
logic__2428: logic__364
reg__4732: reg__4732
reg__2362: reg__2362
reg__4223: reg__4223
reg__7086: reg__7086
reg__3386: reg__3386
reg__9421: reg__12
reg__2266: reg__2266
extrom__78: extrom__78
flt_dec_op_lat__27: flt_dec_op_lat
xbip_pipe_v3_0_6_viv__parameterized17__204: xbip_pipe_v3_0_6_viv__parameterized17
reg__3037: reg__3037
reg__9562: reg__17
xbip_pipe_v3_0_6_viv__parameterized9__105: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized3__126: xbip_pipe_v3_0_6_viv__parameterized3
keep__880: keep__3
logic__4356: logic__291
xbip_pipe_v3_0_6_viv__parameterized47__76: xbip_pipe_v3_0_6_viv__parameterized47
logic__4565: logic__267
reg__8237: reg__7
logic__3702: logic__78
xbip_pipe_v3_0_6_viv__parameterized9__63: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized3__1180: xbip_pipe_v3_0_6_viv__parameterized3
logic__1180: logic__1180
reg__5428: reg__5428
xbip_pipe_v3_0_6_viv__parameterized3__39: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized15__162: delay__parameterized15
case__69: case__69
logic__5183: logic__221
delay__parameterized30__17: delay__parameterized30
delay__parameterized7__114: delay__parameterized7
reg__1216: reg__1216
reg__408: reg__408
delay__parameterized20__58: delay__parameterized20
delay__parameterized36__147: delay__parameterized36
muxpart__540: muxpart__3
logic__623: logic__623
datapath__106: datapath__16
logic__2652: logic__327
logic__2101: logic__172
xbip_pipe_v3_0_6_viv__parameterized29__79: xbip_pipe_v3_0_6_viv__parameterized29
reg__7827: reg__7827
delay__parameterized0__809: delay__parameterized0
logic__911: logic__911
reg__7322: reg__7322
keep__952: keep__3
flt_mult__18: flt_mult
xbip_pipe_v3_0_6_viv__parameterized3__208: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized51__26: xbip_pipe_v3_0_6_viv__parameterized51
reg__8490: reg__10
reg__1492: reg__1492
logic__4115: logic__384
xbip_pipe_v3_0_6_viv__parameterized31__189: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized18__77: delay__parameterized18
reg__7663: reg__7663
special_detect__parameterized0__20: special_detect__parameterized0
logic__5493: logic__199
muxpart__418: muxpart__2
reg__2385: reg__2385
delay__parameterized6__21: delay__parameterized6
keep__120: keep__7
delay__parameterized0__718: delay__parameterized0
special_detect__1: special_detect
logic__2914: logic__244
delay__parameterized49: delay__parameterized49
delay__parameterized9__142: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized11__123: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized3__1173: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__561: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__245: muxpart__4
reg__531: reg__531
delay__parameterized7__132: delay__parameterized7
case__95: case__95
logic__2302: logic__231
logic__1723: logic__290
reg__6493: reg__6493
datapath__423: datapath__5
reg__3781: reg__3781
reg__8913: reg__26
reg__6243: reg__6243
logic__826: logic__826
muxpart__588: muxpart__4
datapath__541: datapath__6
reg__5116: reg__5116
reg__1095: reg__1095
reg__1031: reg__1031
reg__5134: reg__5134
logic__5152: logic__78
reg__2557: reg__2557
reg__722: reg__722
logic__5494: logic__198
reg__7768: reg__7768
logic__1919: logic__222
reg__1552: reg__1552
carry_chain__23: carry_chain
xbip_pipe_v3_0_6_viv__parameterized55__54: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized55__129: xbip_pipe_v3_0_6_viv__parameterized55
reg__6290: reg__6290
datapath__136: datapath__3
logic__1488: logic__1488
logic__3459: logic__223
xbip_pipe_v3_0_6_viv__parameterized47__74: xbip_pipe_v3_0_6_viv__parameterized47
xbip_pipe_v3_0_6_viv__parameterized11__61: xbip_pipe_v3_0_6_viv__parameterized11
keep__211: keep__6
reg__6981: reg__6981
datapath__378: datapath__16
keep__178: keep__3
delay__parameterized19__34: delay__parameterized19
xbip_pipe_v3_0_6_viv__parameterized9__167: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized7__16: xbip_pipe_v3_0_6_viv__parameterized7
reg__9534: reg__26
delay__parameterized42__5: delay__parameterized42
reg__6442: reg__6442
L2_up_L1_WEIGHTS_76: L2_up_L1_WEIGHTS_76
logic__5640: logic__94
reg__7544: reg__7544
reg__9591: reg__1
reg__6370: reg__6370
reg__6356: reg__6356
logic__4158: logic__245
delay__parameterized0__353: delay__parameterized0
logic__3199: logic__211
delay__parameterized8__45: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized11__57: xbip_pipe_v3_0_6_viv__parameterized11
reg__9545: reg__18
reg__5360: reg__5360
delay__parameterized2__25: delay__parameterized2
delay__parameterized38__14: delay__parameterized38
reg__7614: reg__7614
delay__parameterized7__40: delay__parameterized7
datapath__598: datapath
reg__3491: reg__3491
reg__7814: reg__7814
reg__4773: reg__4773
delay__parameterized38__58: delay__parameterized38
reg__3069: reg__3069
xbip_pipe_v3_0_6_viv__parameterized1__20: xbip_pipe_v3_0_6_viv__parameterized1
delay__62: delay
reg__3091: reg__3091
reg__357: reg__357
reg__2571: reg__2571
reg__502: reg__502
logic__5311: logic__208
logic__4249: logic__336
delay__parameterized20__26: delay__parameterized20
reg__9434: reg__12
reg__5560: reg__5560
reg__6744: reg__6744
logic__4110: logic__398
reg__2654: reg__2654
xbip_pipe_v3_0_6_viv__parameterized3__719: xbip_pipe_v3_0_6_viv__parameterized3
reg__901: reg__901
reg__3898: reg__3898
datapath__586: datapath__12
reg__8093: reg__8093
reg__4378: reg__4378
reg__7340: reg__7340
datapath__120: datapath__2
case__1005: case__9
reg__2007: reg__2007
reg__9893: reg__7762
reg__7319: reg__7319
muxpart__416: muxpart__6
carry_chain__parameterized1__42: carry_chain__parameterized1
keep__132: keep__1
delay__parameterized0__872: delay__parameterized0
delay__parameterized19__29: delay__parameterized19
logic__4479: logic__200
delay__parameterized9__51: delay__parameterized9
logic__3265: logic__374
xbip_pipe_v3_0_6_viv__parameterized9__54: xbip_pipe_v3_0_6_viv__parameterized9
logic__3653: logic__230
delay__parameterized30__12: delay__parameterized30
reg__3881: reg__3881
reg__1426: reg__1426
keep__187: keep
xbip_pipe_v3_0_6_viv__parameterized9__60: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized70__22: xbip_pipe_v3_0_6_viv__parameterized70
keep__265: keep__2
xbip_pipe_v3_0_6_viv__parameterized56__24: xbip_pipe_v3_0_6_viv__parameterized56
case__300: case__13
xbip_pipe_v3_0_6_viv__parameterized11__271: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized15__123: xbip_pipe_v3_0_6_viv__parameterized15
reg__6847: reg__6847
logic__5623: logic__176
xbip_pipe_v3_0_6_viv__parameterized31__149: xbip_pipe_v3_0_6_viv__parameterized31
logic__764: logic__764
xbip_pipe_v3_0_6_viv__parameterized29__31: xbip_pipe_v3_0_6_viv__parameterized29
muxpart__55: muxpart__55
reg__2625: reg__2625
flt_mult_round__30: flt_mult_round
xbip_pipe_v3_0_6_viv__parameterized23__26: xbip_pipe_v3_0_6_viv__parameterized23
xbip_pipe_v3_0_6_viv__parameterized11__1: xbip_pipe_v3_0_6_viv__parameterized11
muxpart__212: muxpart__2
datapath__6: datapath__6
xbip_pipe_v3_0_6_viv__parameterized13__23: xbip_pipe_v3_0_6_viv__parameterized13
reg__8846: reg__4
delay__parameterized9__165: delay__parameterized9
logic__3554: logic__199
reg__7397: reg__7397
logic__1920: logic__221
reg__6025: reg__6025
reg__8396: reg__11
reg__4617: reg__4617
reg__9700: reg__7
reg__9485: reg__12
logic__1610: logic__1610
logic__2881: logic__133
reg__9852: reg__8
xbip_pipe_v3_0_6_viv__parameterized3__909: xbip_pipe_v3_0_6_viv__parameterized3
case__335: case__19
xbip_pipe_v3_0_6_viv__parameterized7__226: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized3__1174: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized30__130: delay__parameterized30
logic__5632: logic__153
reg__6424: reg__6424
xbip_pipe_v3_0_6_viv__parameterized3__464: xbip_pipe_v3_0_6_viv__parameterized3
logic__4881: logic__287
reg__1325: reg__1325
delay__parameterized42__14: delay__parameterized42
xbip_pipe_v3_0_6_viv__parameterized29__41: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized9__26: delay__parameterized9
delay__parameterized14__28: delay__parameterized14
reg__9099: reg__6
reg__1583: reg__1583
xbip_pipe_v3_0_6_viv__parameterized51__17: xbip_pipe_v3_0_6_viv__parameterized51
logic__2653: logic__326
case__123: case__123
reg__9862: reg__4
reg__2959: reg__2959
case__298: case__15
reg__4802: reg__4802
reg__9555: reg__4
reg__1893: reg__1893
case__53: case__53
logic__4434: logic__79
reg__2425: reg__2425
delay__32: delay
logic__5386: logic__339
reg__3638: reg__3638
reg__1595: reg__1595
xbip_pipe_v3_0_6_viv__parameterized3__792: xbip_pipe_v3_0_6_viv__parameterized3
keep__681: keep__6
delay__parameterized0__329: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized15__157: xbip_pipe_v3_0_6_viv__parameterized15
case__205: case__13
logic__3699: logic__85
extrom__69: extrom__69
reg__2100: reg__2100
delay__parameterized0__575: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized41__47: xbip_pipe_v3_0_6_viv__parameterized41
reg__5505: reg__5505
xbip_pipe_v3_0_6_viv__parameterized11__53: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized36__25: delay__parameterized36
datapath__119: datapath__3
xbip_pipe_v3_0_6_viv__parameterized45__33: xbip_pipe_v3_0_6_viv__parameterized45
xbip_pipe_v3_0_6_viv__parameterized49__171: xbip_pipe_v3_0_6_viv__parameterized49
reg__7733: reg__7733
delay__parameterized5__169: delay__parameterized5
reg__1672: reg__1672
logic__2750: logic
xbip_pipe_v3_0_6_viv__parameterized3__1107: xbip_pipe_v3_0_6_viv__parameterized3
case__361: case__15
logic__3296: logic__287
reg__4431: reg__4431
logic__3655: logic__223
reg__1172: reg__1172
reg__2200: reg__2200
reg__7332: reg__7332
reg__3714: reg__3714
muxpart__251: muxpart__8
delay__parameterized34__23: delay__parameterized34
keep__384: keep__3
reg__1829: reg__1829
delay__parameterized16__92: delay__parameterized16
special_detect__54: special_detect
reg__4372: reg__4372
delay__parameterized21__45: delay__parameterized21
reg__5674: reg__5674
case__508: case__4
reg__9303: reg__21
xbip_pipe_v3_0_6_viv__parameterized82__5: xbip_pipe_v3_0_6_viv__parameterized82
logic__1947: logic__171
logic__3470: logic__207
delay__parameterized18__104: delay__parameterized18
keep__680: keep__7
dsp48e1_wrapper__parameterized2__24: dsp48e1_wrapper__parameterized2
reg__4920: reg__4920
xbip_pipe_v3_0_6_viv__parameterized3__383: xbip_pipe_v3_0_6_viv__parameterized3
reg__5473: reg__5473
xbip_pipe_v3_0_6_viv__parameterized17__60: xbip_pipe_v3_0_6_viv__parameterized17
reg__5943: reg__5943
reg__7400: reg__7400
carry_chain__parameterized5__19: carry_chain__parameterized5
reg__8320: reg__8
keep__550: keep__3
logic__3799: logic__255
delay__parameterized8__92: delay__parameterized8
logic__4891: logic__399
datapath__463: datapath__16
special_detect__15: special_detect
reg__3556: reg__3556
datapath__425: datapath__3
reg__5786: reg__5786
reg__294: reg__294
case__568: case__26
muxpart__78: muxpart__78
logic__3430: logic__291
reg__4876: reg__4876
logic__3281: logic__312
xbip_pipe_v3_0_6_viv__parameterized3__141: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized47__93: xbip_pipe_v3_0_6_viv__parameterized47
xbip_pipe_v3_0_6_viv__parameterized9__191: xbip_pipe_v3_0_6_viv__parameterized9
reg__6294: reg__6294
case__260: case__15
delay__parameterized0__810: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized15__53: xbip_pipe_v3_0_6_viv__parameterized15
reg__1572: reg__1572
keep__438: keep__11
reg__6648: reg__6648
compare_eq_im__parameterized0__64: compare_eq_im__parameterized0
reg__3625: reg__3625
reg__4453: reg__4453
xbip_pipe_v3_0_6_viv__parameterized13__36: xbip_pipe_v3_0_6_viv__parameterized13
signinv__21: signinv
delay__parameterized9__135: delay__parameterized9
logic__2191: logic__91
xbip_pipe_v3_0_6_viv__parameterized13__88: xbip_pipe_v3_0_6_viv__parameterized13
reg__9423: reg__10
delay__parameterized15__41: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized27__26: xbip_pipe_v3_0_6_viv__parameterized27
delay__parameterized24__4: delay__parameterized24
reg__3873: reg__3873
muxpart__19: muxpart__19
reg__1226: reg__1226
logic__1262: logic__1262
delay__parameterized18__11: delay__parameterized18
delay__parameterized7__5: delay__parameterized7
reg__9165: reg__6
reg__5886: reg__5886
reg__6771: reg__6771
muxpart__289: muxpart__3
reg__162: reg__162
datapath__135: datapath__4
reg__8580: reg__29
compare_eq_im__parameterized0__33: compare_eq_im__parameterized0
case__1002: case__12
reg__2904: reg__2904
reg__2739: reg__2739
xbip_pipe_v3_0_6_viv__parameterized29__132: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized5__19: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized3__463: xbip_pipe_v3_0_6_viv__parameterized3
logic__2018: logic__194
reg__6796: reg__6796
keep__343: keep__8
case__652: case__10
delay__parameterized0__15: delay__parameterized0
reg__5671: reg__5671
reg__552: reg__552
xbip_pipe_v3_0_6_viv__parameterized3__181: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized47__50: xbip_pipe_v3_0_6_viv__parameterized47
reg__9536: reg__24
reg__9626: reg__15
logic__715: logic__715
case__537: case__24
reg__2878: reg__2878
xbip_pipe_v3_0_6_viv__parameterized21__53: xbip_pipe_v3_0_6_viv__parameterized21
dsp48e1_wrapper__parameterized2__13: dsp48e1_wrapper__parameterized2
reg__3228: reg__3228
case__802: case__16
logic__1341: logic__1341
datapath__583: datapath__15
keep__599: keep__2
reg__6263: reg__6263
reg__8769: reg__5
compare_eq_im__parameterized1__54: compare_eq_im__parameterized1
reg__3583: reg__3583
reg__8216: reg__8216
delay__parameterized38__13: delay__parameterized38
reg__5184: reg__5184
reg__8312: reg__8
reg__2357: reg__2357
reg__8018: reg__8018
delay__parameterized27__6: delay__parameterized27
delay__parameterized23__43: delay__parameterized23
reg__1309: reg__1309
delay__parameterized1__19: delay__parameterized1
delay__parameterized4__75: delay__parameterized4
logic__3803: logic__245
delay__parameterized0__628: delay__parameterized0
logic__4300: logic__321
xbip_pipe_v3_0_6_viv__parameterized29__15: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized0: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized31__205: xbip_pipe_v3_0_6_viv__parameterized31
logic__1076: logic__1076
xbip_pipe_v3_0_6_viv__parameterized66__3: xbip_pipe_v3_0_6_viv__parameterized66
logic__1558: logic__1558
xbip_pipe_v3_0_6_viv__parameterized3__499: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized31__46: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized7__189: xbip_pipe_v3_0_6_viv__parameterized7
reg__3428: reg__3428
xbip_pipe_v3_0_6_viv__parameterized17__127: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized0__470: delay__parameterized0
reg__510: reg__510
delay__parameterized11__53: delay__parameterized11
case__522: case__9
xbip_pipe_v3_0_6_viv__parameterized68__26: xbip_pipe_v3_0_6_viv__parameterized68
delay__parameterized36__78: delay__parameterized36
delay__parameterized20__64: delay__parameterized20
reg__9298: reg__25
xbip_pipe_v3_0_6_viv__parameterized84__7: xbip_pipe_v3_0_6_viv__parameterized84
reg__1665: reg__1665
logic__5496: logic__196
logic__222: logic__222
delay__parameterized0__222: delay__parameterized0
logic__2217: logic__237
xbip_pipe_v3_0_6_viv__parameterized11__67: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized49__66: xbip_pipe_v3_0_6_viv__parameterized49
reg__4021: reg__4021
delay__parameterized29__18: delay__parameterized29
logic__133: logic__133
xbip_pipe_v3_0_6_viv__parameterized29__133: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized37__22: xbip_pipe_v3_0_6_viv__parameterized37
reg__6116: reg__6116
delay__parameterized9__85: delay__parameterized9
reg__778: reg__778
logic__5009: logic__18
dsp48e1_wrapper__parameterized1__10: dsp48e1_wrapper__parameterized1
reg__4484: reg__4484
reg__7687: reg__7687
logic__501: logic__501
carry_chain__parameterized3__49: carry_chain__parameterized3
muxpart__334: muxpart__9
xbip_pipe_v3_0_6_viv__parameterized31__236: xbip_pipe_v3_0_6_viv__parameterized31
logic__2301: logic__236
logic__760: logic__760
delay__parameterized0__103: delay__parameterized0
logic__1836: logic__143
logic__1280: logic__1280
reg__3547: reg__3547
datapath__424: datapath__4
reg__2259: reg__2259
reg__3666: reg__3666
keep__979: keep__16
xbip_pipe_v3_0_6_viv__parameterized9__75: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized21__34: delay__parameterized21
logic__656: logic__656
delay__parameterized30__216: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized11__308: xbip_pipe_v3_0_6_viv__parameterized11
datapath__588: datapath__10
reg__7076: reg__7076
compare_eq_im__parameterized0__6: compare_eq_im__parameterized0
xbip_pipe_v3_0_6_viv__parameterized53__3: xbip_pipe_v3_0_6_viv__parameterized53
xbip_pipe_v3_0_6_viv__parameterized7__219: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized9__153: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized3__162: xbip_pipe_v3_0_6_viv__parameterized3
keep__745: keep__6
delay__parameterized26__12: delay__parameterized26
xbip_pipe_v3_0_6_viv__parameterized3__530: xbip_pipe_v3_0_6_viv__parameterized3
reg__1779: reg__1779
keep__66: keep__7
case__336: case__29
delay__parameterized5__187: delay__parameterized5
datapath__286: datapath__6
xbip_pipe_v3_0_6_viv__parameterized3__733: xbip_pipe_v3_0_6_viv__parameterized3
logic__5180: logic__224
delay__parameterized7__95: delay__parameterized7
reg__9156: reg__28
logic__4334: logic__367
reg__3924: reg__3924
reg__1978: reg__1978
xbip_pipe_v3_0_6_viv__parameterized3__1105: xbip_pipe_v3_0_6_viv__parameterized3
logic__3657: logic__221
reg__8131: reg__8131
L2_up_L1_WEIGHTS_77: L2_up_L1_WEIGHTS_77
reg__6863: reg__6863
reg__5405: reg__5405
reg__9844: reg__3
logic__4341: logic__339
logic__4064: logic__387
reg__9422: reg__11
logic__4792: logic__18
xbip_pipe_v3_0_6_viv__parameterized3__726: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized23__25: xbip_pipe_v3_0_6_viv__parameterized23
delay__parameterized0__366: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized29__66: xbip_pipe_v3_0_6_viv__parameterized29
reg__1274: reg__1274
delay__parameterized36__55: delay__parameterized36
reg__4105: reg__4105
delay__parameterized25__15: delay__parameterized25
reg__7008: reg__7008
reg__5257: reg__5257
case__661: case__1
xbip_pipe_v3_0_6_viv__parameterized3__1281: xbip_pipe_v3_0_6_viv__parameterized3
reg__3404: reg__3404
dsp48e1_wrapper__parameterized2__10: dsp48e1_wrapper__parameterized2
reg__9025: reg__4
delay__parameterized0__149: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized9__129: xbip_pipe_v3_0_6_viv__parameterized9
reg__8993: reg__5
reg__1538: reg__1538
flt_mult_exp__31: flt_mult_exp
logic__321: logic__321
datapath__597: datapath__1
delay__parameterized7__27: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized39__19: xbip_pipe_v3_0_6_viv__parameterized39
keep__607: keep__10
reg__6385: reg__6385
keep__388: keep__1
datapath__118: datapath__4
case__1003: case__11
logic__4193: logic__172
xbip_pipe_v3_0_6_viv__parameterized9__85: xbip_pipe_v3_0_6_viv__parameterized9
reg__1243: reg__1243
logic__4480: logic__199
reg__7044: reg__7044
delay__parameterized22__18: delay__parameterized22
keep__524: keep__3
muxpart__249: muxpart__10
reg__6732: reg__6732
reg__8333: reg__3
keep__475: keep__6
delay__parameterized0__640: delay__parameterized0
delay__parameterized27__47: delay__parameterized27
muxpart__199: muxpart
case__974: case__2
datapath__543: datapath__4
reg__9544: reg__19
delay__parameterized0__845: delay__parameterized0
reg__2672: reg__2672
logic__5153: logic__77
logic__4998: logic__82
reg__3534: reg__3534
reg__4239: reg__4239
reg__5303: reg__5303
xbip_pipe_v3_0_6_viv__parameterized3__135: xbip_pipe_v3_0_6_viv__parameterized3
reg__4770: reg__4770
reg__3139: reg__3139
xbip_pipe_v3_0_6_viv__parameterized43__50: xbip_pipe_v3_0_6_viv__parameterized43
logic__3553: logic__200
reg__9341: reg__8
reg__1201: reg__1201
keep__439: keep__10
reg__9645: reg__6
xbip_pipe_v3_0_6_viv__parameterized47__16: xbip_pipe_v3_0_6_viv__parameterized47
reg__4543: reg__4543
keep__329: keep__2
case__710: case__23
reg__2418: reg__2418
delay__parameterized18__140: delay__parameterized18
reg__7681: reg__7681
logic__5613: logic__201
reg__2017: reg__2017
xbip_pipe_v3_0_6_viv__parameterized70__3: xbip_pipe_v3_0_6_viv__parameterized70
reg__413: reg__413
xbip_pipe_v3_0_6_viv__parameterized29__153: xbip_pipe_v3_0_6_viv__parameterized29
reg__9351: reg__4
delay__parameterized21__20: delay__parameterized21
DNN_up_fmul_32ns_ibs__10: DNN_up_fmul_32ns_ibs
reg__674: reg__674
logic__3399: logic__397
reg__4651: reg__4651
delay__parameterized29__88: delay__parameterized29
reg__9533: reg__27
carry_chain__parameterized3__18: carry_chain__parameterized3
reg__7362: reg__7362
reg__839: reg__839
reg__3414: reg__3414
delay__parameterized6__29: delay__parameterized6
logic__5062: logic__153
xbip_pipe_v3_0_6_viv__parameterized3__859: xbip_pipe_v3_0_6_viv__parameterized3
flt_add_dsp__9: flt_add_dsp
reg__6518: reg__6518
reg__5629: reg__5629
keep__928: keep__3
xbip_pipe_v3_0_6_viv__parameterized58__26: xbip_pipe_v3_0_6_viv__parameterized58
reg__8030: reg__8030
reg__811: reg__811
xbip_pipe_v3_0_6_viv__parameterized3__1258: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized84__8: xbip_pipe_v3_0_6_viv__parameterized84
logic__4462: logic__222
logic__2106: logic__153
reg__2932: reg__2932
case__830: case__7
xbip_pipe_v3_0_6_viv__parameterized21__49: xbip_pipe_v3_0_6_viv__parameterized21
logic__3330: logic__307
reg__5121: reg__5121
reg__7077: reg__7077
flt_dec_op_lat__23: flt_dec_op_lat
logic__3055: logic__203
xbip_pipe_v3_0_6_viv__parameterized86__1: xbip_pipe_v3_0_6_viv__parameterized86
muxpart__14: muxpart__14
xbip_pipe_v3_0_6_viv__parameterized17__12: xbip_pipe_v3_0_6_viv__parameterized17
reg__5914: reg__5914
xbip_pipe_v3_0_6_viv__parameterized9__5: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized55__36: xbip_pipe_v3_0_6_viv__parameterized55
delay__parameterized47: delay__parameterized47
xbip_pipe_v3_0_6_viv__parameterized47__81: xbip_pipe_v3_0_6_viv__parameterized47
reg__5141: reg__5141
xbip_pipe_v3_0_6_viv__parameterized37__8: xbip_pipe_v3_0_6_viv__parameterized37
xbip_pipe_v3_0_6_viv__parameterized7__225: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized3__1176: xbip_pipe_v3_0_6_viv__parameterized3
reg__4220: reg__4220
extrom__54: extrom__54
reg__4799: reg__4799
delay__parameterized15__114: delay__parameterized15
logic__1413: logic__1413
delay__parameterized35__29: delay__parameterized35
logic__5206: logic__193
delay__parameterized4__72: delay__parameterized4
reg__7882: reg__7882
delay__parameterized55__1: delay__parameterized55
reg__5740: reg__5740
flt_add__9: flt_add
logic__4063: logic__388
reg__8732: reg__11
reg__1129: reg__1129
reg__5346: reg__5346
reg__7709: reg__7709
keep__851: keep
case__272: case__3
keep__177: keep__4
delay__parameterized43__18: delay__parameterized43
muxpart__267: muxpart__3
reg__987: reg__987
reg__3129: reg__3129
keep__775: keep__8
case__962: case__14
delay__parameterized24__9: delay__parameterized24
case__13: case__13
reg__1268: reg__1268
delay__parameterized0__759: delay__parameterized0
reg__7022: reg__7022
delay__parameterized41__14: delay__parameterized41
case__435: case__9
xbip_pipe_v3_0_6_viv__parameterized53__25: xbip_pipe_v3_0_6_viv__parameterized53
logic__5446: logic__301
carry_chain__parameterized2__28: carry_chain__parameterized2
reg__2041: reg__2041
reg__4245: reg__4245
delay__parameterized25__18: delay__parameterized25
reg__5835: reg__5835
reg__9803: reg__18
reg__7883: reg__7883
L2_up_L1_WEIGHTS_79: L2_up_L1_WEIGHTS_79
reg__8027: reg__8027
delay__parameterized19__27: delay__parameterized19
case__391: case__15
extrom__49: extrom__49
reg__2734: reg__2734
logic__767: logic__767
reg__8809: reg__11
xbip_pipe_v3_0_6_viv__parameterized9__154: xbip_pipe_v3_0_6_viv__parameterized9
reg__1173: reg__1173
delay__parameterized6__196: delay__parameterized6
muxpart__560: muxpart__9
logic__523: logic__523
floating_point_v7_1_8__parameterized1__3: floating_point_v7_1_8__parameterized1
logic__3763: logic__171
logic__2330: logic__193
reg__2226: reg__2226
xbip_pipe_v3_0_6_viv__parameterized21__37: xbip_pipe_v3_0_6_viv__parameterized21
case__209: case__9
reg__3890: reg__3890
reg__9256: reg__12
reg__3805: reg__3805
delay__parameterized17__82: delay__parameterized17
delay__parameterized9__107: delay__parameterized9
reg__9247: reg__4
reg__6679: reg__6679
reg__2310: reg__2310
delay__parameterized0__428: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized80__2: xbip_pipe_v3_0_6_viv__parameterized80
logic__5184: logic__220
reg__9615: reg__6
delay__parameterized6__37: delay__parameterized6
muxpart__264: muxpart__4
delay__parameterized15__31: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized3__465: xbip_pipe_v3_0_6_viv__parameterized3
logic__3607: logic__377
delay__parameterized6__176: delay__parameterized6
case__653: case__9
case__634: case__9
reg__2537: reg__2537
flt_mult__32: flt_mult
reg__2678: reg__2678
logic__2298: logic__245
xbip_pipe_v3_0_6_viv__parameterized3__1169: xbip_pipe_v3_0_6_viv__parameterized3
special_detect__parameterized0__54: special_detect__parameterized0
delay__parameterized0__349: delay__parameterized0
muxpart__445: muxpart__10
muxpart__324: muxpart__7
reg__3024: reg__3024
keep__804: keep__1
delay__parameterized0__263: delay__parameterized0
reg__6478: reg__6478
logic__965: logic__965
delay__parameterized0__764: delay__parameterized0
reg__218: reg__218
xbip_pipe_v3_0_6_viv__parameterized45__6: xbip_pipe_v3_0_6_viv__parameterized45
reg__364: reg__364
reg__9241: reg__23
delay__parameterized18__134: delay__parameterized18
logic__4276: logic__399
reg__9566: reg__13
reg__2301: reg__2301
reg__7941: reg__7941
datapath__589: datapath__9
logic__4983: logic__168
reg__7057: reg__7057
delay__parameterized15__144: delay__parameterized15
reg__9376: reg__12
reg__1956: reg__1956
delay__parameterized5__71: delay__parameterized5
reg__241: reg__241
reg__813: reg__813
reg__2105: reg__2105
delay__parameterized16__77: delay__parameterized16
reg__5296: reg__5296
reg__4745: reg__4745
xbip_pipe_v3_0_6_viv__parameterized31__146: xbip_pipe_v3_0_6_viv__parameterized31
case__730: case__25
logic__4567: logic__263
logic__4482: logic__197
delay__parameterized6__9: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized13__119: xbip_pipe_v3_0_6_viv__parameterized13
carry_chain__parameterized4__29: carry_chain__parameterized4
xbip_pipe_v3_0_6_viv__parameterized45__14: xbip_pipe_v3_0_6_viv__parameterized45
logic__3800: logic__252
reg__5415: reg__5415
logic__4892: logic__398
reg__4349: reg__4349
keep__147: keep__2
delay__parameterized0__906: delay__parameterized0
delay__parameterized17__118: delay__parameterized17
signinv__8: signinv
L2_up_L1_WEIGHTS_83_rom: L2_up_L1_WEIGHTS_83_rom
xbip_pipe_v3_0_6_viv__parameterized9__43: xbip_pipe_v3_0_6_viv__parameterized9
logic__4488: logic__176
delay__parameterized36__86: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized55__107: xbip_pipe_v3_0_6_viv__parameterized55
delay__parameterized0__69: delay__parameterized0
delay__parameterized31__13: delay__parameterized31
muxpart__387: muxpart__7
logic__3196: logic__214
reg__2194: reg__2194
xbip_pipe_v3_0_6_viv__parameterized11__176: xbip_pipe_v3_0_6_viv__parameterized11
carry_chain__parameterized5__22: carry_chain__parameterized5
delay__parameterized29__52: delay__parameterized29
reg__9207: reg__31
delay__parameterized41__33: delay__parameterized41
delay__parameterized6__164: delay__parameterized6
delay__parameterized0__104: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized11__28: xbip_pipe_v3_0_6_viv__parameterized11
reg__2160: reg__2160
delay__parameterized41: delay__parameterized41
reg__6729: reg__6729
delay__parameterized38__47: delay__parameterized38
logic__1686: logic__264
xbip_pipe_v3_0_6_viv__parameterized3__1175: xbip_pipe_v3_0_6_viv__parameterized3
reg__3696: reg__3696
logic__5447: logic__298
logic__2562: logic__245
logic__3297: logic__285
reg__6869: reg__6869
logic__4871: logic__307
delay__parameterized5__36: delay__parameterized5
delay__parameterized18__162: delay__parameterized18
case__78: case__78
reg__9531: reg__29
reg__8011: reg__8011
reg__8438: reg__6
case__978: case__17
reg__6360: reg__6360
datapath__426: datapath__2
reg__1738: reg__1738
delay__parameterized11__29: delay__parameterized11
logic__4114: logic__387
compare_gt__7: compare_gt
keep__774: keep__9
reg__7198: reg__7198
delay__parameterized40__29: delay__parameterized40
logic__4463: logic__221
xbip_pipe_v3_0_6_viv__parameterized1__47: xbip_pipe_v3_0_6_viv__parameterized1
reg__2365: reg__2365
carry_chain__parameterized4__31: carry_chain__parameterized4
carry_chain__parameterized5__24: carry_chain__parameterized5
logic__4287: logic__367
L2_up_L1_WEIGHTS_21_rom: L2_up_L1_WEIGHTS_21_rom
delay__parameterized10__5: delay__parameterized10
reg__9358: reg__6
delay__parameterized17__93: delay__parameterized17
logic__3030: logic__252
delay__parameterized9__125: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized3__36: xbip_pipe_v3_0_6_viv__parameterized3
reg__1203: reg__1203
delay__parameterized30__74: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized11__19: xbip_pipe_v3_0_6_viv__parameterized11
case__1048: case__26
delay__parameterized11__41: delay__parameterized11
reg__1029: reg__1029
xbip_pipe_v3_0_6_viv__parameterized33__100: xbip_pipe_v3_0_6_viv__parameterized33
delay__parameterized5__142: delay__parameterized5
delay__parameterized36__95: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized3__554: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized64__24: xbip_pipe_v3_0_6_viv__parameterized64
reg__4738: reg__4738
delay__parameterized7__49: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized15__126: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized3__814: xbip_pipe_v3_0_6_viv__parameterized3
case__903: case__2
xbip_pipe_v3_0_6_viv__parameterized3__457: xbip_pipe_v3_0_6_viv__parameterized3
datapath__395: datapath__16
flt_add__30: flt_add
reg__1098: reg__1098
reg__5838: reg__5838
xbip_pipe_v3_0_6_viv__parameterized7__159: xbip_pipe_v3_0_6_viv__parameterized7
reg__2808: reg__2808
reg__2525: reg__2525
logic__4464: logic__220
reg__5645: reg__5645
flt_mult_exp__25: flt_mult_exp
reg__1008: reg__1008
renorm_and_round_logic: renorm_and_round_logic
reg__4179: reg__4179
carry_chain__parameterized3__24: carry_chain__parameterized3
reg__1236: reg__1236
case__125: case__125
logic__2783: logic__200
reg__8007: reg__8007
datapath__206: datapath__1
reg__4893: reg__4893
reg__7540: reg__7540
xbip_pipe_v3_0_6_viv__parameterized31__20: xbip_pipe_v3_0_6_viv__parameterized31
muxpart__504: muxpart__7
case__850: case__17
reg__8750: reg__3
logic__1412: logic__1412
reg__7949: reg__7949
delay__parameterized39__29: delay__parameterized39
delay__parameterized6__71: delay__parameterized6
logic__2364: logic__408
delay__parameterized20__99: delay__parameterized20
muxpart__528: muxpart
reg__3150: reg__3150
case__221: case__16
logic__2649: logic__337
keep__452: keep__3
reg__7829: reg__7829
xbip_pipe_v3_0_6_viv__parameterized49__199: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized18__86: delay__parameterized18
logic__766: logic__766
keep__4: keep__4
reg__5341: reg__5341
xbip_pipe_v3_0_6_viv__13: xbip_pipe_v3_0_6_viv
reg__3251: reg__3251
compare__7: compare
reg__5423: reg__5423
reg__7751: reg__7751
delay__parameterized16__43: delay__parameterized16
reg__783: reg__783
delay__parameterized33__118: delay__parameterized33
logic__1427: logic__1427
reg__9361: reg__4
xbip_pipe_v3_0_6_viv__parameterized3__949: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized31__63: xbip_pipe_v3_0_6_viv__parameterized31
keep__555: keep__2
delay__parameterized9__79: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized13__42: xbip_pipe_v3_0_6_viv__parameterized13
reg__4322: reg__4322
logic__3031: logic__251
xbip_pipe_v3_0_6_viv__parameterized15__27: xbip_pipe_v3_0_6_viv__parameterized15
reg__5806: reg__5806
xbip_pipe_v3_0_6_viv__parameterized35__99: xbip_pipe_v3_0_6_viv__parameterized35
logic__4335: logic__364
reg__1148: reg__1148
reg__553: reg__553
logic__4194: logic__171
logic__2254: logic__171
reg__8415: reg__1
logic__737: logic__737
reg__9415: reg__17
reg__2380: reg__2380
carry_chain__parameterized3__53: carry_chain__parameterized3
delay__46: delay
delay__parameterized27__36: delay__parameterized27
reg__2120: reg__2120
reg__9582: reg__6
delay__parameterized30__149: delay__parameterized30
reg__1584: reg__1584
reg__8728: reg__13
carry_chain__parameterized3__33: carry_chain__parameterized3
special_detect__61: special_detect
xbip_pipe_v3_0_6_viv__parameterized17__147: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized22__12: delay__parameterized22
xbip_pipe_v3_0_6_viv__parameterized49__39: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized62__6: xbip_pipe_v3_0_6_viv__parameterized62
delay__parameterized23__67: delay__parameterized23
logic__3944: logic__308
logic__3198: logic__212
xbip_pipe_v3_0_6_viv__parameterized11__76: xbip_pipe_v3_0_6_viv__parameterized11
keep__929: keep__2
reg__8912: reg__27
case__569: case__25
xbip_pipe_v3_0_6_viv__parameterized11__3: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized33__23: delay__parameterized33
logic__1551: logic__1551
xbip_pipe_v3_0_6_viv__parameterized9__132: xbip_pipe_v3_0_6_viv__parameterized9
keep__744: keep__7
delay__parameterized18__9: delay__parameterized18
reg__240: reg__240
extrom__6: extrom__6
xbip_pipe_v3_0_6_viv__parameterized15__25: xbip_pipe_v3_0_6_viv__parameterized15
reg__6008: reg__6008
xbip_pipe_v3_0_6_viv__parameterized7__230: xbip_pipe_v3_0_6_viv__parameterized7
reg__4082: reg__4082
reg__7018: reg__7018
reg__9416: reg__16
logic__5296: logic__237
reg__6297: reg__6297
case__362: case__14
carry_chain__parameterized1__23: carry_chain__parameterized1
reg__2135: reg__2135
case__666: case__15
reg__7643: reg__7643
delay__parameterized1: delay__parameterized1
reg__9538: reg__22
case__384: case__22
logic__2304: logic__224
reg__857: reg__857
reg__3981: reg__3981
xbip_pipe_v3_0_6_viv__parameterized3__1171: xbip_pipe_v3_0_6_viv__parameterized3
reg__606: reg__606
reg__7178: reg__7178
reg__6719: reg__6719
reg__7054: reg__7054
xbip_pipe_v3_0_6_viv__parameterized3__158: xbip_pipe_v3_0_6_viv__parameterized3
logic__682: logic__682
reg__6995: reg__6995
muxpart__211: muxpart__3
reg__9651: reg__3
logic__2107: logic__148
delay__parameterized6__136: delay__parameterized6
delay__parameterized6__108: delay__parameterized6
reg__3515: reg__3515
case__290: case__4
xbip_pipe_v3_0_6_viv__parameterized1__7: xbip_pipe_v3_0_6_viv__parameterized1
datapath__302: datapath__7
fix_mult_dsp48e1_sgl__4: fix_mult_dsp48e1_sgl
delay__parameterized20__17: delay__parameterized20
logic__878: logic__878
reg__3640: reg__3640
case__347: case__29
reg__836: reg__836
xbip_pipe_v3_0_6_viv__parameterized56__19: xbip_pipe_v3_0_6_viv__parameterized56
delay__parameterized29__6: delay__parameterized29
reg__8414: reg__2
reg__7474: reg__7474
xbip_pipe_v3_0_6_viv__parameterized3__1104: xbip_pipe_v3_0_6_viv__parameterized3
logic__4010: logic__408
datapath__90: datapath__15
logic__3652: logic__231
reg__7005: reg__7005
logic__2654: logic__321
case__988: case__7
xbip_pipe_v3_0_6_viv__parameterized3__500: xbip_pipe_v3_0_6_viv__parameterized3
reg__6591: reg__6591
xbip_pipe_v3_0_6_viv__parameterized17__95: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized0__110: delay__parameterized0
reg__7576: reg__7576
case__521: case__10
case__118: case__118
reg__2632: reg__2632
delay__parameterized4__151: delay__parameterized4
case__909: case__26
reg__6403: reg__6403
delay__parameterized10__23: delay__parameterized10
delay__parameterized6__107: delay__parameterized6
delay__parameterized3__10: delay__parameterized3
reg__9259: reg__9
xbip_pipe_v3_0_6_viv__parameterized17__169: xbip_pipe_v3_0_6_viv__parameterized17
reg__7351: reg__7351
logic__4147: logic__285
logic__5404: logic__288
delay__parameterized36__165: delay__parameterized36
reg__3480: reg__3480
reg__4047: reg__4047
delay__parameterized1__21: delay__parameterized1
logic__2756: logic__251
delay__parameterized0__873: delay__parameterized0
reg__3209: reg__3209
L2_up_L1_WEIGHTS_3: L2_up_L1_WEIGHTS_3
logic__3802: logic__250
delay__parameterized24__18: delay__parameterized24
extrom__67: extrom__67
delay__parameterized0__868: delay__parameterized0
reg__6527: reg__6527
xbip_pipe_v3_0_6_viv__parameterized53__17: xbip_pipe_v3_0_6_viv__parameterized53
delay__parameterized2: delay__parameterized2
logic__2719: logic__176
logic__1773: logic__287
reg__8270: reg__24
logic__5315: logic__204
xbip_pipe_v3_0_6_viv__parameterized72__2: xbip_pipe_v3_0_6_viv__parameterized72
reg__6271: reg__6271
reg__485: reg__485
reg__9004: reg__14
reg__2347: reg__2347
xbip_pipe_v3_0_6_viv__parameterized13__45: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized25__5: delay__parameterized25
datapath__585: datapath__13
carry_chain__parameterized1__28: carry_chain__parameterized1
delay__parameterized30__187: delay__parameterized30
logic__4286: logic__373
reg__4576: reg__4576
carry_chain__parameterized0__33: carry_chain__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__531: xbip_pipe_v3_0_6_viv__parameterized3
reg__1853: reg__1853
reg__5769: reg__5769
reg__1563: reg__1563
xbip_pipe_v3_0_6_viv__parameterized3__37: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__1280: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized47__6: delay__parameterized47
datapath__207: datapath
delay__parameterized8__128: delay__parameterized8
logic__4073: logic__355
logic__5445: logic__302
carry_chain__parameterized5__35: carry_chain__parameterized5
reg__9417: reg__15
logic__2563: logic__244
xbip_pipe_v3_0_6_viv__parameterized3__329: xbip_pipe_v3_0_6_viv__parameterized3
reg__186: reg__186
reg__6334: reg__6334
logic__5642: logic__88
logic__5314: logic__205
normalize_up_std_in: normalize_up_std_in
delay__59: delay
reg__8662: reg__17
logic__5078: logic__76
reg__5795: reg__5795
logic__3559: logic__194
reg__5349: reg__5349
logic__4175: logic__208
logic__3742: logic__207
case__273: case__2
delay__parameterized31__12: delay__parameterized31
reg__8958: reg__20
DNN_up_ap_fadd_3_full_dsp_32__31: DNN_up_ap_fadd_3_full_dsp_32
delay__parameterized8__142: delay__parameterized8
flt_add_exp_sp__13: flt_add_exp_sp
logic__952: logic__952
datapath__263: datapath__12
delay__parameterized30__172: delay__parameterized30
logic__2017: logic__195
reg__8786: reg__19
reg__8530: reg__30
xbip_pipe_v3_0_6_viv__parameterized7__56: xbip_pipe_v3_0_6_viv__parameterized7
reg__6927: reg__6927
logic__4895: logic__388
logic__2734: logic__91
delay__parameterized36__148: delay__parameterized36
delay__parameterized36__161: delay__parameterized36
L2_up_L1_WEIGHTS_84: L2_up_L1_WEIGHTS_84
carry_chain__parameterized5__50: carry_chain__parameterized5
logic__2769: logic__214
delay__parameterized41__22: delay__parameterized41
reg__3438: reg__3438
delay__parameterized0__698: delay__parameterized0
delay__parameterized8__160: delay__parameterized8
reg__264: reg__264
delay__parameterized6__68: delay__parameterized6
delay__parameterized30__84: delay__parameterized30
reg__4852: reg__4852
delay__16: delay
reg__4640: reg__4640
logic__4088: logic__303
logic__4357: logic__290
logic__2453: logic__287
xbip_pipe_v3_0_6_viv__parameterized11__316: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized27__25: xbip_pipe_v3_0_6_viv__parameterized27
reg__8887: reg__4
delay__parameterized15__113: delay__parameterized15
reg__6998: reg__6998
xbip_pipe_v3_0_6_viv__parameterized29__51: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized0__859: delay__parameterized0
case__429: case__15
reg__8021: reg__8021
reg__2044: reg__2044
lead_zero_encode_shift__21: lead_zero_encode_shift
delay__parameterized6__103: delay__parameterized6
reg__7989: reg__7989
xbip_pipe_v3_0_6_viv__parameterized3__1106: xbip_pipe_v3_0_6_viv__parameterized3
signinv__9: signinv
delay__parameterized0__128: delay__parameterized0
logic__2033: logic__138
compare_eq_im__parameterized0__29: compare_eq_im__parameterized0
compare_eq_im__parameterized1__57: compare_eq_im__parameterized1
xbip_pipe_v3_0_6_viv__parameterized72__32: xbip_pipe_v3_0_6_viv__parameterized72
reg__870: reg__870
logic__2305: logic__223
reg__8726: reg__15
reg__6411: reg__6411
norm_and_round_dsp48e1_sgl__27: norm_and_round_dsp48e1_sgl
xbip_pipe_v3_0_6_viv__parameterized3__501: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized11__59: delay__parameterized11
delay__parameterized4__139: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized11__187: xbip_pipe_v3_0_6_viv__parameterized11
reg__8391: reg__8
logic__1616: logic__1616
reg__5608: reg__5608
extrom__20: extrom__20
xbip_pipe_v3_0_6_viv__parameterized17__8: xbip_pipe_v3_0_6_viv__parameterized17
reg__3913: reg__3913
reg__9317: reg__24
reg__9723: reg__6
logic__3333: logic__302
logic__1924: logic__212
reg__9487: reg__10
logic__5403: logic__289
delay__parameterized36__111: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized80__3: xbip_pipe_v3_0_6_viv__parameterized80
logic__3462: logic__220
delay__parameterized49__4: delay__parameterized49
xbip_pipe_v3_0_6_viv__parameterized11__328: xbip_pipe_v3_0_6_viv__parameterized11
logic__210: logic__210
logic__5444: logic__303
reg__7443: reg__7443
xbip_pipe_v3_0_6_viv__parameterized3__466: xbip_pipe_v3_0_6_viv__parameterized3
reg__7519: reg__7519
logic__2560: logic__251
delay__parameterized5__143: delay__parameterized5
logic__3651: logic__236
compare_eq_im__parameterized1__20: compare_eq_im__parameterized1
delay__parameterized29__53: delay__parameterized29
keep__798: keep__3
delay__parameterized15__122: delay__parameterized15
case__945: case__12
delay__parameterized30__196: delay__parameterized30
reg__3690: reg__3690
logic__4436: logic__77
delay__parameterized30__171: delay__parameterized30
delay__parameterized25__6: delay__parameterized25
logic__3197: logic__213
reg__6327: reg__6327
case__154: case__23
logic__4373: logic__256
xbip_pipe_v3_0_6_viv__parameterized55__79: xbip_pipe_v3_0_6_viv__parameterized55
dsp48e1_wrapper__parameterized0__20: dsp48e1_wrapper__parameterized0
xbip_pipe_v3_0_6_viv__parameterized47__66: xbip_pipe_v3_0_6_viv__parameterized47
logic__4627: logic__79
reg__5036: reg__5036
xbip_pipe_v3_0_6_viv__parameterized53__31: xbip_pipe_v3_0_6_viv__parameterized53
xbip_pipe_v3_0_6_viv__parameterized7__179: xbip_pipe_v3_0_6_viv__parameterized7
logic__3703: logic__77
delay__parameterized0__4: delay__parameterized0
delay__parameterized25__12: delay__parameterized25
xbip_pipe_v3_0_6_viv__parameterized3__533: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized38__62: delay__parameterized38
xbip_pipe_v3_0_6_viv__parameterized15__176: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized49__99: xbip_pipe_v3_0_6_viv__parameterized49
logic__3228: logic__138
logic__770: logic__770
xbip_pipe_v3_0_6_viv__parameterized3__330: xbip_pipe_v3_0_6_viv__parameterized3
reg__4709: reg__4709
keep__179: keep__2
xbip_pipe_v3_0_6_viv__parameterized21__54: xbip_pipe_v3_0_6_viv__parameterized21
reg__5517: reg__5517
keep__922: keep__9
delay__parameterized8__159: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized70__32: xbip_pipe_v3_0_6_viv__parameterized70
logic__1725: logic__288
reg__3411: reg__3411
reg__4415: reg__4415
xbip_pipe_v3_0_6_viv__parameterized45__29: xbip_pipe_v3_0_6_viv__parameterized45
muxpart__325: muxpart__6
reg__6182: reg__6182
floating_point_v7_1_8_viv__parameterized1__17: floating_point_v7_1_8_viv__parameterized1
fix_mult__10: fix_mult
reg__6062: reg__6062
reg__6043: reg__6043
datapath__66: datapath__5
extrom__26: extrom__26
xbip_pipe_v3_0_6_viv__parameterized9__47: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized3__313: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized7__97: xbip_pipe_v3_0_6_viv__parameterized7
flt_div_mant_addsub__parameterized0__11: flt_div_mant_addsub__parameterized0
delay__parameterized0__693: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized11__2: xbip_pipe_v3_0_6_viv__parameterized11
logic__538: logic__538
logic__4116: logic__378
case__490: case__3
xbip_pipe_v3_0_6_viv__parameterized3__1084: xbip_pipe_v3_0_6_viv__parameterized3
keep__600: keep__3
carry_chain__parameterized5__43: carry_chain__parameterized5
logic__5371: logic__394
case__455: case__8
logic__3412: logic__352
logic__327: logic__327
reg__5875: reg__5875
xbip_pipe_v3_0_6_viv__parameterized3__910: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized18__156: delay__parameterized18
keep__5: keep__5
reg__139: reg__139
delay__parameterized0__116: delay__parameterized0
muxpart__541: muxpart__2
case__633: case__10
delay__parameterized28__11: delay__parameterized28
reg__3585: reg__3585
delay__parameterized16__60: delay__parameterized16
delay__parameterized21__57: delay__parameterized21
reg__9537: reg__23
reg__7964: reg__7964
reg__2058: reg__2058
logic__2300: logic__237
reg__3628: reg__3628
xbip_pipe_v3_0_6_viv__parameterized3__1251: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized19__4: xbip_pipe_v3_0_6_viv__parameterized19
logic__5316: logic__203
reg__3840: reg__3840
logic__774: logic__774
reg__9611: reg__7
reg__5766: reg__5766
reg__3609: reg__3609
xbip_pipe_v3_0_6_viv__parameterized9__175: xbip_pipe_v3_0_6_viv__parameterized9
carry_chain__parameterized1__62: carry_chain__parameterized1
logic__658: logic__658
reg__1140: reg__1140
keep__601: keep__2
xbip_pipe_v3_0_6_viv__parameterized3__799: xbip_pipe_v3_0_6_viv__parameterized3
logic__5629: logic__168
reg__7015: reg__7015
delay__parameterized30__36: delay__parameterized30
keep__308: keep__1
logic__2951: logic__163
xbip_pipe_v3_0_6_viv__parameterized7__201: xbip_pipe_v3_0_6_viv__parameterized7
logic__1609: logic__1609
xbip_pipe_v3_0_6_viv__parameterized49__12: xbip_pipe_v3_0_6_viv__parameterized49
reg__2972: reg__2972
delay__parameterized5__192: delay__parameterized5
keep__820: keep__3
delay__parameterized15__81: delay__parameterized15
delay__parameterized6__92: delay__parameterized6
logic__211: logic__211
delay__parameterized38__16: delay__parameterized38
delay__parameterized50__10: delay__parameterized50
reg__6982: reg__6982
reg__785: reg__785
xbip_pipe_v3_0_6_viv__parameterized37__28: xbip_pipe_v3_0_6_viv__parameterized37
keep__866: keep__3
xbip_pipe_v3_0_6_viv__parameterized3__856: xbip_pipe_v3_0_6_viv__parameterized3
reg__7257: reg__7257
delay__parameterized9__144: delay__parameterized9
reg__7227: reg__7227
reg__3187: reg__3187
reg__4050: reg__4050
xbip_pipe_v3_0_6_viv__parameterized9__186: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized19__27: xbip_pipe_v3_0_6_viv__parameterized19
reg__4039: reg__4039
reg__394: reg__394
reg__1117: reg__1117
reg__2539: reg__2539
xbip_pipe_v3_0_6_viv__parameterized3__52: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized7__51: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized11__26: xbip_pipe_v3_0_6_viv__parameterized11
norm_and_round_dsp48e1_sgl__21: norm_and_round_dsp48e1_sgl
xbip_pipe_v3_0_6_viv__parameterized31__57: xbip_pipe_v3_0_6_viv__parameterized31
carry_chain__parameterized2__20: carry_chain__parameterized2
xbip_pipe_v3_0_6_viv__parameterized15__106: xbip_pipe_v3_0_6_viv__parameterized15
reg__2412: reg__2412
keep__746: keep__5
carry_chain__parameterized2__26: carry_chain__parameterized2
logic__4146: logic__287
xbip_pipe_v3_0_6_viv__parameterized7__8: xbip_pipe_v3_0_6_viv__parameterized7
case__452: case__11
delay__parameterized11__18: delay__parameterized11
case__337: case__28
reg__9292: reg__31
xbip_pipe_v3_0_6_viv__parameterized41__44: xbip_pipe_v3_0_6_viv__parameterized41
xbip_pipe_v3_0_6_viv__parameterized11__177: xbip_pipe_v3_0_6_viv__parameterized11
reg__5426: reg__5426
datapath__121: datapath__1
reg__7280: reg__7280
logic__2122: logic__76
dsp48e1_wrapper__4: dsp48e1_wrapper
reg__9892: reg__7763
reg__2702: reg__2702
delay__parameterized7__48: delay__parameterized7
reg__8922: reg__20
logic__3225: logic__153
reg__4183: reg__4183
xbip_pipe_v3_0_6_viv__parameterized3__70: xbip_pipe_v3_0_6_viv__parameterized3
logic__2508: logic__408
case__987: case__8
reg__858: reg__858
reg__2749: reg__2749
xbip_pipe_v3_0_6_viv__parameterized17__29: xbip_pipe_v3_0_6_viv__parameterized17
logic__3488: logic__191
logic__5452: logic__287
reg__1866: reg__1866
reg__740: reg__740
reg__621: reg__621
reg__219: reg__219
compare_eq_im__6: compare_eq_im
xbip_pipe_v3_0_6_viv__parameterized37__35: xbip_pipe_v3_0_6_viv__parameterized37
reg__5565: reg__5565
reg__4597: reg__4597
case__23: case__23
reg__7537: reg__7537
fix_mult__8: fix_mult
logic__3468: logic__209
xbip_pipe_v3_0_6_viv__parameterized3__132: xbip_pipe_v3_0_6_viv__parameterized3
logic__1923: logic__213
reg__9258: reg__10
case__695: case__27
xbip_pipe_v3_0_6_viv__parameterized3__1178: xbip_pipe_v3_0_6_viv__parameterized3
reg__7290: reg__7290
delay__parameterized0__377: delay__parameterized0
reg__887: reg__887
reg__7961: reg__7961
logic__1718: logic__303
delay__parameterized30__184: delay__parameterized30
reg__3626: reg__3626
reg__850: reg__850
reg__3319: reg__3319
keep__870: keep__3
reg__1229: reg__1229
extrom__38: extrom__38
logic__2757: logic__250
carry_chain__parameterized3__19: carry_chain__parameterized3
delay__parameterized0__798: delay__parameterized0
reg__6377: reg__6377
delay__parameterized30__45: delay__parameterized30
delay__parameterized15__16: delay__parameterized15
reg__6158: reg__6158
case__1121: case__71
xbip_pipe_v3_0_6_viv__parameterized15__9: xbip_pipe_v3_0_6_viv__parameterized15
muxpart__2: muxpart__2
xbip_pipe_v3_0_6_viv__parameterized66__32: xbip_pipe_v3_0_6_viv__parameterized66
reg__9473: reg__3
xbip_pipe_v3_0_6_viv__parameterized7__198: xbip_pipe_v3_0_6_viv__parameterized7
muxpart__346: muxpart__3
xbip_pipe_v3_0_6_viv__parameterized11__85: xbip_pipe_v3_0_6_viv__parameterized11
muxpart__268: muxpart__2
logic__5100: logic__230
delay__parameterized18__114: delay__parameterized18
floating_point_v7_1_8_viv__parameterized1__27: floating_point_v7_1_8_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized15__109: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized3__257: xbip_pipe_v3_0_6_viv__parameterized3
logic__287: logic__287
reg__8817: reg__4
delay__parameterized5__180: delay__parameterized5
logic__571: logic__571
reg__4759: reg__4759
xbip_pipe_v3_0_6_viv__23: xbip_pipe_v3_0_6_viv
xbip_pipe_v3_0_6_viv__parameterized41__25: xbip_pipe_v3_0_6_viv__parameterized41
keep__281: keep__4
reg__5899: reg__5899
delay__parameterized6__192: delay__parameterized6
case__694: case__28
reg__7267: reg__7267
delay__parameterized5__123: delay__parameterized5
delay__parameterized13__5: delay__parameterized13
xbip_pipe_v3_0_6_viv__parameterized3__562: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__1208: xbip_pipe_v3_0_6_viv__parameterized3
case__315: case__28
reg__1391: reg__1391
case__301: case__12
L2_up_L1_WEIGHTS_82: L2_up_L1_WEIGHTS_82
reg__8977: reg__12
reg__7179: reg__7179
reg__9435: reg__11
logic__3945: logic__307
delay__parameterized7__63: delay__parameterized7
reg__2096: reg__2096
xbip_pipe_v3_0_6_viv__parameterized17__104: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized9__74: xbip_pipe_v3_0_6_viv__parameterized9
logic__2332: logic__176
delay__parameterized26__13: delay__parameterized26
signinv__34: signinv
reg__9199: reg__7
xbip_pipe_v3_0_6_viv__parameterized31__143: xbip_pipe_v3_0_6_viv__parameterized31
reg__1678: reg__1678
compare_eq_im__33: compare_eq_im
datapath__590: datapath__8
reg__6698: reg__6698
xbip_pipe_v3_0_6_viv__parameterized3__134: xbip_pipe_v3_0_6_viv__parameterized3
carry_chain__parameterized1__11: carry_chain__parameterized1
reg__6640: reg__6640
delay__parameterized4__8: delay__parameterized4
compare_gt__28: compare_gt
delay__parameterized27__24: delay__parameterized27
xbip_pipe_v3_0_6_viv__parameterized60__20: xbip_pipe_v3_0_6_viv__parameterized60
delay__parameterized15__34: delay__parameterized15
case__604: case__9
xbip_pipe_v3_0_6_viv__parameterized1__34: xbip_pipe_v3_0_6_viv__parameterized1
delay__parameterized0__90: delay__parameterized0
logic__2447: logic__301
datapath__288: datapath__4
logic__5179: logic__230
xbip_pipe_v3_0_6_viv__parameterized35__73: xbip_pipe_v3_0_6_viv__parameterized35
xbip_pipe_v3_0_6_viv__parameterized7__107: xbip_pipe_v3_0_6_viv__parameterized7
reg__4412: reg__4412
xbip_pipe_v3_0_6_viv__parameterized35__76: xbip_pipe_v3_0_6_viv__parameterized35
logic__1856: logic__22
reg__4282: reg__4282
flt_dec_op__11: flt_dec_op
xbip_pipe_v3_0_6_viv__parameterized3__333: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized40__7: delay__parameterized40
carry_chain__32: carry_chain
reg__4940: reg__4940
delay__parameterized38__27: delay__parameterized38
reg__894: reg__894
delay__parameterized7: delay__parameterized7
reg__5431: reg__5431
xbip_pipe_v3_0_6_viv__parameterized68__32: xbip_pipe_v3_0_6_viv__parameterized68
reg__710: reg__710
xbip_pipe_v3_0_6_viv__parameterized33__83: xbip_pipe_v3_0_6_viv__parameterized33
logic__1399: logic__1399
delay__parameterized20__87: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized3__1044: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized13__15: delay__parameterized13
delay__parameterized16__41: delay__parameterized16
reg__2799: reg__2799
dsp48e1_wrapper__parameterized0__32: dsp48e1_wrapper__parameterized0
logic__2202: logic__48
reg__8491: reg__9
xbip_pipe_v3_0_6_viv__parameterized3__502: xbip_pipe_v3_0_6_viv__parameterized3
logic__3469: logic__208
reg__4149: reg__4149
reg__1924: reg__1924
delay__parameterized0__724: delay__parameterized0
reg__2210: reg__2210
reg__3582: reg__3582
keep__123: keep__4
reg__9144: reg__7
reg__670: reg__670
xbip_pipe_v3_0_6_viv__parameterized56__14: xbip_pipe_v3_0_6_viv__parameterized56
reg__2466: reg__2466
delay__parameterized4__46: delay__parameterized4
reg__1722: reg__1722
case__402: case__4
reg__4486: reg__4486
delay__parameterized14__19: delay__parameterized14
reg__5588: reg__5588
reg__4405: reg__4405
xbip_pipe_v3_0_6_viv__parameterized49__225: xbip_pipe_v3_0_6_viv__parameterized49
reg__3166: reg__3166
delay__parameterized30__217: delay__parameterized30
keep__650: keep__3
reg__1555: reg__1555
compare_eq_im__parameterized1__17: compare_eq_im__parameterized1
case__667: case__14
case__22: case__22
reg__314: reg__314
lead_zero_encode_shift__20: lead_zero_encode_shift
delay__parameterized7__107: delay__parameterized7
reg__1796: reg__1796
reg__7819: reg__7819
delay__parameterized4__85: delay__parameterized4
delay__parameterized0__284: delay__parameterized0
datapath__157: datapath__16
reg__4977: reg__4977
compare_eq_im__parameterized0__52: compare_eq_im__parameterized0
delay__parameterized18__60: delay__parameterized18
delay__parameterized36__43: delay__parameterized36
logic__834: logic__834
carry_chain__parameterized5__67: carry_chain__parameterized5
case__754: case__12
carry_chain__parameterized3__23: carry_chain__parameterized3
reg__805: reg__805
logic__5365: logic__270
reg__8190: reg__8190
reg__4808: reg__4808
delay__parameterized9__97: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized49__209: xbip_pipe_v3_0_6_viv__parameterized49
reg__8360: reg__8
case__457: case__6
reg__6065: reg__6065
keep__747: keep__4
reg__277: reg__277
reg__2498: reg__2498
xbip_pipe_v3_0_6_viv__parameterized3__31: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__394: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__735: xbip_pipe_v3_0_6_viv__parameterized3
reg__8020: reg__8020
delay__parameterized4__160: delay__parameterized4
delay__parameterized0__778: delay__parameterized0
reg__3952: reg__3952
delay__parameterized18__54: delay__parameterized18
reg__7617: reg__7617
logic__3232: logic__97
dsp48e1_wrapper__parameterized2__1: dsp48e1_wrapper__parameterized2
logic__4568: logic__262
reg__2795: reg__2795
xbip_pipe_v3_0_6_viv__parameterized17__124: xbip_pipe_v3_0_6_viv__parameterized17
logic__1276: logic__1276
logic__5207: logic__191
case__632: case__11
delay__parameterized34__10: delay__parameterized34
reg__980: reg__980
reg__4762: reg__4762
xbip_pipe_v3_0_6_viv__parameterized13__9: xbip_pipe_v3_0_6_viv__parameterized13
reg__9638: reg__4
reg__9649: reg__4
reg__5642: reg__5642
dsp48e1_wrapper__11: dsp48e1_wrapper
xbip_pipe_v3_0_6_viv__parameterized55__108: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized25__8: xbip_pipe_v3_0_6_viv__parameterized25
reg__3063: reg__3063
xbip_pipe_v3_0_6_viv__parameterized7__57: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized2__21: delay__parameterized2
reg__7095: reg__7095
delay__parameterized0__770: delay__parameterized0
case__963: case__13
logic__4495: logic__163
xbip_pipe_v3_0_6_viv__parameterized55__64: xbip_pipe_v3_0_6_viv__parameterized55
datapath__303: datapath__6
reg__8704: reg__10
delay__parameterized0__559: delay__parameterized0
reg__1078: reg__1078
delay__parameterized0__170: delay__parameterized0
logic__2785: logic__198
xbip_pipe_v3_0_6_viv__parameterized80__4: xbip_pipe_v3_0_6_viv__parameterized80
delay__parameterized37__18: delay__parameterized37
logic__1354: logic__1354
logic__3734: logic__220
logic__3658: logic__220
xbip_pipe_v3_0_6_viv__parameterized49__97: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized55__9: xbip_pipe_v3_0_6_viv__parameterized55
logic__2151: logic__213
logic__4423: logic__143
carry_chain__parameterized1__59: carry_chain__parameterized1
L2_up_L1_WEIGHTS_83: L2_up_L1_WEIGHTS_83
xbip_pipe_v3_0_6_viv__parameterized3__1168: xbip_pipe_v3_0_6_viv__parameterized3
reg__6580: reg__6580
reg__1219: reg__1219
logic__4590: logic__209
delay__parameterized5__136: delay__parameterized5
delay__parameterized5__33: delay__parameterized5
reg__2426: reg__2426
flt_dec_op_lat__19: flt_dec_op_lat
logic__4161: logic__236
delay__parameterized15__80: delay__parameterized15
delay__parameterized4__109: delay__parameterized4
reg__1329: reg__1329
align_add_dsp48e1_sgl__22: align_add_dsp48e1_sgl
reg__2254: reg__2254
delay__parameterized20__55: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized17__115: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized3__138: xbip_pipe_v3_0_6_viv__parameterized3
logic__4358: logic__289
logic__3335: logic__298
logic__4566: logic__264
delay__parameterized13__7: delay__parameterized13
reg__5439: reg__5439
logic__2954: logic__148
reg__164: reg__164
reg__2814: reg__2814
xbip_pipe_v3_0_6_viv__parameterized41__13: xbip_pipe_v3_0_6_viv__parameterized41
reg__4868: reg__4868
datapath__285: datapath__7
reg__4672: reg__4672
logic__5178: logic__231
reg__946: reg__946
reg__6117: reg__6117
keep__419: keep__10
case__526: case__5
delay__parameterized29__11: delay__parameterized29
reg__8479: reg__17
xbip_pipe_v3_0_6_viv__parameterized51__16: xbip_pipe_v3_0_6_viv__parameterized51
delay__parameterized0__186: delay__parameterized0
logic__2032: logic__143
case__385: case__21
logic__1461: logic__1461
xbip_pipe_v3_0_6_viv__parameterized64__32: xbip_pipe_v3_0_6_viv__parameterized64
logic__1690: logic__398
reg__4146: reg__4146
reg__7830: reg__7830
logic__2771: logic__212
xbip_pipe_v3_0_6_viv__parameterized3__438: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized33__77: delay__parameterized33
delay__parameterized9__138: delay__parameterized9
reg__3742: reg__3742
special_detect__39: special_detect
xbip_pipe_v3_0_6_viv__parameterized49__4: xbip_pipe_v3_0_6_viv__parameterized49
logic__5151: logic__79
logic__5495: logic__197
delay__parameterized15__68: delay__parameterized15
delay__parameterized6__57: delay__parameterized6
logic__4766: logic__168
delay__parameterized33__94: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized31__54: xbip_pipe_v3_0_6_viv__parameterized31
reg__3821: reg__3821
fix_mult__4: fix_mult
reg__2829: reg__2829
case__451: case__12
L2_up_L1_WEIGHTS_33_rom: L2_up_L1_WEIGHTS_33_rom
reg__3286: reg__3286
logic__799: logic__799
delay__parameterized10__32: delay__parameterized10
case__1004: case__10
logic__4242: logic__359
keep__871: keep__2
reg__4011: reg__4011
delay__parameterized16__45: delay__parameterized16
logic__399: logic__399
case__364: case__12
delay__parameterized0__56: delay__parameterized0
compare__30: compare
muxpart__378: muxpart__4
case__973: case__3
delay__parameterized8__156: delay__parameterized8
delay__parameterized9__11: delay__parameterized9
logic__2306: logic__222
xbip_pipe_v3_0_6_viv__parameterized70__2: xbip_pipe_v3_0_6_viv__parameterized70
xbip_pipe_v3_0_6_viv__parameterized3__469: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized40__9: delay__parameterized40
xbip_pipe_v3_0_6_viv__parameterized49__110: xbip_pipe_v3_0_6_viv__parameterized49
reg__3975: reg__3975
reg__8464: reg__4
reg__1189: reg__1189
xbip_pipe_v3_0_6_viv__parameterized9__115: xbip_pipe_v3_0_6_viv__parameterized9
logic__3930: logic__364
logic__2054: logic__13
delay__parameterized0__449: delay__parameterized0
keep__296: keep__7
reg__9827: reg__4
xbip_pipe_v3_0_6_viv__parameterized3__34: xbip_pipe_v3_0_6_viv__parameterized3
datapath__139: datapath
keep__280: keep__5
logic__2918: logic__230
reg__5185: reg__5185
logic__3461: logic__221
L2_up_L1_WEIGHTS_29_rom: L2_up_L1_WEIGHTS_29_rom
logic__5185: logic__214
delay__parameterized38__31: delay__parameterized38
reg__3349: reg__3349
case__1050: case__24
delay__parameterized6__169: delay__parameterized6
reg__3266: reg__3266
delay__parameterized20__41: delay__parameterized20
delay__parameterized16__31: delay__parameterized16
logic__2150: logic__214
logic__4894: logic__394
delay__parameterized0__511: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized33__99: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized62__32: xbip_pipe_v3_0_6_viv__parameterized62
logic__2299: logic__244
delay__parameterized8__66: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized3__274: xbip_pipe_v3_0_6_viv__parameterized3
reg__9590: reg__2
reg__5618: reg__5618
carry_chain__parameterized3__45: carry_chain__parameterized3
reg__24: reg__24
delay__parameterized5__175: delay__parameterized5
reg__3608: reg__3608
reg__2946: reg__2946
delay__parameterized0__818: delay__parameterized0
logic__4765: logic__171
xbip_pipe_v3_0_6_viv__parameterized55__86: xbip_pipe_v3_0_6_viv__parameterized55
logic__2854: logic__205
L2_up_L1_WEIGHTS_78_rom: L2_up_L1_WEIGHTS_78_rom
keep__309: keep
reg__9484: reg__6
reg__3669: reg__3669
reg__452: reg__452
xbip_pipe_v3_0_6_viv__parameterized43__53: xbip_pipe_v3_0_6_viv__parameterized43
reg__1057: reg__1057
logic__1370: logic__1370
reg__7939: reg__7939
xbip_pipe_v3_0_6_viv__parameterized9__144: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized11__42: delay__parameterized11
DNN_up_denorm_DNN_ram: DNN_up_denorm_DNN_ram
reg__6209: reg__6209
logic__4873: logic__303
reg__532: reg__532
flt_mult_round__17: flt_mult_round
carry_chain__parameterized0__20: carry_chain__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__304: xbip_pipe_v3_0_6_viv__parameterized3
logic__5407: logic__270
reg__6446: reg__6446
delay__parameterized9__119: delay__parameterized9
delay__parameterized28__4: delay__parameterized28
reg__729: reg__729
delay__parameterized0__3: delay__parameterized0
reg__2638: reg__2638
xbip_pipe_v3_0_6_viv__parameterized62__33: xbip_pipe_v3_0_6_viv__parameterized62
reg__4224: reg__4224
reg__9012: reg__10
keep__313: keep__6
reg__1885: reg__1885
reg__8208: reg__8208
delay__parameterized20__79: delay__parameterized20
logic__3302: logic__404
reg__3038: reg__3038
xbip_pipe_v3_0_6_viv__parameterized15__57: xbip_pipe_v3_0_6_viv__parameterized15
case__739: case__27
logic__1573: logic__1573
logic__4375: logic__252
xbip_pipe_v3_0_6_viv__parameterized7__213: xbip_pipe_v3_0_6_viv__parameterized7
logic__1550: logic__1550
reg__5760: reg__5760
xbip_pipe_v3_0_6_viv__parameterized3__142: xbip_pipe_v3_0_6_viv__parameterized3
logic__1922: logic__214
keep__612: keep__5
xbip_pipe_v3_0_6_viv__parameterized23__10: xbip_pipe_v3_0_6_viv__parameterized23
xbip_pipe_v3_0_6_viv__parameterized3__540: xbip_pipe_v3_0_6_viv__parameterized3
reg__8303: reg__11
reg__5876: reg__5876
logic__2784: logic__199
reg__4590: reg__4590
reg__2229: reg__2229
floating_point_v7_1_8__parameterized1__7: floating_point_v7_1_8__parameterized1
reg__6559: reg__6559
delay__parameterized0__755: delay__parameterized0
compare_gt__30: compare_gt
logic__3805: logic__237
logic__3400: logic__394
logic__5082: logic__48
keep__186: keep__1
datapath__276: datapath__16
logic__2655: logic__312
xbip_pipe_v3_0_6_viv__parameterized58__32: xbip_pipe_v3_0_6_viv__parameterized58
case__327: case__27
logic__3487: logic__193
reg__7577: reg__7577
logic__3194: logic__221
reg__3057: reg__3057
logic__2816: logic__77
delay__parameterized38__51: delay__parameterized38
xbip_pipe_v3_0_6_viv__parameterized9__199: xbip_pipe_v3_0_6_viv__parameterized9
reg__2587: reg__2587
muxpart__270: muxpart__5
datapath__591: datapath__7
logic__2746: logic__25
muxpart__226: muxpart__7
logic__4628: logic__78
logic__2853: logic__206
reg__8889: reg__4
reg__8138: reg__8138
delay__parameterized7__80: delay__parameterized7
reg__1750: reg__1750
reg__9193: reg__27
xbip_pipe_v3_0_6_viv__parameterized13__111: xbip_pipe_v3_0_6_viv__parameterized13
reg__7559: reg__7559
reg__256: reg__256
xbip_pipe_v3_0_6_viv__parameterized31__83: xbip_pipe_v3_0_6_viv__parameterized31
reg__4853: reg__4853
keep__442: keep__3
case__325: case__29
delay__parameterized18__58: delay__parameterized18
reg__3830: reg__3830
xbip_pipe_v3_0_6_viv__parameterized3__1170: xbip_pipe_v3_0_6_viv__parameterized3
reg__6848: reg__6848
logic__4591: logic__208
xbip_pipe_v3_0_6_viv__parameterized3__470: xbip_pipe_v3_0_6_viv__parameterized3
reg__9011: reg__11
delay__parameterized0__319: delay__parameterized0
carry_chain__parameterized5__11: carry_chain__parameterized5
xbip_pipe_v3_0_6_viv__parameterized3__440: xbip_pipe_v3_0_6_viv__parameterized3
reg__3782: reg__3782
align_add_dsp48e1_sgl__32: align_add_dsp48e1_sgl
reg__897: reg__897
logic__2331: logic__191
datapath__544: datapath__3
delay__parameterized39__1: delay__parameterized39
logic__1792: logic__244
delay__parameterized5__134: delay__parameterized5
reg__5375: reg__5375
logic__4947: logic__231
delay__parameterized0__495: delay__parameterized0
reg__7310: reg__7310
logic__1285: logic__1285
logic__876: logic__876
reg__6945: reg__6945
L2_up_L1_WEIGHTS_90_rom: L2_up_L1_WEIGHTS_90_rom
reg__4326: reg__4326
delay__parameterized20__45: delay__parameterized20
case__90: case__90
delay__parameterized0__849: delay__parameterized0
reg__5537: reg__5537
norm_and_round_dsp48e1_sgl__19: norm_and_round_dsp48e1_sgl
logic__5634: logic__143
reg__7608: reg__7608
logic__3073: logic__168
delay__parameterized3__21: delay__parameterized3
xbip_pipe_v3_0_6_viv__parameterized72__12: xbip_pipe_v3_0_6_viv__parameterized72
xbip_pipe_v3_0_6_viv__parameterized33__64: xbip_pipe_v3_0_6_viv__parameterized33
delay__parameterized33__20: delay__parameterized33
delay__parameterized30__232: delay__parameterized30
reg__6953: reg__6953
delay__parameterized30__164: delay__parameterized30
reg__9418: reg__14
xbip_pipe_v3_0_6_viv__parameterized15__71: xbip_pipe_v3_0_6_viv__parameterized15
logic__2559: logic__252
xbip_pipe_v3_0_6_viv__parameterized3__335: xbip_pipe_v3_0_6_viv__parameterized3
L2_up_L1_WEIGHTS_5: L2_up_L1_WEIGHTS_5
reg__4913: reg__4913
L3_up_L2_WEIGHTS_0_rom: L3_up_L2_WEIGHTS_0_rom
logic__2190: logic__94
delay__parameterized30__155: delay__parameterized30
delay__parameterized28__22: delay__parameterized28
delay__parameterized5: delay__parameterized5
extrom__128: extrom__128
extrom__2: extrom__2
delay__parameterized0__949: delay__parameterized0
reg__562: reg__562
delay__parameterized43__30: delay__parameterized43
xbip_pipe_v3_0_6_viv__parameterized3__6: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized18__28: delay__parameterized18
xbip_pipe_v3_0_6_viv__parameterized29__81: xbip_pipe_v3_0_6_viv__parameterized29
reg__2743: reg__2743
logic__3263: logic__378
keep__358: keep__7
logic__3192: logic__223
xbip_pipe_v3_0_6_viv__parameterized55__28: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized15__112: xbip_pipe_v3_0_6_viv__parameterized15
reg__2446: reg__2446
case__420: case__5
xbip_pipe_v3_0_6_viv__parameterized1__19: xbip_pipe_v3_0_6_viv__parameterized1
compare_eq_im__parameterized1__58: compare_eq_im__parameterized1
logic__4089: logic__302
reg__8376: reg__4
xbip_pipe_v3_0_6_viv__parameterized55__87: xbip_pipe_v3_0_6_viv__parameterized55
reg__890: reg__890
reg__2124: reg__2124
extrom__153: extrom__153
extrom__72: extrom__72
reg__5207: reg__5207
xbip_pipe_v3_0_6_viv__parameterized21__66: xbip_pipe_v3_0_6_viv__parameterized21
xbip_pipe_v3_0_6_viv__parameterized31__70: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized3__188: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized35__33: xbip_pipe_v3_0_6_viv__parameterized35
xbip_pipe_v3_0_6_viv__parameterized45__9: xbip_pipe_v3_0_6_viv__parameterized45
delay__parameterized19__16: delay__parameterized19
logic__3227: logic__143
logic__3267: logic__367
logic__728: logic__728
reg__8107: reg__8107
logic__1324: logic__1324
case__386: case__20
L2_up_L1_WEIGHTS_87: L2_up_L1_WEIGHTS_87
carry_chain__parameterized3__65: carry_chain__parameterized3
delay__parameterized6__74: delay__parameterized6
reg__8182: reg__8182
logic__4595: logic__204
delay__parameterized0__604: delay__parameterized0
delay__parameterized18__99: delay__parameterized18
reg__1000: reg__1000
logic__4855: logic__367
logic__3193: logic__222
reg__6341: reg__6341
carry_chain__parameterized0__21: carry_chain__parameterized0
logic__4122: logic__359
special_detect__14: special_detect
reg__3473: reg__3473
keep__297: keep__6
logic__3558: logic__195
logic__5419: logic__388
reg__2039: reg__2039
delay__parameterized8__82: delay__parameterized8
reg__3550: reg__3550
L2_up_L1_WEIGHTS_92_rom: L2_up_L1_WEIGHTS_92_rom
keep__837: keep__2
reg__5798: reg__5798
delay__parameterized36__1: delay__parameterized36
reg__8533: reg__27
reg__7116: reg__7116
reg__1566: reg__1566
delay__parameterized33__67: delay__parameterized33
reg__6720: reg__6720
DNN_up_LS_data: DNN_up_LS_data
reg__6494: reg__6494
reg__1279: reg__1279
case__755: case__11
carry_chain__parameterized0__32: carry_chain__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__1071: xbip_pipe_v3_0_6_viv__parameterized3
reg__956: reg__956
reg__6971: reg__6971
dsp48e1_wrapper__parameterized1__24: dsp48e1_wrapper__parameterized1
flt_mult__8: flt_mult
xbip_pipe_v3_0_6_viv__parameterized9__178: xbip_pipe_v3_0_6_viv__parameterized9
reg__6583: reg__6583
xbip_pipe_v3_0_6_viv__parameterized49__63: xbip_pipe_v3_0_6_viv__parameterized49
logic__2952: logic__158
xbip_pipe_v3_0_6_viv__parameterized3__382: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__327: delay__parameterized0
reg__6684: reg__6684
datapath__242: datapath__16
reg__3097: reg__3097
reg__2811: reg__2811
DNN_up_ap_fadd_3_full_dsp_32__22: DNN_up_ap_fadd_3_full_dsp_32
reg__8142: reg__8142
reg__2155: reg__2155
reg__7268: reg__7268
reg__2697: reg__2697
logic__3230: logic__128
muxpart__499: muxpart__7
case__363: case__13
reg__3577: reg__3577
logic__3801: logic__251
compare_eq_im__parameterized1__55: compare_eq_im__parameterized1
case__245: case__11
delay__parameterized36__72: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized35__53: xbip_pipe_v3_0_6_viv__parameterized35
delay__parameterized37__12: delay__parameterized37
reg__1380: reg__1380
xbip_pipe_v3_0_6_viv__parameterized19__16: xbip_pipe_v3_0_6_viv__parameterized19
logic__5061: logic__158
delay__parameterized15__130: delay__parameterized15
keep__693: keep__2
delay__parameterized28__12: delay__parameterized28
logic__5317: logic__202
xbip_pipe_v3_0_6_viv__parameterized41__19: xbip_pipe_v3_0_6_viv__parameterized41
logic__2051: logic__25
lead_zero_encode_shift__22: lead_zero_encode_shift
logic__3195: logic__220
reg__3452: reg__3452
delay__parameterized21__23: delay__parameterized21
delay__parameterized30__161: delay__parameterized30
reg__8463: reg__4
reg__1493: reg__1493
logic__1013: logic__1013
reg__873: reg__873
logic__3971: logic__384
case__831: case__6
DNN_up_fcmp_32ns_jbC: DNN_up_fcmp_32ns_jbC
reg__349: reg__349
reg__1212: reg__1212
logic__1265: logic__1265
xbip_pipe_v3_0_6_viv__parameterized49__136: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized17__154: xbip_pipe_v3_0_6_viv__parameterized17
reg__7129: reg__7129
reg__4396: reg__4396
reg__2662: reg__2662
xbip_pipe_v3_0_6_viv__parameterized3__736: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized25__10: delay__parameterized25
delay__parameterized3__32: delay__parameterized3
reg__2008: reg__2008
reg__1673: reg__1673
reg__9894: reg__7761
reg__9710: reg__6
reg__6118: reg__6118
carry_chain__parameterized2__15: carry_chain__parameterized2
xbip_pipe_v3_0_6_viv__parameterized49__106: xbip_pipe_v3_0_6_viv__parameterized49
muxpart__505: muxpart__6
logic__729: logic__729
logic__2564: logic__237
logic__5683: logic__1099
reg__8534: reg__26
delay__parameterized17__50: delay__parameterized17
delay__parameterized9__172: delay__parameterized9
extrom__159: extrom__159
delay__parameterized9: delay__parameterized9
reg__7025: reg__7025
keep__385: keep__2
xbip_pipe_v3_0_6_viv__parameterized11__149: xbip_pipe_v3_0_6_viv__parameterized11
reg__6792: reg__6792
reg__5482: reg__5482
logic__4593: logic__206
xbip_pipe_v3_0_6_viv__parameterized29__29: xbip_pipe_v3_0_6_viv__parameterized29
keep__717: keep__6
delay__parameterized30__119: delay__parameterized30
delay__parameterized30__183: delay__parameterized30
delay__parameterized27__17: delay__parameterized27
reg__1877: reg__1877
muxpart__115: muxpart__115
logic__2794: logic__191
reg__861: reg__861
reg__8119: reg__8119
reg__1881: reg__1881
reg__2013: reg__2013
logic__5492: logic__200
logic__1926: logic__210
reg__9486: reg__11
keep__350: keep__3
muxpart__423: muxpart__6
xbip_pipe_v3_0_6_viv__parameterized55__7: xbip_pipe_v3_0_6_viv__parameterized55
keep__67: keep__6
delay__parameterized15__85: delay__parameterized15
reg__8126: reg__8126
reg__7717: reg__7717
reg__2590: reg__2590
logic__1046: logic__1046
keep__407: keep__2
reg__329: reg__329
reg__1524: reg__1524
reg__6780: reg__6780
datapath__91: datapath__14
reg__418: reg__418
logic__2365: logic__404
xbip_pipe_v3_0_6_viv__parameterized31__162: xbip_pipe_v3_0_6_viv__parameterized31
compare_eq_im__29: compare_eq_im
delay__parameterized17__78: delay__parameterized17
delay__parameterized4__17: delay__parameterized4
reg__2482: reg__2482
reg__2788: reg__2788
logic__659: logic__659
reg__6337: reg__6337
reg__9299: reg__24
reg__4795: reg__4795
logic__5497: logic__195
reg__601: reg__601
logic__2276: logic__57
reg__8703: reg__11
logic__3346: logic__267
case__565: case__29
case__603: case__10
datapath__137: datapath__2
logic__2922: logic__221
delay__parameterized0__609: delay__parameterized0
datapath__292: datapath
reg__9157: reg__27
logic__4481: logic__198
L2_up_L1_WEIGHTS_2: L2_up_L1_WEIGHTS_2
delay__parameterized10__1: delay__parameterized10
reg__8532: reg__28
logic__3804: logic__244
reg__5698: reg__5698
logic__4971: logic__197
logic__2310: logic__213
delay__parameterized17__96: delay__parameterized17
lead_zero_encode_shift__28: lead_zero_encode_shift
xbip_pipe_v3_0_6_viv__parameterized15__124: xbip_pipe_v3_0_6_viv__parameterized15
logic__3344: logic__285
keep__390: keep__3
reg__1534: reg__1534
reg__9592: reg
extrom__35: extrom__35
delay__parameterized0__752: delay__parameterized0
reg__4494: reg__4494
logic__3913: logic__287
L2_up_L1_WEIGHTS_88_rom: L2_up_L1_WEIGHTS_88_rom
logic__2174: logic__193
reg__2836: reg__2836
delay__parameterized21__10: delay__parameterized21
reg__2655: reg__2655
xbip_pipe_v3_0_6_viv__parameterized3__216: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__296: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__467: delay__parameterized0
DNN_up_fadd_32ns_hbi__23: DNN_up_fadd_32ns_hbi
delay__parameterized7__31: delay__parameterized7
delay__parameterized8__67: delay__parameterized8
compare__28: compare
reg__3075: reg__3075
datapath__138: datapath__1
reg__1486: reg__1486
logic__1337: logic__1337
logic__5187: logic__212
reg__5322: reg__5322
delay__parameterized27__5: delay__parameterized27
xbip_pipe_v3_0_6_viv__parameterized31__212: xbip_pipe_v3_0_6_viv__parameterized31
reg__2061: reg__2061
logic__2558: logic__255
xbip_pipe_v3_0_6_viv__parameterized3__1212: xbip_pipe_v3_0_6_viv__parameterized3
case__670: case__11
reg__1782: reg__1782
keep__923: keep__8
reg__9461: reg__4
muxpart__250: muxpart__9
reg__7510: reg__7510
reg__4490: reg__4490
logic__2308: logic__220
reg__1803: reg__1803
L2_up_L1_WEIGHTS_88: L2_up_L1_WEIGHTS_88
reg__7507: reg__7507
reg__5546: reg__5546
xbip_pipe_v3_0_6_viv__parameterized47__84: xbip_pipe_v3_0_6_viv__parameterized47
delay__parameterized16__19: delay__parameterized16
delay__parameterized35__9: delay__parameterized35
extrom__84: extrom__84
reg__6745: reg__6745
flt_add_exp_sp__19: flt_add_exp_sp
logic__657: logic__657
delay__parameterized2__6: delay__parameterized2
delay__80: delay
delay__parameterized3__14: delay__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__532: xbip_pipe_v3_0_6_viv__parameterized3
reg__3726: reg__3726
reg__688: reg__688
reg__7301: reg__7301
reg__8471: reg__5
reg__7700: reg__7700
xbip_pipe_v3_0_6_viv__parameterized11__233: xbip_pipe_v3_0_6_viv__parameterized11
carry_chain__parameterized1__7: carry_chain__parameterized1
norm_and_round_dsp48e1_sgl__4: norm_and_round_dsp48e1_sgl
delay__parameterized22__31: delay__parameterized22
logic__5011: logic
case__1033: case__11
reg__6208: reg__6208
reg__1432: reg__1432
delay__parameterized0__891: delay__parameterized0
reg__185: reg__185
xbip_pipe_v3_0_6_viv__parameterized11__142: xbip_pipe_v3_0_6_viv__parameterized11
logic__4688: logic__172
delay__parameterized18__7: delay__parameterized18
logic__2651: logic__335
delay__parameterized35__2: delay__parameterized35
delay__2: delay
xbip_pipe_v3_0_6_viv__parameterized15__125: xbip_pipe_v3_0_6_viv__parameterized15
muxpart__347: muxpart__2
reg__8929: reg__28
delay__parameterized7__126: delay__parameterized7
reg__7359: reg__7359
reg__2121: reg__2121
reg__5342: reg__5342
reg__4212: reg__4212
reg__5520: reg__5520
delay__parameterized8__137: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized3__77: xbip_pipe_v3_0_6_viv__parameterized3
L2_up_L1_WEIGHTS_58_rom: L2_up_L1_WEIGHTS_58_rom
reg__3346: reg__3346
floating_point_v7_1_8__parameterized1__27: floating_point_v7_1_8__parameterized1
reg__2022: reg__2022
keep__21: keep__21
logic__3311: logic__377
signinv__6: signinv
delay__parameterized0__105: delay__parameterized0
muxpart__330: muxpart__6
case__479: case__14
reg__1058: reg__1058
delay__parameterized0__152: delay__parameterized0
delay__45: delay
delay__parameterized17__35: delay__parameterized17
delay__parameterized2__22: delay__parameterized2
delay__parameterized50__2: delay__parameterized50
logic__3157: logic__128
delay__parameterized17__20: delay__parameterized17
logic__4896: logic__387
delay__parameterized2__31: delay__parameterized2
reg__3283: reg__3283
delay__parameterized14__29: delay__parameterized14
reg__4767: reg__4767
reg__9225: reg__8
reg__7635: reg__7635
logic__3522: logic__262
logic__2693: logic__214
logic__1479: logic__1479
logic__2110: logic__133
reg__5549: reg__5549
logic__5328: logic__176
delay__parameterized35__31: delay__parameterized35
xbip_pipe_v3_0_6_viv__parameterized3__794: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized33__29: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized68__19: xbip_pipe_v3_0_6_viv__parameterized68
reg__4577: reg__4577
keep__606: keep__11
delay__parameterized17__58: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized15__26: xbip_pipe_v3_0_6_viv__parameterized15
reg__4525: reg__4525
reg__4501: reg__4501
datapath__122: datapath
xbip_pipe_v3_0_6_viv__parameterized35__100: xbip_pipe_v3_0_6_viv__parameterized35
datapath__289: datapath__3
xbip_pipe_v3_0_6_viv__parameterized49__98: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized0__249: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__1062: xbip_pipe_v3_0_6_viv__parameterized3
reg__1149: reg__1149
logic__4882: logic__285
keep__421: keep__8
delay__parameterized17__44: delay__parameterized17
datapath__93: datapath__12
reg__3340: reg__3340
case__668: case__13
reg__5817: reg__5817
reg__7884: reg__7884
reg__6389: reg__6389
xbip_pipe_v3_0_6_viv__parameterized11__128: xbip_pipe_v3_0_6_viv__parameterized11
reg__8271: reg__23
xbip_pipe_v3_0_6_viv__parameterized13__99: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized11__111: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized36__166: delay__parameterized36
delay__parameterized0__562: delay__parameterized0
xbip_pipe_v3_0_6_viv__29: xbip_pipe_v3_0_6_viv
reg__6628: reg__6628
reg__8914: reg__25
carry_chain__parameterized1__26: carry_chain__parameterized1
delay__parameterized17__128: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized3__80: xbip_pipe_v3_0_6_viv__parameterized3
extrom__88: extrom__88
reg__4043: reg__4043
reg__4877: reg__4877
delay__parameterized1__20: delay__parameterized1
reg__4033: reg__4033
reg__777: reg__777
reg__9744: reg__23
delay__parameterized21__33: delay__parameterized21
fix_mult_dsp48e1_sgl__5: fix_mult_dsp48e1_sgl
delay__parameterized29__34: delay__parameterized29
reg__5382: reg__5382
reg__9564: reg__15
reg__6961: reg__6961
reg__4022: reg__4022
reg__1367: reg__1367
logic__5189: logic__210
delay__parameterized36__152: delay__parameterized36
case__791: case__27
xbip_pipe_v3_0_6_viv__parameterized15__121: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized31__213: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized0__488: delay__parameterized0
L2_up_L1_WEIGHTS_6: L2_up_L1_WEIGHTS_6
muxpart__53: muxpart__53
reg__9054: reg__8
delay__parameterized18__94: delay__parameterized18
case__669: case__12
reg__6159: reg__6159
logic__2154: logic__210
reg__1874: reg__1874
delay__parameterized23__29: delay__parameterized23
reg__8853: reg__6
xbip_pipe_v3_0_6_viv__parameterized3__1254: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized35__3: delay__parameterized35
logic__4978: logic__193
xbip_pipe_v3_0_6_viv__parameterized13__6: xbip_pipe_v3_0_6_viv__parameterized13
reg__9224: reg__18
reg__1939: reg__1939
xbip_pipe_v3_0_6_viv__parameterized3__204: xbip_pipe_v3_0_6_viv__parameterized3
delay__52: delay
logic__4021: logic__374
keep__978: keep__17
case__975: case__1
xbip_pipe_v3_0_6_viv__parameterized3__426: xbip_pipe_v3_0_6_viv__parameterized3
reg__9180: reg__22
case__116: case__116
reg__2736: reg__2736
keep__682: keep__7
delay__parameterized2__17: delay__parameterized2
L2_up_L1_WEIGHTS_39_rom: L2_up_L1_WEIGHTS_39_rom
reg__6803: reg__6803
xbip_pipe_v3_0_6_viv__parameterized62__12: xbip_pipe_v3_0_6_viv__parameterized62
reg__3853: reg__3853
xbip_pipe_v3_0_6_viv__parameterized3__538: xbip_pipe_v3_0_6_viv__parameterized3
reg__8565: reg__26
reg__6685: reg__6685
reg__8581: reg__28
delay__parameterized20__10: delay__parameterized20
reg__8653: reg__4
reg__4221: reg__4221
xbip_pipe_v3_0_6_viv__parameterized45__1: xbip_pipe_v3_0_6_viv__parameterized45
xbip_pipe_v3_0_6_viv__parameterized35__77: xbip_pipe_v3_0_6_viv__parameterized35
logic__3465: logic__212
logic__5616: logic__198
flt_add_dsp: flt_add_dsp
logic__5297: logic__236
reg__4710: reg__4710
reg__7293: reg__7293
reg__8498: reg__6
xbip_pipe_v3_0_6_viv__parameterized3__605: xbip_pipe_v3_0_6_viv__parameterized3
reg__9100: reg__6
xbip_pipe_v3_0_6_viv__parameterized80__12: xbip_pipe_v3_0_6_viv__parameterized80
delay__parameterized36__115: delay__parameterized36
reg__5809: reg__5809
xbip_pipe_v3_0_6_viv__parameterized56__32: xbip_pipe_v3_0_6_viv__parameterized56
logic__4233: logic__388
xbip_pipe_v3_0_6_viv__parameterized11__129: xbip_pipe_v3_0_6_viv__parameterized11
logic__3264: logic__377
reg__9436: reg__4
reg__8588: reg__7
logic__4160: logic__237
reg__9808: reg__6
reg__10: reg__10
delay__parameterized30__213: delay__parameterized30
reg__7244: reg__7244
delay__parameterized6__173: delay__parameterized6
delay__parameterized6__72: delay__parameterized6
logic__2741: logic__76
reg__4493: reg__4493
xbip_pipe_v3_0_6_viv__parameterized60__18: xbip_pipe_v3_0_6_viv__parameterized60
keep__20: keep__20
reg__8359: reg__13
reg__9488: reg__9
case__274: case__1
reg__6074: reg__6074
xbip_pipe_v3_0_6_viv__parameterized51__8: xbip_pipe_v3_0_6_viv__parameterized51
xbip_pipe_v3_0_6_viv__parameterized49__226: xbip_pipe_v3_0_6_viv__parameterized49
reg__7867: reg__7867
logic__4839: logic__287
logic__5298: logic__231
carry_chain__parameterized3__20: carry_chain__parameterized3
delay__parameterized0__133: delay__parameterized0
reg__3775: reg__3775
logic__4897: logic__384
reg__5063: reg__5063
delay__parameterized5__103: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized3__587: xbip_pipe_v3_0_6_viv__parameterized3
reg__2617: reg__2617
reg__3099: reg__3099
delay__parameterized9__3: delay__parameterized9
reg__4816: reg__4816
delay__parameterized6__6: delay__parameterized6
reg__3016: reg__3016
L2_up_L1_WEIGHTS_14_rom: L2_up_L1_WEIGHTS_14_rom
logic__4121: logic__364
logic__3762: logic__172
datapath__53: datapath__53
reg__7135: reg__7135
extrom__96: extrom__96
logic__374: logic__374
logic__3972: logic__378
reg__3760: reg__3760
extrom__115: extrom__115
reg__2594: reg__2594
xbip_pipe_v3_0_6_viv__parameterized47__61: xbip_pipe_v3_0_6_viv__parameterized47
logic__2891: logic__78
logic__877: logic__877
reg__4061: reg__4061
muxpart__422: muxpart__7
xbip_pipe_v3_0_6_viv__parameterized31__9: xbip_pipe_v3_0_6_viv__parameterized31
logic__2786: logic__197
delay__parameterized41__19: delay__parameterized41
reg__8550: reg__4
xbip_pipe_v3_0_6_viv__parameterized47__22: xbip_pipe_v3_0_6_viv__parameterized47
logic__1045: logic__1045
xbip_pipe_v3_0_6_viv__parameterized41__6: xbip_pipe_v3_0_6_viv__parameterized41
reg__1655: reg__1655
delay__parameterized18__38: delay__parameterized18
logic__3936: logic__339
logic__2152: logic__212
delay__parameterized2__27: delay__parameterized2
reg__9460: reg__4
logic__444: logic__444
keep__454: keep__7
logic__4594: logic__205
reg__5937: reg__5937
xbip_pipe_v3_0_6_viv__parameterized29__28: xbip_pipe_v3_0_6_viv__parameterized29
L3_up_L2_WEIGHTS_2_rom: L3_up_L2_WEIGHTS_2_rom
reg__7477: reg__7477
delay__parameterized12__32: delay__parameterized12
reg__5787: reg__5787
reg__1394: reg__1394
delay__parameterized4__1: delay__parameterized4
case__740: case__26
delay__parameterized4__34: delay__parameterized4
delay__parameterized18__116: delay__parameterized18
reg__865: reg__865
keep__573: keep__12
reg__9849: reg__3
delay__parameterized0__514: delay__parameterized0
reg__242: reg__242
reg__8673: reg__10
delay__parameterized9__78: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized1__12: xbip_pipe_v3_0_6_viv__parameterized1
compare_eq_im__parameterized0__63: compare_eq_im__parameterized0
logic__3072: logic__171
align_add_dsp48e1_sgl__21: align_add_dsp48e1_sgl
reg__8903: reg__6
logic__2255: logic__168
reg__1907: reg__1907
delay__parameterized16__75: delay__parameterized16
delay__parameterized17__31: delay__parameterized17
delay__parameterized32__18: delay__parameterized32
logic__2650: logic__336
extrom__10: extrom__10
logic__2313: logic__210
delay__parameterized30__72: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized17__58: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized18__122: delay__parameterized18
reg__9492: reg__3
reg__4162: reg__4162
logic__5387: logic__337
reg__3568: reg__3568
delay__parameterized33__28: delay__parameterized33
reg__5024: reg__5024
reg__2173: reg__2173
reg__7185: reg__7185
logic__4497: logic__153
xbip_pipe_v3_0_6_viv__parameterized3__137: xbip_pipe_v3_0_6_viv__parameterized3
logic__3334: logic__301
delay__parameterized34__31: delay__parameterized34
reg__5119: reg__5119
reg__4880: reg__4880
delay__parameterized11__64: delay__parameterized11
xbip_pipe_v3_0_6_viv__parameterized37__55: xbip_pipe_v3_0_6_viv__parameterized37
delay__20: delay
delay__parameterized14__9: delay__parameterized14
reg__3747: reg__3747
reg__3395: reg__3395
DNN_up_fadd_32ns_hbi__7: DNN_up_fadd_32ns_hbi
case__671: case__10
logic__3156: logic__133
logic__2192: logic__88
logic__4898: logic__378
logic__445: logic__445
carry_chain__parameterized11__11: carry_chain__parameterized11
delay__23: delay
xbip_pipe_v3_0_6_viv__parameterized9__158: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized66__10: xbip_pipe_v3_0_6_viv__parameterized66
logic__1837: logic__138
delay__parameterized0__665: delay__parameterized0
logic__2770: logic__213
reg__3818: reg__3818
logic__3377: logic__307
delay__parameterized9__114: delay__parameterized9
delay__parameterized23__48: delay__parameterized23
xbip_pipe_v3_0_6_viv__parameterized3__894: xbip_pipe_v3_0_6_viv__parameterized3
logic__3175: logic__18
delay__parameterized0__911: delay__parameterized0
reg__3535: reg__3535
xbip_pipe_v3_0_6_viv__parameterized102: xbip_pipe_v3_0_6_viv__parameterized102
xbip_pipe_v3_0_6_viv__parameterized13__117: xbip_pipe_v3_0_6_viv__parameterized13
logic__3092: logic__76
xbip_pipe_v3_0_6_viv__parameterized3__504: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized41__59: xbip_pipe_v3_0_6_viv__parameterized41
reg__7666: reg__7666
logic__1925: logic__211
logic__4174: logic__209
delay__parameterized52__7: delay__parameterized52
reg__2136: reg__2136
reg__5634: reg__5634
reg__5831: reg__5831
reg__8217: reg__8217
reg__5055: reg__5055
carry_chain__parameterized3__9: carry_chain__parameterized3
reg__6758: reg__6758
logic__3229: logic__133
reg__5851: reg__5851
DNN_up_ap_fsub_3_full_dsp_32: DNN_up_ap_fsub_3_full_dsp_32
carry_chain__parameterized3__10: carry_chain__parameterized3
reg__6781: reg__6781
xbip_pipe_v3_0_6_viv__parameterized15__128: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized33__64: delay__parameterized33
logic__3324: logic__335
reg__6890: reg__6890
xbip_pipe_v3_0_6_viv__parameterized49__107: xbip_pipe_v3_0_6_viv__parameterized49
logic__2658: logic__306
reg__4065: reg__4065
delay__parameterized43__3: delay__parameterized43
reg__5372: reg__5372
reg__7437: reg__7437
reg__7233: reg__7233
xbip_pipe_v3_0_6_viv__parameterized9__103: xbip_pipe_v3_0_6_viv__parameterized9
muxpart__197: muxpart__3
delay__parameterized8__134: delay__parameterized8
reg__8628: reg__3
reg__8686: reg__4
case__827: case__10
L2_up_L1_WEIGHTS_19_rom: L2_up_L1_WEIGHTS_19_rom
logic__4764: logic__172
logic__1408: logic__1408
case__456: case__7
reg__243: reg__243
xbip_pipe_v3_0_6_viv__parameterized9__34: xbip_pipe_v3_0_6_viv__parameterized9
reg__4779: reg__4779
xbip_pipe_v3_0_6_viv__parameterized62__18: xbip_pipe_v3_0_6_viv__parameterized62
muxpart__70: muxpart__70
reg__6504: reg__6504
reg__1525: reg__1525
logic__4872: logic__306
reg__9802: reg__19
delay__parameterized0__484: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized33__14: xbip_pipe_v3_0_6_viv__parameterized33
reg__711: reg__711
case__111: case__111
reg__6412: reg__6412
xbip_pipe_v3_0_6_viv__parameterized72__10: xbip_pipe_v3_0_6_viv__parameterized72
xbip_pipe_v3_0_6_viv__parameterized3__815: xbip_pipe_v3_0_6_viv__parameterized3
reg__6519: reg__6519
reg__1569: reg__1569
delay__parameterized37__29: delay__parameterized37
xbip_pipe_v3_0_6_viv__parameterized43__10: xbip_pipe_v3_0_6_viv__parameterized43
delay__parameterized16__14: delay__parameterized16
reg__7982: reg__7982
delay__77: delay
xbip_pipe_v3_0_6_viv__parameterized9__128: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized33__125: delay__parameterized33
logic__2956: logic__138
extrom__42: extrom__42
xbip_pipe_v3_0_6_viv__parameterized3__1263: xbip_pipe_v3_0_6_viv__parameterized3
reg__1487: reg__1487
xbip_pipe_v3_0_6_viv__parameterized9__32: xbip_pipe_v3_0_6_viv__parameterized9
case__491: case__2
xbip_pipe_v3_0_6_viv__parameterized55__126: xbip_pipe_v3_0_6_viv__parameterized55
delay__parameterized0__779: delay__parameterized0
reg__8551: reg__4
carry_chain__parameterized5__45: carry_chain__parameterized5
case__1049: case__25
reg__3010: reg__3010
logic__3660: logic__213
logic__5136: logic__163
delay__9: delay
xbip_pipe_v3_0_6_viv__parameterized3__173: xbip_pipe_v3_0_6_viv__parameterized3
reg__468: reg__468
extrom__34: extrom__34
delay__parameterized10__21: delay__parameterized10
delay__parameterized18__120: delay__parameterized18
reg__703: reg__703
L2_up_L1_WEIGHTS_23_rom: L2_up_L1_WEIGHTS_23_rom
case__433: case__11
L2_up_L1_WEIGHTS_36_rom: L2_up_L1_WEIGHTS_36_rom
reg__7605: reg__7605
reg__9377: reg__11
reg__7986: reg__7986
reg__3759: reg__3759
muxpart__524: muxpart__3
delay__parameterized17__106: delay__parameterized17
delay__parameterized9__25: delay__parameterized9
reg__969: reg__969
flt_mult_exp__22: flt_mult_exp
reg__1301: reg__1301
reg__2315: reg__2315
reg__3192: reg__3192
delay__parameterized30__58: delay__parameterized30
logic__2449: logic__291
muxpart__473: muxpart__5
delay__parameterized36__3: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized92__2: xbip_pipe_v3_0_6_viv__parameterized92
logic__3662: logic__211
logic__2193: logic__85
xbip_pipe_v3_0_6_viv__parameterized23__27: xbip_pipe_v3_0_6_viv__parameterized23
reg__7131: reg__7131
reg__7692: reg__7692
reg__2059: reg__2059
reg__2319: reg__2319
xbip_pipe_v3_0_6_viv__parameterized3__553: xbip_pipe_v3_0_6_viv__parameterized3
reg__941: reg__941
xbip_pipe_v3_0_6_viv__parameterized3__999: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized13__100: xbip_pipe_v3_0_6_viv__parameterized13
floating_point_v7_1_8__parameterized1__10: floating_point_v7_1_8__parameterized1
logic__765: logic__765
xbip_pipe_v3_0_6_viv__parameterized21__3: xbip_pipe_v3_0_6_viv__parameterized21
delay__parameterized33__128: delay__parameterized33
reg__9563: reg__16
xbip_pipe_v3_0_6_viv__parameterized55__101: xbip_pipe_v3_0_6_viv__parameterized55
L3_up__GB1: L3_up__GB1
carry_chain__parameterized4__5: carry_chain__parameterized4
logic__879: logic__879
logic__4746: logic__208
delay__parameterized4__117: delay__parameterized4
delay__parameterized18__73: delay__parameterized18
reg__3879: reg__3879
carry_chain__parameterized5__20: carry_chain__parameterized5
reg__1751: reg__1751
datapath__291: datapath__1
compare_eq_im__parameterized0__8: compare_eq_im__parameterized0
reg__2613: reg__2613
reg__8206: reg__8206
logic__3231: logic__100
reg__3030: reg__3030
reg__8321: reg__4
logic__2566: logic__231
delay__parameterized5__38: delay__parameterized5
delay__parameterized11__20: delay__parameterized11
reg__5046: reg__5046
L2_up_L1_WEIGHTS_89: L2_up_L1_WEIGHTS_89
carry_chain__parameterized1__52: carry_chain__parameterized1
reg__8976: reg__6
lead_zero_encode_shift__9: lead_zero_encode_shift
keep__312: keep__7
reg__2870: reg__2870
logic__3948: logic__302
logic__2697: logic__210
xbip_pipe_v3_0_6_viv__parameterized5__17: xbip_pipe_v3_0_6_viv__parameterized5
carry_chain__parameterized5__60: carry_chain__parameterized5
reg__7513: reg__7513
xbip_pipe_v3_0_6_viv__parameterized17__108: xbip_pipe_v3_0_6_viv__parameterized17
case__428: case__16
logic__5019: logic__245
reg__5622: reg__5622
keep__351: keep__2
reg__9246: reg__20
reg__5093: reg__5093
logic__2915: logic__237
muxpart__292: muxpart__4
floating_point_v7_1_8__parameterized1__19: floating_point_v7_1_8__parameterized1
reg__5647: reg__5647
xbip_pipe_v3_0_6_viv__parameterized3__734: xbip_pipe_v3_0_6_viv__parameterized3
keep__239: keep__12
reg__9660: reg__13
logic__3916: logic__408
reg__4454: reg__4454
reg__1745: reg__1745
reg__2502: reg__2502
case__314: case__29
logic__3937: logic__337
logic__1881: logic__337
reg__2459: reg__2459
delay__parameterized20__28: delay__parameterized20
delay__parameterized6: delay__parameterized6
reg__4871: reg__4871
reg__1463: reg__1463
delay__parameterized30__195: delay__parameterized30
muxpart__154: muxpart__7
reg__5741: reg__5741
reg__9557: reg__7
logic__4596: logic__203
delay__parameterized0__603: delay__parameterized0
reg__6018: reg__6018
reg__2505: reg__2505
reg__148: reg__148
reg__6246: reg__6246
delay__parameterized9__71: delay__parameterized9
reg__4998: reg__4998
keep__881: keep__2
case__282: case__12
delay__parameterized4__60: delay__parameterized4
keep__299: keep__4
xbip_pipe_v3_0_6_viv__parameterized9__130: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized42__27: delay__parameterized42
reg__1400: reg__1400
delay__parameterized0__398: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized31__98: xbip_pipe_v3_0_6_viv__parameterized31
reg__6638: reg__6638
reg__3916: reg__3916
reg__7866: reg__7866
reg__9896: reg__7759
reg__3445: reg__3445
L2_up__GB1: L2_up__GB1
reg__6028: reg__6028
flt_mult: flt_mult
case__507: case__5
delay__parameterized33__95: delay__parameterized33
reg__9389: reg__6
reg__3429: reg__3429
reg__4373: reg__4373
delay__parameterized4__9: delay__parameterized4
reg__8100: reg__8100
lead_zero_encode_shift__32: lead_zero_encode_shift
delay__parameterized20__35: delay__parameterized20
delay__parameterized0__248: delay__parameterized0
reg__265: reg__265
reg__295: reg__295
reg__4552: reg__4552
delay__parameterized24__15: delay__parameterized24
logic__4123: logic__355
reg__3405: reg__3405
reg__1761: reg__1761
reg__7079: reg__7079
case__736: case__19
reg__9230: reg__6
datapath__308: datapath__1
reg__6144: reg__6144
delay__parameterized17__84: delay__parameterized17
delay__parameterized2__11: delay__parameterized2
reg__4155: reg__4155
reg__7904: reg__7904
delay__parameterized0__333: delay__parameterized0
reg__2429: reg__2429
delay__parameterized15__123: delay__parameterized15
delay__parameterized0__169: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__32: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized13__21: xbip_pipe_v3_0_6_viv__parameterized13
reg__4544: reg__4544
reg__764: reg__764
logic__5056: logic__176
xbip_pipe_v3_0_6_viv__parameterized51__7: xbip_pipe_v3_0_6_viv__parameterized51
logic__212: logic__212
logic__5618: logic__196
logic__3659: logic__214
xbip_pipe_v3_0_6_viv__parameterized100: xbip_pipe_v3_0_6_viv__parameterized100
lead_zero_encode_shift__10: lead_zero_encode_shift
reg__4409: reg__4409
reg__2960: reg__2960
case__303: case__10
delay__parameterized16__78: delay__parameterized16
delay__51: delay
delay__parameterized32__12: delay__parameterized32
xbip_pipe_v3_0_6_viv__parameterized3__817: xbip_pipe_v3_0_6_viv__parameterized3
reg__8872: reg__10
xbip_pipe_v3_0_6_viv__parameterized17__97: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized3__81: xbip_pipe_v3_0_6_viv__parameterized3
reg__6051: reg__6051
delay__parameterized16__99: delay__parameterized16
logic__2855: logic__204
delay__parameterized15__155: delay__parameterized15
logic__3931: logic__359
reg__1237: reg__1237
xbip_pipe_v3_0_6_viv__parameterized9__65: xbip_pipe_v3_0_6_viv__parameterized9
keep__262: keep__3
reg__7154: reg__7154
xbip_pipe_v3_0_6_viv__parameterized3__454: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized18__30: delay__parameterized18
xbip_pipe_v3_0_6_viv__parameterized3__974: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized42__18: delay__parameterized42
reg__1935: reg__1935
xbip_pipe_v3_0_6_viv__parameterized17__62: xbip_pipe_v3_0_6_viv__parameterized17
keep__133: keep
logic__4101: logic__270
delay__parameterized20__40: delay__parameterized20
reg__1413: reg__1413
L2_up_L1_WEIGHTS_4: L2_up_L1_WEIGHTS_4
xbip_pipe_v3_0_6_viv__parameterized3__563: xbip_pipe_v3_0_6_viv__parameterized3
reg__1357: reg__1357
logic__4654: logic__231
reg__1649: reg__1649
L2_up_L1_WEIGHTS_85: L2_up_L1_WEIGHTS_85
reg__3896: reg__3896
DNN_up_ap_fmul_2_max_dsp_32__7: DNN_up_ap_fmul_2_max_dsp_32
reg__4447: reg__4447
xbip_pipe_v3_0_6_viv__parameterized49__186: xbip_pipe_v3_0_6_viv__parameterized49
logic__4342: logic__337
keep__464: keep__3
reg__2241: reg__2241
muxpart__76: muxpart__76
xbip_pipe_v3_0_6_viv__parameterized21__27: xbip_pipe_v3_0_6_viv__parameterized21
delay__parameterized30__120: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized3__604: xbip_pipe_v3_0_6_viv__parameterized3
case__131: case__131
reg__7800: reg__7800
logic__4701: logic__94
datapath__545: datapath__2
reg__7201: reg__7201
delay__parameterized21__43: delay__parameterized21
delay__parameterized4__157: delay__parameterized4
reg__9208: reg__30
reg__6497: reg__6497
delay__parameterized43__7: delay__parameterized43
delay__parameterized18__24: delay__parameterized18
reg__2649: reg__2649
carry_chain__parameterized1__51: carry_chain__parameterized1
xbip_pipe_v3_0_6_viv__parameterized70__5: xbip_pipe_v3_0_6_viv__parameterized70
keep__873: keep__6
delay__parameterized0__43: delay__parameterized0
logic__4899: logic__377
logic__3788: logic__25
logic__2661: logic__301
case__989: case__6
logic__1724: logic__289
xbip_pipe_v3_0_6_viv__parameterized13__59: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized3__273: xbip_pipe_v3_0_6_viv__parameterized3
reg__3004: reg__3004
keep__392: keep__7
delay__parameterized0__694: delay__parameterized0
flt_dec_op_lat__21: flt_dec_op_lat
muxpart__455: muxpart__4
logic__1480: logic__1480
xbip_pipe_v3_0_6_viv__parameterized3__743: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized23__4: xbip_pipe_v3_0_6_viv__parameterized23
logic__920: logic__920
reg__6404: reg__6404
reg__6992: reg__6992
keep__122: keep__5
logic__3743: logic__206
logic__4748: logic__206
xbip_pipe_v3_0_6_viv__parameterized3__384: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized6__89: delay__parameterized6
reg__7389: reg__7389
reg__2658: reg__2658
L3_up_L2_WEIGHTS_32_rom: L3_up_L2_WEIGHTS_32_rom
reg__1141: reg__1141
logic__1338: logic__1338
xbip_pipe_v3_0_6_viv__parameterized68__35: xbip_pipe_v3_0_6_viv__parameterized68
delay__parameterized15__131: delay__parameterized15
logic__4541: logic__349
xbip_pipe_v3_0_6_viv__parameterized31__19: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized33__40: delay__parameterized33
L2_up_L1_WEIGHTS_7: L2_up_L1_WEIGHTS_7
extrom__81: extrom__81
xbip_pipe_v3_0_6_viv__parameterized7__131: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized0__235: delay__parameterized0
muxpart__389: muxpart__10
reg__4652: reg__4652
keep__181: keep__2
fix_mult_dsp48e1_sgl__11: fix_mult_dsp48e1_sgl
xbip_pipe_v3_0_6_viv__parameterized64__1: xbip_pipe_v3_0_6_viv__parameterized64
reg__8515: reg__13
reg__6427: reg__6427
delay__parameterized17__79: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized9__36: xbip_pipe_v3_0_6_viv__parameterized9
reg__1137: reg__1137
xbip_pipe_v3_0_6_viv__parameterized3__613: xbip_pipe_v3_0_6_viv__parameterized3
reg__7936: reg__7936
reg__8382: reg__7
signinv__29: signinv
reg__6363: reg__6363
reg__3743: reg__3743
reg__6193: reg__6193
reg__8397: reg__10
delay__parameterized18__155: delay__parameterized18
logic__974: logic__974
xbip_pipe_v3_0_6_viv__parameterized3__33: xbip_pipe_v3_0_6_viv__parameterized3
reg__6099: reg__6099
muxpart__42: muxpart__42
reg__1387: reg__1387
reg__932: reg__932
reg__732: reg__732
logic__138: logic__138
logic__4539: logic__355
xbip_pipe_v3_0_6_viv__parameterized66__5: xbip_pipe_v3_0_6_viv__parameterized66
reg__8322: reg__4
logic__3810: logic__223
DNN_up_std_o_rom: DNN_up_std_o_rom
xbip_pipe_v3_0_6_viv__parameterized29__110: xbip_pipe_v3_0_6_viv__parameterized29
logic__4653: logic__236
reg__9265: reg__7
reg__2522: reg__2522
reg__2189: reg__2189
xbip_pipe_v3_0_6_viv__parameterized37__24: xbip_pipe_v3_0_6_viv__parameterized37
logic__3345: logic__270
delay__parameterized41__1: delay__parameterized41
reg__2879: reg__2879
logic__1287: logic__1287
delay__parameterized4__148: delay__parameterized4
reg__2546: reg__2546
reg__477: reg__477
delay__parameterized17__105: delay__parameterized17
reg__1072: reg__1072
xbip_pipe_v3_0_6_viv__parameterized3__217: xbip_pipe_v3_0_6_viv__parameterized3
logic__3973: logic__377
delay__parameterized12__20: delay__parameterized12
delay__parameterized21__36: delay__parameterized21
reg__9231: reg__6
xbip_pipe_v3_0_6_viv__parameterized9__131: xbip_pipe_v3_0_6_viv__parameterized9
logic__3557: logic__196
xbip_pipe_v3_0_6_viv__parameterized11__66: xbip_pipe_v3_0_6_viv__parameterized11
logic__2953: logic__153
reg__9828: reg__4
xbip_pipe_v3_0_6_viv__parameterized55__125: xbip_pipe_v3_0_6_viv__parameterized55
reg__9471: reg__4
xbip_pipe_v3_0_6_viv__parameterized13__97: xbip_pipe_v3_0_6_viv__parameterized13
logic__3071: logic__172
logic__3233: logic__94
reg__9752: reg__19
logic__2570: logic__222
xbip_pipe_v3_0_6_viv__parameterized3__1010: xbip_pipe_v3_0_6_viv__parameterized3
reg__5285: reg__5285
logic__3813: logic__220
logic__2153: logic__211
xbip_pipe_v3_0_6_viv__parameterized3__69: xbip_pipe_v3_0_6_viv__parameterized3
logic__2698: logic__209
extrom__65: extrom__65
L2_up_L1_WEIGHTS_54_rom: L2_up_L1_WEIGHTS_54_rom
reg__1345: reg__1345
delay__parameterized0__537: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized55__124: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized3__53: xbip_pipe_v3_0_6_viv__parameterized3
logic__4592: logic__207
reg__821: reg__821
keep__647: keep__10
reg__2235: reg__2235
delay__parameterized2__32: delay__parameterized2
reg__5701: reg__5701
xbip_pipe_v3_0_6_viv__parameterized49__203: xbip_pipe_v3_0_6_viv__parameterized49
flt_add_exp_sp__26: flt_add_exp_sp
keep__613: keep__4
reg__2269: reg__2269
dsp48e1_wrapper__parameterized3__5: dsp48e1_wrapper__parameterized3
xbip_pipe_v3_0_6_viv__parameterized55__131: xbip_pipe_v3_0_6_viv__parameterized55
delay__parameterized9__148: delay__parameterized9
delay__parameterized0__857: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized23__11: xbip_pipe_v3_0_6_viv__parameterized23
reg__460: reg__460
keep__238: keep__13
xbip_pipe_v3_0_6_viv__parameterized72__5: xbip_pipe_v3_0_6_viv__parameterized72
delay__parameterized0__526: delay__parameterized0
reg__3847: reg__3847
xbip_pipe_v3_0_6_viv__parameterized3__336: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized2__33: delay__parameterized2
carry_chain__parameterized3__36: carry_chain__parameterized3
reg__2030: reg__2030
delay__parameterized30__3: delay__parameterized30
L2_up_L1_WEIGHTS_86: L2_up_L1_WEIGHTS_86
xbip_pipe_v3_0_6_viv__parameterized3__1131: xbip_pipe_v3_0_6_viv__parameterized3
reg__3042: reg__3042
delay__parameterized5__113: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized3__816: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized29__30: xbip_pipe_v3_0_6_viv__parameterized29
reg__3439: reg__3439
logic__775: logic__775
reg__7710: reg__7710
delay__parameterized6__197: delay__parameterized6
delay__parameterized6__149: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized64__27: xbip_pipe_v3_0_6_viv__parameterized64
DNN_up_ap_fmul_2_max_dsp_32__20: DNN_up_ap_fmul_2_max_dsp_32
xbip_pipe_v3_0_6_viv__parameterized7__58: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized13__91: xbip_pipe_v3_0_6_viv__parameterized13
muxpart__24: muxpart__24
reg__8696: reg__14
xbip_pipe_v3_0_6_viv__parameterized84__5: xbip_pipe_v3_0_6_viv__parameterized84
reg__8659: reg__6
reg__4981: reg__4981
delay__parameterized20__49: delay__parameterized20
delay__parameterized15__90: delay__parameterized15
reg__7769: reg__7769
xbip_pipe_v3_0_6_viv__parameterized15__107: xbip_pipe_v3_0_6_viv__parameterized15
extrom__13: extrom__13
delay__parameterized20__14: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized3__260: xbip_pipe_v3_0_6_viv__parameterized3
logic__2955: logic__143
logic__3740: logic__209
reg__163: reg__163
reg__3641: reg__3641
xbip_pipe_v3_0_6_viv__parameterized47__25: xbip_pipe_v3_0_6_viv__parameterized47
logic__5673: logic__1099
xbip_pipe_v3_0_6_viv__parameterized43__18: xbip_pipe_v3_0_6_viv__parameterized43
reg__2958: reg__2958
reg__7566: reg__7566
logic__2471: logic__377
reg__6701: reg__6701
logic__1736: logic__399
xbip_pipe_v3_0_6_viv__parameterized3__1250: xbip_pipe_v3_0_6_viv__parameterized3
datapath__12: datapath__12
reg__6140: reg__6140
logic__4597: logic__202
reg__2372: reg__2372
logic__776: logic__776
xbip_pipe_v3_0_6_viv__parameterized1__80: xbip_pipe_v3_0_6_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized55__112: xbip_pipe_v3_0_6_viv__parameterized55
reg__2626: reg__2626
reg__573: reg__573
delay__parameterized48__3: delay__parameterized48
logic__2874: logic__168
delay__parameterized0__85: delay__parameterized0
reg__7096: reg__7096
reg__1596: reg__1596
xbip_pipe_v3_0_6_viv__parameterized51__31: xbip_pipe_v3_0_6_viv__parameterized51
delay__parameterized15__125: delay__parameterized15
logic__4747: logic__207
delay__parameterized4__130: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized55__133: xbip_pipe_v3_0_6_viv__parameterized55
case__439: case__5
reg__1475: reg__1475
reg__507: reg__507
reg__685: reg__685
xbip_pipe_v3_0_6_viv__parameterized58__5: xbip_pipe_v3_0_6_viv__parameterized58
xbip_pipe_v3_0_6_viv__parameterized43__51: xbip_pipe_v3_0_6_viv__parameterized43
logic__4336: logic__359
case__849: case__18
logic__730: logic__730
xbip_pipe_v3_0_6_viv__parameterized3__1120: xbip_pipe_v3_0_6_viv__parameterized3
logic__2567: logic__230
delay__parameterized4__106: delay__parameterized4
logic__4972: logic__196
delay__parameterized4__103: delay__parameterized4
delay__parameterized29__92: delay__parameterized29
case__232: case__5
logic__5644: logic__82
xbip_pipe_v3_0_6_viv__parameterized19__12: xbip_pipe_v3_0_6_viv__parameterized19
keep__391: keep__2
reg__576: reg__576
extrom__130: extrom__130
reg__586: reg__586
datapath__68: datapath__3
reg__4817: reg__4817
xbip_pipe_v3_0_6_viv__parameterized27__6: xbip_pipe_v3_0_6_viv__parameterized27
floating_point_v7_1_8__parameterized1__1: floating_point_v7_1_8__parameterized1
reg__3541: reg__3541
delay__parameterized42__17: delay__parameterized42
reg__7801: reg__7801
xbip_pipe_v3_0_6_viv__parameterized1__57: xbip_pipe_v3_0_6_viv__parameterized1
reg__6245: reg__6245
xbip_pipe_v3_0_6_viv__parameterized3__847: xbip_pipe_v3_0_6_viv__parameterized3
case__741: case__25
reg__4967: reg__4967
delay__parameterized15__48: delay__parameterized15
reg__6866: reg__6866
xbip_pipe_v3_0_6_viv__parameterized3__503: xbip_pipe_v3_0_6_viv__parameterized3
reg__3657: reg__3657
reg__4124: reg__4124
reg__3927: reg__3927
reg__5789: reg__5789
xbip_pipe_v3_0_6_viv__parameterized53__8: xbip_pipe_v3_0_6_viv__parameterized53
compare_eq_im__parameterized1__18: compare_eq_im__parameterized1
delay__parameterized25__22: delay__parameterized25
reg__5568: reg__5568
reg__8862: reg
logic__1371: logic__1371
xbip_pipe_v3_0_6_viv__parameterized35__12: xbip_pipe_v3_0_6_viv__parameterized35
logic__5614: logic__200
logic__3226: logic__148
reg__1918: reg__1918
delay__parameterized28__19: delay__parameterized28
xbip_pipe_v3_0_6_viv__parameterized11__190: xbip_pipe_v3_0_6_viv__parameterized11
logic__2568: logic__224
xbip_pipe_v3_0_6_viv__parameterized3__1014: xbip_pipe_v3_0_6_viv__parameterized3
reg__8529: reg__31
logic__3811: logic__222
reg__8601: reg__26
reg__4025: reg__4025
muxpart__105: muxpart__105
keep__387: keep__2
carry_chain__parameterized1__44: carry_chain__parameterized1
reg__6561: reg__6561
keep__515: keep__2
xbip_pipe_v3_0_6_viv__parameterized3__1137: xbip_pipe_v3_0_6_viv__parameterized3
reg__9082: reg__15
delay__parameterized9__67: delay__parameterized9
logic__2837: logic__236
reg__5304: reg__5304
keep__615: keep
reg__2983: reg__2983
reg__4385: reg__4385
flt_dec_op_lat__13: flt_dec_op_lat
reg__5122: reg__5122
logic__4288: logic__364
logic__1296: logic__1296
reg__9489: reg__4
logic__3726: logic__237
case__584: case__10
delay__parameterized49__3: delay__parameterized49
xbip_pipe_v3_0_6_viv__parameterized45__7: xbip_pipe_v3_0_6_viv__parameterized45
logic__5635: logic__138
xbip_pipe_v3_0_6_viv__parameterized3__75: xbip_pipe_v3_0_6_viv__parameterized3
logic__4570: logic__255
xbip_pipe_v3_0_6_viv__parameterized41__7: xbip_pipe_v3_0_6_viv__parameterized41
xbip_pipe_v3_0_6_viv__parameterized3__328: xbip_pipe_v3_0_6_viv__parameterized3
special_detect__60: special_detect
reg__8531: reg__29
xbip_pipe_v3_0_6_viv__parameterized29__119: xbip_pipe_v3_0_6_viv__parameterized29
reg__692: reg__692
delay__parameterized41__5: delay__parameterized41
xbip_pipe_v3_0_6_viv__parameterized11__130: xbip_pipe_v3_0_6_viv__parameterized11
reg__1151: reg__1151
reg__3467: reg__3467
xbip_pipe_v3_0_6_viv__parameterized29__52: xbip_pipe_v3_0_6_viv__parameterized29
reg__8870: reg__12
reg__3680: reg__3680
xbip_pipe_v3_0_6_viv__parameterized23__14: xbip_pipe_v3_0_6_viv__parameterized23
xbip_pipe_v3_0_6_viv__parameterized49__120: xbip_pipe_v3_0_6_viv__parameterized49
logic__4857: logic__359
floating_point_v7_1_8_viv__parameterized1__1: floating_point_v7_1_8_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized56__20: xbip_pipe_v3_0_6_viv__parameterized56
case__1052: case__22
delay__parameterized4__101: delay__parameterized4
reg__8492: reg__8
xbip_pipe_v3_0_6_viv__parameterized1__68: xbip_pipe_v3_0_6_viv__parameterized1
reg__6839: reg__6839
reg__8235: reg__8235
reg__3364: reg__3364
delay__parameterized11__10: delay__parameterized11
delay__parameterized17__101: delay__parameterized17
logic__3741: logic__208
reg__3612: reg__3612
reg__3908: reg__3908
delay__parameterized62: delay__parameterized62
keep__839: keep__2
xbip_pipe_v3_0_6_viv__parameterized13__20: xbip_pipe_v3_0_6_viv__parameterized13
reg__2088: reg__2088
case__842: case__25
logic__2123: logic__60
reg__5323: reg__5323
xbip_pipe_v3_0_6_viv__parameterized3__976: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized33__19: delay__parameterized33
reg__6298: reg__6298
delay__parameterized36__126: delay__parameterized36
reg__9352: reg__4
extrom__19: extrom__19
datapath__174: datapath__16
reg__5530: reg__5530
logic__2509: logic__404
reg__5818: reg__5818
logic__2659: logic__303
reg__7283: reg__7283
reg__5166: reg__5166
delay__parameterized4__144: delay__parameterized4
logic__4343: logic__336
logic__3200: logic__210
logic__5388: logic__336
logic__4118: logic__374
reg__2447: reg__2447
reg__6644: reg__6644
case__803: case__15
logic__3176: logic__13
reg__8847: reg__4
reg__3190: reg__3190
logic__725: logic__725
logic__1319: logic__1319
xbip_pipe_v3_0_6_viv__parameterized62__31: xbip_pipe_v3_0_6_viv__parameterized62
delay__parameterized21__25: delay__parameterized21
reg__1021: reg__1021
logic__3389: logic__270
reg__7001: reg__7001
xbip_pipe_v3_0_6_viv__parameterized35__60: xbip_pipe_v3_0_6_viv__parameterized35
delay__parameterized37__9: delay__parameterized37
reg__7486: reg__7486
logic__3580: logic__91
reg__8163: reg__8163
reg__3446: reg__3446
reg__8265: reg__29
case__525: case__6
datapath__430: datapath__15
reg__9753: reg__18
logic__5382: logic__355
muxpart__390: muxpart__9
case__47: case__47
delay__parameterized31__18: delay__parameterized31
xbip_pipe_v3_0_6_viv__parameterized72__22: xbip_pipe_v3_0_6_viv__parameterized72
logic__2035: logic__128
delay__parameterized0__950: delay__parameterized0
delay__parameterized15__101: delay__parameterized15
flt_mult_round: flt_mult_round
reg__3699: reg__3699
delay__parameterized30__33: delay__parameterized30
reg__4040: reg__4040
xbip_pipe_v3_0_6_viv__parameterized21__24: xbip_pipe_v3_0_6_viv__parameterized21
flt_div_mant_addsub__parameterized0: flt_div_mant_addsub__parameterized0
delay__parameterized8__17: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized49__117: xbip_pipe_v3_0_6_viv__parameterized49
reg__1370: reg__1370
delay__parameterized8__118: delay__parameterized8
logic__4119: logic__373
datapath__546: datapath__1
reg__2553: reg__2553
xbip_pipe_v3_0_6_viv__parameterized31__158: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized15__147: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized30__137: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized3__505: xbip_pipe_v3_0_6_viv__parameterized3
reg__6723: reg__6723
delay__parameterized36__121: delay__parameterized36
keep__28: keep__3
xbip_pipe_v3_0_6_viv__parameterized31__102: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized45__8: xbip_pipe_v3_0_6_viv__parameterized45
logic__2916: logic__236
compare_gt__9: compare_gt
logic__3224: logic__158
delay__parameterized8__49: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized3__1211: xbip_pipe_v3_0_6_viv__parameterized3
logic__3816: logic__212
reg__3504: reg__3504
logic__653: logic__653
reg__2755: reg__2755
reg__358: reg__358
delay__parameterized36__8: delay__parameterized36
reg__4070: reg__4070
keep__477: keep__4
logic__3914: logic__285
muxpart__564: muxpart__7
counter__1: counter__1
delay__parameterized25__16: delay__parameterized25
logic__3096: logic__48
reg__596: reg__596
special_detect__parameterized0__17: special_detect__parameterized0
reg__8723: reg
delay__parameterized14__26: delay__parameterized14
delay__parameterized0__684: delay__parameterized0
reg__5747: reg__5747
xbip_pipe_v3_0_6_viv__parameterized51__20: xbip_pipe_v3_0_6_viv__parameterized51
xbip_pipe_v3_0_6_viv__parameterized49__37: xbip_pipe_v3_0_6_viv__parameterized49
reg__1204: reg__1204
delay__parameterized11__43: delay__parameterized11
xbip_pipe_v3_0_6_viv__parameterized3__1116: xbip_pipe_v3_0_6_viv__parameterized3
datapath__565: datapath__16
reg__2851: reg__2851
logic__3808: logic__230
reg__187: reg__187
logic__2312: logic__211
xbip_pipe_v3_0_6_viv__parameterized31__155: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized3__1045: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized64__10: xbip_pipe_v3_0_6_viv__parameterized64
floating_point_v7_1_8__28: floating_point_v7_1_8
delay__parameterized0__320: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized31__65: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized0__123: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized47__57: xbip_pipe_v3_0_6_viv__parameterized47
xbip_pipe_v3_0_6_viv__parameterized15__72: xbip_pipe_v3_0_6_viv__parameterized15
floating_point_v7_1_8__4: floating_point_v7_1_8
reg__695: reg__695
logic__2109: logic__138
xbip_pipe_v3_0_6_viv__parameterized17__86: xbip_pipe_v3_0_6_viv__parameterized17
reg__6664: reg__6664
datapath__328: datapath__15
reg__9185: reg__20
xbip_pipe_v3_0_6_viv__parameterized11__68: xbip_pipe_v3_0_6_viv__parameterized11
reg__3164: reg__3164
flt_mult_round__19: flt_mult_round
case__261: case__14
logic__4383: logic__230
logic__2917: logic__231
special_detect__parameterized0__18: special_detect__parameterized0
delay__parameterized0__876: delay__parameterized0
reg__9646: reg__6
xbip_pipe_v3_0_6_viv__parameterized11__51: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized9__30: delay__parameterized9
reg__1589: reg__1589
logic__800: logic__800
reg__5900: reg__5900
logic__4074: logic__352
logic__4483: logic__196
muxpart__167: muxpart__10
xbip_pipe_v3_0_6_viv__parameterized3__303: xbip_pipe_v3_0_6_viv__parameterized3
logic__4973: logic__195
reg__8510: reg__6
keep__35: keep__2
reg__1841: reg__1841
muxpart__85: muxpart__85
reg__8893: reg__28
reg__9155: reg__29
datapath__67: datapath__4
reg__8788: reg__8
reg__3335: reg__3335
delay__parameterized0__801: delay__parameterized0
delay__parameterized21__4: delay__parameterized21
reg__9304: reg__6
logic__5589: logic__245
reg__6392: reg__6392
reg__8848: reg__4
delay__parameterized32__10: delay__parameterized32
logic__2053: logic__18
reg__8994: reg__4
xbip_pipe_v3_0_6_viv__parameterized66__19: xbip_pipe_v3_0_6_viv__parameterized66
logic__2852: logic__207
delay__parameterized27__1: delay__parameterized27
reg__4636: reg__4636
muxpart__96: muxpart__96
delay__parameterized5__122: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized3__1179: xbip_pipe_v3_0_6_viv__parameterized3
logic__4749: logic__205
logic__2920: logic__223
extrom__62: extrom__62
logic__1434: logic__1434
logic__1720: logic__301
xbip_pipe_v3_0_6_viv__parameterized17__164: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized56__5: xbip_pipe_v3_0_6_viv__parameterized56
logic__3464: logic__213
reg__6210: reg__6210
keep__651: keep__2
logic__4874: logic__302
logic__2371: logic__387
xbip_pipe_v3_0_6_viv__parameterized35__42: xbip_pipe_v3_0_6_viv__parameterized35
case__550: case__22
logic__4689: logic__171
delay__parameterized4: delay__parameterized4
reg__6928: reg__6928
logic__4903: logic__364
delay__parameterized40__5: delay__parameterized40
reg__8516: reg__8
reg__766: reg__766
logic__4245: logic__349
keep__453: keep__2
xbip_pipe_v3_0_6_viv__parameterized11__112: xbip_pipe_v3_0_6_viv__parameterized11
floating_point_v7_1_8_viv__parameterized1__20: floating_point_v7_1_8_viv__parameterized1
delay__parameterized5__174: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized3__535: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__297: muxpart
delay__parameterized30__143: delay__parameterized30
keep__722: keep__3
xbip_pipe_v3_0_6_viv__parameterized3__215: xbip_pipe_v3_0_6_viv__parameterized3
reg__4309: reg__4309
xbip_pipe_v3_0_6_viv__parameterized9__28: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized16__70: delay__parameterized16
datapath__304: datapath__5
reg__8291: reg__7
reg__3461: reg__3461
delay__parameterized6__69: delay__parameterized6
reg__3978: reg__3978
xbip_pipe_v3_0_6_viv__parameterized35__24: xbip_pipe_v3_0_6_viv__parameterized35
reg__6100: reg__6100
reg__8607: reg__21
reg__3000: reg__3000
reg__8416: reg
logic__5617: logic__197
reg__1159: reg__1159
logic__82: logic__82
case__366: case__10
reg__9147: reg__6
logic__3663: logic__210
reg__1615: reg__1615
xbip_pipe_v3_0_6_viv__6: xbip_pipe_v3_0_6_viv
reg__3870: reg__3870
reg__5677: reg__5677
logic__5064: logic__143
reg__4803: reg__4803
flt_div_mant_addsub__parameterized0__1: flt_div_mant_addsub__parameterized0
xbip_pipe_v3_0_6_viv__parameterized51__27: xbip_pipe_v3_0_6_viv__parameterized51
keep__393: keep__6
logic__4437: logic__76
reg__6808: reg__6808
delay__parameterized0__958: delay__parameterized0
reg__1174: reg__1174
xbip_pipe_v3_0_6_viv__parameterized23__17: xbip_pipe_v3_0_6_viv__parameterized23
reg__9809: reg__20
logic__3303: logic__399
reg__7110: reg__7110
logic__4700: logic__97
delay__parameterized17__72: delay__parameterized17
delay__parameterized7__60: delay__parameterized7
DNN_up_denorm_DNN: DNN_up_denorm_DNN
reg__9724: reg__6
xbip_pipe_v3_0_6_viv__parameterized3__806: xbip_pipe_v3_0_6_viv__parameterized3
datapath__305: datapath__4
logic__733: logic__733
logic__4629: logic__77
delay__parameterized36__106: delay__parameterized36
reg__1409: reg__1409
xbip_pipe_v3_0_6_viv__parameterized68__20: xbip_pipe_v3_0_6_viv__parameterized68
xbip_pipe_v3_0_6_viv__parameterized15__163: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized21__57: xbip_pipe_v3_0_6_viv__parameterized21
delay__parameterized6__2: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized47__48: xbip_pipe_v3_0_6_viv__parameterized47
xbip_pipe_v3_0_6_viv__parameterized3__1119: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized55__81: xbip_pipe_v3_0_6_viv__parameterized55
muxpart__168: muxpart__9
delay__parameterized16__104: delay__parameterized16
norm_and_round_dsp48e1_sgl__20: norm_and_round_dsp48e1_sgl
delay__parameterized28__18: delay__parameterized28
reg__8602: reg__25
logic__2067: logic__231
reg__315: reg__315
reg__4329: reg__4329
xbip_pipe_v3_0_6_viv__parameterized68__3: xbip_pipe_v3_0_6_viv__parameterized68
delay__parameterized0__273: delay__parameterized0
delay__parameterized20__34: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized3__276: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized7__76: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized9__78: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized27__18: delay__parameterized27
delay__parameterized35__8: delay__parameterized35
xbip_pipe_v3_0_6_viv__parameterized3__280: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized30__90: delay__parameterized30
keep__930: keep__11
delay__parameterized22__2: delay__parameterized22
reg__2573: reg__2573
reg__3149: reg__3149
DNN_up_ap_fmul_2_max_dsp_32: DNN_up_ap_fmul_2_max_dsp_32
logic__1295: logic__1295
DNN_up_fmul_32ns_ibs__24: DNN_up_fmul_32ns_ibs
floating_point_v7_1_8__6: floating_point_v7_1_8
logic__661: logic__661
reg__2802: reg__2802
logic__2890: logic__79
logic__2957: logic__133
xbip_pipe_v3_0_6_viv__parameterized31__59: xbip_pipe_v3_0_6_viv__parameterized31
logic__5499: logic__193
logic__5051: logic__193
reg__9490: reg__7
xbip_pipe_v3_0_6_viv__parameterized31__58: xbip_pipe_v3_0_6_viv__parameterized31
logic__2921: logic__222
reg__6962: reg__6962
logic__4484: logic__195
reg__6211: reg__6211
logic__1882: logic__336
xbip_pipe_v3_0_6_viv__parameterized17__99: xbip_pipe_v3_0_6_viv__parameterized17
keep__386: keep__3
logic__2103: logic__168
reg__8199: reg__8199
logic__5319: logic__200
xbip_pipe_v3_0_6_viv__parameterized3__357: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized41__9: delay__parameterized41
delay__parameterized0__605: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized17__53: xbip_pipe_v3_0_6_viv__parameterized17
keep__514: keep__3
flt_div_exp: flt_div_exp
xbip_pipe_v3_0_6_viv__parameterized17__203: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized22__24: delay__parameterized22
logic__2694: logic__213
case__662: case
xbip_pipe_v3_0_6_viv__parameterized9__62: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized49__9: xbip_pipe_v3_0_6_viv__parameterized49
logic__2838: logic__231
delay__parameterized0__707: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__140: xbip_pipe_v3_0_6_viv__parameterized3
logic__1954: logic__138
reg__3921: reg__3921
datapath__140: datapath__16
reg__3323: reg__3323
xbip_pipe_v3_0_6_viv__parameterized49__135: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized30__4: delay__parameterized30
reg__9924: reg__7751
delay__parameterized0__472: delay__parameterized0
DNN_up_ap_fmul_2_max_dsp_32__12: DNN_up_ap_fmul_2_max_dsp_32
delay__parameterized13__17: delay__parameterized13
delay__parameterized17__104: delay__parameterized17
reg__3143: reg__3143
reg__6602: reg__6602
xbip_pipe_v3_0_6_viv__parameterized35__21: xbip_pipe_v3_0_6_viv__parameterized35
delay__parameterized30__191: delay__parameterized30
logic__3223: logic__163
DNN_up_ap_fmul_2_max_dsp_32__29: DNN_up_ap_fmul_2_max_dsp_32
delay__parameterized0__17: delay__parameterized0
reg__4621: reg__4621
reg__5096: reg__5096
delay__parameterized48__11: delay__parameterized48
reg__843: reg__843
delay__parameterized42__3: delay__parameterized42
reg__4201: reg__4201
carry_chain__parameterized5__41: carry_chain__parameterized5
keep__565: keep__2
reg__4647: reg__4647
reg__7832: reg__7832
muxpart__519: muxpart__3
xbip_pipe_v3_0_6_viv__parameterized56__10: xbip_pipe_v3_0_6_viv__parameterized56
reg__8871: reg__11
xbip_pipe_v3_0_6_viv__parameterized47__58: xbip_pipe_v3_0_6_viv__parameterized47
reg__5675: reg__5675
muxpart__349: muxpart__5
delay__parameterized20__59: delay__parameterized20
logic__4376: logic__251
keep__723: keep__2
logic__5001: logic__77
logic__2055: logic
logic__1949: logic__163
xbip_pipe_v3_0_6_viv__parameterized33__77: xbip_pipe_v3_0_6_viv__parameterized33
logic__3360: logic__373
reg__7387: reg__7387
reg__119: reg__119
reg__7754: reg__7754
muxpart__576: muxpart__2
reg__5449: reg__5449
xbip_pipe_v3_0_6_viv__parameterized41__16: xbip_pipe_v3_0_6_viv__parameterized41
delay__parameterized30__210: delay__parameterized30
logic__4676: logic__199
logic__4384: logic__224
reg__1368: reg__1368
reg__4557: reg__4557
DNN_up_ap_fmul_2_max_dsp_32__8: DNN_up_ap_fmul_2_max_dsp_32
delay__parameterized23__36: delay__parameterized23
logic__2066: logic__236
delay__parameterized26__11: delay__parameterized26
keep__932: keep__3
delay__parameterized8: delay__parameterized8
keep__134: keep__3
muxpart__3: muxpart__3
case__304: case__9
logic__3590: logic__56
xbip_pipe_v3_0_6_viv__parameterized31__22: xbip_pipe_v3_0_6_viv__parameterized31
reg__9013: reg__9
delay__parameterized0__471: delay__parameterized0
logic__5453: logic__285
logic__1021: logic__1021
reg__6183: reg__6183
reg__6479: reg__6479
delay__parameterized12__6: delay__parameterized12
reg__5702: reg__5702
special_detect__10: special_detect
delay__parameterized18__32: delay__parameterized18
xbip_pipe_v3_0_6_viv__parameterized49__202: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized7__94: delay__parameterized7
reg__6867: reg__6867
logic__4324: logic__398
logic__4090: logic__301
compare_eq_im__parameterized0__59: compare_eq_im__parameterized0
xbip_pipe_v3_0_6_viv__parameterized31__2: xbip_pipe_v3_0_6_viv__parameterized31
reg__5353: reg__5353
reg__6708: reg__6708
xbip_pipe_v3_0_6_viv__parameterized49__13: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized31__45: xbip_pipe_v3_0_6_viv__parameterized31
reg__7463: reg__7463
reg__6844: reg__6844
reg__4010: reg__4010
case__1066: case__19
reg__937: reg__937
DNN_up_fmul_32ns_ibs__23: DNN_up_fmul_32ns_ibs
logic__616: logic__616
logic__731: logic__731
reg__6555: reg__6555
logic__3817: logic__211
logic__3418: logic__335
logic__2656: logic__308
logic__2735: logic__88
reg__8257: reg__6
reg__9370: reg__14
reg__5144: reg__5144
delay__parameterized0__37: delay__parameterized0
logic__1691: logic__397
delay__parameterized0__545: delay__parameterized0
reg__8076: reg__8076
reg__7983: reg__7983
xbip_pipe_v3_0_6_viv__parameterized21__26: xbip_pipe_v3_0_6_viv__parameterized21
reg__1528: reg__1528
datapath__69: datapath__2
case__17: case__17
reg__9676: reg__29
reg__6170: reg__6170
logic__2696: logic__211
case__32: case__32
reg__5361: reg__5361
delay__parameterized0__912: delay__parameterized0
reg__7199: reg__7199
reg__3474: reg__3474
reg__5025: reg__5025
xbip_pipe_v3_0_6_viv__parameterized9__40: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized84__6: xbip_pipe_v3_0_6_viv__parameterized84
delay__parameterized0__620: delay__parameterized0
delay__parameterized4__162: delay__parameterized4
reg__5266: reg__5266
logic__3471: logic__206
reg__350: reg__350
logic__3359: logic__374
fix_mult__25: fix_mult
delay__parameterized42__7: delay__parameterized42
flt_mult_exp__12: flt_mult_exp
keep__396: keep__1
reg__9840: reg__3
delay__parameterized33__44: delay__parameterized33
reg__2499: reg__2499
reg__5487: reg__5487
reg__2761: reg__2761
xbip_pipe_v3_0_6_viv__parameterized3__908: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__271: delay__parameterized0
reg__5001: reg__5001
delay__parameterized0__344: delay__parameterized0
xbip_pipe_v3_0_6_viv__33: xbip_pipe_v3_0_6_viv
compare_eq_im__parameterized1__26: compare_eq_im__parameterized1
logic__5283: logic__264
xbip_pipe_v3_0_6_viv__parameterized11__191: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized11__147: xbip_pipe_v3_0_6_viv__parameterized11
logic__3735: logic__214
logic__3661: logic__212
logic__1982: logic__256
logic__4906: logic__352
reg__8423: reg__6
logic__5358: logic__25
xbip_pipe_v3_0_6_viv__parameterized3__1252: xbip_pipe_v3_0_6_viv__parameterized3
logic__5063: logic__148
reg__3342: reg__3342
delay__parameterized9__55: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized102__1: xbip_pipe_v3_0_6_viv__parameterized102
logic__3946: logic__306
reg__2122: reg__2122
delay__parameterized4__137: delay__parameterized4
logic__4120: logic__367
reg__8803: reg__15
reg__4093: reg__4093
logic__3431: logic__290
reg__4028: reg__4028
reg__7538: reg__7538
reg__3914: reg__3914
reg__682: reg__682
xbip_pipe_v3_0_6_viv__parameterized3__133: xbip_pipe_v3_0_6_viv__parameterized3
carry_chain__parameterized1__13: carry_chain__parameterized1
delay__parameterized30__46: delay__parameterized30
reg__7702: reg__7702
reg__1975: reg__1975
reg__3573: reg__3573
reg__6046: reg__6046
reg__7580: reg__7580
reg__7247: reg__7247
xbip_pipe_v3_0_6_viv__parameterized1__35: xbip_pipe_v3_0_6_viv__parameterized1
carry_chain__parameterized3__7: carry_chain__parameterized3
floating_point_v7_1_8_viv__parameterized1__5: floating_point_v7_1_8_viv__parameterized1
reg__2703: reg__2703
delay__parameterized15__95: delay__parameterized15
compare_eq_im__parameterized0__47: compare_eq_im__parameterized0
reg__3267: reg__3267
delay__parameterized14__23: delay__parameterized14
delay__parameterized2__20: delay__parameterized2
delay__parameterized18__90: delay__parameterized18
reg__3776: reg__3776
logic__1983: logic__255
delay__parameterized38__49: delay__parameterized38
keep__34: keep__3
reg__6710: reg__6710
delay__parameterized0__154: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized58__27: xbip_pipe_v3_0_6_viv__parameterized58
xbip_pipe_v3_0_6_viv__parameterized23__12: xbip_pipe_v3_0_6_viv__parameterized23
muxpart__500: muxpart__6
logic__3379: logic__303
delay__parameterized22__23: delay__parameterized22
delay__parameterized6__150: delay__parameterized6
carry_chain__parameterized3__4: carry_chain__parameterized3
logic__4377: logic__250
logic__3432: logic__289
reg__5967: reg__5967
delay__parameterized17__102: delay__parameterized17
reg__2086: reg__2086
xbip_pipe_v3_0_6_viv__parameterized7__205: xbip_pipe_v3_0_6_viv__parameterized7
logic__1850: logic__76
logic__3472: logic__205
reg__9284: reg__7
delay__parameterized4__135: delay__parameterized4
reg__3684: reg__3684
logic__4443: logic__22
reg__1009: reg__1009
delay__parameterized9__108: delay__parameterized9
delay__parameterized0__728: delay__parameterized0
delay__parameterized30__38: delay__parameterized30
delay__parameterized18__48: delay__parameterized18
xbip_pipe_v3_0_6_viv__parameterized17__71: xbip_pipe_v3_0_6_viv__parameterized17
logic__2919: logic__224
logic__1437: logic__1437
reg__8273: reg__7
floating_point_v7_1_8_viv__32: floating_point_v7_1_8_viv
special_detect__37: special_detect
case__955: case__2
logic__4572: logic__251
keep__899: keep__8
xbip_pipe_v3_0_6_viv__parameterized3__1015: xbip_pipe_v3_0_6_viv__parameterized3
logic__3807: logic__231
delay__parameterized33__75: delay__parameterized33
keep__180: keep__3
logic__2307: logic__221
reg__4015: reg__4015
reg__8869: reg__6
reg__1312: reg__1312
logic__1281: logic__1281
reg__1280: reg__1280
case__1015: case__29
reg__8915: reg__24
delay__parameterized32__24: delay__parameterized32
xbip_pipe_v3_0_6_viv__parameterized35__20: xbip_pipe_v3_0_6_viv__parameterized35
logic__3094: logic__57
delay__parameterized26__18: delay__parameterized26
reg__8247: reg__29
reg__3433: reg__3433
reg__7911: reg__7911
reg__5527: reg__5527
xbip_pipe_v3_0_6_viv__parameterized3__1181: xbip_pipe_v3_0_6_viv__parameterized3
case__262: case__13
keep__838: keep__3
logic__5188: logic__211
logic__4540: logic__352
floating_point_v7_1_8__parameterized1__5: floating_point_v7_1_8__parameterized1
logic__5633: logic__148
delay__parameterized16__46: delay__parameterized16
reg__6857: reg__6857
reg__1127: reg__1127
delay__parameterized30__51: delay__parameterized30
flt_mult_round__4: flt_mult_round
reg__1627: reg__1627
case__933: case__24
logic__2662: logic__298
reg__7885: reg__7885
reg__1754: reg__1754
logic__2311: logic__212
xbip_pipe_v3_0_6_viv__parameterized7__103: xbip_pipe_v3_0_6_viv__parameterized7
logic__5645: logic__79
logic__4077: logic__339
xbip_pipe_v3_0_6_viv__parameterized70__10: xbip_pipe_v3_0_6_viv__parameterized70
delay__parameterized5__129: delay__parameterized5
reg__2097: reg__2097
xbip_pipe_v3_0_6_viv__parameterized17__38: xbip_pipe_v3_0_6_viv__parameterized17
dsp48e1_wrapper__parameterized0__15: dsp48e1_wrapper__parameterized0
case__742: case__24
reg__9300: reg__23
reg__845: reg__845
case__828: case__9
reg__4641: reg__4641
reg__2620: reg__2620
logic__223: logic__223
reg__4034: reg__4034
delay__parameterized30__136: delay__parameterized30
delay__parameterized0__176: delay__parameterized0
reg__2629: reg__2629
delay__parameterized30__27: delay__parameterized30
reg__4142: reg__4142
logic__5615: logic__199
xbip_pipe_v3_0_6_viv__parameterized31__201: xbip_pipe_v3_0_6_viv__parameterized31
reg__25: reg__25
delay__parameterized0__432: delay__parameterized0
logic__3736: logic__213
logic__4426: logic__128
logic__4907: logic__349
logic__446: logic__446
muxpart__48: muxpart__48
xbip_pipe_v3_0_6_viv__parameterized21__33: xbip_pipe_v3_0_6_viv__parameterized21
reg__4978: reg__4978
reg__5903: reg__5903
reg__679: reg__679
reg__9558: reg__7
reg__7100: reg__7100
keep__571: keep__8
reg__9516: reg__26
case__1045: case__29
reg__2871: reg__2871
reg__2514: reg__2514
reg__2195: reg__2195
reg__1275: reg__1275
logic__3411: logic__355
logic__791: logic__791
logic__3521: logic__263
keep__633: keep__2
xbip_pipe_v3_0_6_viv__parameterized3__1134: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized17__41: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized66__22: xbip_pipe_v3_0_6_viv__parameterized66
xbip_pipe_v3_0_6_viv__parameterized60__14: xbip_pipe_v3_0_6_viv__parameterized60
reg__2490: reg__2490
xbip_pipe_v3_0_6_viv__parameterized49__141: xbip_pipe_v3_0_6_viv__parameterized49
reg__8057: reg__8057
reg__4845: reg__4845
reg__9372: reg__8
datapath__290: datapath__2
xbip_pipe_v3_0_6_viv__parameterized3__396: xbip_pipe_v3_0_6_viv__parameterized3
reg__1669: reg__1669
xbip_pipe_v3_0_6_viv__parameterized23__7: xbip_pipe_v3_0_6_viv__parameterized23
logic__1394: logic__1394
reg__9895: reg__7760
reg__4774: reg__4774
logic__5448: logic__291
reg__9189: reg__31
xbip_pipe_v3_0_6_viv__parameterized7__15: xbip_pipe_v3_0_6_viv__parameterized7
datapath__92: datapath__13
case__365: case__11
delay__parameterized29__77: delay__parameterized29
reg__3856: reg__3856
reg__9053: reg__13
xbip_pipe_v3_0_6_viv__parameterized3__1182: xbip_pipe_v3_0_6_viv__parameterized3
reg__188: reg__188
fix_mult: fix_mult
carry_chain__parameterized2__33: carry_chain__parameterized2
xbip_pipe_v3_0_6_viv__parameterized49__19: xbip_pipe_v3_0_6_viv__parameterized49
case__572: case__22
logic__2657: logic__307
logic__1593: logic__1593
reg__7363: reg__7363
delay__parameterized0__661: delay__parameterized0
special_detect__parameterized0__16: special_detect__parameterized0
logic__1692: logic__394
xbip_pipe_v3_0_6_viv__parameterized3__275: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized17__168: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized39__9: delay__parameterized39
logic__1404: logic__1404
logic__1315: logic__1315
reg__8149: reg__8149
case__1016: case__28
delay__parameterized18__91: delay__parameterized18
delay__parameterized0__765: delay__parameterized0
logic__2045: logic__77
reg__3498: reg__3498
extram__1: extram__1
logic__3433: logic__288
reg__1087: reg__1087
delay__parameterized17__115: delay__parameterized17
logic__5079: logic__60
delay__parameterized17__98: delay__parameterized17
reg__439: reg__439
xbip_pipe_v3_0_6_viv__parameterized17__170: xbip_pipe_v3_0_6_viv__parameterized17
logic__2961: logic__94
reg__166: reg__166
delay__parameterized9__70: delay__parameterized9
reg__1612: reg__1612
reg__1262: reg__1262
logic__3775: logic__94
reg__6330: reg__6330
xbip_pipe_v3_0_6_viv__parameterized82__12: xbip_pipe_v3_0_6_viv__parameterized82
reg__8755: reg__6
xbip_pipe_v3_0_6_viv__parameterized3__977: xbip_pipe_v3_0_6_viv__parameterized3
reg__6119: reg__6119
reg__2033: reg__2033
xbip_pipe_v3_0_6_viv__parameterized55__71: xbip_pipe_v3_0_6_viv__parameterized55
logic__79: logic__79
reg__1556: reg__1556
reg__8323: reg__4
logic__2565: logic__236
xbip_pipe_v3_0_6_viv__parameterized3__305: xbip_pipe_v3_0_6_viv__parameterized3
reg__6077: reg__6077
keep__525: keep__2
reg__9640: reg__4
reg__7445: reg__7445
delay__parameterized29__76: delay__parameterized29
delay__parameterized40__11: delay__parameterized40
reg__936: reg__936
delay__parameterized18__18: delay__parameterized18
logic__961: logic__961
xbip_pipe_v3_0_6_viv__parameterized3__425: xbip_pipe_v3_0_6_viv__parameterized3
compare_eq_im__parameterized1__33: compare_eq_im__parameterized1
logic__2108: logic__143
reg__4901: reg__4901
logic__1402: logic__1402
xbip_pipe_v3_0_6_viv__parameterized3__808: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__725: delay__parameterized0
case__586: case__8
muxpart__8: muxpart__8
reg__6047: reg__6047
xbip_pipe_v3_0_6_viv__parameterized3__773: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized33__108: delay__parameterized33
logic__1611: logic__1611
reg__6842: reg__6842
logic__2883: logic__100
xbip_pipe_v3_0_6_viv__parameterized39__6: xbip_pipe_v3_0_6_viv__parameterized39
reg__3724: reg__3724
logic__802: logic__802
reg__8176: reg__8176
xbip_pipe_v3_0_6_viv__parameterized29__64: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized26__24: delay__parameterized26
reg__8331: reg__4
xbip_pipe_v3_0_6_viv__parameterized3__1114: xbip_pipe_v3_0_6_viv__parameterized3
reg__7240: reg__7240
reg__6775: reg__6775
reg__7548: reg__7548
logic__4424: logic__138
delay__parameterized0__187: delay__parameterized0
delay__parameterized4__141: delay__parameterized4
reg__5866: reg__5866
logic__634: logic__634
xbip_pipe_v3_0_6_viv__parameterized3__7: xbip_pipe_v3_0_6_viv__parameterized3
L2_up_L1_WEIGHTS_92: L2_up_L1_WEIGHTS_92
delay__parameterized7__104: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized3__1000: xbip_pipe_v3_0_6_viv__parameterized3
reg__9216: reg__22
xbip_pipe_v3_0_6_viv__parameterized43__24: xbip_pipe_v3_0_6_viv__parameterized43
reg__698: reg__698
carry_chain__parameterized5__23: carry_chain__parameterized5
delay__parameterized27__2: delay__parameterized27
datapath__70: datapath__1
delay__parameterized20__94: delay__parameterized20
reg__4540: reg__4540
reg__9200: reg__21
logic__5101: logic__224
reg__4741: reg__4741
datapath: datapath
logic__4496: logic__158
xbip_pipe_v3_0_6_viv__parameterized55__100: xbip_pipe_v3_0_6_viv__parameterized55
reg__6765: reg__6765
xbip_pipe_v3_0_6_viv__parameterized37__56: xbip_pipe_v3_0_6_viv__parameterized37
reg__3551: reg__3551
compare_eq_im__31: compare_eq_im
xbip_pipe_v3_0_6_viv__parameterized9__201: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized0__122: delay__parameterized0
delay__parameterized0__429: delay__parameterized0
reg__4406: reg__4406
reg__5378: reg__5378
reg__2055: reg__2055
reg__7734: reg__7734
reg__8552: reg__4
xbip_pipe_v3_0_6_viv__parameterized3__901: xbip_pipe_v3_0_6_viv__parameterized3
case__410: case__15
logic: logic
muxpart__436: muxpart__7
logic__4005: logic__287
logic__4569: logic__256
logic__302: logic__302
delay__parameterized0__851: delay__parameterized0
logic__1883: logic__335
reg__257: reg__257
xbip_pipe_v3_0_6_viv__parameterized55__19: xbip_pipe_v3_0_6_viv__parameterized55
reg__3200: reg__3200
reg__5188: reg__5188
reg__563: reg__563
L2_up_L1_WEIGHTS_93: L2_up_L1_WEIGHTS_93
reg__1992: reg__1992
reg__7908: reg__7908
reg__9323: reg__6
xbip_pipe_v3_0_6_viv__parameterized21__23: xbip_pipe_v3_0_6_viv__parameterized21
L3_up_L2_WEIGHTS_51_rom: L3_up_L2_WEIGHTS_51_rom
reg__7562: reg__7562
delay__parameterized25__24: delay__parameterized25
delay__parameterized9__9: delay__parameterized9
case__605: case__8
reg__8377: reg__4
reg__5366: reg__5366
reg__6552: reg__6552
delay__parameterized7__85: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized62__23: xbip_pipe_v3_0_6_viv__parameterized62
reg__245: reg__245
xbip_pipe_v3_0_6_viv__parameterized53__20: xbip_pipe_v3_0_6_viv__parameterized53
case__453: case__10
reg__4507: reg__4507
reg__5970: reg__5970
reg__4673: reg__4673
reg__5589: reg__5589
case__769: case__27
xbip_pipe_v3_0_6_viv__parameterized75__2: xbip_pipe_v3_0_6_viv__parameterized75
reg__8553: reg__4
keep__872: keep__7
reg__827: reg__827
delay__parameterized28__2: delay__parameterized28
logic__3234: logic__91
xbip_pipe_v3_0_6_viv__parameterized55__82: xbip_pipe_v3_0_6_viv__parameterized55
extram: extram
logic__4301: logic__312
xbip_pipe_v3_0_6_viv__parameterized3__210: xbip_pipe_v3_0_6_viv__parameterized3
logic__4990: logic__133
delay__parameterized50__9: delay__parameterized50
xbip_pipe_v3_0_6_viv__parameterized9__83: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized7__20: xbip_pipe_v3_0_6_viv__parameterized7
reg__3801: reg__3801
delay__parameterized1__32: delay__parameterized1
reg__1443: reg__1443
delay__parameterized5__65: delay__parameterized5
case__976: case
reg__1638: reg__1638
xbip_pipe_v3_0_6_viv__parameterized3__371: xbip_pipe_v3_0_6_viv__parameterized3
extrom__59: extrom__59
logic__1481: logic__1481
delay__parameterized52__9: delay__parameterized52
xbip_pipe_v3_0_6_viv__parameterized3__744: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized11__69: xbip_pipe_v3_0_6_viv__parameterized11
keep__29: keep__2
delay__parameterized15__139: delay__parameterized15
logic__4176: logic__207
flt_round_dsp_opt_full__5: flt_round_dsp_opt_full
xbip_pipe_v3_0_6_viv__parameterized3__514: xbip_pipe_v3_0_6_viv__parameterized3
logic__2959: logic__100
reg__8045: reg__8045
reg__7808: reg__7808
delay__parameterized5__56: delay__parameterized5
delay__parameterized36__47: delay__parameterized36
logic__3032: logic__250
delay__parameterized0__850: delay__parameterized0
case__585: case__9
delay__parameterized1__29: delay__parameterized1
logic__3505: logic__88
xbip_pipe_v3_0_6_viv__parameterized31__25: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized5__149: delay__parameterized5
reg__2852: reg__2852
keep__933: keep__2
reg__5064: reg__5064
case__875: case__11
logic__377: logic__377
logic__5643: logic__85
reg__7720: reg__7720
logic__18: logic__18
logic__4979: logic__191
muxpart__446: muxpart__9
xbip_pipe_v3_0_6_viv__parameterized25__11: xbip_pipe_v3_0_6_viv__parameterized25
xbip_pipe_v3_0_6_viv__parameterized29__112: xbip_pipe_v3_0_6_viv__parameterized29
keep__465: keep__2
logic__3382: logic__298
reg__4185: reg__4185
logic__3348: logic__408
delay__parameterized21__9: delay__parameterized21
dsp48e1_wrapper__18: dsp48e1_wrapper
compare_gt__22: compare_gt
reg__150: reg__150
xbip_pipe_v3_0_6_viv__parameterized3__421: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized13__23: delay__parameterized13
logic__4124: logic__352
logic__5555: logic__336
reg__5324: reg__5324
reg__713: reg__713
logic__4091: logic__298
reg__7456: reg__7456
logic__4180: logic__203
logic__4750: logic__204
xbip_pipe_v3_0_6_viv__parameterized15__165: xbip_pipe_v3_0_6_viv__parameterized15
reg__7118: reg__7118
delay__parameterized0__345: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized49__116: xbip_pipe_v3_0_6_viv__parameterized49
reconstruct_complex_s: reconstruct_complex_s
case__843: case__24
keep__406: keep__3
delay__parameterized17__88: delay__parameterized17
muxpart__318: muxpart__6
logic__2569: logic__223
logic__1880: logic__339
reg__2575: reg__2575
reg__1060: reg__1060
keep__135: keep__2
reg__1144: reg__1144
reg__2611: reg__2611
case__392: case__14
carry_chain__parameterized5__2: carry_chain__parameterized5
xbip_pipe_v3_0_6_viv__parameterized9__44: xbip_pipe_v3_0_6_viv__parameterized9
reg__9517: reg__25
flt_round_dsp_opt_full__8: flt_round_dsp_opt_full
reg__9679: reg__26
delay__parameterized8__46: delay__parameterized8
reg__1395: reg__1395
xbip_pipe_v3_0_6_viv__parameterized3__314: xbip_pipe_v3_0_6_viv__parameterized3
reg__6450: reg__6450
xbip_pipe_v3_0_6_viv__parameterized49__2: xbip_pipe_v3_0_6_viv__parameterized49
logic__5020: logic__244
flt_add__21: flt_add
logic__1952: logic__148
keep__298: keep__5
reg__8578: reg__31
delay__parameterized23__8: delay__parameterized23
delay__parameterized0__951: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized11__16: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized3__975: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__529: xbip_pipe_v3_0_6_viv__parameterized3
logic__4571: logic__252
reg__9329: reg__6
delay__parameterized24__23: delay__parameterized24
logic__4974: logic__194
reg__8509: reg
reg__6688: reg__6688
extrom__40: extrom__40
xbip_pipe_v3_0_6_viv__parameterized17__66: xbip_pipe_v3_0_6_viv__parameterized17
reg__6809: reg__6809
keep__315: keep__6
logic__2695: logic__212
xbip_pipe_v3_0_6_viv__parameterized43__13: xbip_pipe_v3_0_6_viv__parameterized43
reg__3220: reg__3220
reg__8562: reg__29
logic__4279: logic__394
reg__2947: reg__2947
delay__parameterized9__136: delay__parameterized9
reg__9263: reg__1
reg__4450: reg__4450
logic__4359: logic__288
xbip_pipe_v3_0_6_viv__parameterized49__155: xbip_pipe_v3_0_6_viv__parameterized49
logic__2856: logic__203
reg__3377: reg__3377
delay__parameterized30__197: delay__parameterized30
reg__4305: reg__4305
delay__parameterized0__697: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized31__132: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized38__18: delay__parameterized38
logic__780: logic__780
xbip_pipe_v3_0_6_viv__parameterized49__11: xbip_pipe_v3_0_6_viv__parameterized49
logic__560: logic__560
xbip_pipe_v3_0_6_viv__parameterized9__68: xbip_pipe_v3_0_6_viv__parameterized9
logic__2675: logic__263
logic__906: logic__906
reg__5002: reg__5002
logic__4006: logic__285
carry_chain__parameterized5__64: carry_chain__parameterized5
xbip_pipe_v3_0_6_viv__parameterized3__1111: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__331: xbip_pipe_v3_0_6_viv__parameterized3
reg__7688: reg__7688
delay__parameterized5__138: delay__parameterized5
case__931: case__26
muxpart__266: muxpart__2
reg__7933: reg__7933
reg__2639: reg__2639
reg__6428: reg__6428
reg__2706: reg__2706
xbip_pipe_v3_0_6_viv__parameterized37__44: xbip_pipe_v3_0_6_viv__parameterized37
dsp48e1_wrapper__parameterized1__30: dsp48e1_wrapper__parameterized1
carry_chain__parameterized4__8: carry_chain__parameterized4
delay__parameterized30__59: delay__parameterized30
reg__9674: reg__31
reg__3850: reg__3850
logic__5389: logic__335
logic__792: logic__792
delay__parameterized47__11: delay__parameterized47
case__50: case__50
delay__parameterized0__929: delay__parameterized0
fix_mult_dsp48e1_sgl__29: fix_mult_dsp48e1_sgl
logic__5103: logic__222
keep__271: keep__2
carry_chain__9: carry_chain
reg__1153: reg__1153
muxpart__227: muxpart__6
delay__parameterized12__10: delay__parameterized12
muxpart__575: muxpart__3
logic__2415: logic__404
keep__263: keep__2
reg__5569: reg__5569
reg__7417: reg__7417
reg__2861: reg__2861
reg__2591: reg__2591
delay__parameterized0__540: delay__parameterized0
delay__parameterized7__70: delay__parameterized7
muxpart__56: muxpart__56
delay__parameterized23__46: delay__parameterized23
reg__4914: reg__4914
logic__3809: logic__224
logic__884: logic__884
delay__parameterized0__515: delay__parameterized0
case__930: case__27
reg__1304: reg__1304
xbip_pipe_v3_0_6_viv__parameterized3__588: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized6__141: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized3__174: xbip_pipe_v3_0_6_viv__parameterized3
logic__5424: logic__374
logic__837: logic__837
reg__8991: reg__6
reg__8733: reg__12
reg__7563: reg__7563
reg__6247: reg__6247
keep__632: keep__3
logic__2807: logic__100
reg__9452: reg__6
align_add_dsp48e1_sgl__19: align_add_dsp48e1_sgl
xbip_pipe_v3_0_6_viv__parameterized11__60: xbip_pipe_v3_0_6_viv__parameterized11
reg__4925: reg__4925
logic__1955: logic__133
xbip_pipe_v3_0_6_viv__parameterized31__214: xbip_pipe_v3_0_6_viv__parameterized31
reg__5350: reg__5350
reg__8878: reg__2
delay__parameterized42__30: delay__parameterized42
reg__1632: reg__1632
reg__3544: reg__3544
xbip_pipe_v3_0_6_viv__parameterized17__4: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized31__34: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized43__70: xbip_pipe_v3_0_6_viv__parameterized43
reg__5137: reg__5137
reg__9711: reg__12
reg__5125: reg__5125
reg__9353: reg__7
carry_chain__parameterized5__28: carry_chain__parameterized5
reg__2867: reg__2867
reg__4854: reg__4854
logic__4448: logic__262
logic__2309: logic__214
reg__1464: reg__1464
carry_chain__parameterized0__13: carry_chain__parameterized0
xbip_pipe_v3_0_6_viv__parameterized7__87: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized15__150: xbip_pipe_v3_0_6_viv__parameterized15
reg__1940: reg__1940
reg__1981: reg__1981
xbip_pipe_v3_0_6_viv__parameterized49__139: xbip_pipe_v3_0_6_viv__parameterized49
reg__3653: reg__3653
reg__6248: reg__6248
case__1093: case__22
logic__1014: logic__1014
delay__parameterized0__426: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__218: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__1278: xbip_pipe_v3_0_6_viv__parameterized3
logic__1390: logic__1390
reg__8365: reg__5
reg__6795: reg__6795
reg__6149: reg__6149
logic__4289: logic__359
reg__3845: reg__3845
xbip_pipe_v3_0_6_viv__parameterized31__103: xbip_pipe_v3_0_6_viv__parameterized31
reg__8798: reg__6
xbip_pipe_v3_0_6_viv__parameterized29__25: xbip_pipe_v3_0_6_viv__parameterized29
reg__2560: reg__2560
reg__465: reg__465
reg__5852: reg__5852
reg__8925: reg__18
xbip_pipe_v3_0_6_viv__parameterized29__89: xbip_pipe_v3_0_6_viv__parameterized29
logic__2368: logic__397
logic__3812: logic__221
reg__4941: reg__4941
logic__1986: logic__250
delay__parameterized0__558: delay__parameterized0
xbip_pipe_v3_0_6_viv__11: xbip_pipe_v3_0_6_viv
logic__4655: logic__230
reg__8854: reg__6
reg__8658: reg__7
compare_eq_im__parameterized1__45: compare_eq_im__parameterized1
delay__parameterized49__9: delay__parameterized49
logic__4600: logic__199
compare_eq_im__parameterized1__65: compare_eq_im__parameterized1
xbip_pipe_v3_0_6_viv__parameterized11__314: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized49__112: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized0__861: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__441: xbip_pipe_v3_0_6_viv__parameterized3
reg__9678: reg__27
delay__parameterized5__173: delay__parameterized5
L2_up__GB5: L2_up__GB5
datapath__547: datapath
reg__4598: reg__4598
xbip_pipe_v3_0_6_viv__parameterized3__660: xbip_pipe_v3_0_6_viv__parameterized3
keep__683: keep__6
reg__1661: reg__1661
case__39: case__39
reg__6066: reg__6066
reg__244: reg__244
xbip_pipe_v3_0_6_viv__parameterized41__40: xbip_pipe_v3_0_6_viv__parameterized41
reg__4487: reg__4487
delay__parameterized4__166: delay__parameterized4
logic__1750: logic__355
logic__4542: logic__340
xbip_pipe_v3_0_6_viv__parameterized31__87: xbip_pipe_v3_0_6_viv__parameterized31
keep__480: keep__3
reg__8537: reg__23
reg__863: reg__863
logic__1236: logic__1236
reg__4509: reg__4509
compare: compare
keep__476: keep__5
xbip_pipe_v3_0_6_viv__parameterized3__994: xbip_pipe_v3_0_6_viv__parameterized3
reg__9677: reg__28
reg__9934: reg__7750
reg__6893: reg__6893
reg__3130: reg__3130
xbip_pipe_v3_0_6_viv__parameterized49__1: xbip_pipe_v3_0_6_viv__parameterized49
case__210: case__8
delay__parameterized11__40: delay__parameterized11
delay__parameterized29__15: delay__parameterized29
case__587: case__7
delay__parameterized5__72: delay__parameterized5
reg__8088: reg__8088
delay__68: delay
delay__parameterized8__130: delay__parameterized8
reg__9829: reg__4
delay__parameterized9__180: delay__parameterized9
reg__5211: reg__5211
reg__4526: reg__4526
carry_chain__parameterized2__9: carry_chain__parameterized2
case__478: case__15
delay__parameterized21__47: delay__parameterized21
reg__2292: reg__2292
muxpart__409: muxpart__6
xbip_pipe_v3_0_6_viv__parameterized1__13: xbip_pipe_v3_0_6_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized68__34: xbip_pipe_v3_0_6_viv__parameterized68
reg__6505: reg__6505
delay__parameterized26__2: delay__parameterized26
delay__parameterized36__79: delay__parameterized36
case__441: case__3
logic__5384: logic__349
reg__2520: reg__2520
logic__2366: logic__399
reg__5916: reg__5916
xbip_pipe_v3_0_6_viv__parameterized3__306: xbip_pipe_v3_0_6_viv__parameterized3
case__146: case__20
delay__parameterized17__133: delay__parameterized17
case__787: case__20
logic__2700: logic__207
case__934: case__23
reg__8963: reg__6
logic__2660: logic__302
delay__parameterized28__29: delay__parameterized28
reg__6733: reg__6733
xbip_pipe_v3_0_6_viv__parameterized17__67: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized19__11: xbip_pipe_v3_0_6_viv__parameterized19
reg__1559: reg__1559
reg__8867: reg__13
reg__11: reg__11
delay__parameterized0__836: delay__parameterized0
reg__2989: reg__2989
flt_dec_op__19: flt_dec_op
reg__7894: reg__7894
reg__7366: reg__7366
reg__5190: reg__5190
logic__1950: logic__158
xbip_pipe_v3_0_6_viv__parameterized3__809: xbip_pipe_v3_0_6_viv__parameterized3
reg__2001: reg__2001
reg__7753: reg__7753
case__697: case__25
muxpart__525: muxpart__2
reg__4254: reg__4254
carry_chain__parameterized4__9: carry_chain__parameterized4
case__91: case__91
DNN_up_fmul_32ns_ibs__14: DNN_up_fmul_32ns_ibs
reg__5120: reg__5120
delay__parameterized27__41: delay__parameterized27
muxpart__408: muxpart__7
reg__3953: reg__3953
logic__3583: logic__82
logic__4425: logic__133
logic__4690: logic__168
xbip_pipe_v3_0_6_viv__parameterized11__227: xbip_pipe_v3_0_6_viv__parameterized11
reg__5416: reg__5416
logic__4908: logic__340
xbip_pipe_v3_0_6_viv__parameterized47__5: xbip_pipe_v3_0_6_viv__parameterized47
reg__3565: reg__3565
reg__5264: reg__5264
reg__2938: reg__2938
reg__8278: reg__4
delay__parameterized5__101: delay__parameterized5
reg__8518: reg__12
delay__parameterized24__12: delay__parameterized24
case__1068: case__17
reg__3449: reg__3449
xbip_pipe_v3_0_6_viv__parameterized51__12: xbip_pipe_v3_0_6_viv__parameterized51
logic__3378: logic__306
reg__7901: reg__7901
reg__4655: reg__4655
delay__parameterized27__4: delay__parameterized27
muxpart__91: muxpart__91
muxpart__579: muxpart__9
reg__9106: reg__3
logic__4277: logic__398
delay__parameterized29__70: delay__parameterized29
reg__7029: reg__7029
xbip_pipe_v3_0_6_viv__parameterized31__159: xbip_pipe_v3_0_6_viv__parameterized31
logic__2960: logic__97
logic__1443: logic__1443
reg__5427: reg__5427
reg__4083: reg__4083
reg__4970: reg__4970
xbip_pipe_v3_0_6_viv__32: xbip_pipe_v3_0_6_viv
reg__4344: reg__4344
reg__926: reg__926
reg__8923: reg__4
delay__parameterized7__50: delay__parameterized7
delay__parameterized8__103: delay__parameterized8
delay__parameterized0__57: delay__parameterized0
logic__4011: logic__404
logic__3158: logic__100
datapath__18: datapath__18
reg__6447: reg__6447
delay__parameterized4__126: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized31__107: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized22__33: delay__parameterized22
keep__36: keep__3
logic__191: logic__191
reg__9774: reg__15
delay__parameterized5__87: delay__parameterized5
delay__parameterized0__938: delay__parameterized0
reg__4380: reg__4380
reg__9445: reg__3
logic__3597: logic__408
xbip_pipe_v3_0_6_viv__parameterized41__9: xbip_pipe_v3_0_6_viv__parameterized41
xbip_pipe_v3_0_6_viv__parameterized17__107: xbip_pipe_v3_0_6_viv__parameterized17
logic__2111: logic__128
logic__2454: logic__285
keep__814: keep__3
reg__5953: reg__5953
reg__4546: reg__4546
delay__parameterized49__8: delay__parameterized49
xbip_pipe_v3_0_6_viv__parameterized39__20: xbip_pipe_v3_0_6_viv__parameterized39
reg__559: reg__559
reg__2106: reg__2106
reg__8023: reg__8023
logic__5636: logic__133
reg__7062: reg__7062
case__852: case__15
delay__parameterized30__156: delay__parameterized30
reg__3778: reg__3778
reg__9195: reg__25
reg__2770: reg__2770
reg__9831: reg__6
xbip_pipe_v3_0_6_viv__parameterized31__230: xbip_pipe_v3_0_6_viv__parameterized31
reg__196: reg__196
xbip_pipe_v3_0_6_viv__parameterized80__11: xbip_pipe_v3_0_6_viv__parameterized80
logic__4904: logic__359
extrom__18: extrom__18
delay__parameterized34__30: delay__parameterized34
reg__8972: reg__15
delay__parameterized5__120: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized17__149: xbip_pipe_v3_0_6_viv__parameterized17
reg__4003: reg__4003
logic__5461: logic__262
xbip_pipe_v3_0_6_viv__parameterized35__36: xbip_pipe_v3_0_6_viv__parameterized35
delay__parameterized12__22: delay__parameterized12
delay__parameterized17__60: delay__parameterized17
delay__parameterized2__13: delay__parameterized2
logic__5240: logic__408
xbip_pipe_v3_0_6_viv__parameterized31__184: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized11__144: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized3__1072: xbip_pipe_v3_0_6_viv__parameterized3
reg__7126: reg__7126
xbip_pipe_v3_0_6_viv__parameterized3__368: xbip_pipe_v3_0_6_viv__parameterized3
reg__2751: reg__2751
reg__3273: reg__3273
reg__9872: reg__4
logic__3093: logic__60
reg__944: reg__944
delay__parameterized30__175: delay__parameterized30
datapath__307: datapath__2
logic__515: logic__515
xbip_pipe_v3_0_6_viv__parameterized31__134: xbip_pipe_v3_0_6_viv__parameterized31
reg__8399: reg__8
delay__parameterized5__29: delay__parameterized5
reg__1448: reg__1448
logic__4715: logic__22
reg__4279: reg__4279
muxpart__401: muxpart__7
reg__3764: reg__3764
xbip_pipe_v3_0_6_viv__parameterized55__70: xbip_pipe_v3_0_6_viv__parameterized55
reg__1784: reg__1784
delay__parameterized0__812: delay__parameterized0
datapath__96: datapath__9
xbip_pipe_v3_0_6_viv__parameterized3__1016: xbip_pipe_v3_0_6_viv__parameterized3
reg__8535: reg__25
case__672: case__9
xbip_pipe_v3_0_6_viv__parameterized1__21: xbip_pipe_v3_0_6_viv__parameterized1
DNN_up_fadd_32ns_hbi__28: DNN_up_fadd_32ns_hbi
logic__883: logic__883
muxpart__180: muxpart__4
reg__8468: reg__6
case__932: case__25
keep__37: keep__2
delay__parameterized6__182: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized3__435: xbip_pipe_v3_0_6_viv__parameterized3
align_add_dsp48e1_sgl__23: align_add_dsp48e1_sgl
xbip_pipe_v3_0_6_viv__parameterized15__24: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized30__63: delay__parameterized30
muxpart__573: muxpart__5
flt_dec_op_lat__31: flt_dec_op_lat
logic__2773: logic__210
xbip_pipe_v3_0_6_viv__parameterized7__155: xbip_pipe_v3_0_6_viv__parameterized7
reg__100: reg__100
logic__962: logic__962
keep__646: keep__11
reg__1775: reg__1775
special_detect__parameterized0__38: special_detect__parameterized0
floating_point_v7_1_8__16: floating_point_v7_1_8
logic__1793: logic__237
reg__7958: reg__7958
delay__parameterized20__37: delay__parameterized20
delay__parameterized6__43: delay__parameterized6
fix_mult__1: fix_mult
xbip_pipe_v3_0_6_viv__parameterized27__16: xbip_pipe_v3_0_6_viv__parameterized27
dsp48e1_wrapper__22: dsp48e1_wrapper
reg__4188: reg__4188
reg__5623: reg__5623
reg__7398: reg__7398
case__696: case__26
reg__8419: reg__15
xbip_pipe_v3_0_6_viv__parameterized17__2: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized33__56: xbip_pipe_v3_0_6_viv__parameterized33
logic__710: logic__710
reg__4659: reg__4659
reg__5228: reg__5228
reg__7506: reg__7506
keep__408: keep__11
delay__parameterized15__55: delay__parameterized15
logic__4875: logic__301
reg__3554: reg__3554
logic__2370: logic__388
xbip_pipe_v3_0_6_viv__parameterized31__206: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized3__651: xbip_pipe_v3_0_6_viv__parameterized3
case__501: case__11
reg__933: reg__933
reg__7489: reg__7489
xbip_pipe_v3_0_6_viv__parameterized9__108: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized0__106: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized13__101: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized49__72: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized17__23: xbip_pipe_v3_0_6_viv__parameterized17
reg__3966: reg__3966
delay__parameterized36__167: delay__parameterized36
reg__3579: reg__3579
xbip_pipe_v3_0_6_viv__parameterized56__17: xbip_pipe_v3_0_6_viv__parameterized56
delay__parameterized17__56: delay__parameterized17
lead_zero_encode_shift__27: lead_zero_encode_shift
logic__4856: logic__364
reg__8868: reg__8
xbip_pipe_v3_0_6_viv__parameterized15__113: xbip_pipe_v3_0_6_viv__parameterized15
reg__6656: reg__6656
reg__6052: reg__6052
xbip_pipe_v3_0_6_viv__parameterized45__5: xbip_pipe_v3_0_6_viv__parameterized45
case__399: case__7
xbip_pipe_v3_0_6_viv__parameterized84__4: xbip_pipe_v3_0_6_viv__parameterized84
xbip_pipe_v3_0_6_viv__parameterized55__77: xbip_pipe_v3_0_6_viv__parameterized55
reg__1932: reg__1932
reg__9262: reg__2
delay__parameterized0__124: delay__parameterized0
reg__8238: reg__6
logic__4148: logic__270
reg__5984: reg__5984
delay__parameterized9__81: delay__parameterized9
case__492: case__1
reg__2089: reg__2089
xbip_pipe_v3_0_6_viv__parameterized35__34: xbip_pipe_v3_0_6_viv__parameterized35
case__411: case__14
delay__parameterized23__4: delay__parameterized23
reg__8002: reg__8002
delay__parameterized38__40: delay__parameterized38
keep__652: keep__3
logic__2571: logic__221
logic__3815: logic__213
datapath__48: datapath__48
xbip_pipe_v3_0_6_viv__parameterized31__73: xbip_pipe_v3_0_6_viv__parameterized31
reg__382: reg__382
keep__564: keep__3
xbip_pipe_v3_0_6_viv__parameterized49__187: xbip_pipe_v3_0_6_viv__parameterized49
reg__6305: reg__6305
delay__parameterized0__589: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized29__9: xbip_pipe_v3_0_6_viv__parameterized29
reg__9187: reg__19
reg__9438: reg__4
delay__parameterized0__430: delay__parameterized0
delay__parameterized21__54: delay__parameterized21
logic__4162: logic__231
keep__931: keep__10
xbip_pipe_v3_0_6_viv__parameterized9__31: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized0__593: delay__parameterized0
reg__2578: reg__2578
logic__349: logic__349
logic__1333: logic__1333
reg__3084: reg__3084
reg__3693: reg__3693
xbip_pipe_v3_0_6_viv__parameterized3__139: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__804: xbip_pipe_v3_0_6_viv__parameterized3
reg__5277: reg__5277
muxpart__310: muxpart__7
logic__2788: logic__195
xbip_pipe_v3_0_6_viv__parameterized53__7: xbip_pipe_v3_0_6_viv__parameterized53
logic__5637: logic__128
reg__9897: reg__7758
logic__3235: logic__88
logic__3504: logic__91
reg__6029: reg__6029
xbip_pipe_v3_0_6_viv__parameterized3__334: xbip_pipe_v3_0_6_viv__parameterized3
logic__2367: logic__398
dsp48e1_wrapper__parameterized0__18: dsp48e1_wrapper__parameterized0
delay__parameterized3__20: delay__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__1042: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized80__10: xbip_pipe_v3_0_6_viv__parameterized80
logic__4900: logic__374
carry_chain__parameterized5__59: carry_chain__parameterized5
reg__8978: reg__11
xbip_pipe_v3_0_6_viv__parameterized41__24: xbip_pipe_v3_0_6_viv__parameterized41
xbip_pipe_v3_0_6_viv__parameterized3__995: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized37__1: delay__parameterized37
logic__4410: logic__193
delay__parameterized31__2: delay__parameterized31
xbip_pipe_v3_0_6_viv__parameterized3__1073: xbip_pipe_v3_0_6_viv__parameterized3
reg__7009: reg__7009
delay__parameterized43__23: delay__parameterized43
delay__parameterized33__24: delay__parameterized33
case__176: case__12
keep__572: keep__13
xbip_pipe_v3_0_6_viv__parameterized3__309: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized28__14: delay__parameterized28
xbip_pipe_v3_0_6_viv__parameterized55__66: xbip_pipe_v3_0_6_viv__parameterized55
flt_add_dsp__21: flt_add_dsp
xbip_pipe_v3_0_6_viv__parameterized29__39: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized29__90: delay__parameterized29
delay__parameterized4__159: delay__parameterized4
delay__parameterized0__480: delay__parameterized0
reg__1124: reg__1124
reg__8398: reg__9
compare_gt__32: compare_gt
delay__parameterized9__34: delay__parameterized9
flt_round_dsp_opt_full__23: flt_round_dsp_opt_full
reg__8566: reg__25
reg__2469: reg__2469
logic__4272: logic__267
xbip_pipe_v3_0_6_viv__parameterized49__128: xbip_pipe_v3_0_6_viv__parameterized49
reg__8307: reg__17
reg__5379: reg__5379
xbip_pipe_v3_0_6_viv__parameterized68__33: xbip_pipe_v3_0_6_viv__parameterized68
reg__7188: reg__7188
floating_point_v7_1_8_viv__13: floating_point_v7_1_8_viv
xbip_pipe_v3_0_6_viv__3: xbip_pipe_v3_0_6_viv
delay__parameterized17__52: delay__parameterized17
logic__3236: logic__85
logic__3503: logic__94
xbip_pipe_v3_0_6_viv__parameterized3__1018: xbip_pipe_v3_0_6_viv__parameterized3
reg__8600: reg__27
logic__2834: logic__245
reg__22: reg__22
reg__6483: reg__6483
datapath__349: datapath__11
delay__parameterized29__26: delay__parameterized29
reg__149: reg__149
xbip_pipe_v3_0_6_viv__parameterized3__1075: xbip_pipe_v3_0_6_viv__parameterized3
reg__2307: reg__2307
reg__4133: reg__4133
reg__8663: reg__16
reg__2087: reg__2087
reg__5646: reg__5646
reg__4150: reg__4150
delay__parameterized10__20: delay__parameterized10
xbip_pipe_v3_0_6_viv__parameterized3__807: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized68__14: xbip_pipe_v3_0_6_viv__parameterized68
case__553: case__19
datapath__306: datapath__3
xbip_pipe_v3_0_6_viv__parameterized3__164: xbip_pipe_v3_0_6_viv__parameterized3
logic__4181: logic__202
xbip_pipe_v3_0_6_viv__parameterized9__195: xbip_pipe_v3_0_6_viv__parameterized9
reg__7254: reg__7254
xbip_pipe_v3_0_6_viv__parameterized3__842: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized37__40: xbip_pipe_v3_0_6_viv__parameterized37
delay__parameterized0__566: delay__parameterized0
delay__parameterized11__28: delay__parameterized11
xbip_pipe_v3_0_6_viv__parameterized37__49: xbip_pipe_v3_0_6_viv__parameterized37
delay__parameterized9__84: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized31__28: xbip_pipe_v3_0_6_viv__parameterized31
reg__4443: reg__4443
logic__3268: logic__364
logic__905: logic__905
logic__2572: logic__220
logic__3814: logic__214
reg__8116: reg__8116
reg__8053: reg__8053
logic__3112: logic__236
reg__5810: reg__5810
logic__1329: logic__1329
xbip_pipe_v3_0_6_viv__parameterized3__59: xbip_pipe_v3_0_6_viv__parameterized3
logic__5646: logic__78
xbip_pipe_v3_0_6_viv__parameterized33__84: xbip_pipe_v3_0_6_viv__parameterized33
reg__1986: reg__1986
reg__4338: reg__4338
reg__1220: reg__1220
L2_up_L1_WEIGHTS_12_rom: L2_up_L1_WEIGHTS_12_rom
xbip_pipe_v3_0_6_viv__parameterized9__45: xbip_pipe_v3_0_6_viv__parameterized9
dsp48e1_wrapper__parameterized1__14: dsp48e1_wrapper__parameterized1
xbip_pipe_v3_0_6_viv__parameterized1__70: xbip_pipe_v3_0_6_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized29__145: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized5__105: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized33__60: xbip_pipe_v3_0_6_viv__parameterized33
logic__790: logic__790
delay__parameterized18__67: delay__parameterized18
logic__1956: logic__128
xbip_pipe_v3_0_6_viv__parameterized17__181: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized55__102: xbip_pipe_v3_0_6_viv__parameterized55
reg__921: reg__921
reg__3865: reg__3865
delay__parameterized20__31: delay__parameterized20
logic__4745: logic__209
keep__468: keep__1
keep__352: keep__3
xbip_pipe_v3_0_6_viv__parameterized49__127: xbip_pipe_v3_0_6_viv__parameterized49
compare__9: compare
xbip_pipe_v3_0_6_viv__parameterized31__21: xbip_pipe_v3_0_6_viv__parameterized31
reg__4644: reg__4644
case__792: case__26
delay__parameterized27__48: delay__parameterized27
reg__8480: reg__16
reg__1244: reg__1244
reg__2232: reg__2232
reg__7930: reg__7930
xbip_pipe_v3_0_6_viv__parameterized13__76: xbip_pipe_v3_0_6_viv__parameterized13
keep__443: keep__2
reg__1080: reg__1080
xbip_pipe_v3_0_6_viv__parameterized3__9: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized11__118: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized33__13: delay__parameterized33
reg__9772: reg__17
reg__7344: reg__7344
reg__7438: reg__7438
logic__493: logic__493
DNN_up_fmul_32ns_ibs__29: DNN_up_fmul_32ns_ibs
xbip_pipe_v3_0_6_viv__parameterized11__180: xbip_pipe_v3_0_6_viv__parameterized11
reg__9264: reg
delay__parameterized33__5: delay__parameterized33
reg__3324: reg__3324
delay__parameterized12__11: delay__parameterized12
reg__5440: reg__5440
keep__397: keep
logic__1320: logic__1320
reg__4706: reg__4706
reg__4437: reg__4437
logic__2923: logic__220
logic__3774: logic__97
compare_eq_im: compare_eq_im
special_detect__parameterized0__56: special_detect__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__1115: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized9__153: delay__parameterized9
delay__parameterized38__44: delay__parameterized38
datapath__47: datapath__47
compare_eq_im__parameterized1__41: compare_eq_im__parameterized1
logic__927: logic__927
logic__2550: logic__287
xbip_pipe_v3_0_6_viv__parameterized9__168: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized33__107: delay__parameterized33
reg__7271: reg__7271
xbip_pipe_v3_0_6_viv__parameterized3__918: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__992: xbip_pipe_v3_0_6_viv__parameterized3
reg__7404: reg__7404
logic__5241: logic__404
dsp48e1_wrapper__parameterized2__19: dsp48e1_wrapper__parameterized2
delay__parameterized21__48: delay__parameterized21
case__743: case__23
reg__5067: reg__5067
reg__7514: reg__7514
xbip_pipe_v3_0_6_viv__parameterized15__174: xbip_pipe_v3_0_6_viv__parameterized15
reg__1666: reg__1666
xbip_pipe_v3_0_6_viv__parameterized11__295: xbip_pipe_v3_0_6_viv__parameterized11
carry_chain__parameterized1__36: carry_chain__parameterized1
keep__614: keep__1
delay__parameterized36__73: delay__parameterized36
reg__9172: reg__30
case__211: case__7
xbip_pipe_v3_0_6_viv__parameterized31__133: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized8__11: delay__parameterized8
logic__5500: logic__191
delay__parameterized0__761: delay__parameterized0
reg__1723: reg__1723
logic__2927: logic__211
case__493: case
delay__parameterized15__164: delay__parameterized15
reg__6880: reg__6880
xbip_pipe_v3_0_6_viv__parameterized15__120: xbip_pipe_v3_0_6_viv__parameterized15
reg__2068: reg__2068
logic__3240: logic__77
reg__7520: reg__7520
special_detect__parameterized0__58: special_detect__parameterized0
reg__508: reg__508
reg__8536: reg__24
logic__595: logic__595
reg__835: reg__835
reg__2651: reg__2651
delay__parameterized2__1: delay__parameterized2
carry_chain__parameterized4__2: carry_chain__parameterized4
muxpart__410: muxpart__10
case__277: case__17
logic__4598: logic__201
logic__3381: logic__301
logic__1403: logic__1403
reg__2409: reg__2409
xbip_pipe_v3_0_6_viv__parameterized55__30: xbip_pipe_v3_0_6_viv__parameterized55
carry_chain__parameterized10__10: carry_chain__parameterized10
logic__3254: logic__408
xbip_pipe_v3_0_6_viv__parameterized31__32: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized6__75: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized29__50: xbip_pipe_v3_0_6_viv__parameterized29
reg__1383: reg__1383
delay__parameterized0__802: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized33__61: xbip_pipe_v3_0_6_viv__parameterized33
reg__120: reg__120
reg__7956: reg__7956
delay__parameterized9__159: delay__parameterized9
muxpart__403: muxpart__10
reg__2216: reg__2216
delay__parameterized47__7: delay__parameterized47
logic__4710: logic__60
xbip_pipe_v3_0_6_viv__parameterized11__108: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized17__116: xbip_pipe_v3_0_6_viv__parameterized17
reg__9064: reg__8
reg__3634: reg__3634
extrom__99: extrom__99
xbip_pipe_v3_0_6_viv__parameterized35__74: xbip_pipe_v3_0_6_viv__parameterized35
xbip_pipe_v3_0_6_viv__parameterized15__31: xbip_pipe_v3_0_6_viv__parameterized15
muxpart__277: muxpart__7
reg__7602: reg__7602
keep__898: keep__9
reg__3305: reg__3305
datapath__498: datapath__15
muxpart__295: muxpart__3
logic__2034: logic__133
reg__4138: reg__4138
reg__4873: reg__4873
logic__1386: logic__1386
L2_up_L1_WEIGHTS_90: L2_up_L1_WEIGHTS_90
logic__1737: logic__398
delay__parameterized0__573: delay__parameterized0
reg__5483: reg__5483
reg__1161: reg__1161
xbip_pipe_v3_0_6_viv__parameterized45__12: xbip_pipe_v3_0_6_viv__parameterized45
logic__963: logic__963
logic__3947: logic__303
lead_zero_encode_shift__14: lead_zero_encode_shift
reg__1255: reg__1255
delay__parameterized30__91: delay__parameterized30
delay__parameterized36__153: delay__parameterized36
reg__5839: reg__5839
delay__parameterized16__58: delay__parameterized16
reg__40: reg__40
reg__9567: reg__8
xbip_pipe_v3_0_6_viv__parameterized31__69: xbip_pipe_v3_0_6_viv__parameterized31
reg__8069: reg__8069
datapath__309: datapath
reg__6812: reg__6812
logic__2504: logic__285
reg__2792: reg__2792
reg__7191: reg__7191
reg__2708: reg__2708
reg__3193: reg__3193
xbip_pipe_v3_0_6_viv__parameterized49__228: xbip_pipe_v3_0_6_viv__parameterized49
case__844: case__23
xbip_pipe_v3_0_6_viv__parameterized3__973: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized35__35: xbip_pipe_v3_0_6_viv__parameterized35
logic__3239: logic__78
xbip_pipe_v3_0_6_viv__parameterized3__1215: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized15__129: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized7__139: xbip_pipe_v3_0_6_viv__parameterized7
logic__4901: logic__373
muxpart__570: muxpart__6
keep__314: keep__7
xbip_pipe_v3_0_6_viv__parameterized17__54: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized1__53: xbip_pipe_v3_0_6_viv__parameterized1
logic__793: logic__793
logic__486: logic__486
reg__3950: reg__3950
delay__parameterized14__18: delay__parameterized14
fix_mult_dsp48e1_sgl__1: fix_mult_dsp48e1_sgl
logic__3251: logic__287
logic__2962: logic__91
compare__32: compare
reg__3040: reg__3040
reg__3727: reg__3727
xbip_pipe_v3_0_6_viv__parameterized3__1063: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized17__3: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized33__127: delay__parameterized33
delay__parameterized8__141: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized9__117: xbip_pipe_v3_0_6_viv__parameterized9
reg__706: reg__706
logic__2789: logic__194
delay__parameterized26__17: delay__parameterized26
xbip_pipe_v3_0_6_viv__parameterized3__197: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized21__22: xbip_pipe_v3_0_6_viv__parameterized21
L2_up_L1_WEIGHTS_43_rom: L2_up_L1_WEIGHTS_43_rom
reg__9576: reg__4
delay__parameterized0__664: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized25__9: xbip_pipe_v3_0_6_viv__parameterized25
xbip_pipe_v3_0_6_viv__parameterized49__179: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized25__2: delay__parameterized25
case__851: case__16
xbip_pipe_v3_0_6_viv__parameterized3__1118: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized18__39: delay__parameterized18
case__927: case__19
delay__parameterized29__91: delay__parameterized29
reg__6835: reg__6835
xbip_pipe_v3_0_6_viv__parameterized3__82: xbip_pipe_v3_0_6_viv__parameterized3
logic__4905: logic__355
reg__4510: reg__4510
reg__9627: reg__14
xbip_pipe_v3_0_6_viv__parameterized9__94: xbip_pipe_v3_0_6_viv__parameterized9
keep__192: keep__7
xbip_pipe_v3_0_6_viv__parameterized13__44: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized17__128: xbip_pipe_v3_0_6_viv__parameterized17
logic__3380: logic__302
muxpart__569: muxpart__7
reg__8811: reg__11
delay__parameterized49__5: delay__parameterized49
delay__parameterized0__780: delay__parameterized0
reg__4114: reg__4114
compare__22: compare
reg__789: reg__789
logic__2507: logic__264
delay__parameterized30__85: delay__parameterized30
logic__3764: logic__168
muxpart__580: muxpart__8
xbip_pipe_v3_0_6_viv__parameterized41__53: xbip_pipe_v3_0_6_viv__parameterized41
delay__parameterized33__110: delay__parameterized33
reg__6393: reg__6393
reg__1806: reg__1806
reg__2150: reg__2150
reg__2140: reg__2140
reg__7058: reg__7058
xbip_pipe_v3_0_6_viv__parameterized7__42: xbip_pipe_v3_0_6_viv__parameterized7
reg__4787: reg__4787
reg__497: reg__497
logic__2963: logic__88
logic__5501: logic__176
reg__1053: reg__1053
muxpart__120: muxpart__120
reg__2402: reg__2402
reg__8022: reg__8022
logic__213: logic__213
DNN_up_fadd_32ns_hbi__3: DNN_up_fadd_32ns_hbi
carry_chain__parameterized3__48: carry_chain__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__1214: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__710: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized13__21: delay__parameterized13
delay__parameterized0__358: delay__parameterized0
reg__9775: reg__14
xbip_pipe_v3_0_6_viv__parameterized49__111: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized55__29: xbip_pipe_v3_0_6_viv__parameterized55
reg__9920: reg__7751
reg__8997: reg__3
muxpart__456: muxpart__3
xbip_pipe_v3_0_6_viv__parameterized3__423: xbip_pipe_v3_0_6_viv__parameterized3
reg__1587: reg__1587
xbip_pipe_v3_0_6_viv__parameterized7__123: xbip_pipe_v3_0_6_viv__parameterized7
reg__1762: reg__1762
dsp48e1_wrapper__parameterized3__24: dsp48e1_wrapper__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__136: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__801: xbip_pipe_v3_0_6_viv__parameterized3
reg__1976: reg__1976
reg__13: reg__13
reg__7581: reg__7581
xbip_pipe_v3_0_6_viv__parameterized47__62: xbip_pipe_v3_0_6_viv__parameterized47
reg__3019: reg__3019
xbip_pipe_v3_0_6_viv__parameterized11__182: xbip_pipe_v3_0_6_viv__parameterized11
reg__2682: reg__2682
reg__5173: reg__5173
reg__1645: reg__1645
logic__2714: logic__193
delay__parameterized8__129: delay__parameterized8
delay__parameterized0__367: delay__parameterized0
logic__3466: logic__211
logic__1286: logic__1286
logic__2791: logic__191
logic__3417: logic__336
xbip_pipe_v3_0_6_viv__parameterized3__1081: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__73: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__272: xbip_pipe_v3_0_6_viv__parameterized3
align_add_dsp48e1_sgl__6: align_add_dsp48e1_sgl
delay__parameterized6__97: delay__parameterized6
reg__4857: reg__4857
reg__6312: reg__6312
logic__1714: logic__312
case__398: case__8
xbip_pipe_v3_0_6_viv__parameterized58__7: xbip_pipe_v3_0_6_viv__parameterized58
delay__parameterized0__956: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized7__43: xbip_pipe_v3_0_6_viv__parameterized7
reg__8880: reg
reg__7: reg__7
reg__1133: reg__1133
reg__727: reg__727
delay__parameterized9__203: delay__parameterized9
reg__3524: reg__3524
reg__7019: reg__7019
delay__parameterized34__29: delay__parameterized34
reg__9194: reg__26
reg__8097: reg__8097
xbip_pipe_v3_0_6_viv__parameterized3__1210: xbip_pipe_v3_0_6_viv__parameterized3
reg__4330: reg__4330
logic__4902: logic__367
reg__6965: reg__6965
reg__5432: reg__5432
logic__1328: logic__1328
reg__9276: reg__29
carry_chain__parameterized5__27: carry_chain__parameterized5
xbip_pipe_v3_0_6_viv__parameterized17__65: xbip_pipe_v3_0_6_viv__parameterized17
logic__2772: logic__211
xbip_pipe_v3_0_6_viv__parameterized27__9: xbip_pipe_v3_0_6_viv__parameterized27
xbip_pipe_v3_0_6_viv__parameterized13__114: xbip_pipe_v3_0_6_viv__parameterized13
muxpart__72: muxpart__72
delay__parameterized5__91: delay__parameterized5
case__645: case__17
reg__3639: reg__3639
logic__4125: logic__349
case__1100: case__13
keep__984: keep__17
carry_chain__parameterized1__39: carry_chain__parameterized1
floating_point_v7_1_8__10: floating_point_v7_1_8
reg__8612: reg__19
reg__7040: reg__7040
logic__619: logic__619
xbip_pipe_v3_0_6_viv__7: xbip_pipe_v3_0_6_viv
case__239: case__17
reg__6345: reg__6345
logic__1613: logic__1613
flt_div_mant_addsub__4: flt_div_mant_addsub
reg__8472: reg__4
xbip_pipe_v3_0_6_viv__parameterized29__84: xbip_pipe_v3_0_6_viv__parameterized29
logic__2845: logic__214
xbip_pipe_v3_0_6_viv__parameterized13__51: xbip_pipe_v3_0_6_viv__parameterized13
keep__874: keep__7
reg__917: reg__917
logic__2573: logic__214
xbip_pipe_v3_0_6_viv__parameterized3__332: xbip_pipe_v3_0_6_viv__parameterized3
logic__5383: logic__352
delay__parameterized36__9: delay__parameterized36
logic__3938: logic__336
xbip_pipe_v3_0_6_viv__parameterized3__858: xbip_pipe_v3_0_6_viv__parameterized3
reg__8603: reg__24
keep__935: keep__2
logic__1985: logic__251
logic__2666: logic__288
reg__7823: reg__7823
reg__5678: reg__5678
extrom__95: extrom__95
reg__7490: reg__7490
xbip_pipe_v3_0_6_viv__parameterized62__2: xbip_pipe_v3_0_6_viv__parameterized62
reg__2421: reg__2421
L2_up_L1_WEIGHTS_91_rom: L2_up_L1_WEIGHTS_91_rom
xbip_pipe_v3_0_6_viv__parameterized27__12: xbip_pipe_v3_0_6_viv__parameterized27
reg__612: reg__612
delay__parameterized0__91: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized15__32: xbip_pipe_v3_0_6_viv__parameterized15
reg__1319: reg__1319
xbip_pipe_v3_0_6_viv__parameterized3__98: xbip_pipe_v3_0_6_viv__parameterized3
logic__2602: logic__153
xbip_pipe_v3_0_6_viv__parameterized49__118: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized3__283: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized13__57: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized49__3: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized3__311: xbip_pipe_v3_0_6_viv__parameterized3
reg__1679: reg__1679
reg__4742: reg__4742
logic__4325: logic__397
reg__7849: reg__7849
delay__parameterized5__58: delay__parameterized5
muxpart__108: muxpart__108
delay__parameterized18__51: delay__parameterized18
delay__parameterized4__104: delay__parameterized4
reg__8080: reg__8080
xbip_pipe_v3_0_6_viv__parameterized17__171: xbip_pipe_v3_0_6_viv__parameterized17
case__454: case__9
logic__2744: logic__56
xbip_pipe_v3_0_6_viv__parameterized3__219: xbip_pipe_v3_0_6_viv__parameterized3
norm_and_round_dsp48e1_sgl__32: norm_and_round_dsp48e1_sgl
logic__3582: logic__85
reg__9898: reg__7757
xbip_pipe_v3_0_6_viv__parameterized64__12: xbip_pipe_v3_0_6_viv__parameterized64
delay__parameterized5__70: delay__parameterized5
reg__4932: reg__4932
muxpart__276: muxpart
xbip_pipe_v3_0_6_viv__parameterized3__1216: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized18__44: delay__parameterized18
logic__5137: logic__158
delay__parameterized3__27: delay__parameterized3
case__773: case__23
xbip_pipe_v3_0_6_viv__parameterized3__829: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__35: delay__parameterized0
reg__5938: reg__5938
logic__4843: logic__404
reg__9437: reg__4
logic__2606: logic__133
reg__8906: reg__19
delay__parameterized33__66: delay__parameterized33
datapath__350: datapath__10
case__132: case__132
delay__parameterized28__24: delay__parameterized28
logic__5559: logic__321
logic__1951: logic__153
xbip_pipe_v3_0_6_viv__20: xbip_pipe_v3_0_6_viv
reg__4809: reg__4809
logic__4177: logic__206
delay__parameterized11__26: delay__parameterized11
reg__6772: reg__6772
xbip_pipe_v3_0_6_viv__parameterized13__72: xbip_pipe_v3_0_6_viv__parameterized13
logic__2924: logic__214
xbip_pipe_v3_0_6_viv__parameterized3__737: xbip_pipe_v3_0_6_viv__parameterized3
logic__801: logic__801
logic__3581: logic__88
logic__4513: logic__76
reg__4358: reg__4358
delay__parameterized18__10: delay__parameterized18
reg__1936: reg__1936
compare_eq_im__parameterized0__62: compare_eq_im__parameterized0
extrom__121: extrom__121
case__956: case__1
xbip_pipe_v3_0_6_viv__parameterized3__1113: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__846: delay__parameterized0
dsp48e1_wrapper__parameterized1__29: dsp48e1_wrapper__parameterized1
reg__3798: reg__3798
logic__2574: logic__213
logic__1417: logic__1417
reg__8499: reg__6
compare_eq_im__parameterized1__22: compare_eq_im__parameterized1
reg__9462: reg__4
logic__4234: logic__387
logic__664: logic__664
muxpart__242: muxpart__7
xbip_pipe_v3_0_6_viv__parameterized31__47: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized68__10: xbip_pipe_v3_0_6_viv__parameterized68
carry_chain__parameterized5__13: carry_chain__parameterized5
reg__2236: reg__2236
delay__parameterized29__39: delay__parameterized29
delay__parameterized0__129: delay__parameterized0
reg__8451: reg__14
reg__884: reg__884
reg__574: reg__574
delay__parameterized36__56: delay__parameterized36
reg__4944: reg__4944
xbip_pipe_v3_0_6_viv__parameterized58__23: xbip_pipe_v3_0_6_viv__parameterized58
reg__4587: reg__4587
xbip_pipe_v3_0_6_viv__parameterized11__6: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized13__82: xbip_pipe_v3_0_6_viv__parameterized13
case__355: case__21
logic__4498: logic__148
logic__2857: logic__202
case__275: case
reg__3076: reg__3076
reg__7809: reg__7809
logic__2787: logic__196
logic__2925: logic__213
delay__parameterized0__937: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized17__33: xbip_pipe_v3_0_6_viv__parameterized17
flt_dec_op__13: flt_dec_op
delay__parameterized29__46: delay__parameterized29
delay__parameterized4__69: delay__parameterized4
reg__4471: reg__4471
xbip_pipe_v3_0_6_viv__parameterized17__144: xbip_pipe_v3_0_6_viv__parameterized17
logic__4075: logic__349
delay__parameterized31__24: delay__parameterized31
reg__5238: reg__5238
logic__4573: logic__250
flt_add_dsp__22: flt_add_dsp
xbip_pipe_v3_0_6_viv__parameterized9__155: xbip_pipe_v3_0_6_viv__parameterized9
logic__3939: logic__335
reg__1271: reg__1271
logic__1666: logic__321
reg__1326: reg__1326
logic__447: logic__447
datapath__275: datapath
floating_point_v7_1_8_viv__11: floating_point_v7_1_8_viv
reg__4872: reg__4872
reg__9931: reg__7750
dsp48e1_wrapper__parameterized0__26: dsp48e1_wrapper__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__1059: xbip_pipe_v3_0_6_viv__parameterized3
logic__1405: logic__1405
reg__7478: reg__7478
xbip_pipe_v3_0_6_viv__parameterized11__79: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized27__51: delay__parameterized27
reg__9675: reg__30
reg__4333: reg__4333
muxpart__34: muxpart__34
reg__447: reg__447
logic__642: logic__642
logic__1310: logic__1310
logic__4106: logic__176
reg__6649: reg__6649
L2_up_L1_WEIGHTS_11_rom: L2_up_L1_WEIGHTS_11_rom
xbip_pipe_v3_0_6_viv__parameterized49__100: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized27__34: delay__parameterized27
fix_mult__5: fix_mult
reg__6080: reg__6080
reg__5770: reg__5770
reg__73: reg__73
logic__4711: logic__57
xbip_pipe_v3_0_6_viv__parameterized27__11: xbip_pipe_v3_0_6_viv__parameterized27
xbip_pipe_v3_0_6_viv__parameterized25__22: xbip_pipe_v3_0_6_viv__parameterized25
xbip_pipe_v3_0_6_viv__parameterized3__614: xbip_pipe_v3_0_6_viv__parameterized3
reg__1192: reg__1192
reg__3287: reg__3287
compare_gt__4: compare_gt
xbip_pipe_v3_0_6_viv__parameterized15__22: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized47__19: xbip_pipe_v3_0_6_viv__parameterized47
reg__330: reg__330
delay__parameterized14__15: delay__parameterized14
muxpart__474: muxpart__4
xbip_pipe_v3_0_6_viv__parameterized49__61: xbip_pipe_v3_0_6_viv__parameterized49
logic__2196: logic__78
reg__1069: reg__1069
xbip_pipe_v3_0_6_viv__parameterized11__150: xbip_pipe_v3_0_6_viv__parameterized11
reg__3619: reg__3619
muxpart__74: muxpart__74
reg__7980: reg__7980
delay__parameterized6__154: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized31__10: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized0__666: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized62__10: xbip_pipe_v3_0_6_viv__parameterized62
reg__9190: reg__30
xbip_pipe_v3_0_6_viv__parameterized35__66: xbip_pipe_v3_0_6_viv__parameterized35
delay__parameterized36__112: delay__parameterized36
DNN_up_ap_fmul_2_max_dsp_32__27: DNN_up_ap_fmul_2_max_dsp_32
logic__549: logic__549
extrom__14: extrom__14
flt_mult_round__31: flt_mult_round
logic__2455: logic__270
delay__parameterized18__149: delay__parameterized18
reg__6665: reg__6665
delay__parameterized9__17: delay__parameterized9
reg__9028: reg__3
reg__3574: reg__3574
delay__parameterized8__83: delay__parameterized8
logic__2958: logic__128
keep__815: keep__2
delay__parameterized13__27: delay__parameterized13
reg__8561: reg__30
delay__parameterized36__26: delay__parameterized36
DNN_up_fadd_32ns_hbi__10: DNN_up_fadd_32ns_hbi
xbip_pipe_v3_0_6_viv__parameterized7__221: xbip_pipe_v3_0_6_viv__parameterized7
datapath__95: datapath__10
xbip_pipe_v3_0_6_viv__parameterized3__1219: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__169: muxpart__8
logic__2699: logic__208
reg__6826: reg__6826
reg__1490: reg__1490
extrom__160: extrom__160
reg__3700: reg__3700
reg__422: reg__422
xbip_pipe_v3_0_6_viv__parameterized9__29: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized20__88: delay__parameterized20
logic__841: logic__841
xbip_pipe_v3_0_6_viv__parameterized15__110: xbip_pipe_v3_0_6_viv__parameterized15
logic__4599: logic__200
xbip_pipe_v3_0_6_viv__parameterized17__206: xbip_pipe_v3_0_6_viv__parameterized17
reg__3093: reg__3093
delay__parameterized13__16: delay__parameterized13
keep__985: keep__16
delay__3: delay
datapath__7: datapath__7
reg__506: reg__506
reg__784: reg__784
reg__6364: reg__6364
datapath__329: datapath__14
xbip_pipe_v3_0_6_viv__parameterized9__196: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized9__149: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized45__20: xbip_pipe_v3_0_6_viv__parameterized45
reg__7871: reg__7871
delay__parameterized6__4: delay__parameterized6
logic__3463: logic__214
xbip_pipe_v3_0_6_viv__parameterized13__18: xbip_pipe_v3_0_6_viv__parameterized13
muxpart__258: muxpart__3
delay__parameterized0__766: delay__parameterized0
reg__6120: reg__6120
logic__2577: logic__210
reg__4580: reg__4580
logic__3818: logic__210
reg__197: reg__197
logic__5160: logic__22
reg__1567: reg__1567
L2_up_L1_WEIGHTS_73_rom: L2_up_L1_WEIGHTS_73_rom
reg__1664: reg__1664
keep__972: keep__17
lead_zero_encode_shift__26: lead_zero_encode_shift
keep__455: keep__6
xbip_pipe_v3_0_6_viv__parameterized58__10: xbip_pipe_v3_0_6_viv__parameterized58
keep__228: keep__13
datapath__351: datapath__9
keep__6: keep__6
delay__parameterized36__154: delay__parameterized36
reg__8646: reg__8
reg__5073: reg__5073
reg__221: reg__221
xbip_pipe_v3_0_6_viv__parameterized72__20: xbip_pipe_v3_0_6_viv__parameterized72
delay__parameterized0__16: delay__parameterized0
delay__parameterized23__28: delay__parameterized23
reg__4375: reg__4375
reg__3337: reg__3337
logic__752: logic__752
muxpart__158: muxpart__3
xbip_pipe_v3_0_6_viv__parameterized15__119: xbip_pipe_v3_0_6_viv__parameterized15
L3_up_L2_WEIGHTS_33_rom: L3_up_L2_WEIGHTS_33_rom
xbip_pipe_v3_0_6_viv__parameterized47__28: xbip_pipe_v3_0_6_viv__parameterized47
logic__3237: logic__82
logic__4485: logic__194
keep__653: keep__2
reg__3674: reg__3674
delay__parameterized39__3: delay__parameterized39
reg__3079: reg__3079
reg__8258: reg__6
reg__7026: reg__7026
reg__8146: reg__8146
extrom__150: extrom__150
xbip_pipe_v3_0_6_viv__parameterized31__23: xbip_pipe_v3_0_6_viv__parameterized31
logic__1774: logic__285
reg__3518: reg__3518
delay__parameterized27__32: delay__parameterized27
reg__3307: reg__3307
case__18: case__18
delay__parameterized29__27: delay__parameterized29
reg__7691: reg__7691
logic__3524: logic__255
reg__2789: reg__2789
reg__296: reg__296
delay__parameterized20__11: delay__parameterized20
reg__1330: reg__1330
reg__545: reg__545
logic__5590: logic__244
logic__2829: logic__256
keep__246: keep__9
xbip_pipe_v3_0_6_viv__parameterized3__661: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized17__98: xbip_pipe_v3_0_6_viv__parameterized17
reg__5858: reg__5858
reg__7756: reg__7756
logic__3744: logic__205
xbip_pipe_v3_0_6_viv__parameterized3__534: xbip_pipe_v3_0_6_viv__parameterized3
logic__3147: logic__172
delay__parameterized12__17: delay__parameterized12
logic__2139: logic__245
reg__7119: reg__7119
reg__4884: reg__4884
xbip_pipe_v3_0_6_viv__parameterized49__23: xbip_pipe_v3_0_6_viv__parameterized49
signinv__14: signinv
reg__4206: reg__4206
reg__5403: reg__5403
xbip_pipe_v3_0_6_viv__parameterized39__7: xbip_pipe_v3_0_6_viv__parameterized39
case__404: case__2
keep__409: keep__10
logic__3467: logic__210
logic__2068: logic__230
DNN_up_fadd_32ns_hbi__6: DNN_up_fadd_32ns_hbi
compare_eq_im__parameterized0__28: compare_eq_im__parameterized0
flt_dec_op_lat__28: flt_dec_op_lat
reg__5963: reg__5963
reg__7971: reg__7971
reg__5145: reg__5145
reg__9026: reg__4
L2_up_L1_WEIGHTS_91: L2_up_L1_WEIGHTS_91
xbip_pipe_v3_0_6_viv__parameterized58__13: xbip_pipe_v3_0_6_viv__parameterized58
logic__5066: logic__133
reg__9183: reg__6
xbip_pipe_v3_0_6_viv__parameterized15__141: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized3__921: xbip_pipe_v3_0_6_viv__parameterized3
floating_point_v7_1_8_viv__parameterized1__10: floating_point_v7_1_8_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized15__33: xbip_pipe_v3_0_6_viv__parameterized15
reg__2506: reg__2506
xbip_pipe_v3_0_6_viv__parameterized56__1: xbip_pipe_v3_0_6_viv__parameterized56
xbip_pipe_v3_0_6_viv__parameterized11__15: xbip_pipe_v3_0_6_viv__parameterized11
keep__7: keep__7
keep__365: keep__2
reg__3384: reg__3384
delay__parameterized0__546: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized70__20: xbip_pipe_v3_0_6_viv__parameterized70
reg__6931: reg__6931
logic__3962: logic__264
logic__1953: logic__143
reg__877: reg__877
reg__3600: reg__3600
reg__4481: reg__4481
logic__4757: logic__197
L2_up__GB0: L2_up__GB0
datapath__13: datapath__13
xbip_pipe_v3_0_6_viv__parameterized3__956: xbip_pipe_v3_0_6_viv__parameterized3
reg__6160: reg__6160
DNN_up_ap_fadd_3_full_dsp_32__20: DNN_up_ap_fadd_3_full_dsp_32
case__387: case__19
reg__5047: reg__5047
logic__193: logic__193
reg__2092: reg__2092
reg__7918: reg__7918
reg__9773: reg__16
reg__9188: reg__18
reg__1373: reg__1373
delay__parameterized16__76: delay__parameterized16
reg__1604: reg__1604
muxpart__457: muxpart__2
delay__parameterized15__42: delay__parameterized15
reg__6342: reg__6342
xbip_pipe_v3_0_6_viv__parameterized3__876: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__185: xbip_pipe_v3_0_6_viv__parameterized3
reg__521: reg__521
reg__1798: reg__1798
reg__8821: reg__6
reg__1639: reg__1639
muxpart__79: muxpart__79
muxpart__578: muxpart__10
xbip_pipe_v3_0_6_viv__parameterized49__10: xbip_pipe_v3_0_6_viv__parameterized49
reg__6736: reg__6736
xbip_pipe_v3_0_6_viv__parameterized3__656: xbip_pipe_v3_0_6_viv__parameterized3
reg__4682: reg__4682
muxpart__565: muxpart__6
reg__8879: reg__1
reg__4192: reg__4192
xbip_pipe_v3_0_6_viv__parameterized55__130: xbip_pipe_v3_0_6_viv__parameterized55
reg__6101: reg__6101
xbip_pipe_v3_0_6_viv__parameterized9__27: xbip_pipe_v3_0_6_viv__parameterized9
reg__4668: reg__4668
reg__2144: reg__2144
reg__5595: reg__5595
xbip_pipe_v3_0_6_viv__parameterized17__40: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized31__176: xbip_pipe_v3_0_6_viv__parameterized31
reg__3425: reg__3425
logic__2897: logic__48
reg__7898: reg__7898
reg__4496: reg__4496
logic__1630: logic__1630
delay__parameterized0__678: delay__parameterized0
reg__1061: reg__1061
delay__parameterized35__5: delay__parameterized35
delay__parameterized41__34: delay__parameterized41
floating_point_v7_1_8__parameterized1__32: floating_point_v7_1_8__parameterized1
reg__646: reg__646
xbip_pipe_v3_0_6_viv__parameterized7__86: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized0__378: delay__parameterized0
reg__1247: reg__1247
xbip_pipe_v3_0_6_viv__parameterized31__66: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized45__22: xbip_pipe_v3_0_6_viv__parameterized45
reg__2278: reg__2278
reg__2410: reg__2410
case__177: case__11
reg__448: reg__448
reg__4565: reg__4565
reg__5037: reg__5037
reg__1307: reg__1307
flt_add_exp_sp__14: flt_add_exp_sp
carry_chain__31: carry_chain
reg__8674: reg__9
reg__5056: reg__5056
logic__4053: logic__285
reg__715: reg__715
logic__224: logic__224
reg__1998: reg__1998
delay__parameterized4__47: delay__parameterized4
delay__parameterized24__2: delay__parameterized24
xbip_pipe_v3_0_6_viv__parameterized3__564: xbip_pipe_v3_0_6_viv__parameterized3
logic__1631: logic__1631
delay__parameterized0__468: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized41__26: xbip_pipe_v3_0_6_viv__parameterized41
muxpart__47: muxpart__47
dsp48e1_wrapper__parameterized3__20: dsp48e1_wrapper__parameterized3
delay__37: delay
reg__7831: reg__7831
muxpart__164: muxpart__3
delay__parameterized24__31: delay__parameterized24
case__597: case__16
delay__parameterized8__139: delay__parameterized8
keep__304: keep__3
delay__parameterized0__359: delay__parameterized0
fix_mult_dsp48e1_sgl__28: fix_mult_dsp48e1_sgl
reg__7624: reg__7624
reg__1037: reg__1037
reg__5191: reg__5191
logic__1311: logic__1311
logic__3283: logic__307
logic__2277: logic__56
reg__3941: reg__3941
reg__493: reg__493
logic__4179: logic__204
delay__parameterized0__670: delay__parameterized0
delay__parameterized17__3: delay__parameterized17
logic__326: logic__326
xbip_pipe_v3_0_6_viv__parameterized3__843: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__615: xbip_pipe_v3_0_6_viv__parameterized3
logic__289: logic__289
reg__6396: reg__6396
delay__parameterized0__508: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized27__7: xbip_pipe_v3_0_6_viv__parameterized27
case__731: case__24
delay__parameterized4__102: delay__parameterized4
delay__parameterized17__62: delay__parameterized17
delay__parameterized33__121: delay__parameterized33
keep__461: keep__2
xbip_pipe_v3_0_6_viv__parameterized9__92: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized3__1112: xbip_pipe_v3_0_6_viv__parameterized3
reg__7211: reg__7211
reg__8619: reg__8
flt_add_exp_sp__30: flt_add_exp_sp
delay__parameterized0__336: delay__parameterized0
delay__parameterized51__3: delay__parameterized51
keep__917: keep
xbip_pipe_v3_0_6_viv__parameterized11__221: xbip_pipe_v3_0_6_viv__parameterized11
reg__7822: reg__7822
logic__4656: logic__224
reg__8288: reg__24
delay__parameterized6__156: delay__parameterized6
reg__4416: reg__4416
reg__1685: reg__1685
xbip_pipe_v3_0_6_viv__parameterized37__61: xbip_pipe_v3_0_6_viv__parameterized37
logic__5425: logic__373
xbip_pipe_v3_0_6_viv__parameterized43__59: xbip_pipe_v3_0_6_viv__parameterized43
xbip_pipe_v3_0_6_viv__parameterized17__70: xbip_pipe_v3_0_6_viv__parameterized17
reg__6032: reg__6032
xbip_pipe_v3_0_6_viv__parameterized15__35: xbip_pipe_v3_0_6_viv__parameterized15
reg__6184: reg__6184
floating_point_v7_1_8__parameterized1__17: floating_point_v7_1_8__parameterized1
case__1057: case__28
reg__7234: reg__7234
case__703: case__19
xbip_pipe_v3_0_6_viv__parameterized39__14: xbip_pipe_v3_0_6_viv__parameterized39
reg__266: reg__266
xbip_pipe_v3_0_6_viv__parameterized7__98: xbip_pipe_v3_0_6_viv__parameterized7
keep__164: keep__3
logic__1482: logic__1482
logic__5102: logic__223
xbip_pipe_v3_0_6_viv__parameterized49__129: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized11__197: xbip_pipe_v3_0_6_viv__parameterized11
reg__2042: reg__2042
xbip_pipe_v3_0_6_viv__parameterized62__11: xbip_pipe_v3_0_6_viv__parameterized62
case__458: case__5
reg__4820: reg__4820
xbip_pipe_v3_0_6_viv__parameterized41__45: xbip_pipe_v3_0_6_viv__parameterized41
carry_chain__parameterized5__29: carry_chain__parameterized5
xbip_pipe_v3_0_6_viv__parameterized49__227: xbip_pipe_v3_0_6_viv__parameterized49
reg__7609: reg__7609
logic__5619: logic__195
xbip_pipe_v3_0_6_viv__parameterized15__93: xbip_pipe_v3_0_6_viv__parameterized15
logic__168: logic__168
xbip_pipe_v3_0_6_viv__parameterized29__73: xbip_pipe_v3_0_6_viv__parameterized29
logic__5209: logic__172
xbip_pipe_v3_0_6_viv__parameterized3__954: xbip_pipe_v3_0_6_viv__parameterized3
reg__9789: reg
flt_mult_round__20: flt_mult_round
reg__3468: reg__3468
carry_chain__3: carry_chain
reg__5018: reg__5018
logic__964: logic__964
reg__6748: reg__6748
reg__5990: reg__5990
reg__8465: reg__7
logic__5557: logic__327
datapath__55: datapath__16
reg__3365: reg__3365
delay__parameterized36__60: delay__parameterized36
reg__2574: reg__2574
reg__376: reg__376
xbip_pipe_v3_0_6_viv__parameterized9__114: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized20__97: delay__parameterized20
reg__6713: reg__6713
reg__5707: reg__5707
case__212: case__6
xbip_pipe_v3_0_6_viv__parameterized3__810: xbip_pipe_v3_0_6_viv__parameterized3
reg__8363: reg__10
xbip_pipe_v3_0_6_viv__parameterized3__8: xbip_pipe_v3_0_6_viv__parameterized3
reg__8526: reg__2
logic__4753: logic__201
case__940: case__17
delay__parameterized0__794: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__616: xbip_pipe_v3_0_6_viv__parameterized3
logic__2926: logic__212
reg__2762: reg__2762
xbip_pipe_v3_0_6_viv__parameterized3__169: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized21__14: xbip_pipe_v3_0_6_viv__parameterized21
case__252: case__4
reg__5040: reg__5040
delay__parameterized15__157: delay__parameterized15
reg__1690: reg__1690
reg__8157: reg__8157
reg__7549: reg__7549
case__145: case__21
logic__4447: logic__263
reg__3115: reg__3115
reg__3270: reg__3270
logic__5067: logic__128
xbip_pipe_v3_0_6_viv__parameterized17__148: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized30__39: delay__parameterized30
logic__13: logic__13
xbip_pipe_v3_0_6_viv__parameterized17__129: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized49__140: xbip_pipe_v3_0_6_viv__parameterized49
reg__2483: reg__2483
logic__3950: logic__298
logic__3523: logic__256
delay__parameterized11__65: delay__parameterized11
xbip_pipe_v3_0_6_viv__parameterized3__1074: xbip_pipe_v3_0_6_viv__parameterized3
datapath__45: datapath__45
compare_eq_im__parameterized0__30: compare_eq_im__parameterized0
logic__5553: logic__339
delay__parameterized0__595: delay__parameterized0
reg__5842: reg__5842
xbip_pipe_v3_0_6_viv__parameterized21__8: xbip_pipe_v3_0_6_viv__parameterized21
xbip_pipe_v3_0_6_viv__parameterized47__60: xbip_pipe_v3_0_6_viv__parameterized47
reg__2621: reg__2621
reg__1213: reg__1213
logic__5409: logic__285
logic__3025: logic__176
reg__4649: reg__4649
logic__809: logic__809
reg__5538: reg__5538
xbip_pipe_v3_0_6_viv__parameterized31__235: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized0__278: delay__parameterized0
reg__6273: reg__6273
case__1051: case__23
logic__4876: logic__298
xbip_pipe_v3_0_6_viv__parameterized70__17: xbip_pipe_v3_0_6_viv__parameterized70
carry_chain__parameterized0__14: carry_chain__parameterized0
reg__2163: reg__2163
carry_chain__parameterized3__62: carry_chain__parameterized3
logic__2665: logic__289
logic__448: logic__448
L2_up_L1_WEIGHTS_8_rom: L2_up_L1_WEIGHTS_8_rom
keep__191: keep__2
L3_up_L2_WEIGHTS_43_rom: L3_up_L2_WEIGHTS_43_rom
xbip_pipe_v3_0_6_viv__parameterized7__11: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized0__899: delay__parameterized0
reg__102: reg__102
special_detect__35: special_detect
keep__216: keep__3
reg__3905: reg__3905
logic__4126: logic__340
reg__9727: reg__5
logic__5654: logic__22
muxpart__566: muxpart__10
logic__2218: logic__236
delay__parameterized9__166: delay__parameterized9
datapath__332: datapath__11
xbip_pipe_v3_0_6_viv__parameterized55__18: xbip_pipe_v3_0_6_viv__parameterized55
reg__5308: reg__5308
logic__5052: logic__191
xbip_pipe_v3_0_6_viv__parameterized66__20: xbip_pipe_v3_0_6_viv__parameterized66
logic__2416: logic__399
reg__8046: reg__8046
xbip_pipe_v3_0_6_viv__parameterized53__33: xbip_pipe_v3_0_6_viv__parameterized53
logic__1372: logic__1372
delay__parameterized23__54: delay__parameterized23
reg__7735: reg__7735
xbip_pipe_v3_0_6_viv__parameterized31__124: xbip_pipe_v3_0_6_viv__parameterized31
reg__4143: reg__4143
xbip_pipe_v3_0_6_viv__parameterized1__14: xbip_pipe_v3_0_6_viv__parameterized1
reg__8554: reg__7
reg__1682: reg__1682
reg__3031: reg__3031
reg__935: reg__935
extrom__134: extrom__134
reg__8891: reg__30
logic__2369: logic__394
case__1115: case__71
reg__2817: reg__2817
reg__1265: reg__1265
logic__3419: logic__327
xbip_pipe_v3_0_6_viv__parameterized9__112: xbip_pipe_v3_0_6_viv__parameterized9
logic__4657: logic__223
reg__8517: reg__6
xbip_pipe_v3_0_6_viv__parameterized7__88: xbip_pipe_v3_0_6_viv__parameterized7
logic__4251: logic__327
dsp48e1_wrapper__parameterized1__9: dsp48e1_wrapper__parameterized1
logic__4022: logic__373
logic__3949: logic__301
keep__217: keep__2
delay__parameterized18__81: delay__parameterized18
reg__2475: reg__2475
reg__41: reg__41
xbip_pipe_v3_0_6_viv__parameterized3__763: xbip_pipe_v3_0_6_viv__parameterized3
case__101: case__101
logic__4278: logic__397
delay__parameterized18__83: delay__parameterized18
logic__556: logic__556
muxpart__342: muxpart__5
keep__247: keep__8
xbip_pipe_v3_0_6_viv__parameterized47__6: xbip_pipe_v3_0_6_viv__parameterized47
carry_chain__parameterized3__8: carry_chain__parameterized3
reg__8362: reg__11
logic__5372: logic__388
delay__parameterized6__60: delay__parameterized6
L2_up_L1_WEIGHTS_31_rom: L2_up_L1_WEIGHTS_31_rom
reg__4780: reg__4780
reg__4508: reg__4508
logic__4576: logic__237
xbip_pipe_v3_0_6_viv__parameterized3__1213: xbip_pipe_v3_0_6_viv__parameterized3
reg__7567: reg__7567
xbip_pipe_v3_0_6_viv__parameterized56__2: xbip_pipe_v3_0_6_viv__parameterized56
logic__5065: logic__138
reg__852: reg__852
reg__2898: reg__2898
reg__7869: reg__7869
logic__5460: logic__263
reg__9014: reg__8
keep__359: keep__6
xbip_pipe_v3_0_6_viv__parameterized75__3: xbip_pipe_v3_0_6_viv__parameterized75
logic__4024: logic__364
DNN_up_fadd_32ns_hbi__32: DNN_up_fadd_32ns_hbi
xbip_pipe_v3_0_6_viv__parameterized55__111: xbip_pipe_v3_0_6_viv__parameterized55
case__919: case__27
keep__305: keep__2
xbip_pipe_v3_0_6_viv__parameterized3__662: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized15__20: delay__parameterized15
muxpart__126: muxpart__126
delay__parameterized52__1: delay__parameterized52
reg__1164: reg__1164
logic__1363: logic__1363
logic__5373: logic__387
reg__3671: reg__3671
case__882: case__4
reg__5748: reg__5748
delay__parameterized0__401: delay__parameterized0
case__495: case__17
xbip_pipe_v3_0_6_viv__parameterized7__37: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized55__22: xbip_pipe_v3_0_6_viv__parameterized55
reg__9712: reg__11
case__951: case__6
xbip_pipe_v3_0_6_viv__parameterized31__110: xbip_pipe_v3_0_6_viv__parameterized31
logic__1642: logic__399
logic__5211: logic__168
logic__2249: logic__176
reg__4783: reg__4783
lead_zero_encode_shift__13: lead_zero_encode_shift
logic__4491: logic__176
xbip_pipe_v3_0_6_viv__parameterized17__46: xbip_pipe_v3_0_6_viv__parameterized17
case__1067: case__18
logic__5318: logic__201
xbip_pipe_v3_0_6_viv__parameterized39__12: xbip_pipe_v3_0_6_viv__parameterized39
reg__6454: reg__6454
reg__4917: reg__4917
keep__516: keep__7
datapath__346: datapath__14
delay__parameterized8__16: delay__parameterized8
reg__3453: reg__3453
reg__4605: reg__4605
xbip_pipe_v3_0_6_viv__parameterized3__282: xbip_pipe_v3_0_6_viv__parameterized3
reg__9305: reg__6
reg__2579: reg__2579
delay__parameterized13__6: delay__parameterized13
reg__6564: reg__6564
keep__620: keep__13
reg__823: reg__823
reg__934: reg__934
reg__1410: reg__1410
reg__7481: reg__7481
logic__4178: logic__205
reg__2197: reg__2197
reg__3263: reg__3263
logic__4052: logic__287
reg__3944: reg__3944
reg__8073: reg__8073
logic__3401: logic__388
logic__885: logic__885
reg__5651: reg__5651
reg__5689: reg__5689
reg__8734: reg__11
xbip_pipe_v3_0_6_viv__parameterized15__60: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized0__298: delay__parameterized0
reg__151: reg__151
reg__8135: reg__8135
norm_and_round_dsp48e1_sgl__23: norm_and_round_dsp48e1_sgl
flt_mult_round__32: flt_mult_round
logic__3177: logic
reg__5802: reg__5802
reg__6338: reg__6338
logic__2434: logic__339
delay__parameterized42__11: delay__parameterized42
reg__5160: reg__5160
delay__parameterized34__3: delay__parameterized34
flt_add_dsp__33: flt_add_dsp
case__489: case__4
delay__parameterized0__34: delay__parameterized0
reg__3059: reg__3059
flt_add_dsp__7: flt_add_dsp
special_detect__29: special_detect
reg__1706: reg__1706
reg__6843: reg__6843
reg__2966: reg__2966
logic__551: logic__551
reg__2316: reg__2316
xbip_pipe_v3_0_6_viv__parameterized7__41: xbip_pipe_v3_0_6_viv__parameterized7
reg__1509: reg__1509
case__854: case__13
special_detect__parameterized0__26: special_detect__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__343: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized36__33: delay__parameterized36
reg__316: reg__316
special_detect__22: special_detect
reg__9641: reg__7
xbip_pipe_v3_0_6_viv__parameterized49__20: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized7__35: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized15__86: xbip_pipe_v3_0_6_viv__parameterized15
reg__8370: reg__8
reg__1111: reg__1111
delay__parameterized17__122: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized60__10: xbip_pipe_v3_0_6_viv__parameterized60
delay__parameterized4__25: delay__parameterized4
reg__4948: reg__4948
delay__parameterized3__9: delay__parameterized3
case__939: case__18
delay__parameterized6__53: delay__parameterized6
delay__parameterized4__70: delay__parameterized4
case__356: case__20
delay__parameterized33__76: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized3__458: xbip_pipe_v3_0_6_viv__parameterized3
floating_point_v7_1_8__27: floating_point_v7_1_8
keep__196: keep__1
logic__3514: logic__56
delay__parameterized13__26: delay__parameterized13
reg__689: reg__689
DNN_up_ap_fmul_2_max_dsp_32__9: DNN_up_ap_fmul_2_max_dsp_32
delay__parameterized30__70: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized3__91: xbip_pipe_v3_0_6_viv__parameterized3
datapath__433: datapath__12
xbip_pipe_v3_0_6_viv__parameterized15__94: xbip_pipe_v3_0_6_viv__parameterized15
reg__5286: reg__5286
reg__1729: reg__1729
reg__9787: reg__2
reg__5541: reg__5541
delay__parameterized0__616: delay__parameterized0
delay__parameterized11__52: delay__parameterized11
reg__65: reg__65
datapath__447: datapath__15
reg__2242: reg__2242
keep__229: keep__12
reg__9757: reg__28
reg__6784: reg__6784
xbip_pipe_v3_0_6_viv__parameterized21__34: xbip_pipe_v3_0_6_viv__parameterized21
logic__5558: logic__326
reg__833: reg__833
logic__1794: logic__236
case__100: case__100
reg__2414: reg__2414
carry_chain__parameterized1__20: carry_chain__parameterized1
reg__3647: reg__3647
flt_add_dsp__15: flt_add_dsp
xbip_pipe_v3_0_6_viv__parameterized15__161: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized47__56: xbip_pipe_v3_0_6_viv__parameterized47
delay__parameterized31__31: delay__parameterized31
reg__4660: reg__4660
reg__5007: reg__5007
reg__1091: reg__1091
xbip_pipe_v3_0_6_viv__parameterized35__101: xbip_pipe_v3_0_6_viv__parameterized35
case__431: case__13
delay__parameterized42__32: delay__parameterized42
reg__9577: reg__4
xbip_pipe_v3_0_6_viv__parameterized29__27: xbip_pipe_v3_0_6_viv__parameterized29
reg__26: reg__26
reg__6213: reg__6213
reg__8767: reg__4
xbip_pipe_v3_0_6_viv__parameterized3__206: xbip_pipe_v3_0_6_viv__parameterized3
logic__3320: logic__340
reg__6689: reg__6689
xbip_pipe_v3_0_6_viv__parameterized29__111: xbip_pipe_v3_0_6_viv__parameterized29
logic__1007: logic__1007
delay__parameterized34__5: delay__parameterized34
reg__7721: reg__7721
case__767: case__29
logic__4603: logic__196
reg__3819: reg__3819
logic__5454: logic__270
reg__7145: reg__7145
logic__2132: logic__263
flt_add__1: flt_add
delay__parameterized0__507: delay__parameterized0
reg__4419: reg__4419
delay__parameterized0__117: delay__parameterized0
delay__parameterized9__120: delay__parameterized9
reg__165: reg__165
xbip_pipe_v3_0_6_viv__parameterized37__16: xbip_pipe_v3_0_6_viv__parameterized37
reg__8959: reg__4
xbip_pipe_v3_0_6_viv__parameterized49__230: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized32__2: delay__parameterized32
delay__parameterized38__43: delay__parameterized38
reg__4302: reg__4302
reg__1966: reg__1966
xbip_pipe_v3_0_6_viv__parameterized3__1217: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized31__31: xbip_pipe_v3_0_6_viv__parameterized31
reg__9731: reg__3
reg__7586: reg__7586
reg__3471: reg__3471
reg__4314: reg__4314
reg__658: reg__658
logic__1826: logic__193
datapath__448: datapath__14
reg__4688: reg__4688
reg__8559: reg__6
xbip_pipe_v3_0_6_viv__parameterized17__79: xbip_pipe_v3_0_6_viv__parameterized17
logic__5244: logic__397
reg__1702: reg__1702
logic__1620: logic__1620
reg__3770: reg__3770
reg__4094: reg__4094
logic__5556: logic__335
floating_point_v7_1_8__parameterized1__31: floating_point_v7_1_8__parameterized1
reg__1045: reg__1045
logic__3474: logic__203
keep__30: keep__3
reg__3891: reg__3891
flt_add__15: flt_add
reg__1249: reg__1249
xbip_pipe_v3_0_6_viv__parameterized17__92: xbip_pipe_v3_0_6_viv__parameterized17
reg__8218: reg__8218
reg__1633: reg__1633
reg__5450: reg__5450
xbip_pipe_v3_0_6_viv__parameterized49__24: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized3__674: xbip_pipe_v3_0_6_viv__parameterized3
logic__1440: logic__1440
xbip_pipe_v3_0_6_viv__parameterized11__46: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized68__5: xbip_pipe_v3_0_6_viv__parameterized68
reg__6367: reg__6367
reg__4812: reg__4812
delay__parameterized0__527: delay__parameterized0
reg__8252: reg__24
delay__parameterized7__41: delay__parameterized7
reg__5626: reg__5626
datapath__17: datapath__17
reg__258: reg__258
delay__parameterized0__256: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized7__89: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized3__922: xbip_pipe_v3_0_6_viv__parameterized3
reg__8690: reg__2
logic__838: logic__838
datapath__449: datapath__13
keep__570: keep__9
logic__5413: logic__408
keep__410: keep__9
datapath__348: datapath__12
case__868: case__18
delay__parameterized0__797: delay__parameterized0
delay__parameterized0__815: delay__parameterized0
reg__220: reg__220
logic__3446: logic__262
reg__4468: reg__4468
reg__7921: reg__7921
xbip_pipe_v3_0_6_viv__parameterized1__49: xbip_pipe_v3_0_6_viv__parameterized1
reg__8364: reg__9
reg__6150: reg__6150
muxpart__22: muxpart__22
logic__2928: logic__210
delay__parameterized35__24: delay__parameterized35
delay__parameterized0__111: delay__parameterized0
reg__1039: reg__1039
compare_gt__14: compare_gt
xbip_pipe_v3_0_6_viv__parameterized49__229: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized3__972: xbip_pipe_v3_0_6_viv__parameterized3
reg__5799: reg__5799
logic__3238: logic__79
signinv__25: signinv
reg__3816: reg__3816
reg__9310: reg__31
reg__8765: reg__10
xbip_pipe_v3_0_6_viv__parameterized11__260: xbip_pipe_v3_0_6_viv__parameterized11
logic__3402: logic__387
reg__4316: reg__4316
delay__parameterized0__726: delay__parameterized0
reg__2444: reg__2444
reg__359: reg__359
carry_chain__parameterized0__27: carry_chain__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__224: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized17__194: xbip_pipe_v3_0_6_viv__parameterized17
logic__5322: logic__197
reg__1248: reg__1248
reg__6033: reg__6033
keep__858: keep__3
logic__5245: logic__394
delay__parameterized33__106: delay__parameterized33
reg__5521: reg__5521
xbip_pipe_v3_0_6_viv__parameterized3__422: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__799: delay__parameterized0
reg__2752: reg__2752
reg__8361: reg__12
reg__2848: reg__2848
reg__8153: reg__8153
reg__3456: reg__3456
delay__parameterized9__213: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized9__35: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized7__124: xbip_pipe_v3_0_6_viv__parameterized7
reg__6918: reg__6918
reg__4971: reg__4971
xbip_pipe_v3_0_6_viv__parameterized11__62: xbip_pipe_v3_0_6_viv__parameterized11
logic__1395: logic__1395
xbip_pipe_v3_0_6_viv__parameterized31__79: xbip_pipe_v3_0_6_viv__parameterized31
logic__4269: logic__287
dsp48e1_wrapper__parameterized2__29: dsp48e1_wrapper__parameterized2
xbip_pipe_v3_0_6_viv__parameterized31__111: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized17__191: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized9__197: delay__parameterized9
flt_mult_round__28: flt_mult_round
xbip_pipe_v3_0_6_viv__parameterized3__818: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized30__8: delay__parameterized30
reg__1758: reg__1758
reg__7272: reg__7272
delay__parameterized0__590: delay__parameterized0
L2_up_L1_WEIGHTS_10_rom: L2_up_L1_WEIGHTS_10_rom
case__38: case__38
case__920: case__26
logic__3842: logic__158
delay__parameterized17__6: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized55__39: xbip_pipe_v3_0_6_viv__parameterized55
carry_chain__parameterized1__30: carry_chain__parameterized1
delay__parameterized21__62: delay__parameterized21
reg__6932: reg__6932
logic__3286: logic__302
logic__1266: logic__1266
reg__6194: reg__6194
reg__4156: reg__4156
delay__parameterized37__5: delay__parameterized37
delay__parameterized6__3: delay__parameterized6
floating_point_v7_1_8_viv__29: floating_point_v7_1_8_viv
reg__4558: reg__4558
special_detect__parameterized0__62: special_detect__parameterized0
reg__7033: reg__7033
reg__3687: reg__3687
reg__6212: reg__6212
case__367: case__9
xbip_pipe_v3_0_6_viv__parameterized3__1218: xbip_pipe_v3_0_6_viv__parameterized3
reg__9669: reg__5
xbip_pipe_v3_0_6_viv__parameterized3__1019: xbip_pipe_v3_0_6_viv__parameterized3
reg__8995: reg__4
carry_chain__parameterized3__43: carry_chain__parameterized3
flt_mult_exp__13: flt_mult_exp
delay__parameterized0__360: delay__parameterized0
keep__136: keep__7
reg__750: reg__750
muxpart__461: muxpart__5
reg__4570: reg__4570
reg__2351: reg__2351
delay__parameterized8__150: delay__parameterized8
delay__parameterized18__165: delay__parameterized18
logic__4438: logic__60
logic__1359: logic__1359
reg__9087: reg__12
xbip_pipe_v3_0_6_viv__parameterized55__113: xbip_pipe_v3_0_6_viv__parameterized55
reg__3336: reg__3336
reg__7731: reg__7731
reg__1259: reg__1259
reg__6737: reg__6737
reg__6407: reg__6407
delay__parameterized16__38: delay__parameterized16
reg__4286: reg__4286
case__283: case__11
reg__7380: reg__7380
reg__5152: reg__5152
reg__1283: reg__1283
reg__5250: reg__5250
delay__parameterized18__161: delay__parameterized18
reg__8560: reg__31
reg__4881: reg__4881
reg__5028: reg__5028
muxpart__88: muxpart__88
xbip_pipe_v3_0_6_viv__parameterized64__5: xbip_pipe_v3_0_6_viv__parameterized64
xbip_pipe_v3_0_6_viv__parameterized66__6: xbip_pipe_v3_0_6_viv__parameterized66
reg__1945: reg__1945
reg__1114: reg__1114
case__1108: case__5
reg__5126: reg__5126
delay__parameterized8__65: delay__parameterized8
datapath__432: datapath__13
reg__8618: reg__13
delay__parameterized38__7: delay__parameterized38
logic__3758: logic__176
logic__2664: logic__290
reg__7262: reg__7262
delay__parameterized8__60: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized3__1001: xbip_pipe_v3_0_6_viv__parameterized3
dsp48e1_wrapper__parameterized1__13: dsp48e1_wrapper__parameterized1
xbip_pipe_v3_0_6_viv__parameterized9__46: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized37__23: delay__parameterized37
reg__1313: reg__1313
reg__6301: reg__6301
logic__4023: logic__367
xbip_pipe_v3_0_6_viv__parameterized88__7: xbip_pipe_v3_0_6_viv__parameterized88
logic__3843: logic__153
delay__parameterized5__151: delay__parameterized5
reg__4902: reg__4902
xbip_pipe_v3_0_6_viv__parameterized58__8: xbip_pipe_v3_0_6_viv__parameterized58
keep__635: keep__2
logic__1706: logic__340
xbip_pipe_v3_0_6_viv__parameterized17__159: xbip_pipe_v3_0_6_viv__parameterized17
case__804: case__14
xbip_pipe_v3_0_6_viv__parameterized3__308: xbip_pipe_v3_0_6_viv__parameterized3
compare_eq_im__parameterized1__13: compare_eq_im__parameterized1
reg__849: reg__849
xbip_pipe_v3_0_6_viv__parameterized43__2: xbip_pipe_v3_0_6_viv__parameterized43
xbip_pipe_v3_0_6_viv__parameterized41__61: xbip_pipe_v3_0_6_viv__parameterized41
xbip_pipe_v3_0_6_viv__parameterized7__44: xbip_pipe_v3_0_6_viv__parameterized7
reg__4989: reg__4989
keep__101: keep__4
reg__1342: reg__1342
special_detect__64: special_detect
delay__parameterized0__732: delay__parameterized0
reg__6804: reg__6804
reg__167: reg__167
delay__parameterized26__27: delay__parameterized26
xbip_pipe_v3_0_6_viv__parameterized29__123: xbip_pipe_v3_0_6_viv__parameterized29
datapath__29: datapath__29
xbip_pipe_v3_0_6_viv__parameterized47__98: xbip_pipe_v3_0_6_viv__parameterized47
reg__2069: reg__2069
xbip_pipe_v3_0_6_viv__parameterized49__42: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized3__711: xbip_pipe_v3_0_6_viv__parameterized3
logic__2373: logic__378
reg__8881: reg__7
reg__2450: reg__2450
logic__645: logic__645
logic__1707: logic__339
logic__1385: logic__1385
reg__719: reg__719
delay__parameterized0__491: delay__parameterized0
datapath__450: datapath__12
reg__4439: reg__4439
logic__2604: logic__143
compare_eq_im__parameterized1__27: compare_eq_im__parameterized1
reg__2530: reg__2530
reg__7552: reg__7552
delay__parameterized37__19: delay__parameterized37
xbip_pipe_v3_0_6_viv__parameterized35__18: xbip_pipe_v3_0_6_viv__parameterized35
delay__parameterized16__48: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized3__420: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized7__140: xbip_pipe_v3_0_6_viv__parameterized7
muxpart__103: muxpart__103
reg__4403: reg__4403
logic__892: logic__892
xbip_pipe_v3_0_6_viv__parameterized7__24: xbip_pipe_v3_0_6_viv__parameterized7
flt_mult__1: flt_mult
reg__4482: reg__4482
case__263: case__12
xbip_pipe_v3_0_6_viv__parameterized27__20: xbip_pipe_v3_0_6_viv__parameterized27
logic__552: logic__552
xbip_pipe_v3_0_6_viv__parameterized60__5: xbip_pipe_v3_0_6_viv__parameterized60
reg__12: reg__12
delay__parameterized27__35: delay__parameterized27
reg__1100: reg__1100
special_detect__parameterized0__4: special_detect__parameterized0
logic__2374: logic__377
delay__parameterized5__39: delay__parameterized5
keep__934: keep__3
logic__1984: logic__252
xbip_pipe_v3_0_6_viv__parameterized7__17: xbip_pipe_v3_0_6_viv__parameterized7
reg__4066: reg__4066
reg__2917: reg__2917
delay__parameterized0__399: delay__parameterized0
reg__3174: reg__3174
xbip_pipe_v3_0_6_viv__parameterized29__71: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized0__576: delay__parameterized0
logic__4252: logic__326
xbip_pipe_v3_0_6_viv__parameterized33__34: xbip_pipe_v3_0_6_viv__parameterized33
logic__1358: logic__1358
reg__1256: reg__1256
logic__3844: logic__148
flt_dec_op__28: flt_dec_op
xbip_pipe_v3_0_6_viv__parameterized3__848: xbip_pipe_v3_0_6_viv__parameterized3
reg__5100: reg__5100
reg__5170: reg__5170
reg__3876: reg__3876
delay__parameterized36__4: delay__parameterized36
logic__936: logic__936
xbip_pipe_v3_0_6_viv__parameterized3__1087: xbip_pipe_v3_0_6_viv__parameterized3
logic__4499: logic__143
reg__454: reg__454
reg__3462: reg__3462
delay__parameterized8__113: delay__parameterized8
delay__parameterized38__28: delay__parameterized38
logic__2503: logic__287
xbip_pipe_v3_0_6_viv__parameterized3__512: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized2__4: delay__parameterized2
xbip_pipe_v3_0_6_viv__parameterized49__62: xbip_pipe_v3_0_6_viv__parameterized49
logic__1671: logic__303
logic__5347: logic__88
case__1118: case__71
delay__parameterized0__250: delay__parameterized0
case__732: case__23
delay__parameterized17__125: delay__parameterized17
reg__2544: reg__2544
xbip_pipe_v3_0_6_viv__parameterized7__111: xbip_pipe_v3_0_6_viv__parameterized7
logic__2194: logic__82
delay__parameterized18__102: delay__parameterized18
reg__5957: reg__5957
xbip_pipe_v3_0_6_viv__parameterized70__19: xbip_pipe_v3_0_6_viv__parameterized70
delay__parameterized7__125: delay__parameterized7
L3_up_L2_WEIGHTS_25_rom: L3_up_L2_WEIGHTS_25_rom
reg__734: reg__734
logic__4449: logic__256
reg__1187: reg__1187
xbip_pipe_v3_0_6_viv__parameterized3__225: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized31__121: xbip_pipe_v3_0_6_viv__parameterized31
logic__2603: logic__148
reg__5631: reg__5631
datapath__347: datapath__13
delay__parameterized15__132: delay__parameterized15
reg__6894: reg__6894
logic__5554: logic__337
reg__1062: reg__1062
reg__6501: reg__6501
xbip_pipe_v3_0_6_viv__parameterized3__144: xbip_pipe_v3_0_6_viv__parameterized3
floating_point_v7_1_8__20: floating_point_v7_1_8
delay__parameterized9__129: delay__parameterized9
delay__parameterized36__62: delay__parameterized36
lead_zero_encode_shift__25: lead_zero_encode_shift
delay__parameterized8__96: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized9__194: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized3__196: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized16__2: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized11__181: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized51__34: xbip_pipe_v3_0_6_viv__parameterized51
reg__9367: reg__17
reg__9579: reg__7
xbip_pipe_v3_0_6_viv__parameterized49__178: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized51__25: xbip_pipe_v3_0_6_viv__parameterized51
xbip_pipe_v3_0_6_viv__parameterized3__411: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__72: xbip_pipe_v3_0_6_viv__parameterized3
logic__5660: logic__1106
xbip_pipe_v3_0_6_viv__parameterized31__177: xbip_pipe_v3_0_6_viv__parameterized31
logic__654: logic__654
delay__parameterized7__68: delay__parameterized7
case__193: case__25
delay__parameterized18__59: delay__parameterized18
logic__5138: logic__153
xbip_pipe_v3_0_6_viv__parameterized60__8: xbip_pipe_v3_0_6_viv__parameterized60
xbip_pipe_v3_0_6_viv__parameterized3__1002: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__923: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized11__2: delay__parameterized11
delay__parameterized18__106: delay__parameterized18
reg__3399: reg__3399
xbip_pipe_v3_0_6_viv__parameterized3__281: xbip_pipe_v3_0_6_viv__parameterized3
logic__2175: logic__191
DNN_up_fmul_32ns_ibs__28: DNN_up_fmul_32ns_ibs
delay__parameterized7__83: delay__parameterized7
logic__3447: logic__256
xbip_pipe_v3_0_6_viv__parameterized68__23: xbip_pipe_v3_0_6_viv__parameterized68
xbip_pipe_v3_0_6_viv__parameterized66__18: xbip_pipe_v3_0_6_viv__parameterized66
keep__582: keep__13
delay__parameterized0__156: delay__parameterized0
reg__6553: reg__6553
reg__4166: reg__4166
logic__4754: logic__200
compare_eq_im__23: compare_eq_im
reg__66: reg__66
reg__4846: reg__4846
floating_point_v7_1_8_viv__parameterized1__14: floating_point_v7_1_8_viv__parameterized1
logic__1612: logic__1612
reg__2230: reg__2230
logic__5450: logic__289
compare_eq_im__parameterized1__62: compare_eq_im__parameterized1
reg__6668: reg__6668
reg__5443: reg__5443
reg__4639: reg__4639
reg__2391: reg__2391
delay__parameterized8__10: delay__parameterized8
delay__parameterized9__72: delay__parameterized9
reg__5917: reg__5917
delay__parameterized19__19: delay__parameterized19
delay__parameterized0__869: delay__parameterized0
reg__8425: reg__11
signinv__10: signinv
logic__4604: logic__195
logic__4673: logic__202
reg__2331: reg__2331
reg__4079: reg__4079
xbip_pipe_v3_0_6_viv__parameterized3__802: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__81: muxpart__81
muxpart__235: muxpart__7
logic__4030: logic__339
xbip_pipe_v3_0_6_viv__parameterized49__144: xbip_pipe_v3_0_6_viv__parameterized49
delay__15: delay
delay__parameterized1__28: delay__parameterized1
logic__590: logic__590
xbip_pipe_v3_0_6_viv__parameterized15__92: xbip_pipe_v3_0_6_viv__parameterized15
logic__2715: logic__191
reg__5971: reg__5971
delay__parameterized0__887: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized13__53: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized33__19: xbip_pipe_v3_0_6_viv__parameterized33
case__793: case__25
reg__16: reg__16
reg__4813: reg__4813
reg__8283: reg__29
case__855: case__12
logic__85: logic__85
xbip_pipe_v3_0_6_viv__parameterized3__83: xbip_pipe_v3_0_6_viv__parameterized3
keep__301: keep__2
case__577: case__17
xbip_pipe_v3_0_6_viv__parameterized9__109: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized16__55: delay__parameterized16
special_detect__parameterized0__2: special_detect__parameterized0
logic__5462: logic__256
xbip_pipe_v3_0_6_viv__parameterized15__56: xbip_pipe_v3_0_6_viv__parameterized15
reg__4381: reg__4381
reg__7101: reg__7101
reg__1922: reg__1922
reg__9493: reg__2
xbip_pipe_v3_0_6_viv__parameterized19__1: xbip_pipe_v3_0_6_viv__parameterized19
logic__2605: logic__138
delay__parameterized40__14: delay__parameterized40
xbip_pipe_v3_0_6_viv__parameterized33__57: xbip_pipe_v3_0_6_viv__parameterized33
delay__parameterized1__14: delay__parameterized1
logic__5035: logic__209
reg__2931: reg__2931
case__570: case__24
xbip_pipe_v3_0_6_viv__parameterized29__43: xbip_pipe_v3_0_6_viv__parameterized29
reg__8031: reg__8031
reg__1297: reg__1297
xbip_pipe_v3_0_6_viv__parameterized47__67: xbip_pipe_v3_0_6_viv__parameterized47
xbip_pipe_v3_0_6_viv__parameterized3__171: xbip_pipe_v3_0_6_viv__parameterized3
reg__3274: reg__3274
reg__9318: reg__23
delay__parameterized6__134: delay__parameterized6
delay__parameterized0__751: delay__parameterized0
reg__6851: reg__6851
delay__parameterized7__124: delay__parameterized7
reg__7237: reg__7237
logic__2968: logic__77
logic__4751: logic__203
special_detect__parameterized0__45: special_detect__parameterized0
reg__4937: reg__4937
logic__5577: logic__287
reg__8647: reg__6
xbip_pipe_v3_0_6_viv__parameterized31__71: xbip_pipe_v3_0_6_viv__parameterized31
reg__637: reg__637
reg__4623: reg__4623
reg__7653: reg__7653
datapath__97: datapath__8
xbip_pipe_v3_0_6_viv__parameterized3__1017: xbip_pipe_v3_0_6_viv__parameterized3
logic__1667: logic__312
delay__parameterized8__125: delay__parameterized8
reg__5097: reg__5097
floating_point_v7_1_8_viv__19: floating_point_v7_1_8_viv
reg__5331: reg__5331
reg__9079: reg__3
reg__8169: reg__8169
xbip_pipe_v3_0_6_viv__parameterized17__193: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized31__137: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized3__830: xbip_pipe_v3_0_6_viv__parameterized3
dsp48e1_wrapper__parameterized3__23: dsp48e1_wrapper__parameterized3
reg__3841: reg__3841
delay__parameterized0__368: delay__parameterized0
muxpart__84: muxpart__84
reg__5944: reg__5944
reg__1444: reg__1444
delay__parameterized9__58: delay__parameterized9
reg__2308: reg__2308
reg__6313: reg__6313
compare_eq_im__parameterized0__23: compare_eq_im__parameterized0
logic__5021: logic__237
xbip_pipe_v3_0_6_viv__parameterized3__803: xbip_pipe_v3_0_6_viv__parameterized3
reg__1904: reg__1904
reg__5458: reg__5458
delay__parameterized21__67: delay__parameterized21
xbip_pipe_v3_0_6_viv__parameterized47__12: xbip_pipe_v3_0_6_viv__parameterized47
logic__4189: logic__194
logic__4755: logic__199
xbip_pipe_v3_0_6_viv__parameterized56__12: xbip_pipe_v3_0_6_viv__parameterized56
delay__parameterized15__11: delay__parameterized15
logic__1781: logic__193
delay__parameterized9__20: delay__parameterized9
reg__1521: reg__1521
xbip_pipe_v3_0_6_viv__parameterized62__5: xbip_pipe_v3_0_6_viv__parameterized62
fix_mult__23: fix_mult
logic__2460: logic__264
carry_chain__parameterized5__53: carry_chain__parameterized5
delay__parameterized15__158: delay__parameterized15
compare_eq_im__parameterized0__36: compare_eq_im__parameterized0
reg__3014: reg__3014
compare_eq_im__parameterized0__11: compare_eq_im__parameterized0
L3_up_L2_WEIGHTS_41_rom: L3_up_L2_WEIGHTS_41_rom
logic__5581: logic__191
reg__5231: reg__5231
logic__5647: logic__77
delay__parameterized36__44: delay__parameterized36
reg__6508: reg__6508
xbip_pipe_v3_0_6_viv__parameterized25__14: xbip_pipe_v3_0_6_viv__parameterized25
carry_chain__parameterized5__38: carry_chain__parameterized5
delay__parameterized49__10: delay__parameterized49
logic__1758: logic__327
delay__parameterized7__129: delay__parameterized7
reg__9086: reg__6
logic__568: logic__568
reg__2515: reg__2515
reg__4530: reg__4530
logic__858: logic__858
logic__5562: logic__307
delay__parameterized30__68: delay__parameterized30
flt_mult_round__6: flt_mult_round
keep__958: keep__1
case__236: case__1
reg__168: reg__168
xbip_pipe_v3_0_6_viv__parameterized39__8: xbip_pipe_v3_0_6_viv__parameterized39
reg__3420: reg__3420
logic__214: logic__214
logic__5620: logic__194
DNN_up_ap_fadd_3_full_dsp_32__11: DNN_up_ap_fadd_3_full_dsp_32
reg__5718: reg__5718
dsp48e1_wrapper__parameterized2__28: dsp48e1_wrapper__parameterized2
reg__7670: reg__7670
case__534: case__27
reg__2264: reg__2264
case__42: case__42
reg__2834: reg__2834
reg__3381: reg__3381
xbip_pipe_v3_0_6_viv__parameterized49__123: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized38__23: delay__parameterized38
delay__parameterized17__64: delay__parameterized17
reg__4071: reg__4071
reg__8289: reg__23
case__488: case__5
flt_add__10: flt_add
xbip_pipe_v3_0_6_viv__parameterized9__171: xbip_pipe_v3_0_6_viv__parameterized9
muxpart__89: muxpart__89
reg__630: reg__630
logic__3171: logic__56
delay__parameterized0__528: delay__parameterized0
logic__5561: logic__308
compare__29: compare
xbip_pipe_v3_0_6_viv__parameterized13__40: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized23__19: xbip_pipe_v3_0_6_viv__parameterized23
delay__parameterized19__26: delay__parameterized19
xbip_pipe_v3_0_6_viv__parameterized11__35: xbip_pipe_v3_0_6_viv__parameterized11
reg__6498: reg__6498
reg__7218: reg__7218
logic__3747: logic__202
delay__parameterized5__156: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized15__162: xbip_pipe_v3_0_6_viv__parameterized15
reg__8834: reg__15
reg__5138: reg__5138
keep__460: keep__3
datapath__94: datapath__11
reg__9117: reg__8
reg__6179: reg__6179
logic__2195: logic__79
flt_add_dsp__32: flt_add_dsp
case__417: case__8
xbip_pipe_v3_0_6_viv__parameterized11__131: xbip_pipe_v3_0_6_viv__parameterized11
compare_eq_im__parameterized1__25: compare_eq_im__parameterized1
carry_chain__parameterized5__37: carry_chain__parameterized5
special_detect__parameterized0__48: special_detect__parameterized0
xbip_pipe_v3_0_6_viv__parameterized1__24: xbip_pipe_v3_0_6_viv__parameterized1
delay__parameterized4__20: delay__parameterized4
reg__3681: reg__3681
reg__9439: reg__4
flt_add__26: flt_add
reg__6078: reg__6078
logic__794: logic__794
reg__433: reg__433
reg__5068: reg__5068
delay__parameterized16__9: delay__parameterized16
reg__9378: reg__10
reg__1547: reg__1547
delay__parameterized27__56: delay__parameterized27
xbip_pipe_v3_0_6_viv__parameterized17__49: xbip_pipe_v3_0_6_viv__parameterized17
reg__5947: reg__5947
reg__2659: reg__2659
reg__373: reg__373
xbip_pipe_v3_0_6_viv__parameterized7__35: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized6__183: delay__parameterized6
case__405: case__1
delay__parameterized24__24: delay__parameterized24
xbip_pipe_v3_0_6_viv__parameterized49__214: xbip_pipe_v3_0_6_viv__parameterized49
reg__2392: reg__2392
logic__2071: logic__222
xbip_pipe_v3_0_6_viv__parameterized13__80: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized3__40: xbip_pipe_v3_0_6_viv__parameterized3
reg__7886: reg__7886
reg__3290: reg__3290
xbip_pipe_v3_0_6_viv__parameterized3__226: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized9__99: xbip_pipe_v3_0_6_viv__parameterized9
reg__3: reg__3
delay__parameterized9__188: delay__parameterized9
logic__4844: logic__399
reg__7453: reg__7453
reg__7523: reg__7523
logic__5243: logic__398
reg__3851: reg__3851
logic__647: logic__647
reg__2463: reg__2463
muxpart__198: muxpart__2
compare_gt__29: compare_gt
xbip_pipe_v3_0_6_viv__parameterized29__99: xbip_pipe_v3_0_6_viv__parameterized29
reg__5435: reg__5435
xbip_pipe_v3_0_6_viv__parameterized27__31: xbip_pipe_v3_0_6_viv__parameterized27
delay__parameterized20__23: delay__parameterized20
delay__parameterized23__41: delay__parameterized23
logic__3285: logic__303
case__235: case__2
xbip_pipe_v3_0_6_viv__parameterized3__805: xbip_pipe_v3_0_6_viv__parameterized3
reg__3960: reg__3960
delay__parameterized7__8: delay__parameterized7
reg__7927: reg__7927
reg__2326: reg__2326
reg__4031: reg__4031
xbip_pipe_v3_0_6_viv__parameterized3__526: xbip_pipe_v3_0_6_viv__parameterized3
reg__4169: reg__4169
muxpart__402: muxpart__6
xbip_pipe_v3_0_6_viv__parameterized3__519: xbip_pipe_v3_0_6_viv__parameterized3
reg__2479: reg__2479
reg__1433: reg__1433
xbip_pipe_v3_0_6_viv__parameterized3__338: xbip_pipe_v3_0_6_viv__parameterized3
logic__3640: logic__264
logic__2510: logic__399
reg__74: reg__74
keep__190: keep__3
xbip_pipe_v3_0_6_viv__parameterized11__133: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized47__90: xbip_pipe_v3_0_6_viv__parameterized47
xbip_pipe_v3_0_6_viv__parameterized53__12: xbip_pipe_v3_0_6_viv__parameterized53
reg__7764: reg__7764
xbip_pipe_v3_0_6_viv__parameterized21__28: xbip_pipe_v3_0_6_viv__parameterized21
reg__3212: reg__3212
delay__parameterized30__101: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized49__119: xbip_pipe_v3_0_6_viv__parameterized49
logic__3679: logic__194
reg__9680: reg__25
fix_mult_dsp48e1_sgl__31: fix_mult_dsp48e1_sgl
xbip_pipe_v3_0_6_viv__parameterized55__115: xbip_pipe_v3_0_6_viv__parameterized55
carry_chain__parameterized1__48: carry_chain__parameterized1
extrom__145: extrom__145
logic__1574: logic__1574
case__1101: case__12
flt_add_dsp__1: flt_add_dsp
logic__548: logic__548
logic__5080: logic__57
logic__3473: logic__204
align_add_dsp48e1_sgl__20: align_add_dsp48e1_sgl
xbip_pipe_v3_0_6_viv__parameterized17__180: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized64__30: xbip_pipe_v3_0_6_viv__parameterized64
reg__4440: reg__4440
delay__parameterized9__186: delay__parameterized9
keep__99: keep__6
xbip_pipe_v3_0_6_viv__parameterized31__99: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized17__111: xbip_pipe_v3_0_6_viv__parameterized17
reg__3197: reg__3197
xbip_pipe_v3_0_6_viv__parameterized33__25: xbip_pipe_v3_0_6_viv__parameterized33
logic__1670: logic__306
datapath__30: datapath__30
reg__8608: reg__6
logic__2451: logic__289
reg__3477: reg__3477
delay__parameterized6__151: delay__parameterized6
reg__9713: reg__12
logic__4514: logic__60
logic__5210: logic__171
reg__9394: reg__3
datapath__20: datapath__20
reg__6378: reg__6378
reg__9463: reg__7
keep__444: keep__3
xbip_pipe_v3_0_6_viv__parameterized13__63: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized3__398: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized43__32: delay__parameterized43
reg__6451: reg__6451
special_detect__parameterized0__33: special_detect__parameterized0
reg__4588: reg__4588
reg__9035: reg__28
delay__38: delay
delay__parameterized7__39: delay__parameterized7
reg__5050: reg__5050
logic__2535: logic__312
delay__parameterized26__31: delay__parameterized26
xbip_pipe_v3_0_6_viv__parameterized31__144: xbip_pipe_v3_0_6_viv__parameterized31
reg__3183: reg__3183
xbip_pipe_v3_0_6_viv__parameterized17__109: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized18__136: delay__parameterized18
reg__7667: reg__7667
delay__parameterized6__187: delay__parameterized6
datapath__396: datapath__15
flt_add__7: flt_add
delay__parameterized0__659: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized15__164: xbip_pipe_v3_0_6_viv__parameterized15
logic__591: logic__591
reg__6897: reg__6897
dsp48e1_wrapper__parameterized2__9: dsp48e1_wrapper__parameterized2
xbip_pipe_v3_0_6_viv__parameterized43__40: xbip_pipe_v3_0_6_viv__parameterized43
delay__parameterized9__31: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized49__234: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized60__2: xbip_pipe_v3_0_6_viv__parameterized60
case__948: case__9
xbip_pipe_v3_0_6_viv__parameterized29__56: xbip_pipe_v3_0_6_viv__parameterized29
reg__8904: reg__20
xbip_pipe_v3_0_6_viv__parameterized3__412: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__73: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized6__137: delay__parameterized6
flt_add__22: flt_add
logic__2575: logic__212
xbip_pipe_v3_0_6_viv__parameterized3__337: xbip_pipe_v3_0_6_viv__parameterized3
logic__2372: logic__384
reg__9116: reg__13
case__16: case__16
xbip_pipe_v3_0_6_viv__parameterized11__22: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized0__841: delay__parameterized0
logic__4991: logic__128
logic__4078: logic__337
case__1069: case__16
xbip_pipe_v3_0_6_viv__parameterized37__58: xbip_pipe_v3_0_6_viv__parameterized37
reg__3967: reg__3967
xbip_pipe_v3_0_6_viv__parameterized3__993: xbip_pipe_v3_0_6_viv__parameterized3
datapath__345: datapath__15
delay__parameterized9__41: delay__parameterized9
logic__3845: logic__143
logic__1421: logic__1421
reg__1384: reg__1384
reg__6308: reg__6308
logic__2219: logic__231
reg__2728: reg__2728
case__780: case__27
reg__75: reg__75
muxpart__311: muxpart__6
delay__parameterized0__729: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized55__8: xbip_pipe_v3_0_6_viv__parameterized55
delay__parameterized8__19: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized21__45: xbip_pipe_v3_0_6_viv__parameterized21
L2_up_L1_WEIGHTS_51_rom: L2_up_L1_WEIGHTS_51_rom
xbip_pipe_v3_0_6_viv__parameterized7__222: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized4__5: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized11__246: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized0__193: delay__parameterized0
reg__42: reg__42
reg__1467: reg__1467
delay__parameterized33__51: delay__parameterized33
delay__parameterized15__50: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized9__102: xbip_pipe_v3_0_6_viv__parameterized9
reg__199: reg__199
logic__2701: logic__206
reg__1305: reg__1305
logic__5323: logic__196
reg__2707: reg__2707
delay__parameterized24__16: delay__parameterized24
keep__749: keep
reg__6455: reg__6455
logic__4025: logic__359
delay__parameterized17__77: delay__parameterized17
reg__8936: reg__7
xbip_pipe_v3_0_6_viv__parameterized3__424: xbip_pipe_v3_0_6_viv__parameterized3
logic__1575: logic__1575
flt_div_mant_addsub__parameterized0__10: flt_div_mant_addsub__parameterized0
xbip_pipe_v3_0_6_viv__parameterized13__71: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized3__143: xbip_pipe_v3_0_6_viv__parameterized3
reg__7850: reg__7850
xbip_pipe_v3_0_6_viv__parameterized47__46: xbip_pipe_v3_0_6_viv__parameterized47
keep__618: keep__3
reg__1169: reg__1169
delay__parameterized12__26: delay__parameterized12
reg__4821: reg__4821
reg__285: reg__285
xbip_pipe_v3_0_6_viv__parameterized7__68: xbip_pipe_v3_0_6_viv__parameterized7
logic__2026: logic__171
reg__9158: reg__26
xbip_pipe_v3_0_6_viv__parameterized9__41: xbip_pipe_v3_0_6_viv__parameterized9
reg__9210: reg__28
reg__8502: reg__5
dsp48e1_wrapper__parameterized0__14: dsp48e1_wrapper__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__410: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__74: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__1110: xbip_pipe_v3_0_6_viv__parameterized3
carry_chain__parameterized1__66: carry_chain__parameterized1
reg__4052: reg__4052
muxpart__12: muxpart__12
reg__1048: reg__1048
logic__5083: logic__25
flt_mult_round__2: flt_mult_round
case__821: case__16
delay__parameterized8__68: delay__parameterized8
reg__8334: reg__3
reg__9845: reg__3
xbip_pipe_v3_0_6_viv__parameterized35__87: xbip_pipe_v3_0_6_viv__parameterized35
reg__7446: reg__7446
xbip_pipe_v3_0_6_viv__parameterized3__919: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized55__42: xbip_pipe_v3_0_6_viv__parameterized55
logic__762: logic__762
reg__4186: reg__4186
logic__2607: logic__128
case__675: case__6
logic__2203: logic__25
delay__parameterized12__15: delay__parameterized12
reg__8714: reg__6
reg__4352: reg__4352
delay__parameterized30__125: delay__parameterized30
logic__5154: logic__76
delay__parameterized40__20: delay__parameterized40
logic__718: logic__718
reg__5550: reg__5550
reg__3423: reg__3423
xbip_pipe_v3_0_6_viv__parameterized3__1159: xbip_pipe_v3_0_6_viv__parameterized3
reg__7755: reg__7755
special_detect__parameterized0__23: special_detect__parameterized0
reg__8528: reg
xbip_pipe_v3_0_6_viv__parameterized3__320: xbip_pipe_v3_0_6_viv__parameterized3
case__267: case__8
logic__690: logic__690
logic__143: logic__143
reg__1670: reg__1670
reg__2295: reg__2295
reg__8974: reg__13
case__159: case__29
reg__1919: reg__1919
delay__parameterized0__913: delay__parameterized0
keep__335: keep__4
reg__2127: reg__2127
delay__parameterized23__44: delay__parameterized23
special_detect__parameterized0__57: special_detect__parameterized0
reg__7323: reg__7323
reg__8520: reg__10
keep__973: keep__16
norm_and_round_dsp48e1_sgl__26: norm_and_round_dsp48e1_sgl
reg__1659: reg__1659
logic__3304: logic__398
logic__859: logic__859
reg__27: reg__27
reg__5843: reg__5843
logic__4326: logic__394
xbip_pipe_v3_0_6_viv__parameterized3__145: xbip_pipe_v3_0_6_viv__parameterized3
reg__1905: reg__1905
keep__684: keep__5
reg__2002: reg__2002
logic__5459: logic__264
logic__2966: logic__79
logic__4756: logic__198
reg__305: reg__305
reg__5212: reg__5212
xbip_pipe_v3_0_6_viv__parameterized7__73: xbip_pipe_v3_0_6_viv__parameterized7
logic__2173: logic__176
reg__5029: reg__5029
reg__379: reg__379
reg__8024: reg__8024
logic__4952: logic__221
reg__4985: reg__4985
xbip_pipe_v3_0_6_viv__parameterized49__45: xbip_pipe_v3_0_6_viv__parameterized49
logic__1238: logic__1238
logic__303: logic__303
logic__5299: logic__230
reg__9330: reg__6
delay__parameterized27__21: delay__parameterized27
delay__parameterized23__37: delay__parameterized23
reg__6776: reg__6776
reg__5386: reg__5386
xbip_pipe_v3_0_6_viv__parameterized7__154: xbip_pipe_v3_0_6_viv__parameterized7
reg__781: reg__781
xbip_pipe_v3_0_6_viv__parameterized47__34: xbip_pipe_v3_0_6_viv__parameterized47
reg__4111: reg__4111
reg__7953: reg__7953
xbip_pipe_v3_0_6_viv__parameterized17__157: xbip_pipe_v3_0_6_viv__parameterized17
reg__5920: reg__5920
xbip_pipe_v3_0_6_viv__parameterized47__1: xbip_pipe_v3_0_6_viv__parameterized47
case__1096: case__19
xbip_pipe_v3_0_6_viv__parameterized13__116: xbip_pipe_v3_0_6_viv__parameterized13
case__510: case__2
case__400: case__6
reg__1933: reg__1933
logic__1957: logic__100
muxpart__61: muxpart__61
logic__202: logic__202
delay__parameterized0__188: delay__parameterized0
datapath__331: datapath__12
xbip_pipe_v3_0_6_viv__parameterized3__705: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized7__45: xbip_pipe_v3_0_6_viv__parameterized7
case__588: case__6
delay__parameterized29__1: delay__parameterized29
reg__8926: reg__31
delay__parameterized0__5: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__1274: xbip_pipe_v3_0_6_viv__parameterized3
special_detect__45: special_detect
keep__469: keep
reg__4547: reg__4547
delay__parameterized0__762: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized35__13: xbip_pipe_v3_0_6_viv__parameterized35
reg__1909: reg__1909
reg__5393: reg__5393
reg__495: reg__495
keep__334: keep__5
reg__2623: reg__2623
delay__parameterized8__93: delay__parameterized8
logic__605: logic__605
reg__2685: reg__2685
carry_chain__19: carry_chain
reg__7158: reg__7158
xbip_pipe_v3_0_6_viv__parameterized49__124: xbip_pipe_v3_0_6_viv__parameterized49
logic__1710: logic__335
logic__1530: logic__1530
logic__5463: logic__255
logic__754: logic__754
keep__466: keep__3
datapath__71: datapath
reg__5289: reg__5289
logic__2817: logic__76
reg__6530: reg__6530
xbip_pipe_v3_0_6_viv__parameterized7__141: xbip_pipe_v3_0_6_viv__parameterized7
logic__3097: logic__25
reg__5148: reg__5148
logic__1958: logic__97
case__781: case__26
delay__parameterized18__144: delay__parameterized18
logic__3252: logic__285
keep__197: keep
reg__9000: reg
xbip_pipe_v3_0_6_viv__parameterized49__142: xbip_pipe_v3_0_6_viv__parameterized49
reg__9746: reg__7
reg__3545: reg__3545
reg__8194: reg__8194
reg__7968: reg__7968
delay__parameterized0__610: delay__parameterized0
reg__2561: reg__2561
logic__4953: logic__220
xbip_pipe_v3_0_6_viv__parameterized3__1117: xbip_pipe_v3_0_6_viv__parameterized3
logic__4012: logic__399
reg__3011: reg__3011
case__813: case__5
extrom__17: extrom__17
delay__parameterized20__21: delay__parameterized20
delay__parameterized7__30: delay__parameterized7
floating_point_v7_1_8_viv__parameterized1__32: floating_point_v7_1_8_viv__parameterized1
reg__8448: reg__17
xbip_pipe_v3_0_6_viv__parameterized15__75: xbip_pipe_v3_0_6_viv__parameterized15
align_add_dsp48e1_sgl__26: align_add_dsp48e1_sgl
xbip_pipe_v3_0_6_viv__parameterized9__110: xbip_pipe_v3_0_6_viv__parameterized9
muxpart__520: muxpart__2
xbip_pipe_v3_0_6_viv__parameterized31__80: xbip_pipe_v3_0_6_viv__parameterized31
reg__9518: reg__24
delay__parameterized5__140: delay__parameterized5
logic__5247: logic__387
keep__668: keep__3
reg__9619: reg__3
logic__4674: logic__201
xbip_pipe_v3_0_6_viv__parameterized47__2: xbip_pipe_v3_0_6_viv__parameterized47
reg__6657: reg__6657
reg__7482: reg__7482
reg__8849: reg__7
xbip_pipe_v3_0_6_viv__parameterized66__23: xbip_pipe_v3_0_6_viv__parameterized66
reg__3623: reg__3623
reg__6431: reg__6431
reg__9585: reg__5
flt_mult_exp__26: flt_mult_exp
logic__4186: logic__197
xbip_pipe_v3_0_6_viv__parameterized3__513: xbip_pipe_v3_0_6_viv__parameterized3
logic__2243: logic__197
reg__6443: reg__6443
logic__2025: logic__172
xbip_pipe_v3_0_6_viv__parameterized5__3: xbip_pipe_v3_0_6_viv__parameterized5
reg__560: reg__560
logic__5348: logic__85
xbip_pipe_v3_0_6_viv__parameterized7__167: xbip_pipe_v3_0_6_viv__parameterized7
reg__3368: reg__3368
reg__665: reg__665
delay__parameterized16__37: delay__parameterized16
logic__2903: logic__287
delay__parameterized38__17: delay__parameterized38
case__853: case__14
logic__2576: logic__211
xbip_pipe_v3_0_6_viv__parameterized72__17: xbip_pipe_v3_0_6_viv__parameterized72
case__196: case__22
logic__2703: logic__204
muxpart__144: muxpart__10
delay__parameterized25__19: delay__parameterized25
compare_eq_im__parameterized1__2: compare_eq_im__parameterized1
reg__7596: reg__7596
reg__8812: reg__10
logic__2601: logic__158
reg__1436: reg__1436
datapath__360: datapath
delay__parameterized5__6: delay__parameterized5
logic__3525: logic__252
xbip_pipe_v3_0_6_viv__parameterized17__101: xbip_pipe_v3_0_6_viv__parameterized17
keep__166: keep__3
L2_up_L1_WEIGHTS_52_rom: L2_up_L1_WEIGHTS_52_rom
reg__2606: reg__2606
case__964: case__12
xbip_pipe_v3_0_6_viv__parameterized11__36: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized45__25: xbip_pipe_v3_0_6_viv__parameterized45
reg__7517: reg__7517
datapath__398: datapath__13
logic__2140: logic__244
delay__parameterized38__53: delay__parameterized38
logic__1444: logic__1444
xbip_pipe_v3_0_6_viv__parameterized31__232: xbip_pipe_v3_0_6_viv__parameterized31
keep__241: keep__2
L2_up_L1_WEIGHTS_80_rom: L2_up_L1_WEIGHTS_80_rom
reg__7977: reg__7977
logic__3298: logic__270
logic__1884: logic__327
reg__5265: reg__5265
reg__3831: reg__3831
logic__5321: logic__198
reg__4016: reg__4016
xbip_pipe_v3_0_6_viv__parameterized3__414: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized33__56: delay__parameterized33
reg__7500: reg__7500
xbip_pipe_v3_0_6_viv__parameterized11__236: xbip_pipe_v3_0_6_viv__parameterized11
keep__411: keep__8
reg__6464: reg__6464
logic__5564: logic__303
xbip_pipe_v3_0_6_viv__parameterized9__176: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized34__28: delay__parameterized34
logic__1961: logic__88
reg__8282: reg__30
reg__5941: reg__5941
logic__662: logic__662
reg__8527: reg__1
reg__977: reg__977
delay__parameterized5__144: delay__parameterized5
flt_mult_exp__14: flt_mult_exp
xbip_pipe_v3_0_6_viv__parameterized3__189: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized52__12: delay__parameterized52
xbip_pipe_v3_0_6_viv__parameterized3__220: xbip_pipe_v3_0_6_viv__parameterized3
keep__240: keep__3
reg__3478: reg__3478
reg__6055: reg__6055
reg__2935: reg__2935
logic__1301: logic__1301
reg__947: reg__947
reg__6122: reg__6122
reg__9196: reg__24
xbip_pipe_v3_0_6_viv__parameterized3__1020: xbip_pipe_v3_0_6_viv__parameterized3
logic__3159: logic__97
logic__4909: logic__339
flt_dec_op_lat__4: flt_dec_op_lat
xbip_pipe_v3_0_6_viv__parameterized29__159: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized47__59: xbip_pipe_v3_0_6_viv__parameterized47
reg__5974: reg__5974
keep__195: keep__4
xbip_pipe_v3_0_6_viv__parameterized17__195: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized33__104: delay__parameterized33
keep__456: keep__7
logic__5250: logic__377
keep__634: keep__3
xbip_pipe_v3_0_6_viv__parameterized17__100: xbip_pipe_v3_0_6_viv__parameterized17
logic__5565: logic__302
flt_add_dsp__29: flt_add_dsp
delay__parameterized30__157: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized31__75: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized3__800: xbip_pipe_v3_0_6_viv__parameterized3
reg__5459: reg__5459
reg__8910: reg__29
xbip_pipe_v3_0_6_viv__19: xbip_pipe_v3_0_6_viv
compare_eq_im__parameterized1__39: compare_eq_im__parameterized1
reg__548: reg__548
reg__1027: reg__1027
compare_gt__5: compare_gt
reg__9159: reg__25
xbip_pipe_v3_0_6_viv__parameterized37__14: xbip_pipe_v3_0_6_viv__parameterized37
reg__3795: reg__3795
case__727: case__28
reg__2986: reg__2986
case__412: case__13
logic__5449: logic__290
reg__3355: reg__3355
reg__786: reg__786
reg__2547: reg__2547
reg__4581: reg__4581
delay__parameterized39__5: delay__parameterized39
delay__parameterized31__11: delay__parameterized31
xbip_pipe_v3_0_6_viv__parameterized3__555: xbip_pipe_v3_0_6_viv__parameterized3
reg__1206: reg__1206
reg__4424: reg__4424
xbip_pipe_v3_0_6_viv__parameterized9__71: xbip_pipe_v3_0_6_viv__parameterized9
reg__7763: reg__7763
delay__parameterized0__877: delay__parameterized0
reg__7386: reg__7386
reg__9324: reg__20
xbip_pipe_v3_0_6_viv__parameterized17__13: xbip_pipe_v3_0_6_viv__parameterized17
case__369: case__7
reg__7215: reg__7215
reg__3802: reg__3802
datapath__353: datapath__7
logic__5037: logic__207
logic__3846: logic__138
reg__2114: reg__2114
reg__9937: reg__7750
xbip_pipe_v3_0_6_viv__parameterized35__67: xbip_pipe_v3_0_6_viv__parameterized35
reg__5258: reg__5258
muxpart__223: muxpart__10
logic__1962: logic__85
delay__parameterized30__160: delay__parameterized30
L3_up_L2_WEIGHTS_49_rom: L3_up_L2_WEIGHTS_49_rom
logic__2964: logic__85
reg__633: reg__633
reg__4267: reg__4267
reg__8799: reg__6
flt_add_exp_sp__3: flt_add_exp_sp
reg__247: reg__247
datapath__210: datapath__14
reg__1181: reg__1181
reg__1810: reg__1810
reg__6669: reg__6669
xbip_pipe_v3_0_6_viv__parameterized3__1227: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized29__77: xbip_pipe_v3_0_6_viv__parameterized29
case__700: case__22
reg__6348: reg__6348
reg__3201: reg__3201
reg__6910: reg__6910
muxpart__508: muxpart__10
reg__1451: reg__1451
reg__5542: reg__5542
logic__5140: logic__143
reg__2612: reg__2612
L2_up_L1_WEIGHTS_95: L2_up_L1_WEIGHTS_95
reg__3180: reg__3180
xbip_pipe_v3_0_6_viv__parameterized3__175: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized11__14: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized18__87: delay__parameterized18
datapath__451: datapath__11
reg__3245: reg__3245
delay__parameterized0__139: delay__parameterized0
reg__4163: reg__4163
datapath__358: datapath__2
reg__7111: reg__7111
delay__parameterized4__35: delay__parameterized4
delay__parameterized0__634: delay__parameterized0
reg__3311: reg__3311
dsp48e1_wrapper__parameterized0__22: dsp48e1_wrapper__parameterized0
keep__816: keep__3
delay__parameterized9__124: delay__parameterized9
case__571: case__23
delay__parameterized24__6: delay__parameterized24
xbip_pipe_v3_0_6_viv__parameterized17__123: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized38__57: delay__parameterized38
reg__8177: reg__8177
reg__7189: reg__7189
xbip_pipe_v3_0_6_viv__parameterized47__77: xbip_pipe_v3_0_6_viv__parameterized47
reg__4159: reg__4159
keep__764: keep__11
xbip_pipe_v3_0_6_viv__parameterized35__44: xbip_pipe_v3_0_6_viv__parameterized35
logic__1885: logic__326
carry_chain__parameterized3__57: carry_chain__parameterized3
reg__8563: reg__28
keep__300: keep__3
logic__2551: logic__285
reg__2899: reg__2899
xbip_pipe_v3_0_6_viv__parameterized29__82: xbip_pipe_v3_0_6_viv__parameterized29
logic__5426: logic__367
xbip_pipe_v3_0_6_viv__parameterized3__920: xbip_pipe_v3_0_6_viv__parameterized3
logic__4253: logic__321
reg__1374: reg__1374
delay__parameterized29__28: delay__parameterized29
case__370: case__6
reg__5104: reg__5104
delay__parameterized4__57: delay__parameterized4
case__476: case__17
reg__4982: reg__4982
case__606: case__7
reg__9876: reg__1
reg__5: reg__5
reg__6584: reg__6584
xbip_pipe_v3_0_6_viv__parameterized35__85: xbip_pipe_v3_0_6_viv__parameterized35
xbip_pipe_v3_0_6_viv__parameterized11__70: xbip_pipe_v3_0_6_viv__parameterized11
logic__3056: logic__202
reg__1284: reg__1284
case__698: case__24
logic__4752: logic__202
muxpart__583: muxpart__7
reg__7248: reg__7248
muxpart__119: muxpart__119
delay__parameterized6__73: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized43__16: xbip_pipe_v3_0_6_viv__parameterized43
reg__5488: reg__5488
logic__2124: logic__57
xbip_pipe_v3_0_6_viv__parameterized11__263: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized43__23: xbip_pipe_v3_0_6_viv__parameterized43
delay__parameterized11__30: delay__parameterized11
reg__9491: reg__5
xbip_pipe_v3_0_6_viv__parameterized55__69: xbip_pipe_v3_0_6_viv__parameterized55
reg__1600: reg__1600
reg__8766: reg__9
xbip_pipe_v3_0_6_viv__parameterized13__103: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized4__98: delay__parameterized4
reg__5783: reg__5783
reg__5751: reg__5751
xbip_pipe_v3_0_6_viv__parameterized1__38: xbip_pipe_v3_0_6_viv__parameterized1
reg__1726: reg__1726
delay__parameterized36__27: delay__parameterized36
reg__462: reg__462
reg__339: reg__339
delay__parameterized8__119: delay__parameterized8
delay__parameterized36__168: delay__parameterized36
muxpart__110: muxpart__110
logic__2600: logic__163
reg__8907: reg__18
reg__8085: reg__8085
logic__5036: logic__208
reg__3589: reg__3589
xbip_pipe_v3_0_6_viv__parameterized35__19: xbip_pipe_v3_0_6_viv__parameterized35
logic__777: logic__777
xbip_pipe_v3_0_6_viv__parameterized15__101: xbip_pipe_v3_0_6_viv__parameterized15
reg__7202: reg__7202
reg__351: reg__351
logic__1960: logic__91
DNN_up_fadd_32ns_hbi__20: DNN_up_fadd_32ns_hbi
reg__7449: reg__7449
L2_up_L1_WEIGHTS_45_rom: L2_up_L1_WEIGHTS_45_rom
reg__7372: reg__7372
xbip_pipe_v3_0_6_viv__parameterized55__132: xbip_pipe_v3_0_6_viv__parameterized55
logic__3539: logic__214
reg__9335: reg__3
delay__parameterized16__30: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized29__57: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized3__229: xbip_pipe_v3_0_6_viv__parameterized3
logic__1780: logic__264
logic__4337: logic__355
reg__1999: reg__1999
datapath__603: datapath__12
datapath__434: datapath__11
reg__1965: reg__1965
reg__2233: reg__2233
reg__7573: reg__7573
reg__799: reg__799
xbip_pipe_v3_0_6_viv__parameterized3__964: xbip_pipe_v3_0_6_viv__parameterized3
reg__9788: reg__1
reg__6827: reg__6827
logic__2663: logic__291
reg__2108: reg__2108
logic__5141: logic__138
logic__761: logic__761
xbip_pipe_v3_0_6_viv__parameterized11__132: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized5__12: xbip_pipe_v3_0_6_viv__parameterized5
flt_add_dsp__26: flt_add_dsp
reg__1982: reg__1982
delay__parameterized27__14: delay__parameterized27
reg__4918: reg__4918
logic__598: logic__598
delay__parameterized2__15: delay__parameterized2
logic__489: logic__489
reg__3278: reg__3278
logic__5104: logic__221
xbip_pipe_v3_0_6_viv__parameterized60__23: xbip_pipe_v3_0_6_viv__parameterized60
reg__1179: reg__1179
xbip_pipe_v3_0_6_viv__parameterized3__1085: xbip_pipe_v3_0_6_viv__parameterized3
reg__3085: reg__3085
reg__6813: reg__6813
datapath__399: datapath__12
logic__2859: logic__200
reg__8474: reg__3
logic__2244: logic__196
xbip_pipe_v3_0_6_viv__parameterized13__96: xbip_pipe_v3_0_6_viv__parameterized13
reg__2403: reg__2403
reg__2548: reg__2548
reg__6316: reg__6316
xbip_pipe_v3_0_6_viv__parameterized19__22: xbip_pipe_v3_0_6_viv__parameterized19
xbip_pipe_v3_0_6_viv__parameterized29__158: xbip_pipe_v3_0_6_viv__parameterized29
logic__3585: logic__78
signinv__11: signinv
reg__7063: reg__7063
reg__2204: reg__2204
reg__3931: reg__3931
delay__parameterized16__54: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized11__201: xbip_pipe_v3_0_6_viv__parameterized11
case__223: case__14
logic__1870: logic__377
reg__1491: reg__1491
xbip_pipe_v3_0_6_viv__parameterized68__17: xbip_pipe_v3_0_6_viv__parameterized68
delay__parameterized0__874: delay__parameterized0
logic__1739: logic__394
delay__parameterized5__60: delay__parameterized5
muxpart__411: muxpart__9
logic__1827: logic__191
reg__9088: reg__11
reg__7570: reg__7570
reg__3677: reg__3677
xbip_pipe_v3_0_6_viv__parameterized3__432: xbip_pipe_v3_0_6_viv__parameterized3
reg__1088: reg__1088
reg__5681: reg__5681
keep__583: keep__12
logic__1851: logic__60
xbip_pipe_v3_0_6_viv__parameterized11__215: xbip_pipe_v3_0_6_viv__parameterized11
reg__6036: reg__6036
xbip_pipe_v3_0_6_viv__parameterized21__20: xbip_pipe_v3_0_6_viv__parameterized21
delay__parameterized9__109: delay__parameterized9
delay__parameterized6__161: delay__parameterized6
reg__4255: reg__4255
reg__8113: reg__8113
reg__7810: reg__7810
reg__8761: reg__8
reg__3379: reg__3379
logic__1302: logic__1302
xbip_pipe_v3_0_6_viv__parameterized29__58: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized7__76: delay__parameterized7
delay__parameterized9__24: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized3__1124: xbip_pipe_v3_0_6_viv__parameterized3
reg__7212: reg__7212
xbip_pipe_v3_0_6_viv__parameterized35__43: xbip_pipe_v3_0_6_viv__parameterized35
DNN_up_ap_fmul_2_max_dsp_32__3: DNN_up_ap_fmul_2_max_dsp_32
reg__6568: reg__6568
reg__6911: reg__6911
case__192: case__26
delay__parameterized27__54: delay__parameterized27
xbip_pipe_v3_0_6_viv__parameterized55__1: xbip_pipe_v3_0_6_viv__parameterized55
reg__871: reg__871
reg__2939: reg__2939
case__112: case__112
logic__5464: logic__252
xbip_pipe_v3_0_6_viv__parameterized17__96: xbip_pipe_v3_0_6_viv__parameterized17
reg__3750: reg__3750
reg__7047: reg__7047
reg__3308: reg__3308
delay__parameterized0__354: delay__parameterized0
reg__3863: reg__3863
reg__7379: reg__7379
fix_mult_dsp48e1_sgl__7: fix_mult_dsp48e1_sgl
reg__8504: reg__4
xbip_pipe_v3_0_6_viv__parameterized29__101: xbip_pipe_v3_0_6_viv__parameterized29
logic__5567: logic__298
delay__parameterized0__710: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__742: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized36__74: delay__parameterized36
reg__4007: reg__4007
reg__4287: reg__4287
carry_chain__parameterized2__18: carry_chain__parameterized2
reg__1239: reg__1239
xbip_pipe_v3_0_6_viv__parameterized29__138: xbip_pipe_v3_0_6_viv__parameterized29
reg__5367: reg__5367
reg__7758: reg__7758
logic__2505: logic__270
logic__4183: logic__200
reg__8104: reg__8104
logic__2967: logic__78
delay__parameterized7__10: delay__parameterized7
delay__parameterized28__13: delay__parameterized28
reg__8827: reg__3
logic__3918: logic__399
delay__parameterized8__40: delay__parameterized8
compare_eq_im__parameterized1__24: compare_eq_im__parameterized1
reg__7464: reg__7464
reg__4359: reg__4359
reg__8242: reg__4
logic__1288: logic__1288
reg__9354: reg__7
xbip_pipe_v3_0_6_viv__parameterized3__1222: xbip_pipe_v3_0_6_viv__parameterized3
reg__5531: reg__5531
delay__parameterized20__50: delay__parameterized20
logic__545: logic__545
xbip_pipe_v3_0_6_viv__parameterized31__72: xbip_pipe_v3_0_6_viv__parameterized31
keep__137: keep__6
muxpart__243: muxpart__6
compare_eq_im__parameterized1__48: compare_eq_im__parameterized1
case__564: case__19
delay__parameterized22__7: delay__parameterized22
logic__4411: logic__191
xbip_pipe_v3_0_6_viv__parameterized17__207: xbip_pipe_v3_0_6_viv__parameterized17
reg__4945: reg__4945
reg__4656: reg__4656
reg__2166: reg__2166
reg__8469: reg__6
reg__8123: reg__8123
reg__5149: reg__5149
logic__3475: logic__202
delay__parameterized30__42: delay__parameterized30
reg__5153: reg__5153
reg__8094: reg__8094
reg__9745: reg__22
carry_chain__parameterized3__25: carry_chain__parameterized3
reg__8219: reg__8219
xbip_pipe_v3_0_6_viv__parameterized37__65: xbip_pipe_v3_0_6_viv__parameterized37
xbip_pipe_v3_0_6_viv__parameterized3__846: xbip_pipe_v3_0_6_viv__parameterized3
DNN_up_ap_fadd_3_full_dsp_32__13: DNN_up_ap_fadd_3_full_dsp_32
reg__2831: reg__2831
case__480: case__13
reg__7155: reg__7155
logic__1672: logic__302
logic__1381: logic__1381
keep__243: keep__2
reg__7915: reg__7915
xbip_pipe_v3_0_6_viv__parameterized7__7: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized3__525: xbip_pipe_v3_0_6_viv__parameterized3
reg__610: reg__610
logic__4577: logic__236
case__65: case__65
floating_point_v7_1_8_viv__20: floating_point_v7_1_8_viv
dsp48e1_wrapper__29: dsp48e1_wrapper
reg__2665: reg__2665
delay__parameterized7__89: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized17__7: xbip_pipe_v3_0_6_viv__parameterized17
reg__3789: reg__3789
reg__7833: reg__7833
logic__5466: logic__250
reg__9494: reg__1
reg__8627: reg__5
logic__340: logic__340
case__717: case__27
reg__9689: reg__6
delay__33: delay
reg__6171: reg__6171
reg__4959: reg__4959
xbip_pipe_v3_0_6_viv__parameterized3__1086: xbip_pipe_v3_0_6_viv__parameterized3
case__213: case__5
reg__7851: reg__7851
reg__6724: reg__6724
logic__4182: logic__201
datapath__490: datapath__6
reg__3613: reg__3613
logic__1669: logic__307
reg__442: reg__442
reg__1983: reg__1983
xbip_pipe_v3_0_6_viv__parameterized11__264: xbip_pipe_v3_0_6_viv__parameterized11
logic__1971: logic__48
reg__6368: reg__6368
logic__4574: logic__245
datapath__431: datapath__14
reg__8989: reg__6
xbip_pipe_v3_0_6_viv__parameterized3__709: xbip_pipe_v3_0_6_viv__parameterized3
reg__1272: reg__1272
logic__1871: logic__374
logic__465: logic__465
keep__445: keep__2
delay__parameterized38__10: delay__parameterized38
reg__4474: reg__4474
reg__8697: reg__13
case__368: case__8
compare_gt__1: compare_gt
reg__7251: reg__7251
reg__8596: reg__31
reg__8944: reg__31
reg__3610: reg__3610
delay__49: delay
logic__2046: logic__76
logic__5591: logic__237
reg__4088: reg__4088
logic__352: logic__352
compare_eq_im__parameterized0__19: compare_eq_im__parameterized0
reg__7441: reg__7441
reg__6145: reg__6145
datapath__330: datapath__13
logic__3493: logic__163
keep__100: keep__5
reg__417: reg__417
xbip_pipe_v3_0_6_viv__26: xbip_pipe_v3_0_6_viv
logic__3148: logic__171
reg__2793: reg__2793
logic__3780: logic__79
xbip_pipe_v3_0_6_viv__parameterized3__198: xbip_pipe_v3_0_6_viv__parameterized3
logic__2096: logic__191
reg__1054: reg__1054
reg__7139: reg__7139
reg__8274: reg__21
xbip_pipe_v3_0_6_viv__parameterized41__14: xbip_pipe_v3_0_6_viv__parameterized41
datapath__600: datapath__15
logic__1643: logic__398
xbip_pipe_v3_0_6_viv__parameterized3__341: xbip_pipe_v3_0_6_viv__parameterized3
extrom__44: extrom__44
delay__parameterized15__39: delay__parameterized15
flt_add__32: flt_add
reg__1266: reg__1266
special_detect__31: special_detect
logic__4658: logic__222
reg__4663: reg__4663
reg__4594: reg__4594
logic__1738: logic__397
xbip_pipe_v3_0_6_viv__parameterized9__111: xbip_pipe_v3_0_6_viv__parameterized9
reg__2718: reg__2718
reg__8589: reg__21
reg__3812: reg__3812
delay__parameterized0__553: delay__parameterized0
reg__6085: reg__6085
delay__parameterized17__2: delay__parameterized17
delay__parameterized0__594: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__706: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized6__22: delay__parameterized6
logic__4184: logic__199
carry_chain__parameterized5__12: carry_chain__parameterized5
delay__parameterized9__208: delay__parameterized9
logic__3933: logic__352
reg__5573: reg__5573
reg__5086: reg__5086
reg__4193: reg__4193
datapath__361: datapath__16
delay__parameterized13__20: delay__parameterized13
reg__1714: reg__1714
muxpart__259: muxpart__2
delay__parameterized25__25: delay__parameterized25
reg__9408: reg__7
logic__2676: logic__262
logic__1346: logic__1346
case__406: case
reg__5270: reg__5270
delay__parameterized30__144: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized3__1021: xbip_pipe_v3_0_6_viv__parameterized3
datapath__19: datapath__19
reg__2786: reg__2786
xbip_pipe_v3_0_6_viv__parameterized31__84: xbip_pipe_v3_0_6_viv__parameterized31
reg__815: reg__815
logic__2036: logic__100
logic__3113: logic__231
reg__4974: reg__4974
keep__194: keep__5
xbip_pipe_v3_0_6_viv__parameterized56__30: xbip_pipe_v3_0_6_viv__parameterized56
xbip_pipe_v3_0_6_viv__parameterized11__48: xbip_pipe_v3_0_6_viv__parameterized11
logic__171: logic__171
xbip_pipe_v3_0_6_viv__parameterized7__200: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized0__92: delay__parameterized0
carry_chain__parameterized3__47: carry_chain__parameterized3
reg__9681: reg__24
logic__4501: logic__133
logic__5433: logic__339
reg__76: reg__76
keep__479: keep__2
reg__2217: reg__2217
xbip_pipe_v3_0_6_viv__parameterized49__143: xbip_pipe_v3_0_6_viv__parameterized49
logic__2965: logic__82
reg__6660: reg__6660
delay__parameterized29__19: delay__parameterized29
reg__2257: reg__2257
xbip_pipe_v3_0_6_viv__parameterized68__2: xbip_pipe_v3_0_6_viv__parameterized68
delay__parameterized49__6: delay__parameterized49
normalize_up_meanbkb: normalize_up_meanbkb
delay__parameterized7__103: delay__parameterized7
logic__4239: logic__373
xbip_pipe_v3_0_6_viv__parameterized37__2: xbip_pipe_v3_0_6_viv__parameterized37
xbip_pipe_v3_0_6_viv__parameterized13__24: xbip_pipe_v3_0_6_viv__parameterized13
reg__541: reg__541
reg__9714: reg__11
xbip_pipe_v3_0_6_viv__parameterized3__413: xbip_pipe_v3_0_6_viv__parameterized3
reg__6121: reg__6121
reg__7950: reg__7950
logic__5301: logic__223
reg__4160: reg__4160
delay__parameterized0__58: delay__parameterized0
logic__5220: logic__100
xbip_pipe_v3_0_6_viv__parameterized11__208: xbip_pipe_v3_0_6_viv__parameterized11
reg__4258: reg__4258
reg__2164: reg__2164
logic__1872: logic__373
logic__5580: logic__193
reg__4625: reg__4625
reg__9495: reg
reg__2990: reg__2990
reg__9036: reg__27
delay__parameterized33__32: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized62__8: xbip_pipe_v3_0_6_viv__parameterized62
reg__8160: reg__8160
reg__9850: reg__3
logic__4837: logic__267
reg__1887: reg__1887
logic__2242: logic__198
logic__3540: logic__213
logic__3033: logic__245
logic__553: logic__553
reg__7408: reg__7408
xbip_pipe_v3_0_6_viv__parameterized43__9: xbip_pipe_v3_0_6_viv__parameterized43
reg__4645: reg__4645
reg__4012: reg__4012
reg__8324: reg__7
keep__481: keep__2
reg__9148: reg__4
reg__9642: reg__7
logic__4910: logic__337
reg__1452: reg__1452
xbip_pipe_v3_0_6_viv__parameterized58__31: xbip_pipe_v3_0_6_viv__parameterized58
reg__2305: reg__2305
keep__38: keep__11
reg__445: reg__445
keep__457: keep__6
reg__7834: reg__7834
reg__101: reg__101
reg__9440: reg__4
reg__7524: reg__7524
flt_add_exp_sp__17: flt_add_exp_sp
floating_point_v7_1_8__32: floating_point_v7_1_8
reg__1588: reg__1588
reg__1454: reg__1454
logic__5568: logic__291
dsp48e1_wrapper__parameterized2__22: dsp48e1_wrapper__parameterized2
delay__parameterized0__442: delay__parameterized0
case__578: case__16
xbip_pipe_v3_0_6_viv__parameterized51__3: xbip_pipe_v3_0_6_viv__parameterized51
delay__parameterized41__6: delay__parameterized41
carry_chain__parameterized1__32: carry_chain__parameterized1
logic__4758: logic__196
xbip_pipe_v3_0_6_viv__parameterized19__28: xbip_pipe_v3_0_6_viv__parameterized19
logic__713: logic__713
delay__parameterized0__481: delay__parameterized0
case__268: case__7
delay__parameterized0__939: delay__parameterized0
case__947: case__10
xbip_pipe_v3_0_6_viv__parameterized19__7: xbip_pipe_v3_0_6_viv__parameterized19
reg__5719: reg__5719
reg__7384: reg__7384
keep__248: keep__3
reg__3739: reg__3739
delay__parameterized0__48: delay__parameterized0
reg__3505: reg__3505
keep__257: keep__12
reg__8965: reg__12
reg__2670: reg__2670
delay__parameterized14__27: delay__parameterized14
compare_eq_im__parameterized0__44: compare_eq_im__parameterized0
delay__parameterized0__456: delay__parameterized0
muxpart__155: muxpart__6
logic__172: logic__172
delay__parameterized9__177: delay__parameterized9
reg__9583: reg__6
xbip_pipe_v3_0_6_viv__parameterized17__130: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized17__103: delay__parameterized17
compare_eq_im__parameterized1__21: compare_eq_im__parameterized1
L2_up_L1_WEIGHTS_26_rom: L2_up_L1_WEIGHTS_26_rom
reg__2839: reg__2839
logic__860: logic__860
reg__3112: reg__3112
reg__2920: reg__2920
extrom__138: extrom__138
case__985: case__10
logic__3284: logic__306
logic__3361: logic__367
reg__2244: reg__2244
flt_round_dsp_opt_full__17: flt_round_dsp_opt_full
logic__4188: logic__195
delay__parameterized0__148: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized29__44: xbip_pipe_v3_0_6_viv__parameterized29
DNN_up_ap_fadd_3_full_dsp_32__32: DNN_up_ap_fadd_3_full_dsp_32
flt_dec_op_lat__22: flt_dec_op_lat
reg__6759: reg__6759
xbip_pipe_v3_0_6_viv__parameterized3__904: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized43__13: delay__parameterized43
logic__3269: logic__359
logic__2931: logic__207
case__1008: case__6
logic__3940: logic__327
keep__536: keep__7
reg__2929: reg__2929
reg__8450: reg__15
reg__7122: reg__7122
reg__3151: reg__3151
reg__5059: reg__5059
compare_eq_im__parameterized1__10: compare_eq_im__parameterized1
reg__2564: reg__2564
case__155: case__22
reg__1479: reg__1479
floating_point_v7_1_8__parameterized1__30: floating_point_v7_1_8__parameterized1
xbip_pipe_v3_0_6_viv__parameterized7__34: xbip_pipe_v3_0_6_viv__parameterized7
reg__4339: reg__4339
delay__parameterized0__177: delay__parameterized0
reg__4561: reg__4561
delay__parameterized17__33: delay__parameterized17
reg__1512: reg__1512
xbip_pipe_v3_0_6_viv__parameterized17__208: xbip_pipe_v3_0_6_viv__parameterized17
flt_dec_op_lat__1: flt_dec_op_lat
xbip_pipe_v3_0_6_viv__parameterized11__153: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized36__138: delay__parameterized36
reg__6641: reg__6641
reg__2955: reg__2955
reg__7757: reg__7757
logic__3932: logic__355
datapath__482: datapath__14
floating_point_v7_1_8__26: floating_point_v7_1_8
reg__399: reg__399
logic__697: logic__697
reg__9901: reg__7754
flt_mult__23: flt_mult
delay__parameterized0__308: delay__parameterized0
delay__parameterized16__53: delay__parameterized16
case__60: case__60
logic__4270: logic__285
reg__3525: reg__3525
xbip_pipe_v3_0_6_viv__parameterized3__340: xbip_pipe_v3_0_6_viv__parameterized3
keep__807: keep__2
reg__2511: reg__2511
reg__6161: reg__6161
reg__8519: reg__11
delay__parameterized5__181: delay__parameterized5
keep__800: keep__3
reg__6185: reg__6185
xbip_pipe_v3_0_6_viv__parameterized3__996: xbip_pipe_v3_0_6_viv__parameterized3
reg__9682: reg__23
floating_point_v7_1_8_viv__parameterized1__6: floating_point_v7_1_8_viv__parameterized1
logic__5390: logic__327
delay__parameterized4__50: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized3__1088: xbip_pipe_v3_0_6_viv__parameterized3
logic__4838: logic__264
logic__3336: logic__291
reg__4299: reg__4299
delay__parameterized18__135: delay__parameterized18
reg__2849: reg__2849
reg__3041: reg__3041
reg__4268: reg__4268
delay__parameterized0__379: delay__parameterized0
reg__5666: reg__5666
delay__parameterized36__101: delay__parameterized36
datapath__209: datapath__15
xbip_pipe_v3_0_6_viv__parameterized15__158: xbip_pipe_v3_0_6_viv__parameterized15
reg__6881: reg__6881
logic__4238: logic__374
xbip_pipe_v3_0_6_viv__parameterized3__905: xbip_pipe_v3_0_6_viv__parameterized3
reg__6727: reg__6727
delay__parameterized19__25: delay__parameterized19
logic__4575: logic__244
logic__5302: logic__222
case__532: case__29
reg__882: reg__882
logic__2702: logic__205
reg__6001: reg__6001
reg__3217: reg__3217
delay__parameterized42__12: delay__parameterized42
reg__3361: reg__3361
delay__parameterized6__118: delay__parameterized6
logic__3593: logic__22
flt_add__25: flt_add
reg__7467: reg__7467
reg__806: reg__806
xbip_pipe_v3_0_6_viv__parameterized15__142: xbip_pipe_v3_0_6_viv__parameterized15
logic__2900: logic__18
muxpart__66: muxpart__66
muxpart__286: muxpart__8
logic__5246: logic__388
datapath__505: datapath__8
xbip_pipe_v3_0_6_viv__parameterized3__375: xbip_pipe_v3_0_6_viv__parameterized3
reg__1807: reg__1807
logic__2221: logic__224
xbip_pipe_v3_0_6_viv__parameterized31__24: xbip_pipe_v3_0_6_viv__parameterized31
keep__98: keep__7
keep__353: keep__2
xbip_pipe_v3_0_6_viv__parameterized3__360: xbip_pipe_v3_0_6_viv__parameterized3
carry_chain__7: carry_chain
logic__1782: logic__191
logic__711: logic__711
delay__parameterized0__321: delay__parameterized0
delay__parameterized36__30: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized17__27: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized21__14: delay__parameterized21
reg__7140: reg__7140
reg__4207: reg__4207
xbip_pipe_v3_0_6_viv__parameterized11__141: xbip_pipe_v3_0_6_viv__parameterized11
norm_and_round_dsp48e1_sgl__15: norm_and_round_dsp48e1_sgl
reg__9153: reg__31
case__1006: case__8
xbip_pipe_v3_0_6_viv__parameterized29__103: xbip_pipe_v3_0_6_viv__parameterized29
reg__8538: reg__22
reg__1834: reg__1834
reg__3910: reg__3910
logic__2869: logic__193
keep__916: keep__1
reg__8964: reg__6
reg__6921: reg__6921
reg__4571: reg__4571
logic__1733: logic__264
xbip_pipe_v3_0_6_viv__parameterized7__90: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized15__140: xbip_pipe_v3_0_6_viv__parameterized15
keep__316: keep__5
reg__3013: reg__3013
datapath__354: datapath__6
logic__3841: logic__163
logic__3526: logic__251
logic__803: logic__803
logic__1195: logic__1195
reg__4858: reg__4858
case__607: case__6
reg__2053: reg__2053
reg__7974: reg__7974
delay__parameterized18__78: delay__parameterized18
delay__parameterized33__68: delay__parameterized33
delay__parameterized51__5: delay__parameterized51
reg__5278: reg__5278
reg__122: reg__122
datapath__333: datapath__10
reg__3592: reg__3592
reg__4694: reg__4694
reg__4788: reg__4788
datapath__397: datapath__14
logic__1933: logic__203
delay__parameterized15__126: delay__parameterized15
delay__parameterized0__67: delay__parameterized0
floating_point_v7_1_8_viv__26: floating_point_v7_1_8_viv
reg__9729: reg__4
delay__parameterized7__130: delay__parameterized7
reg__2862: reg__2862
logic__359: logic__359
logic__3917: logic__404
reg__8611: reg__4
xbip_pipe_v3_0_6_viv__parameterized9__145: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized35__27: xbip_pipe_v3_0_6_viv__parameterized35
delay__parameterized36__81: delay__parameterized36
reg__7304: reg__7304
reg__7905: reg__7905
delay__parameterized0__489: delay__parameterized0
reg__1468: reg__1468
extrom__70: extrom__70
reg__6797: reg__6797
reg__7107: reg__7107
muxpart__130: muxpart__130
reg__9338: reg__15
reg__8643: reg__20
logic__3114: logic__230
xbip_pipe_v3_0_6_viv__parameterized66__17: xbip_pipe_v3_0_6_viv__parameterized66
logic__1330: logic__1330
L2_up_L1_WEIGHTS_94: L2_up_L1_WEIGHTS_94
carry_chain__parameterized4__3: carry_chain__parameterized4
xbip_pipe_v3_0_6_viv__parameterized31__192: xbip_pipe_v3_0_6_viv__parameterized31
reg__5019: reg__5019
reg__594: reg__594
xbip_pipe_v3_0_6_viv__parameterized7__156: xbip_pipe_v3_0_6_viv__parameterized7
reg__9441: reg__7
delay__parameterized9__127: delay__parameterized9
datapath__352: datapath__8
logic__804: logic__804
delay__parameterized4__132: delay__parameterized4
delay__parameterized0__497: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized21__38: xbip_pipe_v3_0_6_viv__parameterized21
delay__parameterized15__14: delay__parameterized15
logic__5105: logic__220
special_detect__5: special_detect
xbip_pipe_v3_0_6_viv__parameterized37__50: xbip_pipe_v3_0_6_viv__parameterized37
special_detect__parameterized0__41: special_detect__parameterized0
logic__3745: logic__204
xbip_pipe_v3_0_6_viv__parameterized17__68: xbip_pipe_v3_0_6_viv__parameterized17
case__430: case__14
case__27: case__27
keep__697: keep__12
reg__9900: reg__7755
reg__4929: reg__4929
xbip_pipe_v3_0_6_viv__parameterized3__527: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized31__49: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized22__17: delay__parameterized22
delay__parameterized6__104: delay__parameterized6
reg__5627: reg__5627
xbip_pipe_v3_0_6_viv__parameterized3__1123: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized18__127: delay__parameterized18
logic__2929: logic__209
logic__5212: logic__163
logic__700: logic__700
logic__1875: logic__359
reg__1044: reg__1044
delay__parameterized0__617: delay__parameterized0
flt_add_dsp__4: flt_add_dsp
DNN_up_ap_fadd_3_full_dsp_32__26: DNN_up_ap_fadd_3_full_dsp_32
xbip_pipe_v3_0_6_viv__parameterized3__926: xbip_pipe_v3_0_6_viv__parameterized3
reg__2279: reg__2279
reg__1529: reg__1529
logic__2999: logic__339
logic__5242: logic__399
case__921: case__25
reg__396: reg__396
xbip_pipe_v3_0_6_viv__parameterized29__117: xbip_pipe_v3_0_6_viv__parameterized29
reg__1799: reg__1799
xbip_pipe_v3_0_6_viv__parameterized3__370: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized7__203: xbip_pipe_v3_0_6_viv__parameterized7
logic__1483: logic__1483
delay__parameterized17__134: delay__parameterized17
reg__2192: reg__2192
xbip_pipe_v3_0_6_viv__parameterized68__18: xbip_pipe_v3_0_6_viv__parameterized68
reg__3168: reg__3168
reg__319: reg__319
reg__1959: reg__1959
delay__parameterized7__120: delay__parameterized7
delay__parameterized33__62: delay__parameterized33
delay__parameterized0__587: delay__parameterized0
reg__121: reg__121
case__1027: case__17
logic__4187: logic__196
reg__2260: reg__2260
xbip_pipe_v3_0_6_viv__parameterized37__39: xbip_pipe_v3_0_6_viv__parameterized37
special_detect__43: special_detect
muxpart__49: muxpart__49
case__269: case__6
reg__8675: reg__8
counter__3: counter__3
delay__parameterized8__25: delay__parameterized8
datapath__28: datapath__28
reg__3635: reg__3635
xbip_pipe_v3_0_6_viv__parameterized13__127: xbip_pipe_v3_0_6_viv__parameterized13
logic__2758: logic__245
logic__5217: logic__138
L2_up_L1_BIAS_rom: L2_up_L1_BIAS_rom
flt_div_mant_addsub__6: flt_div_mant_addsub
reg__751: reg__751
reg__5991: reg__5991
logic__5320: logic__199
delay__parameterized29__85: delay__parameterized29
logic__4601: logic__198
reg__3580: reg__3580
case__471: case__22
delay__parameterized30__71: delay__parameterized30
logic__2133: logic__262
compare_eq_im__parameterized0__48: compare_eq_im__parameterized0
delay__parameterized0__86: delay__parameterized0
case__1094: case__21
reg__735: reg__735
reg__2332: reg__2332
reg__8140: reg__8140
carry_chain__parameterized1__46: carry_chain__parameterized1
compare_eq_im__9: compare_eq_im
logic__3477: logic__200
reg__3389: reg__3389
delay__parameterized18__12: delay__parameterized18
delay__parameterized4__65: delay__parameterized4
reg__5846: reg__5846
logic__1673: logic__301
logic__5346: logic__91
logic__903: logic__903
reg__5194: reg__5194
datapath__602: datapath__13
reg__5370: reg__5370
datapath__446: datapath__16
reg__2276: reg__2276
reg__4127: reg__4127
xbip_pipe_v3_0_6_viv__parameterized49__60: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized41__31: delay__parameterized41
xbip_pipe_v3_0_6_viv__parameterized3__84: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__509: muxpart__9
delay__parameterized33__126: delay__parameterized33
delay__parameterized15__66: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized3__927: xbip_pipe_v3_0_6_viv__parameterized3
reg__5129: reg__5129
datapath__357: datapath__3
carry_chain__parameterized10__7: carry_chain__parameterized10
xbip_pipe_v3_0_6_viv: xbip_pipe_v3_0_6_viv
reg__1719: reg__1719
case__1095: case__20
xbip_pipe_v3_0_6_viv__parameterized3__310: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized15__22: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized72__28: xbip_pipe_v3_0_6_viv__parameterized72
reg__2882: reg__2882
delay__parameterized33__37: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized55__35: xbip_pipe_v3_0_6_viv__parameterized55
delay__parameterized34__9: delay__parameterized34
xbip_pipe_v3_0_6_viv__parameterized60__7: xbip_pipe_v3_0_6_viv__parameterized60
delay__parameterized18__111: delay__parameterized18
reg__9899: reg__7756
reg__3509: reg__3509
xbip_pipe_v3_0_6_viv__parameterized49__43: xbip_pipe_v3_0_6_viv__parameterized49
logic__88: logic__88
reg__1890: reg__1890
xbip_pipe_v3_0_6_viv__parameterized3__1226: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__713: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized7__54: delay__parameterized7
reg__259: reg__259
delay__parameterized10__18: delay__parameterized10
compare_eq_im__parameterized0__57: compare_eq_im__parameterized0
reg__8712: reg__6
reg__8424: reg__12
logic__5139: logic__148
reg__1176: reg__1176
align_add_dsp48e1_sgl__5: align_add_dsp48e1_sgl
keep__801: keep__2
keep__467: keep__2
delay__parameterized30__145: delay__parameterized30
floating_point_v7_1_8_viv__parameterized1__31: floating_point_v7_1_8_viv__parameterized1
logic__1267: logic__1267
xbip_pipe_v3_0_6_viv__parameterized11__218: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized66__14: xbip_pipe_v3_0_6_viv__parameterized66
logic__2222: logic__223
keep__616: keep__3
reg__2595: reg__2595
reg__1957: reg__1957
reg__6458: reg__6458
delay__parameterized0__737: delay__parameterized0
delay__parameterized23__51: delay__parameterized23
logic__3748: logic__201
xbip_pipe_v3_0_6_viv__parameterized43__66: xbip_pipe_v3_0_6_viv__parameterized43
delay__parameterized27__59: delay__parameterized27
reg__6346: reg__6346
extrom__28: extrom__28
xbip_pipe_v3_0_6_viv__parameterized3__528: xbip_pipe_v3_0_6_viv__parameterized3
reg__3297: reg__3297
reg__8818: reg__7
reg__9364: reg__2
xbip_pipe_v3_0_6_viv__parameterized3__1128: xbip_pipe_v3_0_6_viv__parameterized3
reg__2868: reg__2868
logic__2933: logic__205
xbip_pipe_v3_0_6_viv__parameterized49__235: xbip_pipe_v3_0_6_viv__parameterized49
logic__1886: logic__321
delay__parameterized16__108: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized31__231: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized0__516: delay__parameterized0
reg__7333: reg__7333
reg__2286: reg__2286
xbip_pipe_v3_0_6_viv__parameterized31__48: xbip_pipe_v3_0_6_viv__parameterized31
case__1070: case__15
xbip_pipe_v3_0_6_viv__parameterized3__929: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__433: muxpart__8
delay__parameterized0__498: delay__parameterized0
logic__4858: logic__355
keep__670: keep__3
logic__1652: logic__373
reg__152: reg__152
xbip_pipe_v3_0_6_viv__parameterized3__153: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized28__33: delay__parameterized28
delay__parameterized17__92: delay__parameterized17
delay__parameterized5__78: delay__parameterized5
reg__653: reg__653
reg__8613: reg__18
logic__1964: logic__79
reg__4835: reg__4835
reg__9267: reg__6
delay__parameterized7__86: delay__parameterized7
logic__4185: logic__198
logic__2858: logic__201
logic__335: logic__335
xbip_pipe_v3_0_6_viv__parameterized31__195: xbip_pipe_v3_0_6_viv__parameterized31
logic__2847: logic__212
L2_up_L1_WEIGHTS_81_rom: L2_up_L1_WEIGHTS_81_rom
delay__parameterized5__30: delay__parameterized5
muxpart__278: muxpart__6
delay__parameterized7__23: delay__parameterized7
delay__parameterized0__391: delay__parameterized0
logic__2935: logic__203
xbip_pipe_v3_0_6_viv__parameterized3__745: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized34__7: delay__parameterized34
case__326: case__28
delay__parameterized0__301: delay__parameterized0
reg__5652: reg__5652
reg__6484: reg__6484
reg__5690: reg__5690
reg__7066: reg__7066
logic__3383: logic__291
delay__parameterized17__29: delay__parameterized17
reg__104: reg__104
datapath__356: datapath__4
case__673: case__8
logic__5391: logic__326
reg__3877: reg__3877
logic__5569: logic__290
delay__parameterized6__105: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized3__664: xbip_pipe_v3_0_6_viv__parameterized3
case__251: case__5
xbip_pipe_v3_0_6_viv__parameterized7__23: xbip_pipe_v3_0_6_viv__parameterized7
logic__1963: logic__82
xbip_pipe_v3_0_6_viv__parameterized11__160: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized11__259: xbip_pipe_v3_0_6_viv__parameterized11
reg__6195: reg__6195
logic__2245: logic__195
reg__2630: reg__2630
reg__5948: reg__5948
logic__712: logic__712
reg__7205: reg__7205
reg__9411: reg__20
muxpart__45: muxpart__45
reg__6124: reg__6124
reg__44: reg__44
reg__3963: reg__3963
reg__1601: reg__1601
reg__5444: reg__5444
reg__9120: reg__11
reg__7992: reg__7992
reg__8953: reg__22
reg__5215: reg__5215
xbip_pipe_v3_0_6_viv__parameterized43__20: xbip_pipe_v3_0_6_viv__parameterized43
delay__73: delay
case__775: case__21
reg__7924: reg__7924
logic__5248: logic__384
reg__1694: reg__1694
reg__9125: reg__5
logic__3305: logic__397
reg__6818: reg__6818
compare_eq_im__parameterized0__20: compare_eq_im__parameterized0
xbip_pipe_v3_0_6_viv__parameterized39__29: xbip_pipe_v3_0_6_viv__parameterized39
delay__parameterized15__91: delay__parameterized15
delay__parameterized29__49: delay__parameterized29
keep__31: keep__2
reg__4952: reg__4952
extrom__110: extrom__110
reg__278: reg__278
logic__5578: logic__285
xbip_pipe_v3_0_6_viv__parameterized23__8: xbip_pipe_v3_0_6_viv__parameterized23
logic__1069: logic__1069
delay__parameterized20__27: delay__parameterized20
reg__246: reg__246
reg__7872: reg__7872
logic__2450: logic__290
logic__561: logic__561
reg__5596: reg__5596
keep__700: keep__11
reg__9160: reg__24
delay__parameterized8__6: delay__parameterized8
reg__7305: reg__7305
muxpart__437: muxpart__6
reg__5462: reg__5462
delay__parameterized14__1: delay__parameterized14
lead_zero_encode_shift__15: lead_zero_encode_shift
reg__5281: reg__5281
reg__6215: reg__6215
logic__256: logic__256
delay__parameterized33__119: delay__parameterized33
logic__2070: logic__223
delay__parameterized0__59: delay__parameterized0
logic__4302: logic__308
L2_up_L1_WEIGHTS_69_rom: L2_up_L1_WEIGHTS_69_rom
logic__1868: logic__384
delay__parameterized20__6: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized11__135: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized31__44: xbip_pipe_v3_0_6_viv__parameterized31
reg__6509: reg__6509
xbip_pipe_v3_0_6_viv__parameterized3__92: xbip_pipe_v3_0_6_viv__parameterized3
logic__4605: logic__194
delay__parameterized0__402: delay__parameterized0
reg__3161: reg__3161
logic__2902: logic
logic__2612: logic__88
reg__9683: reg__22
case__674: case__7
reg__5921: reg__5921
delay__parameterized0__768: delay__parameterized0
reg__8032: reg__8032
logic__5127: logic__193
carry_chain__parameterized11__3: carry_chain__parameterized11
delay__parameterized6__160: delay__parameterized6
reg__7492: reg__7492
reg__9379: reg__9
logic__3057: logic__201
reg__5887: reg__5887
flt_add_exp_sp__10: flt_add_exp_sp
xbip_pipe_v3_0_6_viv__parameterized47__101: xbip_pipe_v3_0_6_viv__parameterized47
xbip_pipe_v3_0_6_viv__parameterized29__24: xbip_pipe_v3_0_6_viv__parameterized29
keep__242: keep__3
reg__2296: reg__2296
reg__796: reg__796
logic__2125: logic__56
xbip_pipe_v3_0_6_viv__parameterized33__65: xbip_pipe_v3_0_6_viv__parameterized33
reg__2597: reg__2597
logic__4771: logic__143
reg__4293: reg__4293
flt_div_mant_addsub__parameterized0__7: flt_div_mant_addsub__parameterized0
logic__5215: logic__148
xbip_pipe_v3_0_6_viv__parameterized3__820: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__585: muxpart__3
delay__parameterized0__738: delay__parameterized0
reg__5232: reg__5232
keep__193: keep__6
flt_add_dsp__10: flt_add_dsp
reg__4949: reg__4949
xbip_pipe_v3_0_6_viv__parameterized3__99: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized15__82: delay__parameterized15
reg__43: reg__43
delay__parameterized0__33: delay__parameterized0
keep__575: keep__2
reg__3702: reg__3702
reg__6541: reg__6541
delay__parameterized0__29: delay__parameterized0
logic__1959: logic__94
reg__3969: reg__3969
reg__1397: reg__1397
datapath__142: datapath__14
logic__1615: logic__1615
muxpart__188: muxpart__3
reg__9598: reg__8
xbip_pipe_v3_0_6_viv__parameterized3__903: xbip_pipe_v3_0_6_viv__parameterized3
reg__3088: reg__3088
xbip_pipe_v3_0_6_viv__parameterized3__955: xbip_pipe_v3_0_6_viv__parameterized3
case__318: case__25
reg__317: reg__317
logic__4427: logic__100
logic__873: logic__873
reg__8347: reg__22
reg__5491: reg__5491
flt_add__4: flt_add
xbip_pipe_v3_0_6_viv__parameterized11__222: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized11__99: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized9__204: delay__parameterized9
datapath__599: datapath__16
delay__parameterized33__25: delay__parameterized33
reg__8954: reg__7
logic__1795: logic__231
delay__parameterized20__24: delay__parameterized20
delay__parameterized30__138: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized3__146: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized4__116: delay__parameterized4
reg__3027: reg__3027
reg__5309: reg__5309
flt_div_mant_addsub__9: flt_div_mant_addsub
logic__3746: logic__203
reg__7619: reg__7619
reg__5077: reg__5077
reg__5863: reg__5863
xbip_pipe_v3_0_6_viv__parameterized37__13: xbip_pipe_v3_0_6_viv__parameterized37
lead_zero_encode_shift__1: lead_zero_encode_shift
xbip_pipe_v3_0_6_viv__parameterized66__2: xbip_pipe_v3_0_6_viv__parameterized66
delay__parameterized0__781: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized29__59: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized7__78: delay__parameterized7
reg__2771: reg__2771
reg__4550: reg__4550
reg__1755: reg__1755
L3_up_L2_WEIGHTS_12_rom: L3_up_L2_WEIGHTS_12_rom
reg__3620: reg__3620
keep__567: keep__2
muxpart__574: muxpart__4
reg__4805: reg__4805
delay__parameterized0__125: delay__parameterized0
logic__2608: logic__100
logic__5249: logic__378
delay__parameterized4__49: delay__parameterized4
reg__8666: reg__13
logic__5570: logic__289
logic__5155: logic__60
logic__4500: logic__138
delay__parameterized12__18: delay__parameterized12
xbip_pipe_v3_0_6_viv__parameterized7__46: xbip_pipe_v3_0_6_viv__parameterized7
flt_dec_op__5: flt_dec_op
delay__parameterized0__171: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized72__9: xbip_pipe_v3_0_6_viv__parameterized72
reg__8654: reg__4
reg__6056: reg__6056
reg__8025: reg__8025
delay__parameterized36__80: delay__parameterized36
reg__4001: reg__4001
datapath__601: datapath__14
case__897: case__8
reg__6870: reg__6870
reg__3555: reg__3555
carry_chain__28: carry_chain
logic__1874: logic__364
reg__7146: reg__7146
delay__parameterized23__14: delay__parameterized23
case__472: case__21
reg__983: reg__983
xbip_pipe_v3_0_6_viv__parameterized33__49: xbip_pipe_v3_0_6_viv__parameterized33
delay__parameterized3__15: delay__parameterized3
reg__8120: reg__8120
flt_add__29: flt_add
reg__5259: reg__5259
reg__4513: reg__4513
reg__4376: reg__4376
keep__41: keep__8
logic__4290: logic__355
reg__6349: reg__6349
flt_mult__4: flt_mult
reg__3806: reg__3806
reg__6935: reg__6935
logic__4643: logic__263
delay__parameterized26__23: delay__parameterized26
reg__1041: reg__1041
reg__2914: reg__2914
carry_chain__parameterized5__25: carry_chain__parameterized5
reg__9578: reg__4
logic__1240: logic__1240
reg__331: reg__331
logic__2759: logic__244
reg__456: reg__456
reg__1105: reg__1105
reg__8621: reg__12
reg__9021: reg__6
reg__3885: reg__3885
reg__1730: reg__1730
logic__3403: logic__384
reg__8061: reg__8061
reg__402: reg__402
keep__258: keep__11
delay__parameterized29__2: delay__parameterized29
reg__6548: reg__6548
flt_add_dsp__25: flt_add_dsp
delay__parameterized30__64: delay__parameterized30
reg__4739: reg__4739
reg__7597: reg__7597
logic__4602: logic__197
xbip_pipe_v3_0_6_viv__parameterized33__12: xbip_pipe_v3_0_6_viv__parameterized33
reg__6276: reg__6276
reg__6785: reg__6785
logic__5039: logic__205
reg__4334: reg__4334
delay__parameterized0__445: delay__parameterized0
reg__7133: reg__7133
signinv__23: signinv
xbip_pipe_v3_0_6_viv__parameterized31__37: xbip_pipe_v3_0_6_viv__parameterized31
logic__1682: logic__287
reg__7326: reg__7326
reg__4020: reg__4020
muxpart__224: muxpart__9
reg__1897: reg__1897
reg__1844: reg__1844
reg__1505: reg__1505
reg__9707: reg__14
delay__parameterized0__538: delay__parameterized0
logic__1927: logic__209
xbip_pipe_v3_0_6_viv__parameterized58__9: xbip_pipe_v3_0_6_viv__parameterized58
xbip_pipe_v3_0_6_viv__parameterized3__899: xbip_pipe_v3_0_6_viv__parameterized3
logic__3781: logic__78
delay__parameterized24__7: delay__parameterized24
delay__parameterized0__699: delay__parameterized0
reg__3706: reg__3706
xbip_pipe_v3_0_6_viv__parameterized47__97: xbip_pipe_v3_0_6_viv__parameterized47
extrom__148: extrom__148
xbip_pipe_v3_0_6_viv__parameterized9__6: xbip_pipe_v3_0_6_viv__parameterized9
compare_eq_im__parameterized1__59: compare_eq_im__parameterized1
case__856: case__11
xbip_pipe_v3_0_6_viv__parameterized9__120: xbip_pipe_v3_0_6_viv__parameterized9
reg__9365: reg__1
delay__parameterized4__114: delay__parameterized4
L3_up_L2_WEIGHTS_18_rom: L3_up_L2_WEIGHTS_18_rom
reg__7728: reg__7728
reg__6283: reg__6283
logic__2069: logic__224
reg__1440: reg__1440
logic__4912: logic__335
logic__1869: logic__378
case__418: case__7
logic__449: logic__449
reg__1878: reg__1878
xbip_pipe_v3_0_6_viv__parameterized35__72: xbip_pipe_v3_0_6_viv__parameterized35
xbip_pipe_v3_0_6_viv__parameterized11__161: xbip_pipe_v3_0_6_viv__parameterized11
floating_point_v7_1_8_viv__parameterized1__30: floating_point_v7_1_8_viv__parameterized1
reg__8979: reg__12
keep__566: keep__3
reg__4004: reg__4004
case__1071: case__14
keep__748: keep__1
reg__2078: reg__2078
logic__2818: logic__60
delay__parameterized5__152: delay__parameterized5
carry_chain__parameterized10__2: carry_chain__parameterized10
xbip_pipe_v3_0_6_viv__parameterized3__1265: xbip_pipe_v3_0_6_viv__parameterized3
logic__5132: logic__176
reg__2312: reg__2312
reg__963: reg__963
reg__2141: reg__2141
logic__3362: logic__364
reg__9870: reg__5
xbip_pipe_v3_0_6_viv__parameterized35__75: xbip_pipe_v3_0_6_viv__parameterized35
reg__6146: reg__6146
reg__5942: reg__5942
datapath__335: datapath__8
datapath__405: datapath__6
logic__1928: logic__208
xbip_pipe_v3_0_6_viv__parameterized17__140: xbip_pipe_v3_0_6_viv__parameterized17
reg__4096: reg__4096
logic__867: logic__867
reg__8308: reg__16
L3_up_L2_BIAS: L3_up_L2_BIAS
delay__parameterized24__29: delay__parameterized24
delay__parameterized31__10: delay__parameterized31
logic__5216: logic__143
reg__3663: reg__3663
reg__369: reg__369
keep__259: keep__10
reg__2445: reg__2445
delay__parameterized23__1: delay__parameterized23
xbip_pipe_v3_0_6_viv__parameterized15__85: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized17__49: delay__parameterized17
reg__8992: reg__6
logic__2610: logic__94
logic__3000: logic__337
reg__1437: reg__1437
delay__parameterized11__25: delay__parameterized11
xbip_pipe_v3_0_6_viv__parameterized49__130: xbip_pipe_v3_0_6_viv__parameterized49
reg__6487: reg__6487
reg__8400: reg__4
delay__parameterized0__74: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized21__16: xbip_pipe_v3_0_6_viv__parameterized21
muxpart__116: muxpart__116
reg__2342: reg__2342
delay__parameterized7__22: delay__parameterized7
keep__696: keep__13
logic__3584: logic__79
delay__parameterized29__48: delay__parameterized29
logic__4768: logic__158
reg__3563: reg__3563
keep__250: keep__7
logic__2936: logic__202
delay__parameterized11__15: delay__parameterized11
reg__6254: reg__6254
delay__parameterized36__139: delay__parameterized36
delay__parameterized11__63: delay__parameterized11
logic__5088: logic__263
xbip_pipe_v3_0_6_viv__parameterized1__48: xbip_pipe_v3_0_6_viv__parameterized1
reg__3919: reg__3919
reg__2093: reg__2093
reg__5904: reg__5904
xbip_pipe_v3_0_6_viv__parameterized15__23: xbip_pipe_v3_0_6_viv__parameterized15
reg__4112: reg__4112
reg__6946: reg__6946
xbip_pipe_v3_0_6_viv__parameterized29__38: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized5__193: delay__parameterized5
logic__1621: logic__1621
delay__parameterized36__155: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized53__6: xbip_pipe_v3_0_6_viv__parameterized53
reg__3221: reg__3221
reg__8850: reg__7
logic__4948: logic__230
reg__9875: reg__2
delay__parameterized0__500: delay__parameterized0
datapath__407: datapath__4
datapath__485: datapath__11
reg__6151: reg__6151
reg__1333: reg__1333
reg__1067: reg__1067
logic__2452: logic__288
dsp48e1_wrapper__parameterized3__32: dsp48e1_wrapper__parameterized3
datapath__14: datapath__14
reg__7070: reg__7070
delay__parameterized0__756: delay__parameterized0
delay__parameterized10__15: delay__parameterized10
reg__6805: reg__6805
xbip_pipe_v3_0_6_viv__parameterized3__521: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized11__301: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized3__344: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized4__42: delay__parameterized4
delay__parameterized8__120: delay__parameterized8
logic__3115: logic__224
delay__parameterized39__11: delay__parameterized39
reg__360: reg__360
logic__2617: logic__77
extrom__77: extrom__77
reg__6465: reg__6465
delay__parameterized0__630: delay__parameterized0
dsp48e1_wrapper__parameterized0__24: dsp48e1_wrapper__parameterized0
reg__960: reg__960
logic__5566: logic__301
xbip_pipe_v3_0_6_viv__parameterized17__162: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized38__15: delay__parameterized38
xbip_pipe_v3_0_6_viv__parameterized35__86: xbip_pipe_v3_0_6_viv__parameterized35
reg__415: reg__415
logic__1929: logic__207
reg__8946: reg__29
xbip_pipe_v3_0_6_viv__parameterized70__9: xbip_pipe_v3_0_6_viv__parameterized70
reg__1802: reg__1802
reg__1292: reg__1292
logic__2846: logic__213
delay__parameterized38__35: delay__parameterized38
xbip_pipe_v3_0_6_viv__parameterized3__1183: xbip_pipe_v3_0_6_viv__parameterized3
logic__901: logic__901
reg__3994: reg__3994
delay__parameterized5__68: delay__parameterized5
delay__parameterized38__22: delay__parameterized38
datapath__99: datapath__6
case__1007: case__7
reg__6258: reg__6258
keep__537: keep__6
DNN_up_ap_fadd_3_full_dsp_32__14: DNN_up_ap_fadd_3_full_dsp_32
delay__parameterized20__100: delay__parameterized20
reg__5453: reg__5453
case__191: case__27
delay__parameterized0__237: delay__parameterized0
reg__2337: reg__2337
xbip_pipe_v3_0_6_viv__parameterized15__68: xbip_pipe_v3_0_6_viv__parameterized15
reg__1188: reg__1188
delay__parameterized0__730: delay__parameterized0
muxpart__284: muxpart__10
reg__4478: reg__4478
xbip_pipe_v3_0_6_viv__parameterized11__238: xbip_pipe_v3_0_6_viv__parameterized11
reg__222: reg__222
xbip_pipe_v3_0_6_viv__parameterized3__191: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized49__34: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized31__174: xbip_pipe_v3_0_6_viv__parameterized31
reg__4574: reg__4574
reg__2082: reg__2082
delay__parameterized34__22: delay__parameterized34
reg__4885: reg__4885
reg__5506: reg__5506
delay__parameterized0__878: delay__parameterized0
reg__7418: reg__7418
align_add_dsp48e1_sgl__29: align_add_dsp48e1_sgl
keep__701: keep__10
delay__parameterized0__153: delay__parameterized0
reg__6986: reg__6986
special_detect__parameterized0__9: special_detect__parameterized0
logic__5300: logic__224
case__197: case__21
logic__3517: logic__22
delay__parameterized36__75: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized58__3: xbip_pipe_v3_0_6_viv__parameterized58
xbip_pipe_v3_0_6_viv__parameterized3__819: xbip_pipe_v3_0_6_viv__parameterized3
logic__450: logic__450
reg__4139: reg__4139
keep__39: keep__10
xbip_pipe_v3_0_6_viv__parameterized84__11: xbip_pipe_v3_0_6_viv__parameterized84
reg__3116: reg__3116
xbip_pipe_v3_0_6_viv__parameterized3__61: xbip_pipe_v3_0_6_viv__parameterized3
reg__3472: reg__3472
delay__parameterized10__26: delay__parameterized10
xbip_pipe_v3_0_6_viv__parameterized13__113: xbip_pipe_v3_0_6_viv__parameterized13
logic__844: logic__844
datapath__460: datapath__2
reg__3888: reg__3888
logic__3003: logic__327
logic__3853: logic__88
reg__6520: reg__6520
reg__154: reg__154
reg__3102: reg__3102
delay__parameterized0__574: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized35__84: xbip_pipe_v3_0_6_viv__parameterized35
delay__parameterized39__12: delay__parameterized39
reg__2198: reg__2198
xbip_pipe_v3_0_6_viv__parameterized31__61: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized17__72: xbip_pipe_v3_0_6_viv__parameterized17
reg__7114: reg__7114
case__44: case__44
delay__parameterized32__7: delay__parameterized32
reg__4624: reg__4624
flt_round_dsp_opt_full__32: flt_round_dsp_opt_full
reg__5195: reg__5195
xbip_pipe_v3_0_6_viv__parameterized11__265: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized18__117: delay__parameterized18
case__535: case__26
reg__3650: reg__3650
reg__9599: reg__6
case__319: case__24
keep__138: keep__7
reg__3751: reg__3751
keep__517: keep__6
reg__2464: reg__2464
logic__5560: logic__312
xbip_pipe_v3_0_6_viv__parameterized11__103: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized1__10: delay__parameterized1
reg__3184: reg__3184
norm_and_round_dsp48e1_sgl__18: norm_and_round_dsp48e1_sgl
reg__8203: reg__8203
delay__parameterized5__162: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized33__62: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized17__133: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized37__47: xbip_pipe_v3_0_6_viv__parameterized37
delay__parameterized38__63: delay__parameterized38
reg__904: reg__904
reg__5156: reg__5156
reg__2787: reg__2787
reg__3719: reg__3719
reg__5175: reg__5175
xbip_pipe_v3_0_6_viv__parameterized3__626: xbip_pipe_v3_0_6_viv__parameterized3
logic__4933: logic__193
extrom__113: extrom__113
xbip_pipe_v3_0_6_viv__27: xbip_pipe_v3_0_6_viv
delay__parameterized15__73: delay__parameterized15
reg__2079: reg__2079
logic__684: logic__684
delay__parameterized0__369: delay__parameterized0
delay__parameterized16__64: delay__parameterized16
carry_chain__parameterized0__15: carry_chain__parameterized0
keep__165: keep__2
reg__9037: reg__26
reg__6914: reg__6914
datapath__473: datapath__6
DNN_up_ap_fadd_3_full_dsp_32__29: DNN_up_ap_fadd_3_full_dsp_32
delay__parameterized18__41: delay__parameterized18
delay__parameterized15__21: delay__parameterized15
logic__3476: logic__201
delay__parameterized6__32: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized3__1057: xbip_pipe_v3_0_6_viv__parameterized3
datapath__403: datapath__8
reg__8353: reg__19
delay__35: delay
reg__9392: reg__4
logic__3413: logic__349
special_detect__7: special_detect
reg__9449: reg__14
xbip_pipe_v3_0_6_viv__parameterized27__5: xbip_pipe_v3_0_6_viv__parameterized27
logic__902: logic__902
reg__965: reg__965
xbip_pipe_v3_0_6_viv__parameterized51__11: xbip_pipe_v3_0_6_viv__parameterized51
reg__4290: reg__4290
reg__2598: reg__2598
logic__4772: logic__138
case__554: case__29
keep__462: keep__3
reg__7401: reg__7401
reg__6461: reg__6461
logic__5219: logic__128
xbip_pipe_v3_0_6_viv__parameterized7__181: xbip_pipe_v3_0_6_viv__parameterized7
reg__3859: reg__3859
delay__47: delay
reg__3730: reg__3730
delay__parameterized0__98: delay__parameterized0
case__941: case__16
reg__198: reg__198
logic__1873: logic__367
xbip_pipe_v3_0_6_viv__parameterized15__69: xbip_pipe_v3_0_6_viv__parameterized15
reg__2147: reg__2147
logic__2552: logic__270
reg__6617: reg__6617
keep__592: keep__3
delay__parameterized7__113: delay__parameterized7
datapath__462: datapath
xbip_pipe_v3_0_6_viv__parameterized3__321: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__442: xbip_pipe_v3_0_6_viv__parameterized3
logic__3848: logic__128
delay__parameterized6__142: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized3__428: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized11__34: xbip_pipe_v3_0_6_viv__parameterized11
muxpart__567: muxpart__9
keep__617: keep__2
xbip_pipe_v3_0_6_viv__parameterized49__31: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized25__27: xbip_pipe_v3_0_6_viv__parameterized25
xbip_pipe_v3_0_6_viv__parameterized39__23: xbip_pipe_v3_0_6_viv__parameterized39
reg__8760: reg__13
reg__2327: reg__2327
xbip_pipe_v3_0_6_viv__parameterized3__195: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized28__7: delay__parameterized28
reg__1826: reg__1826
xbip_pipe_v3_0_6_viv__parameterized13__52: xbip_pipe_v3_0_6_viv__parameterized13
logic__1239: logic__1239
delay__parameterized36__97: delay__parameterized36
logic__4769: logic__153
reg__7230: reg__7230
keep__251: keep__6
reg__1951: reg__1951
reg__8768: reg__7
reg__2220: reg__2220
reg__5908: reg__5908
logic__4938: logic__256
delay__parameterized0__496: delay__parameterized0
case__222: case__15
delay__parameterized39__19: delay__parameterized39
reg__3175: reg__3175
delay__parameterized5__69: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized3__628: xbip_pipe_v3_0_6_viv__parameterized3
case__393: case__13
reg__3136: reg__3136
xbip_pipe_v3_0_6_viv__parameterized45__28: xbip_pipe_v3_0_6_viv__parameterized45
datapath__461: datapath__1
reg__499: reg__499
reg__1969: reg__1969
logic__5259: logic__340
case__421: case__4
logic__1622: logic__1622
delay__parameterized0__631: delay__parameterized0
reg__4055: reg__4055
reg__5708: reg__5708
delay__parameterized5__26: delay__parameterized5
delay__parameterized1__31: delay__parameterized1
xbip_pipe_v3_0_6_viv__parameterized60__28: xbip_pipe_v3_0_6_viv__parameterized60
reg__2722: reg__2722
logic__734: logic__734
logic__1930: logic__206
logic__2861: logic__198
delay__parameterized0__279: delay__parameterized0
reg__3773: reg__3773
xbip_pipe_v3_0_6_viv__parameterized13__34: xbip_pipe_v3_0_6_viv__parameterized13
logic__2731: logic__100
delay__parameterized6__120: delay__parameterized6
reg__1142: reg__1142
extrom__55: extrom__55
xbip_pipe_v3_0_6_viv__parameterized3__906: xbip_pipe_v3_0_6_viv__parameterized3
reg__3390: reg__3390
xbip_pipe_v3_0_6_viv__parameterized9__121: xbip_pipe_v3_0_6_viv__parameterized9
reg__1252: reg__1252
reg__8622: reg__11
logic__2930: logic__208
extrom__143: extrom__143
logic__1877: logic__352
reg__972: reg__972
reg__1295: reg__1295
delay__parameterized18__69: delay__parameterized18
xbip_pipe_v3_0_6_viv__parameterized29__144: xbip_pipe_v3_0_6_viv__parameterized29
align_add_dsp48e1_sgl__4: align_add_dsp48e1_sgl
delay__parameterized30__37: delay__parameterized30
delay__parameterized30__73: delay__parameterized30
reg__5744: reg__5744
reg__153: reg__153
xbip_pipe_v3_0_6_viv__parameterized3__579: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized4__37: delay__parameterized4
reg__2348: reg__2348
delay__parameterized16__87: delay__parameterized16
logic__5022: logic__236
reg__8261: reg__19
reg__6309: reg__6309
xbip_pipe_v3_0_6_viv__parameterized33__46: xbip_pipe_v3_0_6_viv__parameterized33
reg__7348: reg__7348
logic__5410: logic__270
reg__2282: reg__2282
reg__7238: reg__7238
fix_mult__16: fix_mult
reg__8026: reg__8026
reg__9409: reg__21
dsp48e1_wrapper__parameterized0__29: dsp48e1_wrapper__parameterized0
xbip_pipe_v3_0_6_viv__parameterized11__140: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized29__85: xbip_pipe_v3_0_6_viv__parameterized29
keep__249: keep__2
xbip_pipe_v3_0_6_viv__parameterized3__342: xbip_pipe_v3_0_6_viv__parameterized3
logic__2938: logic__200
reg__8132: reg__8132
xbip_pipe_v3_0_6_viv__parameterized3__821: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized21__8: delay__parameterized21
logic__2265: logic__97
xbip_pipe_v3_0_6_viv__parameterized3__624: xbip_pipe_v3_0_6_viv__parameterized3
reg__8066: reg__8066
logic__5324: logic__195
xbip_pipe_v3_0_6_viv__parameterized3__924: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized4__4: delay__parameterized4
delay__parameterized0__542: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized15__34: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized24__13: delay__parameterized24
case__72: case__72
reg__4724: reg__4724
logic__3006: logic__312
delay__parameterized0__309: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized11__86: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized3__369: xbip_pipe_v3_0_6_viv__parameterized3
reg__2476: reg__2476
reg__4462: reg__4462
logic__2435: logic__337
logic__4237: logic__377
reg__4080: reg__4080
reg__1942: reg__1942
delay__parameterized25__3: delay__parameterized25
datapath__406: datapath__5
delay__parameterized10__29: delay__parameterized10
reg__7352: reg__7352
reg__9612: reg__6
datapath__487: datapath__9
reg__3737: reg__3737
xbip_pipe_v3_0_6_viv__parameterized68__9: xbip_pipe_v3_0_6_viv__parameterized68
reg__6606: reg__6606
reg__5877: reg__5877
delay__parameterized36__61: delay__parameterized36
delay__parameterized0__722: delay__parameterized0
logic__4240: logic__367
reg__2187: reg__2187
reg__8503: reg__4
reg__6653: reg__6653
reg__3465: reg__3465
DNN_up_ap_fmul_2_max_dsp_32__28: DNN_up_ap_fmul_2_max_dsp_32
delay__parameterized6__90: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized3__1228: xbip_pipe_v3_0_6_viv__parameterized3
floating_point_v7_1_8_viv__parameterized5: floating_point_v7_1_8_viv__parameterized5
case__1009: case__5
logic__2380: logic__355
reg__9119: reg__12
case__257: case__18
reg__9469: reg__5
xbip_pipe_v3_0_6_viv__parameterized53__4: xbip_pipe_v3_0_6_viv__parameterized53
keep__256: keep__13
reg__2712: reg__2712
case__971: case__5
reg__9184: reg__6
muxpart__513: muxpart__3
flt_mult_exp__27: flt_mult_exp
reg__3597: reg__3597
case__718: case__26
logic__3004: logic__326
reg__8101: reg__8101
logic__5041: logic__203
case__1017: case__27
reg__2453: reg__2453
logic__5563: logic__306
xbip_pipe_v3_0_6_viv__parameterized13__81: xbip_pipe_v3_0_6_viv__parameterized13
reg__1769: reg__1769
reg__7104: reg__7104
reg__7311: reg__7311
reg__7442: reg__7442
xbip_pipe_v3_0_6_viv__parameterized3__165: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized3__26: delay__parameterized3
logic__680: logic__680
xbip_pipe_v3_0_6_viv__parameterized49__175: xbip_pipe_v3_0_6_viv__parameterized49
reg__604: reg__604
logic__4007: logic__270
logic__4774: logic__128
xbip_pipe_v3_0_6_viv__parameterized3__1129: xbip_pipe_v3_0_6_viv__parameterized3
carry_chain__parameterized3__41: carry_chain__parameterized3
carry_chain__parameterized1__65: carry_chain__parameterized1
reg__6569: reg__6569
logic__2705: logic__202
xbip_pipe_v3_0_6_viv__parameterized43__43: xbip_pipe_v3_0_6_viv__parameterized43
reg__3271: reg__3271
xbip_pipe_v3_0_6_viv__parameterized3__861: xbip_pipe_v3_0_6_viv__parameterized3
flt_add_dsp__11: flt_add_dsp
delay__parameterized6__39: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized15__88: xbip_pipe_v3_0_6_viv__parameterized15
reg__6306: reg__6306
reg__3450: reg__3450
reg__2072: reg__2072
logic__1759: logic__326
reg__1406: reg__1406
datapath__359: datapath__1
delay__parameterized6__189: delay__parameterized6
case__1019: case__25
carry_chain__5: carry_chain
reg__9811: reg__4
reg__8715: reg__6
xbip_pipe_v3_0_6_viv__parameterized15__145: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized35__68: xbip_pipe_v3_0_6_viv__parameterized35
case__511: case__1
reg__5051: reg__5051
reg__2633: reg__2633
case__965: case__11
reg__4062: reg__4062
datapath__481: datapath__15
logic__2355: logic__60
xbip_pipe_v3_0_6_viv__parameterized66__9: xbip_pipe_v3_0_6_viv__parameterized66
compare_eq_im__parameterized0__49: compare_eq_im__parameterized0
reg__716: reg__716
keep__43: keep__12
logic__1751: logic__352
delay__parameterized15__133: delay__parameterized15
logic__4767: logic__163
delay__parameterized0__813: delay__parameterized0
delay__parameterized4__53: delay__parameterized4
reg__7163: reg__7163
extrom__156: extrom__156
reg__389: reg__389
delay__parameterized0__485: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized9__192: xbip_pipe_v3_0_6_viv__parameterized9
special_detect__19: special_detect
keep__740: keep__3
reg__1686: reg__1686
reg__4425: reg__4425
reg__8484: reg__8
logic__5624: logic__193
reg__7427: reg__7427
logic__2611: logic__91
flt_dec_op_lat__29: flt_dec_op_lat
case__102: case__102
reg__5436: reg__5436
logic__1342: logic__1342
logic__3287: logic__301
delay__parameterized30__218: delay__parameterized30
logic__3386: logic__288
logic__1931: logic__205
delay__parameterized5__81: delay__parameterized5
reg__4825: reg__4825
delay__parameterized16__33: delay__parameterized16
reg__6607: reg__6607
reg__8835: reg__14
logic__3912: logic__264
logic__5349: logic__82
delay__parameterized48__8: delay__parameterized48
logic__48: logic__48
delay__parameterized0__596: delay__parameterized0
datapath__101: datapath__4
case__317: case__26
reg__5576: reg__5576
reg__3396: reg__3396
reg__5454: reg__5454
special_detect__parameterized0__10: special_detect__parameterized0
L2_up_L1_WEIGHTS_96: L2_up_L1_WEIGHTS_96
xbip_pipe_v3_0_6_viv__parameterized43__61: xbip_pipe_v3_0_6_viv__parameterized43
keep__230: keep__3
reg__8930: reg__27
delay__parameterized0__272: delay__parameterized0
align_add_dsp48e1_sgl__14: align_add_dsp48e1_sgl
muxpart__193: muxpart__5
delay__parameterized0__561: delay__parameterized0
carry_chain__parameterized5__31: carry_chain__parameterized5
reg__223: reg__223
logic__1852: logic__57
delay__parameterized12__4: delay__parameterized12
reg__8354: reg__18
delay__parameterized16__93: delay__parameterized16
datapath__486: datapath__10
reg__1446: reg__1446
reg__4533: reg__4533
xbip_pipe_v3_0_6_viv__parameterized64__9: xbip_pipe_v3_0_6_viv__parameterized64
keep__699: keep__2
keep__13: keep__13
case__198: case__20
reg__4824: reg__4824
reg__7334: reg__7334
datapath__566: datapath__15
reg__3082: reg__3082
logic__4887: logic__267
case__371: case__5
delay__parameterized8__166: delay__parameterized8
logic__5256: logic__355
fix_mult__7: fix_mult
logic__1683: logic__285
delay__parameterized6__128: delay__parameterized6
logic__2436: logic__336
reg__5235: reg__5235
reg__2933: reg__2933
fix_mult__26: fix_mult
fix_mult_dsp48e1_sgl__18: fix_mult_dsp48e1_sgl
keep__97: keep__8
delay__parameterized0__435: delay__parameterized0
reg__169: reg__169
xbip_pipe_v3_0_6_viv__parameterized3__844: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__330: delay__parameterized0
reg__9837: reg__3
extrom__21: extrom__21
reg__9410: reg__6
reg__332: reg__332
reg__5934: reg__5934
datapath__100: datapath__5
logic__2932: logic__206
logic__797: logic__797
logic__2197: logic__77
reg__1047: reg__1047
reg__8966: reg__11
reg__7421: reg__7421
reg__5032: reg__5032
carry_chain__parameterized0__26: carry_chain__parameterized0
logic__5465: logic__251
special_detect__66: special_detect
logic__763: logic__763
logic__5257: logic__352
logic__3854: logic__85
keep__422: keep__13
xbip_pipe_v3_0_6_viv__parameterized3__765: xbip_pipe_v3_0_6_viv__parameterized3
reg__5860: reg__5860
reg__8543: reg__8
delay__parameterized41__18: delay__parameterized41
reg__2130: reg__2130
reg__9268: reg__6
logic__3749: logic__200
delay__parameterized15__76: delay__parameterized15
reg__3254: reg__3254
xbip_pipe_v3_0_6_viv__parameterized11__87: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized9__142: xbip_pipe_v3_0_6_viv__parameterized9
L2_up_L1_WEIGHTS_27_rom: L2_up_L1_WEIGHTS_27_rom
logic__1674: logic__298
reg__1522: reg__1522
xbip_pipe_v3_0_6_viv__parameterized49__231: xbip_pipe_v3_0_6_viv__parameterized49
case__795: case__23
xbip_pipe_v3_0_6_viv__parameterized3__902: xbip_pipe_v3_0_6_viv__parameterized3
reg__3995: reg__3995
logic__4099: logic__287
reg__5239: reg__5239
delay__parameterized4__36: delay__parameterized4
reg__9588: reg__3
xbip_pipe_v3_0_6_viv__parameterized86__10: xbip_pipe_v3_0_6_viv__parameterized86
logic__2934: logic__204
logic__5214: logic__153
xbip_pipe_v3_0_6_viv__parameterized29__90: xbip_pipe_v3_0_6_viv__parameterized29
delay__63: delay
logic__546: logic__546
xbip_pipe_v3_0_6_viv__parameterized31__115: xbip_pipe_v3_0_6_viv__parameterized31
case__935: case__22
case__952: case__5
delay__parameterized8__70: delay__parameterized8
reg__8981: reg__10
xbip_pipe_v3_0_6_viv__parameterized11__224: xbip_pipe_v3_0_6_viv__parameterized11
reg__7553: reg__7553
logic__2280: logic__22
reg__6432: reg__6432
delay__parameterized32__28: delay__parameterized32
xbip_pipe_v3_0_6_viv__parameterized3__390: xbip_pipe_v3_0_6_viv__parameterized3
reg__9186: reg__4
delay__10: delay
logic__4712: logic__56
logic__2354: logic__76
logic__1614: logic__1614
delay__parameterized17__9: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized55__62: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized7__96: xbip_pipe_v3_0_6_viv__parameterized7
flt_mult_round__13: flt_mult_round
floating_point_v7_1_8_viv: floating_point_v7_1_8_viv
reg__9331: reg__12
logic__5213: logic__158
reg__5930: reg__5930
reg__7159: reg__7159
delay__parameterized0__539: delay__parameterized0
reg__361: reg__361
delay__parameterized8__157: delay__parameterized8
logic__4451: logic__252
reg__8168: reg__8168
reg__2719: reg__2719
reg__1930: reg__1930
reg__4362: reg__4362
delay__parameterized25__7: delay__parameterized25
muxpart__67: muxpart__67
logic__3001: logic__336
xbip_pipe_v3_0_6_viv__parameterized31__113: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized29__67: xbip_pipe_v3_0_6_viv__parameterized29
reg__8466: reg__7
xbip_pipe_v3_0_6_viv__parameterized9__3: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized3__1078: xbip_pipe_v3_0_6_viv__parameterized3
reg__5534: reg__5534
delay__parameterized23__39: delay__parameterized23
reg__428: reg__428
logic__3570: logic__158
reg__4017: reg__4017
logic__1966: logic__77
xbip_pipe_v3_0_6_viv__parameterized70__28: xbip_pipe_v3_0_6_viv__parameterized70
delay__parameterized30__177: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized31__220: xbip_pipe_v3_0_6_viv__parameterized31
muxpart__109: muxpart__109
reg__1377: reg__1377
datapath__483: datapath__13
flt_add_exp_sp__22: flt_add_exp_sp
compare_eq_im__parameterized1__15: compare_eq_im__parameterized1
logic__2357: logic__56
xbip_pipe_v3_0_6_viv__parameterized62__9: xbip_pipe_v3_0_6_viv__parameterized62
reg__6252: reg__6252
reg__6214: reg__6214
muxpart__131: muxpart__131
logic__1879: logic__340
keep__303: keep__2
delay__parameterized0__919: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized13__19: xbip_pipe_v3_0_6_viv__parameterized13
reg__8698: reg__8
carry_chain__parameterized3__66: carry_chain__parameterized3
logic__4816: logic__337
keep__231: keep__2
case__473: case__20
reg__9810: reg__4
reg__2821: reg__2821
delay__parameterized1__11: delay__parameterized1
carry_chain__parameterized1__35: carry_chain__parameterized1
keep__636: keep__11
keep__167: keep__2
reg__8645: reg__18
datapath__514: datapath__16
logic__3337: logic__290
flt_mult_exp__24: flt_mult_exp
logic__3440: logic__267
delay__parameterized15__35: delay__parameterized15
reg__747: reg__747
reg__5071: reg__5071
xbip_pipe_v3_0_6_viv__parameterized35__3: xbip_pipe_v3_0_6_viv__parameterized35
reg__5164: reg__5164
case__833: case__4
reg__1847: reg__1847
dsp48e1_wrapper__parameterized1__28: dsp48e1_wrapper__parameterized1
logic__4877: logic__291
delay__parameterized19__4: delay__parameterized19
delay__parameterized4__129: delay__parameterized4
reg__77: reg__77
xbip_pipe_v3_0_6_viv__parameterized33__5: xbip_pipe_v3_0_6_viv__parameterized33
reg__2048: reg__2048
reg__1207: reg__1207
muxpart__355: muxpart
delay__parameterized8__161: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized47__30: xbip_pipe_v3_0_6_viv__parameterized47
xbip_pipe_v3_0_6_viv__parameterized3__930: xbip_pipe_v3_0_6_viv__parameterized3
keep__593: keep__2
delay__parameterized17__21: delay__parameterized17
keep__9: keep__9
datapath__457: datapath__5
reg__5855: reg__5855
logic__4815: logic__339
muxpart__153: muxpart__8
reg__8735: reg__10
reg__1339: reg__1339
delay__parameterized0__509: delay__parameterized0
delay__parameterized36__12: delay__parameterized36
reg__8493: reg__4
delay__parameterized8__131: delay__parameterized8
logic__5128: logic__191
reg__7625: reg__7625
case__542: case__19
xbip_pipe_v3_0_6_viv__parameterized68__28: xbip_pipe_v3_0_6_viv__parameterized68
keep__685: keep__4
delay__parameterized18__113: delay__parameterized18
muxpart__213: muxpart
floating_point_v7_1_8__parameterized1__9: floating_point_v7_1_8__parameterized1
delay__parameterized29__16: delay__parameterized29
compare__4: compare
reg__842: reg__842
reg__855: reg__855
xbip_pipe_v3_0_6_viv__parameterized11__320: xbip_pipe_v3_0_6_viv__parameterized11
reg__5711: reg__5711
xbip_pipe_v3_0_6_viv__parameterized5__23: xbip_pipe_v3_0_6_viv__parameterized5
logic__738: logic__738
case__898: case__7
logic__4579: logic__230
xbip_pipe_v3_0_6_viv__parameterized3__1025: xbip_pipe_v3_0_6_viv__parameterized3
reg__6939: reg__6939
xbip_pipe_v3_0_6_viv__parameterized15__129: xbip_pipe_v3_0_6_viv__parameterized15
reg__9118: reg__6
delay__parameterized21__27: delay__parameterized21
reg__7529: reg__7529
logic__518: logic__518
reg__519: reg__519
reg__8648: reg__6
reg__906: reg__906
reg__5975: reg__5975
reg__1480: reg__1480
reg__8379: reg__4
logic__4079: logic__336
carry_chain__parameterized1__61: carry_chain__parameterized1
reg__8183: reg__8183
datapath__455: datapath__7
reg__2073: reg__2073
reg__2037: reg__2037
logic__5258: logic__349
flt_div_mant_addsub__1: flt_div_mant_addsub
reg__2921: reg__2921
carry_chain__13: carry_chain
reg__9201: reg__6
logic__5002: logic__76
keep__621: keep__12
xbip_pipe_v3_0_6_viv__parameterized3__811: xbip_pipe_v3_0_6_viv__parameterized3
reg__6512: reg__6512
case__782: case__25
reg__4990: reg__4990
delay__parameterized41__35: delay__parameterized41
reg__5985: reg__5985
delay__parameterized35__7: delay__parameterized35
delay__parameterized0__380: delay__parameterized0
reg__279: reg__279
delay__parameterized17__69: delay__parameterized17
delay__parameterized0__482: delay__parameterized0
compare__5: compare
logic__2095: logic__193
reg__8609: reg__6
xbip_pipe_v3_0_6_viv__parameterized7__32: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized49__176: xbip_pipe_v3_0_6_viv__parameterized49
logic__2904: logic__285
case__899: case__6
reg__2885: reg__2885
xbip_pipe_v3_0_6_viv__parameterized3__1121: xbip_pipe_v3_0_6_viv__parameterized3
datapath__98: datapath__7
reg__147: reg__147
logic__575: logic__575
reg__4366: reg__4366
reg__201: reg__201
case__195: case__23
delay__parameterized36__63: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized84__12: xbip_pipe_v3_0_6_viv__parameterized84
logic__787: logic__787
reg__3938: reg__3938
case__733: case__22
logic__3082: logic__100
reg__7836: reg__7836
logic__5468: logic__244
flt_mult_round__10: flt_mult_round
delay__parameterized31__4: delay__parameterized31
keep__859: keep__2
xbip_pipe_v3_0_6_viv__parameterized9__38: xbip_pipe_v3_0_6_viv__parameterized9
muxpart__350: muxpart__4
carry_chain__14: carry_chain
reg__3417: reg__3417
reg__3279: reg__3279
logic__2723: logic__163
xbip_pipe_v3_0_6_viv__parameterized9__179: xbip_pipe_v3_0_6_viv__parameterized9
reg__7316: reg__7316
reg__1816: reg__1816
xbip_pipe_v3_0_6_viv__parameterized49__194: xbip_pipe_v3_0_6_viv__parameterized49
reg__3761: reg__3761
delay__parameterized24__19: delay__parameterized24
L2_up_L1_WEIGHTS_68_rom: L2_up_L1_WEIGHTS_68_rom
xbip_pipe_v3_0_6_viv__parameterized15__170: xbip_pipe_v3_0_6_viv__parameterized15
datapath__489: datapath__7
xbip_pipe_v3_0_6_viv__parameterized25__10: xbip_pipe_v3_0_6_viv__parameterized25
datapath__32: datapath__32
reg__3048: reg__3048
reg__9546: reg__8
reg__45: reg__45
logic__4013: logic__398
xbip_pipe_v3_0_6_viv__parameterized31__26: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized3__1220: xbip_pipe_v3_0_6_viv__parameterized3
keep__806: keep__3
logic__2377: logic__367
reg__3731: reg__3731
muxpart__510: muxpart__8
case__194: case__24
delay__parameterized34__11: delay__parameterized34
logic__2318: logic__205
flt_add__11: flt_add
reg__8: reg__8
xbip_pipe_v3_0_6_viv__parameterized3__671: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized7__232: xbip_pipe_v3_0_6_viv__parameterized7
reg__9728: reg__4
reg__371: reg__371
delay__parameterized35__16: delay__parameterized35
reg__6650: reg__6650
delay__parameterized30__150: delay__parameterized30
reg__7149: reg__7149
datapath__400: datapath__11
xbip_pipe_v3_0_6_viv__parameterized3__163: xbip_pipe_v3_0_6_viv__parameterized3
reg__7998: reg__7998
case__294: case
reg__8047: reg__8047
xbip_pipe_v3_0_6_viv__parameterized11__291: xbip_pipe_v3_0_6_viv__parameterized11
muxpart__195: muxpart__3
logic__3911: logic__267
reg__4073: reg__4073
logic__670: logic__670
xbip_pipe_v3_0_6_viv__parameterized3__1122: xbip_pipe_v3_0_6_viv__parameterized3
keep__535: keep__2
delay__parameterized0__18: delay__parameterized0
logic__2511: logic__398
reg__4379: reg__4379
reg__3393: reg__3393
reg__5216: reg__5216
logic__2835: logic__244
reg__5599: reg__5599
reg__7501: reg__7501
logic__1694: logic__387
logic__2609: logic__97
reg__2213: reg__2213
reg__4674: reg__4674
xbip_pipe_v3_0_6_viv__parameterized88__8: xbip_pipe_v3_0_6_viv__parameterized88
reg__8054: reg__8054
reg__6172: reg__6172
xbip_pipe_v3_0_6_viv__parameterized1__69: xbip_pipe_v3_0_6_viv__parameterized1
logic__707: logic__707
reg__5776: reg__5776
xbip_pipe_v3_0_6_viv__parameterized17__160: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized0__852: delay__parameterized0
reg__2526: reg__2526
logic__3449: logic__252
delay__parameterized5__31: delay__parameterized5
carry_chain__parameterized3__67: carry_chain__parameterized3
delay__parameterized0__880: delay__parameterized0
delay__parameterized0__38: delay__parameterized0
reg__6468: reg__6468
xbip_pipe_v3_0_6_viv__parameterized19__8: xbip_pipe_v3_0_6_viv__parameterized19
DNN_up_fdiv_32ns_dEe: DNN_up_fdiv_32ns_dEe
case__10: case__10
reg__9308: reg__19
xbip_pipe_v3_0_6_viv__parameterized47__33: xbip_pipe_v3_0_6_viv__parameterized47
logic__5451: logic__288
reg__5041: reg__5041
reg__9755: reg__30
delay__parameterized5__189: delay__parameterized5
logic__4394: logic__209
reg__4791: reg__4791
reg__8620: reg__6
delay__parameterized40__16: delay__parameterized40
xbip_pipe_v3_0_6_viv__parameterized31__116: xbip_pipe_v3_0_6_viv__parameterized31
floating_point_v7_1_8_viv__parameterized1__25: floating_point_v7_1_8_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized3__227: xbip_pipe_v3_0_6_viv__parameterized3
reg__2865: reg__2865
reg__340: reg__340
logic__220: logic__220
xbip_pipe_v3_0_6_viv__parameterized11__25: xbip_pipe_v3_0_6_viv__parameterized11
logic__2901: logic__13
datapath__355: datapath__5
logic__5038: logic__206
case__676: case__5
xbip_pipe_v3_0_6_viv__parameterized17__211: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized3__429: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized11__204: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized21__11: delay__parameterized21
delay__parameterized33__3: delay__parameterized33
logic__3495: logic__153
reg__3648: reg__3648
logic__4759: logic__195
xbip_pipe_v3_0_6_viv__parameterized17__173: xbip_pipe_v3_0_6_viv__parameterized17
reg__248: reg__248
delay__parameterized31__7: delay__parameterized31
reg__4032: reg__4032
DNN_up_mean_o_rom: DNN_up_mean_o_rom
delay__parameterized24__10: delay__parameterized24
compare__14: compare
compare_eq_im__parameterized1__5: compare_eq_im__parameterized1
reg__8325: reg__7
xbip_pipe_v3_0_6_viv__parameterized49__237: xbip_pipe_v3_0_6_viv__parameterized49
logic__5221: logic__97
logic__2376: logic__373
logic__1887: logic__312
datapath__21: datapath__21
xbip_pipe_v3_0_6_viv__parameterized3__822: xbip_pipe_v3_0_6_viv__parameterized3
keep__447: keep__6
norm_and_round_dsp48e1_sgl__31: norm_and_round_dsp48e1_sgl
reg__8523: reg__7
xbip_pipe_v3_0_6_viv__parameterized15__87: xbip_pipe_v3_0_6_viv__parameterized15
reg__6672: reg__6672
xbip_pipe_v3_0_6_viv__parameterized1__55: xbip_pipe_v3_0_6_viv__parameterized1
logic__3002: logic__335
reg__4606: reg__4606
flt_mult__7: flt_mult
delay__parameterized0__767: delay__parameterized0
carry_chain__parameterized5__49: carry_chain__parameterized5
extrom__5: extrom__5
reg__1056: reg__1056
DNN_up_fmul_32ns_ibs__19: DNN_up_fmul_32ns_ibs
delay__parameterized0__708: delay__parameterized0
carry_chain__parameterized0__18: carry_chain__parameterized0
reg__5022: reg__5022
reg__5693: reg__5693
xbip_pipe_v3_0_6_viv__parameterized21__15: xbip_pipe_v3_0_6_viv__parameterized21
reg__1003: reg__1003
logic__4760: logic__194
reg__5790: reg__5790
reg__3231: reg__3231
reg__5293: reg__5293
delay__parameterized36__134: delay__parameterized36
delay__parameterized0__410: delay__parameterized0
logic__2172: logic__191
reg__5221: reg__5221
reg__4335: reg__4335
reg__7945: reg__7945
reg__7034: reg__7034
logic__4770: logic__148
datapath__435: datapath__10
reg__1122: reg__1122
keep__654: keep__7
delay__parameterized29__31: delay__parameterized29
logic__3562: logic__176
reg__2686: reg__2686
delay__parameterized11__21: delay__parameterized11
reg__4664: reg__4664
logic__5142: logic__133
xbip_pipe_v3_0_6_viv__parameterized3__54: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized11__288: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized13__89: xbip_pipe_v3_0_6_viv__parameterized13
logic__3612: logic__359
reg__9015: reg__4
logic__2819: logic__57
delay__parameterized6__27: delay__parameterized6
logic__1653: logic__367
reg__5208: reg__5208
muxpart__142: muxpart__7
extrom__52: extrom__52
logic__1977: logic__193
logic__4502: logic__128
reg__4342: reg__4342
logic__4092: logic__291
reg__2737: reg__2737
xbip_pipe_v3_0_6_viv__parameterized3__388: xbip_pipe_v3_0_6_viv__parameterized3
reg__914: reg__914
logic__3338: logic__289
reg__5611: reg__5611
dsp48e1_wrapper__parameterized2__5: dsp48e1_wrapper__parameterized2
delay__parameterized30__198: delay__parameterized30
datapath__488: datapath__8
xbip_pipe_v3_0_6_viv__parameterized43__68: xbip_pipe_v3_0_6_viv__parameterized43
reg__6738: reg__6738
xbip_pipe_v3_0_6_viv__parameterized21__19: xbip_pipe_v3_0_6_viv__parameterized21
reg__3222: reg__3222
reg__8127: reg__8127
reg__5008: reg__5008
logic__3141: logic__193
delay__parameterized0__826: delay__parameterized0
reg__7541: reg__7541
delay__parameterized16__72: delay__parameterized16
reg__7495: reg__7495
logic__4580: logic__224
logic__2937: logic__201
delay__parameterized4__163: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized31__181: xbip_pipe_v3_0_6_viv__parameterized31
reg__1195: reg__1195
reg__6059: reg__6059
reg__6884: reg__6884
xbip_pipe_v3_0_6_viv__parameterized7__91: xbip_pipe_v3_0_6_viv__parameterized7
datapath__582: datapath__16
xbip_pipe_v3_0_6_viv__parameterized35__89: xbip_pipe_v3_0_6_viv__parameterized35
reg__6277: reg__6277
delay__parameterized28__1: delay__parameterized28
reg__267: reg__267
xbip_pipe_v3_0_6_viv__parameterized45__19: xbip_pipe_v3_0_6_viv__parameterized45
keep__669: keep__2
xbip_pipe_v3_0_6_viv__parameterized31__185: xbip_pipe_v3_0_6_viv__parameterized31
reg__5655: reg__5655
delay__parameterized7__121: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized3__1004: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__236: muxpart__6
logic__3750: logic__199
reg__2457: reg__2457
delay__parameterized0__811: delay__parameterized0
L2_up_L1_WEIGHTS_11: L2_up_L1_WEIGHTS_11
reg__2609: reg__2609
case__84: case__84
keep__638: keep__9
reg__1656: reg__1656
delay__parameterized16__18: delay__parameterized16
delay__parameterized5__46: delay__parameterized5
reg__5637: reg__5637
muxpart__145: muxpart__9
reg__1516: reg__1516
xbip_pipe_v3_0_6_viv__parameterized51__24: xbip_pipe_v3_0_6_viv__parameterized51
flt_add_exp_sp__9: flt_add_exp_sp
xbip_pipe_v3_0_6_viv__parameterized3__223: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized37__19: xbip_pipe_v3_0_6_viv__parameterized37
logic__1651: logic__374
xbip_pipe_v3_0_6_viv__parameterized3__427: xbip_pipe_v3_0_6_viv__parameterized3
flt_mult__9: flt_mult
reg__5824: reg__5824
delay__parameterized39__16: delay__parameterized39
xbip_pipe_v3_0_6_viv__parameterized11__216: xbip_pipe_v3_0_6_viv__parameterized11
reg__7770: reg__7770
xbip_pipe_v3_0_6_viv__parameterized3__750: xbip_pipe_v3_0_6_viv__parameterized3
case__309: case__4
floating_point_v7_1_8__5: floating_point_v7_1_8
reg__8567: reg__24
reg__4591: reg__4591
reg__1642: reg__1642
delay__parameterized6__94: delay__parameterized6
L2_up_L1_WEIGHTS_10: L2_up_L1_WEIGHTS_10
xbip_pipe_v3_0_6_viv__parameterized43__3: xbip_pipe_v3_0_6_viv__parameterized43
reg__4074: reg__4074
reg__6123: reg__6123
muxpart__326: muxpart__10
flt_dec_op_lat__parameterized0: flt_dec_op_lat__parameterized0
keep__808: keep__7
delay__parameterized0__786: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized13__83: xbip_pipe_v3_0_6_viv__parameterized13
keep__534: keep__3
logic__4305: logic__303
reg__4100: reg__4100
reg__4784: reg__4784
reg__8642: reg__21
delay__parameterized9__169: delay__parameterized9
reg__3291: reg__3291
reg__5011: reg__5011
logic__2317: logic__206
reg__8980: reg__11
reg__7835: reg__7835
reg__103: reg__103
delay__parameterized30__83: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized21__43: xbip_pipe_v3_0_6_viv__parameterized21
reg__1130: reg__1130
logic__683: logic__683
reg__8916: reg__23
reg__6249: reg__6249
delay__parameterized38__54: delay__parameterized38
muxpart__177: muxpart__3
delay__parameterized20__38: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized17__87: xbip_pipe_v3_0_6_viv__parameterized17
reg__6585: reg__6585
reg__7725: reg__7725
reg__5888: reg__5888
reg__7545: reg__7545
logic__2246: logic__194
flt_mult_exp__16: flt_mult_exp
keep__698: keep__3
xbip_pipe_v3_0_6_viv__parameterized17__16: xbip_pipe_v3_0_6_viv__parameterized17
logic__1644: logic__397
reg__3594: reg__3594
reg__5312: reg__5312
reg__1287: reg__1287
carry_chain__parameterized2__2: carry_chain__parameterized2
logic__2512: logic__397
reg__4259: reg__4259
xbip_pipe_v3_0_6_viv__parameterized15__79: xbip_pipe_v3_0_6_viv__parameterized15
reg__5992: reg__5992
xbip_pipe_v3_0_6_viv__parameterized3__179: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__763: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized9__133: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized3__324: xbip_pipe_v3_0_6_viv__parameterized3
logic__5251: logic__374
xbip_pipe_v3_0_6_viv__parameterized31__33: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized5__172: delay__parameterized5
logic__968: logic__968
reg__4227: reg__4227
logic__3067: logic__176
reg__8470: reg__6
logic__2080: logic__208
reg__2174: reg__2174
xbip_pipe_v3_0_6_viv__parameterized7__148: xbip_pipe_v3_0_6_viv__parameterized7
flt_add_exp_sp__1: flt_add_exp_sp
extrom__119: extrom__119
keep__619: keep__2
reg__4300: reg__4300
reg__6752: reg__6752
datapath__408: datapath__3
datapath__484: datapath__12
reg__306: reg__306
delay__parameterized3__22: delay__parameterized3
xbip_pipe_v3_0_6_viv__parameterized9__197: xbip_pipe_v3_0_6_viv__parameterized9
reg__2441: reg__2441
xbip_pipe_v3_0_6_viv__parameterized3__617: xbip_pipe_v3_0_6_viv__parameterized3
reg__6534: reg__6534
carry_chain__parameterized4__24: carry_chain__parameterized4
logic__5350: logic__79
delay__parameterized15__96: delay__parameterized15
delay__parameterized27__67: delay__parameterized27
logic__4515: logic__57
xbip_pipe_v3_0_6_viv__parameterized70__12: xbip_pipe_v3_0_6_viv__parameterized70
L2_up_L1_WEIGHTS_0_rom: L2_up_L1_WEIGHTS_0_rom
reg__7434: reg__7434
compare_eq_im__parameterized1__43: compare_eq_im__parameterized1
reg__4993: reg__4993
xbip_pipe_v3_0_6_viv__parameterized49__137: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized3__1127: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized33__29: delay__parameterized33
logic__2378: logic__364
logic__2072: logic__221
reg__5988: reg__5988
logic__3393: logic__267
xbip_pipe_v3_0_6_viv__parameterized7__18: xbip_pipe_v3_0_6_viv__parameterized7
muxpart__274: muxpart__3
delay__parameterized0__517: delay__parameterized0
reg__9464: reg__7
logic__2667: logic__287
reg__5060: reg__5060
xbip_pipe_v3_0_6_viv__parameterized3__60: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized62__24: xbip_pipe_v3_0_6_viv__parameterized62
xbip_pipe_v3_0_6_viv__parameterized47__91: xbip_pipe_v3_0_6_viv__parameterized47
datapath__452: datapath__10
logic__3608: logic__374
muxpart__128: muxpart__128
logic__2614: logic__82
logic__3005: logic__321
reg__1703: reg__1703
xbip_pipe_v3_0_6_viv__parameterized3__849: xbip_pipe_v3_0_6_viv__parameterized3
carry_chain__parameterized2__24: carry_chain__parameterized2
reg__5101: reg__5101
logic__1577: logic__1577
xbip_pipe_v3_0_6_viv__parameterized11__293: xbip_pipe_v3_0_6_viv__parameterized11
keep__260: keep__9
xbip_pipe_v3_0_6_viv__parameterized49__21: xbip_pipe_v3_0_6_viv__parameterized49
keep__40: keep__9
delay__parameterized25__11: delay__parameterized25
delay__parameterized38__32: delay__parameterized38
lead_zero_encode_shift__18: lead_zero_encode_shift
logic__5434: logic__337
xbip_pipe_v3_0_6_viv__parameterized11__272: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized21__44: delay__parameterized21
logic__4633: logic__56
reg__4695: reg__4695
reg__3457: reg__3457
extrom__127: extrom__127
xbip_pipe_v3_0_6_viv__parameterized47__99: xbip_pipe_v3_0_6_viv__parameterized47
logic__3586: logic__77
keep__875: keep__6
flt_dec_op__9: flt_dec_op
delay__parameterized20__93: delay__parameterized20
reg__1952: reg__1952
xbip_pipe_v3_0_6_viv__parameterized3__957: xbip_pipe_v3_0_6_viv__parameterized3
reg__998: reg__998
xbip_pipe_v3_0_6_viv__parameterized45__23: xbip_pipe_v3_0_6_viv__parameterized45
logic__453: logic__453
case__610: case__3
logic__1775: logic__270
case__1074: case__11
logic__5427: logic__364
muxpart__591: muxpart__3
reg__7067: reg__7067
reg__3519: reg__3519
logic__2616: logic__78
muxpart__92: muxpart__92
reg__9089: reg__12
delay__parameterized41__32: delay__parameterized41
logic__3855: logic__82
reg__4056: reg__4056
xbip_pipe_v3_0_6_viv__parameterized11__156: xbip_pipe_v3_0_6_viv__parameterized11
keep__261: keep__8
delay__parameterized18__3: delay__parameterized18
keep__574: keep__3
logic__3448: logic__255
xbip_pipe_v3_0_6_viv__parameterized11__38: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized20__91: delay__parameterized20
reg__9586: reg__4
xbip_pipe_v3_0_6_viv__parameterized49__101: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized3__584: xbip_pipe_v3_0_6_viv__parameterized3
extrom__106: extrom__106
reg__3522: reg__3522
delay__parameterized30__226: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized41__10: xbip_pipe_v3_0_6_viv__parameterized41
keep__547: keep__8
logic__1972: logic__25
delay__parameterized12__24: delay__parameterized12
case__957: case
delay__parameterized33__33: delay__parameterized33
extrom__33: extrom__33
reg__2907: reg__2907
xbip_pipe_v3_0_6_viv__parameterized49__236: xbip_pipe_v3_0_6_viv__parameterized49
reg__6871: reg__6871
reg__7693: reg__7693
logic__3117: logic__222
delay__parameterized29__89: delay__parameterized29
logic__2319: logic__204
delay__parameterized2__26: delay__parameterized2
delay__parameterized5__41: delay__parameterized5
reg__6975: reg__6975
delay__parameterized36__133: delay__parameterized36
reg__5130: reg__5130
reg__2601: reg__2601
delay__parameterized5__118: delay__parameterized5
muxpart__285: muxpart__9
logic__5252: logic__373
delay__parameterized5__49: delay__parameterized5
reg__1869: reg__1869
xbip_pipe_v3_0_6_viv__parameterized37__25: xbip_pipe_v3_0_6_viv__parameterized37
delay__parameterized15__40: delay__parameterized15
reg__1210: reg__1210
logic__3569: logic__163
dsp48e1_wrapper__33: dsp48e1_wrapper
xbip_pipe_v3_0_6_viv__parameterized11__306: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized47__80: xbip_pipe_v3_0_6_viv__parameterized47
reg__9285: reg__21
reg__2701: reg__2701
xbip_pipe_v3_0_6_viv__parameterized62__13: xbip_pipe_v3_0_6_viv__parameterized62
reg__4609: reg__4609
keep__8: keep__8
logic__3035: logic__237
datapath__212: datapath__12
delay__parameterized26__7: delay__parameterized26
delay__parameterized6__54: delay__parameterized6
case__536: case__25
keep__463: keep__2
muxpart__452: muxpart__3
logic__5218: logic__133
reg__5577: reg__5577
reg__1835: reg__1835
reg__2818: reg__2818
reg__2995: reg__2995
muxpart__275: muxpart__2
logic__3420: logic__326
keep__104: keep__3
reg__8167: reg__8167
logic__3609: logic__373
reg__8077: reg__8077
reg__6549: reg__6549
muxpart__162: muxpart__3
delay__parameterized15__53: delay__parameterized15
reg__988: reg__988
logic__2079: logic__209
xbip_pipe_v3_0_6_viv__parameterized31__118: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized11__37: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized0__361: delay__parameterized0
reg__9871: reg__4
reg__78: reg__78
reg__5251: reg__5251
delay__parameterized32__16: delay__parameterized32
delay__parameterized36__14: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized9__198: xbip_pipe_v3_0_6_viv__parameterized9
logic__2356: logic__57
reg__19: reg__19
keep__42: keep__13
xbip_pipe_v3_0_6_viv__parameterized3__479: xbip_pipe_v3_0_6_viv__parameterized3
reg__8555: reg__7
reg__9902: reg__7753
reg__3510: reg__3510
reg__8688: reg__3
reg__6728: reg__6728
datapath__102: datapath__3
compare_eq_im__parameterized1__35: compare_eq_im__parameterized1
xbip_pipe_v3_0_6_viv__parameterized3__339: xbip_pipe_v3_0_6_viv__parameterized3
flt_round_dsp_opt_full__31: flt_round_dsp_opt_full
reg__3332: reg__3332
reg__9123: reg__4
xbip_pipe_v3_0_6_viv__parameterized43__29: xbip_pipe_v3_0_6_viv__parameterized43
datapath__22: datapath__22
delay__parameterized27__31: delay__parameterized27
xbip_pipe_v3_0_6_viv__parameterized13__54: xbip_pipe_v3_0_6_viv__parameterized13
logic__2315: logic__208
reg__609: reg__609
logic__5469: logic__237
xbip_pipe_v3_0_6_viv__parameterized3__925: xbip_pipe_v3_0_6_viv__parameterized3
reg__1894: reg__1894
reg__1471: reg__1471
reg__8150: reg__8150
reg__9355: reg__6
reg__8494: reg__4
delay__56: delay
logic__2724: logic__158
reg__3899: reg__3899
xbip_pipe_v3_0_6_viv__parameterized17__183: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized64__28: xbip_pipe_v3_0_6_viv__parameterized64
reg__614: reg__614
logic__2220: logic__230
muxpart__477: muxpart
muxpart__399: muxpart__7
reg__1496: reg__1496
datapath__401: datapath__10
reg__1334: reg__1334
delay__parameterized30__28: delay__parameterized30
reg__7811: reg__7811
xbip_pipe_v3_0_6_viv__parameterized1__58: xbip_pipe_v3_0_6_viv__parameterized1
reg__249: reg__249
case__147: case__19
keep__283: keep__2
case__164: case__24
muxpart__300: muxpart__3
reg__1946: reg__1946
logic__4338: logic__352
reg__3167: reg__3167
logic__4773: logic__133
reg__4128: reg__4128
reg__6940: reg__6940
xbip_pipe_v3_0_6_viv__parameterized15__81: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized4__7: delay__parameterized4
reg__5752: reg__5752
logic__2799: logic__163
logic__3116: logic__223
logic__1377: logic__1377
xbip_pipe_v3_0_6_viv__parameterized3__589: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized33__87: delay__parameterized33
delay__parameterized11__34: delay__parameterized11
reg__4172: reg__4172
reg__5105: reg__5105
reg__7636: reg__7636
logic__3852: logic__91
reg__5290: reg__5290
delay__parameterized6__171: delay__parameterized6
delay__parameterized18__45: delay__parameterized18
delay__parameterized20__32: delay__parameterized20
delay__parameterized47__12: delay__parameterized47
reg__5176: reg__5176
delay__parameterized38__41: delay__parameterized38
xbip_pipe_v3_0_6_viv__parameterized21__67: xbip_pipe_v3_0_6_viv__parameterized21
reg__753: reg__753
case__103: case__103
xbip_pipe_v3_0_6_viv__parameterized56__31: xbip_pipe_v3_0_6_viv__parameterized56
reg__6705: reg__6705
reg__1619: reg__1619
reg__3140: reg__3140
muxpart__75: muxpart__75
reg__7629: reg__7629
fix_mult__21: fix_mult
reg__2541: reg__2541
logic__3253: logic__270
keep__817: keep__2
reg__386: reg__386
xbip_pipe_v3_0_6_viv__parameterized3__845: xbip_pipe_v3_0_6_viv__parameterized3
logic__592: logic__592
case__310: case__3
datapath__31: datapath__31
delay__parameterized18__133: delay__parameterized18
delay__parameterized36__162: delay__parameterized36
delay__parameterized18__95: delay__parameterized18
logic__1347: logic__1347
reg__4271: reg__4271
delay__parameterized0__695: delay__parameterized0
delay__parameterized9__12: delay__parameterized9
reg__9332: reg__11
delay__parameterized5__88: delay__parameterized5
logic__2379: logic__359
xbip_pipe_v3_0_6_viv__parameterized29__36: xbip_pipe_v3_0_6_viv__parameterized29
compare_gt__13: compare_gt
reg__3218: reg__3218
logic__2669: logic__270
logic__1708: logic__337
reg__994: reg__994
logic__3591: logic__48
xbip_pipe_v3_0_6_viv__parameterized3__862: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__1046: xbip_pipe_v3_0_6_viv__parameterized3
reg__938: reg__938
muxpart__95: muxpart__95
delay__parameterized23__17: delay__parameterized23
logic__3847: logic__133
xbip_pipe_v3_0_6_viv__parameterized43__38: xbip_pipe_v3_0_6_viv__parameterized43
xbip_pipe_v3_0_6_viv__parameterized15__41: xbip_pipe_v3_0_6_viv__parameterized15
reg__7136: reg__7136
xbip_pipe_v3_0_6_viv__parameterized9__8: xbip_pipe_v3_0_6_viv__parameterized9
reg__7172: reg__7172
logic__3478: logic__199
xbip_pipe_v3_0_6_viv__parameterized41__20: xbip_pipe_v3_0_6_viv__parameterized41
carry_chain__parameterized1__4: carry_chain__parameterized1
delay__parameterized11__36: delay__parameterized11
logic__5435: logic__336
reg__6264: reg__6264
logic__4366: logic__267
logic__3347: logic__264
case__133: case__133
xbip_pipe_v3_0_6_viv__parameterized27__8: xbip_pipe_v3_0_6_viv__parameterized27
reg__879: reg__879
delay__parameterized41__8: delay__parameterized41
xbip_pipe_v3_0_6_viv__parameterized3__1184: xbip_pipe_v3_0_6_viv__parameterized3
logic__3271: logic__352
logic__4578: logic__231
keep__252: keep__5
signinv__4: signinv
dsp48e1_wrapper__parameterized0__9: dsp48e1_wrapper__parameterized0
logic__5676: logic__1099
xbip_pipe_v3_0_6_viv__parameterized55__48: xbip_pipe_v3_0_6_viv__parameterized55
reg__8449: reg__16
extrom__103: extrom__103
datapath__454: datapath__8
logic__4439: logic__57
logic__2613: logic__85
carry_chain__parameterized3__54: carry_chain__parameterized3
logic__3008: logic__307
xbip_pipe_v3_0_6_viv__parameterized3__430: xbip_pipe_v3_0_6_viv__parameterized3
reg__9039: reg__24
reg__5682: reg__5682
delay__parameterized0__624: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized9__116: xbip_pipe_v3_0_6_viv__parameterized9
keep__959: keep
reg__6699: reg__6699
reg__1125: reg__1125
carry_chain__parameterized4__7: carry_chain__parameterized4
xbip_pipe_v3_0_6_viv__parameterized33__71: xbip_pipe_v3_0_6_viv__parameterized33
delay__parameterized30__15: delay__parameterized30
logic__2359: logic__25
logic__2171: logic__193
delay__parameterized15__134: delay__parameterized15
reg__7370: reg__7370
delay__parameterized0__685: delay__parameterized0
reg__3121: reg__3121
L2_up_L1_WEIGHTS_23: L2_up_L1_WEIGHTS_23
reg__3902: reg__3902
xbip_pipe_v3_0_6_viv__parameterized49__177: xbip_pipe_v3_0_6_viv__parameterized49
reg__1910: reg__1910
reg__2045: reg__2045
datapath__605: datapath__10
delay__parameterized16__28: delay__parameterized16
flt_dec_op_lat__5: flt_dec_op_lat
reg__5660: reg__5660
reg__5387: reg__5387
muxpart__482: muxpart__3
reg__2251: reg__2251
reg__7587: reg__7587
logic__2314: logic__209
xbip_pipe_v3_0_6_viv__parameterized49__79: xbip_pipe_v3_0_6_viv__parameterized49
case__183: case__5
reg__967: reg__967
reg__8294: reg__6
delay__parameterized49__11: delay__parameterized49
logic__1024: logic__1024
logic__2615: logic__79
delay__parameterized15__137: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized17__80: xbip_pipe_v3_0_6_viv__parameterized17
reg__9812: reg__4
reg__297: reg__297
xbip_pipe_v3_0_6_viv__parameterized43__25: xbip_pipe_v3_0_6_viv__parameterized43
keep__306: keep__3
reg__9038: reg__25
logic__1576: logic__1576
case__81: case__81
delay__parameterized17__18: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized49__160: xbip_pipe_v3_0_6_viv__parameterized49
reg__910: reg__910
reg__2767: reg__2767
xbip_pipe_v3_0_6_viv__parameterized31__196: xbip_pipe_v3_0_6_viv__parameterized31
logic__2358: logic__48
xbip_pipe_v3_0_6_viv__parameterized9__50: xbip_pipe_v3_0_6_viv__parameterized9
reg__7115: reg__7115
reg__8583: reg__26
logic__3034: logic__244
reg__867: reg__867
reg__9368: reg__16
L2_up_L1_WEIGHTS_12: L2_up_L1_WEIGHTS_12
xbip_pipe_v3_0_6_viv__parameterized37__18: xbip_pipe_v3_0_6_viv__parameterized37
logic__3368: logic__339
xbip_pipe_v3_0_6_viv__parameterized15__95: xbip_pipe_v3_0_6_viv__parameterized15
reg__4432: reg__4432
logic__2940: logic__198
xbip_pipe_v3_0_6_viv__parameterized13__64: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized9__137: delay__parameterized9
floating_point_v7_1_8__parameterized1__2: floating_point_v7_1_8__parameterized1
xbip_pipe_v3_0_6_viv__parameterized1__10: xbip_pipe_v3_0_6_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized35__14: xbip_pipe_v3_0_6_viv__parameterized35
xbip_pipe_v3_0_6_viv__parameterized31__3: xbip_pipe_v3_0_6_viv__parameterized31
keep__302: keep__3
reg__662: reg__662
reg__8521: reg__9
reg__5406: reg__5406
datapath__567: datapath__14
logic__4346: logic__326
datapath__458: datapath__4
logic__3610: logic__367
reg__3162: reg__3162
xbip_pipe_v3_0_6_viv__parameterized17__69: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized75__4: xbip_pipe_v3_0_6_viv__parameterized75
case__719: case__25
DNN_up_ap_fmul_2_max_dsp_32__5: DNN_up_ap_fmul_2_max_dsp_32
delay__parameterized30__21: delay__parameterized30
logic__3481: logic__196
reg__4355: reg__4355
datapath__402: datapath__9
delay__parameterized7__65: delay__parameterized7
delay__parameterized0__622: delay__parameterized0
delay__parameterized0__860: delay__parameterized0
special_detect__21: special_detect
carry_chain__parameterized1__1: carry_chain__parameterized1
case__869: case__17
flt_mult__16: flt_mult
reg__6317: reg__6317
delay__parameterized32__4: delay__parameterized32
delay__parameterized0__234: delay__parameterized0
logic__739: logic__739
logic__5223: logic__91
xbip_pipe_v3_0_6_viv__parameterized11__55: xbip_pipe_v3_0_6_viv__parameterized11
reg__3616: reg__3616
logic__4914: logic__326
reg__5492: reg__5492
reg__5880: reg__5880
logic__452: logic__452
reg__2109: reg__2109
reg__8259: reg__20
logic__5473: logic__224
reg__9226: reg__6
delay__parameterized37__13: delay__parameterized37
xbip_pipe_v3_0_6_viv__parameterized33__58: xbip_pipe_v3_0_6_viv__parameterized33
delay: delay
reg__2840: reg__2840
reg__3874: reg__3874
logic__2725: logic__153
floating_point_v7_1_8__25: floating_point_v7_1_8
logic__3479: logic__198
keep__96: keep__9
delay__parameterized30__69: delay__parameterized30
logic__3751: logic__198
xbip_pipe_v3_0_6_viv__parameterized60__9: xbip_pipe_v3_0_6_viv__parameterized60
reg__8048: reg__8048
xbip_pipe_v3_0_6_viv__parameterized25__7: xbip_pipe_v3_0_6_viv__parameterized25
xbip_pipe_v3_0_6_viv__parameterized17__114: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized15__4: delay__parameterized15
reg__912: reg__912
reg__8253: reg__23
logic__4779: logic__88
xbip_pipe_v3_0_6_viv__parameterized15__96: xbip_pipe_v3_0_6_viv__parameterized15
reg__286: reg__286
carry_chain__parameterized4__16: carry_chain__parameterized4
align_add_dsp48e1_sgl__31: align_add_dsp48e1_sgl
logic__4303: logic__307
xbip_pipe_v3_0_6_viv__parameterized3__749: xbip_pipe_v3_0_6_viv__parameterized3
reg__6002: reg__6002
delay__parameterized0__215: delay__parameterized0
delay__parameterized5__73: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized15__80: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized3__176: xbip_pipe_v3_0_6_viv__parameterized3
reg__3989: reg__3989
xbip_pipe_v3_0_6_viv__parameterized9__79: xbip_pipe_v3_0_6_viv__parameterized9
keep__860: keep__3
logic__5254: logic__364
delay__parameterized16__68: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized3__389: xbip_pipe_v3_0_6_viv__parameterized3
reg__8239: reg__6
delay__parameterized30__221: delay__parameterized30
reg__3836: reg__3836
reg__7219: reg__7219
case__566: case__28
keep__891: keep__12
reg__744: reg__744
carry_chain__parameterized3__14: carry_chain__parameterized3
reg__7409: reg__7409
dsp48e1_wrapper__parameterized2__32: dsp48e1_wrapper__parameterized2
delay__parameterized4__89: delay__parameterized4
delay__parameterized0__280: delay__parameterized0
reg__5271: reg__5271
delay__parameterized31__1: delay__parameterized31
xbip_pipe_v3_0_6_viv__22: xbip_pipe_v3_0_6_viv
case__316: case__27
logic__576: logic__576
reg__3882: reg__3882
logic__2704: logic__203
xbip_pipe_v3_0_6_viv__parameterized31__178: xbip_pipe_v3_0_6_viv__parameterized31
reg__5420: reg__5420
reg__7887: reg__7887
reg__2756: reg__2756
logic__4080: logic__335
delay__parameterized7__96: delay__parameterized7
logic__3611: logic__364
delay__parameterized38__24: delay__parameterized38
case__814: case__4
reg__1788: reg__1788
reg__4766: reg__4766
delay__parameterized24__33: delay__parameterized24
reg__7337: reg__7337
delay__parameterized11__67: delay__parameterized11
delay__parameterized9__212: delay__parameterized9
logic__5003: logic__60
delay__parameterized30__92: delay__parameterized30
reg__2859: reg__2859
delay__parameterized0__62: delay__parameterized0
case__972: case__4
muxpart__204: muxpart__3
case__863: case__4
xbip_pipe_v3_0_6_viv__parameterized72__18: xbip_pipe_v3_0_6_viv__parameterized72
reg__6011: reg__6011
reg__4714: reg__4714
reg__7760: reg__7760
logic__1932: logic__204
logic__3752: logic__197
dsp48e1_wrapper__parameterized0__10: dsp48e1_wrapper__parameterized0
logic__4519: logic__22
reg__5668: reg__5668
floating_point_v7_1_8_viv__parameterized1__9: floating_point_v7_1_8_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized17__74: xbip_pipe_v3_0_6_viv__parameterized17
reg__4906: reg__4906
L2_up_L1_WEIGHTS_18: L2_up_L1_WEIGHTS_18
case__165: case__23
xbip_pipe_v3_0_6_viv__parameterized3__881: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized33__111: delay__parameterized33
delay__parameterized5__145: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized3__978: xbip_pipe_v3_0_6_viv__parameterized3
reg__5394: reg__5394
case__61: case__61
xbip_pipe_v3_0_6_viv__parameterized49__215: xbip_pipe_v3_0_6_viv__parameterized49
reg__7671: reg__7671
keep__711: keep__2
reg__7632: reg__7632
reg__8624: reg__9
xbip_pipe_v3_0_6_viv__parameterized3__1026: xbip_pipe_v3_0_6_viv__parameterized3
logic__3821: logic__207
xbip_pipe_v3_0_6_viv__parameterized51__4: xbip_pipe_v3_0_6_viv__parameterized51
logic__2736: logic__85
delay__parameterized0__54: delay__parameterized0
logic__4452: logic__251
xbip_pipe_v3_0_6_viv__parameterized41__54: xbip_pipe_v3_0_6_viv__parameterized41
xbip_pipe_v3_0_6_viv__parameterized39__9: xbip_pipe_v3_0_6_viv__parameterized39
reg__7037: reg__7037
logic__4360: logic__287
case__922: case__24
reg__1733: reg__1733
case__509: case__3
logic__1578: logic__1578
delay__parameterized0__585: delay__parameterized0
reg__2025: reg__2025
logic__5156: logic__57
logic__1965: logic__78
dsp48e1_wrapper__parameterized0__17: dsp48e1_wrapper__parameterized0
reg__939: reg__939
reg__1506: reg__1506
logic__404: logic__404
delay__parameterized18__65: delay__parameterized18
logic__3149: logic__168
delay__parameterized9__4: delay__parameterized9
case__92: case__92
keep__245: keep__10
reg__927: reg__927
reg__5015: reg__5015
carry_chain__parameterized3__35: carry_chain__parameterized3
logic__2073: logic__220
carry_chain__parameterized5__40: carry_chain__parameterized5
delay__parameterized0__189: delay__parameterized0
reg__550: reg__550
reg__758: reg__758
logic__5648: logic__76
logic__1838: logic__133
delay__parameterized48__4: delay__parameterized48
case__616: case__27
reg__1923: reg__1923
delay__parameterized0__474: delay__parameterized0
keep__317: keep__4
xbip_pipe_v3_0_6_viv__parameterized56__6: xbip_pipe_v3_0_6_viv__parameterized56
xbip_pipe_v3_0_6_viv__parameterized47__54: xbip_pipe_v3_0_6_viv__parameterized47
delay__parameterized36__92: delay__parameterized36
reg__8191: reg__8191
case__986: case__9
xbip_pipe_v3_0_6_viv__parameterized13__108: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized11__311: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized70__18: xbip_pipe_v3_0_6_viv__parameterized70
reg__1322: reg__1322
datapath__495: datapath__1
logic__4293: logic__340
reg__2343: reg__2343
reg__1068: reg__1068
delay__parameterized40__32: delay__parameterized40
logic__4955: logic__213
reg__542: reg__542
delay__parameterized0__146: delay__parameterized0
reg__6397: reg__6397
keep__655: keep__6
xbip_pipe_v3_0_6_viv__parameterized11__164: xbip_pipe_v3_0_6_viv__parameterized11
reg__4888: reg__4888
reg__4626: reg__4626
reg__8440: reg__5
logic__1839: logic__128
xbip_pipe_v3_0_6_viv__parameterized15__54: xbip_pipe_v3_0_6_viv__parameterized15
logic__3011: logic__302
reg__1695: reg__1695
logic__1624: logic__1624
logic__3527: logic__250
logic__5571: logic__288
xbip_pipe_v3_0_6_viv__parameterized3__756: xbip_pipe_v3_0_6_viv__parameterized3
logic__3571: logic__153
case__832: case__5
delay__parameterized3__18: delay__parameterized3
reg__825: reg__825
xbip_pipe_v3_0_6_viv__parameterized7__150: xbip_pipe_v3_0_6_viv__parameterized7
logic__3363: logic__359
logic__3217: logic__193
reg__7105: reg__7105
delay__parameterized1__26: delay__parameterized1
xbip_pipe_v3_0_6_viv__parameterized25__13: xbip_pipe_v3_0_6_viv__parameterized25
reg__5354: reg__5354
reg__8962: reg__8
xbip_pipe_v3_0_6_viv__parameterized17__35: xbip_pipe_v3_0_6_viv__parameterized17
datapath__50: datapath__50
L2_up_L1_WEIGHTS_21: L2_up_L1_WEIGHTS_21
logic__4954: logic__214
logic__3982: logic__340
keep__963: keep__20
datapath__15: datapath__15
reg__7097: reg__7097
logic__4783: logic__78
delay__parameterized15__61: delay__parameterized15
logic__2375: logic__374
keep__539: keep__4
delay__parameterized20__47: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized11__23: xbip_pipe_v3_0_6_viv__parameterized11
logic__1167: logic__1167
delay__parameterized9__198: delay__parameterized9
case__62: case__62
xbip_pipe_v3_0_6_viv__parameterized11__8: xbip_pipe_v3_0_6_viv__parameterized11
logic__1376: logic__1376
xbip_pipe_v3_0_6_viv__parameterized55__76: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized49__78: xbip_pipe_v3_0_6_viv__parameterized49
logic__5325: logic__194
reg__5722: reg__5722
delay__parameterized16__80: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized3__873: xbip_pipe_v3_0_6_viv__parameterized3
reg__1407: reg__1407
logic__2624: logic__22
keep__518: keep__7
logic__3850: logic__97
delay__parameterized26__28: delay__parameterized26
xbip_pipe_v3_0_6_viv__parameterized58__12: xbip_pipe_v3_0_6_viv__parameterized58
logic__3600: logic__398
xbip_pipe_v3_0_6_viv__parameterized43__45: xbip_pipe_v3_0_6_viv__parameterized43
reg__1064: reg__1064
logic__5081: logic__56
reg__9218: reg__21
xbip_pipe_v3_0_6_viv__parameterized66__28: xbip_pipe_v3_0_6_viv__parameterized66
compare_gt__15: compare_gt
xbip_pipe_v3_0_6_viv__parameterized31__55: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized29__83: delay__parameterized29
datapath__75: datapath__13
muxpart__86: muxpart__86
reg__9925: reg__7751
delay__parameterized0__107: delay__parameterized0
keep__890: keep__13
floating_point_v7_1_8__parameterized1__14: floating_point_v7_1_8__parameterized1
reg__18: reg__18
logic__3782: logic__77
reg__1811: reg__1811
keep__876: keep__5
reg__46: reg__46
logic__740: logic__740
floating_point_v7_1_8_viv__31: floating_point_v7_1_8_viv
delay__parameterized0__289: delay__parameterized0
delay__parameterized0__914: delay__parameterized0
reg__584: reg__584
delay__parameterized20__98: delay__parameterized20
logic__3820: logic__208
carry_chain__parameterized4__27: carry_chain__parameterized4
reg__6284: reg__6284
delay__parameterized2__18: delay__parameterized2
logic__2513: logic__394
xbip_pipe_v3_0_6_viv__parameterized3__746: xbip_pipe_v3_0_6_viv__parameterized3
reg__4551: reg__4551
L2_up_L1_WEIGHTS_41_rom: L2_up_L1_WEIGHTS_41_rom
xbip_pipe_v3_0_6_viv__parameterized35__69: xbip_pipe_v3_0_6_viv__parameterized35
reg__79: reg__79
muxpart__529: muxpart__5
reg__7675: reg__7675
reg__2142: reg__2142
datapath__453: datapath__9
logic__3010: logic__303
reg__1970: reg__1970
reg__7166: reg__7166
logic__3851: logic__94
reg__3400: reg__3400
reg__9306: reg__20
muxpart__143: muxpart__6
reg__9072: reg__4
xbip_pipe_v3_0_6_viv__parameterized15__175: xbip_pipe_v3_0_6_viv__parameterized15
reg__7327: reg__7327
delay__parameterized20__42: delay__parameterized20
delay__78: delay
xbip_pipe_v3_0_6_viv__parameterized64__19: xbip_pipe_v3_0_6_viv__parameterized64
reg__4953: reg__4953
logic__336: logic__336
reg__3796: reg__3796
reg__8420: reg__14
delay__parameterized15__32: delay__parameterized15
compare_eq_im__7: compare_eq_im
xbip_pipe_v3_0_6_viv__parameterized3__395: xbip_pipe_v3_0_6_viv__parameterized3
logic__3727: logic__236
reg__4861: reg__4861
reg__1715: reg__1715
reg__2311: reg__2311
reg__9143: reg__18
xbip_pipe_v3_0_6_viv__parameterized55__94: xbip_pipe_v3_0_6_viv__parameterized55
carry_chain__parameterized5__5: carry_chain__parameterized5
datapath__606: datapath__9
reg__3356: reg__3356
delay__parameterized33__69: delay__parameterized33
dsp48e1_wrapper__parameterized0__19: dsp48e1_wrapper__parameterized0
logic__5303: logic__221
reg__4196: reg__4196
logic__3160: logic__94
reg__3110: reg__3110
reg__6702: reg__6702
xbip_pipe_v3_0_6_viv__parameterized84__9: xbip_pipe_v3_0_6_viv__parameterized84
xbip_pipe_v3_0_6_viv__parameterized17__134: xbip_pipe_v3_0_6_viv__parameterized17
carry_chain__parameterized5__17: carry_chain__parameterized5
reg__6186: reg__6186
logic__1360: logic__1360
xbip_pipe_v3_0_6_viv__parameterized21__12: xbip_pipe_v3_0_6_viv__parameterized21
logic__3849: logic__100
keep__671: keep__2
keep__637: keep__10
xbip_pipe_v3_0_6_viv__parameterized11__206: xbip_pipe_v3_0_6_viv__parameterized11
logic__3601: logic__397
xbip_pipe_v3_0_6_viv__parameterized37__10: xbip_pipe_v3_0_6_viv__parameterized37
carry_chain__parameterized2__25: carry_chain__parameterized2
delay__parameterized9__13: delay__parameterized9
reg__4276: reg__4276
xbip_pipe_v3_0_6_viv__parameterized31__186: xbip_pipe_v3_0_6_viv__parameterized31
reg__5694: reg__5694
logic__3058: logic__200
xbip_pipe_v3_0_6_viv__parameterized80__1: xbip_pipe_v3_0_6_viv__parameterized80
reg__5648: reg__5648
reg__9412: reg__4
reg__3049: reg__3049
xbip_pipe_v3_0_6_viv__parameterized7__171: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized43__8: delay__parameterized43
reg__3494: reg__3494
floating_point_v7_1_8_viv__parameterized1__2: floating_point_v7_1_8_viv__parameterized1
reg__260: reg__260
xbip_pipe_v3_0_6_viv__parameterized41__31: xbip_pipe_v3_0_6_viv__parameterized41
delay__parameterized9__63: delay__parameterized9
logic__4660: logic__220
carry_chain__parameterized3__1: carry_chain__parameterized3
delay__parameterized0__739: delay__parameterized0
L2_up_L1_WEIGHTS_97: L2_up_L1_WEIGHTS_97
reg__2713: reg__2713
reg__5363: reg__5363
reg__1842: reg__1842
delay__parameterized5__130: delay__parameterized5
datapath__459: datapath__3
compare_eq_im__parameterized1__11: compare_eq_im__parameterized1
reg__3025: reg__3025
delay__parameterized18__35: delay__parameterized18
logic__5253: logic__367
reg__4777: reg__4777
muxpart__532: muxpart__2
delay__parameterized0__460: delay__parameterized0
reg__8244: reg__4
reg__654: reg__654
reg__1459: reg__1459
delay__parameterized9__27: delay__parameterized9
logic__4093: logic__290
xbip_pipe_v3_0_6_viv__parameterized3__387: xbip_pipe_v3_0_6_viv__parameterized3
case__138: case__28
reg__1861: reg__1861
reg__2389: reg__2389
xbip_pipe_v3_0_6_viv__parameterized3__1064: xbip_pipe_v3_0_6_viv__parameterized3
reg__3157: reg__3157
xbip_pipe_v3_0_6_viv__parameterized11__109: xbip_pipe_v3_0_6_viv__parameterized11
datapath__259: datapath__16
reg__7206: reg__7206
reg__1827: reg__1827
L2_up_L1_WEIGHTS_15: L2_up_L1_WEIGHTS_15
xbip_pipe_v3_0_6_viv__parameterized17__28: xbip_pipe_v3_0_6_viv__parameterized17
reg__3829: reg__3829
logic__1765: logic__303
datapath__607: datapath__8
reg__6216: reg__6216
logic__1892: logic__302
reg__6162: reg__6162
compare_eq_im__parameterized0__4: compare_eq_im__parameterized0
logic__4915: logic__321
reg__3629: reg__3629
delay__parameterized0__7: delay__parameterized0
delay__parameterized16__83: delay__parameterized16
logic__5471: logic__231
xbip_pipe_v3_0_6_viv__parameterized11__285: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized33__47: xbip_pipe_v3_0_6_viv__parameterized33
reg__4725: reg__4725
keep__519: keep__6
logic__5040: logic__204
case__1020: case__24
logic__1655: logic__359
reg__6382: reg__6382
reg__5390: reg__5390
logic__2742: logic__60
delay__parameterized18__110: delay__parameterized18
xbip_pipe_v3_0_6_viv__parameterized43__11: xbip_pipe_v3_0_6_viv__parameterized43
xbip_pipe_v3_0_6_viv__parameterized17__48: xbip_pipe_v3_0_6_viv__parameterized17
special_detect__3: special_detect
logic__4002: logic__287
xbip_pipe_v3_0_6_viv__parameterized17__117: xbip_pipe_v3_0_6_viv__parameterized17
logic__4851: logic__378
delay__parameterized9__110: delay__parameterized9
datapath__141: datapath__15
carry_chain__parameterized1__27: carry_chain__parameterized1
xbip_pipe_v3_0_6_viv__parameterized56__9: xbip_pipe_v3_0_6_viv__parameterized56
delay__parameterized34__32: delay__parameterized34
dsp48e1_wrapper__25: dsp48e1_wrapper
reg__4421: reg__4421
delay__parameterized0__168: delay__parameterized0
delay__parameterized0__118: delay__parameterized0
flt_dec_op__27: flt_dec_op
reg__2205: reg__2205
logic__3822: logic__206
reg__5869: reg__5869
delay__parameterized33__81: delay__parameterized33
reg__2666: reg__2666
xbip_pipe_v3_0_6_viv__parameterized3__714: xbip_pipe_v3_0_6_viv__parameterized3
reg__8426: reg__12
logic__4450: logic__255
reg__5332: reg__5332
xbip_pipe_v3_0_6_viv__parameterized9__30: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized47__92: xbip_pipe_v3_0_6_viv__parameterized47
flt_mult_round__26: flt_mult_round
reg__6371: reg__6371
reg__1340: reg__1340
reg__8937: reg__21
logic__2047: logic__60
reg__7220: reg__7220
logic__1378: logic__1378
xbip_pipe_v3_0_6_viv__parameterized17__188: xbip_pipe_v3_0_6_viv__parameterized17
keep__50: keep__9
xbip_pipe_v3_0_6_viv__parameterized31__76: xbip_pipe_v3_0_6_viv__parameterized31
reg__7450: reg__7450
xbip_pipe_v3_0_6_viv__parameterized11__217: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized25__18: xbip_pipe_v3_0_6_viv__parameterized25
datapath__334: datapath__9
logic__1939: logic__197
case__699: case__23
reg__9613: reg__6
delay__parameterized4__84: delay__parameterized4
logic__4417: logic__171
muxpart__584: muxpart__6
logic__2360: logic__22
case__82: case__82
xbip_pipe_v3_0_6_viv__parameterized55__95: xbip_pipe_v3_0_6_viv__parameterized55
L2_up_L1_WEIGHTS_17: L2_up_L1_WEIGHTS_17
reg__7083: reg__7083
logic__4339: logic__349
xbip_pipe_v3_0_6_viv__parameterized13__56: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized11__193: xbip_pipe_v3_0_6_viv__parameterized11
reg__9311: reg__30
datapath__104: datapath__1
reg__8604: reg__23
delay__parameterized48__9: delay__parameterized48
logic__451: logic__451
muxpart__586: muxpart__2
logic__4659: logic__221
xbip_pipe_v3_0_6_viv__parameterized29__60: xbip_pipe_v3_0_6_viv__parameterized29
reg__1913: reg__1913
reg__3756: reg__3756
xbip_pipe_v3_0_6_viv__parameterized3__1052: xbip_pipe_v3_0_6_viv__parameterized3
case__1021: case__23
logic__685: logic__685
reg__47: reg__47
keep__307: keep__2
muxpart__531: muxpart__3
case__512: case
reg__1620: reg__1620
L3_up_L2_WEIGHTS_30_rom: L3_up_L2_WEIGHTS_30_rom
reg__8280: reg__18
logic__2223: logic__222
logic__1935: logic__201
xbip_pipe_v3_0_6_viv__parameterized33__85: xbip_pipe_v3_0_6_viv__parameterized33
delay__parameterized7__55: delay__parameterized7
reg__5087: reg__5087
reg__2101: reg__2101
xbip_pipe_v3_0_6_viv__parameterized47__36: xbip_pipe_v3_0_6_viv__parameterized47
logic__2733: logic__94
delay__parameterized5__57: delay__parameterized5
logic__1215: logic__1215
reg__6899: reg__6899
keep__244: keep__11
logic__3919: logic__398
datapath__604: datapath__11
xbip_pipe_v3_0_6_viv__parameterized31__100: xbip_pipe_v3_0_6_viv__parameterized31
reg__2480: reg__2480
logic__1414: logic__1414
reg__6217: reg__6217
reg__4792: reg__4792
keep__253: keep__4
delay__parameterized15__43: delay__parameterized15
floating_point_v7_1_8_viv__parameterized3: floating_point_v7_1_8_viv__parameterized3
logic__3941: logic__326
reg__9121: reg__10
xbip_pipe_v3_0_6_viv__parameterized3__712: xbip_pipe_v3_0_6_viv__parameterized3
reg__5499: reg__5499
reg__200: reg__200
delay__parameterized28__30: delay__parameterized28
logic__5467: logic__245
xbip_pipe_v3_0_6_viv__parameterized29__10: xbip_pipe_v3_0_6_viv__parameterized29
reg__1902: reg__1902
reg__4131: reg__4131
reg__6801: reg__6801
reg__6173: reg__6173
logic__2048: logic__57
delay__parameterized0__44: delay__parameterized0
reg__48: reg__48
L3_up_L2_WEIGHTS_21_rom: L3_up_L2_WEIGHTS_21_rom
logic__4378: logic__245
reg__4514: reg__4514
reg__6542: reg__6542
logic__1351: logic__1351
logic__3288: logic__298
datapath__404: datapath__7
logic__5375: logic__378
delay__parameterized6__25: delay__parameterized6
reg__5335: reg__5335
special_detect__50: special_detect
reg__2815: reg__2815
reg__5924: reg__5924
L2_up_L1_WEIGHTS_20: L2_up_L1_WEIGHTS_20
logic__904: logic__904
delay__parameterized18__70: delay__parameterized18
case__794: case__24
reg__3371: reg__3371
xbip_pipe_v3_0_6_viv__parameterized47__39: xbip_pipe_v3_0_6_viv__parameterized47
delay__parameterized30__142: delay__parameterized30
DNN_up_ap_fmul_2_max_dsp_32__17: DNN_up_ap_fmul_2_max_dsp_32
logic__5111: logic__209
logic__4913: logic__327
case__876: case__10
logic__5090: logic__256
xbip_pipe_v3_0_6_viv__parameterized49__77: xbip_pipe_v3_0_6_viv__parameterized49
logic__5428: logic__359
xbip_pipe_v3_0_6_viv__parameterized47__85: xbip_pipe_v3_0_6_viv__parameterized47
reg__5242: reg__5242
reg__776: reg__776
muxpart__494: muxpart__10
delay__parameterized7__105: delay__parameterized7
reg__268: reg__268
xbip_pipe_v3_0_6_viv__parameterized3__536: xbip_pipe_v3_0_6_viv__parameterized3
reg__1838: reg__1838
delay__parameterized9__168: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized11__242: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized7__143: xbip_pipe_v3_0_6_viv__parameterized7
logic__3598: logic__404
keep__842: keep__3
reg__975: reg__975
logic__2536: logic__308
reg__5734: reg__5734
logic__5024: logic__230
delay__parameterized16__6: delay__parameterized16
reg__2366: reg__2366
flt_div_mant: flt_div_mant
xbip_pipe_v3_0_6_viv__parameterized62__28: xbip_pipe_v3_0_6_viv__parameterized62
logic__1941: logic__195
flt_div_mant_addsub__parameterized0__5: flt_div_mant_addsub__parameterized0
delay__parameterized9__181: delay__parameterized9
reg__7089: reg__7089
delay__parameterized7__131: delay__parameterized7
reg__4601: reg__4601
logic__1497: logic__1497
xbip_pipe_v3_0_6_viv__parameterized41__5: xbip_pipe_v3_0_6_viv__parameterized41
reg__687: reg__687
reg__5728: reg__5728
logic__4784: logic__77
delay__parameterized0__135: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__1229: xbip_pipe_v3_0_6_viv__parameterized3
reg__2085: reg__2085
case__199: case__19
reg__2472: reg__2472
logic__1876: logic__355
xbip_pipe_v3_0_6_viv__parameterized11__333: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized23__58: delay__parameterized23
xbip_pipe_v3_0_6_viv__parameterized55__47: xbip_pipe_v3_0_6_viv__parameterized55
special_detect__parameterized0__25: special_detect__parameterized0
case__1072: case__13
reg__5397: reg__5397
carry_chain__parameterized2__11: carry_chain__parameterized2
case__617: case__26
reg__7765: reg__7765
reg__9325: reg__4
logic__4150: logic__264
logic__503: logic__503
delay__parameterized6__55: delay__parameterized6
case__80: case__80
delay__parameterized21__37: delay__parameterized21
delay__parameterized0__746: delay__parameterized0
reg__2413: reg__2413
logic__498: logic__498
reg__170: reg__170
delay__parameterized0__674: delay__parameterized0
case__126: case__126
logic__4644: logic__262
L2_up_L1_WEIGHTS_22: L2_up_L1_WEIGHTS_22
reg__3528: reg__3528
logic__1303: logic__1303
reg__4839: reg__4839
muxpart__60: muxpart__60
reg__5343: reg__5343
delay__parameterized41__16: delay__parameterized41
logic__705: logic__705
reg__5582: reg__5582
logic__5089: logic__262
reg__759: reg__759
logic__1693: logic__388
logic__5472: logic__230
reg__3083: reg__3083
logic__5392: logic__321
keep__60: keep__9
reg__6830: reg__6830
reg__8644: reg__19
reg__7162: reg__7162
reg__2634: reg__2634
reg__664: reg__664
delay__parameterized21__41: delay__parameterized21
reg__9877: reg
xbip_pipe_v3_0_6_viv__parameterized5__29: xbip_pipe_v3_0_6_viv__parameterized5
muxpart__127: muxpart__127
reg__6819: reg__6819
xbip_pipe_v3_0_6_viv__parameterized17__158: xbip_pipe_v3_0_6_viv__parameterized17
carry_chain__parameterized3__11: carry_chain__parameterized3
compare__15: compare
dsp48e1_wrapper__parameterized3__25: dsp48e1_wrapper__parameterized3
delay__parameterized4__55: delay__parameterized4
datapath__336: datapath__7
reg__6417: reg__6417
reg__2377: reg__2377
datapath__76: datapath__12
reg__2842: reg__2842
xbip_pipe_v3_0_6_viv__parameterized1__16: xbip_pipe_v3_0_6_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized1__31: xbip_pipe_v3_0_6_viv__parameterized1
reg__1476: reg__1476
delay__parameterized35__32: delay__parameterized35
reg__9181: reg__7
reg__9715: reg__10
xbip_pipe_v3_0_6_viv__parameterized11__97: xbip_pipe_v3_0_6_viv__parameterized11
carry_chain__parameterized2__16: carry_chain__parameterized2
reg__5371: reg__5371
reg__9122: reg__9
muxpart__5: muxpart__5
reg__4528: reg__4528
case__432: case__12
delay__parameterized0__549: delay__parameterized0
delay__parameterized4__64: delay__parameterized4
delay__parameterized0__888: delay__parameterized0
reg__3313: reg__3313
datapath__456: datapath__6
delay__parameterized0__563: delay__parameterized0
delay__parameterized11__48: delay__parameterized11
compare_eq_im__parameterized1__29: compare_eq_im__parameterized1
xbip_pipe_v3_0_6_viv__parameterized25__33: xbip_pipe_v3_0_6_viv__parameterized25
xbip_pipe_v3_0_6_viv__parameterized5__19: xbip_pipe_v3_0_6_viv__parameterized5
reg__3825: reg__3825
reg__1995: reg__1995
reg__8089: reg__8089
muxpart__62: muxpart__62
xbip_pipe_v3_0_6_viv__parameterized43__67: xbip_pipe_v3_0_6_viv__parameterized43
keep__142: keep__3
delay__parameterized3__4: delay__parameterized3
keep__282: keep__3
reg__8143: reg__8143
xbip_pipe_v3_0_6_viv__parameterized35__4: xbip_pipe_v3_0_6_viv__parameterized35
reg__5463: reg__5463
xbip_pipe_v3_0_6_viv__parameterized49__138: xbip_pipe_v3_0_6_viv__parameterized49
L2_up_L1_WEIGHTS_66_rom: L2_up_L1_WEIGHTS_66_rom
logic__2383: logic__340
L3_up_L2_WEIGHTS_29_rom: L3_up_L2_WEIGHTS_29_rom
floating_point_v7_1_8_viv__1: floating_point_v7_1_8_viv
logic__547: logic__547
logic__4911: logic__336
reg__5467: reg__5467
reg__4733: reg__4733
logic__2316: logic__207
delay__parameterized8__72: delay__parameterized8
reg__423: reg__423
reg__7308: reg__7308
reg__3246: reg__3246
flt_round_dsp_opt_full__14: flt_round_dsp_opt_full
delay__parameterized0__50: delay__parameterized0
keep__61: keep__8
delay__parameterized29__9: delay__parameterized29
flt_mult_round__7: flt_mult_round
case__1038: case__6
delay__parameterized5__106: delay__parameterized5
logic__2250: logic__193
reg__1689: reg__1689
reg__9219: reg__6
xbip_pipe_v3_0_6_viv__parameterized55__110: xbip_pipe_v3_0_6_viv__parameterized55
logic__4631: logic__60
reg__6350: reg__6350
delay__parameterized6__23: delay__parameterized6
logic__2860: logic__199
delay__parameterized30__225: delay__parameterized30
delay__parameterized6__13: delay__parameterized6
delay__parameterized0__671: delay__parameterized0
flt_div_mant_addsub__parameterized0__4: flt_div_mant_addsub__parameterized0
delay__parameterized5__11: delay__parameterized5
reg__6898: reg__6898
extrom__92: extrom__92
logic__4054: logic__270
compare_eq_im__parameterized1__34: compare_eq_im__parameterized1
reg__3602: reg__3602
logic__2547: logic__287
reg__8824: reg__5
logic__4777: logic__94
compare_eq_im__parameterized1__47: compare_eq_im__parameterized1
delay__parameterized8__158: delay__parameterized8
reg__8108: reg__8108
xbip_pipe_v3_0_6_viv__parameterized3__602: xbip_pipe_v3_0_6_viv__parameterized3
logic__1893: logic__301
case__246: case__10
logic__4919: logic__306
xbip_pipe_v3_0_6_viv__parameterized15__159: xbip_pipe_v3_0_6_viv__parameterized15
reg__1296: reg__1296
reg__2287: reg__2287
reg__2148: reg__2148
reg__2320: reg__2320
reg__7837: reg__7837
delay__parameterized18__158: delay__parameterized18
logic__4934: logic__191
reg__9584: reg__6
xbip_pipe_v3_0_6_viv__parameterized55__122: xbip_pipe_v3_0_6_viv__parameterized55
logic__2411: logic__287
xbip_pipe_v3_0_6_viv__parameterized7__81: xbip_pipe_v3_0_6_viv__parameterized7
logic__5255: logic__359
delay__parameterized7__33: delay__parameterized7
flt_add__16: flt_add
xbip_pipe_v3_0_6_viv__parameterized17__210: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized17__67: delay__parameterized17
reg__9073: reg__4
reg__902: reg__902
logic__3450: logic__251
xbip_pipe_v3_0_6_viv__parameterized3__781: xbip_pipe_v3_0_6_viv__parameterized3
reg__7852: reg__7852
reg__1157: reg__1157
datapath__337: datapath__6
delay__parameterized0__290: delay__parameterized0
logic__2141: logic__237
reg__1360: reg__1360
xbip_pipe_v3_0_6_viv__parameterized33__13: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized49__14: xbip_pipe_v3_0_6_viv__parameterized49
logic__1500: logic__1500
delay__parameterized39__32: delay__parameterized39
muxpart__98: muxpart__98
reg__6822: reg__6822
delay__parameterized38__65: delay__parameterized38
datapath__439: datapath__6
xbip_pipe_v3_0_6_viv__parameterized3__1125: xbip_pipe_v3_0_6_viv__parameterized3
logic__4014: logic__397
logic__1668: logic__308
delay__parameterized30__176: delay__parameterized30
reg__6228: reg__6228
reg__804: reg__804
logic__1878: logic__349
logic__3866: logic__18
xbip_pipe_v3_0_6_viv__parameterized84__10: xbip_pipe_v3_0_6_viv__parameterized84
xbip_pipe_v3_0_6_viv__parameterized3__556: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__63: xbip_pipe_v3_0_6_viv__parameterized3
reg__4975: reg__4975
logic__1536: logic__1536
xbip_pipe_v3_0_6_viv__parameterized3__627: xbip_pipe_v3_0_6_viv__parameterized3
reg__4562: reg__4562
reg__1535: reg__1535
xbip_pipe_v3_0_6_viv__parameterized33__11: xbip_pipe_v3_0_6_viv__parameterized33
logic__5045: logic__199
case__1018: case__26
delay__parameterized10__24: delay__parameterized10
logic__1797: logic__224
logic__1484: logic__1484
reg__6436: reg__6436
logic__5106: logic__214
reg__7590: reg__7590
delay__parameterized5__135: delay__parameterized5
delay__parameterized13__19: delay__parameterized13
reg__4428: reg__4428
reg__1378: reg__1378
delay__parameterized0__842: delay__parameterized0
delay__parameterized0__459: delay__parameterized0
reg__2283: reg__2283
reg__9747: reg__21
DNN_up_y_L3: DNN_up_y_L3
delay__parameterized17__23: delay__parameterized17
logic__4563: logic__285
logic__626: logic__626
reg__7051: reg__7051
delay__parameterized15__51: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized3__1027: xbip_pipe_v3_0_6_viv__parameterized3
reg__1691: reg__1691
reg__5958: reg__5958
logic__4924: logic__291
reg__3715: reg__3715
reg__7647: reg__7647
logic__3613: logic__355
reg__8894: reg__27
delay__parameterized6__114: delay__parameterized6
logic__4702: logic__91
compare_eq_im__parameterized1__1: compare_eq_im__parameterized1
xbip_pipe_v3_0_6_viv__parameterized3__672: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__337: muxpart__6
fix_mult_dsp48e1_sgl__23: fix_mult_dsp48e1_sgl
delay__parameterized16__12: delay__parameterized16
reg__9286: reg__6
delay__parameterized9__75: delay__parameterized9
case__783: case__24
reg__5554: reg__5554
xbip_pipe_v3_0_6_viv__parameterized3__1076: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__199: xbip_pipe_v3_0_6_viv__parameterized3
extrom__100: extrom__100
logic__4229: logic__399
xbip_pipe_v3_0_6_viv__parameterized29__14: xbip_pipe_v3_0_6_viv__parameterized29
keep__12: keep__12
reg__1316: reg__1316
keep__710: keep__3
reg__8625: reg__4
logic__5224: logic__88
logic__3819: logic__209
dsp48e1_wrapper__parameterized0__2: dsp48e1_wrapper__parameterized0
delay__parameterized42__16: delay__parameterized42
reg__619: reg__619
muxpart__252: muxpart__7
xbip_pipe_v3_0_6_viv__parameterized64__3: xbip_pipe_v3_0_6_viv__parameterized64
delay__parameterized24__1: delay__parameterized24
xbip_pipe_v3_0_6_viv__parameterized7__92: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized18__15: delay__parameterized18
reg__1948: reg__1948
xbip_pipe_v3_0_6_viv__parameterized3__928: xbip_pipe_v3_0_6_viv__parameterized3
reg__555: reg__555
logic__4845: logic__398
logic__3012: logic__301
reg__8417: reg__17
xbip_pipe_v3_0_6_viv__parameterized31__91: xbip_pipe_v3_0_6_viv__parameterized31
case__332: case__22
xbip_pipe_v3_0_6_viv__parameterized31__233: xbip_pipe_v3_0_6_viv__parameterized31
logic__5023: logic__231
keep__623: keep__2
reg__2245: reg__2245
logic__2224: logic__221
xbip_pipe_v3_0_6_viv__parameterized7__47: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized62__7: xbip_pipe_v3_0_6_viv__parameterized62
delay__parameterized5__48: delay__parameterized5
delay__parameterized6__12: delay__parameterized6
logic__3934: logic__349
xbip_pipe_v3_0_6_viv__parameterized31__60: xbip_pipe_v3_0_6_viv__parameterized31
reg__2534: reg__2534
xbip_pipe_v3_0_6_viv__parameterized29__11: xbip_pipe_v3_0_6_viv__parameterized29
datapath__144: datapath__12
reg__2117: reg__2117
logic__4416: logic__172
muxpart__484: muxpart__3
logic__2027: logic__168
reg__5297: reg__5297
reg__9280: reg__25
extrom__111: extrom__111
reg__818: reg__818
delay__parameterized8__138: delay__parameterized8
logic__4775: logic__100
logic__4368: logic__193
logic__2198: logic__76
reg__4828: reg__4828
reg__7294: reg__7294
keep__446: keep__7
reg__6922: reg__6922
xbip_pipe_v3_0_6_viv__parameterized25__26: xbip_pipe_v3_0_6_viv__parameterized25
reg__7612: reg__7612
case__776: case__20
reg__3611: reg__3611
logic__3599: logic__399
xbip_pipe_v3_0_6_viv__31: xbip_pipe_v3_0_6_viv
xbip_pipe_v3_0_6_viv__parameterized3__437: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__337: delay__parameterized0
delay__parameterized14__2: delay__parameterized14
reg__7059: reg__7059
reg__7349: reg__7349
reg__9380: reg__8
reg__6472: reg__6472
flt_mult__21: flt_mult
datapath__77: datapath__11
reg__5108: reg__5108
reg__3807: reg__3807
delay__parameterized5__75: delay__parameterized5
reg__5685: reg__5685
xbip_pipe_v3_0_6_viv__parameterized3__170: xbip_pipe_v3_0_6_viv__parameterized3
logic__364: logic__364
case__253: case__3
reg__2895: reg__2895
reg__1961: reg__1961
carry_chain__parameterized1__38: carry_chain__parameterized1
delay__parameterized4__61: delay__parameterized4
reg__918: reg__918
reg__414: reg__414
xbip_pipe_v3_0_6_viv__parameterized21__2: xbip_pipe_v3_0_6_viv__parameterized21
case__258: case__17
logic__3435: logic__285
xbip_pipe_v3_0_6_viv__parameterized13__67: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized3__238: xbip_pipe_v3_0_6_viv__parameterized3
carry_chain__parameterized5__61: carry_chain__parameterized5
reg__6005: reg__6005
reg__7942: reg__7942
logic__4327: logic__388
xbip_pipe_v3_0_6_viv__parameterized17__182: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized7__190: xbip_pipe_v3_0_6_viv__parameterized7
reg__124: reg__124
xbip_pipe_v3_0_6_viv__parameterized86__9: xbip_pipe_v3_0_6_viv__parameterized86
compare_eq_im__parameterized0__32: compare_eq_im__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__548: xbip_pipe_v3_0_6_viv__parameterized3
datapath__491: datapath__5
reg__307: reg__307
logic__1625: logic__1625
xbip_pipe_v3_0_6_viv__parameterized43__26: xbip_pipe_v3_0_6_viv__parameterized43
xbip_pipe_v3_0_6_viv__parameterized35__29: xbip_pipe_v3_0_6_viv__parameterized35
reg__5686: reg__5686
keep__559: keep__10
reg__3495: reg__3495
delay__parameterized34__8: delay__parameterized34
logic__1889: logic__307
L3_up_L2_WEIGHTS_17_rom: L3_up_L2_WEIGHTS_17_rom
norm_and_round_dsp48e1_sgl__10: norm_and_round_dsp48e1_sgl
reg__2330: reg__2330
reg__6902: reg__6902
xbip_pipe_v3_0_6_viv__parameterized19__24: xbip_pipe_v3_0_6_viv__parameterized19
xbip_pipe_v3_0_6_viv__parameterized3__592: xbip_pipe_v3_0_6_viv__parameterized3
logic__2720: logic__172
reg__9474: reg__2
delay__parameterized8__151: delay__parameterized8
L2_up_L1_WEIGHTS_63_rom: L2_up_L1_WEIGHTS_63_rom
reg__1789: reg__1789
logic__1425: logic__1425
reg__225: reg__225
xbip_pipe_v3_0_6_viv__parameterized7__70: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized15__102: xbip_pipe_v3_0_6_viv__parameterized15
reg__3984: reg__3984
reg__1190: reg__1190
reg__5995: reg__5995
reg__1817: reg__1817
muxpart__307: muxpart__3
flt_round_dsp_opt_full__25: flt_round_dsp_opt_full
logic__2862: logic__197
reg__3970: reg__3970
delay__parameterized8__78: delay__parameterized8
reg__5507: reg__5507
muxpart__196: muxpart__2
reg__9293: reg__30
delay__parameterized39__6: delay__parameterized39
reg__2335: reg__2335
delay__parameterized38__64: delay__parameterized38
reg__3172: reg__3172
muxpart__415: muxpart__7
delay__parameterized35__13: delay__parameterized35
xbip_pipe_v3_0_6_viv__parameterized3__149: xbip_pipe_v3_0_6_viv__parameterized3
reg__787: reg__787
keep__677: keep
case__1056: case__29
reg__5557: reg__5557
reg__8623: reg__10
xbip_pipe_v3_0_6_viv__parameterized3__965: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized43__21: delay__parameterized43
delay__parameterized4__146: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized29__16: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized70__7: xbip_pipe_v3_0_6_viv__parameterized70
logic__2284: logic__287
muxpart__335: muxpart__8
delay__parameterized15__140: delay__parameterized15
reg__8522: reg__4
delay__parameterized0__940: delay__parameterized0
reg__9921: reg__7751
keep__423: keep__12
xbip_pipe_v3_0_6_viv__parameterized47__35: xbip_pipe_v3_0_6_viv__parameterized47
extrom__8: extrom__8
muxpart__383: muxpart__9
reg__8279: reg__19
reg__2302: reg__2302
reg__2716: reg__2716
reg__6888: reg__6888
reg__3922: reg__3922
delay__parameterized23__60: delay__parameterized23
delay__parameterized9__132: delay__parameterized9
delay__parameterized7__87: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized33__86: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized17__91: xbip_pipe_v3_0_6_viv__parameterized17
case__134: case__134
logic__5359: logic__22
logic__4685: logic__193
logic__5638: logic__100
logic__4100: logic__285
xbip_pipe_v3_0_6_viv__parameterized53__11: xbip_pipe_v3_0_6_viv__parameterized53
reg__3466: reg__3466
datapath__436: datapath__9
xbip_pipe_v3_0_6_viv__parameterized3__1225: xbip_pipe_v3_0_6_viv__parameterized3
extrom__75: extrom__75
reg__80: reg__80
reg__7965: reg__7965
delay__parameterized30__203: delay__parameterized30
delay__parameterized32__25: delay__parameterized32
logic__5477: logic__220
compare_eq_im__parameterized0__61: compare_eq_im__parameterized0
reg__2531: reg__2531
reg__6996: reg__6996
delay__parameterized19__17: delay__parameterized19
xbip_pipe_v3_0_6_viv__parameterized3__431: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized30__25: delay__parameterized30
reg__2669: reg__2669
reg__8335: reg__2
reg__7181: reg__7181
delay__parameterized38__6: delay__parameterized38
keep__622: keep__3
logic__3494: logic__158
keep__660: keep__3
reg__1120: reg__1120
reg__7353: reg__7353
delay__parameterized0__703: delay__parameterized0
reg__3928: reg__3928
datapath__493: datapath__3
reg__5383: reg__5383
delay__parameterized18__74: delay__parameterized18
reg__5222: reg__5222
xbip_pipe_v3_0_6_viv__parameterized3__782: xbip_pipe_v3_0_6_viv__parameterized3
reg__17: reg__17
reg__4161: reg__4161
reg__5313: reg__5313
logic__2943: logic__195
xbip_pipe_v3_0_6_viv__parameterized3__967: xbip_pipe_v3_0_6_viv__parameterized3
logic__4923: logic__298
reg__1055: reg__1055
keep__139: keep__6
delay__parameterized0__626: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__864: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized7__199: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized0__172: delay__parameterized0
reg__6976: reg__6976
xbip_pipe_v3_0_6_viv__parameterized13__26: xbip_pipe_v3_0_6_viv__parameterized13
reg__1502: reg__1502
logic__3013: logic__298
muxpart__561: muxpart__8
xbip_pipe_v3_0_6_viv__parameterized9__134: xbip_pipe_v3_0_6_viv__parameterized9
reg__3709: reg__3709
delay__parameterized42__23: delay__parameterized42
delay__parameterized5__25: delay__parameterized5
logic__3893: logic__327
delay__parameterized0__883: delay__parameterized0
logic__2839: logic__230
logic__5110: logic__210
reg__7853: reg__7853
xbip_pipe_v3_0_6_viv__parameterized11__286: xbip_pipe_v3_0_6_viv__parameterized11
case__949: case__8
xbip_pipe_v3_0_6_viv__parameterized33__80: xbip_pipe_v3_0_6_viv__parameterized33
reg__3744: reg__3744
reg__6642: reg__6642
extrom__79: extrom__79
reg__3066: reg__3066
delay__parameterized43__6: delay__parameterized43
xbip_pipe_v3_0_6_viv__parameterized3__222: xbip_pipe_v3_0_6_viv__parameterized3
carry_chain__parameterized0__9: carry_chain__parameterized0
keep__962: keep__21
delay__parameterized0__696: delay__parameterized0
delay__parameterized0__270: delay__parameterized0
logic__4778: logic__91
flt_round_dsp_opt_full__3: flt_round_dsp_opt_full
xbip_pipe_v3_0_6_viv__parameterized3__1221: xbip_pipe_v3_0_6_viv__parameterized3
reg__9124: reg__7
delay__parameterized50__6: delay__parameterized50
xbip_pipe_v3_0_6_viv__parameterized31__117: xbip_pipe_v3_0_6_viv__parameterized31
reg__6595: reg__6595
xbip_pipe_v3_0_6_viv__parameterized9__77: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized0__60: delay__parameterized0
reg__8371: reg__6
case__54: case__54
xbip_pipe_v3_0_6_viv__parameterized29__113: xbip_pipe_v3_0_6_viv__parameterized29
reg__1544: reg__1544
reg__8590: reg__6
delay__parameterized0__611: delay__parameterized0
delay__parameterized15__3: delay__parameterized15
delay__parameterized16__51: delay__parameterized16
reg__6572: reg__6572
case__1102: case__11
xbip_pipe_v3_0_6_viv__parameterized19__33: xbip_pipe_v3_0_6_viv__parameterized19
delay__parameterized30__219: delay__parameterized30
delay__parameterized0__959: delay__parameterized0
dsp48e1_wrapper__parameterized2__11: dsp48e1_wrapper__parameterized2
reg__6265: reg__6265
xbip_pipe_v3_0_6_viv__parameterized3__812: xbip_pipe_v3_0_6_viv__parameterized3
reg__4836: reg__4836
logic__4635: logic__25
delay__parameterized0__862: delay__parameterized0
reg__6993: reg__6993
reg__699: reg__699
xbip_pipe_v3_0_6_viv__14: xbip_pipe_v3_0_6_viv
reg__172: reg__172
reg__8220: reg__8220
reg__3661: reg__3661
logic__2462: logic__404
logic__2181: logic__158
datapath__213: datapath__11
carry_chain__parameterized2__10: carry_chain__parameterized2
logic__497: logic__497
reg__6535: reg__6535
datapath__35: datapath__35
delay__parameterized33__50: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized29__86: xbip_pipe_v3_0_6_viv__parameterized29
reg__3586: reg__3586
delay__parameterized8__39: delay__parameterized8
logic__4682: logic__193
xbip_pipe_v3_0_6_viv__parameterized3__62: xbip_pipe_v3_0_6_viv__parameterized3
carry_chain__parameterized0__22: carry_chain__parameterized0
xbip_pipe_v3_0_6_viv__parameterized53__29: xbip_pipe_v3_0_6_viv__parameterized53
reg__7468: reg__7468
reg__5243: reg__5243
xbip_pipe_v3_0_6_viv__parameterized49__94: xbip_pipe_v3_0_6_viv__parameterized49
reg__7637: reg__7637
reg__7252: reg__7252
xbip_pipe_v3_0_6_viv__parameterized15__73: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized7__161: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized1__5: xbip_pipe_v3_0_6_viv__parameterized1
reg__9103: reg__5
xbip_pipe_v3_0_6_viv__parameterized27__29: xbip_pipe_v3_0_6_viv__parameterized27
reg__642: reg__642
dsp48e1_wrapper__parameterized3__14: dsp48e1_wrapper__parameterized3
reg__597: reg__597
reg__2970: reg__2970
reg__2984: reg__2984
delay__parameterized42__21: delay__parameterized42
logic__5436: logic__335
logic__3754: logic__195
reg__20: reg__20
datapath__496: datapath
datapath__145: datapath__11
reg__6999: reg__6999
reg__7812: reg__7812
logic__2461: logic__408
delay__parameterized0__403: delay__parameterized0
keep__546: keep__9
delay__parameterized11__19: delay__parameterized11
reg__8610: reg__20
reg__6577: reg__6577
xbip_pipe_v3_0_6_viv__parameterized3__979: xbip_pipe_v3_0_6_viv__parameterized3
reg__9320: reg__7
fix_mult_dsp48e1_sgl__6: fix_mult_dsp48e1_sgl
case__900: case__5
keep__676: keep__1
xbip_pipe_v3_0_6_viv__parameterized9__118: xbip_pipe_v3_0_6_viv__parameterized9
logic__4015: logic__394
delay__parameterized13__2: delay__parameterized13
muxpart__207: muxpart__7
logic__2473: logic__373
delay__parameterized21__60: delay__parameterized21
reg__3146: reg__3146
logic__3867: logic__13
xbip_pipe_v3_0_6_viv__parameterized3__590: xbip_pipe_v3_0_6_viv__parameterized3
reg__4215: reg__4215
logic__5470: logic__236
reg__3513: reg__3513
reg__2131: reg__2131
xbip_pipe_v3_0_6_viv__parameterized33__26: xbip_pipe_v3_0_6_viv__parameterized33
delay__parameterized30__223: delay__parameterized30
logic__1823: logic__193
logic__3007: logic__308
keep__861: keep__2
reg__4264: reg__4264
xbip_pipe_v3_0_6_viv__parameterized3__1279: xbip_pipe_v3_0_6_viv__parameterized3
case__237: case
delay__parameterized10__10: delay__parameterized10
reg__7373: reg__7373
reg__7999: reg__7999
datapath__211: datapath__13
datapath__33: datapath__33
reg__8681: reg__6
carry_chain__parameterized5__66: carry_chain__parameterized5
xbip_pipe_v3_0_6_viv__parameterized3__1043: xbip_pipe_v3_0_6_viv__parameterized3
reg__333: reg__333
xbip_pipe_v3_0_6_viv__parameterized3__524: xbip_pipe_v3_0_6_viv__parameterized3
reg__1899: reg__1899
delay__parameterized4__2: delay__parameterized4
reg__7460: reg__7460
dsp48e1_wrapper__parameterized2__7: dsp48e1_wrapper__parameterized2
xbip_pipe_v3_0_6_viv__parameterized7__144: xbip_pipe_v3_0_6_viv__parameterized7
logic__1891: logic__303
xbip_pipe_v3_0_6_viv__parameterized49__93: xbip_pipe_v3_0_6_viv__parameterized49
reg__5113: reg__5113
reg__1093: reg__1093
DNN_up_ap_fmul_2_max_dsp_32__19: DNN_up_ap_fmul_2_max_dsp_32
reg__7209: reg__7209
xbip_pipe_v3_0_6_viv__parameterized47__41: xbip_pipe_v3_0_6_viv__parameterized47
reg__4438: reg__4438
logic__4164: logic__224
reg__9690: reg__6
extrom__108: extrom__108
logic__805: logic__805
DNN_up_fmul_32ns_ibs__8: DNN_up_fmul_32ns_ibs
carry_chain__24: carry_chain
reg__123: reg__123
reg__3523: reg__3523
delay__parameterized0__921: delay__parameterized0
logic__1936: logic__200
xbip_pipe_v3_0_6_viv__parameterized15__42: xbip_pipe_v3_0_6_viv__parameterized15
carry_chain__parameterized5__9: carry_chain__parameterized5
L2_up_L1_WEIGHTS_14: L2_up_L1_WEIGHTS_14
xbip_pipe_v3_0_6_viv__parameterized3__221: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized17__139: xbip_pipe_v3_0_6_viv__parameterized17
muxpart__240: muxpart__7
delay__parameterized6__143: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized3__981: xbip_pipe_v3_0_6_viv__parameterized3
reg__6588: reg__6588
datapath__103: datapath__2
reg__8774: reg__31
reg__3779: reg__3779
reg__5931: reg__5931
logic__2706: logic__201
delay__parameterized33__36: delay__parameterized33
delay__parameterized4__136: delay__parameterized4
delay__parameterized20__83: delay__parameterized20
reg__9835: reg__6
delay__parameterized0__221: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized21__48: xbip_pipe_v3_0_6_viv__parameterized21
xbip_pipe_v3_0_6_viv__parameterized29__53: xbip_pipe_v3_0_6_viv__parameterized29
reg__446: reg__446
xbip_pipe_v3_0_6_viv__parameterized15__66: xbip_pipe_v3_0_6_viv__parameterized15
case__1073: case__12
reg__2383: reg__2383
L2_up_L1_WEIGHTS_48_rom: L2_up_L1_WEIGHTS_48_rom
xbip_pipe_v3_0_6_viv__parameterized15__61: xbip_pipe_v3_0_6_viv__parameterized15
carry_chain__parameterized4__32: carry_chain__parameterized4
case__1037: case__7
reg__4796: reg__4796
logic__2112: logic__100
reg__686: reg__686
logic__4328: logic__387
reg__2890: reg__2890
reg__1015: reg__1015
reg__171: reg__171
logic__2797: logic__171
reg__5847: reg__5847
reg__4862: reg__4862
xbip_pipe_v3_0_6_viv__parameterized47__4: xbip_pipe_v3_0_6_viv__parameterized47
delay__parameterized29__47: delay__parameterized29
muxpart__471: muxpart__7
case__1034: case__10
xbip_pipe_v3_0_6_viv__parameterized3__1130: xbip_pipe_v3_0_6_viv__parameterized3
reg__9431: reg__6
logic__2944: logic__194
logic__4878: logic__290
reg__6259: reg__6259
reg__6798: reg__6798
reg__8882: reg__7
logic__3405: logic__377
reg__6227: reg__6227
reg__5951: reg__5951
logic__2287: logic__436
logic__3868: logic
keep__273: keep__2
reg__7676: reg__7676
keep__802: keep__3
xbip_pipe_v3_0_6_viv__parameterized39__25: xbip_pipe_v3_0_6_viv__parameterized39
logic__4345: logic__327
logic__3384: logic__290
muxpart__495: muxpart__9
logic__753: logic__753
reg__2395: reg__2395
xbip_pipe_v3_0_6_viv__parameterized43__39: xbip_pipe_v3_0_6_viv__parameterized43
xbip_pipe_v3_0_6_viv__parameterized31__92: xbip_pipe_v3_0_6_viv__parameterized31
logic__3890: logic__337
logic__5108: logic__212
reg__5978: reg__5978
delay__parameterized21__28: delay__parameterized21
logic__3480: logic__197
logic__628: logic__628
xbip_pipe_v3_0_6_viv__parameterized37__59: xbip_pipe_v3_0_6_viv__parameterized37
reg__81: reg__81
reg__7987: reg__7987
reg__7703: reg__7703
reg__8806: reg__8
reg__3312: reg__3312
xbip_pipe_v3_0_6_viv__parameterized7__12: xbip_pipe_v3_0_6_viv__parameterized7
reg__5832: reg__5832
reg__3403: reg__3403
reg__2470: reg__2470
reg__2812: reg__2812
reg__4894: reg__4894
delay__parameterized4__88: delay__parameterized4
logic__4780: logic__85
logic__306: logic__306
logic__91: logic__91
xbip_pipe_v3_0_6_viv__parameterized3__1223: xbip_pipe_v3_0_6_viv__parameterized3
logic__5228: logic__78
delay__parameterized33__101: delay__parameterized33
delay__parameterized7__84: delay__parameterized7
delay__parameterized16__91: delay__parameterized16
case__419: case__6
reg__7888: reg__7888
L2_up_L1_WEIGHTS_60_rom: L2_up_L1_WEIGHTS_60_rom
delay__parameterized3__6: delay__parameterized3
reg__4740: reg__4740
xbip_pipe_v3_0_6_viv__parameterized3__177: xbip_pipe_v3_0_6_viv__parameterized3
reg__9917: reg__7751
logic__5475: logic__222
delay__parameterized36__113: delay__parameterized36
reg__6972: reg__6972
reg__6676: reg__6676
case__805: case__13
xbip_pipe_v3_0_6_viv__parameterized15__50: xbip_pipe_v3_0_6_viv__parameterized15
reg__1770: reg__1770
reg__2527: reg__2527
reg__4175: reg__4175
reg__3792: reg__3792
datapath__143: datapath__13
logic__4677: logic__198
delay__parameterized30__146: delay__parameterized30
reg__7330: reg__7330
reg__7657: reg__7657
delay__parameterized0__45: delay__parameterized0
reg__1937: reg__1937
logic__2488: logic__312
logic__5225: logic__85
reg__3664: reg__3664
reg__9470: reg__4
logic__4304: logic__306
reg__2584: reg__2584
logic__5068: logic__100
reg__2980: reg__2980
logic__5476: logic__221
reg__1931: reg__1931
logic__4820: logic__326
reg__1867: reg__1867
reg__3654: reg__3654
case__599: case__14
compare_eq_im__14: compare_eq_im
logic__4379: logic__244
reg__1711: reg__1711
delay__parameterized5__107: delay__parameterized5
keep__51: keep__8
reg__3633: reg__3633
xbip_pipe_v3_0_6_viv__parameterized3__1132: xbip_pipe_v3_0_6_viv__parameterized3
reg__7600: reg__7600
logic__4634: logic__48
reg__6037: reg__6037
datapath__73: datapath__15
logic__5374: logic__384
xbip_pipe_v3_0_6_viv__parameterized3__551: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized5__16: delay__parameterized5
delay__parameterized0__381: delay__parameterized0
reg__5791: reg__5791
delay__parameterized0__178: delay__parameterized0
reg__6565: reg__6565
logic__1222: logic__1222
xbip_pipe_v3_0_6_viv__parameterized3__655: xbip_pipe_v3_0_6_viv__parameterized3
L2_up_L1_WEIGHTS_13: L2_up_L1_WEIGHTS_13
delay__parameterized1__9: delay__parameterized1
reg__2614: reg__2614
reg__7071: reg__7071
datapath__438: datapath__7
logic__3486: logic__176
xbip_pipe_v3_0_6_viv__parameterized3__1224: xbip_pipe_v3_0_6_viv__parameterized3
logic__5226: logic__82
case__320: case__23
logic__1888: logic__308
reg__6994: reg__6994
reg__6610: reg__6610
flt_dec_op_lat__7: flt_dec_op_lat
delay__parameterized7__56: delay__parameterized7
reg__5881: reg__5881
delay__parameterized0__6: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__178: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__795: delay__parameterized0
case__620: case__23
reg__7428: reg__7428
reg__511: reg__511
keep__233: keep__2
case__20: case__20
reg__4634: reg__4634
reg__6287: reg__6287
logic__4703: logic__88
reg__224: reg__224
xbip_pipe_v3_0_6_viv__parameterized17__102: xbip_pipe_v3_0_6_viv__parameterized17
keep__918: keep__13
reg__5325: reg__5325
logic__1978: logic__191
xbip_pipe_v3_0_6_viv__parameterized3__665: xbip_pipe_v3_0_6_viv__parameterized3
reg__874: reg__874
delay__parameterized5__111: delay__parameterized5
xbip_pipe_v3_0_6_viv__17: xbip_pipe_v3_0_6_viv
reg__3560: reg__3560
reg__7640: reg__7640
xbip_pipe_v3_0_6_viv__parameterized27__4: xbip_pipe_v3_0_6_viv__parameterized27
logic__148: logic__148
xbip_pipe_v3_0_6_viv__parameterized3__477: xbip_pipe_v3_0_6_viv__parameterized3
reg__9309: reg__18
delay__parameterized0__757: delay__parameterized0
reg__3327: reg__3327
reg__1253: reg__1253
xbip_pipe_v3_0_6_viv__parameterized3__345: xbip_pipe_v3_0_6_viv__parameterized3
extrom__82: extrom__82
reg__9600: reg__12
reg__2492: reg__2492
logic__1896: logic__290
delay__parameterized20__62: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized15__10: xbip_pipe_v3_0_6_viv__parameterized15
logic__4917: logic__308
xbip_pipe_v3_0_6_viv__parameterized84__13: xbip_pipe_v3_0_6_viv__parameterized84
reg__8445: reg__2
xbip_pipe_v3_0_6_viv__parameterized3__557: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__863: xbip_pipe_v3_0_6_viv__parameterized3
case__914: case__21
compare_eq_im__8: compare_eq_im
L2_up__GB2: L2_up__GB2
reg__741: reg__741
norm_and_round_dsp48e1_sgl__24: norm_and_round_dsp48e1_sgl
delay__parameterized40__31: delay__parameterized40
delay__parameterized0__814: delay__parameterized0
logic__4280: logic__388
delay__parameterized0__711: delay__parameterized0
reg__6488: reg__6488
logic__3218: logic__191
logic__4862: logic__339
logic__3312: logic__374
flt_dec_op__6: flt_dec_op
logic__4273: logic__264
xbip_pipe_v3_0_6_viv__parameterized11__52: xbip_pipe_v3_0_6_viv__parameterized11
logic__460: logic__460
reg__5072: reg__5072
logic__3142: logic__191
delay__parameterized5__32: delay__parameterized5
muxpart__77: muxpart__77
reg__8775: reg__30
reg__4698: reg__4698
reg__2512: reg__2512
reg__9149: reg__4
delay__parameterized3__29: delay__parameterized3
special_detect__parameterized0__22: special_detect__parameterized0
reg__1166: reg__1166
xbip_pipe_v3_0_6_viv__parameterized3__1260: xbip_pipe_v3_0_6_viv__parameterized3
case__679: case__2
xbip_pipe_v3_0_6_viv__parameterized33__59: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized55__46: xbip_pipe_v3_0_6_viv__parameterized55
reg__9595: reg__15
extrom__50: extrom__50
signinv__33: signinv
xbip_pipe_v3_0_6_viv__parameterized9__69: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized0__700: delay__parameterized0
delay__parameterized0__99: delay__parameterized0
logic__1654: logic__364
case__6: case__6
xbip_pipe_v3_0_6_viv__parameterized51__6: xbip_pipe_v3_0_6_viv__parameterized51
delay__parameterized42__13: delay__parameterized42
delay__parameterized6__159: delay__parameterized6
delay__parameterized0__216: delay__parameterized0
delay__parameterized19__7: delay__parameterized19
muxpart__135: muxpart__7
delay__parameterized18__125: delay__parameterized18
reg__1483: reg__1483
logic__4094: logic__289
extrom__37: extrom__37
compare_eq_im__parameterized0__10: compare_eq_im__parameterized0
reg__7041: reg__7041
reg__4063: reg__4063
reg__2927: reg__2927
reg__5954: reg__5954
floating_point_v7_1_8__9: floating_point_v7_1_8
reg__7873: reg__7873
delay__26: delay
delay__parameterized0__858: delay__parameterized0
L2_up_L1_WEIGHTS_25: L2_up_L1_WEIGHTS_25
reg__1230: reg__1230
reg__8180: reg__8180
reg__2725: reg__2725
reg__5615: reg__5615
xbip_pipe_v3_0_6_viv__parameterized15__103: xbip_pipe_v3_0_6_viv__parameterized15
reg__5254: reg__5254
reg__2473: reg__2473
logic__1462: logic__1462
delay__parameterized27__60: delay__parameterized27
reg__1361: reg__1361
xbip_pipe_v3_0_6_viv__parameterized55__3: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized3__860: xbip_pipe_v3_0_6_viv__parameterized3
logic__5474: logic__223
xbip_pipe_v3_0_6_viv__parameterized17__131: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized19__11: delay__parameterized19
logic__1117: logic__1117
xbip_pipe_v3_0_6_viv__parameterized35__58: xbip_pipe_v3_0_6_viv__parameterized35
DNN_up_ap_fadd_3_full_dsp_32__17: DNN_up_ap_fadd_3_full_dsp_32
case__1123: case__71
reg__4778: reg__4778
keep__919: keep__12
datapath__474: datapath__5
extrom__89: extrom__89
xbip_pipe_v3_0_6_viv__parameterized35__16: xbip_pipe_v3_0_6_viv__parameterized35
delay__parameterized32__19: delay__parameterized32
xbip_pipe_v3_0_6_viv__parameterized3__732: xbip_pipe_v3_0_6_viv__parameterized3
special_detect__12: special_detect
reg__5476: reg__5476
muxpart__308: muxpart__2
case__1106: case__7
reg__7150: reg__7150
xbip_pipe_v3_0_6_viv__parameterized11__268: xbip_pipe_v3_0_6_viv__parameterized11
reg__5294: reg__5294
reg__6321: reg__6321
xbip_pipe_v3_0_6_viv__parameterized11__244: xbip_pipe_v3_0_6_viv__parameterized11
reg__9624: reg__17
L2_up_L1_WEIGHTS_28: L2_up_L1_WEIGHTS_28
reg__4517: reg__4517
muxpart__192: muxpart
logic__2941: logic__197
reg__9150: reg__4
keep__398: keep__3
muxpart__69: muxpart__69
reg__4648: reg__4648
delay__parameterized8__7: delay__parameterized8
keep__595: keep__2
carry_chain__parameterized1__12: carry_chain__parameterized1
logic__5625: logic__191
xbip_pipe_v3_0_6_viv__parameterized7__157: xbip_pipe_v3_0_6_viv__parameterized7
logic__4167: logic__221
logic__4859: logic__352
keep__344: keep__3
logic__1635: logic__1635
logic__4281: logic__387
keep__577: keep__2
reg__5825: reg__5825
case__24: case__24
xbip_pipe_v3_0_6_viv__parameterized3__813: xbip_pipe_v3_0_6_viv__parameterized3
reg__5400: reg__5400
logic__3219: logic__176
delay__parameterized18__146: delay__parameterized18
reg__9270: reg__4
reg__9248: reg__19
logic__1942: logic__194
delay__parameterized11__37: delay__parameterized11
delay__parameterized6__15: delay__parameterized6
reg__4108: reg__4108
logic__2418: logic__397
xbip_pipe_v3_0_6_viv__parameterized49__197: xbip_pipe_v3_0_6_viv__parameterized49
case__481: case__12
reg__8008: reg__8008
xbip_pipe_v3_0_6_viv__parameterized31__171: xbip_pipe_v3_0_6_viv__parameterized31
reg__6692: reg__6692
logic__4516: logic__56
logic__3272: logic__349
logic__4271: logic__270
xbip_pipe_v3_0_6_viv__parameterized21__32: xbip_pipe_v3_0_6_viv__parameterized21
xbip_pipe_v3_0_6_viv__parameterized31__50: xbip_pipe_v3_0_6_viv__parameterized31
logic__4776: logic__97
carry_chain__parameterized1__45: carry_chain__parameterized1
logic__2942: logic__196
reg__5891: reg__5891
reg__7530: reg__7530
logic__2870: logic__191
logic__2038: logic__94
muxpart__253: muxpart__6
compare_eq_im__19: compare_eq_im
reg__5012: reg__5012
extrom__32: extrom__32
xbip_pipe_v3_0_6_viv__parameterized3__506: xbip_pipe_v3_0_6_viv__parameterized3
reg__5792: reg__5792
xbip_pipe_v3_0_6_viv__parameterized41__15: xbip_pipe_v3_0_6_viv__parameterized41
xbip_pipe_v3_0_6_viv__parameterized13__27: xbip_pipe_v3_0_6_viv__parameterized13
floating_point_v7_1_8_viv__27: floating_point_v7_1_8_viv
case__442: case__2
logic__4163: logic__230
logic__3009: logic__306
delay__parameterized0__251: delay__parameterized0
logic__3858: logic__77
reg__8945: reg__30
delay__parameterized4__153: delay__parameterized4
logic__492: logic__492
L3_up_L2_WEIGHTS_7_rom: L3_up_L2_WEIGHTS_7_rom
reg__2415: reg__2415
reg__320: reg__320
reg__7771: reg__7771
xbip_pipe_v3_0_6_viv__parameterized43__57: xbip_pipe_v3_0_6_viv__parameterized43
logic__4630: logic__76
delay__parameterized0__747: delay__parameterized0
delay__parameterized8__162: delay__parameterized8
datapath__492: datapath__4
DNN_up_ap_fadd_3_full_dsp_32__1: DNN_up_ap_fadd_3_full_dsp_32
xbip_pipe_v3_0_6_viv__parameterized17__73: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized16__65: delay__parameterized16
reg__6936: reg__6936
delay__parameterized6__106: delay__parameterized6
muxpart__189: muxpart__2
xbip_pipe_v3_0_6_viv__parameterized3__980: xbip_pipe_v3_0_6_viv__parameterized3
reg__913: reg__913
logic__4781: logic__82
delay__parameterized0__680: delay__parameterized0
reg__4956: reg__4956
keep__538: keep__5
logic__1894: logic__298
delay__parameterized23__22: delay__parameterized23
xbip_pipe_v3_0_6_viv__parameterized3__666: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__340: muxpart__3
reg__1346: reg__1346
xbip_pipe_v3_0_6_viv__parameterized15__67: xbip_pipe_v3_0_6_viv__parameterized15
keep__459: keep__4
reg__7012: reg__7012
reg__7309: reg__7309
reg__1006: reg__1006
xbip_pipe_v3_0_6_viv__parameterized3__399: xbip_pipe_v3_0_6_viv__parameterized3
reg__6874: reg__6874
logic__3856: logic__79
logic__686: logic__686
xbip_pipe_v3_0_6_viv__parameterized3__757: xbip_pipe_v3_0_6_viv__parameterized3
reg__4960: reg__4960
case__388: case__18
carry_chain__parameterized3__28: carry_chain__parameterized3
xbip_pipe_v3_0_6_viv__parameterized41__41: xbip_pipe_v3_0_6_viv__parameterized41
xbip_pipe_v3_0_6_viv__parameterized7__149: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized55__40: xbip_pipe_v3_0_6_viv__parameterized55
logic__4632: logic__57
reg__6473: reg__6473
keep__608: keep__9
xbip_pipe_v3_0_6_viv__parameterized21__30: xbip_pipe_v3_0_6_viv__parameterized21
logic__5579: logic__270
delay__parameterized16__20: delay__parameterized16
delay__parameterized16__25: delay__parameterized16
reg__8570: reg__7
delay__parameterized49__7: delay__parameterized49
reg__9593: reg__17
delay__parameterized0__783: delay__parameterized0
reg__5754: reg__5754
xbip_pipe_v3_0_6_viv__parameterized3__472: xbip_pipe_v3_0_6_viv__parameterized3
reg__9903: reg__7765
delay__parameterized6__115: delay__parameterized6
delay__parameterized30__126: delay__parameterized30
reg__9197: reg__23
reg__8883: reg__6
xbip_pipe_v3_0_6_viv__parameterized3__966: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized13__30: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized30__60: delay__parameterized30
reg__2306: reg__2306
xbip_pipe_v3_0_6_viv__parameterized72__11: xbip_pipe_v3_0_6_viv__parameterized72
delay__parameterized9__47: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized35__92: xbip_pipe_v3_0_6_viv__parameterized35
xbip_pipe_v3_0_6_viv__parameterized51__29: xbip_pipe_v3_0_6_viv__parameterized51
keep__803: keep__2
reg__6141: reg__6141
logic__3614: logic__352
reg__8932: reg__25
xbip_pipe_v3_0_6_viv__parameterized27__27: xbip_pipe_v3_0_6_viv__parameterized27
xbip_pipe_v3_0_6_viv__parameterized23__6: xbip_pipe_v3_0_6_viv__parameterized23
xbip_pipe_v3_0_6_viv__parameterized1__71: xbip_pipe_v3_0_6_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized11__230: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized21__35: delay__parameterized21
xbip_pipe_v3_0_6_viv__parameterized43__1: xbip_pipe_v3_0_6_viv__parameterized43
delay__parameterized0__580: delay__parameterized0
delay__parameterized30__93: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized64__18: xbip_pipe_v3_0_6_viv__parameterized64
xbip_pipe_v3_0_6_viv__parameterized3__708: xbip_pipe_v3_0_6_viv__parameterized3
logic__1938: logic__198
delay__parameterized6__45: delay__parameterized6
reg__1792: reg__1792
logic__3755: logic__194
logic__3434: logic__287
logic__2180: logic__163
L3_up_L2_WEIGHTS_28_rom: L3_up_L2_WEIGHTS_28_rom
reg__4346: reg__4346
L2_up_L1_WEIGHTS_24: L2_up_L1_WEIGHTS_24
muxpart__256: muxpart__5
xbip_pipe_v3_0_6_viv__parameterized3__355: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized9__119: xbip_pipe_v3_0_6_viv__parameterized9
logic__4879: logic__289
delay__parameterized17__47: delay__parameterized17
reg__3911: reg__3911
delay__parameterized23__61: delay__parameterized23
delay__parameterized29__95: delay__parameterized29
reg__3483: reg__3483
reg__864: reg__864
reg__3630: reg__3630
logic__5650: logic__57
align_add_dsp48e1_sgl__28: align_add_dsp48e1_sgl
reg__2003: reg__2003
delay__parameterized16__113: delay__parameterized16
logic__4166: logic__222
xbip_pipe_v3_0_6_viv__parameterized11__121: xbip_pipe_v3_0_6_viv__parameterized11
logic__1623: logic__1623
carry_chain__parameterized5__1: carry_chain__parameterized5
reg__2349: reg__2349
xbip_pipe_v3_0_6_viv__parameterized31__131: xbip_pipe_v3_0_6_viv__parameterized31
logic__3891: logic__336
delay__parameterized15__151: delay__parameterized15
reg__591: reg__591
reg__4: reg__4
carry_chain__parameterized5__48: carry_chain__parameterized5
case__864: case__3
delay__43: delay
reg__3880: reg__3880
delay__parameterized0__396: delay__parameterized0
logic__1752: logic__349
reg__2610: reg__2610
delay__parameterized30__22: delay__parameterized30
keep__470: keep__3
xbip_pipe_v3_0_6_viv__parameterized3__520: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized6__62: delay__parameterized6
logic__2979: logic__408
logic__5227: logic__79
reg__9151: reg__4
delay__parameterized0__131: delay__parameterized0
logic__5112: logic__208
logic__4926: logic__289
logic__2472: logic__374
reg__8428: reg__10
reg__2031: reg__2031
delay__parameterized24__17: delay__parameterized24
logic__4841: logic__270
case__866: case__1
reg__2432: reg__2432
xbip_pipe_v3_0_6_viv__parameterized15__13: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized33__112: delay__parameterized33
case__1053: case__21
muxpart__94: muxpart__94
logic__5592: logic__236
logic__3895: logic__321
reg__2901: reg__2901
reg__8687: reg__4
xbip_pipe_v3_0_6_viv__parameterized3__293: xbip_pipe_v3_0_6_viv__parameterized3
reg__125: reg__125
delay__parameterized13__11: delay__parameterized13
logic__5681: logic__1099
delay__parameterized30__40: delay__parameterized30
reg__3854: reg__3854
xbip_pipe_v3_0_6_viv__parameterized7__60: xbip_pipe_v3_0_6_viv__parameterized7
muxpart__23: muxpart__23
reg__893: reg__893
reg__7633: reg__7633
compare_gt__parameterized0: compare_gt__parameterized0
reg__8778: reg__27
logic__2939: logic__199
logic__2381: logic__352
reg__3932: reg__3932
compare_eq_im__parameterized0__13: compare_eq_im__parameterized0
delay__parameterized8__29: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized3__747: xbip_pipe_v3_0_6_viv__parameterized3
logic__4927: logic__288
case__822: case__15
logic__5482: logic__210
delay__parameterized0__941: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized43__62: xbip_pipe_v3_0_6_viv__parameterized43
logic__4822: logic__312
reg__5305: reg__5305
reg__3832: reg__3832
reg__9759: reg__26
reg__5961: reg__5961
xbip_pipe_v3_0_6_viv__parameterized47__18: xbip_pipe_v3_0_6_viv__parameterized47
logic__1796: logic__230
reg__4629: reg__4629
logic__5109: logic__211
delay__parameterized43__16: delay__parameterized43
case__184: case__4
reg__1698: reg__1698
reg__5336: reg__5336
xbip_pipe_v3_0_6_viv__parameterized43__65: xbip_pipe_v3_0_6_viv__parameterized43
logic__3541: logic__212
delay__parameterized36__5: delay__parameterized36
reg__7824: reg__7824
reg__6126: reg__6126
logic__5304: logic__220
xbip_pipe_v3_0_6_viv__parameterized3__1126: xbip_pipe_v3_0_6_viv__parameterized3
reg__8660: reg__6
xbip_pipe_v3_0_6_viv__parameterized3__774: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized55__27: xbip_pipe_v3_0_6_viv__parameterized55
delay__parameterized30__121: delay__parameterized30
reg__2397: reg__2397
reg__7412: reg__7412
reg__707: reg__707
xbip_pipe_v3_0_6_viv__parameterized68__8: xbip_pipe_v3_0_6_viv__parameterized68
reg__6885: reg__6885
reg__2190: reg__2190
reg__6763: reg__6763
delay__parameterized19__12: delay__parameterized19
xbip_pipe_v3_0_6_viv__parameterized43__56: xbip_pipe_v3_0_6_viv__parameterized43
reg__1903: reg__1903
xbip_pipe_v3_0_6_viv__parameterized13__25: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized0__112: delay__parameterized0
reg__8736: reg__9
reg__2775: reg__2775
reg__3488: reg__3488
reg__1776: reg__1776
delay__parameterized0__51: delay__parameterized0
reg__478: reg__478
logic__4095: logic__288
delay__parameterized15__105: delay__parameterized15
reg__8070: reg__8070
reg__6621: reg__6621
reg__7759: reg__7759
flt_mult__31: flt_mult
delay__parameterized8__76: delay__parameterized8
reg__9249: reg__18
case__55: case__55
datapath__494: datapath__2
L2_up_L1_WEIGHTS_32_rom: L2_up_L1_WEIGHTS_32_rom
L2_up_L1_WEIGHTS_19: L2_up_L1_WEIGHTS_19
reg__868: reg__868
reg__6545: reg__6545
flt_add_exp_sp__28: flt_add_exp_sp
reg__7778: reg__7778
xbip_pipe_v3_0_6_viv__parameterized11__78: xbip_pipe_v3_0_6_viv__parameterized11
reg__2908: reg__2908
xbip_pipe_v3_0_6_viv__parameterized3__1231: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__1023: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized29__98: xbip_pipe_v3_0_6_viv__parameterized29
reg__8117: reg__8117
delay__parameterized0__400: delay__parameterized0
reg__1717: reg__1717
extrom__136: extrom__136
xbip_pipe_v3_0_6_viv__parameterized45__24: xbip_pipe_v3_0_6_viv__parameterized45
delay__parameterized30__86: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized7__110: xbip_pipe_v3_0_6_viv__parameterized7
reg__4210: reg__4210
logic__4055: logic__267
case__619: case__24
case__913: case__22
reg__1954: reg__1954
delay__parameterized9__205: delay__parameterized9
reg__5470: reg__5470
xbip_pipe_v3_0_6_viv__parameterized7__27: xbip_pipe_v3_0_6_viv__parameterized7
logic__3095: logic__56
logic__3339: logic__288
reg__2014: reg__2014
reg__3822: reg__3822
xbip_pipe_v3_0_6_viv__parameterized7__85: xbip_pipe_v3_0_6_viv__parameterized7
datapath__74: datapath__14
reg__1497: reg__1497
logic__5053: logic__176
delay__parameterized22__29: delay__parameterized22
reg__4230: reg__4230
xbip_pipe_v3_0_6_viv__parameterized19__9: xbip_pipe_v3_0_6_viv__parameterized19
reg__7002: reg__7002
reg__7090: reg__7090
reg__2993: reg__2993
xbip_pipe_v3_0_6_viv__parameterized3__865: xbip_pipe_v3_0_6_viv__parameterized3
reg__8655: reg__4
reg__2746: reg__2746
logic__4102: logic__267
reg__8003: reg__8003
reg__4994: reg__4994
reg__7461: reg__7461
datapath__105: datapath
reg__7356: reg__7356
delay__parameterized14__16: delay__parameterized14
reg__202: reg__202
reg__3070: reg__3070
reg__8121: reg__8121
delay__parameterized0__907: delay__parameterized0
delay__parameterized5__186: delay__parameterized5
reg__505: reg__505
reg__6320: reg__6320
muxpart__462: muxpart__4
xbip_pipe_v3_0_6_viv__parameterized3__559: xbip_pipe_v3_0_6_viv__parameterized3
reg__9176: reg__26
logic__2721: logic__171
reg__9846: reg__3
xbip_pipe_v3_0_6_viv__parameterized35__88: xbip_pipe_v3_0_6_viv__parameterized35
reg__5274: reg__5274
delay__48: delay
delay__parameterized0__837: delay__parameterized0
delay__parameterized20__85: delay__parameterized20
compare__1: compare
muxpart__221: muxpart__7
logic__5046: logic__198
flt_div_mant_addsub__parameterized0__6: flt_div_mant_addsub__parameterized0
delay__parameterized30__208: delay__parameterized30
reg__2180: reg__2180
xbip_pipe_v3_0_6_viv__parameterized3__766: xbip_pipe_v3_0_6_viv__parameterized3
logic__3436: logic__270
reg__8667: reg__8
keep__841: keep
muxpart__382: muxpart__10
keep__576: keep__3
logic__2437: logic__335
delay__parameterized6__166: delay__parameterized6
delay__parameterized4__164: delay__parameterized4
delay__parameterized35__27: delay__parameterized35
logic__3289: logic__291
logic__4291: logic__352
logic__4636: logic__22
logic__1934: logic__202
reg__6459: reg__6459
reg__6280: reg__6280
flt_dec_op_lat__12: flt_dec_op_lat
dsp48e1_wrapper__7: dsp48e1_wrapper
logic__2732: logic__97
reg__2467: reg__2467
logic__1216: logic__1216
delay__parameterized30__222: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized55__21: xbip_pipe_v3_0_6_viv__parameterized55
reg__3529: reg__3529
xbip_pipe_v3_0_6_viv__parameterized33__98: xbip_pipe_v3_0_6_viv__parameterized33
reg__6715: reg__6715
delay__parameterized33__115: delay__parameterized33
reg__8990: reg__6
reg__7990: reg__7990
keep__399: keep__2
reg__5510: reg__5510
logic__4992: logic__100
xbip_pipe_v3_0_6_viv__parameterized53__24: xbip_pipe_v3_0_6_viv__parameterized53
special_detect__47: special_detect
reg__9776: reg__13
reg__3767: reg__3767
xbip_pipe_v3_0_6_viv__parameterized11__225: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized55__123: xbip_pipe_v3_0_6_viv__parameterized55
delay__parameterized19__8: delay__parameterized19
xbip_pipe_v3_0_6_viv__parameterized47__95: xbip_pipe_v3_0_6_viv__parameterized47
reg__3734: reg__3734
dsp48e1_wrapper__parameterized3__17: dsp48e1_wrapper__parameterized3
logic__1272: logic__1272
logic__2537: logic__307
reg__3703: reg__3703
reg__6925: reg__6925
xbip_pipe_v3_0_6_viv__parameterized17__78: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized55__58: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized11__214: xbip_pipe_v3_0_6_viv__parameterized11
reg__6147: reg__6147
delay__parameterized33__38: delay__parameterized33
datapath__410: datapath__1
reg__8505: reg__3
reg__2442: reg__2442
keep__942: keep__3
reg__6661: reg__6661
reg__9142: reg__19
delay__parameterized6__5: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized11__234: xbip_pipe_v3_0_6_viv__parameterized11
L2_up_L1_WEIGHTS_27: L2_up_L1_WEIGHTS_27
xbip_pipe_v3_0_6_viv__parameterized3__478: xbip_pipe_v3_0_6_viv__parameterized3
case__796: case__22
special_detect__parameterized0__29: special_detect__parameterized0
reg__1550: reg__1550
logic__745: logic__745
logic__5305: logic__214
xbip_pipe_v3_0_6_viv__parameterized9__11: xbip_pipe_v3_0_6_viv__parameterized9
compare_eq_im__parameterized0__46: compare_eq_im__parameterized0
xbip_pipe_v3_0_6_viv__parameterized11__136: xbip_pipe_v3_0_6_viv__parameterized11
reg__2157: reg__2157
xbip_pipe_v3_0_6_viv__parameterized13__68: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized30__65: delay__parameterized30
reg__2020: reg__2020
delay__parameterized9__82: delay__parameterized9
reg__2952: reg__2952
case__915: case__20
logic__5414: logic__404
keep__863: keep__2
reg__5580: reg__5580
reg__7995: reg__7995
delay__parameterized15__97: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized9__49: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized35__37: xbip_pipe_v3_0_6_viv__parameterized35
muxpart__304: muxpart
reg__3499: reg__3499
reg__9033: reg__30
keep__921: keep__10
xbip_pipe_v3_0_6_viv__parameterized31__38: xbip_pipe_v3_0_6_viv__parameterized31
logic__3889: logic__339
xbip_pipe_v3_0_6_viv__parameterized35__15: xbip_pipe_v3_0_6_viv__parameterized35
compare_eq_im__24: compare_eq_im
logic__1937: logic__199
reg__3338: reg__3338
reg__8582: reg__27
delay__parameterized3__17: delay__parameterized3
xbip_pipe_v3_0_6_viv__parameterized27__19: xbip_pipe_v3_0_6_viv__parameterized27
delay__parameterized27__55: delay__parameterized27
L2_up_L1_WEIGHTS_26: L2_up_L1_WEIGHTS_26
reg__5298: reg__5298
delay__parameterized0__782: delay__parameterized0
logic__4984: logic__163
xbip_pipe_v3_0_6_viv__parameterized49__183: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized9__86: delay__parameterized9
reg__3936: reg__3936
reg__140: reg__140
logic__4782: logic__79
delay__parameterized0__461: delay__parameterized0
reg__5282: reg__5282
logic__5222: logic__94
reg__9601: reg__11
reg__4763: reg__4763
reg__3225: reg__3225
reg__287: reg__287
logic__2668: logic__285
reg__3707: reg__3707
case__328: case__26
xbip_pipe_v3_0_6_viv__parameterized11__59: xbip_pipe_v3_0_6_viv__parameterized11
flt_add_dsp__16: flt_add_dsp
reg__7338: reg__7338
logic__1638: logic__285
reg__1653: reg__1653
reg__9202: reg__6
flt_dec_op__3: flt_dec_op
logic__579: logic__579
delay__parameterized15__18: delay__parameterized15
keep__585: keep__2
logic__1853: logic__56
delay__parameterized30__151: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized33__66: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized11__213: xbip_pipe_v3_0_6_viv__parameterized11
reg__4117: reg__4117
L2_up_L1_WEIGHTS_16: L2_up_L1_WEIGHTS_16
delay__parameterized9__42: delay__parameterized9
delay__parameterized16__81: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized3__346: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized29__87: xbip_pipe_v3_0_6_viv__parameterized29
logic__5229: logic__77
logic__1897: logic__289
reg__5763: reg__5763
delay__parameterized0__20: delay__parameterized0
case__247: case__9
reg__1232: reg__1232
L2_up_L1_WEIGHTS_77_rom: L2_up_L1_WEIGHTS_77_rom
reg__9864: reg__7
reg__1576: reg__1576
reg__8260: reg__4
reg__5033: reg__5033
xbip_pipe_v3_0_6_viv__parameterized3__558: xbip_pipe_v3_0_6_viv__parameterized3
reg__105: reg__105
delay__parameterized37__32: delay__parameterized37
xbip_pipe_v3_0_6_viv__parameterized11__284: xbip_pipe_v3_0_6_viv__parameterized11
reg__4213: reg__4213
delay__parameterized7__58: delay__parameterized7
logic__3894: logic__326
case__1036: case__8
reg__1065: reg__1065
reg__1423: reg__1423
delay__parameterized0__483: delay__parameterized0
datapath__34: datapath__34
carry_chain__parameterized5__36: carry_chain__parameterized5
logic__3920: logic__397
logic__22: logic__22
reg__4291: reg__4291
delay__54: delay
reg__8779: reg__26
reg__1856: reg__1856
keep__976: keep__17
reg__955: reg__955
logic__5114: logic__206
reg__8427: reg__11
xbip_pipe_v3_0_6_viv__parameterized73: xbip_pipe_v3_0_6_viv__parameterized73
logic__3084: logic__94
keep__594: keep__3
logic__4440: logic__56
DNN_up_fadd_32ns_hbi__31: DNN_up_fadd_32ns_hbi
delay__parameterized37__31: delay__parameterized37
delay__parameterized0__161: delay__parameterized0
reg__9691: reg__6
reg__5803: reg__5803
xbip_pipe_v3_0_6_viv__parameterized3__663: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized21__5: xbip_pipe_v3_0_6_viv__parameterized21
case__557: case__26
datapath__409: datapath__2
xbip_pipe_v3_0_6_viv__parameterized3__325: xbip_pipe_v3_0_6_viv__parameterized3
flt_mult_exp: flt_mult_exp
xbip_pipe_v3_0_6_viv__parameterized64__20: xbip_pipe_v3_0_6_viv__parameterized64
reg__4059: reg__4059
reg__5780: reg__5780
logic__3783: logic__76
reg__1773: reg__1773
reg__638: reg__638
delay__31: delay
reg__7542: reg__7542
reg__5712: reg__5712
reg__8266: reg__28
case__413: case__12
reg__2369: reg__2369
xbip_pipe_v3_0_6_viv__parameterized11__40: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized7__209: xbip_pipe_v3_0_6_viv__parameterized7
logic__4395: logic__208
reg__5157: reg__5157
xbip_pipe_v3_0_6_viv__parameterized3__348: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized49__74: xbip_pipe_v3_0_6_viv__parameterized49
reg__7295: reg__7295
case__937: case__20
logic__4081: logic__327
delay__parameterized0__75: delay__parameterized0
extrom__25: extrom__25
delay__parameterized0__126: delay__parameterized0
muxpart__448: muxpart__7
reg__7533: reg__7533
xbip_pipe_v3_0_6_viv__parameterized3__850: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__529: delay__parameterized0
keep__840: keep__1
reg__5592: reg__5592
reg__4667: reg__4667
reg__2860: reg__2860
special_detect__parameterized0__13: special_detect__parameterized0
logic__4503: logic__100
DNN_up_ap_fadd_3_full_dsp_32__18: DNN_up_ap_fadd_3_full_dsp_32
reg__7471: reg__7471
reg__6979: reg__6979
reg__6418: reg__6418
reg__7431: reg__7431
delay__parameterized13__32: delay__parameterized13
reg__2183: reg__2183
fix_mult_dsp48e1_sgl__12: fix_mult_dsp48e1_sgl
xbip_pipe_v3_0_6_viv__parameterized17__15: xbip_pipe_v3_0_6_viv__parameterized17
reg__9161: reg__23
delay__parameterized20__33: delay__parameterized20
logic__771: logic__771
reg__3372: reg__3372
delay__parameterized9__1: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized3__1237: xbip_pipe_v3_0_6_viv__parameterized3
floating_point_v7_1_8_viv__parameterized7: floating_point_v7_1_8_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized3__1024: xbip_pipe_v3_0_6_viv__parameterized3
reg__2781: reg__2781
reg__5255: reg__5255
reg__5661: reg__5661
delay__parameterized17__32: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized3__578: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized43__28: delay__parameterized43
reg__7694: reg__7694
reg__5131: reg__5131
xbip_pipe_v3_0_6_viv__parameterized37__48: xbip_pipe_v3_0_6_viv__parameterized37
xbip_pipe_v3_0_6_viv__parameterized3__228: xbip_pipe_v3_0_6_viv__parameterized3
reg__8446: reg__1
xbip_pipe_v3_0_6_viv__parameterized15__111: xbip_pipe_v3_0_6_viv__parameterized15
reg__2602: reg__2602
logic__3704: logic__76
compare_eq_im__parameterized1__64: compare_eq_im__parameterized1
signinv__18: signinv
keep__832: keep__3
muxpart__384: muxpart__8
delay__parameterized0__422: delay__parameterized0
delay__parameterized0__592: delay__parameterized0
reg__3762: reg__3762
reg__5715: reg__5715
muxpart__388: muxpart__6
xbip_pipe_v3_0_6_viv__parameterized13__50: xbip_pipe_v3_0_6_viv__parameterized13
extrom__154: extrom__154
floating_point_v7_1_8__parameterized1__12: floating_point_v7_1_8__parameterized1
logic__781: logic__781
datapath__2: datapath__2
delay__parameterized0__606: delay__parameterized0
reg__2568: reg__2568
logic__1243: logic__1243
flt_mult_round__5: flt_mult_round
xbip_pipe_v3_0_6_viv__parameterized55__26: xbip_pipe_v3_0_6_viv__parameterized55
delay__parameterized19__2: delay__parameterized19
delay__parameterized43__4: delay__parameterized43
delay__parameterized4__10: delay__parameterized4
reg__3382: reg__3382
keep__153: keep__2
logic__3119: logic__220
case__979: case__16
xbip_pipe_v3_0_6_viv__parameterized77: xbip_pipe_v3_0_6_viv__parameterized77
align_add_dsp48e1_sgl__9: align_add_dsp48e1_sgl
reg__793: reg__793
reg__3343: reg__3343
logic__3274: logic__339
xbip_pipe_v3_0_6_viv__parameterized35__91: xbip_pipe_v3_0_6_viv__parameterized35
datapath__569: datapath__12
xbip_pipe_v3_0_6_viv__parameterized41__1: xbip_pipe_v3_0_6_viv__parameterized41
reg__2491: reg__2491
logic__4825: logic__306
xbip_pipe_v3_0_6_viv__parameterized68__13: xbip_pipe_v3_0_6_viv__parameterized68
logic__3016: logic__289
logic__3707: logic__56
logic__5042: logic__202
xbip_pipe_v3_0_6_viv__parameterized35__57: xbip_pipe_v3_0_6_viv__parameterized35
reg__4319: reg__4319
reg__5664: reg__5664
case__66: case__66
delay__parameterized0__19: delay__parameterized0
reg__3316: reg__3316
xbip_pipe_v3_0_6_viv__parameterized3__1089: xbip_pipe_v3_0_6_viv__parameterized3
logic__2251: logic__191
reg__7854: reg__7854
case__950: case__7
reg__1888: reg__1888
reg__1004: reg__1004
reg__5669: reg__5669
reg__6469: reg__6469
delay__parameterized15__86: delay__parameterized15
L2_up_L1_WEIGHTS_76_rom: L2_up_L1_WEIGHTS_76_rom
reg__4754: reg__4754
delay__parameterized16__21: delay__parameterized16
reg__7962: reg__7962
reg__7868: reg__7868
xbip_pipe_v3_0_6_viv__parameterized7__184: xbip_pipe_v3_0_6_viv__parameterized7
reg__6760: reg__6760
logic__2760: logic__237
reg__4272: reg__4272
reg__2248: reg__2248
reg__6040: reg__6040
keep__102: keep__1
xbip_pipe_v3_0_6_viv__parameterized3__1022: xbip_pipe_v3_0_6_viv__parameterized3
logic__4880: logic__288
logic__1890: logic__306
reg__6163: reg__6163
reg__5989: reg__5989
logic__4307: logic__301
xbip_pipe_v3_0_6_viv__parameterized7__223: xbip_pipe_v3_0_6_viv__parameterized7
logic__4038: logic__308
xbip_pipe_v3_0_6_viv__parameterized43__48: xbip_pipe_v3_0_6_viv__parameterized43
L2_up_L1_WEIGHTS_99: L2_up_L1_WEIGHTS_99
L3_up_L2_WEIGHTS_37_rom: L3_up_L2_WEIGHTS_37_rom
delay__parameterized18__98: delay__parameterized18
delay__parameterized0__95: delay__parameterized0
delay__parameterized0__404: delay__parameterized0
logic__3489: logic__176
reg__822: reg__822
logic__3385: logic__289
logic__3017: logic__288
reg__6831: reg__6831
logic__2081: logic__207
reg__1712: reg__1712
flt_mult_round__16: flt_mult_round
reg__2902: reg__2902
reg__8173: reg__8173
reg__4926: reg__4926
reg__5267: reg__5267
xbip_pipe_v3_0_6_viv__parameterized64__14: xbip_pipe_v3_0_6_viv__parameterized64
xbip_pipe_v3_0_6_viv__parameterized23__15: xbip_pipe_v3_0_6_viv__parameterized23
dsp48e1_wrapper__parameterized3__26: dsp48e1_wrapper__parameterized3
logic__2056: logic__263
reg__6739: reg__6739
xbip_pipe_v3_0_6_viv__parameterized11__7: xbip_pipe_v3_0_6_viv__parameterized11
logic__2417: logic__398
fix_mult__32: fix_mult
reg__4067: reg__4067
L2_up_L1_WEIGHTS_31: L2_up_L1_WEIGHTS_31
reg__4472: reg__4472
reg__2731: reg__2731
delay__parameterized36__137: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized11__302: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized20__82: delay__parameterized20
reg__8368: reg__1
logic__1895: logic__291
keep__977: keep__16
reg__203: reg__203
delay__parameterized11__39: delay__parameterized11
logic__2800: logic__158
L2_up_L1_WEIGHTS_71_rom: L2_up_L1_WEIGHTS_71_rom
logic__4817: logic__336
reg__6749: reg__6749
case__11: case__11
special_detect__parameterized0__64: special_detect__parameterized0
compare_eq_im__5: compare_eq_im
delay__parameterized6__117: delay__parameterized6
case__51: case__51
carry_chain__parameterized4__13: carry_chain__parameterized4
reg__9034: reg__29
xbip_pipe_v3_0_6_viv__parameterized17__161: xbip_pipe_v3_0_6_viv__parameterized17
logic__2727: logic__143
delay__parameterized4__13: delay__parameterized4
delay__parameterized4__43: delay__parameterized4
logic__578: logic__578
lead_zero_encode_shift__29: lead_zero_encode_shift
xbip_pipe_v3_0_6_viv__parameterized15__134: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized30__178: delay__parameterized30
case__556: case__27
xbip_pipe_v3_0_6_viv__parameterized49__200: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized17__91: delay__parameterized17
reg__3658: reg__3658
delay__parameterized0__302: delay__parameterized0
reg__2891: reg__2891
reg__7762: reg__7762
xbip_pipe_v3_0_6_viv__parameterized49__86: xbip_pipe_v3_0_6_viv__parameterized49
flt_mult_round__27: flt_mult_round
delay__parameterized30__29: delay__parameterized30
reg__1581: reg__1581
xbip_pipe_v3_0_6_viv__parameterized3__896: xbip_pipe_v3_0_6_viv__parameterized3
reg__449: reg__449
datapath__215: datapath__9
L2_up_L1_WEIGHTS_32: L2_up_L1_WEIGHTS_32
delay__parameterized0__385: delay__parameterized0
logic__1242: logic__1242
xbip_pipe_v3_0_6_viv__parameterized49__69: xbip_pipe_v3_0_6_viv__parameterized49
reg__4184: reg__4184
xbip_pipe_v3_0_6_viv__parameterized9__122: xbip_pipe_v3_0_6_viv__parameterized9
flt_round_dsp_opt_full__16: flt_round_dsp_opt_full
reg__5909: reg__5909
case__936: case__21
delay__parameterized23__3: delay__parameterized23
reg__9175: reg__27
flt_round_dsp_opt_full__26: flt_round_dsp_opt_full
reg__5757: reg__5757
reg__7038: reg__7038
muxpart__111: muxpart__111
reg__984: reg__984
delay__parameterized9__190: delay__parameterized9
delay__parameterized20__65: delay__parameterized20
reg__5074: reg__5074
reg__8033: reg__8033
logic__1039: logic__1039
datapath__312: datapath__14
logic__1830: logic__171
reg__6950: reg__6950
dsp48e1_wrapper__parameterized3__8: dsp48e1_wrapper__parameterized3
reg__2270: reg__2270
logic__2864: logic__195
delay__parameterized9__178: delay__parameterized9
reg__1447: reg__1447
xbip_pipe_v3_0_6_viv__parameterized51__33: xbip_pipe_v3_0_6_viv__parameterized51
reg__3255: reg__3255
carry_chain__parameterized2__7: carry_chain__parameterized2
delay__parameterized15__120: delay__parameterized15
logic__2716: logic__176
logic__4562: logic__287
delay__parameterized16__15: delay__parameterized16
special_detect__parameterized0__5: special_detect__parameterized0
reg__3298: reg__3298
xbip_pipe_v3_0_6_viv__parameterized41__32: xbip_pipe_v3_0_6_viv__parameterized41
keep__712: keep__3
xbip_pipe_v3_0_6_viv__parameterized11__74: xbip_pipe_v3_0_6_viv__parameterized11
logic__3828: logic__200
logic__2707: logic__200
logic__3421: logic__321
case__43: case__43
delay__parameterized6__34: delay__parameterized6
reg__6596: reg__6596
delay__parameterized18__168: delay__parameterized18
reg__1223: reg__1223
logic__2682: logic__245
fix_mult_dsp48e1_sgl__27: fix_mult_dsp48e1_sgl
reg__3301: reg__3301
delay__parameterized5__182: delay__parameterized5
logic__2412: logic__285
logic__3014: logic__291
xbip_pipe_v3_0_6_viv__parameterized3__209: xbip_pipe_v3_0_6_viv__parameterized3
logic__3857: logic__78
lead_zero_encode_shift__24: lead_zero_encode_shift
logic__2176: logic__176
logic__2795: logic__176
reg__4865: reg__4865
reg__7277: reg__7277
reg__4678: reg__4678
DNN_up_fmul_32ns_ibs__2: DNN_up_fmul_32ns_ibs
delay__parameterized18__79: delay__parameterized18
dsp48e1_wrapper__parameterized3__16: dsp48e1_wrapper__parameterized3
reg__2694: reg__2694
logic__1410: logic__1410
delay__parameterized26__30: delay__parameterized26
logic__1940: logic__196
xbip_pipe_v3_0_6_viv__parameterized3__550: xbip_pipe_v3_0_6_viv__parameterized3
case__715: case__29
muxpart__348: muxpart
case__220: case__17
delay__parameterized23__2: delay__parameterized23
reg__7736: reg__7736
logic__4956: logic__212
xbip_pipe_v3_0_6_viv__parameterized31__150: xbip_pipe_v3_0_6_viv__parameterized31
reg__6125: reg__6125
reg__6421: reg__6421
reg__8367: reg__2
case__224: case__13
logic__2285: logic__285
logic__990: logic__990
delay__parameterized38__4: delay__parameterized38
xbip_pipe_v3_0_6_viv__parameterized31__4: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized39__24: xbip_pipe_v3_0_6_viv__parameterized39
keep__738: keep__1
keep__105: keep__2
reg__2132: reg__2132
logic__3349: logic__404
logic__3951: logic__291
xbip_pipe_v3_0_6_viv__parameterized13__47: xbip_pipe_v3_0_6_viv__parameterized13
logic__5044: logic__200
delay__parameterized6__155: delay__parameterized6
muxpart__37: muxpart__37
xbip_pipe_v3_0_6_viv__parameterized17__209: xbip_pipe_v3_0_6_viv__parameterized17
reg__298: reg__298
reg__49: reg__49
case__135: case__135
case__806: case__12
delay__parameterized0__853: delay__parameterized0
reg__5236: reg__5236
logic__3483: logic__194
delay__parameterized37__3: delay__parameterized37
logic__1297: logic__1297
reg__514: reg__514
delay__parameterized9__160: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized9__33: xbip_pipe_v3_0_6_viv__parameterized9
extrom__141: extrom__141
delay__parameterized30__16: delay__parameterized30
reg__8568: reg__23
xbip_pipe_v3_0_6_viv__parameterized13__93: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized3__24: delay__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__353: xbip_pipe_v3_0_6_viv__parameterized3
logic__4813: logic__349
reg__6622: reg__6622
delay__parameterized5__139: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized11__303: xbip_pipe_v3_0_6_viv__parameterized11
reg__6756: reg__6756
logic__3823: logic__205
align_add_dsp48e1_sgl__18: align_add_dsp48e1_sgl
reg__5201: reg__5201
delay__parameterized36__140: delay__parameterized36
case__79: case__79
logic__2037: logic__97
delay__parameterized5__95: delay__parameterized5
reg__712: reg__712
reg__2555: reg__2555
delay__parameterized9__214: delay__parameterized9
logic__4980: logic__176
logic__4254: logic__312
delay__parameterized17__4: delay__parameterized17
logic__4826: logic__303
reg__9356: reg__6
reg__5912: reg__5912
delay__39: delay
reg__8262: reg__18
reg__8412: reg__3
reg__6513: reg__6513
logic__1409: logic__1409
reg__7761: reg__7761
keep__609: keep__8
delay__parameterized21__1: delay__parameterized21
reg__2125: reg__2125
reg__7170: reg__7170
reg__7192: reg__7192
L3_up_L2_WEIGHTS_6_rom: L3_up_L2_WEIGHTS_6_rom
reg__6709: reg__6709
logic__2677: logic__256
reg__9716: reg__9
reg__2438: reg__2438
datapath__437: datapath__8
keep__713: keep__2
xbip_pipe_v3_0_6_viv__parameterized3__1236: xbip_pipe_v3_0_6_viv__parameterized3
reg__3234: reg__3234
reg__5870: reg__5870
logic__4666: logic__209
xbip_pipe_v3_0_6_viv__parameterized37__46: xbip_pipe_v3_0_6_viv__parameterized37
reg: reg
xbip_pipe_v3_0_6_viv__parameterized9__89: xbip_pipe_v3_0_6_viv__parameterized9
reg__7838: reg__7838
logic__4637: logic__18
reg__106: reg__106
reg__9442: reg__7
logic__4860: logic__349
delay__parameterized0__63: delay__parameterized0
delay__parameterized0__147: delay__parameterized0
delay__parameterized2__24: delay__parameterized2
reg__9653: reg__1
reg__6915: reg__6915
reg__6645: reg__6645
reg__3418: reg__3418
xbip_pipe_v3_0_6_viv__parameterized11__309: xbip_pipe_v3_0_6_viv__parameterized11
reg__2054: reg__2054
dsp48e1_wrapper__parameterized0__3: dsp48e1_wrapper__parameterized0
reg__2738: reg__2738
reg__4343: reg__4343
reg__6766: reg__6766
reg__3207: reg__3207
delay__parameterized22__30: delay__parameterized22
xbip_pipe_v3_0_6_viv__parameterized23__5: xbip_pipe_v3_0_6_viv__parameterized23
reg__4097: reg__4097
delay__parameterized26__14: delay__parameterized26
delay__parameterized0__93: delay__parameterized0
norm_and_round_dsp48e1_sgl__14: norm_and_round_dsp48e1_sgl
reg__8285: reg__27
reg__3144: reg__3144
reg__1182: reg__1182
delay__parameterized17__71: delay__parameterized17
reg__6353: reg__6353
reg__8777: reg__28
logic__2589: logic__198
logic__2384: logic__339
xbip_pipe_v3_0_6_viv__parameterized3__285: xbip_pipe_v3_0_6_viv__parameterized3
logic__4922: logic__301
reg__6673: reg__6673
reg__481: reg__481
logic__454: logic__454
delay__parameterized30__202: delay__parameterized30
delay__parameterized0__740: delay__parameterized0
datapath__568: datapath__13
xbip_pipe_v3_0_6_viv__parameterized49__201: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized13__11: xbip_pipe_v3_0_6_viv__parameterized13
reg__9758: reg__27
logic__4168: logic__220
xbip_pipe_v3_0_6_viv__parameterized17__167: xbip_pipe_v3_0_6_viv__parameterized17
reg__9814: reg__4
xbip_pipe_v3_0_6_viv__parameterized7__59: xbip_pipe_v3_0_6_viv__parameterized7
reg__9800: reg__21
delay__parameterized5__102: delay__parameterized5
flt_dec_op__14: flt_dec_op
logic__3125: logic__209
logic__3451: logic__250
reg__7937: reg__7937
logic__1038: logic__1038
xbip_pipe_v3_0_6_viv__parameterized47__86: xbip_pipe_v3_0_6_viv__parameterized47
logic__3496: logic__148
reg__4306: reg__4306
delay__parameterized9__193: delay__parameterized9
reg__4963: reg__4963
xbip_pipe_v3_0_6_viv__parameterized15__117: xbip_pipe_v3_0_6_viv__parameterized15
logic__5058: logic__171
reg__8164: reg__8164
case__149: case__28
reg__6268: reg__6268
delay__parameterized14__24: delay__parameterized14
reg__3838: reg__3838
reg__6219: reg__6219
logic__4396: logic__207
reg__4721: reg__4721
case__464: case__29
delay__parameterized0__662: delay__parameterized0
reg__7376: reg__7376
compare_eq_im__parameterized1__38: compare_eq_im__parameterized1
delay__parameterized0__554: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized1__39: xbip_pipe_v3_0_6_viv__parameterized1
logic__4921: logic__302
delay__parameterized5__66: delay__parameterized5
reg__83: reg__83
keep__939: keep__2
reg__3897: reg__3897
reg__3532: reg__3532
xbip_pipe_v3_0_6_viv__parameterized33__27: xbip_pipe_v3_0_6_viv__parameterized33
logic__3953: logic__289
delay__parameterized37__17: delay__parameterized37
xbip_pipe_v3_0_6_viv__21: xbip_pipe_v3_0_6_viv
muxpart__230: muxpart__10
reg__2354: reg__2354
logic__2726: logic__148
delay__parameterized31__19: delay__parameterized31
delay__parameterized30__129: delay__parameterized30
delay__parameterized5__42: delay__parameterized5
reg__3694: reg__3694
logic__1829: logic__172
flt_div_mant_addsub__parameterized0__9: flt_div_mant_addsub__parameterized0
reg__7381: reg__7381
datapath__338: datapath__5
reg__671: reg__671
xbip_pipe_v3_0_6_viv__parameterized35__80: xbip_pipe_v3_0_6_viv__parameterized35
delay__parameterized17__26: delay__parameterized17
L2_up_L1_WEIGHTS_40: L2_up_L1_WEIGHTS_40
delay__parameterized0__370: delay__parameterized0
logic__5658: logic__1119
reg__6845: reg__6845
reg__1403: reg__1403
xbip_pipe_v3_0_6_viv__parameterized3__347: xbip_pipe_v3_0_6_viv__parameterized3
logic__2382: logic__349
reg__3871: reg__3871
reg__5964: reg__5964
xbip_pipe_v3_0_6_viv__parameterized70__11: xbip_pipe_v3_0_6_viv__parameterized70
reg__2223: reg__2223
reg__2523: reg__2523
logic__5649: logic__60
reg__3954: reg__3954
xbip_pipe_v3_0_6_viv__parameterized17__41: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized3__89: xbip_pipe_v3_0_6_viv__parameterized3
logic__4639: logic
logic__4827: logic__302
reg__587: reg__587
case__443: case__1
reg__9738: reg__29
xbip_pipe_v3_0_6_viv__parameterized47__45: xbip_pipe_v3_0_6_viv__parameterized47
case__639: case__4
dsp48e1_wrapper__parameterized3__1: dsp48e1_wrapper__parameterized3
muxpart__36: muxpart__36
reg__8418: reg__16
reg__1839: reg__1839
reg__5495: reg__5495
delay__parameterized10__33: delay__parameterized10
extrom__152: extrom__152
reg__4797: reg__4797
xbip_pipe_v3_0_6_viv__parameterized3__312: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized36__64: delay__parameterized36
logic__726: logic__726
xbip_pipe_v3_0_6_viv__parameterized3__291: xbip_pipe_v3_0_6_viv__parameterized3
reg__4592: reg__4592
muxpart__121: muxpart__121
reg__2663: reg__2663
L2_up_L1_WEIGHTS_36: L2_up_L1_WEIGHTS_36
delay__parameterized5__194: delay__parameterized5
datapath__609: datapath__6
reg__1115: reg__1115
reg__8626: reg__7
flt_add__2: flt_add
reg__4889: reg__4889
reg__5952: reg__5952
logic__4916: logic__312
reg__9105: reg__4
delay__parameterized21__58: delay__parameterized21
delay__parameterized15__110: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized9__100: xbip_pipe_v3_0_6_viv__parameterized9
keep__741: keep__2
L3_up_L2_WEIGHTS_23_rom: L3_up_L2_WEIGHTS_23_rom
logic__5481: logic__211
reg__1895: reg__1895
extrom__27: extrom__27
reg__726: reg__726
logic__3616: logic__340
muxpart__496: muxpart__8
logic__4165: logic__223
reg__4702: reg__4702
reg__7287: reg__7287
xbip_pipe_v3_0_6_viv__parameterized3__673: xbip_pipe_v3_0_6_viv__parameterized3
logic__608: logic__608
extrom__125: extrom__125
delay__parameterized11__33: delay__parameterized11
reg__9381: reg__4
xbip_pipe_v3_0_6_viv__parameterized3__471: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized15__179: xbip_pipe_v3_0_6_viv__parameterized15
reg__7556: reg__7556
logic__4761: logic__193
floating_point_v7_1_8_viv__parameterized1__12: floating_point_v7_1_8_viv__parameterized1
logic__977: logic__977
xbip_pipe_v3_0_6_viv__parameterized7__3: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized41__66: xbip_pipe_v3_0_6_viv__parameterized41
reg__7658: reg__7658
L2_up__GB8: L2_up__GB8
reg__1623: reg__1623
xbip_pipe_v3_0_6_viv__parameterized3__473: xbip_pipe_v3_0_6_viv__parameterized3
logic__2761: logic__236
reg__496: reg__496
delay__18: delay
logic__3369: logic__337
xbip_pipe_v3_0_6_viv__parameterized55__72: xbip_pipe_v3_0_6_viv__parameterized55
logic__2980: logic__404
xbip_pipe_v3_0_6_viv__parameterized53__14: xbip_pipe_v3_0_6_viv__parameterized53
delay__parameterized0__362: delay__parameterized0
delay__parameterized30__211: delay__parameterized30
logic__4920: logic__303
reg__5421: reg__5421
logic__2474: logic__367
logic__3118: logic__221
reg__1347: reg__1347
delay__parameterized42__26: delay__parameterized42
xbip_pipe_v3_0_6_viv__parameterized49__76: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized0__173: delay__parameterized0
reg__7345: reg__7345
xbip_pipe_v3_0_6_viv__parameterized11__219: xbip_pipe_v3_0_6_viv__parameterized11
carry_chain__parameterized0__4: carry_chain__parameterized0
fp_cmp: fp_cmp
reg__8495: reg__4
delay__parameterized36__108: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized49__22: xbip_pipe_v3_0_6_viv__parameterized49
keep__579: keep__10
reg__7591: reg__7591
reg__649: reg__649
flt_mult__17: flt_mult
logic__2225: logic__220
logic__2058: logic__256
xbip_pipe_v3_0_6_viv__parameterized29__136: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized15__54: delay__parameterized15
floating_point_v7_1_8_viv__22: floating_point_v7_1_8_viv
reg__2423: reg__2423
xbip_pipe_v3_0_6_viv__parameterized31__179: xbip_pipe_v3_0_6_viv__parameterized31
reg__5892: reg__5892
dsp48e1_wrapper__16: dsp48e1_wrapper
reg__9933: reg__7750
delay__25: delay
xbip_pipe_v3_0_6_viv__parameterized3__1133: xbip_pipe_v3_0_6_viv__parameterized3
logic__5143: logic__128
floating_point_v7_1_8__parameterized1__25: floating_point_v7_1_8__parameterized1
reg__5316: reg__5316
case__959: case__17
xbip_pipe_v3_0_6_viv__parameterized3__831: xbip_pipe_v3_0_6_viv__parameterized3
keep__232: keep__3
reg__3934: reg__3934
carry_chain__parameterized0__24: carry_chain__parameterized0
reg__5177: reg__5177
datapath__412: datapath__16
case__689: case__22
datapath__8: datapath__8
xbip_pipe_v3_0_6_viv__parameterized3__1135: xbip_pipe_v3_0_6_viv__parameterized3
logic__5004: logic__57
reg__7080: reg__7080
delay__parameterized36__82: delay__parameterized36
muxpart__205: muxpart__2
reg__8401: reg__4
xbip_pipe_v3_0_6_viv__parameterized5__15: xbip_pipe_v3_0_6_viv__parameterized5
reg__6255: reg__6255
reg__2390: reg__2390
logic__3515: logic__48
reg__8058: reg__8058
reg__952: reg__952
dsp48e1_wrapper__parameterized3__19: dsp48e1_wrapper__parameterized3
logic__2520: logic__373
floating_point_v7_1_8__21: floating_point_v7_1_8
flt_mult_exp__20: flt_mult_exp
reg__819: reg__819
case__912: case__23
reg__1196: reg__1196
keep__322: keep__3
delay__parameterized20__18: delay__parameterized20
reg__816: reg__816
logic__4661: logic__214
logic__196: logic__196
xbip_pipe_v3_0_6_viv__parameterized13__69: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized3__933: xbip_pipe_v3_0_6_viv__parameterized3
case__867: case
reg__4986: reg__4986
reg__1545: reg__1545
reg__8931: reg__26
reg__9090: reg__11
DNN_up_ap_fdiv_14_no_dsp_32: DNN_up_ap_fdiv_14_no_dsp_32
logic__4704: logic__85
delay__parameterized51__9: delay__parameterized51
delay__parameterized8__50: delay__parameterized8
logic__631: logic__631
keep__584: keep__3
case__558: case__25
delay__parameterized18__137: delay__parameterized18
extrom__133: extrom__133
reg__1121: reg__1121
xbip_pipe_v3_0_6_viv__parameterized3__549: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__516: xbip_pipe_v3_0_6_viv__parameterized3
compare__26: compare
compare_eq_im__parameterized0__12: compare_eq_im__parameterized0
logic__2796: logic__172
reg__3712: reg__3712
reg__1086: reg__1086
case__119: case__119
reg__8970: reg__17
special_detect__57: special_detect
delay__parameterized18__166: delay__parameterized18
reg__7593: reg__7593
delay__parameterized1__24: delay__parameterized1
reg__6516: reg__6516
datapath__442: datapath__3
reg__4716: reg__4716
muxpart__38: muxpart__38
special_detect__parameterized0__32: special_detect__parameterized0
delay__parameterized34__2: delay__parameterized34
logic__606: logic__606
keep__152: keep__3
reg__9294: reg__29
delay__parameterized18__25: delay__parameterized18
xbip_pipe_v3_0_6_viv__parameterized41__48: xbip_pipe_v3_0_6_viv__parameterized41
logic__3963: logic__408
xbip_pipe_v3_0_6_viv__parameterized33__36: xbip_pipe_v3_0_6_viv__parameterized33
case__865: case__2
reg__5723: reg__5723
xbip_pipe_v3_0_6_viv__parameterized3__322: xbip_pipe_v3_0_6_viv__parameterized3
logic__3706: logic__57
reg__4713: reg__4713
xbip_pipe_v3_0_6_viv__parameterized7__214: xbip_pipe_v3_0_6_viv__parameterized7
reg__2454: reg__2454
reg__8298: reg__18
reg__4903: reg__4903
xbip_pipe_v3_0_6_viv__parameterized7__78: xbip_pipe_v3_0_6_viv__parameterized7
reg__8336: reg__1
reg__4463: reg__4463
reg__4218: reg__4218
logic__4292: logic__349
delay__parameterized30__220: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized55__45: xbip_pipe_v3_0_6_viv__parameterized55
datapath__226: datapath__15
logic__3753: logic__196
xbip_pipe_v3_0_6_viv__parameterized35__98: xbip_pipe_v3_0_6_viv__parameterized35
DNN_up_fmul_32ns_ibs__22: DNN_up_fmul_32ns_ibs
compare_eq_im__parameterized0__27: compare_eq_im__parameterized0
keep__943: keep__2
reg__461: reg__461
xbip_pipe_v3_0_6_viv__parameterized33__4: xbip_pipe_v3_0_6_viv__parameterized33
keep__284: keep__3
keep__14: keep__14
delay__parameterized6__144: delay__parameterized6
reg__3173: reg__3173
delay__parameterized30__54: delay__parameterized30
flt_mult__6: flt_mult
xbip_pipe_v3_0_6_viv__parameterized23__16: xbip_pipe_v3_0_6_viv__parameterized23
reg__50: reg__50
reg__141: reg__141
reg__2726: reg__2726
reg__6491: reg__6491
xbip_pipe_v3_0_6_viv__parameterized7__95: xbip_pipe_v3_0_6_viv__parameterized7
logic__94: logic__94
xbip_pipe_v3_0_6_viv__parameterized7__212: xbip_pipe_v3_0_6_viv__parameterized7
reg__3060: reg__3060
flt_add_dsp__23: flt_add_dsp
reg__261: reg__261
case__788: case__19
reg__8745: reg__6
reg__4393: reg__4393
delay__parameterized9__77: delay__parameterized9
reg__5600: reg__5600
xbip_pipe_v3_0_6_viv__parameterized49__56: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized36__41: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized3__235: xbip_pipe_v3_0_6_viv__parameterized3
logic__4846: logic__397
logic__4819: logic__327
dsp48e1_wrapper__17: dsp48e1_wrapper
reg__3842: reg__3842
xbip_pipe_v3_0_6_viv__parameterized62__27: xbip_pipe_v3_0_6_viv__parameterized62
delay__parameterized36__128: delay__parameterized36
reg__8747: reg__5
delay__parameterized46: delay__parameterized46
reg__7895: reg__7895
reg__7483: reg__7483
xbip_pipe_v3_0_6_viv__parameterized33__67: xbip_pipe_v3_0_6_viv__parameterized33
dsp48e1_wrapper__parameterized1__16: dsp48e1_wrapper__parameterized1
floating_point_v7_1_8_viv__parameterized1__28: floating_point_v7_1_8_viv__parameterized1
reg__7030: reg__7030
xbip_pipe_v3_0_6_viv__parameterized3__290: xbip_pipe_v3_0_6_viv__parameterized3
carry_chain__parameterized0__10: carry_chain__parameterized0
datapath__411: datapath
reg__280: reg__280
case__1130: case__70
reg__5078: reg__5078
logic__5352: logic__77
L2_up_L1_WEIGHTS_34: L2_up_L1_WEIGHTS_34
xbip_pipe_v3_0_6_viv__parameterized33__97: xbip_pipe_v3_0_6_viv__parameterized33
reg__6860: reg__6860
datapath__441: datapath__4
case__1035: case__9
reg__8776: reg__29
logic__1898: logic__288
reg__4102: reg__4102
reg__3617: reg__3617
reg__6742: reg__6742
delay__parameterized15__124: delay__parameterized15
reg__4734: reg__4734
xbip_pipe_v3_0_6_viv__parameterized3__591: xbip_pipe_v3_0_6_viv__parameterized3
reg__8200: reg__8200
reg__9777: reg__8
logic__4638: logic__13
reg__9016: reg__4
xbip_pipe_v3_0_6_viv__parameterized3__323: xbip_pipe_v3_0_6_viv__parameterized3
reg__1235: reg__1235
delay__parameterized5__110: delay__parameterized5
reg__8496: reg__7
xbip_pipe_v3_0_6_viv__parameterized3__670: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized58__19: xbip_pipe_v3_0_6_viv__parameterized58
reg__4630: reg__4630
reg__2184: reg__2184
keep__586: keep__3
xbip_pipe_v3_0_6_viv__parameterized25__4: xbip_pipe_v3_0_6_viv__parameterized25
xbip_pipe_v3_0_6_viv__parameterized7__151: xbip_pipe_v3_0_6_viv__parameterized7
reg__581: reg__581
keep__72: keep__3
xbip_pipe_v3_0_6_viv__parameterized11__90: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized12__25: delay__parameterized12
logic__881: logic__881
logic__1675: logic__291
dsp48e1_wrapper__parameterized0__31: dsp48e1_wrapper__parameterized0
delay__parameterized0__386: delay__parameterized0
reg__3178: reg__3178
delay__parameterized0__79: delay__parameterized0
datapath__10: datapath__10
reg__5729: reg__5729
xbip_pipe_v3_0_6_viv__parameterized1__2: xbip_pipe_v3_0_6_viv__parameterized1
keep__471: keep__2
reg__9154: reg__30
logic__2578: logic__209
xbip_pipe_v3_0_6_viv__parameterized29__88: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized0__709: delay__parameterized0
DNN_up_fadd_32ns_hbi__18: DNN_up_fadd_32ns_hbi
reg__5202: reg__5202
xbip_pipe_v3_0_6_viv__parameterized9__141: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized0__190: delay__parameterized0
logic__4925: logic__290
delay__parameterized0__204: delay__parameterized0
carry_chain__parameterized3__60: carry_chain__parameterized3
logic__4039: logic__307
delay__parameterized43__26: delay__parameterized43
delay__parameterized8__106: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized3__625: xbip_pipe_v3_0_6_viv__parameterized3
flt_dec_op__24: flt_dec_op
delay__parameterized0__411: delay__parameterized0
logic__3615: logic__349
reg__9704: reg__17
reg__4718: reg__4718
reg__6943: reg__6943
reg__384: reg__384
reg__7298: reg__7298
compare_eq_im__parameterized0__66: compare_eq_im__parameterized0
logic__602: logic__602
delay__parameterized0__832: delay__parameterized0
logic__5437: logic__327
delay__parameterized15__138: delay__parameterized15
reg__82: reg__82
reg__8402: reg__4
xbip_pipe_v3_0_6_viv__parameterized3__515: xbip_pipe_v3_0_6_viv__parameterized3
flt_mult_round__1: flt_mult_round
delay__parameterized17__112: delay__parameterized17
reg__5828: reg__5828
reg__8144: reg__8144
reg__420: reg__420
xbip_pipe_v3_0_6_viv__parameterized49__185: xbip_pipe_v3_0_6_viv__parameterized49
reg__6128: reg__6128
reg__1785: reg__1785
reg__2644: reg__2644
reg__3127: reg__3127
case__938: case__19
carry_chain__parameterized0__6: carry_chain__parameterized0
xbip_pipe_v3_0_6_viv__parameterized64__17: xbip_pipe_v3_0_6_viv__parameterized64
xbip_pipe_v3_0_6_viv__parameterized27__24: xbip_pipe_v3_0_6_viv__parameterized27
xbip_pipe_v3_0_6_viv__parameterized5__16: xbip_pipe_v3_0_6_viv__parameterized5
reg__8272: reg__22
delay__parameterized0__179: delay__parameterized0
logic__5478: logic__214
keep__784: keep__3
reg__8102: reg__8102
reg__7167: reg__7167
logic__5043: logic__201
case__1054: case__20
reg__9307: reg__4
reg__5777: reg__5777
logic__2155: logic__209
reg__2963: reg__2963
delay__parameterized5__61: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized3__376: xbip_pipe_v3_0_6_viv__parameterized3
reg__683: reg__683
reg__607: reg__607
delay__parameterized11__4: delay__parameterized11
carry_chain__parameterized5__34: carry_chain__parameterized5
reg__1925: reg__1925
logic__3497: logic__143
datapath__85: datapath__3
delay__parameterized5__177: delay__parameterized5
reg__4728: reg__4728
case__591: case__3
xbip_pipe_v3_0_6_viv__parameterized17__59: xbip_pipe_v3_0_6_viv__parameterized17
case__771: case__25
reg__5738: reg__5738
xbip_pipe_v3_0_6_viv__parameterized3__476: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized39__3: xbip_pipe_v3_0_6_viv__parameterized39
xbip_pipe_v3_0_6_viv__parameterized3__351: xbip_pipe_v3_0_6_viv__parameterized3
logic__519: logic__519
reg__6324: reg__6324
reg__2460: reg__2460
delay__parameterized8__1: delay__parameterized8
delay__parameterized6__125: delay__parameterized6
delay__parameterized0__731: delay__parameterized0
reg__3043: reg__3043
xbip_pipe_v3_0_6_viv__parameterized47__88: xbip_pipe_v3_0_6_viv__parameterized47
reg__7074: reg__7074
case__757: case__9
xbip_pipe_v3_0_6_viv__parameterized37__29: xbip_pipe_v3_0_6_viv__parameterized37
reg__5884: reg__5884
delay__parameterized0__462: delay__parameterized0
reg__8263: reg__31
delay__parameterized41__21: delay__parameterized41
special_detect__62: special_detect
reg__9287: reg__6
logic__2865: logic__194
delay__parameterized9__209: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized1__73: xbip_pipe_v3_0_6_viv__parameterized1
keep__144: keep__3
reg__905: reg__905
L2_up_L1_WEIGHTS_41: L2_up_L1_WEIGHTS_41
case__390: case__16
xbip_pipe_v3_0_6_viv__parameterized15__151: xbip_pipe_v3_0_6_viv__parameterized15
logic__4829: logic__298
logic__1808: logic__208
datapath__245: datapath__13
DNN_up_fmul_32ns_ibs__16: DNN_up_fmul_32ns_ibs
floating_point_v7_1_8_viv__18: floating_point_v7_1_8_viv
logic__4918: logic__307
delay__parameterized27__9: delay__parameterized27
case__502: case__10
xbip_pipe_v3_0_6_viv__parameterized23__24: xbip_pipe_v3_0_6_viv__parameterized23
logic__1711: logic__327
xbip_pipe_v3_0_6_viv__parameterized3__56: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__129: muxpart__129
logic__4823: logic__308
muxpart__26: muxpart__26
muxpart__163: muxpart__2
reg__5247: reg__5247
logic__3705: logic__60
extrom__47: extrom__47
logic__2820: logic__56
delay__parameterized43__19: delay__parameterized43
reg__4261: reg__4261
muxpart__50: muxpart__50
logic__2157: logic__207
reg__9652: reg__2
norm_and_round_dsp48e1_sgl__33: norm_and_round_dsp48e1_sgl
logic__1368: logic__1368
logic__2729: logic__133
logic__5107: logic__213
delay__parameterized42__28: delay__parameterized42
reg__3823: reg__3823
xbip_pipe_v3_0_6_viv__parameterized3__361: xbip_pipe_v3_0_6_viv__parameterized3
reg__8584: reg__25
reg__1028: reg__1028
reg__3408: reg__3408
logic__5057: logic__172
delay__parameterized35__6: delay__parameterized35
reg__9717: reg__8
L2_up_L1_WEIGHTS_rom: L2_up_L1_WEIGHTS_rom
xbip_pipe_v3_0_6_viv__parameterized9__56: xbip_pipe_v3_0_6_viv__parameterized9
logic__1277: logic__1277
case__465: case__28
xbip_pipe_v3_0_6_viv__parameterized3__352: xbip_pipe_v3_0_6_viv__parameterized3
reg__3810: reg__3810
delay__parameterized40__21: delay__parameterized40
delay__parameterized11__58: delay__parameterized11
xbip_pipe_v3_0_6_viv__parameterized11__77: xbip_pipe_v3_0_6_viv__parameterized11
logic__5113: logic__207
xbip_pipe_v3_0_6_viv__parameterized3__76: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized7__39: xbip_pipe_v3_0_6_viv__parameterized7
logic__4453: logic__250
L2_up_L1_WEIGHTS_98: L2_up_L1_WEIGHTS_98
reg__341: reg__341
xbip_pipe_v3_0_6_viv__parameterized3__932: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized17__152: xbip_pipe_v3_0_6_viv__parameterized17
logic__4361: logic__285
reg__8591: reg__6
xbip_pipe_v3_0_6_viv__parameterized7__2: xbip_pipe_v3_0_6_viv__parameterized7
reg__9091: reg__10
logic__4026: logic__355
case__598: case__15
reg__9083: reg__14
datapath__475: datapath__4
logic__3892: logic__335
logic__1637: logic__287
xbip_pipe_v3_0_6_viv__parameterized49__222: xbip_pipe_v3_0_6_viv__parameterized49
case__953: case__4
fix_mult_dsp48e1_sgl__16: fix_mult_dsp48e1_sgl
floating_point_v7_1_8__18: floating_point_v7_1_8
reg__7855: reg__7855
xbip_pipe_v3_0_6_viv__parameterized29__93: xbip_pipe_v3_0_6_viv__parameterized29
reg__6753: reg__6753
delay__parameterized14__11: delay__parameterized14
reg__2843: reg__2843
flt_add_exp_sp__32: flt_add_exp_sp
reg__1871: reg__1871
delay__parameterized23__35: delay__parameterized23
logic__4678: logic__197
reg__2676: reg__2676
reg__765: reg__765
reg__8286: reg__26
DNN_up_ap_fmul_2_max_dsp_32__1: DNN_up_ap_fmul_2_max_dsp_32
logic__1721: logic__298
case__106: case__106
logic__907: logic__907
fix_mult__6: fix_mult
reg__2894: reg__2894
delay__parameterized5__10: delay__parameterized5
logic__2580: logic__207
carry_chain__parameterized1__25: carry_chain__parameterized1
delay__parameterized8__126: delay__parameterized8
special_detect__38: special_detect
logic__3422: logic__312
reg__4459: reg__4459
xbip_pipe_v3_0_6_viv__parameterized17__196: xbip_pipe_v3_0_6_viv__parameterized17
logic__3083: logic__97
reg__1914: reg__1914
reg__9426: reg__3
case__618: case__25
reg__4584: reg__4584
logic__4170: logic__213
case__614: case__29
reg__898: reg__898
carry_chain__parameterized2__6: carry_chain__parameterized2
muxpart__178: muxpart__2
delay__parameterized0__150: delay__parameterized0
reg__5735: reg__5735
reg__2005: reg__2005
reg__9319: reg__22
xbip_pipe_v3_0_6_viv__parameterized31__41: xbip_pipe_v3_0_6_viv__parameterized31
reg__7630: reg__7630
muxpart__501: muxpart__10
logic__5504: logic__168
logic__4762: logic__191
delay__parameterized0__655: delay__parameterized0
muxpart__137: muxpart__10
delay__parameterized23__33: delay__parameterized23
case__870: case__16
L2_up_L1_WEIGHTS_33: L2_up_L1_WEIGHTS_33
logic__2519: logic__374
reg__6302: reg__6302
logic__307: logic__307
logic__1807: logic__209
xbip_pipe_v3_0_6_viv__parameterized49__92: xbip_pipe_v3_0_6_viv__parameterized49
logic__2074: logic__214
delay__parameterized15__12: delay__parameterized15
delay__parameterized37__24: delay__parameterized37
xbip_pipe_v3_0_6_viv__parameterized15__1: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized5__74: delay__parameterized5
reg__680: reg__680
logic__1400: logic__1400
reg__7454: reg__7454
delay__parameterized32__23: delay__parameterized32
reg__1503: reg__1503
reg__3375: reg__3375
xbip_pipe_v3_0_6_viv__parameterized66__13: xbip_pipe_v3_0_6_viv__parameterized66
logic__436: logic__436
xbip_pipe_v3_0_6_viv__parameterized29__17: xbip_pipe_v3_0_6_viv__parameterized29
reg__1199: reg__1199
keep__88: keep__1
case__690: case__21
delay__parameterized0__571: delay__parameterized0
delay__parameterized0__689: delay__parameterized0
reg__1323: reg__1323
xbip_pipe_v3_0_6_viv__parameterized17__118: xbip_pipe_v3_0_6_viv__parameterized17
fix_mult__31: fix_mult
delay__parameterized21__21: delay__parameterized21
datapath__81: datapath__7
logic__5376: logic__377
reg__6281: reg__6281
muxpart__492: muxpart__2
reg__308: reg__308
reg__4534: reg__4534
delay__parameterized30__41: delay__parameterized30
reg__3909: reg__3909
logic__3036: logic__236
reg__8436: reg__6
keep__380: keep__3
reg__9281: reg__24
delay__parameterized0__252: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized17__18: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized5__198: delay__parameterized5
reg__7320: reg__7320
reg__9167: reg__20
reg__1848: reg__1848
case__7: case__7
xbip_pipe_v3_0_6_viv__parameterized7__187: xbip_pipe_v3_0_6_viv__parameterized7
reg__8245: reg__31
logic__4828: logic__301
delay__parameterized0__597: delay__parameterized0
reg__9007: reg__6
reg__1128: reg__1128
flt_add_dsp__2: flt_add_dsp
logic__3826: logic__202
logic__3404: logic__378
xbip_pipe_v3_0_6_viv__parameterized3__748: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__518: delay__parameterized0
logic__5533: logic__408
case__990: case__5
xbip_pipe_v3_0_6_viv__parameterized5__24: xbip_pipe_v3_0_6_viv__parameterized5
logic__1559: logic__1559
reg__8752: reg__2
logic__5480: logic__212
reg__3926: reg__3926
logic__4821: logic__321
xbip_pipe_v3_0_6_viv__parameterized11__88: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized0__31: delay__parameterized0
flt_div: flt_div
logic__1824: logic__191
delay__parameterized13__25: delay__parameterized13
reg__1560: reg__1560
delay__parameterized44__1: delay__parameterized44
reg__8858: reg__3
reg__5656: reg__5656
fix_mult__17: fix_mult
case__424: case__1
xbip_pipe_v3_0_6_viv__parameterized25__3: xbip_pipe_v3_0_6_viv__parameterized25
delay__parameterized9__94: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized7__153: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized30__204: delay__parameterized30
reg__1742: reg__1742
logic__4763: logic__176
logic__3102: logic__263
fix_mult_dsp48e1_sgl__30: fix_mult_dsp48e1_sgl
keep__45: keep__2
delay__parameterized34__27: delay__parameterized34
reg__2740: reg__2740
reg__4336: reg__4336
reg__605: reg__605
reg__7496: reg__7496
reg__2796: reg__2796
logic__2898: logic__25
reg__738: reg__738
delay__parameterized20__48: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized3__284: xbip_pipe_v3_0_6_viv__parameterized3
L2_up_L1_WEIGHTS_65_rom: L2_up_L1_WEIGHTS_65_rom
reg__9863: reg__4
reg__9790: reg__31
delay__parameterized6__147: delay__parameterized6
reg__2976: reg__2976
reg__647: reg__647
reg__7182: reg__7182
reg__9475: reg__1
reg__5167: reg__5167
logic__4818: logic__335
xbip_pipe_v3_0_6_viv__parameterized3__100: xbip_pipe_v3_0_6_viv__parameterized3
reg__6603: reg__6603
logic__5593: logic__231
reg__4751: reg__4751
logic__1335: logic__1335
delay__parameterized15__92: delay__parameterized15
reg__9220: reg__6
logic__3482: logic__195
reg__9269: reg__4
xbip_pipe_v3_0_6_viv__parameterized70__6: xbip_pipe_v3_0_6_viv__parameterized70
reg__4249: reg__4249
reg__700: reg__700
delay__parameterized15__153: delay__parameterized15
logic__5351: logic__78
logic__1735: logic__404
reg__3603: reg__3603
keep__15: keep__15
muxpart__453: muxpart__2
logic__2582: logic__205
reg__2211: reg__2211
keep__769: keep__12
reg__1358: reg__1358
delay__parameterized9__179: delay__parameterized9
keep__140: keep__5
dsp48e1_wrapper__parameterized2__18: dsp48e1_wrapper__parameterized2
keep__150: keep__1
delay__parameterized31__16: delay__parameterized31
delay__parameterized18__63: delay__parameterized18
xbip_pipe_v3_0_6_viv__parameterized11__152: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized17__197: xbip_pipe_v3_0_6_viv__parameterized17
DNN_up_fadd_32ns_hbi__26: DNN_up_fadd_32ns_hbi
reg__4297: reg__4297
reg__2911: reg__2911
delay__parameterized33__113: delay__parameterized33
DNN_up_ap_fadd_3_full_dsp_32__21: DNN_up_ap_fadd_3_full_dsp_32
xbip_pipe_v3_0_6_viv__parameterized21__25: xbip_pipe_v3_0_6_viv__parameterized21
reg__9801: reg__20
datapath__477: datapath__2
reg__9107: reg__3
logic__5661: logic__1106
reg__931: reg__931
delay__parameterized21__61: delay__parameterized21
reg__2271: reg__2271
xbip_pipe_v3_0_6_viv__parameterized9__86: xbip_pipe_v3_0_6_viv__parameterized9
datapath__364: datapath__13
reg__2535: reg__2535
reg__6524: reg__6524
reg__4907: reg__4907
compare_eq_im__parameterized0__14: compare_eq_im__parameterized0
delay__parameterized50__11: delay__parameterized50
L2_up_L1_WEIGHTS_35: L2_up_L1_WEIGHTS_35
reg__8724: reg__17
L2_up__GB10: L2_up__GB10
xbip_pipe_v3_0_6_viv__parameterized37__7: xbip_pipe_v3_0_6_viv__parameterized37
xbip_pipe_v3_0_6_viv__parameterized3__350: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized30__139: delay__parameterized30
reg__6633: reg__6633
reg__8306: reg__3
reg__5114: reg__5114
keep__141: keep__4
delay__parameterized30__192: delay__parameterized30
reg__9476: reg
logic__2266: logic__94
xbip_pipe_v3_0_6_viv__parameterized3__934: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__686: delay__parameterized0
logic__4169: logic__214
reg__4531: reg__4531
logic__3129: logic__205
reg__1460: reg__1460
delay__parameterized11__45: delay__parameterized11
delay__parameterized9__173: delay__parameterized9
case__716: case__28
logic__4418: logic__168
lead_zero_encode_shift__17: lead_zero_encode_shift
reg__6331: reg__6331
xbip_pipe_v3_0_6_viv__parameterized37__45: xbip_pipe_v3_0_6_viv__parameterized37
reg__3194: reg__3194
dsp48e1_wrapper__parameterized0__6: dsp48e1_wrapper__parameterized0
logic__2548: logic__285
DNN_up_fadd_32ns_hbi__21: DNN_up_fadd_32ns_hbi
reg__2062: reg__2062
delay__parameterized20__9: delay__parameterized20
delay__parameterized0__194: delay__parameterized0
logic__665: logic__665
xbip_pipe_v3_0_6_viv__parameterized82__9: xbip_pipe_v3_0_6_viv__parameterized82
delay__parameterized11__61: delay__parameterized11
delay__parameterized41__3: delay__parameterized41
keep__458: keep__5
reg__3768: reg__3768
delay__parameterized5__188: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized68__31: xbip_pipe_v3_0_6_viv__parameterized68
logic__2158: logic__206
logic__1334: logic__1334
logic__5662: logic__1106
xbip_pipe_v3_0_6_viv__parameterized11__120: xbip_pipe_v3_0_6_viv__parameterized11
logic__2114: logic__94
delay__parameterized36__149: delay__parameterized36
logic__2892: logic__77
logic__2863: logic__196
delay__parameterized0__39: delay__parameterized0
delay__parameterized0__76: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized17__5: xbip_pipe_v3_0_6_viv__parameterized17
logic__4681: logic__194
logic__3441: logic__264
muxpart__480: muxpart__5
reg__2336: reg__2336
keep__285: keep__2
logic__2905: logic__270
delay__parameterized0__64: delay__parameterized0
reg__3748: reg__3748
logic__4814: logic__340
DNN_up_ap_fmul_2_max_dsp_32__18: DNN_up_ap_fmul_2_max_dsp_32
xbip_pipe_v3_0_6_viv__parameterized11__91: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized3__681: xbip_pipe_v3_0_6_viv__parameterized3
flt_add__23: flt_add
flt_add_dsp__31: flt_add_dsp
reg__9539: reg__7
xbip_pipe_v3_0_6_viv__parameterized47__24: xbip_pipe_v3_0_6_viv__parameterized47
reg__907: reg__907
reg__7839: reg__7839
xbip_pipe_v3_0_6_viv__parameterized49__205: xbip_pipe_v3_0_6_viv__parameterized49
logic__4824: logic__307
xbip_pipe_v3_0_6_viv__parameterized3__315: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized35__38: xbip_pipe_v3_0_6_viv__parameterized35
reg__7697: reg__7697
case__117: case__117
case__1105: case__8
logic__4445: logic__13
xbip_pipe_v3_0_6_viv__parameterized3__1009: xbip_pipe_v3_0_6_viv__parameterized3
logic__880: logic__880
xbip_pipe_v3_0_6_viv__parameterized15__7: xbip_pipe_v3_0_6_viv__parameterized15
logic__2184: logic__143
reg__1355: reg__1355
muxpart__219: muxpart__3
delay__parameterized0__261: delay__parameterized0
logic__2584: logic__203
muxpart__391: muxpart__8
reg__8158: reg__8158
xbip_pipe_v3_0_6_viv__parameterized3__875: xbip_pipe_v3_0_6_viv__parameterized3
logic__3442: logic__193
delay__parameterized18__141: delay__parameterized18
reg__7210: reg__7210
delay__parameterized9__161: delay__parameterized9
logic__1840: logic__100
delay__parameterized28__28: delay__parameterized28
delay__parameterized13__14: delay__parameterized13
flt_mult_round__15: flt_mult_round
keep__80: keep__3
extrom__68: extrom__68
logic__4950: logic__223
logic__3572: logic__148
reg__602: reg__602
logic__2456: logic__287
reg__2239: reg__2239
xbip_pipe_v3_0_6_viv__parameterized17__37: xbip_pipe_v3_0_6_viv__parameterized17
reg__7224: reg__7224
reg__4136: reg__4136
L2_up_L1_WEIGHTS_37: L2_up_L1_WEIGHTS_37
logic__2521: logic__367
xbip_pipe_v3_0_6_viv__parameterized53__1: xbip_pipe_v3_0_6_viv__parameterized53
reg__4037: reg__4037
delay__parameterized35__22: delay__parameterized35
xbip_pipe_v3_0_6_viv__parameterized9__98: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized21__61: xbip_pipe_v3_0_6_viv__parameterized21
xbip_pipe_v3_0_6_viv__parameterized23__1: xbip_pipe_v3_0_6_viv__parameterized23
logic__3829: logic__199
delay__parameterized0__341: delay__parameterized0
carry_chain__parameterized5__7: carry_chain__parameterized5
delay__parameterized15__70: delay__parameterized15
reg__3939: reg__3939
xbip_pipe_v3_0_6_viv__parameterized45__10: xbip_pipe_v3_0_6_viv__parameterized45
reg__5275: reg__5275
reg__9017: reg__4
flt_div_mant_addsub__8: flt_div_mant_addsub
xbip_pipe_v3_0_6_viv__parameterized35__59: xbip_pipe_v3_0_6_viv__parameterized35
delay__parameterized30__55: delay__parameterized30
reg__4320: reg__4320
xbip_pipe_v3_0_6_viv__parameterized3__764: xbip_pipe_v3_0_6_viv__parameterized3
reg__772: reg__772
reg__7679: reg__7679
xbip_pipe_v3_0_6_viv__parameterized41__21: xbip_pipe_v3_0_6_viv__parameterized41
delay__parameterized16__8: delay__parameterized16
logic__1321: logic__1321
logic__4864: logic__336
reg__2430: reg__2430
logic__5502: logic__172
reg__9631: reg__12
reg__8467: reg__6
keep__145: keep__2
reg__9904: reg__7764
xbip_pipe_v3_0_6_viv__parameterized43__19: xbip_pipe_v3_0_6_viv__parameterized43
reg__2732: reg__2732
case__538: case__23
case__288: case__6
datapath__610: datapath__5
logic__3737: logic__212
reg__8083: reg__8083
xbip_pipe_v3_0_6_viv__parameterized3__1032: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized10__22: delay__parameterized10
case__595: case__18
xbip_pipe_v3_0_6_viv__parameterized3__667: xbip_pipe_v3_0_6_viv__parameterized3
reg__9794: reg__27
L3_up_L2_WEIGHTS_11_rom: L3_up_L2_WEIGHTS_11_rom
delay__parameterized0__8: delay__parameterized0
delay__parameterized8__48: delay__parameterized8
reg__2953: reg__2953
reg__9499: reg__28
L2_up_L1_WEIGHTS_99_rom: L2_up_L1_WEIGHTS_99_rom
reg__9813: reg__4
logic__3172: logic__48
reg__6383: reg__6383
logic__2751: logic__263
carry_chain__parameterized1__9: carry_chain__parameterized1
delay__parameterized42__25: delay__parameterized42
logic__4003: logic__285
datapath__78: datapath__10
delay__parameterized5__14: delay__parameterized5
delay__parameterized6__109: delay__parameterized6
reg__9191: reg__29
xbip_pipe_v3_0_6_viv__parameterized17__142: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized49__195: xbip_pipe_v3_0_6_viv__parameterized49
carry_chain__parameterized1__14: carry_chain__parameterized1
reg__1388: reg__1388
logic__1734: logic__408
reg__4518: reg__4518
delay__parameterized36__67: delay__parameterized36
logic__4716: logic__18
delay__parameterized13__10: delay__parameterized13
logic__2583: logic__204
reg__8098: reg__8098
muxpart__215: muxpart__9
reg__5511: reg__5511
reg__7393: reg__7393
dsp48e1_wrapper__parameterized2__30: dsp48e1_wrapper__parameterized2
xbip_pipe_v3_0_6_viv__parameterized15__3: xbip_pipe_v3_0_6_viv__parameterized15
reg__9283: reg__22
flt_mult_round__11: flt_mult_round
delay__parameterized0__436: delay__parameterized0
logic__3618: logic__337
case__444: case
muxpart__526: muxpart__3
compare_eq_im__13: compare_eq_im
logic__3897: logic__308
reg__6437: reg__6437
delay__parameterized18__84: delay__parameterized18
logic__2538: logic__306
case__580: case__14
reg__4541: reg__4541
floating_point_v7_1_8_viv__parameterized1__18: floating_point_v7_1_8_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized3__354: xbip_pipe_v3_0_6_viv__parameterized3
logic__2747: logic__22
reg__2375: reg__2375
delay__parameterized6__44: delay__parameterized6
delay__parameterized10__31: delay__parameterized10
delay__parameterized24__30: delay__parameterized24
keep__661: keep__2
delay__parameterized20__1: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized78: xbip_pipe_v3_0_6_viv__parameterized78
case__1129: case__70
logic__4645: logic__256
xbip_pipe_v3_0_6_viv__parameterized39__22: xbip_pipe_v3_0_6_viv__parameterized39
reg__3572: reg__3572
logic__2129: logic__18
special_detect__parameterized0__21: special_detect__parameterized0
reg__9217: reg__7
reg__3426: reg__3426
logic__617: logic__617
delay__parameterized27__13: delay__parameterized27
reg__4475: reg__4475
reg__9602: reg__12
logic__2386: logic__336
reg__895: reg__895
case__97: case__97
keep__938: keep__3
case__877: case__9
muxpart__237: muxpart__10
xbip_pipe_v3_0_6_viv__parameterized3__657: xbip_pipe_v3_0_6_viv__parameterized3
DNN_up_ap_fadd_3_full_dsp_32__28: DNN_up_ap_fadd_3_full_dsp_32
extrom__117: extrom__117
logic__4797: logic__399
delay__parameterized9__40: delay__parameterized9
keep__234: keep__11
reg__1107: reg__1107
case__720: case__24
case__923: case__23
reg__1850: reg__1850
delay__parameterized0__36: delay__parameterized0
delay__parameterized4__90: delay__parameterized4
logic__832: logic__832
delay__parameterized20__71: delay__parameterized20
reg__5424: reg__5424
logic__2481: logic__339
logic__1799: logic__222
logic__1684: logic__270
reg__1298: reg__1298
reg__1823: reg__1823
flt_round_dsp_opt_full__21: flt_round_dsp_opt_full
reg__3793: reg__3793
datapath__311: datapath__15
logic__5329: logic__193
logic__946: logic__946
xbip_pipe_v3_0_6_viv__parameterized1__23: xbip_pipe_v3_0_6_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized92__1: xbip_pipe_v3_0_6_viv__parameterized92
reg__2816: reg__2816
reg__1059: reg__1059
reg__4730: reg__4730
reg__8682: reg__6
reg__9580: reg__7
logic__1241: logic__1241
muxpart__594: muxpart__129
keep__639: keep__8
case__8: case__8
reg__2950: reg__2950
logic__2579: logic__208
logic__3830: logic__198
xbip_pipe_v3_0_6_viv__parameterized51__14: xbip_pipe_v3_0_6_viv__parameterized51
reg__1023: reg__1023
reg__5784: reg__5784
delay__parameterized21__22: delay__parameterized21
xbip_pipe_v3_0_6_viv__parameterized3__775: xbip_pipe_v3_0_6_viv__parameterized3
reg__3226: reg__3226
reg__6230: reg__6230
delay__parameterized38__36: delay__parameterized38
xbip_pipe_v3_0_6_viv__parameterized7__52: xbip_pipe_v3_0_6_viv__parameterized7
reg__5605: reg__5605
delay__parameterized0__203: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized90: xbip_pipe_v3_0_6_viv__parameterized90
reg__8441: reg__4
special_detect__parameterized0__65: special_detect__parameterized0
logic__1282: logic__1282
delay__parameterized22__25: delay__parameterized22
delay__parameterized30__56: delay__parameterized30
delay__parameterized5__195: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized88__9: xbip_pipe_v3_0_6_viv__parameterized88
xbip_pipe_v3_0_6_viv__parameterized70__27: xbip_pipe_v3_0_6_viv__parameterized70
reg__299: reg__299
delay__parameterized42__8: delay__parameterized42
reg__5812: reg__5812
reg__522: reg__522
keep__920: keep__11
keep__89: keep
reg__2673: reg__2673
reg__7959: reg__7959
logic__3126: logic__208
reg__1191: reg__1191
logic__1312: logic__1312
case__1063: case__22
reg__6615: reg__6615
delay__parameterized43__25: delay__parameterized43
delay__parameterized23__31: delay__parameterized23
datapath__229: datapath__12
logic__2822: logic__25
delay__parameterized4__79: delay__parameterized4
reg__1831: reg__1831
case__58: case__58
xbip_pipe_v3_0_6_viv__parameterized3__882: xbip_pipe_v3_0_6_viv__parameterized3
logic__4399: logic__204
reg__8780: reg__25
flt_div_mant_addsub__12: flt_div_mant_addsub
case__878: case__8
reg__4315: reg__4315
logic__4082: logic__326
xbip_pipe_v3_0_6_viv__parameterized3__115: xbip_pipe_v3_0_6_viv__parameterized3
datapath__572: datapath__9
special_detect__parameterized0__15: special_detect__parameterized0
reg__7648: reg__7648
case__57: case__57
reg__1868: reg__1868
case__756: case__10
reg__5873: reg__5873
logic__540: logic__540
reg__4214: reg__4214
reg__6531: reg__6531
delay__parameterized0__681: delay__parameterized0
logic__3902: logic__301
muxpart__136: muxpart__6
keep__578: keep__11
reg__731: reg__731
case__1116: case__71
reg__7317: reg__7317
reg__8187: reg__8187
datapath__339: datapath__4
reg__2378: reg__2378
keep__556: keep__3
muxpart__491: muxpart__3
reg__4060: reg__4060
logic__2182: logic__153
reg__1185: reg__1185
xbip_pipe_v3_0_6_viv__parameterized3__585: xbip_pipe_v3_0_6_viv__parameterized3
reg__593: reg__593
reg__2249: reg__2249
reg__5344: reg__5344
datapath__244: datapath__14
logic__5529: logic__22
keep__400: keep__3
logic__1987: logic__245
reg__9795: reg__26
reg__4198: reg__4198
xbip_pipe_v3_0_6_viv__parameterized3__635: xbip_pipe_v3_0_6_viv__parameterized3
case__1058: case__27
reg__3514: reg__3514
delay__parameterized0__113: delay__parameterized0
case__1046: case__28
logic__4724: logic__256
carry_chain__parameterized4__6: carry_chain__parameterized4
xbip_pipe_v3_0_6_viv__parameterized3__318: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized8__32: delay__parameterized8
reg__51: reg__51
reg__227: reg__227
keep__835: keep__2
reg__6718: reg__6718
reg__8337: reg
reg__2153: reg__2153
xbip_pipe_v3_0_6_viv__parameterized3__1277: xbip_pipe_v3_0_6_viv__parameterized3
reg__4451: reg__4451
reg__7856: reg__7856
delay__parameterized6__100: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized3__707: xbip_pipe_v3_0_6_viv__parameterized3
reg__3067: reg__3067
logic__1660: logic__339
reg__1643: reg__1643
xbip_pipe_v3_0_6_viv__parameterized68__7: xbip_pipe_v3_0_6_viv__parameterized68
xbip_pipe_v3_0_6_viv__parameterized31__94: xbip_pipe_v3_0_6_viv__parameterized31
reg__1165: reg__1165
reg__549: reg__549
reg__9854: reg__12
delay__parameterized43__27: delay__parameterized43
xbip_pipe_v3_0_6_viv__parameterized31__105: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized3__907: xbip_pipe_v3_0_6_viv__parameterized3
reg__4170: reg__4170
xbip_pipe_v3_0_6_viv__parameterized3__1235: xbip_pipe_v3_0_6_viv__parameterized3
compare_eq_im__32: compare_eq_im
delay__parameterized0__712: delay__parameterized0
delay__parameterized5__17: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized27__17: xbip_pipe_v3_0_6_viv__parameterized27
logic__2199: logic__60
reg__702: reg__702
reg__5081: reg__5081
logic__4228: logic__404
logic__5479: logic__213
reg__7087: reg__7087
reg__1162: reg__1162
delay__parameterized0__473: delay__parameterized0
reg__6022: reg__6022
reg__8387: reg__16
xbip_pipe_v3_0_6_viv__parameterized11__116: xbip_pipe_v3_0_6_viv__parameterized11
case__615: case__28
reg__5962: reg__5962
logic__5594: logic__230
logic__3903: logic__298
reg__7405: reg__7405
case__1117: case__71
reg__7714: reg__7714
reg__2717: reg__2717
reg__4771: reg__4771
xbip_pipe_v3_0_6_viv__parameterized7__25: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized0__285: delay__parameterized0
reg__1343: reg__1343
logic__3315: logic__364
case__264: case__11
delay__parameterized17__37: delay__parameterized17
delay__parameterized41__24: delay__parameterized41
reg__5328: reg__5328
muxpart__301: muxpart__2
reg__6578: reg__6578
xbip_pipe_v3_0_6_viv__parameterized31__125: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized3__475: xbip_pipe_v3_0_6_viv__parameterized3
reg__3937: reg__3937
delay__parameterized0__68: delay__parameterized0
datapath__440: datapath__5
compare_eq_im__parameterized0__39: compare_eq_im__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__680: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized33__30: delay__parameterized33
logic__264: logic__264
reg__4849: reg__4849
logic__5534: logic__404
logic__1726: logic__287
reg__8170: reg__8170
reg__8482: reg__14
xbip_pipe_v3_0_6_viv__parameterized33__48: xbip_pipe_v3_0_6_viv__parameterized33
reg__6372: reg__6372
reg__3005: reg__3005
keep__862: keep__3
delay__parameterized27__26: delay__parameterized27
delay__parameterized0__530: delay__parameterized0
delay__parameterized6__132: delay__parameterized6
reg__4240: reg__4240
reg__9342: reg__6
xbip_pipe_v3_0_6_viv__parameterized86__2: xbip_pipe_v3_0_6_viv__parameterized86
xbip_pipe_v3_0_6_viv__parameterized45__13: xbip_pipe_v3_0_6_viv__parameterized45
logic__2126: logic__48
reg__3001: reg__3001
reg__6127: reg__6127
reg__6589: reg__6589
xbip_pipe_v3_0_6_viv__parameterized7__30: xbip_pipe_v3_0_6_viv__parameterized7
logic__2987: logic__384
reg__4699: reg__4699
xbip_pipe_v3_0_6_viv__parameterized3__1234: xbip_pipe_v3_0_6_viv__parameterized3
reg__3235: reg__3235
logic__2388: logic__327
case__1087: case__28
delay__parameterized7__98: delay__parameterized7
reg__9065: reg__6
delay__parameterized0__132: delay__parameterized0
reg__4237: reg__4237
logic__2825: logic__13
keep__954: keep__3
reg__7750: reg__7750
delay__parameterized6__153: delay__parameterized6
logic__1293: logic__1293
xbip_pipe_v3_0_6_viv__parameterized7__53: xbip_pipe_v3_0_6_viv__parameterized7
case__1135: case__70
reg__7048: reg__7048
reg__9480: reg__15
xbip_pipe_v3_0_6_viv__parameterized21__31: xbip_pipe_v3_0_6_viv__parameterized21
reg__5391: reg__5391
logic__4380: logic__237
delay__parameterized43__20: delay__parameterized43
reg__7504: reg__7504
case__284: case__10
delay__parameterized30__47: delay__parameterized30
reg__4441: reg__4441
reg__7457: reg__7457
delay__parameterized29__33: delay__parameterized29
reg__281: reg__281
L3_up_L2_WEIGHTS_20_rom: L3_up_L2_WEIGHTS_20_rom
reg__3716: reg__3716
reg__7815: reg__7815
delay__parameterized0__942: delay__parameterized0
logic__5353: logic__76
logic__3587: logic__76
xbip_pipe_v3_0_6_viv__parameterized3__474: xbip_pipe_v3_0_6_viv__parameterized3
reg__8064: reg__8064
reg__6218: reg__6218
logic__2674: logic__176
delay__parameterized37__7: delay__parameterized37
delay__parameterized12__2: delay__parameterized12
dsp48e1_wrapper__parameterized2__16: dsp48e1_wrapper__parameterized2
logic__4308: logic__298
xbip_pipe_v3_0_6_viv__parameterized49__164: xbip_pipe_v3_0_6_viv__parameterized49
reg__2252: reg__2252
logic__4041: logic__303
reg__3691: reg__3691
datapath__571: datapath__10
keep__955: keep__2
logic__1119: logic__1119
logic__3350: logic__399
logic__3717: logic__263
delay__parameterized21__63: delay__parameterized21
delay__parameterized16__88: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized53__5: xbip_pipe_v3_0_6_viv__parameterized53
reg__7922: reg__7922
delay__parameterized5__148: delay__parameterized5
carry_chain__parameterized3__58: carry_chain__parameterized3
logic__2057: logic__262
reg__8059: reg__8059
keep__160: keep__3
keep__143: keep__2
delay__parameterized4__167: delay__parameterized4
reg__6440: reg__6440
L2_up_L1_WEIGHTS_30: L2_up_L1_WEIGHTS_30
L2_up_L1_WEIGHTS_25_rom: L2_up_L1_WEIGHTS_25_rom
datapath__608: datapath__7
reg__9764: reg__7
delay__parameterized24__3: delay__parameterized24
L2_up_L1_WEIGHTS_61_rom: L2_up_L1_WEIGHTS_61_rom
reg__7357: reg__7357
reg__4829: reg__4829
reg__3035: reg__3035
xbip_pipe_v3_0_6_viv__parameterized49__173: xbip_pipe_v3_0_6_viv__parameterized49
reg__7934: reg__7934
reg__2944: reg__2944
dsp48e1_wrapper__parameterized2__3: dsp48e1_wrapper__parameterized2
flt_add_exp_sp__23: flt_add_exp_sp
case__1059: case__26
logic__4606: logic__193
reg__3660: reg__3660
delay__parameterized5__1: delay__parameterized5
reg__8933: reg__24
xbip_pipe_v3_0_6_viv__parameterized3__1138: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__393: xbip_pipe_v3_0_6_viv__parameterized3
reg__1630: reg__1630
delay__parameterized0__769: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized11__115: xbip_pipe_v3_0_6_viv__parameterized11
reg__546: reg__546
case__1126: case__71
datapath__476: datapath__3
delay__parameterized7__127: delay__parameterized7
logic__2539: logic__303
reg__736: reg__736
reg__6906: reg__6906
reg__6926: reg__6926
xbip_pipe_v3_0_6_viv__parameterized25__15: xbip_pipe_v3_0_6_viv__parameterized25
flt_dec_op_lat__18: flt_dec_op_lat
carry_chain__parameterized3__22: carry_chain__parameterized3
reg__4008: reg__4008
xbip_pipe_v3_0_6_viv__parameterized7__26: xbip_pipe_v3_0_6_viv__parameterized7
reg__7601: reg__7601
case__285: case__9
delay__parameterized6__84: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized29__55: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized3__1283: xbip_pipe_v3_0_6_viv__parameterized3
reg__5109: reg__5109
delay__parameterized5__18: delay__parameterized5
reg__1780: reg__1780
datapath__214: datapath__10
reg__7752: reg__7752
dsp48e1_wrapper__parameterized0__28: dsp48e1_wrapper__parameterized0
reg__6354: reg__6354
reg__2381: reg__2381
logic__2981: logic__399
DNN_up_fmul_32ns_ibs__31: DNN_up_fmul_32ns_ibs
xbip_pipe_v3_0_6_viv__parameterized3__1040: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized30__158: delay__parameterized30
reg__5500: reg__5500
reg__620: reg__620
delay__parameterized16__4: delay__parameterized16
reg__5225: reg__5225
delay__parameterized23__6: delay__parameterized23
keep__502: keep__3
delay__parameterized0__492: delay__parameterized0
reg__4353: reg__4353
delay__parameterized0__717: delay__parameterized0
logic__4608: logic__176
xbip_pipe_v3_0_6_viv__parameterized37__38: xbip_pipe_v3_0_6_viv__parameterized37
reg__6288: reg__6288
reg__4553: reg__4553
xbip_pipe_v3_0_6_viv__parameterized7__99: xbip_pipe_v3_0_6_viv__parameterized7
logic__3901: logic__302
logic__2438: logic__327
case__579: case__15
xbip_pipe_v3_0_6_viv__parameterized31__197: xbip_pipe_v3_0_6_viv__parameterized31
reg__5246: reg__5246
logic__4444: logic__18
datapath__83: datapath__5
reg__4231: reg__4231
reg__7813: reg__7813
case__35: case__35
extrom__140: extrom__140
reg__4048: reg__4048
fix_mult_dsp48e1_sgl__3: fix_mult_dsp48e1_sgl
logic__4883: logic__270
reg__3436: reg__3436
reg__1938: reg__1938
reg__8074: reg__8074
logic__4369: logic__191
logic__2581: logic__206
logic__3824: logic__204
logic__2389: logic__326
delay__parameterized0__879: delay__parameterized0
keep__323: keep__2
reg__6969: reg__6969
case__503: case__9
reg__2158: reg__2158
flt_mult_round__18: flt_mult_round
keep__107: keep__2
case__1075: case__10
delay__parameterized29__24: delay__parameterized29
reg__6262: reg__6262
delay__parameterized29__20: delay__parameterized29
keep__424: keep__3
compare_eq_im__parameterized0__35: compare_eq_im__parameterized0
reg__226: reg__226
logic__1271: logic__1271
logic__3991: logic__308
carry_chain__parameterized3__27: carry_chain__parameterized3
reg__7615: reg__7615
reg__3961: reg__3961
reg__3561: reg__3561
reg__7912: reg__7912
xbip_pipe_v3_0_6_viv__parameterized27__15: xbip_pipe_v3_0_6_viv__parameterized27
delay__parameterized9__28: delay__parameterized9
reg__8105: reg__8105
xbip_pipe_v3_0_6_viv__parameterized17__141: xbip_pipe_v3_0_6_viv__parameterized17
special_detect__parameterized0__11: special_detect__parameterized0
delay__parameterized20__19: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized25__34: xbip_pipe_v3_0_6_viv__parameterized25
xbip_pipe_v3_0_6_viv__parameterized29__120: xbip_pipe_v3_0_6_viv__parameterized29
reg__7176: reg__7176
L3_up__GB0: L3_up__GB0
xbip_pipe_v3_0_6_viv__2: xbip_pipe_v3_0_6_viv
DNN_up_fmul_32ns_ibs__30: DNN_up_fmul_32ns_ibs
keep__809: keep__6
reg__2095: reg__2095
muxpart__373: muxpart__2
delay__parameterized33__82: delay__parameterized33
datapath__5: datapath__5
logic__528: logic__528
flt_mult_round__8: flt_mult_round
reg__9596: reg__14
muxpart__412: muxpart__8
case__1076: case__9
reg__8737: reg__8
reg__3757: reg__3757
keep__360: keep__5
reg__6174: reg__6174
reg__3094: reg__3094
special_detect__parameterized0__47: special_detect__parameterized0
reg__7367: reg__7367
logic__2113: logic__97
delay__parameterized8__41: delay__parameterized8
reg__8705: reg__9
logic__3364: logic__355
reg__6855: reg__6855
delay__parameterized0__920: delay__parameterized0
case__1028: case__16
reg__880: reg__880
logic__1001: logic__1001
case__287: case__7
logic__3371: logic__335
logic__1278: logic__1278
delay__parameterized17__8: delay__parameterized17
logic__4306: logic__302
logic__2709: logic__198
logic__455: logic__455
delay__parameterized43__22: delay__parameterized43
special_detect__parameterized0__39: special_detect__parameterized0
reg__1145: reg__1145
reg__3344: reg__3344
xbip_pipe_v3_0_6_viv__parameterized3__180: xbip_pipe_v3_0_6_viv__parameterized3
reg__6562: reg__6562
L2_up_L1_WEIGHTS_1_rom: L2_up_L1_WEIGHTS_1_rom
xbip_pipe_v3_0_6_viv__parameterized3__57: xbip_pipe_v3_0_6_viv__parameterized3
logic__4888: logic__264
reg__9761: reg__24
reg__1001: reg__1001
reg__9479: reg__16
reg__3154: reg__3154
logic__3900: logic__303
reg__2971: reg__2971
delay__parameterized5__126: delay__parameterized5
reg__3745: reg__3745
reg__7772: reg__7772
reg__85: reg__85
reg__7704: reg__7704
reg__2261: reg__2261
reg__3642: reg__3642
case__240: case__16
delay__parameterized47__8: delay__parameterized47
reg__7003: reg__7003
reg__991: reg__991
reg__9853: reg__6
reg__2028: reg__2028
xbip_pipe_v3_0_6_viv__parameterized35__96: xbip_pipe_v3_0_6_viv__parameterized35
keep__381: keep__2
delay__parameterized28__16: delay__parameterized28
reg__6546: reg__6546
logic__1396: logic__1396
case__414: case__11
reg__6858: reg__6858
delay__parameterized17__30: delay__parameterized17
delay__parameterized35__19: delay__parameterized35
xbip_pipe_v3_0_6_viv__parameterized13__75: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized34__16: delay__parameterized34
reg__189: reg__189
compare_eq_im__28: compare_eq_im
reg__2177: reg__2177
reg__4910: reg__4910
reg__3071: reg__3071
logic__3443: logic__191
logic__56: logic__56
reg__6538: reg__6538
xbip_pipe_v3_0_6_viv__parameterized94: xbip_pipe_v3_0_6_viv__parameterized94
logic__2722: logic__168
delay__parameterized0__450: delay__parameterized0
delay__parameterized1__13: delay__parameterized1
muxpart__449: muxpart__6
logic__3952: logic__290
xbip_pipe_v3_0_6_viv__parameterized29__134: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized9__10: xbip_pipe_v3_0_6_viv__parameterized9
reg__6573: reg__6573
delay__parameterized44: delay__parameterized44
keep__843: keep__2
xbip_pipe_v3_0_6_viv__parameterized51__5: xbip_pipe_v3_0_6_viv__parameterized51
xbip_pipe_v3_0_6_viv__parameterized31__234: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized15__173: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized53__28: xbip_pipe_v3_0_6_viv__parameterized53
logic__5288: logic__262
delay__parameterized0__238: delay__parameterized0
logic__5503: logic__171
delay__parameterized8__26: delay__parameterized8
reg__6386: reg__6386
reg__7874: reg__7874
reg__6730: reg__6730
reg__2915: reg__2915
reg__2709: reg__2709
DNN_up_ap_fmul_2_max_dsp_32__32: DNN_up_ap_fmul_2_max_dsp_32
muxpart__472: muxpart__6
reg__3917: reg__3917
delay__parameterized16__106: delay__parameterized16
reg__5480: reg__5480
reg__4422: reg__4422
xbip_pipe_v3_0_6_viv__parameterized15__132: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized3__1030: xbip_pipe_v3_0_6_viv__parameterized3
reg__2493: reg__2493
reg__7241: reg__7241
delay__parameterized36__15: delay__parameterized36
reg__9791: reg__30
delay__parameterized36__150: delay__parameterized36
keep__504: keep__3
xbip_pipe_v3_0_6_viv__parameterized15__59: xbip_pipe_v3_0_6_viv__parameterized15
logic__666: logic__666
reg__7603: reg__7603
reg__4382: reg__4382
muxpart__200: muxpart__5
reg__9502: reg__25
xbip_pipe_v3_0_6_viv__parameterized13__43: xbip_pipe_v3_0_6_viv__parameterized13
reg__5347: reg__5347
delay__parameterized0__264: delay__parameterized0
logic__3255: logic__404
xbip_pipe_v3_0_6_viv__parameterized5__9: xbip_pipe_v3_0_6_viv__parameterized5
flt_add_exp_sp__7: flt_add_exp_sp
reg__3229: reg__3229
reg__2355: reg__2355
reg__5135: reg__5135
reg__6599: reg__6599
delay__parameterized22__4: delay__parameterized22
xbip_pipe_v3_0_6_viv__parameterized98: xbip_pipe_v3_0_6_viv__parameterized98
reg__3672: reg__3672
reg__8222: reg__8222
delay__parameterized0__817: delay__parameterized0
delay__parameterized28__9: delay__parameterized28
xbip_pipe_v3_0_6_viv__parameterized45__32: xbip_pipe_v3_0_6_viv__parameterized45
xbip_pipe_v3_0_6_viv__parameterized7__163: xbip_pipe_v3_0_6_viv__parameterized7
reg__4895: reg__4895
delay__parameterized17__117: delay__parameterized17
logic__4812: logic__352
logic__2982: logic__398
xbip_pipe_v3_0_6_viv__parameterized13__112: xbip_pipe_v3_0_6_viv__parameterized13
logic__2385: logic__337
delay__parameterized35__17: delay__parameterized35
muxpart__208: muxpart__6
reg__640: reg__640
delay__parameterized11__22: delay__parameterized11
keep__940: keep__3
reg__4874: reg__4874
xbip_pipe_v3_0_6_viv__parameterized3__507: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized35__64: xbip_pipe_v3_0_6_viv__parameterized35
logic__1696: logic__378
datapath__573: datapath__8
reg__6592: reg__6592
xbip_pipe_v3_0_6_viv__parameterized3__237: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__853: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized31__5: delay__parameterized31
logic__5025: logic__224
xbip_pipe_v3_0_6_viv__parameterized56__28: xbip_pipe_v3_0_6_viv__parameterized56
muxpart__400: muxpart__6
logic__4863: logic__337
delay__parameterized0__704: delay__parameterized0
reg__4118: reg__4118
delay__parameterized15__56: delay__parameterized15
muxpart__138: muxpart__9
flt_div_mant_addsub__2: flt_div_mant_addsub
reg__2636: reg__2636
reg__8971: reg__16
xbip_pipe_v3_0_6_viv__parameterized17__19: xbip_pipe_v3_0_6_viv__parameterized17
reg__5982: reg__5982
reg__6823: reg__6823
delay__parameterized38__9: delay__parameterized38
reg__6015: reg__6015
xbip_pipe_v3_0_6_viv__parameterized3__1230: xbip_pipe_v3_0_6_viv__parameterized3
logic__2076: logic__212
reg__7006: reg__7006
logic__4669: logic__206
xbip_pipe_v3_0_6_viv__parameterized1__11: xbip_pipe_v3_0_6_viv__parameterized1
reg__9836: reg__6
logic__527: logic__527
reg__1070: reg__1070
logic__3964: logic__404
delay__parameterized9__182: delay__parameterized9
datapath__570: datapath__11
xbip_pipe_v3_0_6_viv__parameterized33__37: xbip_pipe_v3_0_6_viv__parameterized33
compare__24: compare
delay__parameterized0__94: delay__parameterized0
reg__1777: reg__1777
reg__8789: reg__6
align_add_dsp48e1_sgl__11: align_add_dsp48e1_sgl
logic__3896: logic__312
reg__7857: reg__7857
carry_chain__parameterized10__8: carry_chain__parameterized10
xbip_pipe_v3_0_6_viv__parameterized11__138: xbip_pipe_v3_0_6_viv__parameterized11
dsp48e1_wrapper__23: dsp48e1_wrapper
reg__3020: reg__3020
reg__474: reg__474
reg__1646: reg__1646
xbip_pipe_v3_0_6_viv__parameterized37__64: xbip_pipe_v3_0_6_viv__parameterized37
reg__7583: reg__7583
fix_mult_dsp48e1_sgl__32: fix_mult_dsp48e1_sgl
delay__parameterized0__785: delay__parameterized0
logic__4564: logic__270
reg__429: reg__429
xbip_pipe_v3_0_6_viv__parameterized21__41: xbip_pipe_v3_0_6_viv__parameterized21
reg__7052: reg__7052
delay__parameterized27__7: delay__parameterized27
logic__2588: logic__199
fix_mult_dsp48e1_sgl__20: fix_mult_dsp48e1_sgl
keep__867: keep__2
delay__parameterized20__39: delay__parameterized20
delay__parameterized19__30: delay__parameterized19
xbip_pipe_v3_0_6_viv__parameterized49__165: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized72__7: xbip_pipe_v3_0_6_viv__parameterized72
reg__205: reg__205
logic__457: logic__457
reg__2757: reg__2757
delay__parameterized0__653: delay__parameterized0
reg__2191: reg__2191
xbip_pipe_v3_0_6_viv__parameterized3__236: xbip_pipe_v3_0_6_viv__parameterized3
reg__7984: reg__7984
xbip_pipe_v3_0_6_viv__parameterized3__1054: xbip_pipe_v3_0_6_viv__parameterized3
reg__269: reg__269
logic__4412: logic__176
reg__9032: reg__31
reg__2827: reg__2827
reg__8124: reg__8124
reg__2809: reg__2809
reg__3169: reg__3169
reg__1241: reg__1241
datapath__340: datapath__3
xbip_pipe_v3_0_6_viv__parameterized96: xbip_pipe_v3_0_6_viv__parameterized96
reg__1424: reg__1424
reg__3108: reg__3108
logic__1448: logic__1448
delay__parameterized23__59: delay__parameterized23
logic__1049: logic__1049
L3_up_L2_WEIGHTS_4_rom: L3_up_L2_WEIGHTS_4_rom
logic__2586: logic__201
logic__1463: logic__1463
reg__3188: reg__3188
reg__6815: reg__6815
muxpart__447: muxpart__8
muxpart__592: muxpart__2
delay__parameterized28__25: delay__parameterized28
xbip_pipe_v3_0_6_viv__parameterized58__22: xbip_pipe_v3_0_6_viv__parameterized58
reg__3330: reg__3330
muxpart__29: muxpart__29
logic__5679: logic__1099
reg__2855: reg__2855
xbip_pipe_v3_0_6_viv__parameterized19__31: xbip_pipe_v3_0_6_viv__parameterized19
keep__763: keep__2
reg__948: reg__948
keep__345: keep__2
case__139: case__27
reg__6072: reg__6072
delay__parameterized18__163: delay__parameterized18
reg__5182: reg__5182
logic__2156: logic__208
delay__parameterized0__423: delay__parameterized0
logic__4949: logic__224
reg__9748: reg__6
xbip_pipe_v3_0_6_viv__parameterized15__143: xbip_pipe_v3_0_6_viv__parameterized15
reg__616: reg__616
logic__176: logic__176
xbip_pipe_v3_0_6_viv__parameterized7__164: xbip_pipe_v3_0_6_viv__parameterized7
reg__2569: reg__2569
delay__parameterized19__18: delay__parameterized19
reg__8181: reg__8181
reg__498: reg__498
reg__6060: reg__6060
xbip_pipe_v3_0_6_viv__parameterized3__679: xbip_pipe_v3_0_6_viv__parameterized3
reg__4121: reg__4121
reg__571: reg__571
reg__8233: reg__8233
case__1086: case__29
logic__2430: logic__355
xbip_pipe_v3_0_6_viv__parameterized3__631: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__312: muxpart__10
compare_eq_im__parameterized1__36: compare_eq_im__parameterized1
reg__4635: reg__4635
reg__7534: reg__7534
logic__2333: logic__172
reg__4503: reg__4503
logic__1800: logic__221
delay__28: delay
xbip_pipe_v3_0_6_viv__parameterized31__129: xbip_pipe_v3_0_6_viv__parameterized31
logic__1367: logic__1367
reg__5326: reg__5326
delay__parameterized39__7: delay__parameterized39
reg__321: reg__321
keep__624: keep__3
reg__1926: reg__1926
reg__6951: reg__6951
lead_zero_encode_shift__11: lead_zero_encode_shift
reg__5515: reg__5515
logic__4679: logic__196
reg__250: reg__250
muxpart__241: muxpart__6
dsp48e1_wrapper__parameterized0__33: dsp48e1_wrapper__parameterized0
flt_mult_round__3: flt_mult_round
case__37: case__37
xbip_pipe_v3_0_6_viv__parameterized3__1233: xbip_pipe_v3_0_6_viv__parameterized3
reg__6325: reg__6325
reg__7132: reg__7132
delay__parameterized30__193: delay__parameterized30
keep__739: keep
delay__parameterized30__30: delay__parameterized30
logic__1292: logic__1292
xbip_pipe_v3_0_6_viv__parameterized49__218: xbip_pipe_v3_0_6_viv__parameterized49
case__887: case__18
logic__2334: logic__171
reg__3725: reg__3725
xbip_pipe_v3_0_6_viv__parameterized31__39: xbip_pipe_v3_0_6_viv__parameterized31
reg__4044: reg__4044
xbip_pipe_v3_0_6_viv__parameterized31__119: xbip_pipe_v3_0_6_viv__parameterized31
reg__4737: reg__4737
delay__parameterized1__18: delay__parameterized1
muxpart__554: muxpart__3
xbip_pipe_v3_0_6_viv__parameterized7__152: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized5__80: delay__parameterized5
datapath__79: datapath__9
compare_gt__26: compare_gt
reg__7641: reg__7641
xbip_pipe_v3_0_6_viv__parameterized33__72: xbip_pipe_v3_0_6_viv__parameterized33
logic__1149: logic__1149
delay__parameterized0__791: delay__parameterized0
compare_eq_im__parameterized0__1: compare_eq_im__parameterized0
flt_add_exp_sp__29: flt_add_exp_sp
keep__44: keep__3
reg__1369: reg__1369
delay__parameterized27__15: delay__parameterized27
keep__877: keep__4
reg__4370: reg__4370
xbip_pipe_v3_0_6_viv__parameterized3__434: xbip_pipe_v3_0_6_viv__parameterized3
reg__143: reg__143
muxpart__327: muxpart__9
reg__4840: reg__4840
logic__4811: logic__355
reg__1075: reg__1075
delay__65: delay
reg__1783: reg__1783
muxpart__214: muxpart__10
delay__parameterized30__122: delay__parameterized30
logic__2286: logic__270
case__1124: case__71
reg__4086: reg__4086
delay__parameterized4__111: delay__parameterized4
reg__6903: reg__6903
reg__5301: reg__5301
case__249: case__7
xbip_pipe_v3_0_6_viv__parameterized3__638: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__70: delay__parameterized0
delay__parameterized7__16: delay__parameterized7
muxpart__476: muxpart__2
carry_chain__parameterized11__12: carry_chain__parameterized11
delay__parameterized5__9: delay__parameterized5
reg__5503: reg__5503
reg__4832: reg__4832
reg__1026: reg__1026
delay__parameterized4__145: delay__parameterized4
reg__471: reg__471
muxpart__555: muxpart__2
xbip_pipe_v3_0_6_viv__parameterized31__221: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized3__1136: xbip_pipe_v3_0_6_viv__parameterized3
reg__4618: reg__4618
reg__6152: reg__6152
delay__parameterized16__71: delay__parameterized16
reg__5833: reg__5833
delay__parameterized9__150: delay__parameterized9
case__127: case__127
xbip_pipe_v3_0_6_viv__parameterized27__23: xbip_pipe_v3_0_6_viv__parameterized27
reg__5355: reg__5355
reg__7193: reg__7193
fix_mult__3: fix_mult
reg__6789: reg__6789
reg__3107: reg__3107
reg__142: reg__142
L3_up_L2_WEIGHTS_13_rom: L3_up_L2_WEIGHTS_13_rom
datapath__243: datapath__15
logic__3825: logic__203
logic__2075: logic__213
logic__3759: logic__193
logic__5115: logic__205
keep__768: keep__13
reg__6611: reg__6611
logic__2738: logic__79
case__574: case__20
logic__2801: logic__153
delay__parameterized32__30: delay__parameterized32
reg__2550: reg__2550
reg__3415: reg__3415
reg__7661: reg__7661
delay__parameterized30__106: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized9__172: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized36__45: delay__parameterized36
reg__4923: reg__4923
logic__914: logic__914
case__907: case__28
reg__800: reg__800
logic__831: logic__831
logic__1015: logic__1015
logic__3899: logic__306
xbip_pipe_v3_0_6_viv__parameterized27__10: xbip_pipe_v3_0_6_viv__parameterized27
xbip_pipe_v3_0_6_viv__parameterized29__100: xbip_pipe_v3_0_6_viv__parameterized29
reg__3985: reg__3985
logic__3573: logic__143
xbip_pipe_v3_0_6_viv__parameterized45__2: xbip_pipe_v3_0_6_viv__parameterized45
logic__603: logic__603
xbip_pipe_v3_0_6_viv__parameterized49__148: xbip_pipe_v3_0_6_viv__parameterized49
logic__3499: logic__133
reg__6375: reg__6375
datapath__82: datapath__6
delay__parameterized17__46: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized3__768: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized35__79: xbip_pipe_v3_0_6_viv__parameterized35
reg__5174: reg__5174
keep__161: keep__2
logic__651: logic__651
DNN_up_ap_fadd_3_full_dsp_32: DNN_up_ap_fadd_3_full_dsp_32
xbip_pipe_v3_0_6_viv__parameterized21__64: xbip_pipe_v3_0_6_viv__parameterized21
logic__5059: logic__168
xbip_pipe_v3_0_6_viv__parameterized49__25: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized11__304: xbip_pipe_v3_0_6_viv__parameterized11
case__693: case__29
xbip_pipe_v3_0_6_viv__parameterized13__73: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized37__2: delay__parameterized37
reg__3645: reg__3645
flt_add__31: flt_add
logic__822: logic__822
xbip_pipe_v3_0_6_viv__parameterized13__3: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized3__286: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized4__31: delay__parameterized4
delay__parameterized18__61: delay__parameterized18
xbip_pipe_v3_0_6_viv__parameterized33__41: xbip_pipe_v3_0_6_viv__parameterized33
keep__395: keep__4
logic__723: logic__723
reg__1320: reg__1320
reg__7902: reg__7902
case__1134: case__70
case__474: case__19
reg__8896: reg__25
delay__parameterized31__3: delay__parameterized31
L2_up_L1_WEIGHTS_62_rom: L2_up_L1_WEIGHTS_62_rom
reg__6682: reg__6682
reg__5514: reg__5514
logic__539: logic__539
delay__parameterized30__162: delay__parameterized30
logic__5335: logic__163
muxpart__343: muxpart__4
reg__1990: reg__1990
reg__8403: reg__7
xbip_pipe_v3_0_6_viv__parameterized3__951: xbip_pipe_v3_0_6_viv__parameterized3
datapath__362: datapath__15
delay__parameterized35__26: delay__parameterized35
delay__parameterized15__77: delay__parameterized15
delay__parameterized49__13: delay__parameterized49
datapath__36: datapath__36
L2_up_L1_WEIGHTS_39: L2_up_L1_WEIGHTS_39
reg__1154: reg__1154
reg__575: reg__575
keep__22: keep__22
case__911: case__24
reg__697: reg__697
reg__6556: reg__6556
logic__3827: logic__201
reg__5339: reg__5339
reg__6229: reg__6229
reg__8454: reg__6
logic__5116: logic__204
carry_chain__parameterized4__25: carry_chain__parameterized4
xbip_pipe_v3_0_6_viv__parameterized47__72: xbip_pipe_v3_0_6_viv__parameterized47
logic__2528: logic__339
delay__parameterized8__56: delay__parameterized8
flt_dec_op_lat__17: flt_dec_op_lat
reg__4924: reg__4924
keep__910: keep__3
muxpart__165: muxpart__2
compare_gt__24: compare_gt
reg__7909: reg__7909
reg__9500: reg__27
reg__2496: reg__2496
keep__833: keep__2
reg__1084: reg__1084
reg__9266: reg__7
xbip_pipe_v3_0_6_viv__parameterized29__18: xbip_pipe_v3_0_6_viv__parameterized29
logic__5330: logic__191
reg__1474: reg__1474
reg__7042: reg__7042
reg__7432: reg__7432
muxpart__502: muxpart__9
muxpart__186: muxpart__5
xbip_pipe_v3_0_6_viv__parameterized3__190: xbip_pipe_v3_0_6_viv__parameterized3
reg__8049: reg__8049
reg__9625: reg__16
special_detect__59: special_detect
reg__7331: reg__7331
xbip_pipe_v3_0_6_viv__parameterized3__866: xbip_pipe_v3_0_6_viv__parameterized3
L2_up_L1_WEIGHTS_38: L2_up_L1_WEIGHTS_38
logic__4941: logic__251
reg__5739: reg__5739
xbip_pipe_v3_0_6_viv__parameterized47__7: xbip_pipe_v3_0_6_viv__parameterized47
reg__3134: reg__3134
logic__506: logic__506
delay__parameterized9__98: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized11__117: xbip_pipe_v3_0_6_viv__parameterized11
logic__1809: logic__207
logic__2585: logic__202
reg__9603: reg__11
reg__7574: reg__7574
xbip_pipe_v3_0_6_viv__parameterized29__1: xbip_pipe_v3_0_6_viv__parameterized29
keep__325: keep__2
reg__7093: reg__7093
xbip_pipe_v3_0_6_viv__parameterized31__128: xbip_pipe_v3_0_6_viv__parameterized31
L2_up_L1_WEIGHTS_85_rom: L2_up_L1_WEIGHTS_85_rom
muxpart__394: muxpart__7
dsp48e1_wrapper__parameterized1__17: dsp48e1_wrapper__parameterized1
reg__8372: reg__6
delay__parameterized33__129: delay__parameterized33
reg__6944: reg__6944
reg__5083: reg__5083
reg__8136: reg__8136
muxpart__581: muxpart__7
reg__5804: reg__5804
special_detect__parameterized0__35: special_detect__parameterized0
datapath__84: datapath__4
delay__parameterized7__57: delay__parameterized7
extrom__22: extrom__22
datapath__148: datapath__8
reg__3392: reg__3392
reg__7875: reg__7875
case__683: case__28
reg__3988: reg__3988
logic__4939: logic__255
delay__parameterized0__52: delay__parameterized0
dsp48e1_wrapper__parameterized0__4: dsp48e1_wrapper__parameterized0
xbip_pipe_v3_0_6_viv__parameterized7__183: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized5__114: delay__parameterized5
logic__4057: logic__408
special_detect__parameterized0__43: special_detect__parameterized0
reg__3817: reg__3817
reg__2876: reg__2876
logic__2587: logic__200
delay__parameterized10__16: delay__parameterized10
delay__parameterized30__147: delay__parameterized30
reg__8801: reg__17
reg__1427: reg__1427
reg__9793: reg__28
reg__2652: reg__2652
logic__4665: logic__210
logic__5091: logic__255
case__823: case__14
logic__3927: logic__374
reg__1830: reg__1830
reg__9477: reg__6
delay__parameterized0__672: delay__parameterized0
reg__8328: reg__6
logic__4607: logic__191
reg__1416: reg__1416
keep__83: keep__2
logic__5047: logic__197
reg__5581: reg__5581
delay__parameterized0__78: delay__parameterized0
logic__2000: logic__212
reg__3095: reg__3095
reg__1484: reg__1484
xbip_pipe_v3_0_6_viv__parameterized37__4: xbip_pipe_v3_0_6_viv__parameterized37
DNN_up_ap_fmul_2_max_dsp_32__16: DNN_up_ap_fmul_2_max_dsp_32
delay__parameterized36__65: delay__parameterized36
reg__7526: reg__7526
reg__190: reg__190
carry_chain__parameterized10__3: carry_chain__parameterized10
logic__4680: logic__195
reg__8275: reg__6
reg__6269: reg__6269
logic__5307: logic__212
datapath__186: datapath__4
delay__parameterized0__25: delay__parameterized0
reg__9838: reg__3
xbip_pipe_v3_0_6_viv__parameterized11__283: xbip_pipe_v3_0_6_viv__parameterized11
reg__6836: reg__6836
reg__5773: reg__5773
xbip_pipe_v3_0_6_viv__parameterized3__85: xbip_pipe_v3_0_6_viv__parameterized3
reg__5606: reg__5606
delay__parameterized0__789: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__510: xbip_pipe_v3_0_6_viv__parameterized3
reg__8447: reg
xbip_pipe_v3_0_6_viv__parameterized66__8: xbip_pipe_v3_0_6_viv__parameterized66
delay__74: delay
xbip_pipe_v3_0_6_viv__parameterized3__935: xbip_pipe_v3_0_6_viv__parameterized3
reg__590: reg__590
delay__parameterized42__6: delay__parameterized42
logic__3015: logic__290
keep__865: keep__6
xbip_pipe_v3_0_6_viv__parameterized21__21: xbip_pipe_v3_0_6_viv__parameterized21
reg__8209: reg__8209
xbip_pipe_v3_0_6_viv__parameterized72__27: xbip_pipe_v3_0_6_viv__parameterized72
xbip_pipe_v3_0_6_viv__parameterized15__11: xbip_pipe_v3_0_6_viv__parameterized15
reg__6677: reg__6677
xbip_pipe_v3_0_6_viv__parameterized82__6: xbip_pipe_v3_0_6_viv__parameterized82
logic__2728: logic__138
delay__parameterized6__28: delay__parameterized6
reg__2168: reg__2168
reg__5979: reg__5979
special_detect__30: special_detect
reg__1872: reg__1872
xbip_pipe_v3_0_6_viv__parameterized13__7: xbip_pipe_v3_0_6_viv__parameterized13
reg__7821: reg__7821
xbip_pipe_v3_0_6_viv__parameterized13__98: xbip_pipe_v3_0_6_viv__parameterized13
reg__5404: reg__5404
floating_point_v7_1_8__24: floating_point_v7_1_8
delay__parameterized0__531: delay__parameterized0
reg__6492: reg__6492
reg__2797: reg__2797
reg__7899: reg__7899
reg__3799: reg__3799
xbip_pipe_v3_0_6_viv__parameterized3__1033: xbip_pipe_v3_0_6_viv__parameterized3
reg__1327: reg__1327
xbip_pipe_v3_0_6_viv__18: xbip_pipe_v3_0_6_viv
carry_chain__parameterized11__5: carry_chain__parameterized11
reg__9540: reg__21
reg__7394: reg__7394
delay__parameterized36__123: delay__parameterized36
logic__1679: logic__287
logic__930: logic__930
reg__5317: reg__5317
logic__4347: logic__321
reg__8873: reg__9
carry_chain__parameterized5__3: carry_chain__parameterized5
delay__parameterized18__103: delay__parameterized18
logic__1316: logic__1316
special_detect__17: special_detect
case__889: case__16
reg__8791: reg__12
reg__3667: reg__3667
logic__1608: logic__1608
case__233: case__4
xbip_pipe_v3_0_6_viv__parameterized31__175: xbip_pipe_v3_0_6_viv__parameterized31
logic__1391: logic__1391
reg__7265: reg__7265
reg__391: reg__391
xbip_pipe_v3_0_6_viv__parameterized64__4: xbip_pipe_v3_0_6_viv__parameterized64
keep__754: keep__9
delay__parameterized7__108: delay__parameterized7
keep__708: keep__1
datapath__80: datapath__8
delay__parameterized0__288: delay__parameterized0
delay__parameterized18__71: delay__parameterized18
reg__8475: reg__3
delay__parameterized0__501: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized19__32: xbip_pipe_v3_0_6_viv__parameterized19
L2_up_L1_WEIGHTS_29: L2_up_L1_WEIGHTS_29
reg__780: reg__780
reg__7737: reg__7737
delay__parameterized20__60: delay__parameterized20
reg__8825: reg__4
extrom__39: extrom__39
reg__2370: reg__2370
xbip_pipe_v3_0_6_viv__parameterized11__305: xbip_pipe_v3_0_6_viv__parameterized11
datapath__180: datapath__10
reg__1500: reg__1500
logic__2387: logic__335
logic__3942: logic__321
xbip_pipe_v3_0_6_viv__parameterized7__112: xbip_pipe_v3_0_6_viv__parameterized7
reg__3036: reg__3036
logic__701: logic__701
logic__5161: logic__18
logic__456: logic__456
reg__3566: reg__3566
xbip_pipe_v3_0_6_viv__parameterized55__2: xbip_pipe_v3_0_6_viv__parameterized55
xbip_pipe_v3_0_6_viv__parameterized35__65: xbip_pipe_v3_0_6_viv__parameterized35
xbip_pipe_v3_0_6_viv__parameterized3__629: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__313: muxpart__9
reg__8983: reg__8
muxpart__514: muxpart__2
delay__parameterized0__656: delay__parameterized0
logic__3325: logic__327
reg__3655: reg__3655
reg__1536: reg__1536
xbip_pipe_v3_0_6_viv__parameterized3__240: xbip_pipe_v3_0_6_viv__parameterized3
reg__9498: reg__29
xbip_pipe_v3_0_6_viv__parameterized7__1: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized0__612: delay__parameterized0
reg__5524: reg__5524
floating_point_v7_1_8__parameterized1__6: floating_point_v7_1_8__parameterized1
xbip_pipe_v3_0_6_viv__parameterized11__145: xbip_pipe_v3_0_6_viv__parameterized11
reg__9620: reg__3
DNN_up_ap_fadd_3_full_dsp_32__24: DNN_up_ap_fadd_3_full_dsp_32
reg__2181: reg__2181
keep__724: keep__7
logic__558: logic__558
reg__9878: reg__7789
xbip_pipe_v3_0_6_viv__parameterized29__32: xbip_pipe_v3_0_6_viv__parameterized29
reg__2435: reg__2435
reg__1973: reg__1973
reg__1134: reg__1134
delay__parameterized36__135: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized11__247: xbip_pipe_v3_0_6_viv__parameterized11
logic__4940: logic__252
carry_chain__11: carry_chain
delay__parameterized17__97: delay__parameterized17
logic__5306: logic__213
logic__4400: logic__203
reg__3780: reg__3780
logic__2708: logic__199
keep__373: keep__2
delay__parameterized18__52: delay__parameterized18
case__573: case__21
delay__parameterized0__567: delay__parameterized0
reg__1759: reg__1759
xbip_pipe_v3_0_6_viv__parameterized3__593: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized21__44: xbip_pipe_v3_0_6_viv__parameterized21
keep__106: keep__3
xbip_pipe_v3_0_6_viv__parameterized13__58: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized25__9: delay__parameterized25
xbip_pipe_v3_0_6_viv__parameterized17__56: xbip_pipe_v3_0_6_viv__parameterized17
reg__3557: reg__3557
reg__9501: reg__26
delay__parameterized34__6: delay__parameterized34
reg__52: reg__52
xbip_pipe_v3_0_6_viv__parameterized17__63: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized75__1: xbip_pipe_v3_0_6_viv__parameterized75
keep__183: keep__2
keep__625: keep__2
reg__9271: reg__4
reg__146: reg__146
flt_add__17: flt_add
delay__parameterized0__550: delay__parameterized0
reg__2874: reg__2874
delay__parameterized4__127: delay__parameterized4
logic__1661: logic__337
reg__9630: reg__6
xbip_pipe_v3_0_6_viv__parameterized49__196: xbip_pipe_v3_0_6_viv__parameterized49
DNN_up_fadd_32ns_hbi: DNN_up_fadd_32ns_hbi
logic__367: logic__367
reg__4473: reg__4473
reg__1532: reg__1532
reg__7707: reg__7707
xbip_pipe_v3_0_6_viv__parameterized3__96: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__349: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized31__112: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized0__71: delay__parameterized0
reg__5672: reg__5672
reg__4764: reg__4764
reg__4850: reg__4850
reg__8429: reg__9
L2_up_L1_WEIGHTS_59_rom: L2_up_L1_WEIGHTS_59_rom
xbip_pipe_v3_0_6_viv__parameterized37__43: xbip_pipe_v3_0_6_viv__parameterized37
delay__parameterized41__26: delay__parameterized41
logic__2683: logic__244
xbip_pipe_v3_0_6_viv__parameterized49__207: xbip_pipe_v3_0_6_viv__parameterized49
logic__850: logic__850
xbip_pipe_v3_0_6_viv__parameterized49__153: xbip_pipe_v3_0_6_viv__parameterized49
logic__4796: logic__404
xbip_pipe_v3_0_6_viv__parameterized3__1055: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__579: delay__parameterized0
reg__9104: reg__4
delay__parameterized37__20: delay__parameterized37
case__136: case__136
delay__parameterized22__6: delay__parameterized22
delay__parameterized48__7: delay__parameterized48
delay__parameterized0__771: delay__parameterized0
reg__8383: reg__6
muxpart__228: muxpart__7
delay__parameterized6__162: delay__parameterized6
reg__84: reg__84
reg__6081: reg__6081
logic__2142: logic__236
reg__568: reg__568
xbip_pipe_v3_0_6_viv__parameterized49__50: xbip_pipe_v3_0_6_viv__parameterized49
reg__4371: reg__4371
datapath__208: datapath__16
logic__100: logic__100
reg__8782: reg__23
datapath__175: datapath__15
reg__9701: reg__6
xbip_pipe_v3_0_6_viv__parameterized31__180: xbip_pipe_v3_0_6_viv__parameterized31
case__321: case__22
reg__3538: reg__3538
reg__4262: reg__4262
reg__1616: reg__1616
xbip_pipe_v3_0_6_viv__parameterized35__71: xbip_pipe_v3_0_6_viv__parameterized35
delay__parameterized30__43: delay__parameterized30
logic__4040: logic__306
reg__899: reg__899
xbip_pipe_v3_0_6_viv__parameterized11__307: xbip_pipe_v3_0_6_viv__parameterized11
reg__3412: reg__3412
delay__parameterized27__12: delay__parameterized27
xbip_pipe_v3_0_6_viv__parameterized11__33: xbip_pipe_v3_0_6_viv__parameterized11
reg__9519: reg__23
reg__6357: reg__6357
keep__81: keep__2
delay__parameterized6__47: delay__parameterized6
reg__3131: reg__3131
delay__parameterized3__2: delay__parameterized3
logic__3313: logic__373
reg__5905: reg__5905
xbip_pipe_v3_0_6_viv__parameterized13__115: xbip_pipe_v3_0_6_viv__parameterized13
keep__826: keep__7
muxpart__43: muxpart__43
case__770: case__26
delay__parameterized6__49: delay__parameterized6
logic__1050: logic__1050
reg__6517: reg__6517
delay__parameterized0__884: delay__parameterized0
logic__2984: logic__394
logic__2590: logic__197
xbip_pipe_v3_0_6_viv__parameterized60__13: xbip_pipe_v3_0_6_viv__parameterized60
delay__parameterized0__195: delay__parameterized0
reg__204: reg__204
reg__9792: reg__29
reg__8969: reg__3
reg__7889: reg__7889
delay__parameterized22__10: delay__parameterized22
delay__parameterized18__55: delay__parameterized18
xbip_pipe_v3_0_6_viv__parameterized47__43: xbip_pipe_v3_0_6_viv__parameterized47
delay__parameterized0__372: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized9__93: xbip_pipe_v3_0_6_viv__parameterized9
special_detect__parameterized0__59: special_detect__parameterized0
reg__7127: reg__7127
case__692: case__19
delay__parameterized38__45: delay__parameterized38
reg__5761: reg__5761
carry_chain__parameterized4__21: carry_chain__parameterized4
xbip_pipe_v3_0_6_viv__parameterized51__28: xbip_pipe_v3_0_6_viv__parameterized51
DNN_up_ap_fadd_3_full_dsp_32__4: DNN_up_ap_fadd_3_full_dsp_32
xbip_pipe_v3_0_6_viv__parameterized3__552: xbip_pipe_v3_0_6_viv__parameterized3
DNN_up_fadd_32ns_hbi__2: DNN_up_fadd_32ns_hbi
reg__4938: reg__4938
special_detect__25: special_detect
reg__6525: reg__6525
xbip_pipe_v3_0_6_viv__parameterized7__169: xbip_pipe_v3_0_6_viv__parameterized7
norm_and_round_dsp48e1_sgl__16: norm_and_round_dsp48e1_sgl
reg__1794: reg__1794
reg__7260: reg__7260
reg__8828: reg__3
reg__9130: reg__31
L2_up_L1_WEIGHTS_43: L2_up_L1_WEIGHTS_43
delay__parameterized11__11: delay__parameterized11
reg__8781: reg__24
reg__3972: reg__3972
logic__4667: logic__208
muxpart__341: muxpart__2
delay__parameterized20__89: delay__parameterized20
delay__parameterized6__98: delay__parameterized6
reg__7972: reg__7972
logic__3592: logic__25
keep__911: keep__2
logic__5429: logic__355
reg__7055: reg__7055
delay__parameterized4__140: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized7__75: xbip_pipe_v3_0_6_viv__parameterized7
case__888: case__17
xbip_pipe_v3_0_6_viv__parameterized11__329: xbip_pipe_v3_0_6_viv__parameterized11
logic__2159: logic__205
xbip_pipe_v3_0_6_viv__parameterized33__50: xbip_pipe_v3_0_6_viv__parameterized33
reg__6646: reg__6646
delay__parameterized8__53: delay__parameterized8
reg__9203: reg__20
logic__643: logic__643
reg__1156: reg__1156
dsp48e1_wrapper__parameterized2__23: dsp48e1_wrapper__parameterized2
logic__3992: logic__307
xbip_pipe_v3_0_6_viv__parameterized53__2: xbip_pipe_v3_0_6_viv__parameterized53
DNN_up_ap_fadd_3_full_dsp_32__5: DNN_up_ap_fadd_3_full_dsp_32
delay__parameterized29__73: delay__parameterized29
reg__3962: reg__3962
keep__73: keep__2
delay__parameterized0__405: delay__parameterized0
muxpart__9: muxpart__9
case__14: case__14
delay__parameterized41__2: delay__parameterized41
reg__1699: reg__1699
xbip_pipe_v3_0_6_viv__parameterized49__198: xbip_pipe_v3_0_6_viv__parameterized49
reg__9336: reg__17
delay__parameterized15__64: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized31__224: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized0__784: delay__parameterized0
delay__parameterized37__8: delay__parameterized37
logic__1754: logic__339
datapath__176: datapath__14
reg__2782: reg__2782
reg__2846: reg__2846
xbip_pipe_v3_0_6_viv__parameterized13__5: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized29__63: delay__parameterized29
keep__941: keep__2
delay__parameterized18__128: delay__parameterized18
logic__4042: logic__302
xbip_pipe_v3_0_6_viv__parameterized15__2: xbip_pipe_v3_0_6_viv__parameterized15
logic__1387: logic__1387
reg__1676: reg__1676
reg__6696: reg__6696
logic__4493: logic__171
case__248: case__8
logic__3275: logic__337
reg__9503: reg__24
reg__6625: reg__6625
xbip_pipe_v3_0_6_viv__parameterized15__12: xbip_pipe_v3_0_6_viv__parameterized15
L2_up_L1_WEIGHTS_24_rom: L2_up_L1_WEIGHTS_24_rom
dsp48e1_wrapper__6: dsp48e1_wrapper
extrom__60: extrom__60
keep__834: keep__3
muxpart__122: muxpart__122
logic__1798: logic__223
reg__8664: reg__15
delay__parameterized35__30: delay__parameterized35
dsp48e1_wrapper__parameterized1__22: dsp48e1_wrapper__parameterized1
delay__6: delay
reg__9508: reg__19
reg__8579: reg__30
reg__1539: reg__1539
datapath__86: datapath__2
xbip_pipe_v3_0_6_viv__parameterized21__62: xbip_pipe_v3_0_6_viv__parameterized21
xbip_pipe_v3_0_6_viv__parameterized41__17: xbip_pipe_v3_0_6_viv__parameterized41
keep__892: keep__3
reg__3713: reg__3713
extrom__63: extrom__63
reg__4964: reg__4964
keep__18: keep__18
reg__2056: reg__2056
reg__1624: reg__1624
delay__parameterized0__847: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized11__237: xbip_pipe_v3_0_6_viv__parameterized11
reg__6743: reg__6743
keep__324: keep__3
logic__5144: logic__100
reg__7413: reg__7413
delay__parameterized15__52: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized9__88: xbip_pipe_v3_0_6_viv__parameterized9
muxpart__147: muxpart__7
reg__7981: reg__7981
delay__parameterized27__39: delay__parameterized27
reg__2267: reg__2267
reg__6023: reg__6023
delay__parameterized23__21: delay__parameterized23
reg__6875: reg__6875
reg__9512: reg__30
logic__4707: logic__78
xbip_pipe_v3_0_6_viv__parameterized17__217: xbip_pipe_v3_0_6_viv__parameterized17
logic__5670: logic__1106
reg__6635: reg__6635
logic__2083: logic__205
xbip_pipe_v3_0_6_viv__parameterized51__2: xbip_pipe_v3_0_6_viv__parameterized51
keep__587: keep__2
reg__5996: reg__5996
keep__755: keep__8
reg__9428: reg__1
delay__parameterized4__119: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized31__40: xbip_pipe_v3_0_6_viv__parameterized31
reg__6778: reg__6778
delay__parameterized20__36: delay__parameterized20
reg__7685: reg__7685
reg__5705: reg__5705
reg__8221: reg__8221
reg__5413: reg__5413
reg__7341: reg__7341
reg__6680: reg__6680
xbip_pipe_v3_0_6_viv__parameterized15__160: xbip_pipe_v3_0_6_viv__parameterized15
compare_eq_im__parameterized1__23: compare_eq_im__parameterized1
delay__parameterized0__510: delay__parameterized0
logic__2848: logic__211
case__107: case__107
reg__724: reg__724
keep__656: keep__3
logic__2986: logic__387
datapath__246: datapath__12
xbip_pipe_v3_0_6_viv__parameterized13__74: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized88__1: xbip_pipe_v3_0_6_viv__parameterized88
delay__parameterized0__952: delay__parameterized0
datapath__384: datapath__10
reg__1036: reg__1036
logic__3958: logic__287
reg__9779: reg__12
special_detect__parameterized0__36: special_detect__parameterized0
delay__parameterized25__27: delay__parameterized25
logic__4795: logic__408
reg__8326: reg__6
muxpart__222: muxpart__6
xbip_pipe_v3_0_6_viv__parameterized25__29: xbip_pipe_v3_0_6_viv__parameterized25
reg__270: reg__270
logic__1999: logic__213
reg__9654: reg
logic__4561: logic__288
xbip_pipe_v3_0_6_viv__parameterized17__88: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized7__99: delay__parameterized7
reg__9509: reg__18
flt_round_dsp_opt_full__28: flt_round_dsp_opt_full
logic__4004: logic__270
datapath__228: datapath__13
reg__9145: reg__7
datapath__149: datapath__7
reg__672: reg__672
logic__1121: logic__1121
xbip_pipe_v3_0_6_viv__parameterized66__7: xbip_pipe_v3_0_6_viv__parameterized66
logic__2183: logic__148
reg__8195: reg__8195
reg__2221: reg__2221
reg__4072: reg__4072
special_detect__parameterized0__1: special_detect__parameterized0
logic__4831: logic__290
reg__6476: reg__6476
logic__2515: logic__387
logic__3760: logic__191
reg__9936: reg__7750
reg__9796: reg__25
reg__2806: reg__2806
delay__parameterized0__748: delay__parameterized0
logic__1010: logic__1010
reg__4595: reg__4595
reg__720: reg__720
reg__503: reg__503
logic__3959: logic__285
keep__785: keep__2
case__798: case__20
delay__parameterized7__7: delay__parameterized7
reg__3331: reg__3331
reg__8748: reg__4
delay__parameterized0__162: delay__parameterized0
logic__609: logic__609
logic__1801: logic__220
logic__2482: logic__337
delay__parameterized0__915: delay__parameterized0
reg__9301: reg__22
delay__parameterized17__131: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized33__52: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized39__2: xbip_pipe_v3_0_6_viv__parameterized39
xbip_pipe_v3_0_6_viv__parameterized7__28: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized1__22: xbip_pipe_v3_0_6_viv__parameterized1
L2_up_L1_WEIGHTS_28_rom: L2_up_L1_WEIGHTS_28_rom
reg__174: reg__174
keep__893: keep__2
logic__3104: logic__256
reg__7225: reg__7225
delay__parameterized29__57: delay__parameterized29
xbip_pipe_v3_0_6_viv__parameterized13__128: xbip_pipe_v3_0_6_viv__parameterized13
L2_up_L1_WEIGHTS_44: L2_up_L1_WEIGHTS_44
reg__7738: reg__7738
xbip_pipe_v3_0_6_viv__parameterized3__481: xbip_pipe_v3_0_6_viv__parameterized3
logic__5639: logic__97
keep__777: keep__2
case__286: case__8
datapath__611: datapath__4
delay__parameterized8__57: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized17__20: xbip_pipe_v3_0_6_viv__parameterized17
muxpart__151: muxpart__10
xbip_pipe_v3_0_6_viv__parameterized7__208: xbip_pipe_v3_0_6_viv__parameterized7
logic__4398: logic__205
xbip_pipe_v3_0_6_viv__parameterized3__676: xbip_pipe_v3_0_6_viv__parameterized3
logic__3833: logic__195
xbip_pipe_v3_0_6_viv__parameterized49__220: xbip_pipe_v3_0_6_viv__parameterized49
muxpart__112: muxpart__112
delay__parameterized40__25: delay__parameterized40
xbip_pipe_v3_0_6_viv__parameterized31__127: xbip_pipe_v3_0_6_viv__parameterized31
carry_chain__parameterized0__16: carry_chain__parameterized0
reg__7840: reg__7840
xbip_pipe_v3_0_6_viv__parameterized49__206: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized9__12: xbip_pipe_v3_0_6_viv__parameterized9
reg__7723: reg__7723
reg__2924: reg__2924
reg__1609: reg__1609
reg__885: reg__885
delay__parameterized9__87: delay__parameterized9
xbip_pipe_v3_0_6_viv__parameterized33__81: xbip_pipe_v3_0_6_viv__parameterized33
delay__parameterized19__5: delay__parameterized19
reg__1260: reg__1260
xbip_pipe_v3_0_6_viv__parameterized49__161: xbip_pipe_v3_0_6_viv__parameterized49
dsp48e1_wrapper__parameterized3__21: dsp48e1_wrapper__parameterized3
datapath__313: datapath__13
xbip_pipe_v3_0_6_viv__parameterized33__90: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized17__120: xbip_pipe_v3_0_6_viv__parameterized17
reg__6196: reg__6196
reg__8313: reg__6
delay__parameterized0__551: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized11__275: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized0__889: delay__parameterized0
datapath__123: datapath__16
reg__4760: reg__4760
xbip_pipe_v3_0_6_viv__parameterized9__72: xbip_pipe_v3_0_6_viv__parameterized9
reg__5781: reg__5781
reg__9131: reg__30
xbip_pipe_v3_0_6_viv__parameterized7__172: xbip_pipe_v3_0_6_viv__parameterized7
reg__3409: reg__3409
logic__2130: logic__13
reg__4800: reg__4800
reg__5999: reg__5999
xbip_pipe_v3_0_6_viv__parameterized3__1103: xbip_pipe_v3_0_6_viv__parameterized3
reg__1900: reg__1900
reg__3811: reg__3811
reg__3054: reg__3054
datapath__379: datapath__15
reg__8188: reg__8188
delay__parameterized27__3: delay__parameterized27
reg__1024: reg__1024
logic__5094: logic__250
delay__parameterized15__127: delay__parameterized15
reg__8028: reg__8028
logic__4492: logic__172
xbip_pipe_v3_0_6_viv__parameterized3__582: xbip_pipe_v3_0_6_viv__parameterized3
reg__7013: reg__7013
reg__6272: reg__6272
reg__3302: reg__3302
logic__3617: logic__339
reg__8592: reg__20
flt_div_mant_addsub__10: flt_div_mant_addsub
reg__9692: reg__12
logic__2161: logic__203
logic__1016: logic__1016
logic__3127: logic__207
reg__6600: reg__6600
delay__parameterized8__22: delay__parameterized8
muxpart__296: muxpart__2
xbip_pipe_v3_0_6_viv__parameterized55__15: xbip_pipe_v3_0_6_viv__parameterized55
delay__parameterized16__101: delay__parameterized16
delay__parameterized0__223: delay__parameterized0
delay__parameterized5__164: delay__parameterized5
reg__4707: reg__4707
xbip_pipe_v3_0_6_viv__parameterized1__62: xbip_pipe_v3_0_6_viv__parameterized1
case__482: case__11
xbip_pipe_v3_0_6_viv__parameterized17__36: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized9__128: delay__parameterized9
delay__parameterized14__7: delay__parameterized14
reg__748: reg__748
xbip_pipe_v3_0_6_viv__parameterized55__128: xbip_pipe_v3_0_6_viv__parameterized55
reg__3894: reg__3894
reg__9905: reg__7763
reg__334: reg__334
datapath__443: datapath__2
logic__4016: logic__388
delay__parameterized36__10: delay__parameterized36
reg__3860: reg__3860
case__48: case__48
reg__4520: reg__4520
reg__1727: reg__1727
delay__parameterized27__19: delay__parameterized27
logic__2802: logic__148
reg__5358: reg__5358
muxpart__140: muxpart__7
xbip_pipe_v3_0_6_viv__parameterized86__4: xbip_pipe_v3_0_6_viv__parameterized86
reg__942: reg__942
reg__1987: reg__1987
xbip_pipe_v3_0_6_viv__parameterized17__42: xbip_pipe_v3_0_6_viv__parameterized17
L2_up_L1_WEIGHTS_9_rom: L2_up_L1_WEIGHTS_9_rom
reg__5034: reg__5034
reg__9497: reg__30
delay__parameterized0__32: delay__parameterized0
reg__9092: reg__9
xbip_pipe_v3_0_6_viv__parameterized31__114: xbip_pipe_v3_0_6_viv__parameterized31
keep__558: keep__11
reg__8790: reg__6
xbip_pipe_v3_0_6_viv__parameterized3__317: xbip_pipe_v3_0_6_viv__parameterized3
reg__622: reg__622
reg__5205: reg__5205
logic__2160: logic__204
reg__1455: reg__1455
reg__3486: reg__3486
keep__113: keep__2
reg__8204: reg__8204
delay__parameterized18__150: delay__parameterized18
datapath__147: datapath__9
xbip_pipe_v3_0_6_viv__parameterized3__1091: xbip_pipe_v3_0_6_viv__parameterized3
datapath__216: datapath__8
muxpart__336: muxpart__7
xbip_pipe_v3_0_6_viv__parameterized49__174: xbip_pipe_v3_0_6_viv__parameterized49
reg__1461: reg__1461
delay__parameterized0__120: delay__parameterized0
logic__955: logic__955
keep__751: keep__12
logic__3738: logic__211
reg__3651: reg__3651
reg__8369: reg
logic__3832: logic__196
reg__7377: reg__7377
dsp48e1_wrapper__parameterized2__6: dsp48e1_wrapper__parameterized2
reg__1136: reg__1136
delay__parameterized8__2: delay__parameterized8
keep__983: keep__16
logic__5117: logic__203
reg__1718: reg__1718
case__96: case__96
xbip_pipe_v3_0_6_viv__parameterized11__321: xbip_pipe_v3_0_6_viv__parameterized11
reg__2338: reg__2338
logic__635: logic__635
reg__4748: reg__4748
extrom__161: extrom__161
xbip_pipe_v3_0_6_viv__4: xbip_pipe_v3_0_6_viv
reg__4898: reg__4898
delay__parameterized5__163: delay__parameterized5
reg__8982: reg__9
reg__9559: reg__6
reg__9018: reg__7
muxpart__364: muxpart__2
delay__parameterized7__79: delay__parameterized7
delay__parameterized16__114: delay__parameterized16
reg__53: reg__53
reg__4523: reg__4523
reg__1654: reg__1654
xbip_pipe_v3_0_6_viv__parameterized55__59: xbip_pipe_v3_0_6_viv__parameterized55
reg__5161: reg__5161
flt_mult__26: flt_mult
reg__6295: reg__6295
delay__parameterized0__635: delay__parameterized0
datapath__227: datapath__14
delay__parameterized0__719: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized1__26: xbip_pipe_v3_0_6_viv__parameterized1
logic__2143: logic__231
xbip_pipe_v3_0_6_viv__parameterized21__10: xbip_pipe_v3_0_6_viv__parameterized21
logic__1146: logic__1146
delay__parameterized8__21: delay__parameterized8
reg__1092: reg__1092
reg__5474: reg__5474
xbip_pipe_v3_0_6_viv__parameterized1__64: xbip_pipe_v3_0_6_viv__parameterized1
logic__2408: logic__193
xbip_pipe_v3_0_6_viv__parameterized11__211: xbip_pipe_v3_0_6_viv__parameterized11
counter__2: counter__2
datapath__381: datapath__13
reg__7242: reg__7242
reg__6232: reg__6232
xbip_pipe_v3_0_6_viv__parameterized29__3: xbip_pipe_v3_0_6_viv__parameterized29
case: case
reg__86: reg__86
logic__2475: logic__364
delay__parameterized31__30: delay__parameterized31
xbip_pipe_v3_0_6_viv__parameterized15__4: xbip_pipe_v3_0_6_viv__parameterized15
logic__667: logic__667
reg__5758: reg__5758
case__1060: case__25
reg__4806: reg__4806
delay__parameterized9__39: delay__parameterized9
logic__4798: logic__398
lead_zero_encode_shift__5: lead_zero_encode_shift
xbip_pipe_v3_0_6_viv__parameterized88__10: xbip_pipe_v3_0_6_viv__parameterized88
reg__1138: reg__1138
reg__6110: reg__6110
muxpart__582: muxpart__6
logic__5337: logic__153
reg__7484: reg__7484
reg__9628: reg__13
reg__5320: reg__5320
muxpart__166: muxpart
keep__709: keep
reg__8081: reg__8081
delay__parameterized9__64: delay__parameterized9
datapath__363: datapath__14
delay__12: delay
reg__690: reg__690
xbip_pipe_v3_0_6_viv__parameterized3__897: xbip_pipe_v3_0_6_viv__parameterized3
logic__2185: logic__138
compare_eq: compare_eq
xbip_pipe_v3_0_6_viv__parameterized66__25: xbip_pipe_v3_0_6_viv__parameterized66
delay__parameterized0__332: delay__parameterized0
reg__5935: reg__5935
reg__7424: reg__7424
logic__2985: logic__388
reg__1857: reg__1857
reg__5699: reg__5699
delay__parameterized0__305: delay__parameterized0
logic__2710: logic__197
xbip_pipe_v3_0_6_viv__parameterized47__14: xbip_pipe_v3_0_6_viv__parameterized47
delay__parameterized17__126: delay__parameterized17
reg__1465: reg__1465
delay__parameterized27__53: delay__parameterized27
xbip_pipe_v3_0_6_viv__parameterized21__56: xbip_pipe_v3_0_6_viv__parameterized21
case__768: case__28
delay__parameterized0__437: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__55: xbip_pipe_v3_0_6_viv__parameterized3
logic__2209: logic__262
reg__8819: reg__7
case__906: case__29
logic__4028: logic__349
delay__parameterized0__733: delay__parameterized0
reg__6328: reg__6328
delay__parameterized23__38: delay__parameterized23
delay__parameterized0__87: delay__parameterized0
reg__8125: reg__8125
logic__5597: logic__222
reg__5117: reg__5117
reg__1299: reg__1299
datapath__54: datapath__54
reg__9879: reg__7788
reg__127: reg__127
delay__parameterized25__30: delay__parameterized25
reg__6878: reg__6878
delay__parameterized38__52: delay__parameterized38
xbip_pipe_v3_0_6_viv__parameterized35__97: xbip_pipe_v3_0_6_viv__parameterized35
reg__4327: reg__4327
reg__4068: reg__4068
xbip_pipe_v3_0_6_viv__parameterized41__11: xbip_pipe_v3_0_6_viv__parameterized41
L2_up_L1_WEIGHTS_46: L2_up_L1_WEIGHTS_46
reg__8725: reg__16
logic__1506: logic__1506
delay__parameterized18__153: delay__parameterized18
keep__23: keep__23
reg__6806: reg__6806
flt_round_dsp_opt_full__11: flt_round_dsp_opt_full
reg__6477: reg__6477
datapath__247: datapath__11
xbip_pipe_v3_0_6_viv__parameterized3__677: xbip_pipe_v3_0_6_viv__parameterized3
datapath__387: datapath__7
reg__4103: reg__4103
delay__parameterized20__73: delay__parameterized20
logic__4662: logic__213
reg__922: reg__922
delay__parameterized30__104: delay__parameterized30
delay__parameterized13__8: delay__parameterized13
keep__235: keep__10
keep__82: keep__3
special_detect__36: special_detect
reg__3678: reg__3678
xbip_pipe_v3_0_6_viv__parameterized7__71: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized29__10: delay__parameterized29
delay__parameterized0__420: delay__parameterized0
logic__778: logic__778
delay__parameterized0__930: delay__parameterized0
delay__parameterized6__124: delay__parameterized6
reg__6006: reg__6006
delay__parameterized52__10: delay__parameterized52
logic__3128: logic__206
reg__6408: reg__6408
carry_chain__parameterized2__3: carry_chain__parameterized2
floating_point_v7_1_8__parameterized1__28: floating_point_v7_1_8__parameterized1
keep__626: keep__11
reg__3369: reg__3369
reg__7255: reg__7255
delay__parameterized9__194: delay__parameterized9
delay__parameterized25__23: delay__parameterized25
reg__8851: reg__6
xbip_pipe_v3_0_6_viv__parameterized35__28: xbip_pipe_v3_0_6_viv__parameterized35
xbip_pipe_v3_0_6_viv__parameterized11__300: xbip_pipe_v3_0_6_viv__parameterized11
carry_chain__parameterized5__14: carry_chain__parameterized5
reg__4933: reg__4933
delay__66: delay
logic__2200: logic__57
reg__9618: reg__4
keep__770: keep__3
delay__parameterized9__121: delay__parameterized9
keep__825: keep__2
reg__3947: reg__3947
reg__6581: reg__6581
keep__108: keep__3
reg__8874: reg__4
keep__84: keep__3
reg__2887: reg__2887
compare_gt__18: compare_gt
delay__parameterized30__32: delay__parameterized30
reg__8895: reg__26
delay__parameterized9__206: delay__parameterized9
reg__9478: reg__17
reg__9815: reg__4
xbip_pipe_v3_0_6_viv__parameterized3__1266: xbip_pipe_v3_0_6_viv__parameterized3
extram__2: extram__2
reg__7698: reg__7698
delay__parameterized0__773: delay__parameterized0
logic__5157: logic__56
xbip_pipe_v3_0_6_viv__parameterized3__110: xbip_pipe_v3_0_6_viv__parameterized3
reg__407: reg__407
DNN_up_fmul_32ns_ibs__1: DNN_up_fmul_32ns_ibs
delay__parameterized0__265: delay__parameterized0
reg__9427: reg__2
logic__5287: logic__263
delay__parameterized0__340: delay__parameterized0
logic__2061: logic__251
reg__3492: reg__3492
logic__1447: logic__1447
reg__5829: reg__5829
reg__1110: reg__1110
reg__9211: reg__27
delay__parameterized8__33: delay__parameterized8
reg__54: reg__54
reg__7779: reg__7779
logic__2591: logic__196
datapath__386: datapath__8
reg__5836: reg__5836
case__225: case__12
logic__4663: logic__212
signinv__24: signinv
delay__parameterized3__25: delay__parameterized3
xbip_pipe_v3_0_6_viv__parameterized17__151: xbip_pipe_v3_0_6_viv__parameterized17
reg__3205: reg__3205
delay__parameterized0__159: delay__parameterized0
reg__7288: reg__7288
reg__228: reg__228
case__437: case__7
delay__parameterized58: delay__parameterized58
delay__parameterized38__60: delay__parameterized38
reg__1214: reg__1214
reg__9382: reg__4
muxpart__550: muxpart__5
keep__663: keep__6
reg__3264: reg__3264
reg__4363: reg__4363
delay__parameterized49__12: delay__parameterized49
xbip_pipe_v3_0_6_viv__parameterized3__1092: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized41__11: delay__parameterized41
case__916: case__19
xbip_pipe_v3_0_6_viv__parameterized3__154: xbip_pipe_v3_0_6_viv__parameterized3
reg__9008: reg__12
logic__308: logic__308
reg__4151: reg__4151
xbip_pipe_v3_0_6_viv__parameterized3__1232: xbip_pipe_v3_0_6_viv__parameterized3
logic__3831: logic__197
reg__2451: reg__2451
reg__5340: reg__5340
delay__parameterized0__165: delay__parameterized0
carry_chain__parameterized4__17: carry_chain__parameterized4
logic__1989: logic__237
muxpart__41: muxpart__41
xbip_pipe_v3_0_6_viv__parameterized3__1185: xbip_pipe_v3_0_6_viv__parameterized3
reg__5821: reg__5821
reg__2551: reg__2551
reg__2224: reg__2224
reg__4400: reg__4400
logic__3928: logic__373
logic__3326: logic__326
reg__9705: reg__16
xbip_pipe_v3_0_6_viv__parameterized82__1: xbip_pipe_v3_0_6_viv__parameterized82
compare__18: compare
delay__parameterized16__34: delay__parameterized16
delay__parameterized5__146: delay__parameterized5
reg__8998: reg__2
reg__2660: reg__2660
logic__2084: logic__204
reg__4566: reg__4566
xbip_pipe_v3_0_6_viv__parameterized7__22: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized0__909: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized19__15: xbip_pipe_v3_0_6_viv__parameterized19
reg__5657: reg__5657
datapath__146: datapath__10
datapath__508: datapath__5
logic__698: logic__698
normalize_up_meanbkb_rom: normalize_up_meanbkb_rom
xbip_pipe_v3_0_6_viv__parameterized31__172: xbip_pipe_v3_0_6_viv__parameterized31
logic__3921: logic__394
reg__1541: reg__1541
xbip_pipe_v3_0_6_viv__parameterized7__210: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized21__50: delay__parameterized21
xbip_pipe_v3_0_6_viv__parameterized13__2: xbip_pipe_v3_0_6_viv__parameterized13
logic__2476: logic__359
reg__6335: reg__6335
delay__parameterized16__22: delay__parameterized16
reg__1362: reg__1362
reg__3376: reg__3376
logic__2413: logic__270
logic__3680: logic__193
reg__300: reg__300
reg__1420: reg__1420
reg__5471: reg__5471
reg__7773: reg__7773
carry_chain__parameterized5__55: carry_chain__parameterized5
xbip_pipe_v3_0_6_viv__parameterized13__28: xbip_pipe_v3_0_6_viv__parameterized13
keep__662: keep__7
delay__parameterized4__58: delay__parameterized4
delay__parameterized9__60: delay__parameterized9
logic__4230: logic__398
delay__parameterized5__28: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized21__7: xbip_pipe_v3_0_6_viv__parameterized21
reg__3973: reg__3973
delay__parameterized15__26: delay__parameterized15
reg__7575: reg__7575
logic__5542: logic__378
reg__1577: reg__1577
compare__13: compare
logic__5582: logic__176
reg__1306: reg__1306
reg__6361: reg__6361
muxpart__475: muxpart__3
logic__4799: logic__397
delay__parameterized9__32: delay__parameterized9
reg__9760: reg__25
logic__4027: logic__352
delay__parameterized6__38: delay__parameterized6
muxpart__442: muxpart__6
reg__5874: reg__5874
delay__parameterized33__58: delay__parameterized33
reg__704: reg__704
logic__1369: logic__1369
delay__parameterized14__5: delay__parameterized14
delay__parameterized8__13: delay__parameterized8
reg__9383: reg__4
dsp48e1_wrapper__parameterized3__7: dsp48e1_wrapper__parameterized3
case__19: case__19
reg__1582: reg__1582
xbip_pipe_v3_0_6_viv__parameterized53__32: xbip_pipe_v3_0_6_viv__parameterized53
delay__parameterized18__92: delay__parameterized18
reg__4312: reg__4312
delay__parameterized7__81: delay__parameterized7
delay__parameterized51__1: delay__parameterized51
muxpart__100: muxpart__100
xbip_pipe_v3_0_6_viv__parameterized49__70: xbip_pipe_v3_0_6_viv__parameterized49
logic__2490: logic__307
xbip_pipe_v3_0_6_viv__parameterized7__145: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized0__342: delay__parameterized0
reg__7622: reg__7622
logic__3122: logic__212
keep__503: keep__2
delay__parameterized15__87: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized3__104: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized15__27: delay__parameterized15
logic__3681: logic__191
reg__6044: reg__6044
reg__2386: reg__2386
delay__parameterized0__100: delay__parameterized0
logic__3898: logic__307
reg__1365: reg__1365
reg__3951: reg__3951
case__185: case__3
xbip_pipe_v3_0_6_viv__parameterized3__266: xbip_pipe_v3_0_6_viv__parameterized3
datapath__341: datapath__2
xbip_pipe_v3_0_6_viv__parameterized17__119: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized17__50: xbip_pipe_v3_0_6_viv__parameterized17
reg__2118: reg__2118
delay__parameterized30__154: delay__parameterized30
logic__2419: logic__394
datapath__46: datapath__46
logic__1326: logic__1326
reg__5553: reg__5553
xbip_pipe_v3_0_6_viv__parameterized7__185: xbip_pipe_v3_0_6_viv__parameterized7
logic__4832: logic__289
keep__103: keep
reg__585: reg__585
reg__1392: reg__1392
delay__parameterized0__338: delay__parameterized0
keep__982: keep__17
xbip_pipe_v3_0_6_viv__parameterized35__70: xbip_pipe_v3_0_6_viv__parameterized35
xbip_pipe_v3_0_6_viv__parameterized3__200: xbip_pipe_v3_0_6_viv__parameterized3
reg__7196: reg__7196
delay__parameterized5__116: delay__parameterized5
reg__2172: reg__2172
reg__5742: reg__5742
delay__parameterized8__36: delay__parameterized8
carry_chain__parameterized10__5: carry_chain__parameterized10
reg__9560: reg__6
delay__parameterized13__30: delay__parameterized13
logic__4056: logic__264
muxpart__356: muxpart__10
reg__7360: reg__7360
reg__9481: reg__14
reg__5183: reg__5183
reg__1720: reg__1720
reg__9643: reg__6
counter__5: counter__5
reg__2043: reg__2043
reg__7081: reg__7081
xbip_pipe_v3_0_6_viv__parameterized41__4: xbip_pipe_v3_0_6_viv__parameterized41
reg__2695: reg__2695
reg__7016: reg__7016
delay__parameterized41__25: delay__parameterized41
reg__126: reg__126
case__817: case__1
xbip_pipe_v3_0_6_viv__parameterized31__139: xbip_pipe_v3_0_6_viv__parameterized31
dsp48e1_wrapper__parameterized3__3: dsp48e1_wrapper__parameterized3
datapath__509: datapath__4
delay__parameterized0__202: delay__parameterized0
delay__parameterized8__31: delay__parameterized8
reg__2803: reg__2803
muxpart__104: muxpart__104
logic__2522: logic__364
reg__490: reg__490
dsp48e1_wrapper__parameterized1__32: dsp48e1_wrapper__parameterized1
xbip_pipe_v3_0_6_viv__parameterized3__480: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized51__1: xbip_pipe_v3_0_6_viv__parameterized51
reg__9842: reg__3
reg__7045: reg__7045
delay__parameterized6__129: delay__parameterized6
logic__2593: logic__194
reg__1883: reg__1883
xbip_pipe_v3_0_6_viv__parameterized3__682: xbip_pipe_v3_0_6_viv__parameterized3
reg__4722: reg__4722
reg__9395: reg__2
reg__262: reg__262
logic__1988: logic__244
keep__771: keep__2
reg__1797: reg__1797
reg__5572: reg__5572
reg__4491: reg__4491
logic__636: logic__636
logic__5093: logic__251
reg__7919: reg__7919
reg__1224: reg__1224
reg__342: reg__342
reg__3440: reg__3440
reg__4843: reg__4843
delay__parameterized20__86: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized49__83: xbip_pipe_v3_0_6_viv__parameterized49
reg__8497: reg__7
align_add_dsp48e1_sgl__24: align_add_dsp48e1_sgl
xbip_pipe_v3_0_6_viv__parameterized3__767: xbip_pipe_v3_0_6_viv__parameterized3
logic__5574: logic__270
muxpart__231: muxpart__9
logic__4465: logic__214
logic__895: logic__895
lead_zero_encode_shift__2: lead_zero_encode_shift
reg__4619: reg__4619
delay__parameterized39__26: delay__parameterized39
delay__parameterized33__88: delay__parameterized33
logic__3314: logic__367
floating_point_v7_1_8_viv__14: floating_point_v7_1_8_viv
reg__6444: reg__6444
logic__1120: logic__1120
muxpart__117: muxpart__117
case__496: case__16
delay__parameterized0__451: delay__parameterized0
delay__parameterized0__475: delay__parameterized0
datapath__37: datapath__37
xbip_pipe_v3_0_6_viv__parameterized60__25: xbip_pipe_v3_0_6_viv__parameterized60
reg__380: reg__380
floating_point_v7_1_8_viv__21: floating_point_v7_1_8_viv
muxpart__124: muxpart__124
reg__8783: reg__22
reg__2201: reg__2201
reg__9732: reg__2
reg__1593: reg__1593
carry_chain__parameterized1__24: carry_chain__parameterized1
xbip_pipe_v3_0_6_viv__parameterized23__28: xbip_pipe_v3_0_6_viv__parameterized23
logic__3984: logic__337
xbip_pipe_v3_0_6_viv__parameterized3__542: xbip_pipe_v3_0_6_viv__parameterized3
reg__7075: reg__7075
xbip_pipe_v3_0_6_viv__parameterized3__832: xbip_pipe_v3_0_6_viv__parameterized3
logic__3351: logic__398
xbip_pipe_v3_0_6_viv__parameterized17__212: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized33__7: delay__parameterized33
reg__229: reg__229
logic__5573: logic__285
xbip_pipe_v3_0_6_viv__parameterized11__296: xbip_pipe_v3_0_6_viv__parameterized11
logic__2082: logic__206
logic__5336: logic__158
muxpart__21: muxpart__21
xbip_pipe_v3_0_6_viv__parameterized17__110: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized27__2: xbip_pipe_v3_0_6_viv__parameterized27
dsp48e1_wrapper__2: dsp48e1_wrapper
reg__6852: reg__6852
delay__parameterized11__23: delay__parameterized11
reg__7291: reg__7291
reg__173: reg__173
dsp48e1_wrapper__31: dsp48e1_wrapper
keep__735: keep__2
case__651: case__11
reg__251: reg__251
reg__6332: reg__6332
delay__parameterized23__13: delay__parameterized23
xbip_pipe_v3_0_6_viv__parameterized70__23: xbip_pipe_v3_0_6_viv__parameterized70
xbip_pipe_v3_0_6_viv__parameterized25__6: xbip_pipe_v3_0_6_viv__parameterized25
logic__1557: logic__1557
datapath__612: datapath__3
delay__parameterized4__62: delay__parameterized4
logic__4397: logic__206
datapath__181: datapath__9
delay__parameterized9__217: delay__parameterized9
reg__4612: reg__4612
datapath__389: datapath__5
reg__9797: reg__24
xbip_pipe_v3_0_6_viv__parameterized31__7: xbip_pipe_v3_0_6_viv__parameterized31
logic__529: logic__529
reg__5965: reg__5965
delay__parameterized20__2: delay__parameterized20
delay__parameterized52__8: delay__parameterized52
reg__2011: reg__2011
xbip_pipe_v3_0_6_viv__parameterized3__637: xbip_pipe_v3_0_6_viv__parameterized3
reg__6849: reg__6849
reg__3820: reg__3820
reg__2488: reg__2488
logic__2885: logic__94
muxpart__363: muxpart__3
reg__9511: reg__31
logic__4722: logic__263
DNN_up_fadd_32ns_hbi__25: DNN_up_fadd_32ns_hbi
L3_up_L2_WEIGHTS_10_rom: L3_up_L2_WEIGHTS_10_rom
carry_chain__parameterized1__58: carry_chain__parameterized1
reg__9453: reg__12
reg__5586: reg__5586
case__991: case__4
keep__112: keep__3
xbip_pipe_v3_0_6_viv__parameterized31__67: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized17__184: xbip_pipe_v3_0_6_viv__parameterized17
reg__3303: reg__3303
flt_add__24: flt_add
xbip_pipe_v3_0_6_viv__parameterized72__6: xbip_pipe_v3_0_6_viv__parameterized72
flt_add_dsp__17: flt_add_dsp
delay__parameterized3__16: delay__parameterized3
xbip_pipe_v3_0_6_viv__parameterized9__26: xbip_pipe_v3_0_6_viv__parameterized9
reg__2161: reg__2161
datapath__464: datapath__15
reg__1573: reg__1573
xbip_pipe_v3_0_6_viv__parameterized68__25: xbip_pipe_v3_0_6_viv__parameterized68
reg__4731: reg__4731
delay__parameterized8__20: delay__parameterized8
logic__2983: logic__397
datapath__182: datapath__8
flt_mult_exp__11: flt_mult_exp
logic__4664: logic__211
logic__1680: logic__285
reg__3416: reg__3416
reg__524: reg__524
xbip_pipe_v3_0_6_viv__parameterized11__110: xbip_pipe_v3_0_6_viv__parameterized11
reg__8897: reg__24
xbip_pipe_v3_0_6_viv__parameterized66__31: xbip_pipe_v3_0_6_viv__parameterized66
xbip_pipe_v3_0_6_viv__parameterized7__166: xbip_pipe_v3_0_6_viv__parameterized7
reg__8044: reg__8044
delay__parameterized0__581: delay__parameterized0
delay__parameterized32__9: delay__parameterized32
delay__parameterized6__91: delay__parameterized6
keep__788: keep__3
floating_point_v7_1_8__3: floating_point_v7_1_8
xbip_pipe_v3_0_6_viv__parameterized9__14: xbip_pipe_v3_0_6_viv__parameterized9
norm_and_round_dsp48e1_sgl__2: norm_and_round_dsp48e1_sgl
keep__627: keep__10
reg__4930: reg__4930
xbip_pipe_v3_0_6_viv__parameterized25__17: xbip_pipe_v3_0_6_viv__parameterized25
delay__parameterized0__10: delay__parameterized0
case__15: case__15
datapath__151: datapath__5
keep__944: keep__7
xbip_pipe_v3_0_6_viv__parameterized15__114: xbip_pipe_v3_0_6_viv__parameterized15
reg__2009: reg__2009
delay__parameterized36__156: delay__parameterized36
reg__4171: reg__4171
delay__parameterized14__13: delay__parameterized14
reg__5558: reg__5558
reg__1273: reg__1273
compare_eq_im__parameterized1__14: compare_eq_im__parameterized1
reg__6634: reg__6634
logic__5539: logic__388
delay__parameterized6__61: delay__parameterized6
logic__1467: logic__1467
reg__9177: reg__25
xbip_pipe_v3_0_6_viv__parameterized3__931: xbip_pipe_v3_0_6_viv__parameterized3
logic__3622: logic__326
logic__4847: logic__394
reg__9496: reg__31
xbip_pipe_v3_0_6_viv__parameterized33__45: xbip_pipe_v3_0_6_viv__parameterized33
keep__864: keep__7
DNN_up_fmul_32ns_ibs__32: DNN_up_fmul_32ns_ibs
dsp48e1_wrapper__parameterized3__31: dsp48e1_wrapper__parameterized3
reg__6629: reg__6629
delay__57: delay
delay__parameterized38__55: delay__parameterized38
reg__2227: reg__2227
carry_chain__parameterized3__37: carry_chain__parameterized3
xbip_pipe_v3_0_6_viv__parameterized58__28: xbip_pipe_v3_0_6_viv__parameterized58
datapath__343: datapath
logic__727: logic__727
reg__6441: reg__6441
xbip_pipe_v3_0_6_viv__parameterized33__73: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized15__118: xbip_pipe_v3_0_6_viv__parameterized15
logic__2131: logic
delay__parameterized16__89: delay__parameterized16
reg__4234: reg__4234
keep__750: keep__13
reg__8908: reg__31
xbip_pipe_v3_0_6_viv__parameterized3__1031: xbip_pipe_v3_0_6_viv__parameterized3
logic__3834: logic__194
logic__1418: logic__1418
reg__2645: reg__2645
delay__parameterized0__224: delay__parameterized0
reg__6379: reg__6379
reg__9799: reg__22
delay__parameterized9__130: delay__parameterized9
logic__468: logic__468
xbip_pipe_v3_0_6_viv__parameterized49__32: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized5__44: delay__parameterized5
delay__parameterized9__167: delay__parameterized9
delay__parameterized30__76: delay__parameterized30
reg__427: reg__427
carry_chain__parameterized5__54: carry_chain__parameterized5
logic__1695: logic__384
reg__107: reg__107
reg__2373: reg__2373
xbip_pipe_v3_0_6_viv__parameterized15__38: xbip_pipe_v3_0_6_viv__parameterized15
logic__4723: logic__262
reg__1610: reg__1610
keep__425: keep__2
signinv__17: signinv
case__401: case__5
reg__9568: reg__6
reg__7278: reg__7278
reg__3317: reg__3317
xbip_pipe_v3_0_6_viv__parameterized15__76: xbip_pipe_v3_0_6_viv__parameterized15
reg__3957: reg__3957
logic__5655: logic__18
logic__4329: logic__384
xbip_pipe_v3_0_6_viv__parameterized25__2: xbip_pipe_v3_0_6_viv__parameterized25
reg__2998: reg__2998
xbip_pipe_v3_0_6_viv__parameterized11__127: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized14__12: delay__parameterized14
xbip_pipe_v3_0_6_viv__parameterized9__173: xbip_pipe_v3_0_6_viv__parameterized9
muxpart__272: muxpart__3
xbip_pipe_v3_0_6_viv__parameterized29__114: xbip_pipe_v3_0_6_viv__parameterized29
case__158: case__19
reg__7281: reg__7281
logic__581: logic__581
delay__parameterized17__42: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized29__65: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized7__211: xbip_pipe_v3_0_6_viv__parameterized7
reg__4603: reg__4603
logic__522: logic__522
extrom__57: extrom__57
logic__5541: logic__384
logic__5118: logic__202
delay__parameterized10__11: delay__parameterized10
keep__505: keep__2
xbip_pipe_v3_0_6_viv__parameterized82__2: xbip_pipe_v3_0_6_viv__parameterized82
logic__1842: logic__94
reg__1813: reg__1813
reg__5732: reg__5732
keep__85: keep__2
logic__3626: logic__307
special_detect__49: special_detect
muxpart__489: muxpart__5
logic__3718: logic__262
xbip_pipe_v3_0_6_viv__parameterized17__163: xbip_pipe_v3_0_6_viv__parameterized17
reg__6959: reg__6959
delay__parameterized0__682: delay__parameterized0
reg__9074: reg__4
logic__2085: logic__203
reg__5897: reg__5897
reg__3347: reg__3347
logic__719: logic__719
xbip_pipe_v3_0_6_viv__parameterized3__292: xbip_pipe_v3_0_6_viv__parameterized3
logic__3498: logic__138
dsp48e1_wrapper__parameterized0__13: dsp48e1_wrapper__parameterized0
delay__parameterized0__922: delay__parameterized0
reg__9344: reg__11
reg__8404: reg__7
delay__parameterized0__257: delay__parameterized0
datapath__368: datapath__9
reg__6291: reg__6291
xbip_pipe_v3_0_6_viv__parameterized11__245: xbip_pipe_v3_0_6_viv__parameterized11
logic__3037: logic__231
xbip_pipe_v3_0_6_viv__parameterized49__51: xbip_pipe_v3_0_6_viv__parameterized49
reg__2468: reg__2468
logic__5133: logic__172
reg__9168: reg__4
compare_eq_im__parameterized0__7: compare_eq_im__parameterized0
reg__9506: reg__21
datapath__248: datapath__10
reg__4246: reg__4246
logic__2391: logic__312
keep__24: keep__24
reg__7263: reg__7263
reg__2524: reg__2524
xbip_pipe_v3_0_6_viv__parameterized41__55: xbip_pipe_v3_0_6_viv__parameterized41
floating_point_v7_1_8__23: floating_point_v7_1_8
reg__1211: reg__1211
logic__2824: logic__18
xbip_pipe_v3_0_6_viv__parameterized3__835: xbip_pipe_v3_0_6_viv__parameterized3
logic__5456: logic__285
flt_dec_op_lat__26: flt_dec_op_lat
xbip_pipe_v3_0_6_viv__parameterized13__31: xbip_pipe_v3_0_6_viv__parameterized13
xbip_pipe_v3_0_6_viv__parameterized3__400: xbip_pipe_v3_0_6_viv__parameterized3
logic__3954: logic__288
reg__8086: reg__8086
xbip_pipe_v3_0_6_viv__parameterized21__63: xbip_pipe_v3_0_6_viv__parameterized21
logic__3528: logic__245
logic__5595: logic__224
case__691: case__20
compare_eq_im__parameterized1__46: compare_eq_im__parameterized1
logic__4446: logic
xbip_pipe_v3_0_6_viv__parameterized15__65: xbip_pipe_v3_0_6_viv__parameterized15
reg__400: reg__400
delay__parameterized15__65: delay__parameterized15
logic__1676: logic__290
floating_point_v7_1_8_viv__24: floating_point_v7_1_8_viv
reg__7475: reg__7475
delay__parameterized4__40: delay__parameterized4
muxpart__216: muxpart__8
delay__parameterized18__145: delay__parameterized18
delay__parameterized0__805: delay__parameterized0
delay__parameterized37__16: delay__parameterized37
xbip_pipe_v3_0_6_viv__parameterized3__606: xbip_pipe_v3_0_6_viv__parameterized3
logic__2514: logic__388
reg__6231: reg__6231
xbip_pipe_v3_0_6_viv__parameterized29__4: xbip_pipe_v3_0_6_viv__parameterized29
reg__8455: reg__12
xbip_pipe_v3_0_6_viv__parameterized3__946: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__376: muxpart__6
xbip_pipe_v3_0_6_viv__parameterized29__61: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized0__618: delay__parameterized0
logic__2672: logic__193
case__113: case__113
logic__5070: logic__94
reg__6864: reg__6864
datapath__575: datapath__6
reg__9778: reg__6
reg__2735: reg__2735
muxpart__571: muxpart__7
reg__5437: reg__5437
xbip_pipe_v3_0_6_viv__parameterized3__1041: xbip_pipe_v3_0_6_viv__parameterized3
logic__2483: logic__336
case__179: case__9
reg__2416: reg__2416
delay__parameterized0__433: delay__parameterized0
reg__8161: reg__8161
case__425: case
xbip_pipe_v3_0_6_viv__parameterized11__96: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized17__107: delay__parameterized17
reg__4442: reg__4442
reg__6026: reg__6026
reg__1553: reg__1553
dsp48e1_wrapper__parameterized1__27: dsp48e1_wrapper__parameterized1
xbip_pipe_v3_0_6_viv__parameterized3__415: xbip_pipe_v3_0_6_viv__parameterized3
reg__5602: reg__5602
delay__parameterized9__56: delay__parameterized9
reg__5815: reg__5815
reg__5807: reg__5807
reg__9133: reg__28
delay__parameterized0__394: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized49__184: xbip_pipe_v3_0_6_viv__parameterized49
logic__2592: logic__195
logic__1811: logic__205
reg__8746: reg__6
reg__1766: reg__1766
reg__1081: reg__1081
logic__2737: logic__82
reg__4687: reg__4687
reg__5547: reg__5547
delay__parameterized0__96: delay__parameterized0
logic__3276: logic__336
logic__1401: logic__1401
reg__3100: reg__3100
logic__4802: logic__387
reg__7925: reg__7925
logic__5415: logic__399
delay__parameterized5__99: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized3__445: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized18__112: delay__parameterized18
L2_up_L1_WEIGHTS_55_rom: L2_up_L1_WEIGHTS_55_rom
muxpart__441: muxpart__7
logic__550: logic__550
reg__4866: reg__4866
logic__3575: logic__133
logic__5028: logic__221
reg__4999: reg__4999
xbip_pipe_v3_0_6_viv__parameterized1__30: xbip_pipe_v3_0_6_viv__parameterized1
datapath__88: datapath
reg__282: reg__282
logic__2059: logic__255
delay__parameterized36__157: delay__parameterized36
reg__3421: reg__3421
norm_and_round_dsp48e1_sgl__22: norm_and_round_dsp48e1_sgl
logic__1382: logic__1382
xbip_pipe_v3_0_6_viv__parameterized47__96: xbip_pipe_v3_0_6_viv__parameterized47
delay__parameterized21__2: delay__parameterized21
L2_up_L1_WEIGHTS_49: L2_up_L1_WEIGHTS_49
delay__parameterized5__196: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized35__5: xbip_pipe_v3_0_6_viv__parameterized35
reg__4413: reg__4413
reg__1864: reg__1864
keep__810: keep__7
xbip_pipe_v3_0_6_viv__parameterized7__197: xbip_pipe_v3_0_6_viv__parameterized7
reg__5090: reg__5090
reg__362: reg__362
reg__3533: reg__3533
logic__1841: logic__97
xbip_pipe_v3_0_6_viv__parameterized3__639: xbip_pipe_v3_0_6_viv__parameterized3
reg__4041: reg__4041
logic__2208: logic__263
xbip_pipe_v3_0_6_viv__parameterized3__244: xbip_pipe_v3_0_6_viv__parameterized3
logic__4807: logic__373
logic__5048: logic__196
logic__4728: logic__250
xbip_pipe_v3_0_6_viv__parameterized19__10: xbip_pipe_v3_0_6_viv__parameterized19
xbip_pipe_v3_0_6_viv__parameterized55__93: xbip_pipe_v3_0_6_viv__parameterized55
delay__parameterized8__34: delay__parameterized8
carry_chain__parameterized11__9: carry_chain__parameterized11
reg__5535: reg__5535
muxpart__225: muxpart__8
delay__parameterized35__21: delay__parameterized35
reg__8500: reg__6
reg__6376: reg__6376
reg__1430: reg__1430
xbip_pipe_v3_0_6_viv__parameterized17__143: xbip_pipe_v3_0_6_viv__parameterized17
reg__7876: reg__7876
xbip_pipe_v3_0_6_viv__parameterized31__153: xbip_pipe_v3_0_6_viv__parameterized31
case__682: case__29
reg__6009: reg__6009
reg__8437: reg__6
xbip_pipe_v3_0_6_viv__parameterized13__95: xbip_pipe_v3_0_6_viv__parameterized13
reg__4746: reg__4746
reg__7978: reg__7978
reg__6790: reg__6790
reg__55: reg__55
datapath__264: datapath__11
logic__2489: logic__308
logic__4404: logic__199
datapath__177: datapath__13
delay__parameterized34__12: delay__parameterized34
logic__1813: logic__203
reg__6528: reg__6528
reg__6837: reg__6837
xbip_pipe_v3_0_6_viv__parameterized3__668: xbip_pipe_v3_0_6_viv__parameterized3
logic__5537: logic__397
xbip_pipe_v3_0_6_viv__parameterized31__135: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized9__90: xbip_pipe_v3_0_6_viv__parameterized9
case__427: case__17
xbip_pipe_v3_0_6_viv__parameterized17__55: xbip_pipe_v3_0_6_viv__parameterized17
reg__6401: reg__6401
xbip_pipe_v3_0_6_viv__parameterized3__295: xbip_pipe_v3_0_6_viv__parameterized3
case__640: case__3
delay__parameterized11__12: delay__parameterized11
logic__2407: logic__264
muxpart__490: muxpart__4
reg__6769: reg__6769
delay__parameterized9__49: delay__parameterized9
carry_chain__parameterized2__27: carry_chain__parameterized2
logic__4313: logic__287
delay__parameterized53: delay__parameterized53
reg__9655: reg__6
xbip_pipe_v3_0_6_viv__parameterized25__12: xbip_pipe_v3_0_6_viv__parameterized25
delay__parameterized7__100: delay__parameterized7
floating_point_v7_1_8_viv__17: floating_point_v7_1_8_viv
datapath__342: datapath__1
reg__8855: reg__5
reg__6387: reg__6387
muxpart__298: muxpart__5
logic__1677: logic__289
xbip_pipe_v3_0_6_viv__parameterized49__224: xbip_pipe_v3_0_6_viv__parameterized49
logic__1508: logic__1508
delay__parameterized6__8: delay__parameterized6
logic__4985: logic__158
delay__parameterized36__98: delay__parameterized36
logic__2256: logic__163
reg__466: reg__466
delay__parameterized33__70: delay__parameterized33
logic__3370: logic__336
xbip_pipe_v3_0_6_viv__parameterized49__221: xbip_pipe_v3_0_6_viv__parameterized49
logic__2684: logic__237
muxpart__511: muxpart__7
logic__4668: logic__207
muxpart__293: muxpart__3
carry_chain__parameterized5__62: carry_chain__parameterized5
reg__7511: reg__7511
delay__parameterized30__44: delay__parameterized30
delay__parameterized30__227: delay__parameterized30
delay__parameterized51__10: delay__parameterized51
delay__parameterized29__17: delay__parameterized29
logic__1308: logic__1308
delay__parameterized8__111: delay__parameterized8
fix_mult_dsp48e1_sgl__13: fix_mult_dsp48e1_sgl
reg__5619: reg__5619
reg__4298: reg__4298
case__63: case__63
extrom__158: extrom__158
case__140: case__26
DNN_up_fadd_32ns_hbi__24: DNN_up_fadd_32ns_hbi
reg__2679: reg__2679
logic__5596: logic__223
delay__parameterized0__893: delay__parameterized0
logic__2730: logic__128
logic__939: logic__939
reg__3536: reg__3536
reg__7680: reg__7680
compare_eq_im__parameterized1__32: compare_eq_im__parameterized1
logic__3069: logic__191
reg__3695: reg__3695
reg__8706: reg__8
carry_chain__parameterized0__2: carry_chain__parameterized0
delay__parameterized15__9: delay__parameterized15
reg__9343: reg__12
delay__parameterized18__21: delay__parameterized18
reg__6153: reg__6153
case__348: case__28
reg__6102: reg__6102
reg__5414: reg__5414
datapath__465: datapath__14
xbip_pipe_v3_0_6_viv__parameterized25__25: xbip_pipe_v3_0_6_viv__parameterized25
xbip_pipe_v3_0_6_viv__parameterized47__23: xbip_pipe_v3_0_6_viv__parameterized47
logic__2186: logic__133
logic__4646: logic__255
xbip_pipe_v3_0_6_viv__parameterized31__170: xbip_pipe_v3_0_6_viv__parameterized31
case__819: case__18
reg__3341: reg__3341
reg__1217: reg__1217
reg__4283: reg__4283
reg__6987: reg__6987
xbip_pipe_v3_0_6_viv__parameterized19__3: xbip_pipe_v3_0_6_viv__parameterized19
logic__2991: logic__373
case__271: case__4
reg__4263: reg__4263
extrom__3: extrom__3
reg__5082: reg__5082
reg__2653: reg__2653
delay__parameterized7__36: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized9__91: xbip_pipe_v3_0_6_viv__parameterized9
case__762: case__4
logic__755: logic__755
delay__parameterized30__135: delay__parameterized30
keep__361: keep__4
reg__3548: reg__3548
logic__4031: logic__337
delay__parameterized16__32: delay__parameterized16
reg__566: reg__566
case__436: case__8
logic__5572: logic__287
delay__parameterized0__463: delay__parameterized0
delay__parameterized0__519: delay__parameterized0
delay__parameterized15__141: delay__parameterized15
reg__9166: reg__6
reg__6103: reg__6103
logic__4686: logic__191
logic__644: logic__644
reg__5429: reg__5429
reg__9132: reg__29
xbip_pipe_v3_0_6_viv__parameterized17__192: xbip_pipe_v3_0_6_viv__parameterized17
dsp48e1_wrapper__1: dsp48e1_wrapper
reg__1984: reg__1984
keep__776: keep__3
delay__parameterized36__114: delay__parameterized36
delay__parameterized6__119: delay__parameterized6
reg__7231: reg__7231
datapath__179: datapath__11
xbip_pipe_v3_0_6_viv__parameterized7__61: xbip_pipe_v3_0_6_viv__parameterized7
datapath__383: datapath__11
reg__288: reg__288
delay__parameterized2__2: delay__parameterized2
xbip_pipe_v3_0_6_viv__parameterized3__893: xbip_pipe_v3_0_6_viv__parameterized3
reg__8197: reg__8197
delay__parameterized17__75: delay__parameterized17
delay__parameterized7__106: delay__parameterized7
reg__6390: reg__6390
dsp48e1_wrapper__parameterized0__1: dsp48e1_wrapper__parameterized0
reg__4051: reg__4051
reg__7313: reg__7313
logic__4494: logic__168
reg__8691: reg__1
reg__2363: reg__2363
keep__394: keep__5
logic__4441: logic__48
reg__7626: reg__7626
reg__2912: reg__2912
xbip_pipe_v3_0_6_viv__parameterized3__319: xbip_pipe_v3_0_6_viv__parameterized3
logic__2086: logic__202
logic__2439: logic__326
reg__4009: reg__4009
keep__366: keep__3
reg__4420: reg__4420
logic__5438: logic__326
carry_chain__parameterized0__29: carry_chain__parameterized0
xbip_pipe_v3_0_6_viv__parameterized17__121: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized9__170: delay__parameterized9
reg__9020: reg__6
delay__parameterized0__291: delay__parameterized0
reg__537: reg__537
reg__5927: reg__5927
datapath__150: datapath__6
logic__2060: logic__252
xbip_pipe_v3_0_6_viv__parameterized11__113: xbip_pipe_v3_0_6_viv__parameterized11
reg__8035: reg__8035
flt_add_exp_sp: flt_add_exp_sp
delay__parameterized30__166: delay__parameterized30
delay__parameterized0__174: delay__parameterized0
logic__1678: logic__288
reg__4869: reg__4869
logic__4718: logic
delay__parameterized25__28: delay__parameterized25
delay__parameterized48__5: delay__parameterized48
reg__5616: reg__5616
logic__97: logic__97
reg__6422: reg__6422
compare_eq_im__parameterized2: compare_eq_im__parameterized2
case__322: case__21
case__702: case__20
delay__parameterized6__126: delay__parameterized6
muxpart__372: muxpart__3
reg__5005: reg__5005
xbip_pipe_v3_0_6_viv__parameterized11__158: xbip_pipe_v3_0_6_viv__parameterized11
case__815: case__3
keep__521: keep__4
special_detect__parameterized0__34: special_detect__parameterized0
xbip_pipe_v3_0_6_viv__parameterized5__13: xbip_pipe_v3_0_6_viv__parameterized5
case__600: case__13
compare_eq_im__parameterized1__51: compare_eq_im__parameterized1
reg__4089: reg__4089
DNN_up_fadd_32ns_hbi__1: DNN_up_fadd_32ns_hbi
logic__1273: logic__1273
xbip_pipe_v3_0_6_viv__parameterized11__30: xbip_pipe_v3_0_6_viv__parameterized11
logic__5289: logic__256
xbip_pipe_v3_0_6_viv__parameterized15__144: xbip_pipe_v3_0_6_viv__parameterized15
reg__4755: reg__4755
xbip_pipe_v3_0_6_viv__parameterized29__160: xbip_pipe_v3_0_6_viv__parameterized29
L2_up_L1_WEIGHTS_47: L2_up_L1_WEIGHTS_47
reg__3080: reg__3080
reg__828: reg__828
logic__2394: logic__306
datapath__385: datapath__9
reg__7790: reg__7790
delay__parameterized30__5: delay__parameterized30
reg__2032: reg__2032
reg__1879: reg__1879
reg__1594: reg__1594
xbip_pipe_v3_0_6_viv__parameterized49__57: xbip_pipe_v3_0_6_viv__parameterized49
reg__2691: reg__2691
delay__parameterized7__28: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized3__239: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized29__30: delay__parameterized29
delay__parameterized21__55: delay__parameterized21
dsp48e1_wrapper__parameterized0__23: dsp48e1_wrapper__parameterized0
xbip_pipe_v3_0_6_viv__parameterized17__81: xbip_pipe_v3_0_6_viv__parameterized17
reg__1851: reg__1851
xbip_pipe_v3_0_6_viv__parameterized13__106: xbip_pipe_v3_0_6_viv__parameterized13
reg__5913: reg__5913
logic__2335: logic__168
xbip_pipe_v3_0_6_viv__parameterized3__852: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized35__2: xbip_pipe_v3_0_6_viv__parameterized35
reg__1046: reg__1046
keep__588: keep__11
reg__7858: reg__7858
flt_add_dsp__24: flt_add_dsp
reg__87: reg__87
reg__3370: reg__3370
reg__7928: reg__7928
logic__3516: logic__25
delay__parameterized16__105: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized7__4: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized9__139: xbip_pipe_v3_0_6_viv__parameterized9
reg__7740: reg__7740
logic__4987: logic__148
xbip_pipe_v3_0_6_viv__parameterized31__74: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized0__548: delay__parameterized0
reg__6983: reg__6983
dsp48e1_wrapper__parameterized1__23: dsp48e1_wrapper__parameterized1
reg__3848: reg__3848
delay__parameterized0__564: delay__parameterized0
logic__2994: logic__359
logic__3299: logic__267
xbip_pipe_v3_0_6_viv__parameterized3__1238: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized6__18: delay__parameterized6
delay__parameterized16__90: delay__parameterized16
reg__4350: reg__4350
case__824: case__13
xbip_pipe_v3_0_6_viv__parameterized11__119: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized0__9: delay__parameterized0
carry_chain__parameterized4__26: carry_chain__parameterized4
reg__8753: reg__1
reg__2618: reg__2618
delay__parameterized48__6: delay__parameterized48
xbip_pipe_v3_0_6_viv__parameterized45__31: xbip_pipe_v3_0_6_viv__parameterized45
logic__4806: logic__374
keep__520: keep__5
xbip_pipe_v3_0_6_viv__parameterized3__446: xbip_pipe_v3_0_6_viv__parameterized3
signinv__27: signinv
logic__2049: logic__56
logic__2542: logic__298
delay__parameterized18__56: delay__parameterized18
reg__924: reg__924
xbip_pipe_v3_0_6_viv__parameterized13__61: xbip_pipe_v3_0_6_viv__parameterized13
logic__2893: logic__76
case__1077: case__8
delay__parameterized29__74: delay__parameterized29
logic__1150: logic__1150
logic__5674: logic__1099
logic__3103: logic__262
xbip_pipe_v3_0_6_viv__parameterized51__32: xbip_pipe_v3_0_6_viv__parameterized51
flt_mult_exp__19: flt_mult_exp
delay__parameterized0__355: delay__parameterized0
reg__7342: reg__7342
delay__parameterized38__66: delay__parameterized38
xbip_pipe_v3_0_6_viv__parameterized43__37: xbip_pipe_v3_0_6_viv__parameterized43
delay__parameterized12__19: delay__parameterized12
delay__parameterized4__14: delay__parameterized4
delay__parameterized0__827: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized1__79: xbip_pipe_v3_0_6_viv__parameterized1
delay__parameterized36__16: delay__parameterized36
logic__459: logic__459
reg__7228: reg__7228
delay__parameterized0__636: delay__parameterized0
reg__659: reg__659
muxpart__397: muxpart__9
keep__786: keep__3
delay__parameterized20__74: delay__parameterized20
keep__644: keep__3
reg__1504: reg__1504
logic__3624: logic__312
reg__6414: reg__6414
logic__3682: logic__176
logic__3712: logic__13
reg__9816: reg__4
reg__8938: reg__6
xbip_pipe_v3_0_6_viv__24: xbip_pipe_v3_0_6_viv
xbip_pipe_v3_0_6_viv__parameterized31__168: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__1: xbip_pipe_v3_0_6_viv
extrom__97: extrom__97
xbip_pipe_v3_0_6_viv__parameterized64__23: xbip_pipe_v3_0_6_viv__parameterized64
logic__3576: logic__128
reg__826: reg__826
reg__4452: reg__4452
delay__parameterized9__157: delay__parameterized9
delay__parameterized0__444: delay__parameterized0
logic__3365: logic__352
reg__6980: reg__6980
xbip_pipe_v3_0_6_viv__parameterized3__729: xbip_pipe_v3_0_6_viv__parameterized3
reg__6779: reg__6779
reg__3785: reg__3785
xbip_pipe_v3_0_6_viv__parameterized23__31: xbip_pipe_v3_0_6_viv__parameterized23
delay__parameterized0__577: delay__parameterized0
keep__894: keep__3
flt_mult__22: flt_mult
delay__parameterized31__23: delay__parameterized31
datapath__38: datapath__38
delay__parameterized0__901: delay__parameterized0
reg__3320: reg__3320
flt_round_bit: flt_round_bit
datapath__178: datapath__12
keep__811: keep__6
delay__parameterized27__29: delay__parameterized27
compare_eq_im__parameterized0__25: compare_eq_im__parameterized0
xbip_pipe_v3_0_6_viv__parameterized3__603: xbip_pipe_v3_0_6_viv__parameterized3
reg__950: reg__950
delay__parameterized8__74: delay__parameterized8
reg__3740: reg__3740
reg__1875: reg__1875
xbip_pipe_v3_0_6_viv__parameterized51__23: xbip_pipe_v3_0_6_viv__parameterized51
extrom__123: extrom__123
logic__4044: logic__298
xbip_pipe_v3_0_6_viv__parameterized9__87: xbip_pipe_v3_0_6_viv__parameterized9
muxpart__148: muxpart__6
keep__151: keep
logic__3983: logic__339
muxpart__357: muxpart__9
logic__756: logic__756
reg__7954: reg__7954
case__721: case__23
keep__347: keep__2
delay__parameterized50__4: delay__parameterized50
logic__5393: logic__312
case__141: case__25
logic__1636: logic__1636
reg__6636: reg__6636
delay__parameterized11__44: delay__parameterized11
reg__7186: reg__7186
reg__8292: reg__21
logic__3291: logic__289
delay__parameterized16__49: delay__parameterized16
reg__6197: reg__6197
reg__1743: reg__1743
xbip_pipe_v3_0_6_viv__parameterized11__73: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized7__202: xbip_pipe_v3_0_6_viv__parameterized7
datapath__510: datapath__3
keep__827: keep__6
datapath__217: datapath__7
reg__2582: reg__2582
keep__46: keep__3
reg__4222: reg__4222
logic__1732: logic__267
keep__226: keep__9
logic__2396: logic__302
reg__8232: reg__8232
xbip_pipe_v3_0_6_viv__parameterized3__1257: xbip_pipe_v3_0_6_viv__parameterized3
logic__704: logic__704
reg__7094: reg__7094
logic__60: logic__60
xbip_pipe_v3_0_6_viv__parameterized7__136: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized37__26: delay__parameterized37
reg__7870: reg__7870
case__797: case__21
muxpart__365: muxpart
delay__parameterized4__30: delay__parameterized4
logic__236: logic__236
reg__886: reg__886
reg__2647: reg__2647
reg__7299: reg__7299
xbip_pipe_v3_0_6_viv__parameterized3__851: xbip_pipe_v3_0_6_viv__parameterized3
reg__2759: reg__2759
reg__2565: reg__2565
logic__557: logic__557
reg__8015: reg__8015
delay__parameterized0__720: delay__parameterized0
logic__3714: logic__193
reg__7606: reg__7606
reg__3998: reg__3998
carry_chain__parameterized3__61: carry_chain__parameterized3
delay__parameterized28__31: delay__parameterized28
xbip_pipe_v3_0_6_viv__parameterized49__87: xbip_pipe_v3_0_6_viv__parameterized49
reg__7171: reg__7171
delay__parameterized30__234: delay__parameterized30
reg__8506: reg__3
reg__3868: reg__3868
keep__19: keep__19
xbip_pipe_v3_0_6_viv__parameterized3__883: xbip_pipe_v3_0_6_viv__parameterized3
logic__2409: logic__191
delay__parameterized4__32: delay__parameterized4
delay__parameterized0__424: delay__parameterized0
reg__4294: reg__4294
reg__1746: reg__1746
reg__3539: reg__3539
reg__4911: reg__4911
reg__9541: reg__6
reg__5359: reg__5359
delay__parameterized17__73: delay__parameterized17
case__622: case__21
logic__4808: logic__367
delay__parameterized6__178: delay__parameterized6
reg__6175: reg__6175
delay__parameterized57: delay__parameterized57
keep__540: keep__1
logic__1639: logic__270
reg__4469: reg__4469
dsp48e1_wrapper__parameterized2__27: dsp48e1_wrapper__parameterized2
reg__3165: reg__3165
reg__4386: reg__4386
reg__9429: reg
case__816: case__2
xbip_pipe_v3_0_6_viv__parameterized41__62: xbip_pipe_v3_0_6_viv__parameterized41
delay__parameterized36__122: delay__parameterized36
delay__parameterized9__68: delay__parameterized9
datapath__152: datapath__4
reg__175: reg__175
xbip_pipe_v3_0_6_viv__parameterized49__90: xbip_pipe_v3_0_6_viv__parameterized49
muxpart__159: muxpart__2
reg__3098: reg__3098
keep__219: keep__12
reg__2936: reg__2936
reg__8905: reg__4
delay__parameterized8__58: delay__parameterized8
logic__397: logic__397
datapath__183: datapath__7
datapath__388: datapath__6
reg__5518: reg__5518
logic__5163: logic
logic__4928: logic__287
logic__3120: logic__214
keep__448: keep__3
delay__parameterized21__31: delay__parameterized21
delay__parameterized18__46: delay__parameterized18
reg__4875: reg__4875
logic__2530: logic__336
reg__872: reg__872
reg__2050: reg__2050
logic__4255: logic__308
reg__469: reg__469
delay__parameterized18__148: delay__parameterized18
logic__4803: logic__384
reg__2774: reg__2774
reg__5767: reg__5767
reg__3542: reg__3542
delay__parameterized6__16: delay__parameterized6
delay__parameterized20__72: delay__parameterized20
logic__4381: logic__236
reg__9128: reg__1
reg__635: reg__635
logic__2087: logic__201
logic__3715: logic__191
logic__3574: logic__138
reg__4772: reg__4772
logic__3059: logic__199
xbip_pipe_v3_0_6_viv__parameterized29__139: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized7__13: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized0__446: delay__parameterized0
reg__5186: reg__5186
reg__1647: reg__1647
logic__562: logic__562
reg__1143: reg__1143
xbip_pipe_v3_0_6_viv__parameterized11__241: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized0__66: delay__parameterized0
delay__69: delay
reg__335: reg__335
reg__2978: reg__2978
datapath__184: datapath__6
case__701: case__21
logic__3394: logic__264
delay__parameterized29__67: delay__parameterized29
reg__3258: reg__3258
xbip_pipe_v3_0_6_viv__parameterized41__27: xbip_pipe_v3_0_6_viv__parameterized41
logic__4043: logic__301
logic__4993: logic__97
xbip_pipe_v3_0_6_viv__parameterized29__22: xbip_pipe_v3_0_6_viv__parameterized29
logic__1766: logic__302
logic__757: logic__757
reg__5525: reg__5525
reg__6770: reg__6770
xbip_pipe_v3_0_6_viv__parameterized31__35: xbip_pipe_v3_0_6_viv__parameterized31
reg__5447: reg__5447
datapath__478: datapath__1
delay__parameterized9__143: delay__parameterized9
delay__parameterized0__21: delay__parameterized0
carry_chain__parameterized5__16: carry_chain__parameterized5
carry_chain__parameterized1__15: carry_chain__parameterized1
reg__3028: reg__3028
delay__parameterized35__25: delay__parameterized35
extrom__43: extrom__43
reg__404: reg__404
reg__9939: reg__7750
reg__7487: reg__7487
L2_up_L1_WEIGHTS_42: L2_up_L1_WEIGHTS_42
muxpart__132: muxpart__132
reg__9906: reg__7762
reg__529: reg__529
datapath__185: datapath__5
reg__4497: reg__4497
logic__4671: logic__204
keep__266: keep__3
reg__7197: reg__7197
reg__4460: reg__4460
logic__5092: logic__252
logic__668: logic__668
delay__parameterized8__163: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized33__32: xbip_pipe_v3_0_6_viv__parameterized33
reg__9868: reg__6
logic__4386: logic__222
reg__6063: reg__6063
logic__3708: logic__48
logic__750: logic__750
xbip_pipe_v3_0_6_viv__parameterized3__537: xbip_pipe_v3_0_6_viv__parameterized3
case__67: case__67
delay__parameterized33__91: delay__parameterized33
reg__838: reg__838
delay__parameterized0__387: delay__parameterized0
reg__1680: reg__1680
reg__5612: reg__5612
reg__7557: reg__7557
reg__8154: reg__8154
logic__5284: logic__193
xbip_pipe_v3_0_6_viv__parameterized1__40: xbip_pipe_v3_0_6_viv__parameterized1
delay__parameterized8__81: delay__parameterized8
reg__3223: reg__3223
reg__8050: reg__8050
xbip_pipe_v3_0_6_viv__parameterized3__1090: xbip_pipe_v3_0_6_viv__parameterized3
reg__430: reg__430
DNN_up_ap_fmul_2_max_dsp_32__22: DNN_up_ap_fmul_2_max_dsp_32
reg__1927: reg__1927
reg__3002: reg__3002
xbip_pipe_v3_0_6_viv__parameterized53__9: xbip_pipe_v3_0_6_viv__parameterized53
logic__1755: logic__337
DNN_up_fadd_32ns_hbi__19: DNN_up_fadd_32ns_hbi
reg__1278: reg__1278
logic__1645: logic__394
muxpart__443: muxpart__7
reg__6970: reg__6970
logic__57: logic__57
reg__8839: reg__12
reg__5226: reg__5226
logic__1712: logic__326
delay__parameterized13__13: delay__parameterized13
reg__458: reg__458
xbip_pipe_v3_0_6_viv__parameterized9__19: xbip_pipe_v3_0_6_viv__parameterized9
reg__4804: reg__4804
xbip_pipe_v3_0_6_viv__parameterized72__13: xbip_pipe_v3_0_6_viv__parameterized72
dsp48e1_wrapper__parameterized0: dsp48e1_wrapper__parameterized0
reg__7499: reg__7499
xbip_pipe_v3_0_6_viv__parameterized11__80: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized9__51: xbip_pipe_v3_0_6_viv__parameterized9
logic__3594: logic__18
logic__3352: logic__397
delay__parameterized8__167: delay__parameterized8
datapath__16: datapath__16
dsp48e1_wrapper__parameterized3__18: dsp48e1_wrapper__parameterized3
reg__6502: reg__6502
keep__589: keep__10
keep__53: keep__12
muxpart__568: muxpart__8
reg__88: reg__88
logic__3293: logic__287
reg__8314: reg__12
reg__4939: reg__4939
reg__516: reg__516
delay__parameterized9__21: delay__parameterized9
reg__1302: reg__1302
reg__5044: reg__5044
reg__501: reg__501
reg__2951: reg__2951
xbip_pipe_v3_0_6_viv__parameterized7__207: xbip_pipe_v3_0_6_viv__parameterized7
carry_chain__parameterized5__63: carry_chain__parameterized5
delay__parameterized15__118: delay__parameterized15
logic__2988: logic__378
xbip_pipe_v3_0_6_viv__parameterized11__92: xbip_pipe_v3_0_6_viv__parameterized11
datapath__501: datapath__12
reg__5673: reg__5673
delay__parameterized36__37: delay__parameterized36
delay__parameterized29__64: delay__parameterized29
case__329: case__25
reg__4538: reg__4538
reg__5643: reg__5643
logic__1307: logic__1307
carry_chain__21: carry_chain
xbip_pipe_v3_0_6_viv__parameterized3__937: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__452: delay__parameterized0
reg__8813: reg__9
xbip_pipe_v3_0_6_viv__parameterized3__1053: xbip_pipe_v3_0_6_viv__parameterized3
case__891: case__14
keep__346: keep__3
reg__3155: reg__3155
keep__427: keep__2
xbip_pipe_v3_0_6_viv__parameterized51__22: xbip_pipe_v3_0_6_viv__parameterized51
delay__parameterized0__417: delay__parameterized0
logic__3993: logic__306
delay__parameterized5__64: delay__parameterized5
lead_zero_encode_shift: lead_zero_encode_shift
logic__1663: logic__335
xbip_pipe_v3_0_6_viv__parameterized3__416: xbip_pipe_v3_0_6_viv__parameterized3
keep__69: keep__2
xbip_pipe_v3_0_6_viv__parameterized43__34: xbip_pipe_v3_0_6_viv__parameterized43
case__128: case__128
reg__7302: reg__7302
datapath__218: datapath__6
delay__parameterized7__24: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized25__21: xbip_pipe_v3_0_6_viv__parameterized25
delay__parameterized5__155: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized31__151: xbip_pipe_v3_0_6_viv__parameterized31
reg__4038: reg__4038
logic__2762: logic__231
reg__725: reg__725
reg__1013: reg__1013
keep__497: keep__6
extrom__45: extrom__45
keep__155: keep__6
logic__4929: logic__285
logic__3423: logic__308
reg__8067: reg__8067
logic__627: logic__627
reg__6480: reg__6480
reg__3976: reg__3976
logic__3256: logic__399
reg__7578: reg__7578
reg__4115: reg__4115
reg__6073: reg__6073
delay__parameterized56: delay__parameterized56
logic__2484: logic__335
logic__2088: logic__200
case__178: case__10
logic__1392: logic__1392
logic__5026: logic__223
xbip_pipe_v3_0_6_viv__parameterized70__4: xbip_pipe_v3_0_6_viv__parameterized70
logic__2226: logic__214
xbip_pipe_v3_0_6_viv__parameterized55__50: xbip_pipe_v3_0_6_viv__parameterized55
delay__parameterized17__120: delay__parameterized17
case__924: case__22
datapath__367: datapath__10
delay__parameterized19__32: delay__parameterized19
DNN_up_ap_fmul_2_max_dsp_32__30: DNN_up_ap_fmul_2_max_dsp_32
special_detect__52: special_detect
reg__9749: reg__6
delay__parameterized0__642: delay__parameterized0
logic__1581: logic__1581
logic__1325: logic__1325
reg__8571: reg__21
carry_chain__parameterized4__22: carry_chain__parameterized4
delay__parameterized0__416: delay__parameterized0
L2_up_L1_WEIGHTS_9: L2_up_L1_WEIGHTS_9
xbip_pipe_v3_0_6_viv__parameterized3__683: xbip_pipe_v3_0_6_viv__parameterized3
reg__2503: reg__2503
logic__1810: logic__206
reg__9918: reg__7751
xbip_pipe_v3_0_6_viv__parameterized31__17: xbip_pipe_v3_0_6_viv__parameterized31
muxpart__483: muxpart__2
xbip_pipe_v3_0_6_viv__parameterized21__13: xbip_pipe_v3_0_6_viv__parameterized21
delay__parameterized19__13: delay__parameterized19
signinv__12: signinv
delay__parameterized17__80: delay__parameterized17
delay__parameterized30__19: delay__parameterized30
dsp48e1_wrapper__parameterized2: dsp48e1_wrapper__parameterized2
xbip_pipe_v3_0_6_viv__parameterized55__114: xbip_pipe_v3_0_6_viv__parameterized55
logic__2406: logic__267
reg__8087: reg__8087
xbip_pipe_v3_0_6_viv__parameterized49__113: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized0__253: delay__parameterized0
case__52: case__52
xbip_pipe_v3_0_6_viv__parameterized35__1: xbip_pipe_v3_0_6_viv__parameterized35
reg__9127: reg__2
logic__2540: logic__302
logic__3131: logic__203
reg__4219: reg__4219
reg__322: reg__322
logic__203: logic__203
logic__2457: logic__285
reg__9384: reg__7
xbip_pipe_v3_0_6_viv__parameterized1__15: xbip_pipe_v3_0_6_viv__parameterized1
case__1079: case__6
muxpart__63: muxpart__63
xbip_pipe_v3_0_6_viv__parameterized21__40: xbip_pipe_v3_0_6_viv__parameterized21
delay__parameterized18__5: delay__parameterized18
logic__1383: logic__1383
reg__7023: reg__7023
muxpart__71: muxpart__71
case__942: case__15
muxpart__82: muxpart__82
datapath__49: datapath__49
reg__4013: reg__4013
datapath__615: datapath
reg__28: reg__28
reg__6757: reg__6757
logic__4401: logic__202
normalize_up: normalize_up
xbip_pipe_v3_0_6_viv__parameterized3__1028: xbip_pipe_v3_0_6_viv__parameterized3
reg__9101: reg__6
reg__409: reg__409
logic__1466: logic__1466
delay__parameterized16__59: delay__parameterized16
delay__parameterized0__300: delay__parameterized0
muxpart__28: muxpart__28
reg__595: reg__595
keep__956: keep__3
logic__4801: logic__388
logic__5049: logic__195
logic__4725: logic__255
muxpart__368: muxpart__5
reg__6746: reg__6746
xbip_pipe_v3_0_6_viv__parameterized7__77: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized15__10: delay__parameterized15
logic__5575: logic__267
DNN_up_ap_fadd_3_full_dsp_32__16: DNN_up_ap_fadd_3_full_dsp_32
delay__parameterized30__98: delay__parameterized30
logic__2752: logic__262
delay__parameterized18__50: delay__parameterized18
reg__7715: reg__7715
xbip_pipe_v3_0_6_viv__parameterized11__81: xbip_pipe_v3_0_6_viv__parameterized11
reg__5796: reg__5796
xbip_pipe_v3_0_6_viv__parameterized60__4: xbip_pipe_v3_0_6_viv__parameterized60
reg__9770: reg__19
reg__1344: reg__1344
dsp48e1_wrapper__parameterized0__12: dsp48e1_wrapper__parameterized0
reg__4719: reg__4719
reg__8409: reg__5
logic__3038: logic__230
logic__1580: logic__1580
dsp48e1_wrapper__parameterized1: dsp48e1_wrapper__parameterized1
delay__parameterized29__93: delay__parameterized29
xbip_pipe_v3_0_6_viv__parameterized13__90: xbip_pipe_v3_0_6_viv__parameterized13
reg__7825: reg__7825
reg__6954: reg__6954
compare_gt__3: compare_gt
xbip_pipe_v3_0_6_viv__parameterized29__143: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized34__21: delay__parameterized34
keep__154: keep__7
reg__1636: reg__1636
xbip_pipe_v3_0_6_viv__parameterized17__187: xbip_pipe_v3_0_6_viv__parameterized17
delay__parameterized9__69: delay__parameterized9
reg__6433: reg__6433
reg__752: reg__752
delay__parameterized30__228: delay__parameterized30
logic__2529: logic__337
reg__853: reg__853
xbip_pipe_v3_0_6_viv__parameterized33__33: xbip_pipe_v3_0_6_viv__parameterized33
xbip_pipe_v3_0_6_viv__parameterized17__43: xbip_pipe_v3_0_6_viv__parameterized17
reg__4147: reg__4147
datapath__576: datapath__5
xbip_pipe_v3_0_6_viv__parameterized3__242: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized9__13: xbip_pipe_v3_0_6_viv__parameterized9
reg__5665: reg__5665
xbip_pipe_v3_0_6_viv__parameterized17__177: xbip_pipe_v3_0_6_viv__parameterized17
reg__5218: reg__5218
reg__5898: reg__5898
reg__4045: reg__4045
delay__parameterized6__167: delay__parameterized6
delay__parameterized33__26: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized17__89: xbip_pipe_v3_0_6_viv__parameterized17
case__726: case__29
delay__parameterized17__27: delay__parameterized17
reg__1736: reg__1736
keep__734: keep__3
delay__parameterized0__543: delay__parameterized0
reg__3215: reg__3215
logic__2463: logic__399
delay__parameterized15__117: delay__parameterized15
muxpart__516: muxpart__4
carry_chain__parameterized11__1: carry_chain__parameterized11
reg__6425: reg__6425
datapath__390: datapath__4
datapath__500: datapath__13
reg__7644: reg__7644
reg__7123: reg__7123
logic__3123: logic__211
logic__3065: logic__193
reg__8838: reg__6
case__789: case__29
reg__4383: reg__4383
delay__parameterized22__27: delay__parameterized22
xbip_pipe_v3_0_6_viv__parameterized3__447: xbip_pipe_v3_0_6_viv__parameterized3
reg__535: reg__535
reg__8210: reg__8210
xbip_pipe_v3_0_6_viv__parameterized9__137: xbip_pipe_v3_0_6_viv__parameterized9
reg__5425: reg__5425
reg__3942: reg__3942
special_detect__parameterized0__42: special_detect__parameterized0
logic__4367: logic__264
logic__337: logic__337
case__1078: case__7
reg__7292: reg__7292
delay__11: delay
compare_gt__11: compare_gt
reg__8585: reg__24
keep__945: keep__6
delay__27: delay
xbip_pipe_v3_0_6_viv__parameterized39__32: xbip_pipe_v3_0_6_viv__parameterized39
reg__5142: reg__5142
L2_up_L1_WEIGHTS_45: L2_up_L1_WEIGHTS_45
carry_chain__parameterized2__17: carry_chain__parameterized2
L3_up_L2_WEIGHTS_19_rom: L3_up_L2_WEIGHTS_19_rom
compare_eq_im__parameterized0__26: compare_eq_im__parameterized0
xbip_pipe_v3_0_6_viv__parameterized11__95: xbip_pipe_v3_0_6_viv__parameterized11
reg__1018: reg__1018
xbip_pipe_v3_0_6_viv__parameterized31__90: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized15__5: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized11__209: xbip_pipe_v3_0_6_viv__parameterized11
datapath__382: datapath__12
delay__parameterized36__76: delay__parameterized36
case__880: case__6
reg__3152: reg__3152
logic__3121: logic__213
xbip_pipe_v3_0_6_viv__parameterized3__634: xbip_pipe_v3_0_6_viv__parameterized3
reg__9780: reg__11
delay__parameterized15__100: delay__parameterized15
reg__9869: reg__6
reg__6947: reg__6947
reg__7711: reg__7711
logic__3711: logic__18
reg__5504: reg__5504
logic__4705: logic__82
reg__6960: reg__6960
logic__3994: logic__303
reg__9882: reg__7785
reg__1227: reg__1227
reg__3516: reg__3516
xbip_pipe_v3_0_6_viv__parameterized9__159: xbip_pipe_v3_0_6_viv__parameterized9
reg__2376: reg__2376
logic__768: logic__768
reg__4912: reg__4912
reg__2509: reg__2509
xbip_pipe_v3_0_6_viv__parameterized9__188: xbip_pipe_v3_0_6_viv__parameterized9
datapath__365: datapath__12
xbip_pipe_v3_0_6_viv__parameterized49__84: xbip_pipe_v3_0_6_viv__parameterized49
reg__8224: reg__8224
reg__6445: reg__6445
logic__1662: logic__336
xbip_pipe_v3_0_6_viv__parameterized62__14: xbip_pipe_v3_0_6_viv__parameterized62
reg__2637: reg__2637
xbip_pipe_v3_0_6_viv__parameterized31__225: xbip_pipe_v3_0_6_viv__parameterized31
keep__658: keep__3
reg__5837: reg__5837
logic__2078: logic__210
logic__5535: logic__399
reg__9543: reg__4
reg__3872: reg__3872
reg__4087: reg__4087
compare_eq_im__parameterized3__1: compare_eq_im__parameterized3
reg__4596: reg__4596
DNN_up_ap_fadd_3_full_dsp_32__19: DNN_up_ap_fadd_3_full_dsp_32
delay__parameterized27__28: delay__parameterized27
delay__parameterized0__667: delay__parameterized0
keep__16: keep__16
xbip_pipe_v3_0_6_viv__parameterized55__90: xbip_pipe_v3_0_6_viv__parameterized55
reg__108: reg__108
logic__3619: logic__336
logic__3709: logic__25
xbip_pipe_v3_0_6_viv__parameterized3__443: xbip_pipe_v3_0_6_viv__parameterized3
reg__1579: reg__1579
reg__7258: reg__7258
flt_add__20: flt_add
reg__464: reg__464
xbip_pipe_v3_0_6_viv__parameterized15__39: xbip_pipe_v3_0_6_viv__parameterized15
logic__3292: logic__288
xbip_pipe_v3_0_6_viv__parameterized68__4: xbip_pipe_v3_0_6_viv__parameterized68
logic__584: logic__584
logic__2227: logic__213
delay__parameterized40__26: delay__parameterized40
muxpart__485: muxpart__2
xbip_pipe_v3_0_6_viv__parameterized11__21: xbip_pipe_v3_0_6_viv__parameterized11
reg__617: reg__617
xbip_pipe_v3_0_6_viv__parameterized7__224: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized3__482: xbip_pipe_v3_0_6_viv__parameterized3
flt_mult_exp__2: flt_mult_exp
reg__7177: reg__7177
reg__7098: reg__7098
reg__7906: reg__7906
xbip_pipe_v3_0_6_viv__parameterized3__678: xbip_pipe_v3_0_6_viv__parameterized3
flt_div_mant_addsub__parameterized0__12: flt_div_mant_addsub__parameterized0
reg__7791: reg__7791
delay__parameterized4__39: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized29__2: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized0__758: delay__parameterized0
delay__parameterized30__174: delay__parameterized30
delay__parameterized0__742: delay__parameterized0
reg__5644: reg__5644
reg__8147: reg__8147
xbip_pipe_v3_0_6_viv__parameterized47__42: xbip_pipe_v3_0_6_viv__parameterized47
reg__762: reg__762
xbip_pipe_v3_0_6_viv__parameterized37__51: xbip_pipe_v3_0_6_viv__parameterized37
xbip_pipe_v3_0_6_viv__parameterized3__936: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized60__11: xbip_pipe_v3_0_6_viv__parameterized60
reg__9524: reg__6
delay__parameterized0__281: delay__parameterized0
delay__parameterized0__413: delay__parameterized0
keep__541: keep
case__343: case__22
reg__5376: reg__5376
delay__parameterized9__111: delay__parameterized9
reg__4683: reg__4683
delay__parameterized30__109: delay__parameterized30
logic__4505: logic__94
xbip_pipe_v3_0_6_viv__parameterized7__48: xbip_pipe_v3_0_6_viv__parameterized7
reg__4250: reg__4250
xbip_pipe_v3_0_6_viv__parameterized23__20: xbip_pipe_v3_0_6_viv__parameterized23
reg__2832: reg__2832
xbip_pipe_v3_0_6_viv__parameterized31__93: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized17__17: xbip_pipe_v3_0_6_viv__parameterized17
reg__7046: reg__7046
reg__9333: reg__6
xbip_pipe_v3_0_6_viv__parameterized3__1029: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized36__38: delay__parameterized36
reg__4225: reg__4225
logic__5669: logic__1106
logic__5162: logic__13
reg__8430: reg__8
reg__1949: reg__1949
reg__3606: reg__3606
xbip_pipe_v3_0_6_viv__parameterized29__21: xbip_pipe_v3_0_6_viv__parameterized29
logic__854: logic__854
xbip_pipe_v3_0_6_viv__parameterized39__15: xbip_pipe_v3_0_6_viv__parameterized39
case__621: case__22
logic__4800: logic__394
reg__2800: reg__2800
delay__parameterized33__46: delay__parameterized33
logic__4726: logic__252
reg__4554: reg__4554
keep__182: keep__3
xbip_pipe_v3_0_6_viv__parameterized33__8: xbip_pipe_v3_0_6_viv__parameterized33
delay__41: delay
logic__5605: logic__209
xbip_pipe_v3_0_6_viv__parameterized29__47: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized0__406: delay__parameterized0
reg__1854: reg__1854
delay__parameterized18__157: delay__parameterized18
reg__2549: reg__2549
reg__2973: reg__2973
L2_up_L1_WEIGHTS_48: L2_up_L1_WEIGHTS_48
delay__parameterized0__371: delay__parameterized0
reg__6129: reg__6129
logic__4833: logic__288
case__466: case__27
delay__parameterized15__111: delay__parameterized15
reg__3055: reg__3055
reg__2212: reg__2212
datapath__380: datapath__14
xbip_pipe_v3_0_6_viv__parameterized11__331: xbip_pipe_v3_0_6_viv__parameterized11
reg__4091: reg__4091
reg__370: reg__370
xbip_pipe_v3_0_6_viv__parameterized17__186: xbip_pipe_v3_0_6_viv__parameterized17
logic__3789: logic__22
xbip_pipe_v3_0_6_viv__parameterized31__215: xbip_pipe_v3_0_6_viv__parameterized31
logic__3277: logic__335
DNN_up_ap_fmul_2_max_dsp_32__2: DNN_up_ap_fmul_2_max_dsp_32
keep__913: keep__6
delay__parameterized17__95: delay__parameterized17
DNN_up_fmul_32ns_ibs__3: DNN_up_fmul_32ns_ibs
reg__6086: reg__6086
xbip_pipe_v3_0_6_viv__parameterized29__102: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized49__125: xbip_pipe_v3_0_6_viv__parameterized49
reg__2656: reg__2656
logic__2541: logic__301
reg__860: reg__860
reg__2588: reg__2588
delay__parameterized9__139: delay__parameterized9
reg__2729: reg__2729
compare_eq_im__parameterized0__60: compare_eq_im__parameterized0
reg__1598: reg__1598
muxpart__315: muxpart__7
reg__4708: reg__4708
keep__162: keep__3
logic__1507: logic__1507
reg__7739: reg__7739
muxpart__322: muxpart__7
case__323: case__20
datapath__191: datapath__16
logic__703: logic__703
logic__5540: logic__387
xbip_pipe_v3_0_6_viv__parameterized3__1094: xbip_pipe_v3_0_6_viv__parameterized3
logic__469: logic__469
logic__4215: logic__60
xbip_pipe_v3_0_6_viv__parameterized49__159: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized17__85: xbip_pipe_v3_0_6_viv__parameterized17
reg__6990: reg__6990
reg__2427: reg__2427
reg__3261: reg__3261
case__641: case__2
flt_mult_exp__32: flt_mult_exp
reg__3487: reg__3487
xbip_pipe_v3_0_6_viv__parameterized3__758: xbip_pipe_v3_0_6_viv__parameterized3
dsp48e1_wrapper__parameterized2__20: dsp48e1_wrapper__parameterized2
carry_chain__parameterized4__12: carry_chain__parameterized4
muxpart__133: muxpart__133
logic__5656: logic__13
xbip_pipe_v3_0_6_viv__parameterized31__18: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized43__32: xbip_pipe_v3_0_6_viv__parameterized43
logic__5606: logic__208
delay__parameterized16__102: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized29__48: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized1__50: xbip_pipe_v3_0_6_viv__parameterized1
delay__parameterized0__673: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized49__162: xbip_pipe_v3_0_6_viv__parameterized49
reg__2642: reg__2642
reg__7390: reg__7390
flt_round_dsp_opt_full__12: flt_round_dsp_opt_full
delay__parameterized0__457: delay__parameterized0
reg__3422: reg__3422
L2_up_L1_WEIGHTS_30_rom: L2_up_L1_WEIGHTS_30_rom
delay__parameterized18__139: delay__parameterized18
reg__2741: reg__2741
logic__3340: logic__287
xbip_pipe_v3_0_6_viv__parameterized3__675: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized88__2: xbip_pipe_v3_0_6_viv__parameterized88
delay__parameterized0__144: delay__parameterized0
delay__parameterized6__14: delay__parameterized6
carry_chain__parameterized4__30: carry_chain__parameterized4
keep__449: keep__2
delay__parameterized0__205: delay__parameterized0
reg__3362: reg__3362
xbip_pipe_v3_0_6_viv__parameterized3__633: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized39__1: xbip_pipe_v3_0_6_viv__parameterized39
keep__915: keep__4
delay__parameterized4__83: delay__parameterized4
muxpart__460: muxpart
logic__5417: logic__397
reg__3549: reg__3549
delay__parameterized36__88: delay__parameterized36
xbip_pipe_v3_0_6_viv__parameterized49__82: xbip_pipe_v3_0_6_viv__parameterized49
reg__8473: reg__4
delay__parameterized15__62: delay__parameterized15
reg__5745: reg__5745
reg__1139: reg__1139
case__581: case__13
reg__9204: reg__4
logic__4330: logic__378
delay__parameterized1__22: delay__parameterized1
xbip_pipe_v3_0_6_viv__parameterized55__23: xbip_pipe_v3_0_6_viv__parameterized55
delay__parameterized16__5: delay__parameterized16
delay__parameterized21__59: delay__parameterized21
reg__9855: reg__11
xbip_pipe_v3_0_6_viv__parameterized29__124: xbip_pipe_v3_0_6_viv__parameterized29
reg__7321: reg__7321
reg__3427: reg__3427
reg__5481: reg__5481
logic__1065: logic__1065
delay__parameterized33__71: delay__parameterized33
reg__1310: reg__1310
reg__9056: reg__11
extrom__30: extrom__30
xbip_pipe_v3_0_6_viv__parameterized31__207: xbip_pipe_v3_0_6_viv__parameterized31
reg__8967: reg__6
delay__parameterized0__908: delay__parameterized0
keep__375: keep__6
case__1109: case__4
carry_chain__parameterized0__25: carry_chain__parameterized0
xbip_pipe_v3_0_6_viv__parameterized7__217: xbip_pipe_v3_0_6_viv__parameterized7
logic__4805: logic__377
xbip_pipe_v3_0_6_viv__parameterized11__89: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized1__25: xbip_pipe_v3_0_6_viv__parameterized1
delay__parameterized25__13: delay__parameterized25
xbip_pipe_v3_0_6_viv__parameterized15__167: xbip_pipe_v3_0_6_viv__parameterized15
logic__5671: logic__1106
reg__2313: reg__2313
delay__parameterized14__6: delay__parameterized14
logic__5027: logic__222
reg__9405: reg__24
xbip_pipe_v3_0_6_viv__parameterized55__17: xbip_pipe_v3_0_6_viv__parameterized55
floating_point_v7_1_8__parameterized1__4: floating_point_v7_1_8__parameterized1
reg__7860: reg__7860
reg__915: reg__915
reg__9272: reg__4
logic__618: logic__618
logic__5411: logic__267
reg__7726: reg__7726
xbip_pipe_v3_0_6_viv__parameterized11__290: xbip_pipe_v3_0_6_viv__parameterized11
keep__68: keep__3
DNN_up_fmul_32ns_ibs__9: DNN_up_fmul_32ns_ibs
reg__9138: reg__23
xbip_pipe_v3_0_6_viv__parameterized27__32: xbip_pipe_v3_0_6_viv__parameterized27
logic__3588: logic__60
xbip_pipe_v3_0_6_viv__parameterized3__483: xbip_pipe_v3_0_6_viv__parameterized3
reg__9909: reg__7759
reg__4775: reg__4775
reg__8004: reg__8004
datapath__265: datapath__10
keep__227: keep__8
reg__3753: reg__3753
xbip_pipe_v3_0_6_viv__parameterized55__73: xbip_pipe_v3_0_6_viv__parameterized55
logic__2993: logic__364
xbip_pipe_v3_0_6_viv__parameterized7__63: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized0__27: delay__parameterized0
delay__parameterized4__107: delay__parameterized4
reg__896: reg__896
reg__5302: reg__5302
logic__5069: logic__97
xbip_pipe_v3_0_6_viv__parameterized3__938: xbip_pipe_v3_0_6_viv__parameterized3
reg__9504: reg__23
reg__1321: reg__1321
reg__4252: reg__4252
logic__4706: logic__79
reg__5171: reg__5171
xbip_pipe_v3_0_6_viv__parameterized35__17: xbip_pipe_v3_0_6_viv__parameterized35
xbip_pipe_v3_0_6_viv__parameterized56__18: xbip_pipe_v3_0_6_viv__parameterized56
reg__7975: reg__7975
reg__1228: reg__1228
reg__8106: reg__8106
xbip_pipe_v3_0_6_viv__parameterized3__166: xbip_pipe_v3_0_6_viv__parameterized3
reg__7546: reg__7546
reg__8223: reg__8223
delay__parameterized9__5: delay__parameterized9
reg__6639: reg__6639
reg__561: reg__561
xbip_pipe_v3_0_6_viv__parameterized11__179: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized0__613: delay__parameterized0
keep__218: keep__13
keep__970: keep__17
logic__923: logic__923
logic__4830: logic__291
reg__7708: reg__7708
case__467: case__26
delay__parameterized20__76: delay__parameterized20
reg__6448: reg__6448
logic__4309: logic__291
logic__5536: logic__398
reg__9542: reg__20
xbip_pipe_v3_0_6_viv__parameterized43__47: xbip_pipe_v3_0_6_viv__parameterized43
xbip_pipe_v3_0_6_viv__parameterized62__1: xbip_pipe_v3_0_6_viv__parameterized62
delay__parameterized28__5: delay__parameterized28
muxpart__294: muxpart__2
keep__374: keep__7
delay__parameterized30__96: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized3__1061: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized23__22: xbip_pipe_v3_0_6_viv__parameterized23
xbip_pipe_v3_0_6_viv__parameterized9__20: xbip_pipe_v3_0_6_viv__parameterized9
keep__912: keep__7
case__1061: case__24
keep__787: keep__2
xbip_pipe_v3_0_6_viv__parameterized70__13: xbip_pipe_v3_0_6_viv__parameterized70
logic__3623: logic__321
xbip_pipe_v3_0_6_viv__parameterized15__55: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized15__154: xbip_pipe_v3_0_6_viv__parameterized15
logic__649: logic__649
reg__8999: reg__1
xbip_pipe_v3_0_6_viv__parameterized11__107: xbip_pipe_v3_0_6_viv__parameterized11
reg__2813: reg__2813
delay__parameterized59: delay__parameterized59
reg__5566: reg__5566
logic__559: logic__559
keep__789: keep__2
logic__1979: logic__176
keep__52: keep__13
xbip_pipe_v3_0_6_viv__parameterized43__4: xbip_pipe_v3_0_6_viv__parameterized43
logic__1831: logic__168
delay__parameterized20__3: delay__parameterized20
reg__6224: reg__6224
delay__parameterized31__25: delay__parameterized31
delay__parameterized16__36: delay__parameterized16
reg__3673: reg__3673
reg__8598: reg__29
reg__4323: reg__4323
delay__parameterized0__114: delay__parameterized0
case__30: case__30
carry_chain__parameterized5: carry_chain__parameterized5
reg__5590: reg__5590
logic__4959: logic__209
reg__6693: reg__6693
reg__608: reg__608
keep__640: keep__13
reg__3437: reg__3437
delay__parameterized29__7: delay__parameterized29
datapath__445: datapath
delay__parameterized4__154: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized47__52: xbip_pipe_v3_0_6_viv__parameterized47
reg__9604: reg__10
carry_chain__parameterized2__29: carry_chain__parameterized2
reg__2452: reg__2452
reg__289: reg__289
xbip_pipe_v3_0_6_viv__parameterized3__509: xbip_pipe_v3_0_6_viv__parameterized3
logic__638: logic__638
delay__parameterized30__61: delay__parameterized30
keep__326: keep__1
case__539: case__22
logic__4216: logic__57
reg__7841: reg__7841
xbip_pipe_v3_0_6_viv__parameterized3__1056: xbip_pipe_v3_0_6_viv__parameterized3
special_detect__48: special_detect
carry_chain__parameterized1__43: carry_chain__parameterized1
reg__3682: reg__3682
logic__4804: logic__378
logic__2884: logic__97
extrom__131: extrom__131
keep__338: keep__13
reg__6064: reg__6064
muxpart__404: muxpart__9
xbip_pipe_v3_0_6_viv__parameterized49__95: xbip_pipe_v3_0_6_viv__parameterized49
reg__9694: reg__4
logic__861: logic__861
delay__parameterized0__953: delay__parameterized0
floating_point_v7_1_8__parameterized1__18: floating_point_v7_1_8__parameterized1
reg__9881: reg__7786
reg__6700: reg__6700
reg__9221: reg__20
case__219: case__18
reg__4247: reg__4247
reg__7931: reg__7931
xbip_pipe_v3_0_6_viv__parameterized3__912: xbip_pipe_v3_0_6_viv__parameterized3
L2_up_L1_WEIGHTS_50: L2_up_L1_WEIGHTS_50
reg__2419: reg__2419
xbip_pipe_v3_0_6_viv__parameterized62__22: xbip_pipe_v3_0_6_viv__parameterized62
datapath__254: datapath__4
reg__533: reg__533
compare_eq_im__parameterized0__65: compare_eq_im__parameterized0
delay__parameterized5__125: delay__parameterized5
delay__parameterized0__820: delay__parameterized0
reg__7662: reg__7662
xbip_pipe_v3_0_6_viv__parameterized13__46: xbip_pipe_v3_0_6_viv__parameterized13
carry_chain__parameterized2__12: carry_chain__parameterized2
reg__9312: reg__29
reg__8373: reg__6
xbip_pipe_v3_0_6_viv__parameterized9__17: xbip_pipe_v3_0_6_viv__parameterized9
reg__4448: reg__4448
reg__7613: reg__7613
logic__3327: logic__321
reg__4703: reg__4703
logic__4727: logic__251
reg__1200: reg__1200
reg__7221: reg__7221
muxpart__35: muxpart__35
reg__3601: reg__3601
delay__parameterized0__275: delay__parameterized0
dsp48e1_wrapper__parameterized1__21: dsp48e1_wrapper__parameterized1
xbip_pipe_v3_0_6_viv__parameterized23__2: xbip_pipe_v3_0_6_viv__parameterized23
L2_up_L1_WEIGHTS_57_rom: L2_up_L1_WEIGHTS_57_rom
datapath__231: datapath__10
carry_chain__parameterized11__10: carry_chain__parameterized11
reg__2518: reg__2518
keep__202: keep__9
delay__parameterized0__438: delay__parameterized0
logic__3873: logic__397
logic__4058: logic__404
delay__parameterized6__190: delay__parameterized6
logic__2992: logic__367
reg__1501: reg__1501
logic__434: logic__434
xbip_pipe_v3_0_6_viv__parameterized9__166: xbip_pipe_v3_0_6_viv__parameterized9
logic__262: logic__262
reg__7792: reg__7792
xbip_pipe_v3_0_6_viv__parameterized13__1: xbip_pipe_v3_0_6_viv__parameterized13
logic__5543: logic__377
muxpart__512: muxpart__6
reg__794: reg__794
xbip_pipe_v3_0_6_viv__parameterized9__170: xbip_pipe_v3_0_6_viv__parameterized9
keep__957: keep__2
reg__7056: reg__7056
reg__6187: reg__6187
logic__4385: logic__223
reg__5632: reg__5632
reg__7245: reg__7245
compare_eq_im__parameterized0__38: compare_eq_im__parameterized0
reg__3017: reg__3017
keep__426: keep__3
datapath__479: datapath
logic__4382: logic__231
reg__9129: reg
delay__parameterized47__1: delay__parameterized47
reg__1366: reg__1366
keep__115: keep__2
reg__6012: reg__6012
xbip_pipe_v3_0_6_viv__parameterized55__24: xbip_pipe_v3_0_6_viv__parameterized55
reg__3584: reg__3584
reg__309: reg__309
reg__569: reg__569
xbip_pipe_v3_0_6_viv__parameterized33__35: xbip_pipe_v3_0_6_viv__parameterized33
reg__252: reg__252
carry_chain__parameterized1__53: carry_chain__parameterized1
fix_mult__22: fix_mult
reg__9137: reg__24
delay__parameterized0__207: delay__parameterized0
delay__parameterized11__66: delay__parameterized11
muxpart: muxpart
keep__778: keep__3
logic__925: logic__925
reg__1221: reg__1221
xbip_pipe_v3_0_6_viv__parameterized9__182: xbip_pipe_v3_0_6_viv__parameterized9
keep__641: keep__12
delay__parameterized36__66: delay__parameterized36
reg__1865: reg__1865
xbip_pipe_v3_0_6_viv__parameterized3__1034: xbip_pipe_v3_0_6_viv__parameterized3
reg__7560: reg__7560
logic__2392: logic__308
reg__1441: reg__1441
xbip_pipe_v3_0_6_viv__parameterized3__669: xbip_pipe_v3_0_6_viv__parameterized3
reg__4692: reg__4692
case__801: case__17
xbip_pipe_v3_0_6_viv__parameterized3__879: xbip_pipe_v3_0_6_viv__parameterized3
reg__3430: reg__3430
DNN_up_fmul_32ns_ibs__5: DNN_up_fmul_32ns_ibs
logic__5050: logic__194
reg__9817: reg__4
reg__631: reg__631
reg__4878: reg__4878
L2_up_L1_WEIGHTS_7_rom: L2_up_L1_WEIGHTS_7_rom
datapath__314: datapath__12
xbip_pipe_v3_0_6_viv__parameterized21__4: xbip_pipe_v3_0_6_viv__parameterized21
reg__4303: reg__4303
delay__parameterized0__412: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized43__64: xbip_pipe_v3_0_6_viv__parameterized43
xbip_pipe_v3_0_6_viv__parameterized7__158: xbip_pipe_v3_0_6_viv__parameterized7
reg__2171: reg__2171
xbip_pipe_v3_0_6_viv__parameterized3__484: xbip_pipe_v3_0_6_viv__parameterized3
reg__7435: reg__7435
xbip_pipe_v3_0_6_viv__parameterized31__148: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized15__139: xbip_pipe_v3_0_6_viv__parameterized15
logic__5408: logic__287
logic__3066: logic__191
logic__2671: logic__264
reg__7183: reg__7183
xbip_pipe_v3_0_6_viv__parameterized3__630: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized7__62: delay__parameterized7
reg__3314: reg__3314
muxpart__396: muxpart__10
muxpart__358: muxpart__8
carry_chain__parameterized4: carry_chain__parameterized4
delay__parameterized9__46: delay__parameterized9
reg__3230: reg__3230
delay__parameterized0__598: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized53__22: xbip_pipe_v3_0_6_viv__parameterized53
reg__4542: reg__4542
reg__4241: reg__4241
keep__883: keep__2
xbip_pipe_v3_0_6_viv__parameterized7__83: xbip_pipe_v3_0_6_viv__parameterized7
reg__824: reg__824
xbip_pipe_v3_0_6_viv__parameterized62__30: xbip_pipe_v3_0_6_viv__parameterized62
delay__parameterized15__121: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized3__417: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized70__16: xbip_pipe_v3_0_6_viv__parameterized70
xbip_pipe_v3_0_6_viv__parameterized43__31: xbip_pipe_v3_0_6_viv__parameterized43
reg__9633: reg__12
delay__parameterized7__17: delay__parameterized7
delay__parameterized6__11: delay__parameterized6
reg__5430: reg__5430
xbip_pipe_v3_0_6_viv__parameterized47__73: xbip_pipe_v3_0_6_viv__parameterized47
L2_up_L1_WEIGHTS_51: L2_up_L1_WEIGHTS_51
xbip_pipe_v3_0_6_viv__parameterized3__1058: xbip_pipe_v3_0_6_viv__parameterized3
logic__3739: logic__210
xbip_pipe_v3_0_6_viv__parameterized11__165: xbip_pipe_v3_0_6_viv__parameterized11
logic__2393: logic__307
datapath__394: datapath
datapath__502: datapath__11
reg__8605: reg__22
logic__2077: logic__211
reg__9733: reg__1
case__993: case__2
delay__parameterized19__31: delay__parameterized19
reg__2640: reg__2640
extrom__16: extrom__16
logic__788: logic__788
logic__4219: logic__25
reg__4354: reg__4354
logic__3621: logic__327
xbip_pipe_v3_0_6_viv__parameterized7__54: xbip_pipe_v3_0_6_viv__parameterized7
reg__3262: reg__3262
reg__4532: reg__4532
reg__5609: reg__5609
case__1103: case__10
delay__parameterized0__164: delay__parameterized0
delay__parameterized4__54: delay__parameterized4
muxpart__366: muxpart__3
reg__2154: reg__2154
logic__3995: logic__302
xbip_pipe_v3_0_6_viv__parameterized9__48: xbip_pipe_v3_0_6_viv__parameterized9
delay__parameterized0__220: delay__parameterized0
compare_eq_im__parameterized1__7: compare_eq_im__parameterized1
reg__8264: reg__30
xbip_pipe_v3_0_6_viv__parameterized19__2: xbip_pipe_v3_0_6_viv__parameterized19
reg__35: reg__35
reg__1242: reg__1242
reg__4167: reg__4167
delay__parameterized8__51: delay__parameterized8
logic__4865: logic__335
reg__9632: reg__11
datapath__39: datapath__39
delay__parameterized8__23: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized41__64: xbip_pipe_v3_0_6_viv__parameterized41
xbip_pipe_v3_0_6_viv__parameterized55__118: xbip_pipe_v3_0_6_viv__parameterized55
reg__5785: reg__5785
delay__parameterized39__21: delay__parameterized39
delay__parameterized25__33: delay__parameterized25
reg__2165: reg__2165
reg__9066: reg__6
xbip_pipe_v3_0_6_viv__parameterized49__168: xbip_pipe_v3_0_6_viv__parameterized49
carry_chain__parameterized5__33: carry_chain__parameterized5
xbip_pipe_v3_0_6_viv__parameterized3__632: xbip_pipe_v3_0_6_viv__parameterized3
case__763: case__3
reg__8068: reg__8068
delay__parameterized15__8: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized3__243: xbip_pipe_v3_0_6_viv__parameterized3
reg__2064: reg__2064
logic__3710: logic__22
xbip_pipe_v3_0_6_viv__parameterized66__11: xbip_pipe_v3_0_6_viv__parameterized66
reg__3489: reg__3489
reg__6521: reg__6521
xbip_pipe_v3_0_6_viv__parameterized31__101: xbip_pipe_v3_0_6_viv__parameterized31
reg__7607: reg__7607
logic__3290: logic__290
xbip_pipe_v3_0_6_viv__parameterized11__134: xbip_pipe_v3_0_6_viv__parameterized11
keep__184: keep__3
xbip_pipe_v3_0_6_viv__parameterized9__7: xbip_pipe_v3_0_6_viv__parameterized9
datapath__87: datapath__1
reg__9030: reg__1
muxpart__87: muxpart__87
xbip_pipe_v3_0_6_viv__parameterized49__85: xbip_pipe_v3_0_6_viv__parameterized49
keep__895: keep__2
logic__2798: logic__168
xbip_pipe_v3_0_6_viv__parameterized64__25: xbip_pipe_v3_0_6_viv__parameterized64
xbip_pipe_v3_0_6_viv__parameterized29__54: xbip_pipe_v3_0_6_viv__parameterized29
carry_chain__parameterized3__2: carry_chain__parameterized3
delay__parameterized5__115: delay__parameterized5
logic__2127: logic__25
delay__parameterized19__28: delay__parameterized19
logic__2257: logic__158
datapath__267: datapath__8
keep__753: keep__10
datapath__444: datapath__1
logic__4402: logic__201
datapath__250: datapath__8
logic__435: logic__435
delay__parameterized0__772: delay__parameterized0
keep__812: keep__5
xbip_pipe_v3_0_6_viv__parameterized25__19: xbip_pipe_v3_0_6_viv__parameterized25
delay__parameterized0__196: delay__parameterized0
reg__9865: reg__7
reg__9798: reg__23
logic__2531: logic__335
keep__86: keep__3
reg__8739: reg__4
reg__9093: reg__8
xbip_pipe_v3_0_6_viv__parameterized3__444: xbip_pipe_v3_0_6_viv__parameterized3
carry_chain__parameterized7: carry_chain__parameterized7
reg__5840: reg__5840
reg__4395: reg__4395
L2_up_L1_WEIGHTS_fYi_rom: L2_up_L1_WEIGHTS_fYi_rom
reg__8826: reg__4
xbip_pipe_v3_0_6_viv__parameterized11__205: xbip_pipe_v3_0_6_viv__parameterized11
reg__411: reg__411
logic__230: logic__230
fix_mult_dsp48e1_sgl__24: fix_mult_dsp48e1_sgl
logic__1730: logic__285
reg__9880: reg__7787
logic__721: logic__721
flt_mult_exp__30: flt_mult_exp
keep__75: keep__6
reg__9785: reg__5
datapath__512: datapath__1
reg__367: reg__367
DNN_up_mean_o: DNN_up_mean_o
logic__1072: logic__1072
delay__parameterized0__607: delay__parameterized0
reg__7969: reg__7969
xbip_pipe_v3_0_6_viv__parameterized23__32: xbip_pipe_v3_0_6_viv__parameterized23
logic__5134: logic__171
xbip_pipe_v3_0_6_viv__parameterized11__226: xbip_pipe_v3_0_6_viv__parameterized11
logic__4231: logic__397
case__487: case__6
flt_mult_exp__18: flt_mult_exp
logic__3372: logic__327
muxpart__10: muxpart__10
reg__6016: reg__6016
xbip_pipe_v3_0_6_viv__parameterized47__53: xbip_pipe_v3_0_6_viv__parameterized47
logic__3518: logic__18
delay__parameterized41__27: delay__parameterized41
case__680: case__1
reg__4026: reg__4026
logic__1740: logic__388
logic__3985: logic__336
logic__4348: logic__312
delay__parameterized1__33: delay__parameterized1
logic__1294: logic__1294
reg__3813: reg__3813
delay__parameterized29__21: delay__parameterized29
reg__5206: reg__5206
xbip_pipe_v3_0_6_viv__parameterized11__27: xbip_pipe_v3_0_6_viv__parameterized11
logic__4314: logic__285
reg__8832: reg__17
logic__3765: logic__163
reg__5118: reg__5118
logic__2440: logic__321
logic__3132: logic__202
logic__3975: logic__373
xbip_pipe_v3_0_6_viv__parameterized1__44: xbip_pipe_v3_0_6_viv__parameterized1
reg__2040: reg__2040
logic__5290: logic__255
delay__parameterized0__741: delay__parameterized0
delay__parameterized7__44: delay__parameterized7
reg__856: reg__856
xbip_pipe_v3_0_6_viv__parameterized9__82: xbip_pipe_v3_0_6_viv__parameterized9
reg__9594: reg__16
logic__4986: logic__153
reg__393: reg__393
delay__parameterized6__56: delay__parameterized6
logic__2020: logic__191
case__468: case__25
reg__534: reg__534
flt_mult_round__12: flt_mult_round
delay__parameterized4__73: delay__parameterized4
case__879: case__7
reg__206: reg__206
xbip_pipe_v3_0_6_viv__parameterized3__1095: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized18__142: delay__parameterized18
reg__4042: reg__4042
keep__290: keep__1
muxpart__428: muxpart
logic__673: logic__673
case__278: case__16
delay__parameterized9__117: delay__parameterized9
flt_round_dsp_opt_full__30: flt_round_dsp_opt_full
delay__parameterized20__68: delay__parameterized20
logic__1317: logic__1317
reg__1276: reg__1276
delay__parameterized8__59: delay__parameterized8
logic__5598: logic__221
logic__5129: logic__176
logic__2089: logic__199
reg__7654: reg__7654
logic__3133: logic__201
reg__9725: reg__6
logic__5439: logic__321
xbip_pipe_v3_0_6_viv__parameterized49__149: xbip_pipe_v3_0_6_viv__parameterized49
xbip_pipe_v3_0_6_viv__parameterized3__565: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized43__2: delay__parameterized43
delay__parameterized36__116: delay__parameterized36
reg__7564: reg__7564
logic__2866: logic__193
xbip_pipe_v3_0_6_viv__parameterized3__362: xbip_pipe_v3_0_6_viv__parameterized3
reg__1564: reg__1564
keep__989: keep__16
delay__parameterized20__44: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized72__23: xbip_pipe_v3_0_6_viv__parameterized72
logic__663: logic__663
reg__2273: reg__2273
reg__1414: reg__1414
xbip_pipe_v3_0_6_viv__parameterized3__97: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized26__22: delay__parameterized26
datapath__190: datapath
xbip_pipe_v3_0_6_viv__parameterized9__126: xbip_pipe_v3_0_6_viv__parameterized9
keep__887: keep
xbip_pipe_v3_0_6_viv__parameterized33__31: xbip_pipe_v3_0_6_viv__parameterized33
logic__5538: logic__394
muxpart__16: muxpart__16
delay__parameterized0__314: delay__parameterized0
logic__1727: logic__285
reg__4899: reg__4899
reg__6697: reg__6697
reg__943: reg__943
xbip_pipe_v3_0_6_viv__parameterized35__30: xbip_pipe_v3_0_6_viv__parameterized35
reg__2364: reg__2364
reg__7842: reg__7842
xbip_pipe_v3_0_6_viv__parameterized3__944: xbip_pipe_v3_0_6_viv__parameterized3
reg__6550: reg__6550
xbip_pipe_v3_0_6_viv__parameterized49__17: xbip_pipe_v3_0_6_viv__parameterized49
reg__56: reg__56
delay__parameterized37__21: delay__parameterized37
datapath__317: datapath__9
reg__1906: reg__1906
case__559: case__24
logic__5607: logic__207
reg__2405: reg__2405
delay__parameterized0__180: delay__parameterized0
reg__5496: reg__5496
reg__6075: reg__6075
keep__382: keep__3
L2_up_L1_WEIGHTS_52: L2_up_L1_WEIGHTS_52
case__349: case__27
reg__4414: reg__4414
logic__924: logic__924
reg__667: reg__667
logic__3943: logic__312
delay__parameterized18__96: delay__parameterized18
logic__702: logic__702
keep__773: keep__10
logic__1785: logic__262
xbip_pipe_v3_0_6_viv__parameterized7__79: xbip_pipe_v3_0_6_viv__parameterized7
reg__3117: reg__3117
keep__109: keep__2
reg__5364: reg__5364
logic__4640: logic__193
reg__9505: reg__22
keep__339: keep__12
xbip_pipe_v3_0_6_viv__parameterized15__116: xbip_pipe_v3_0_6_viv__parameterized15
reg__3569: reg__3569
reg__4505: reg__4505
delay__parameterized21__13: delay__parameterized21
delay__parameterized0__395: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized49__26: xbip_pipe_v3_0_6_viv__parameterized49
reg__7017: reg__7017
delay__parameterized6__110: delay__parameterized6
delay__parameterized6__66: delay__parameterized6
delay__parameterized15__5: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized11__207: xbip_pipe_v3_0_6_viv__parameterized11
flt_mult__5: flt_mult
muxpart__548: muxpart__3
reg__3493: reg__3493
delay__parameterized29__5: delay__parameterized29
delay__parameterized15__147: delay__parameterized15
logic__1122: logic__1122
reg__1488: reg__1488
carry_chain__parameterized1__50: carry_chain__parameterized1
reg__2677: reg__2677
delay__parameterized4__33: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized5__32: xbip_pipe_v3_0_6_viv__parameterized5
delay__parameterized36__69: delay__parameterized36
reg__4801: reg__4801
xbip_pipe_v3_0_6_viv__parameterized33__22: xbip_pipe_v3_0_6_viv__parameterized33
delay__parameterized13__1: delay__parameterized13
delay__parameterized0__229: delay__parameterized0
logic__4403: logic__200
datapath__249: datapath__9
datapath__392: datapath__2
datapath__499: datapath__14
reg__207: reg__207
xbip_pipe_v3_0_6_viv__parameterized3__17: xbip_pipe_v3_0_6_viv__parameterized3
logic__1632: logic__1632
case__338: case__27
muxpart__160: muxpart__5
reg__6336: reg__6336
reg__1650: reg__1650
case__725: case__19
delay__parameterized45__1: delay__parameterized45
reg__3181: reg__3181
reg__3621: reg__3621
reg__9783: reg__4
logic__5455: logic__287
muxpart__478: muxpart__3
delay__parameterized30__152: delay__parameterized30
delay__parameterized9__35: delay__parameterized9
logic__1975: logic__13
reg__2497: reg__2497
xbip_pipe_v3_0_6_viv__parameterized3__986: xbip_pipe_v3_0_6_viv__parameterized3
reg__4833: reg__4833
delay__parameterized0__790: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized25__31: xbip_pipe_v3_0_6_viv__parameterized25
logic__2743: logic__57
DNN_up_fadd_32ns_hbi__9: DNN_up_fadd_32ns_hbi
xbip_pipe_v3_0_6_viv__parameterized49__223: xbip_pipe_v3_0_6_viv__parameterized49
keep__114: keep__3
reg__5725: reg__5725
carry_chain__parameterized2__30: carry_chain__parameterized2
xbip_pipe_v3_0_6_viv__parameterized3__64: xbip_pipe_v3_0_6_viv__parameterized3
compare__11: compare
logic__542: logic__542
keep__163: keep__2
logic__5135: logic__168
delay__parameterized36__143: delay__parameterized36
reg__2057: reg__2057
reg__3697: reg__3697
logic__4717: logic__13
xbip_pipe_v3_0_6_viv__parameterized3__172: xbip_pipe_v3_0_6_viv__parameterized3
dsp48e1_wrapper__parameterized2__8: dsp48e1_wrapper__parameterized2
reg__6000: reg__6000
logic__2763: logic__230
flt_div_mant_addsub__parameterized0__2: flt_div_mant_addsub__parameterized0
reg__6030: reg__6030
reg__7781: reg__7781
xbip_pipe_v3_0_6_viv__parameterized11__313: xbip_pipe_v3_0_6_viv__parameterized11
delay__parameterized4__18: delay__parameterized4
keep__25: keep__25
dsp48e1_wrapper__parameterized3__28: dsp48e1_wrapper__parameterized3
xbip_pipe_v3_0_6_viv__parameterized15__15: xbip_pipe_v3_0_6_viv__parameterized15
case__623: case__20
xbip_pipe_v3_0_6_viv__parameterized9__80: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized15__155: xbip_pipe_v3_0_6_viv__parameterized15
compare_eq_im__parameterized0__21: compare_eq_im__parameterized0
reg__8299: reg__8
logic__587: logic__587
reg__365: reg__365
xbip_pipe_v3_0_6_viv__parameterized13__133: xbip_pipe_v3_0_6_viv__parameterized13
reg__7173: reg__7173
reg__9402: reg__27
delay__parameterized4__105: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized15__14: xbip_pipe_v3_0_6_viv__parameterized15
reg__9288: reg__20
reg__9587: reg__4
flt_mult__12: flt_mult
reg__5198: reg__5198
delay__parameterized29__38: delay__parameterized29
logic__2062: logic__250
reg__1781: reg__1781
delay__parameterized15__58: delay__parameterized15
xbip_pipe_v3_0_6_viv__parameterized31__228: xbip_pipe_v3_0_6_viv__parameterized31
delay__parameterized0__657: delay__parameterized0
case__144: case__22
delay__parameterized7__1: delay__parameterized7
keep__149: keep__2
reg__9718: reg__4
case__486: case__7
reg__6130: reg__6130
reg__8576: reg__19
logic__4835: logic__285
xbip_pipe_v3_0_6_viv__parameterized13__77: xbip_pipe_v3_0_6_viv__parameterized13
reg__7951: reg__7951
xbip_pipe_v3_0_6_viv__parameterized55__120: xbip_pipe_v3_0_6_viv__parameterized55
reg__3857: reg__3857
reg__7689: reg__7689
logic__2711: logic__196
flt_mult_exp__9: flt_mult_exp
reg__844: reg__844
reg__2961: reg__2961
reg__9178: reg__24
xbip_pipe_v3_0_6_viv__parameterized29__95: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized33__24: xbip_pipe_v3_0_6_viv__parameterized33
delay__parameterized17__114: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized43__21: xbip_pipe_v3_0_6_viv__parameterized43
datapath__577: datapath__4
logic__3620: logic__335
logic__1025: logic__1025
xbip_pipe_v3_0_6_viv__parameterized68__11: xbip_pipe_v3_0_6_viv__parameterized68
xbip_pipe_v3_0_6_viv__parameterized3__316: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized49__126: xbip_pipe_v3_0_6_viv__parameterized49
reg__598: reg__598
case__1111: case__2
reg__7060: reg__7060
delay__parameterized39__25: delay__parameterized39
case__589: case__5
reg__89: reg__89
reg__3008: reg__3008
delay__parameterized2__28: delay__parameterized2
reg__6731: reg__6731
delay__parameterized36__68: delay__parameterized36
reg__656: reg__656
reg__3787: reg__3787
reg__9213: reg__25
xbip_pipe_v3_0_6_viv__parameterized11__44: xbip_pipe_v3_0_6_viv__parameterized11
logic__4683: logic__191
xbip_pipe_v3_0_6_viv__parameterized53__23: xbip_pipe_v3_0_6_viv__parameterized53
reg__7890: reg__7890
xbip_pipe_v3_0_6_viv__parameterized17__198: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized49__158: xbip_pipe_v3_0_6_viv__parameterized49
reg__6593: reg__6593
special_detect__33: special_detect
reg__6495: reg__6495
logic__3353: logic__394
reg__5788: reg__5788
logic__3507: logic__82
reg__5768: reg__5768
reg__4818: reg__4818
reg__6087: reg__6087
L2_up_L1_WEIGHTS_35_rom: L2_up_L1_WEIGHTS_35_rom
case__654: case__8
reg__5536: reg__5536
delay__parameterized26__4: delay__parameterized26
reg__6574: reg__6574
reg__4204: reg__4204
reg__9403: reg__26
logic__1854: logic__48
datapath__315: datapath__11
xbip_pipe_v3_0_6_viv__parameterized56__4: xbip_pipe_v3_0_6_viv__parameterized56
muxpart__30: muxpart__30
delay__parameterized6__198: delay__parameterized6
delay__parameterized4__22: delay__parameterized4
reg__9273: reg__4
keep__908: keep__9
logic__1944: logic__191
delay__parameterized36__132: delay__parameterized36
reg__8856: reg__4
xbip_pipe_v3_0_6_viv__parameterized15__48: xbip_pipe_v3_0_6_viv__parameterized15
xbip_pipe_v3_0_6_viv__parameterized33__96: xbip_pipe_v3_0_6_viv__parameterized33
reg__8656: reg__4
reg__9930: reg__7750
reg__1663: reg__1663
fix_mult_dsp48e1_sgl__22: fix_mult_dsp48e1_sgl
reg__7780: reg__7780
reg__1526: reg__1526
reg__9198: reg__22
logic__2019: logic__193
logic__2989: logic__377
delay__parameterized30__113: delay__parameterized30
reg__8802: reg__16
logic__1784: logic__263
case__330: case__24
xbip_pipe_v3_0_6_viv__parameterized31__157: xbip_pipe_v3_0_6_viv__parameterized31
reg__3912: reg__3912
xbip_pipe_v3_0_6_viv__parameterized3__636: xbip_pipe_v3_0_6_viv__parameterized3
compare_eq_im__21: compare_eq_im
xbip_pipe_v3_0_6_viv__parameterized11__251: xbip_pipe_v3_0_6_viv__parameterized11
reg__1167: reg__1167
reg__557: reg__557
reg__5587: reg__5587
case__838: case__29
reg__5797: reg__5797
logic__722: logic__722
reg__8501: reg__6
logic__585: logic__585
delay__parameterized7__97: delay__parameterized7
xbip_pipe_v3_0_6_viv__parameterized3__727: xbip_pipe_v3_0_6_viv__parameterized3
special_detect__parameterized0__60: special_detect__parameterized0
reg__5351: reg__5351
xbip_pipe_v3_0_6_viv__parameterized17__31: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized5__20: xbip_pipe_v3_0_6_viv__parameterized5
logic__543: logic__543
delay__parameterized17__89: delay__parameterized17
logic__691: logic__691
case__255: case__1
reg__9282: reg__23
reg__4747: reg__4747
reg__58: reg__58
reg__144: reg__144
keep__354: keep__3
reg__7402: reg__7402
delay__parameterized0__954: delay__parameterized0
delay__parameterized33__27: delay__parameterized33
reg__4942: reg__4942
reg__7891: reg__7891
xbip_pipe_v3_0_6_viv__parameterized3__1187: xbip_pipe_v3_0_6_viv__parameterized3
carry_chain__parameterized1__60: carry_chain__parameterized1
reg__5733: reg__5733
delay__parameterized16__69: delay__parameterized16
reg__2801: reg__2801
datapath__515: datapath__15
reg__4524: reg__4524
logic__708: logic__708
reg__7010: reg__7010
delay__parameterized0__490: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized86__7: xbip_pipe_v3_0_6_viv__parameterized86
reg__6706: reg__6706
keep__272: keep__3
reg__3826: reg__3826
delay__parameterized30__159: delay__parameterized30
datapath__316: datapath__10
xbip_pipe_v3_0_6_viv__parameterized66__4: xbip_pipe_v3_0_6_viv__parameterized66
reg__8240: reg__4
reg__2768: reg__2768
compare_eq_im__parameterized0__24: compare_eq_im__parameterized0
reg__21: reg__21
case__75: case__75
delay__parameterized3__11: delay__parameterized3
reg__9134: reg__27
delay__parameterized5__34: delay__parameterized5
reg__6132: reg__6132
reg__1245: reg__1245
reg__6984: reg__6984
xbip_pipe_v3_0_6_viv__parameterized7__64: xbip_pipe_v3_0_6_viv__parameterized7
delay__parameterized5__108: delay__parameterized5
delay__parameterized0__30: delay__parameterized0
reg__693: reg__693
xbip_pipe_v3_0_6_viv__parameterized3__16: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__287: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized32__33: delay__parameterized32
logic__5120: logic__200
reg__1453: reg__1453
reg__2576: reg__2576
delay__parameterized39__20: delay__parameterized39
reg__1177: reg__1177
case__734: case__21
reg__2744: reg__2744
logic__1697: logic__377
logic__4935: logic__176
logic__3201: logic__209
reg__2268: reg__2268
xbip_pipe_v3_0_6_viv__parameterized3__101: xbip_pipe_v3_0_6_viv__parameterized3
compare_eq_im__18: compare_eq_im
logic__1974: logic__18
xbip_pipe_v3_0_6_viv__parameterized11__267: xbip_pipe_v3_0_6_viv__parameterized11
reg__2448: reg__2448
reg__4090: reg__4090
reg__6714: reg__6714
muxpart__486: muxpart
reg__1667: reg__1667
logic__3366: logic__349
xbip_pipe_v3_0_6_viv__parameterized11__196: xbip_pipe_v3_0_6_viv__parameterized11
keep__557: keep__2
reg__1398: reg__1398
reg__3265: reg__3265
reg__3198: reg__3198
reg__5094: reg__5094
xbip_pipe_v3_0_6_viv__parameterized1__59: xbip_pipe_v3_0_6_viv__parameterized1
reg__4502: reg__4502
reg__479: reg__479
reg__3627: reg__3627
reg__2704: reg__2704
xbip_pipe_v3_0_6_viv__parameterized15__149: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized20__67: delay__parameterized20
delay__parameterized11__31: delay__parameterized11
reg__2877: reg__2877
delay__parameterized6__31: delay__parameterized6
datapath__187: datapath__3
logic__2390: logic__321
reg__8348: reg__7
keep__694: keep__1
L2_up_L1_WEIGHTS_g8j_rom: L2_up_L1_WEIGHTS_g8j_rom
logic__5549: logic__355
logic__458: logic__458
reg__343: reg__343
reg__7664: reg__7664
xbip_pipe_v3_0_6_viv__parameterized3__833: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized45__15: xbip_pipe_v3_0_6_viv__parameterized45
reg__5348: reg__5348
dsp48e1_wrapper__parameterized0__7: dsp48e1_wrapper__parameterized0
logic__5416: logic__398
L3_up_L2_WEIGHTS_47_rom: L3_up_L2_WEIGHTS_47_rom
logic__4861: logic__340
delay__parameterized9__73: delay__parameterized9
delay__parameterized4__91: delay__parameterized4
reg__8211: reg__8211
reg__5209: reg__5209
reg__3668: reg__3668
logic__1656: logic__355
reg__9644: reg__6
reg__6907: reg__6907
delay__parameterized4__15: delay__parameterized4
reg__4310: reg__4310
delay__parameterized20__61: delay__parameterized20
keep__401: keep__2
xbip_pipe_v3_0_6_viv__parameterized3__1065: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized15__49: xbip_pipe_v3_0_6_viv__parameterized15
reg__5816: reg__5816
logic__3870: logic__404
xbip_pipe_v3_0_6_viv__parameterized11__47: xbip_pipe_v3_0_6_viv__parameterized11
reg__7269: reg__7269
logic__582: logic__582
reg__6955: reg__6955
delay__parameterized20__22: delay__parameterized20
logic__2990: logic__374
logic__2395: logic__303
reg__2393: reg__2393
reg__5700: reg__5700
delay__parameterized7__12: delay__parameterized7
logic__4670: logic__205
L3_up_L2_WEIGHTS_22_rom: L3_up_L2_WEIGHTS_22_rom
logic__3965: logic__399
reg__4768: reg__4768
delay__parameterized8__152: delay__parameterized8
reg__6793: reg__6793
reg__2856: reg__2856
case__216: case__2
reg__4435: reg__4435
delay__parameterized5__197: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized17__82: xbip_pipe_v3_0_6_viv__parameterized17
reg__8939: reg__6
delay__parameterized38__33: delay__parameterized38
logic__3130: logic__204
delay__parameterized33__72: delay__parameterized33
case__357: case__19
reg__4642: reg__4642
delay__parameterized17__100: delay__parameterized17
reg__6773: reg__6773
keep__737: keep__2
reg__253: reg__253
reg__4397: reg__4397
reg__1565: reg__1565
reg__9136: reg__25
xbip_pipe_v3_0_6_viv__parameterized68__1: xbip_pipe_v3_0_6_viv__parameterized68
reg__7024: reg__7024
xbip_pipe_v3_0_6_viv__parameterized3__884: xbip_pipe_v3_0_6_viv__parameterized3
logic__2523: logic__359
flt_mult__3: flt_mult
xbip_pipe_v3_0_6_viv__parameterized33__9: xbip_pipe_v3_0_6_viv__parameterized33
case__28: case__28
floating_point_v7_1_8: floating_point_v7_1_8
delay__parameterized15__71: delay__parameterized15
logic__1757: logic__335
logic__5309: logic__210
datapath__258: datapath
reg__4433: reg__4433
datapath__89: datapath__16
logic__5546: logic__367
keep__772: keep__11
reg__90: reg__90
muxpart__238: muxpart__9
xbip_pipe_v3_0_6_viv__parameterized33__40: xbip_pipe_v3_0_6_viv__parameterized33
flt_mult_exp__5: flt_mult_exp
carry_chain__18: carry_chain
keep__348: keep__7
keep__725: keep__6
reg__2760: reg__2760
xbip_pipe_v3_0_6_viv__parameterized1__32: xbip_pipe_v3_0_6_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized33__53: xbip_pipe_v3_0_6_viv__parameterized33
case__714: case__19
case__839: case__28
xbip_pipe_v3_0_6_viv__parameterized47__8: xbip_pipe_v3_0_6_viv__parameterized47
reg__4810: reg__4810
logic__2458: logic__270
reg__2956: reg__2956
reg__129: reg__129
xbip_pipe_v3_0_6_viv__parameterized3__408: xbip_pipe_v3_0_6_viv__parameterized3
L3_up_L2_WEIGHTS_8_rom: L3_up_L2_WEIGHTS_8_rom
reg__8114: reg__8114
delay__parameterized0__643: delay__parameterized0
logic__1582: logic__1582
reg__5475: reg__5475
reg__3359: reg__3359
reg__1218: reg__1218
reg__1979: reg__1979
reg__2407: reg__2407
datapath__252: datapath__6
delay__parameterized7__42: delay__parameterized7
logic__5084: logic__22
delay__parameterized11__24: delay__parameterized11
case__114: case__114
logic__3625: logic__308
delay__parameterized0__283: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized55__34: xbip_pipe_v3_0_6_viv__parameterized55
reg__6747: reg__6747
logic__2162: logic__202
reg__1721: reg__1721
reg__2810: reg__2810
logic__2830: logic__255
delay__parameterized0__499: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized49__170: xbip_pipe_v3_0_6_viv__parameterized49
logic__720: logic__720
reg__7859: reg__7859
delay__parameterized16__26: delay__parameterized16
xbip_pipe_v3_0_6_viv__parameterized3__269: xbip_pipe_v3_0_6_viv__parameterized3
keep__74: keep__7
datapath__366: datapath__11
xbip_pipe_v3_0_6_viv__parameterized68__16: xbip_pipe_v3_0_6_viv__parameterized68
datapath__466: datapath__13
logic__3785: logic__57
case__93: case__93
reg__7701: reg__7701
keep__383: keep__2
case__576: case__18
keep__779: keep__2
xbip_pipe_v3_0_6_viv__parameterized3__826: xbip_pipe_v3_0_6_viv__parameterized3
reg__6398: reg__6398
delay__parameterized32__17: delay__parameterized32
delay__parameterized0__582: delay__parameterized0
reg__2869: reg__2869
logic__1812: logic__204
delay__parameterized0__236: delay__parameterized0
reg__4498: reg__4498
reg__1876: reg__1876
reg__9734: reg
delay__parameterized9__189: delay__parameterized9
reg__7027: reg__7027
reg__6711: reg__6711
reg__4979: reg__4979
case__250: case__6
logic__4218: logic__48
reg__7843: reg__7843
delay__parameterized29__14: delay__parameterized29
reg__4704: reg__4704
delay__parameterized36__87: delay__parameterized36
reg__9693: reg__11
floating_point_v7_1_8__1: floating_point_v7_1_8
reg__5610: reg__5610
delay__parameterized60: delay__parameterized60
xbip_pipe_v3_0_6_viv__parameterized11__104: xbip_pipe_v3_0_6_viv__parameterized11
reg__7200: reg__7200
reg__1108: reg__1108
logic__3976: logic__367
xbip_pipe_v3_0_6_viv__parameterized3__620: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized13__12: xbip_pipe_v3_0_6_viv__parameterized13
L2_up_L1_WEIGHTS: L2_up_L1_WEIGHTS
delay__parameterized34__25: delay__parameterized34
reg__1540: reg__1540
dsp48e1_wrapper__parameterized1__20: dsp48e1_wrapper__parameterized1
reg__8927: reg__30
reg__5441: reg__5441
reg__176: reg__176
reg__1269: reg__1269
reg__1613: reg__1613
xbip_pipe_v3_0_6_viv__parameterized9__59: xbip_pipe_v3_0_6_viv__parameterized9
logic__4649: logic__250
xbip_pipe_v3_0_6_viv__parameterized39__5: xbip_pipe_v3_0_6_viv__parameterized39
logic__3875: logic__388
delay__parameterized6__36: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized3__1190: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized5__141: delay__parameterized5
xbip_pipe_v3_0_6_viv__parameterized9__135: xbip_pipe_v3_0_6_viv__parameterized9
logic__4942: logic__250
reg__3321: reg__3321
keep__212: keep__3
delay__parameterized6__58: delay__parameterized6
DNN_up_fadd_32ns_hbi__11: DNN_up_fadd_32ns_hbi
delay__parameterized5__124: delay__parameterized5
reg__4631: reg__4631
xbip_pipe_v3_0_6_viv__parameterized7__50: xbip_pipe_v3_0_6_viv__parameterized7
reg__1393: reg__1393
keep__91: keep__12
xbip_pipe_v3_0_6_viv__parameterized11__256: xbip_pipe_v3_0_6_viv__parameterized11
logic__5331: logic__176
logic__4214: logic__76
reg__7180: reg__7180
xbip_pipe_v3_0_6_viv__parameterized11__252: xbip_pipe_v3_0_6_viv__parameterized11
logic__4258: logic__303
L3_up_L2_WEIGHTS_36_rom: L3_up_L2_WEIGHTS_36_rom
delay__parameterized0__310: delay__parameterized0
delay__parameterized6__70: delay__parameterized6
xbip_pipe_v3_0_6_viv__parameterized11__29: xbip_pipe_v3_0_6_viv__parameterized11
reg__8151: reg__8151
delay__parameterized0__65: delay__parameterized0
xbip_pipe_v3_0_6_viv__parameterized49__18: xbip_pipe_v3_0_6_viv__parameterized49
delay__parameterized0__632: delay__parameterized0
logic__2001: logic__211
xbip_pipe_v3_0_6_viv__parameterized1__72: xbip_pipe_v3_0_6_viv__parameterized1
case__438: case__6
reg__9404: reg__25
delay__parameterized24__11: delay__parameterized24
reg__472: reg__472
muxpart__32: muxpart__32
delay__parameterized36__141: delay__parameterized36
delay__parameterized0__555: delay__parameterized0
keep__909: keep__8
datapath__230: datapath__11
xbip_pipe_v3_0_6_viv__parameterized1__75: xbip_pipe_v3_0_6_viv__parameterized1
logic__5506: logic__158
xbip_pipe_v3_0_6_viv__parameterized62__16: xbip_pipe_v3_0_6_viv__parameterized62
reg__6686: reg__6686
keep__988: keep__17
delay__parameterized23__18: delay__parameterized23
reg__2010: reg__2010
reg__7946: reg__7946
reg__9547: reg__6
reg__8577: reg__18
logic__4834: logic__287
delay__parameterized0__137: delay__parameterized0
delay__parameterized16__23: delay__parameterized16
reg__6164: reg__6164
muxpart__319: muxpart__10
muxpart__44: muxpart__44
reg__756: reg__756
keep__527: keep__2
reg__7007: reg__7007
compare_eq_im__parameterized1__53: compare_eq_im__parameterized1
xbip_pipe_v3_0_6_viv__parameterized3__436: xbip_pipe_v3_0_6_viv__parameterized3
muxpart__395: muxpart__6
datapath__574: datapath__7
reg__6362: reg__6362
case__1: case__1
xbip_pipe_v3_0_6_viv__parameterized3__877: xbip_pipe_v3_0_6_viv__parameterized3
logic__2165: logic__199
reg__5321: reg__5321
reg__6503: reg__6503
xbip_pipe_v3_0_6_viv__parameterized72__4: xbip_pipe_v3_0_6_viv__parameterized72
xbip_pipe_v3_0_6_viv__parameterized47__47: xbip_pipe_v3_0_6_viv__parameterized47
reg__7399: reg__7399
delay__parameterized48__13: delay__parameterized48
delay__parameterized30__229: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized3__961: xbip_pipe_v3_0_6_viv__parameterized3
keep__736: keep__3
delay__parameterized16__66: delay__parameterized16
DNN_up_fadd_32ns_hbi__22: DNN_up_fadd_32ns_hbi
reg__1205: reg__1205
logic__1356: logic__1356
reg__1607: reg__1607
case__124: case__124
delay__parameterized11__8: delay__parameterized11
delay__parameterized16__94: delay__parameterized16
reg__9067: reg__6
reg__1804: reg__1804
logic__2432: logic__349
reg__6582: reg__6582
logic__4083: logic__321
logic__4217: logic__56
keep__914: keep__5
reg__8875: reg__7
delay__parameterized30__7: delay__parameterized30
reg__6188: reg__6188
reg__8934: reg__23
reg__5306: reg__5306
reg__8784: reg__21
case__890: case__15
dsp48e1_wrapper__32: dsp48e1_wrapper
case__992: case__3
reg__3185: reg__3185
delay__parameterized8__135: delay__parameterized8
xbip_pipe_v3_0_6_viv__parameterized11__189: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized3__294: xbip_pipe_v3_0_6_viv__parameterized3
reg__9029: reg__2
flt_mult_exp__7: flt_mult_exp
delay__parameterized30__13: delay__parameterized30
reg__6105: reg__6105
datapath__41: datapath__41
logic__3872: logic__398
reg__5045: reg__5045
reg__7282: reg__7282
reg__7084: reg__7084
case__485: case__8
xbip_pipe_v3_0_6_viv__parameterized11__287: xbip_pipe_v3_0_6_viv__parameterized11
reg__5936: reg__5936
logic__1646: logic__388
reg__263: reg__263
reg__8456: reg__11
logic__597: logic__597
reg__6853: reg__6853
reg__6402: reg__6402
L2_up_L1_WEIGHTS_84_rom: L2_up_L1_WEIGHTS_84_rom
logic__3628: logic__303
xbip_pipe_v3_0_6_viv__parameterized3__405: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized5__3: delay__parameterized5
reg__4485: reg__4485
keep__268: keep__7
reg__5968: reg__5968
xbip_pipe_v3_0_6_viv__parameterized1__33: xbip_pipe_v3_0_6_viv__parameterized1
logic__3974: logic__374
xbip_pipe_v3_0_6_viv__parameterized62__4: xbip_pipe_v3_0_6_viv__parameterized62
logic__3500: logic__128
logic__1945: logic__176
xbip_pipe_v3_0_6_viv__parameterized55__103: xbip_pipe_v3_0_6_viv__parameterized55
logic__742: logic__742
reg__9467: reg__6
delay__parameterized36__136: delay__parameterized36
logic__3414: logic__340
logic__4647: logic__252
xbip_pipe_v3_0_6_viv__parameterized3__836: xbip_pipe_v3_0_6_viv__parameterized3
reg__2941: reg__2941
reg__7916: reg__7916
reg__6861: reg__6861
xbip_pipe_v3_0_6_viv__parameterized29__105: xbip_pipe_v3_0_6_viv__parameterized29
delay__parameterized18__13: delay__parameterized18
L2_up_L1_WEIGHTS_38_rom: L2_up_L1_WEIGHTS_38_rom
reg__4122: reg__4122
delay__parameterized5__85: delay__parameterized5
reg__4693: reg__4693
xbip_pipe_v3_0_6_viv__parameterized33__93: xbip_pipe_v3_0_6_viv__parameterized33
reg__773: reg__773
reg__4410: reg__4410
reg__564: reg__564
reg__3284: reg__3284
xbip_pipe_v3_0_6_viv__parameterized17__39: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized15__99: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized0__292: delay__parameterized0
reg__2603: reg__2603
reg__2945: reg__2945
xbip_pipe_v3_0_6_viv__9: xbip_pipe_v3_0_6_viv
keep__327: keep
reg__9781: reg__10
logic__5430: logic__352
dsp48e1_wrapper__parameterized0__25: dsp48e1_wrapper__parameterized0
xbip_pipe_v3_0_6_viv__parameterized49__152: xbip_pipe_v3_0_6_viv__parameterized49
logic__5267: logic__312
delay__parameterized19__6: delay__parameterized19
dsp48e1_wrapper__parameterized1__1: dsp48e1_wrapper__parameterized1
case__601: case__12
case__142: case__24
delay__parameterized7__109: delay__parameterized7
flt_add_dsp__20: flt_add_dsp
keep__367: keep__2
keep__185: keep__2
case__148: case__29
delay__parameterized5__21: delay__parameterized5
reg__3797: reg__3797
delay__parameterized33__60: delay__parameterized33
logic__2867: logic__191
reg__9337: reg__16
logic__2464: logic__398
delay__parameterized0__944: delay__parameterized0
delay__parameterized11__35: delay__parameterized11
reg__717: reg__717
reg__2145: reg__2145
delay__parameterized3__1: delay__parameterized3
reg__8975: reg__8
reg__9212: reg__26
reg__1371: reg__1371
reg__9765: reg__21
delay__parameterized33__92: delay__parameterized33
logic__4018: logic__384
reg__7284: reg__7284
reg__9446: reg__17
reg__3333: reg__3333
keep__90: keep__13
reg__4653: reg__4653
delay__parameterized5__20: delay__parameterized5
reg__1585: reg__1585
reg__2987: reg__2987
keep__526: keep__3
case__994: case__1
reg__8310: reg__14
reg__7364: reg__7364
reg__5433: reg__5433
case__735: case__20
logic__4256: logic__307
logic__3202: logic__208
xbip_pipe_v3_0_6_viv__parameterized3__834: xbip_pipe_v3_0_6_viv__parameterized3
case__218: case
L2_up_L1_WEIGHTS_95_rom: L2_up_L1_WEIGHTS_95_rom
case__312: case__1
delay__parameterized5__50: delay__parameterized5
logic__3173: logic__25
reg__6329: reg__6329
keep__255: keep
logic__5339: logic__143
logic__3453: logic__244
reg__4968: reg__4968
xbip_pipe_v3_0_6_viv__parameterized3__621: xbip_pipe_v3_0_6_viv__parameterized3
reg__4277: reg__4277
keep__664: keep__7
logic__1902: logic__267
delay__parameterized4__27: delay__parameterized4
xbip_pipe_v3_0_6_viv__parameterized9__174: xbip_pipe_v3_0_6_viv__parameterized9
reg__5262: reg__5262
xbip_pipe_v3_0_6_viv__parameterized11__11: xbip_pipe_v3_0_6_viv__parameterized11
xbip_pipe_v3_0_6_viv__parameterized47__68: xbip_pipe_v3_0_6_viv__parameterized47
logic__4232: logic__394
xbip_pipe_v3_0_6_viv__parameterized72__21: xbip_pipe_v3_0_6_viv__parameterized72
delay__parameterized33__8: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized3__684: xbip_pipe_v3_0_6_viv__parameterized3
datapath__391: datapath__3
delay__parameterized9__126: delay__parameterized9
keep__730: keep__3
special_detect__parameterized0__46: special_detect__parameterized0
delay__parameterized8__121: delay__parameterized8
delay__parameterized15__135: delay__parameterized15
muxpart__146: muxpart__8
xbip_pipe_v3_0_6_viv__parameterized55__57: xbip_pipe_v3_0_6_viv__parameterized55
delay__parameterized0__40: delay__parameterized0
reg__1102: reg__1102
reg__3598: reg__3598
delay__parameterized0__962: delay__parameterized0
logic__3719: logic__256
xbip_pipe_v3_0_6_viv__8: xbip_pipe_v3_0_6_viv
reg__372: reg__372
reg__323: reg__323
xbip_pipe_v3_0_6_viv__parameterized17__175: xbip_pipe_v3_0_6_viv__parameterized17
reg__1554: reg__1554
reg__1737: reg__1737
reg__4578: reg__4578
xbip_pipe_v3_0_6_viv__parameterized17__30: xbip_pipe_v3_0_6_viv__parameterized17
logic__1125: logic__1125
reg__9703: reg__3
case__658: case__4
xbip_pipe_v3_0_6_viv__parameterized17__136: xbip_pipe_v3_0_6_viv__parameterized17
keep__148: keep__3
datapath__266: datapath__9
carry_chain__parameterized3__63: carry_chain__parameterized3
keep__900: keep__13
delay__parameterized12__27: delay__parameterized12
flt_dec_op_lat__10: flt_dec_op_lat
reg__8349: reg__21
delay__parameterized39__8: delay__parameterized39
reg__3883: reg__3883
xbip_pipe_v3_0_6_viv__parameterized41__34: xbip_pipe_v3_0_6_viv__parameterized41
reg__7274: reg__7274
reg__2012: reg__2012
reg__3607: reg__3607
keep__291: keep
datapath__580: datapath__1
reg__5035: reg__5035
reg__6019: reg__6019
reg__5438: reg__5438
reg__8327: reg__6
reg__2324: reg__2324
reg__5861: reg__5861
xbip_pipe_v3_0_6_viv__parameterized9__202: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized9__125: xbip_pipe_v3_0_6_viv__parameterized9
reg__3141: reg__3141
logic__3996: logic__301
delay__parameterized20__7: delay__parameterized20
compare_gt__2: compare_gt
fix_mult__12: fix_mult
reg__5528: reg__5528
reg__8676: reg__4
delay__parameterized0__943: delay__parameterized0
delay__parameterized0__838: delay__parameterized0
case__885: case__1
xbip_pipe_v3_0_6_viv__parameterized47__21: xbip_pipe_v3_0_6_viv__parameterized47
xbip_pipe_v3_0_6_viv__parameterized70__21: xbip_pipe_v3_0_6_viv__parameterized70
delay__parameterized33__59: delay__parameterized33
reg__4444: reg__4444
special_detect__46: special_detect
xbip_pipe_v3_0_6_viv__parameterized3__720: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized35__55: xbip_pipe_v3_0_6_viv__parameterized35
reg__2504: reg__2504
reg__7561: reg__7561
xbip_pipe_v3_0_6_viv__parameterized15__36: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized0__142: delay__parameterized0
reg__985: reg__985
delay__parameterized8__8: delay__parameterized8
case__1091: case__24
muxpart__141: muxpart__6
reg__7502: reg__7502
delay__parameterized33__89: delay__parameterized33
logic__3960: logic__270
compare_eq_im__parameterized1__3: compare_eq_im__parameterized1
reg__4807: reg__4807
xbip_pipe_v3_0_6_viv__parameterized3__241: xbip_pipe_v3_0_6_viv__parameterized3
reg__6358: reg__6358
logic__5264: logic__327
reg__230: reg__230
reg__377: reg__377
carry_chain__4: carry_chain
reg__1898: reg__1898
carry_chain__parameterized3__21: carry_chain__parameterized3
reg__2137: reg__2137
reg__3552: reg__3552
reg__8947: reg__28
reg__8226: reg__8226
xbip_pipe_v3_0_6_viv__parameterized60__16: xbip_pipe_v3_0_6_viv__parameterized60
logic__3105: logic__255
datapath__40: datapath__40
reg__4313: reg__4313
logic__3922: logic__388
delay__parameterized5__112: delay__parameterized5
reg__57: reg__57
reg__7108: reg__7108
xbip_pipe_v3_0_6_viv__parameterized3__374: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized0__705: delay__parameterized0
special_detect__parameterized0__31: special_detect__parameterized0
xbip_pipe_v3_0_6_viv__parameterized9__138: xbip_pipe_v3_0_6_viv__parameterized9
logic__5626: logic__176
reg__1739: reg__1739
datapath__519: datapath__11
logic__3713: logic
logic__3529: logic__244
logic__5164: logic__287
delay__parameterized17__39: delay__parameterized17
xbip_pipe_v3_0_6_viv__parameterized55__16: xbip_pipe_v3_0_6_viv__parameterized55
delay__parameterized18__88: delay__parameterized18
reg__5716: reg__5716
delay__parameterized9__187: delay__parameterized9
delay__parameterized30__97: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized29__46: xbip_pipe_v3_0_6_viv__parameterized29
muxpart__283: muxpart
reg__4545: reg__4545
logic__4960: logic__208
case__180: case__8
datapath__614: datapath__1
case__561: case__22
reg__6782: reg__6782
datapath__257: datapath__1
xbip_pipe_v3_0_6_viv__parameterized3__688: xbip_pipe_v3_0_6_viv__parameterized3
datapath__188: datapath__2
reg__3741: reg__3741
xbip_pipe_v3_0_6_viv__parameterized21__65: xbip_pipe_v3_0_6_viv__parameterized21
reg__1381: reg__1381
delay__parameterized33__103: delay__parameterized33
delay__parameterized16__62: delay__parameterized16
logic__851: logic__851
logic__3634: logic__289
reg__2872: reg__2872
xbip_pipe_v3_0_6_viv__parameterized3__94: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized61: delay__parameterized61
delay__parameterized23__47: delay__parameterized23
muxpart__535: muxpart
logic__4526: logic__398
fix_mult_dsp48e1_sgl__21: fix_mult_dsp48e1_sgl
reg__3685: reg__3685
xbip_pipe_v3_0_6_viv__parameterized13__78: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized8__164: delay__parameterized8
reg__8051: reg__8051
reg__5539: reg__5539
reg__4488: reg__4488
reg__814: reg__814
floating_point_v7_1_8_viv__parameterized1: floating_point_v7_1_8_viv__parameterized1
xbip_pipe_v3_0_6_viv__parameterized15__62: xbip_pipe_v3_0_6_viv__parameterized15
delay__parameterized23__32: delay__parameterized23
reg__8439: reg__6
reg__3959: reg__3959
delay__parameterized0__532: delay__parameterized0
reg__5853: reg__5853
delay__parameterized20__95: delay__parameterized20
logic__2493: logic__302
logic__4406: logic__197
delay__parameterized8__12: delay__parameterized8
logic__1419: logic__1419
keep__886: keep__1
reg__6234: reg__6234
logic__2685: logic__236
delay__parameterized15__146: delay__parameterized15
logic__640: logic__640
compare_eq_im__parameterized1__52: compare_eq_im__parameterized1
reg__4417: reg__4417
reg__7665: reg__7665
reg__8814: reg__8
reg__3238: reg__3238
reg__4116: reg__4116
delay__parameterized17__57: delay__parameterized17
reg__6088: reg__6088
reg__1033: reg__1033
xbip_pipe_v3_0_6_viv__parameterized3__1267: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized7__90: delay__parameterized7
reg__8630: reg__1
reg__2400: reg__2400
reg__8693: reg__17
reg__4134: reg__4134
delay__parameterized0__22: delay__parameterized0
reg__8384: reg__6
reg__9399: reg__30
L2_up_L1_BIAS: L2_up_L1_BIAS
reg__3444: reg__3444
keep__560: keep__9
keep__882: keep__3
delay__parameterized17__10: delay__parameterized17
special_detect__parameterized0__50: special_detect__parameterized0
reg__3786: reg__3786
delay__parameterized18__72: delay__parameterized18
xbip_pipe_v3_0_6_viv__parameterized49__91: xbip_pipe_v3_0_6_viv__parameterized49
reg__2822: reg__2822
carry_chain__parameterized0__17: carry_chain__parameterized0
reg__7877: reg__7877
case__722: case__22
xbip_pipe_v3_0_6_viv__parameterized49__167: xbip_pipe_v3_0_6_viv__parameterized49
reg__9548: reg__6
reg__7610: reg__7610
delay__parameterized36__42: delay__parameterized36
reg__3105: reg__3105
logic__4103: logic__264
reg__9589: reg__3
L2_up_L1_WEIGHTS_8: L2_up_L1_WEIGHTS_8
reg__2128: reg__2128
delay__parameterized27__38: delay__parameterized27
reg__7229: reg__7229
case__681: case
logic__2431: logic__352
logic__4957: logic__211
L2_up_L1_WEIGHTS_46_rom: L2_up_L1_WEIGHTS_46_rom
xbip_pipe_v3_0_6_viv__parameterized49__208: xbip_pipe_v3_0_6_viv__parameterized49
flt_div_mant_addsub__7: flt_div_mant_addsub
reg__6045: reg__6045
reg__6630: reg__6630
floating_point_v7_1_8_viv__parameterized1__8: floating_point_v7_1_8_viv__parameterized1
reg__1519: reg__1519
reg__976: reg__976
xbip_pipe_v3_0_6_viv__parameterized31__130: xbip_pipe_v3_0_6_viv__parameterized31
logic__3577: logic__100
xbip_pipe_v3_0_6_viv__parameterized43__6: xbip_pipe_v3_0_6_viv__parameterized43
logic__3997: logic__298
reg__556: reg__556
reg__5477: reg__5477
xbip_pipe_v3_0_6_viv__parameterized33__91: xbip_pipe_v3_0_6_viv__parameterized33
muxpart__97: muxpart__97
xbip_pipe_v3_0_6_viv__parameterized7__135: xbip_pipe_v3_0_6_viv__parameterized7
reg__2794: reg__2794
logic__2506: logic__267
reg__1097: reg__1097
reg__6908: reg__6908
delay__parameterized17__34: delay__parameterized17
keep__971: keep__16
reg__1985: reg__1985
delay__parameterized42__19: delay__parameterized42
logic__3956: logic__285
datapath__613: datapath__2
xbip_pipe_v3_0_6_viv__parameterized9__183: xbip_pipe_v3_0_6_viv__parameterized9
case__276: case__18
keep__901: keep__12
reg__1317: reg__1317
case__469: case__24
delay__parameterized6__168: delay__parameterized6
logic__3161: logic__91
reg__626: reg__626
delay__parameterized20__84: delay__parameterized20
xbip_pipe_v3_0_6_viv__parameterized3__1096: xbip_pipe_v3_0_6_viv__parameterized3
delay__parameterized4__121: delay__parameterized4
delay__parameterized0__568: delay__parameterized0
reg__5583: reg__5583
xbip_pipe_v3_0_6_viv__parameterized17__200: xbip_pipe_v3_0_6_viv__parameterized17
carry_chain__parameterized3__59: carry_chain__parameterized3
reg__109: reg__109
logic__3632: logic__291
dsp48e1_wrapper__parameterized3: dsp48e1_wrapper__parameterized3
delay__parameterized30__209: delay__parameterized30
xbip_pipe_v3_0_6_viv__parameterized29__154: xbip_pipe_v3_0_6_viv__parameterized29
xbip_pipe_v3_0_6_viv__parameterized3__947: xbip_pipe_v3_0_6_viv__parameterized3
reg__1974: reg__1974
case__311: case__2
carry_chain__parameterized1__21: carry_chain__parameterized1
xbip_pipe_v3_0_6_viv__parameterized13__94: xbip_pipe_v3_0_6_viv__parameterized13
delay__parameterized18__16: delay__parameterized18
logic__5576: logic__264
case__807: case__11
reg__5362: reg__5362
reg__459: reg__459
logic__5158: logic__48
reg__2589: reg__2589
reg__8178: reg__8178
reg__9398: reg__31
delay__parameterized33__84: delay__parameterized33
xbip_pipe_v3_0_6_viv__parameterized17__14: xbip_pipe_v3_0_6_viv__parameterized17
xbip_pipe_v3_0_6_viv__parameterized9__76: xbip_pipe_v3_0_6_viv__parameterized9
reg__128: reg__128
logic__4866: logic__327
logic__5515: logic__94
xbip_pipe_v3_0_6_viv__parameterized31__141: xbip_pipe_v3_0_6_viv__parameterized31
xbip_pipe_v3_0_6_viv__parameterized49__163: xbip_pipe_v3_0_6_viv__parameterized49
reg__3502: reg__3502
reg__1724: reg__1724
logic__1583: logic__1583
logic__291: logic__291
delay__parameterized27__62: delay__parameterized27
reg__7508: reg__7508
delay__parameterized15__6: delay__parameterized15
delay__parameterized52__6: delay__parameterized52
reg__4870: reg__4870
carry_chain__parameterized6: carry_chain__parameterized6
L2_up_L1_WEIGHTS_53: L2_up_L1_WEIGHTS_53
delay__parameterized6__76: delay__parameterized6
delay__parameterized0__734: delay__parameterized0
delay__parameterized18__151: delay__parameterized18
logic__4340: logic__340
muxpart__392: muxpart__7
xbip_pipe_v3_0_6_viv__parameterized3__776: xbip_pipe_v3_0_6_viv__parameterized3
reg__9055: reg__12
reg__7993: reg__7993
xbip_pipe_v3_0_6_viv__parameterized3__1077: xbip_pipe_v3_0_6_viv__parameterized3
xbip_pipe_v3_0_6_viv__parameterized3__508: xbip_pipe_v3_0_6_viv__parameterized3
logic__637: logic__637
xbip_pipe_v3_0_6_viv__parameterized13__79: xbip_pipe_v3_0_6_viv__parameterized13
DNN_up_fadd_32ns_hbi__4: DNN_up_fadd_32ns_hbi
logic__5651: logic__56
fix_mult_dsp48e1_sgl__26: fix_mult_dsp48e1_sgl
xbip_pipe_v3_0_6_viv__parameterized17__44: xbip_pipe_v3_0_6_viv__parameterized17
logic__2269: logic__85
reg__5168: reg__5168
reg__9847: reg__3
muxpart__321: muxpart__8
logic__3631: logic__298
reg__6496: reg__6496
logic__4730: logic__244
logic__648: logic__648
delay__parameterized30__114: delay__parameterized30
logic__2002: logic__210
dsp48e1_wrapper__parameterized1__11: dsp48e1_wrapper__parameterized1
reg__7415: reg__7415
reg__1350: reg__1350
xbip_pipe_v3_0_6_viv__parameterized17__174: xbip_pipe_v3_0_6_viv__parameterized17
reg__7031: reg__7031
delay__parameterized30__194: delay__parameterized30
reg__9663: reg__12
delay__parameterized42__22: delay__parameterized42
DNN_up_fmul_32ns_ibs__12: DNN_up_fmul_32ns_ibs
reg__8227: reg__8227
xbip_pipe_v3_0_6_viv__parameterized58__16: xbip_pipe_v3_0_6_viv__parameterized58
delay__parameterized15__88: delay__parameterized15
reg__3224: reg__3224
reg__5095: reg__5095
reg__1352: reg__1352
logic__3143: logic__176
fix_mult_dsp48e1_sgl__14: fix_mult_dsp48e1_sgl
muxpart__181: muxpart__3
delay__parameterized17__86: delay__parameterized17
logic__4691: logic__163
muxpart__254: muxpart__3
reg__771: reg__771
reg__1677: reg__1677
reg__8201: reg__8201
xbip_pipe_v3_0_6_viv__parameterized11__257: xbip_pipe_v3_0_6_viv__parameterized11
reg__3833: reg__3833
logic__1976: logic
reg__2237: reg__2237
align_add_dsp48e1_sgl__15: align_add_dsp48e1_sgl
reg__231: reg__231
logic__3098: logic__22
delay__parameterized43__24: delay__parameterized43
xbip_pipe_v3_0_6_viv__parameterized82__7: xbip_pipe_v3_0_6_viv__parameterized82
logic__4523: logic__408
logic__4504: logic__97
reg__8413: reg__3
case__1065: case__20
xbip_pipe_v3_0_6_viv__parameterized49__150: xbip_pipe_v3_0_6_viv__parameterized49
dsp48e1_wrapper__parameterized3__12: dsp48e1_wrapper__parameterized3
delay__parameterized0__843: delay__parameterized0
delay__parameterized4__149: delay__parameterized4
reg__1431: reg__1431
delay__parameterized6__133: delay__parameterized6
reg__2850: reg__2850
reg__8541: reg__19
reg__579: reg__579
logic__5514: logic__97
logic__2420: logic__388
reg__3380: reg__3380
xbip_pipe_v3_0_6_viv__parameterized41__67: xbip_pipe_v3_0_6_viv__parameterized41
logic__1327: logic__1327
xbip_pipe_v3_0_6_viv__parameterized9__193: xbip_pipe_v3_0_6_viv__parameterized9
xbip_pipe_v3_0_6_viv__parameterized7__165: xbip_pipe_v3_0_6_viv__parameterized7
xbip_pipe_v3_0_6_viv__parameterized13__84: xbip_pipe_v3_0_6_viv__parameterized13
muxpart__323: muxpart__6
xbip_pipe_v3_0_6_viv__parameterized11__194: xbip_pipe_v3_0_6_viv__parameterized11
