{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575998467286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575998467294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 10:21:07 2019 " "Processing started: Tue Dec 10 10:21:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575998467294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998467294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10Nano_System -c DE10Nano_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10Nano_System -c DE10Nano_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998467294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575998472874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575998472874 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998486899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:33 Progress: Loading EELE467_FinalProject/soc_system.qsys " "2019.12.10.10:21:33 Progress: Loading EELE467_FinalProject/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998493851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:35 Progress: Reading input file " "2019.12.10.10:21:35 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998495329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:35 Progress: Adding PLL_using_AD1939_MCLK \[altera_pll 18.1\] " "2019.12.10.10:21:35 Progress: Adding PLL_using_AD1939_MCLK \[altera_pll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998495485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:37 Progress: Parameterizing module PLL_using_AD1939_MCLK " "2019.12.10.10:21:37 Progress: Parameterizing module PLL_using_AD1939_MCLK" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998497374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:37 Progress: Adding SystemID \[altera_avalon_sysid_qsys 18.1\] " "2019.12.10.10:21:37 Progress: Adding SystemID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998497414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:38 Progress: Parameterizing module SystemID " "2019.12.10.10:21:38 Progress: Parameterizing module SystemID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998498009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:38 Progress: Adding clk_AD1939_ABCLK \[clock_source 18.1\] " "2019.12.10.10:21:38 Progress: Adding clk_AD1939_ABCLK \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998498009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:38 Progress: Parameterizing module clk_AD1939_ABCLK " "2019.12.10.10:21:38 Progress: Parameterizing module clk_AD1939_ABCLK" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998498183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:38 Progress: Adding clk_AD1939_ALRCLK \[clock_source 18.1\] " "2019.12.10.10:21:38 Progress: Adding clk_AD1939_ALRCLK \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998498183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:38 Progress: Parameterizing module clk_AD1939_ALRCLK " "2019.12.10.10:21:38 Progress: Parameterizing module clk_AD1939_ALRCLK" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998498187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:38 Progress: Adding clk_hps \[clock_source 18.1\] " "2019.12.10.10:21:38 Progress: Adding clk_hps \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998498187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:38 Progress: Parameterizing module clk_hps " "2019.12.10.10:21:38 Progress: Parameterizing module clk_hps" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998498187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:38 Progress: Adding hps \[altera_hps 18.1\] " "2019.12.10.10:21:38 Progress: Adding hps \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998498187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:40 Progress: Parameterizing module hps " "2019.12.10.10:21:40 Progress: Parameterizing module hps" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998500009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:40 Progress: Adding jtag_mm1 \[altera_jtag_avalon_master 18.1\] " "2019.12.10.10:21:40 Progress: Adding jtag_mm1 \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998500021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:40 Progress: Parameterizing module jtag_mm1 " "2019.12.10.10:21:40 Progress: Parameterizing module jtag_mm1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998500029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:40 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2019.12.10.10:21:40 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998500037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:40 Progress: Parameterizing module jtag_uart " "2019.12.10.10:21:40 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998500053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:40 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2019.12.10.10:21:40 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998500053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:40 Progress: Parameterizing module onchip_memory " "2019.12.10.10:21:40 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998500069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:40 Progress: Adding top_alu_0 \[top_alu 1.0\] " "2019.12.10.10:21:40 Progress: Adding top_alu_0 \[top_alu 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998500073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:40 Progress: Parameterizing module top_alu_0 " "2019.12.10.10:21:40 Progress: Parameterizing module top_alu_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998500109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:40 Progress: Building connections " "2019.12.10.10:21:40 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998500109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:40 Progress: Parameterizing connections " "2019.12.10.10:21:40 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998500160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:40 Progress: Validating " "2019.12.10.10:21:40 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998500160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:21:56 Progress: Done reading input file " "2019.12.10.10:21:56 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998516455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.PLL_using_AD1939_MCLK: The legal reference clock frequency is 5.0 MHz..700.0 MHz " "Soc_system.PLL_using_AD1939_MCLK: The legal reference clock frequency is 5.0 MHz..700.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998521983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings " "Soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998521983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Soc_system.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998521983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.SystemID: Time stamp will be automatically updated when this component is generated. " "Soc_system.SystemID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998521983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63 " "Soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998521983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39 " "Soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998521983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998521987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998525229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps.h2f_axi_master and slave onchip_memory.s1 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master hps.h2f_axi_master and slave onchip_memory.s1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998532495 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps.f2h_irq0: Cannot connect clock for irq_mapper.sender " "Hps.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998536539 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps.f2h_irq0: Cannot connect reset for irq_mapper.sender " "Hps.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998536539 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender " "Hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998536543 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender " "Hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998536543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLL_using_AD1939_MCLK: \"soc_system\" instantiated altera_pll \"PLL_using_AD1939_MCLK\" " "PLL_using_AD1939_MCLK: \"soc_system\" instantiated altera_pll \"PLL_using_AD1939_MCLK\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998545264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemID: \"soc_system\" instantiated altera_avalon_sysid_qsys \"SystemID\" " "SystemID: \"soc_system\" instantiated altera_avalon_sysid_qsys \"SystemID\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998545272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: \"Running  for module: hps\" " "Hps: \"Running  for module: hps\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998545276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: HPS Main PLL counter settings: n = 0  m = 63 " "Hps: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998545925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998546584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: \"soc_system\" instantiated altera_hps \"hps\" " "Hps: \"soc_system\" instantiated altera_hps \"hps\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998552251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_mm1: \"soc_system\" instantiated altera_jtag_avalon_master \"jtag_mm1\" " "Jtag_mm1: \"soc_system\" instantiated altera_jtag_avalon_master \"jtag_mm1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998553983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998554055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8240_3867164658887614288.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8240_3867164658887614288.dir/0004_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8240_3867164658887614288.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8240_3867164658887614288.dir/0004_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998554055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'soc_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998554395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998554399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'soc_system_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'soc_system_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998554506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8240_3867164658887614288.dir/0005_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8240_3867164658887614288.dir/0005_onchip_memory_gen//soc_system_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8240_3867164658887614288.dir/0005_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8240_3867164658887614288.dir/0005_onchip_memory_gen//soc_system_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998554506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'soc_system_onchip_memory' " "Onchip_memory: Done RTL generation for module 'soc_system_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998554962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998554970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top_alu_0: \"soc_system\" instantiated top_alu \"top_alu_0\" " "Top_alu_0: \"soc_system\" instantiated top_alu \"top_alu_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998554974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998557919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998559682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998565153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998566007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998566919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998570464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998570476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998570480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998570484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998570568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"jtag_mm1\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"jtag_mm1\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"jtag_mm1\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"jtag_mm1\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"jtag_mm1\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"jtag_mm1\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"jtag_mm1\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"jtag_mm1\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"jtag_mm1\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"jtag_mm1\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"jtag_mm1\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"jtag_mm1\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"jtag_mm1\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"jtag_mm1\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"jtag_mm1\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"jtag_mm1\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory_s1_translator\" " "Onchip_memory_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_h2f_axi_master_agent\" " "Hps_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_h2f_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory_s1_agent\" " "Onchip_memory_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory_s1_burst_adapter\" " "Onchip_memory_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998572752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_mm1_master_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"jtag_mm1_master_translator\" " "Jtag_mm1_master_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"jtag_mm1_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_mm1_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"jtag_mm1_master_agent\" " "Jtag_mm1_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"jtag_mm1_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"hps_h2f_lw_axi_master_wr_limiter\" " "Hps_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"hps_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998574661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998576700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998609741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998609777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998609781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Done \"soc_system\" with 53 modules, 121 files " "Soc_system: Done \"soc_system\" with 53 modules, 121 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998609785 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998612105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/top.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998619920 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998619920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998619920 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/mux.vhd" 7 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1575998619928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_arch " "Found design unit 1: mux-mux_arch" {  } { { "mux.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/mux.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998619928 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/mux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998619928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998619928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10nano_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10nano_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10Nano_System-DE10Nano_arch " "Found design unit 1: DE10Nano_System-DE10Nano_arch" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 205 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998619936 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10Nano_System " "Found entity 1: DE10Nano_System" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998619936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998619936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998619944 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998619944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998619944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "db/ip/soc_system/soc_system.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998619948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998619948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998619960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998619960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998619976 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998619976 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998619976 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998619976 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998619976 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998619976 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998619976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998619976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998619984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998619984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998619988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998619988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998619992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998619992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620044 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620044 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/soc_system/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/soc_system/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620100 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620127 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620127 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620127 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620127 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998620135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620171 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/soc_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998620219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_pll_using_ad1939_mclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_pll_using_ad1939_mclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_PLL_using_AD1939_MCLK " "Found entity 1: soc_system_PLL_using_AD1939_MCLK" {  } { { "db/ip/soc_system/submodules/soc_system_pll_using_ad1939_mclk.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_pll_using_ad1939_mclk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_systemid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_systemid.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_SystemID " "Found entity 1: soc_system_SystemID" {  } { { "db/ip/soc_system/submodules/soc_system_systemid.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_systemid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps " "Found entity 1: soc_system_hps" {  } { { "db/ip/soc_system/submodules/soc_system_hps.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_fpga_interfaces " "Found entity 1: soc_system_hps_fpga_interfaces" {  } { { "db/ip/soc_system/submodules/soc_system_hps_fpga_interfaces.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_hps_io " "Found entity 1: soc_system_hps_hps_io" {  } { { "db/ip/soc_system/submodules/soc_system_hps_hps_io.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_hps_io_border " "Found entity 1: soc_system_hps_hps_io_border" {  } { { "db/ip/soc_system/submodules/soc_system_hps_hps_io_border.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_mm1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_mm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_mm1 " "Found entity 1: soc_system_jtag_mm1" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_mm1.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_mm1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_mm1_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_mm1_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_mm1_b2p_adapter " "Found entity 1: soc_system_jtag_mm1_b2p_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_mm1_b2p_adapter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_mm1_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_mm1_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_mm1_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_mm1_p2b_adapter " "Found entity 1: soc_system_jtag_mm1_p2b_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_mm1_p2b_adapter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_mm1_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_mm1_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_mm1_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_mm1_timing_adt " "Found entity 1: soc_system_jtag_mm1_timing_adt" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_mm1_timing_adt.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_mm1_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620496 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620496 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620496 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620496 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998620548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998620548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620560 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998620564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998620564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620576 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux_002 " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620660 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998620664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998620664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620676 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998620676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998620680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620696 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998620696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998620700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_003_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620712 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_003 " "Found entity 2: soc_system_mm_interconnect_1_router_003" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620712 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998620716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998620716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_005_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620724 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_005 " "Found entity 2: soc_system_mm_interconnect_1_router_005" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux_002 " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory " "Found entity 1: soc_system_onchip_memory" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620776 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998620776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998620776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998620780 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10Nano_System " "Elaborating entity \"DE10Nano_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575998621036 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD1939_DAC_DBCLK DE10Nano_System.vhd(98) " "VHDL Signal Declaration warning at DE10Nano_System.vhd(98): used implicit default value for signal \"AD1939_DAC_DBCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575998621040 "|DE10Nano_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD1939_DAC_DLRCLK DE10Nano_System.vhd(99) " "VHDL Signal Declaration warning at DE10Nano_System.vhd(99): used implicit default value for signal \"AD1939_DAC_DLRCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 99 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575998621040 "|DE10Nano_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD1939_DAC_DSDATA1 DE10Nano_System.vhd(100) " "VHDL Signal Declaration warning at DE10Nano_System.vhd(100): used implicit default value for signal \"AD1939_DAC_DSDATA1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575998621040 "|DE10Nano_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "INMP621_mic_CLK DE10Nano_System.vhd(116) " "VHDL Signal Declaration warning at DE10Nano_System.vhd(116): used implicit default value for signal \"INMP621_mic_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 116 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575998621040 "|DE10Nano_System"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hps_h2f_reset DE10Nano_System.vhd(339) " "Verilog HDL or VHDL warning at DE10Nano_System.vhd(339): object \"hps_h2f_reset\" assigned a value but never read" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575998621040 "|DE10Nano_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "DE10Nano_System.vhd" "u0" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998621191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_PLL_using_AD1939_MCLK soc_system:u0\|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk " "Elaborating entity \"soc_system_PLL_using_AD1939_MCLK\" for hierarchy \"soc_system:u0\|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk\"" {  } { { "db/ip/soc_system/soc_system.v" "pll_using_ad1939_mclk" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/soc_system.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998621251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk\|altera_pll:altera_pll_i\"" {  } { { "db/ip/soc_system/submodules/soc_system_pll_using_ad1939_mclk.v" "altera_pll_i" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_pll_using_ad1939_mclk.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998621371 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575998621383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk\|altera_pll:altera_pll_i\"" {  } { { "db/ip/soc_system/submodules/soc_system_pll_using_ad1939_mclk.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_pll_using_ad1939_mclk.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998621391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 12.288 MHz " "Parameter \"reference_clock_frequency\" = \"12.288 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 98.304000 MHz " "Parameter \"output_clock_frequency0\" = \"98.304000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998621395 ""}  } { { "db/ip/soc_system/submodules/soc_system_pll_using_ad1939_mclk.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_pll_using_ad1939_mclk.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575998621395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_SystemID soc_system:u0\|soc_system_SystemID:systemid " "Elaborating entity \"soc_system_SystemID\" for hierarchy \"soc_system:u0\|soc_system_SystemID:systemid\"" {  } { { "db/ip/soc_system/soc_system.v" "systemid" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/soc_system.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998621423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps soc_system:u0\|soc_system_hps:hps " "Elaborating entity \"soc_system_hps\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\"" {  } { { "db/ip/soc_system/soc_system.v" "hps" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/soc_system.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998621439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_fpga_interfaces soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps.v" "fpga_interfaces" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_hps.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998621487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_hps_io soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io " "Elaborating entity \"soc_system_hps_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps.v" "hps_io" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_hps.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998621531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_hps_io_border soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border " "Elaborating entity \"soc_system_hps_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_hps_io.v" "border" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_hps_hps_io.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998621555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_hps_hps_io_border.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998621587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "pll" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998621643 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575998621643 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575998621643 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "p0" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998621655 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998621659 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998621719 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1575998621723 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575998621723 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575998621731 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575998621731 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998621831 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575998621835 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575998621835 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998621851 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575998621863 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575998621863 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575998621863 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575998621863 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998621899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998622142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998622274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998622314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998622354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998622586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998622602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998622606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998622606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998622606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998622606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998622606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998622606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998622606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998622606 ""}  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575998622606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998622765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998622765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998622777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998622833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998622857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998622885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "seq" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998623269 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "seq" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1575998623269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "c0" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998623289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575998623353 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575998623353 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575998623357 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575998623357 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575998623357 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575998623357 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "oct" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998623996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "dll" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_mm1 soc_system:u0\|soc_system_jtag_mm1:jtag_mm1 " "Elaborating entity \"soc_system_jtag_mm1\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\"" {  } { { "db/ip/soc_system/soc_system.v" "jtag_mm1" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/soc_system.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_mm1.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_mm1.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/soc_system/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/soc_system/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998624148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998624148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998624148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998624148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998624148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998624148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998624148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998624148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998624148 ""}  } { { "db/ip/soc_system/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575998624148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624168 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/soc_system/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998624691 ""}  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575998624691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/soc_system/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/soc_system/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998624851 ""}  } { { "db/ip/soc_system/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575998624851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/soc_system/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/soc_system/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998624959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_mm1_timing_adt soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|soc_system_jtag_mm1_timing_adt:timing_adt " "Elaborating entity \"soc_system_jtag_mm1_timing_adt\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|soc_system_jtag_mm1_timing_adt:timing_adt\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_mm1.v" "timing_adt" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_mm1.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998625011 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_jtag_mm1_timing_adt.sv(82) " "Verilog HDL or VHDL warning at soc_system_jtag_mm1_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_mm1_timing_adt.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_mm1_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575998625015 "|DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|soc_system_jtag_mm1_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_mm1.v" "fifo" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_mm1.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998625067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_mm1.v" "b2p" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_mm1.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998625103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_mm1.v" "p2b" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_mm1.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998625126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_mm1.v" "transacto" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_mm1.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998625158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998625178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_mm1_b2p_adapter soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|soc_system_jtag_mm1_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_jtag_mm1_b2p_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|soc_system_jtag_mm1_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_mm1.v" "b2p_adapter" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_mm1.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998625281 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_jtag_mm1_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at soc_system_jtag_mm1_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_mm1_b2p_adapter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_mm1_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575998625285 "|DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|soc_system_jtag_mm1_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_jtag_mm1_b2p_adapter.sv(90) " "Verilog HDL assignment warning at soc_system_jtag_mm1_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_mm1_b2p_adapter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_mm1_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575998625285 "|DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|soc_system_jtag_mm1_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_mm1_p2b_adapter soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|soc_system_jtag_mm1_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_jtag_mm1_p2b_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|soc_system_jtag_mm1_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_mm1.v" "p2b_adapter" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_mm1.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998625305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_mm1.v" "rst_controller" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_mm1.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998625325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998625345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998625389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart soc_system:u0\|soc_system_jtag_uart:jtag_uart " "Elaborating entity \"soc_system_jtag_uart\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\"" {  } { { "db/ip/soc_system/soc_system.v" "jtag_uart" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/soc_system.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998625409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_w soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_w" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998625461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "wfifo" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998626120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998626132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998626132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998626132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998626132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998626132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998626132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998626132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998626132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998626132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998626132 ""}  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575998626132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998626272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998626272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998626288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998626360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998626360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998626388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998626456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998626456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998626484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998626604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998626604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998626644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998626768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998626768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998626800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998626922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998626922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998626946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_r soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_r" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998627049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "soc_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998627749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998627773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998627773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998627773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998627773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998627773 ""}  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575998627773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998627828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998627856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory soc_system:u0\|soc_system_onchip_memory:onchip_memory " "Elaborating entity \"soc_system_onchip_memory\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory:onchip_memory\"" {  } { { "db/ip/soc_system/soc_system.v" "onchip_memory" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/soc_system.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998627904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory.v" "the_altsyncram" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998628096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998628108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998628108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_memory.hex " "Parameter \"init_file\" = \"soc_system_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998628108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998628108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998628108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998628108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998628108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998628108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998628108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998628108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998628108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998628108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998628108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998628108 ""}  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575998628108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4hn1 " "Found entity 1: altsyncram_4hn1" {  } { { "db/altsyncram_4hn1.tdf" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/altsyncram_4hn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998628216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998628216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4hn1 soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_4hn1:auto_generated " "Elaborating entity \"altsyncram_4hn1\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_4hn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998628228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top soc_system:u0\|top:top_alu_0 " "Elaborating entity \"top\" for hierarchy \"soc_system:u0\|top:top_alu_0\"" {  } { { "db/ip/soc_system/soc_system.v" "top_alu_0" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/soc_system.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998630181 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avs_s1_read top.vhd(72) " "VHDL Process Statement warning at top.vhd(72): signal \"avs_s1_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630181 "|DE10Nano_System|soc_system:u0|top:top_alu_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avs_s1_write top.vhd(93) " "VHDL Process Statement warning at top.vhd(93): signal \"avs_s1_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630181 "|DE10Nano_System|soc_system:u0|top:top_alu_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Register2 top.vhd(120) " "VHDL Process Statement warning at top.vhd(120): signal \"Register2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630185 "|DE10Nano_System|soc_system:u0|top:top_alu_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu soc_system:u0\|top:top_alu_0\|alu:ALU_1 " "Elaborating entity \"alu\" for hierarchy \"soc_system:u0\|top:top_alu_0\|alu:ALU_1\"" {  } { { "db/ip/soc_system/submodules/top.vhd" "ALU_1" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998630228 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(45) " "VHDL Process Statement warning at alu.vhd(45): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630229 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(45) " "VHDL Process Statement warning at alu.vhd(45): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630229 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_signed alu.vhd(46) " "VHDL Process Statement warning at alu.vhd(46): signal \"sum_signed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630229 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_signed alu.vhd(52) " "VHDL Process Statement warning at alu.vhd(52): signal \"sum_signed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630229 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_signed alu.vhd(60) " "VHDL Process Statement warning at alu.vhd(60): signal \"sum_signed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630229 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_signed alu.vhd(64) " "VHDL Process Statement warning at alu.vhd(64): signal \"sum_signed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630229 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(72) " "VHDL Process Statement warning at alu.vhd(72): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630229 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(72) " "VHDL Process Statement warning at alu.vhd(72): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630229 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_signed alu.vhd(73) " "VHDL Process Statement warning at alu.vhd(73): signal \"sum_signed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630229 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_signed alu.vhd(79) " "VHDL Process Statement warning at alu.vhd(79): signal \"sum_signed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630229 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_signed alu.vhd(87) " "VHDL Process Statement warning at alu.vhd(87): signal \"sum_signed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630229 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_signed alu.vhd(91) " "VHDL Process Statement warning at alu.vhd(91): signal \"sum_signed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630229 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(99) " "VHDL Process Statement warning at alu.vhd(99): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630229 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(99) " "VHDL Process Statement warning at alu.vhd(99): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630230 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mult_unsigned alu.vhd(100) " "VHDL Process Statement warning at alu.vhd(100): signal \"mult_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630230 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mult_unsigned alu.vhd(104) " "VHDL Process Statement warning at alu.vhd(104): signal \"mult_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630230 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mult_unsigned alu.vhd(112) " "VHDL Process Statement warning at alu.vhd(112): signal \"mult_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630230 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mult_unsigned alu.vhd(116) " "VHDL Process Statement warning at alu.vhd(116): signal \"mult_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630230 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(127) " "VHDL Process Statement warning at alu.vhd(127): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630230 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_B alu.vhd(128) " "VHDL Process Statement warning at alu.vhd(128): signal \"dummy_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630230 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_B alu.vhd(132) " "VHDL Process Statement warning at alu.vhd(132): signal \"dummy_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630230 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_B alu.vhd(140) " "VHDL Process Statement warning at alu.vhd(140): signal \"dummy_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(152) " "VHDL Process Statement warning at alu.vhd(152): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_A alu.vhd(153) " "VHDL Process Statement warning at alu.vhd(153): signal \"dummy_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_A alu.vhd(157) " "VHDL Process Statement warning at alu.vhd(157): signal \"dummy_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_A alu.vhd(165) " "VHDL Process Statement warning at alu.vhd(165): signal \"dummy_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(184) " "VHDL Process Statement warning at alu.vhd(184): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(185) " "VHDL Process Statement warning at alu.vhd(185): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(186) " "VHDL Process Statement warning at alu.vhd(186): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(187) " "VHDL Process Statement warning at alu.vhd(187): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_B alu.vhd(188) " "VHDL Process Statement warning at alu.vhd(188): signal \"dummy_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_A alu.vhd(189) " "VHDL Process Statement warning at alu.vhd(189): signal \"dummy_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_A alu.vhd(193) " "VHDL Process Statement warning at alu.vhd(193): signal \"dummy_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_B alu.vhd(199) " "VHDL Process Statement warning at alu.vhd(199): signal \"dummy_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_A alu.vhd(207) " "VHDL Process Statement warning at alu.vhd(207): signal \"dummy_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_B alu.vhd(208) " "VHDL Process Statement warning at alu.vhd(208): signal \"dummy_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Result alu.vhd(30) " "VHDL Process Statement warning at alu.vhd(30): inferring latch(es) for signal or variable \"ALU_Result\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum_signed alu.vhd(30) " "VHDL Process Statement warning at alu.vhd(30): inferring latch(es) for signal or variable \"sum_signed\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ZNF_one alu.vhd(30) " "VHDL Process Statement warning at alu.vhd(30): inferring latch(es) for signal or variable \"ZNF_one\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mult_unsigned alu.vhd(30) " "VHDL Process Statement warning at alu.vhd(30): inferring latch(es) for signal or variable \"mult_unsigned\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dummy_B alu.vhd(30) " "VHDL Process Statement warning at alu.vhd(30): inferring latch(es) for signal or variable \"dummy_B\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dummy_A alu.vhd(30) " "VHDL Process Statement warning at alu.vhd(30): inferring latch(es) for signal or variable \"dummy_A\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ZNF_two alu.vhd(30) " "VHDL Process Statement warning at alu.vhd(30): inferring latch(es) for signal or variable \"ZNF_two\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575998630231 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZNF_two\[0\] alu.vhd(30) " "Inferred latch for \"ZNF_two\[0\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZNF_two\[1\] alu.vhd(30) " "Inferred latch for \"ZNF_two\[1\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZNF_two\[2\] alu.vhd(30) " "Inferred latch for \"ZNF_two\[2\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[0\] alu.vhd(30) " "Inferred latch for \"dummy_A\[0\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[1\] alu.vhd(30) " "Inferred latch for \"dummy_A\[1\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[2\] alu.vhd(30) " "Inferred latch for \"dummy_A\[2\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[3\] alu.vhd(30) " "Inferred latch for \"dummy_A\[3\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[4\] alu.vhd(30) " "Inferred latch for \"dummy_A\[4\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[5\] alu.vhd(30) " "Inferred latch for \"dummy_A\[5\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[6\] alu.vhd(30) " "Inferred latch for \"dummy_A\[6\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[7\] alu.vhd(30) " "Inferred latch for \"dummy_A\[7\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[8\] alu.vhd(30) " "Inferred latch for \"dummy_A\[8\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[9\] alu.vhd(30) " "Inferred latch for \"dummy_A\[9\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[10\] alu.vhd(30) " "Inferred latch for \"dummy_A\[10\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[11\] alu.vhd(30) " "Inferred latch for \"dummy_A\[11\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[12\] alu.vhd(30) " "Inferred latch for \"dummy_A\[12\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[13\] alu.vhd(30) " "Inferred latch for \"dummy_A\[13\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[14\] alu.vhd(30) " "Inferred latch for \"dummy_A\[14\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[15\] alu.vhd(30) " "Inferred latch for \"dummy_A\[15\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[16\] alu.vhd(30) " "Inferred latch for \"dummy_A\[16\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[17\] alu.vhd(30) " "Inferred latch for \"dummy_A\[17\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[18\] alu.vhd(30) " "Inferred latch for \"dummy_A\[18\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[19\] alu.vhd(30) " "Inferred latch for \"dummy_A\[19\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[20\] alu.vhd(30) " "Inferred latch for \"dummy_A\[20\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[21\] alu.vhd(30) " "Inferred latch for \"dummy_A\[21\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[22\] alu.vhd(30) " "Inferred latch for \"dummy_A\[22\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[23\] alu.vhd(30) " "Inferred latch for \"dummy_A\[23\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[24\] alu.vhd(30) " "Inferred latch for \"dummy_A\[24\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[25\] alu.vhd(30) " "Inferred latch for \"dummy_A\[25\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[26\] alu.vhd(30) " "Inferred latch for \"dummy_A\[26\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[27\] alu.vhd(30) " "Inferred latch for \"dummy_A\[27\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[28\] alu.vhd(30) " "Inferred latch for \"dummy_A\[28\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[29\] alu.vhd(30) " "Inferred latch for \"dummy_A\[29\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[30\] alu.vhd(30) " "Inferred latch for \"dummy_A\[30\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[31\] alu.vhd(30) " "Inferred latch for \"dummy_A\[31\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[0\] alu.vhd(30) " "Inferred latch for \"dummy_B\[0\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[1\] alu.vhd(30) " "Inferred latch for \"dummy_B\[1\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[2\] alu.vhd(30) " "Inferred latch for \"dummy_B\[2\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[3\] alu.vhd(30) " "Inferred latch for \"dummy_B\[3\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[4\] alu.vhd(30) " "Inferred latch for \"dummy_B\[4\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630235 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[5\] alu.vhd(30) " "Inferred latch for \"dummy_B\[5\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[6\] alu.vhd(30) " "Inferred latch for \"dummy_B\[6\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[7\] alu.vhd(30) " "Inferred latch for \"dummy_B\[7\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[8\] alu.vhd(30) " "Inferred latch for \"dummy_B\[8\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[9\] alu.vhd(30) " "Inferred latch for \"dummy_B\[9\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[10\] alu.vhd(30) " "Inferred latch for \"dummy_B\[10\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[11\] alu.vhd(30) " "Inferred latch for \"dummy_B\[11\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[12\] alu.vhd(30) " "Inferred latch for \"dummy_B\[12\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[13\] alu.vhd(30) " "Inferred latch for \"dummy_B\[13\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[14\] alu.vhd(30) " "Inferred latch for \"dummy_B\[14\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[15\] alu.vhd(30) " "Inferred latch for \"dummy_B\[15\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[16\] alu.vhd(30) " "Inferred latch for \"dummy_B\[16\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[17\] alu.vhd(30) " "Inferred latch for \"dummy_B\[17\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[18\] alu.vhd(30) " "Inferred latch for \"dummy_B\[18\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[19\] alu.vhd(30) " "Inferred latch for \"dummy_B\[19\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[20\] alu.vhd(30) " "Inferred latch for \"dummy_B\[20\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[21\] alu.vhd(30) " "Inferred latch for \"dummy_B\[21\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[22\] alu.vhd(30) " "Inferred latch for \"dummy_B\[22\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[23\] alu.vhd(30) " "Inferred latch for \"dummy_B\[23\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[24\] alu.vhd(30) " "Inferred latch for \"dummy_B\[24\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[25\] alu.vhd(30) " "Inferred latch for \"dummy_B\[25\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[26\] alu.vhd(30) " "Inferred latch for \"dummy_B\[26\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[27\] alu.vhd(30) " "Inferred latch for \"dummy_B\[27\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[28\] alu.vhd(30) " "Inferred latch for \"dummy_B\[28\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[29\] alu.vhd(30) " "Inferred latch for \"dummy_B\[29\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[30\] alu.vhd(30) " "Inferred latch for \"dummy_B\[30\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[31\] alu.vhd(30) " "Inferred latch for \"dummy_B\[31\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[0\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[0\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[1\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[1\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[2\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[2\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[3\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[3\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[4\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[4\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[5\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[5\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[6\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[6\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[7\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[7\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[8\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[8\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[9\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[9\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[10\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[10\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[11\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[11\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630239 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[12\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[12\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[13\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[13\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[14\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[14\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[15\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[15\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[16\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[16\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[17\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[17\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[18\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[18\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[19\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[19\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[20\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[20\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[21\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[21\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[22\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[22\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[23\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[23\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[24\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[24\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[25\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[25\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[26\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[26\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[27\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[27\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[28\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[28\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[29\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[29\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[30\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[30\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[31\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[31\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[32\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[32\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[33\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[33\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[34\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[34\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[35\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[35\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[36\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[36\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[37\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[37\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[38\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[38\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[39\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[39\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[40\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[40\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[41\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[41\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[42\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[42\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[43\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[43\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[44\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[44\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[45\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[45\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[46\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[46\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[47\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[47\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[48\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[48\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[49\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[49\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[50\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[50\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[51\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[51\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630243 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[52\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[52\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[53\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[53\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[54\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[54\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[55\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[55\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[56\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[56\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[57\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[57\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[58\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[58\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[59\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[59\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[60\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[60\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[61\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[61\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[62\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[62\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[63\] alu.vhd(30) " "Inferred latch for \"mult_unsigned\[63\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZNF_one\[0\] alu.vhd(30) " "Inferred latch for \"ZNF_one\[0\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZNF_one\[1\] alu.vhd(30) " "Inferred latch for \"ZNF_one\[1\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZNF_one\[2\] alu.vhd(30) " "Inferred latch for \"ZNF_one\[2\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[0\] alu.vhd(30) " "Inferred latch for \"sum_signed\[0\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[1\] alu.vhd(30) " "Inferred latch for \"sum_signed\[1\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[2\] alu.vhd(30) " "Inferred latch for \"sum_signed\[2\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[3\] alu.vhd(30) " "Inferred latch for \"sum_signed\[3\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[4\] alu.vhd(30) " "Inferred latch for \"sum_signed\[4\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[5\] alu.vhd(30) " "Inferred latch for \"sum_signed\[5\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[6\] alu.vhd(30) " "Inferred latch for \"sum_signed\[6\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[7\] alu.vhd(30) " "Inferred latch for \"sum_signed\[7\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[8\] alu.vhd(30) " "Inferred latch for \"sum_signed\[8\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[9\] alu.vhd(30) " "Inferred latch for \"sum_signed\[9\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[10\] alu.vhd(30) " "Inferred latch for \"sum_signed\[10\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[11\] alu.vhd(30) " "Inferred latch for \"sum_signed\[11\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[12\] alu.vhd(30) " "Inferred latch for \"sum_signed\[12\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[13\] alu.vhd(30) " "Inferred latch for \"sum_signed\[13\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[14\] alu.vhd(30) " "Inferred latch for \"sum_signed\[14\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[15\] alu.vhd(30) " "Inferred latch for \"sum_signed\[15\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[16\] alu.vhd(30) " "Inferred latch for \"sum_signed\[16\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[17\] alu.vhd(30) " "Inferred latch for \"sum_signed\[17\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[18\] alu.vhd(30) " "Inferred latch for \"sum_signed\[18\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[19\] alu.vhd(30) " "Inferred latch for \"sum_signed\[19\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[20\] alu.vhd(30) " "Inferred latch for \"sum_signed\[20\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[21\] alu.vhd(30) " "Inferred latch for \"sum_signed\[21\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[22\] alu.vhd(30) " "Inferred latch for \"sum_signed\[22\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630247 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[23\] alu.vhd(30) " "Inferred latch for \"sum_signed\[23\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[24\] alu.vhd(30) " "Inferred latch for \"sum_signed\[24\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[25\] alu.vhd(30) " "Inferred latch for \"sum_signed\[25\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[26\] alu.vhd(30) " "Inferred latch for \"sum_signed\[26\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[27\] alu.vhd(30) " "Inferred latch for \"sum_signed\[27\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[28\] alu.vhd(30) " "Inferred latch for \"sum_signed\[28\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[29\] alu.vhd(30) " "Inferred latch for \"sum_signed\[29\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[30\] alu.vhd(30) " "Inferred latch for \"sum_signed\[30\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[31\] alu.vhd(30) " "Inferred latch for \"sum_signed\[31\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_signed\[32\] alu.vhd(30) " "Inferred latch for \"sum_signed\[32\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[0\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[0\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[1\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[1\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[2\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[2\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[3\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[3\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[4\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[4\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[5\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[5\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[6\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[6\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[7\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[7\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[8\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[8\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[9\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[9\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[10\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[10\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[11\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[11\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[12\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[12\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[13\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[13\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[14\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[14\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[15\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[15\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[16\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[16\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[17\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[17\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[18\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[18\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[19\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[19\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[20\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[20\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[21\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[21\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[22\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[22\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[23\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[23\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[24\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[24\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[25\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[25\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[26\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[26\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[27\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[27\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[28\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[28\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630251 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[29\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[29\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[30\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[30\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[31\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[31\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[32\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[32\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[33\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[33\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[34\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[34\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[35\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[35\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[36\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[36\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[37\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[37\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[38\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[38\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[39\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[39\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[40\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[40\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[41\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[41\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[42\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[42\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[43\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[43\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[44\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[44\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[45\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[45\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[46\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[46\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[47\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[47\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[48\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[48\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[49\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[49\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[50\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[50\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[51\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[51\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[52\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[52\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[53\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[53\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[54\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[54\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[55\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[55\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[56\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[56\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[57\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[57\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[58\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[58\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[59\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[59\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[60\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[60\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[61\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[61\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[62\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[62\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[63\] alu.vhd(30) " "Inferred latch for \"ALU_Result\[63\]\" at alu.vhd(30)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998630255 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux soc_system:u0\|top:top_alu_0\|mux:MUX_1 " "Elaborating entity \"mux\" for hierarchy \"soc_system:u0\|top:top_alu_0\|mux:MUX_1\"" {  } { { "db/ip/soc_system/submodules/top.vhd" "MUX_1" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998630287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/soc_system/soc_system.v" "mm_interconnect_0" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/soc_system.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998630307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998630418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "hps_h2f_axi_master_agent" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998630442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998630478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "onchip_memory_s1_agent" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998630498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998630530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "onchip_memory_s1_agent_rsp_fifo" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998630562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "onchip_memory_s1_agent_rdata_fifo" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998630606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998630638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998630670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998630718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998630746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "onchip_memory_s1_burst_adapter" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998630766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998630790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998630934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998630962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998630978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998631002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998631014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998631110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998631158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998631210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998631226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998631250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998631286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998631330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998631362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/soc_system/soc_system.v" "mm_interconnect_1" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/soc_system.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998631390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:jtag_mm1_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:jtag_mm1_master_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "jtag_mm1_master_translator" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998631738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998631766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:systemid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:systemid_control_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "systemid_control_slave_translator" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998631798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:top_alu_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:top_alu_0_s1_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "top_alu_0_s1_translator" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998631826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_h2f_lw_axi_master_agent" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998631862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998631922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:jtag_mm1_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:jtag_mm1_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "jtag_mm1_master_agent" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998631958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998631982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 1032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "router" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 1380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_003 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_1_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "router_003" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 1428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_005 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_005:router_005 " "Elaborating entity \"soc_system_mm_interconnect_1_router_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_005:router_005\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "router_005" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_005_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_005:router_005\|soc_system_mm_interconnect_1_router_005_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_005_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_005:router_005\|soc_system_mm_interconnect_1_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv" "the_default_decode" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 1510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_burst_adapter" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 1610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "cmd_demux_002" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 1785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998632991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 1808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998633011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "cmd_mux_002" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 1860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998633071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" "arb" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998633099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998633111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 1883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998633127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "rsp_demux_002" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998633158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 1964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998633186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998633218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "rsp_mux_002" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 2010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998633258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 2039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998633294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998633310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/soc_system/soc_system.v" "irq_mapper" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/soc_system.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998633386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "db/ip/soc_system/soc_system.v" "irq_mapper_001" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/soc_system.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998633406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/soc_system/soc_system.v" "rst_controller" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/soc_system.v" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998633422 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1575998637218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.12.10.10:24:04 Progress: Loading sld6377880d/alt_sld_fab_wrapper_hw.tcl " "2019.12.10.10:24:04 Progress: Loading sld6377880d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998644033 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998648530 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998648730 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998655207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998655377 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998655549 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998655748 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998655756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998655756 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1575998656452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6377880d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6377880d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6377880d/alt_sld_fab.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/sld6377880d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998656747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998656747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998656855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998656855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998656879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998656879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998656967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998656967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998657075 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998657075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998657075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998657167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998657167 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "db/ip/soc_system/submodules/soc_system_pll_using_ad1939_mclk.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_pll_using_ad1939_mclk.v" 85 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/soc_system.v" 208 0 0 } } { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998659670 "|DE10Nano_System|soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1575998659670 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1575998659670 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575998664309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575998664309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575998664309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575998664309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575998664309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575998664309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575998664309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575998664309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575998664309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575998664309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575998664309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575998664309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575998664309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575998664309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575998664309 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575998664309 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575998664309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998664389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998664389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998664389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998664389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998664389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998664389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998664389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998664389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998664389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998664389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998664389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998664389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998664389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998664389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998664389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575998664389 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575998664389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998664493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998664493 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "39 " "39 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575998666023 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C0_SCLK " "bidirectional pin \"HPS_I2C0_SCLK\" has no driver" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575998666235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C0_SDAT " "bidirectional pin \"HPS_I2C0_SDAT\" has no driver" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 179 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575998666235 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1575998666235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[0\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666251 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[32\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[8\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[40\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[16\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[48\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[24\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[56\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[1\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[33\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[9\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[41\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[17\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[49\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[25\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[57\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[2\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[34\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[10\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[42\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[18\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[50\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[26\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[58\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[3\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[35\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[11\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[43\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[19\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[51\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[27\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[59\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[4\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[36\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[12\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[44\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[20\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[52\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[28\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[60\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666255 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[5\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[37\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[13\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[45\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[21\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[53\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[29\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[61\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[6\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[38\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[14\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[46\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[22\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[54\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[30\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[62\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[7\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[39\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[15\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[47\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[23\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[55\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[31\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[63\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ALU_Result\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[0\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ZNF_one\[0\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ZNF_one\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ZNF_one\[1\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ZNF_one\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ZNF_one\[2\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|ZNF_one\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[2\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[0\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[8\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[16\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[24\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[1\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[9\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[17\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666259 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[25\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[2\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[10\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[18\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[26\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[3\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[11\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[19\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[27\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[4\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[12\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[20\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[28\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[5\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[13\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[21\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[29\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[6\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[14\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[22\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[30\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[7\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[15\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[23\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[31\] " "Latch soc_system:u0\|top:top_alu_0\|alu:ALU_1\|dummy_B\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\] " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|top:top_alu_0\|Register_OP_Control\[1\]" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575998666263 ""}  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575998666263 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 151 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 161 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 161 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 161 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 161 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 162 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 162 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 162 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 162 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 169 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 171 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 177 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 180 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 183 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 184 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 186 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 187 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 187 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 187 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 187 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 194 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 194 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 194 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 194 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 194 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 194 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 194 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 194 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998669458 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575998669458 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AD1939_RST_CODEC_n VCC " "Pin \"AD1939_RST_CODEC_n\" is stuck at VCC" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575998669462 "|DE10Nano_System|AD1939_RST_CODEC_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD1939_DAC_DBCLK GND " "Pin \"AD1939_DAC_DBCLK\" is stuck at GND" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575998669462 "|DE10Nano_System|AD1939_DAC_DBCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD1939_DAC_DLRCLK GND " "Pin \"AD1939_DAC_DLRCLK\" is stuck at GND" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575998669462 "|DE10Nano_System|AD1939_DAC_DLRCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD1939_DAC_DSDATA1 GND " "Pin \"AD1939_DAC_DSDATA1\" is stuck at GND" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575998669462 "|DE10Nano_System|AD1939_DAC_DSDATA1"} { "Warning" "WMLS_MLS_STUCK_PIN" "TPA6130_power_off VCC " "Pin \"TPA6130_power_off\" is stuck at VCC" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575998669462 "|DE10Nano_System|TPA6130_power_off"} { "Warning" "WMLS_MLS_STUCK_PIN" "INMP621_mic_CLK GND " "Pin \"INMP621_mic_CLK\" is stuck at GND" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575998669462 "|DE10Nano_System|INMP621_mic_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575998669462 "|DE10Nano_System|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575998669462 "|DE10Nano_System|ADC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575998669462 "|DE10Nano_System|ADC_SDI"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575998669462 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998669829 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "293 " "293 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575998671865 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998672268 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mc_gr/Desktop/EELE467_FinalProject/output_files/DE10Nano_System.map.smsg " "Generated suppressed messages file C:/Users/mc_gr/Desktop/EELE467_FinalProject/output_files/DE10Nano_System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998674638 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "36 0 0 0 0 " "Adding 36 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575998680117 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998680117 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998681138 "|DE10Nano_System|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998681138 "|DE10Nano_System|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998681138 "|DE10Nano_System|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD1939_MCLK " "No output dependent on input pin \"AD1939_MCLK\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998681138 "|DE10Nano_System|AD1939_MCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD1939_ADC_ABCLK " "No output dependent on input pin \"AD1939_ADC_ABCLK\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998681138 "|DE10Nano_System|AD1939_ADC_ABCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD1939_ADC_ALRCLK " "No output dependent on input pin \"AD1939_ADC_ALRCLK\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998681138 "|DE10Nano_System|AD1939_ADC_ALRCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD1939_ADC_ASDATA2 " "No output dependent on input pin \"AD1939_ADC_ASDATA2\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998681138 "|DE10Nano_System|AD1939_ADC_ASDATA2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INMP621_mic_DATA " "No output dependent on input pin \"INMP621_mic_DATA\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 117 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998681138 "|DE10Nano_System|INMP621_mic_DATA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575998681138 "|DE10Nano_System|ADC_SDO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575998681138 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4784 " "Implemented 4784 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575998681166 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575998681166 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "131 " "Implemented 131 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1575998681166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3807 " "Implemented 3807 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575998681166 ""} { "Info" "ICUT_CUT_TM_RAMS" "88 " "Implemented 88 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575998681166 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1575998681166 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1575998681166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575998681166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 369 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 369 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5166 " "Peak virtual memory: 5166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575998681386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 10:24:41 2019 " "Processing ended: Tue Dec 10 10:24:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575998681386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:34 " "Elapsed time: 00:03:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575998681386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:49 " "Total CPU time (on all processors): 00:04:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575998681386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998681386 ""}
