# Arbiter_and_BIRA_for_Shared_Memory_in_CGRA
This is my graduation project about designing an arbiter and BIRA module for the shared memory in CGRA.
