// Seed: 1116441003
module module_0 (
    input  wand id_0,
    input  tri1 id_1,
    output tri0 id_2,
    input  tri0 id_3,
    input  tri0 id_4,
    output tri0 id_5
);
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    output supply1 id_3,
    input wand id_4,
    input wor id_5,
    output wor id_6,
    input wor id_7
);
  reg id_9;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_6,
      id_0,
      id_5,
      id_3
  );
  always @(posedge 1) begin : LABEL_0
    id_9 <= id_1;
  end
  assign id_9 = -1;
  wire id_10;
endmodule
