 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:45:54 2021
****************************************

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX1_RVT)         0.36       0.36 r
  U768/Y (NBUFFX16_RVT)                    0.16       0.53 r
  U1311/Y (XNOR2X2_RVT)                    0.24       0.77 r
  U543/Y (OR2X2_RVT)                       0.14       0.91 r
  U542/Y (INVX2_RVT)                       0.04       0.96 f
  U1180/Y (OA21X1_RVT)                     0.17       1.13 f
  U1179/Y (OA21X1_RVT)                     0.17       1.30 f
  U1319/Y (OA21X1_RVT)                     0.17       1.47 f
  U1325/Y (OA21X1_RVT)                     0.18       1.65 f
  U1396/Y (OA21X1_RVT)                     0.21       1.86 f
  U1031/Y (INVX4_RVT)                      0.12       1.98 r
  U1013/Y (AO21X1_RVT)                     0.22       2.20 r
  U1202/Y (XNOR2X2_RVT)                    0.22       2.41 f
  U1201/Y (NAND2X0_RVT)                    0.10       2.52 r
  U1200/Y (NAND2X0_RVT)                    0.08       2.60 f
  Delay3_out1_reg[38]/D (DFFX1_RVT)        0.00       2.60 f
  data arrival time                                   2.60

  clock clk (rise edge)                    1.43       1.43
  clock network delay (ideal)              0.00       1.43
  Delay3_out1_reg[38]/CLK (DFFX1_RVT)      0.00       1.43 r
  library setup time                      -0.18       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -2.60
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.35


1
