// Seed: 2415188234
module module_0 (
    input  wor  id_0,
    input  tri  id_1,
    output wand id_2
);
  assign module_2.id_29 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input uwire id_2,
    input wor id_3,
    output tri0 id_4,
    input wand id_5,
    output tri0 id_6,
    input wand id_7,
    input wire id_8,
    input uwire id_9,
    input supply0 id_10,
    output supply1 id_11
);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_4
  );
  assign modCall_1.id_1 = 0;
  wire id_13;
endmodule
module module_2 (
    output wand id_0,
    input wire id_1,
    input tri id_2,
    output uwire id_3,
    input tri0 id_4,
    output wor id_5,
    input wand id_6#(1),
    input tri1 id_7,
    input tri0 id_8,
    input supply1 id_9,
    output supply1 id_10,
    output tri1 id_11,
    output wire id_12,
    output supply0 id_13,
    input uwire id_14
    , id_51,
    input uwire id_15,
    input wor id_16,
    input supply0 id_17,
    output tri1 id_18
    , id_52,
    input tri id_19,
    input tri id_20,
    input uwire id_21,
    output tri1 id_22,
    input supply1 id_23,
    output tri id_24,
    input tri1 id_25,
    input wire id_26,
    input tri id_27,
    output wire id_28,
    input tri1 id_29,
    output supply1 id_30,
    output uwire id_31,
    input wire id_32,
    output wire id_33,
    input wor id_34,
    input tri1 id_35,
    output supply0 id_36,
    input tri1 id_37,
    input tri0 id_38,
    output tri1 id_39,
    input supply1 id_40,
    output wor id_41,
    input tri id_42,
    input supply1 id_43,
    input tri0 id_44,
    output supply0 id_45,
    output supply0 id_46,
    input tri id_47#(
        .id_53(1),
        .id_54(1),
        .id_55(1),
        .id_56(1 * 1'b0),
        .id_57(-1'b0),
        .id_58(1),
        .id_59(-1)
    ),
    input supply1 id_48,
    input wand id_49
);
  always id_58 <= 1;
  module_0 modCall_1 (
      id_40,
      id_47,
      id_46
  );
endmodule
