{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700665357978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700665357978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 16:02:37 2023 " "Processing started: Wed Nov 22 16:02:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700665357978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700665357978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw_02 -c hw_02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw_02 -c hw_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700665357978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700665358395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700665358395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_02.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_02.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_02 " "Found entity 1: hw_02" {  } { { "hw_02.v" "" { Text "C:/Users/lbast/Documents/0_Projects/PV200/hw_02/hw_02.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700665368322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700665368322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "running_light.v 1 1 " "Found 1 design units, including 1 entities, in source file running_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 running_light " "Found entity 1: running_light" {  } { { "running_light.v" "" { Text "C:/Users/lbast/Documents/0_Projects/PV200/hw_02/running_light.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700665368323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700665368323 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_RUN_R0 running_light.v(59) " "Verilog HDL error at running_light.v(59): object \"S_RUN_R0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "running_light.v" "" { Text "C:/Users/lbast/Documents/0_Projects/PV200/hw_02/running_light.v" 59 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1700665368324 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_STOP_R0 running_light.v(59) " "Verilog HDL error at running_light.v(59): object \"S_STOP_R0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "running_light.v" "" { Text "C:/Users/lbast/Documents/0_Projects/PV200/hw_02/running_light.v" 59 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1700665368324 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_RUN_R9 running_light.v(68) " "Verilog HDL error at running_light.v(68): object \"S_RUN_R9\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "running_light.v" "" { Text "C:/Users/lbast/Documents/0_Projects/PV200/hw_02/running_light.v" 68 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1700665368324 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_STOP_R9 running_light.v(68) " "Verilog HDL error at running_light.v(68): object \"S_STOP_R9\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "running_light.v" "" { Text "C:/Users/lbast/Documents/0_Projects/PV200/hw_02/running_light.v" 68 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1700665368324 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700665368389 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 22 16:02:48 2023 " "Processing ended: Wed Nov 22 16:02:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700665368389 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700665368389 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700665368389 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700665368389 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700665368984 ""}
