 
****************************************
Report : design
Design : top_cpu
Version: V-2023.12-SP5-3
Date   : Wed Jul 30 00:54:36 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    /workshop/dc_nxt_workshop/ref/DBs/saed32hvt_ss0p75vn40c.db

Local Link Library:

    {/workshop/dc_nxt_workshop/ref/DBs/saed32hvt_ss0p75vn40c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : ss0p75vn40c
    Library : saed32hvt_ss0p75vn40c
    Process :   0.99
    Temperature : -40.00
    Voltage :   0.75
    Interconnect Model : best_case_tree

Wire Loading Model:

    Selected automatically from the total cell area.

Name           :   ForQA
Location       :   saed32hvt_ss0p75vn40c
Resistance     :   0.002273
Capacitance    :   0.029396
Area           :   0.01
Slope          :   30.2854
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1     8.28
     2    18.49
     3    29.35
     4    40.92
     5    53.23
     6    66.36
     7    80.36
     8    95.27
     9   111.17
    10   128.09
    11   146.10
    12   165.26
    13   185.61
    14   207.22
    15   230.13
    16   254.41
    17   280.11
    18   307.28
    19   335.98
    20   366.27



Wire Loading Model Mode: enclosed.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    DesignWare

Design Parameters:

    None specified.

