--
--	Conversion of Design01.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon Feb 12 00:03:37 2018
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \motor1:PWMUDB:km_run\ : bit;
SIGNAL \motor1:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_290 : bit;
SIGNAL one : bit;
SIGNAL \motor1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL zero : bit;
SIGNAL \motor1:PWMUDB:control_7\ : bit;
SIGNAL \motor1:PWMUDB:control_6\ : bit;
SIGNAL \motor1:PWMUDB:control_5\ : bit;
SIGNAL \motor1:PWMUDB:control_4\ : bit;
SIGNAL \motor1:PWMUDB:control_3\ : bit;
SIGNAL \motor1:PWMUDB:control_2\ : bit;
SIGNAL \motor1:PWMUDB:control_1\ : bit;
SIGNAL \motor1:PWMUDB:control_0\ : bit;
SIGNAL \motor1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \motor1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \motor1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \motor1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \motor1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \motor1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \motor1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \motor1:PWMUDB:prevCapture\ : bit;
SIGNAL \motor1:PWMUDB:capt_rising\ : bit;
SIGNAL \motor1:PWMUDB:capt_falling\ : bit;
SIGNAL \motor1:PWMUDB:hwCapture\ : bit;
SIGNAL \motor1:PWMUDB:hwEnable\ : bit;
SIGNAL \motor1:PWMUDB:trig_last\ : bit;
SIGNAL \motor1:PWMUDB:trig_rise\ : bit;
SIGNAL \motor1:PWMUDB:trig_fall\ : bit;
SIGNAL \motor1:PWMUDB:trig_out\ : bit;
SIGNAL \motor1:PWMUDB:runmode_enable\ : bit;
SIGNAL \motor1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \motor1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \motor1:PWMUDB:final_enable\ : bit;
SIGNAL \motor1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \motor1:PWMUDB:tc_i\ : bit;
SIGNAL \motor1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \motor1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \motor1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \motor1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \motor1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \motor1:PWMUDB:sc_kill\ : bit;
SIGNAL \motor1:PWMUDB:min_kill\ : bit;
SIGNAL \motor1:PWMUDB:final_kill\ : bit;
SIGNAL \motor1:PWMUDB:km_tc\ : bit;
SIGNAL \motor1:PWMUDB:pwm_db_reg\ : bit;
SIGNAL \motor1:PWMUDB:pwm_db\ : bit;
SIGNAL \motor1:PWMUDB:ph1_i_reg\ : bit;
SIGNAL \motor1:PWMUDB:ph1_i\ : bit;
SIGNAL \motor1:PWMUDB:ph2_i_reg\ : bit;
SIGNAL \motor1:PWMUDB:ph2_i\ : bit;
SIGNAL \motor1:PWMUDB:db_ph1_run_temp\ : bit;
SIGNAL \motor1:PWMUDB:db_edge_rise\ : bit;
SIGNAL \motor1:PWMUDB:db_edge_fall\ : bit;
SIGNAL \motor1:PWMUDB:db_tc\ : bit;
SIGNAL \motor1:PWMUDB:db_ph2_run_temp\ : bit;
SIGNAL \motor1:PWMUDB:db_ph1_run_temp\\R\ : bit;
SIGNAL \motor1:PWMUDB:db_ph1_run_temp\\S\ : bit;
SIGNAL \motor1:PWMUDB:db_ph2_run_temp\\R\ : bit;
SIGNAL \motor1:PWMUDB:db_ph2_run_temp\\S\ : bit;
SIGNAL \motor1:PWMUDB:pwm_i\ : bit;
SIGNAL Net_106 : bit;
SIGNAL Net_309 : bit;
SIGNAL \motor1:PWMUDB:db_ph1_run\ : bit;
SIGNAL \motor1:PWMUDB:db_ph2_run\ : bit;
SIGNAL \motor1:PWMUDB:db_csaddr_2\ : bit;
SIGNAL \motor1:PWMUDB:db_csaddr_1\ : bit;
SIGNAL \motor1:PWMUDB:db_csaddr_0\ : bit;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:ce0\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:ce0\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:cl0\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:cl0\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:ff0\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:ff0\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:ce1\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:ce1\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:cl1\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:cl1\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:z1\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:z1\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:ff1\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:co_msb\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:cmsb\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:so\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:so\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:so_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sDB255:deadbandcounterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sDB255:deadbandcounterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:dith_count_1\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \motor1:PWMUDB:dith_count_0\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \motor1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \motor1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \motor1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \motor1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \motor1:PWMUDB:dith_sel\ : bit;
SIGNAL \motor1:PWMUDB:reset\ : bit;
SIGNAL \motor1:PWMUDB:status_6\ : bit;
SIGNAL \motor1:PWMUDB:status_5\ : bit;
SIGNAL \motor1:PWMUDB:status_4\ : bit;
SIGNAL \motor1:PWMUDB:status_3\ : bit;
SIGNAL \motor1:PWMUDB:status_2\ : bit;
SIGNAL \motor1:PWMUDB:status_1\ : bit;
SIGNAL \motor1:PWMUDB:status_0\ : bit;
SIGNAL \motor1:Net_55\ : bit;
SIGNAL \motor1:PWMUDB:prevCompare1\ : bit;
SIGNAL \motor1:PWMUDB:cmp1\ : bit;
SIGNAL \motor1:PWMUDB:cmp1_status\ : bit;
SIGNAL \motor1:PWMUDB:cmp2_status\ : bit;
SIGNAL \motor1:PWMUDB:cmp2\ : bit;
SIGNAL \motor1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \motor1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \motor1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \motor1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \motor1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \motor1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \motor1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \motor1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \motor1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \motor1:PWMUDB:fifo_full\ : bit;
SIGNAL \motor1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \motor1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \motor1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \motor1:PWMUDB:final_capture\ : bit;
SIGNAL \motor1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \motor1:PWMUDB:cmp1_less\ : bit;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \motor1:PWMUDB:cmp2_less\ : bit;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \motor1:PWMUDB:compare1\ : bit;
SIGNAL \motor1:PWMUDB:compare2\ : bit;
SIGNAL \motor1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \motor1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \motor1:PWMUDB:pwm1_i\ : bit;
SIGNAL \motor1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \motor1:PWMUDB:pwm2_i\ : bit;
SIGNAL \motor1:PWMUDB:tc_i_reg\ : bit;
SIGNAL \motor1:Net_101\ : bit;
SIGNAL \motor1:Net_96\ : bit;
SIGNAL Net_745 : bit;
SIGNAL Net_746 : bit;
SIGNAL \motor1:PWMUDB:pwm_temp\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \motor1:PWMUDB:MODIN1_1\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \motor1:PWMUDB:MODIN1_0\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \motor1:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_753 : bit;
SIGNAL Net_747 : bit;
SIGNAL Net_744 : bit;
SIGNAL \motor1:Net_113\ : bit;
SIGNAL \motor1:Net_107\ : bit;
SIGNAL \motor1:Net_114\ : bit;
SIGNAL tmpOE__high1_1_net_0 : bit;
SIGNAL Net_507 : bit;
SIGNAL tmpFB_0__high1_1_net_0 : bit;
SIGNAL tmpIO_0__high1_1_net_0 : bit;
TERMINAL tmpSIOVREF__high1_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__high1_1_net_0 : bit;
SIGNAL tmpOE__low1_1_net_0 : bit;
SIGNAL Net_308 : bit;
SIGNAL tmpFB_0__low1_1_net_0 : bit;
SIGNAL tmpIO_0__low1_1_net_0 : bit;
TERMINAL tmpSIOVREF__low1_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__low1_1_net_0 : bit;
SIGNAL tmpOE__high1_2_net_0 : bit;
SIGNAL Net_521 : bit;
SIGNAL tmpFB_0__high1_2_net_0 : bit;
SIGNAL tmpIO_0__high1_2_net_0 : bit;
TERMINAL tmpSIOVREF__high1_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__high1_2_net_0 : bit;
SIGNAL tmpOE__low1_2_net_0 : bit;
SIGNAL Net_315 : bit;
SIGNAL tmpFB_0__low1_2_net_0 : bit;
SIGNAL tmpIO_0__low1_2_net_0 : bit;
TERMINAL tmpSIOVREF__low1_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__low1_2_net_0 : bit;
SIGNAL Net_307 : bit;
SIGNAL Net_438 : bit;
SIGNAL Net_108 : bit;
SIGNAL Net_310 : bit;
SIGNAL Net_311 : bit;
SIGNAL \reverse_1:clk\ : bit;
SIGNAL \reverse_1:rst\ : bit;
SIGNAL \reverse_1:control_out_0\ : bit;
SIGNAL \reverse_1:control_out_1\ : bit;
SIGNAL Net_140 : bit;
SIGNAL \reverse_1:control_out_2\ : bit;
SIGNAL Net_141 : bit;
SIGNAL \reverse_1:control_out_3\ : bit;
SIGNAL Net_143 : bit;
SIGNAL \reverse_1:control_out_4\ : bit;
SIGNAL Net_144 : bit;
SIGNAL \reverse_1:control_out_5\ : bit;
SIGNAL Net_145 : bit;
SIGNAL \reverse_1:control_out_6\ : bit;
SIGNAL Net_146 : bit;
SIGNAL \reverse_1:control_out_7\ : bit;
SIGNAL \reverse_1:control_7\ : bit;
SIGNAL \reverse_1:control_6\ : bit;
SIGNAL \reverse_1:control_5\ : bit;
SIGNAL \reverse_1:control_4\ : bit;
SIGNAL \reverse_1:control_3\ : bit;
SIGNAL \reverse_1:control_2\ : bit;
SIGNAL \reverse_1:control_1\ : bit;
SIGNAL \reverse_1:control_0\ : bit;
SIGNAL Net_314 : bit;
SIGNAL tmpOE__led_net_0 : bit;
SIGNAL tmpFB_0__led_net_0 : bit;
SIGNAL tmpIO_0__led_net_0 : bit;
TERMINAL tmpSIOVREF__led_net_0 : bit;
SIGNAL tmpINTERRUPT_0__led_net_0 : bit;
SIGNAL \motor2:PWMUDB:km_run\ : bit;
SIGNAL \motor2:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_788 : bit;
SIGNAL \motor2:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \motor2:PWMUDB:control_7\ : bit;
SIGNAL \motor2:PWMUDB:control_6\ : bit;
SIGNAL \motor2:PWMUDB:control_5\ : bit;
SIGNAL \motor2:PWMUDB:control_4\ : bit;
SIGNAL \motor2:PWMUDB:control_3\ : bit;
SIGNAL \motor2:PWMUDB:control_2\ : bit;
SIGNAL \motor2:PWMUDB:control_1\ : bit;
SIGNAL \motor2:PWMUDB:control_0\ : bit;
SIGNAL \motor2:PWMUDB:ctrl_enable\ : bit;
SIGNAL \motor2:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \motor2:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \motor2:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \motor2:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \motor2:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \motor2:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \motor2:PWMUDB:prevCapture\ : bit;
SIGNAL \motor2:PWMUDB:capt_rising\ : bit;
SIGNAL \motor2:PWMUDB:capt_falling\ : bit;
SIGNAL \motor2:PWMUDB:hwCapture\ : bit;
SIGNAL \motor2:PWMUDB:hwEnable\ : bit;
SIGNAL \motor2:PWMUDB:trig_last\ : bit;
SIGNAL \motor2:PWMUDB:trig_rise\ : bit;
SIGNAL \motor2:PWMUDB:trig_fall\ : bit;
SIGNAL \motor2:PWMUDB:trig_out\ : bit;
SIGNAL \motor2:PWMUDB:runmode_enable\ : bit;
SIGNAL \motor2:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \motor2:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \motor2:PWMUDB:final_enable\ : bit;
SIGNAL \motor2:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \motor2:PWMUDB:tc_i\ : bit;
SIGNAL \motor2:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \motor2:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \motor2:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \motor2:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \motor2:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \motor2:PWMUDB:sc_kill\ : bit;
SIGNAL \motor2:PWMUDB:min_kill\ : bit;
SIGNAL \motor2:PWMUDB:final_kill\ : bit;
SIGNAL \motor2:PWMUDB:km_tc\ : bit;
SIGNAL \motor2:PWMUDB:pwm_db_reg\ : bit;
SIGNAL \motor2:PWMUDB:pwm_db\ : bit;
SIGNAL \motor2:PWMUDB:ph1_i_reg\ : bit;
SIGNAL \motor2:PWMUDB:ph1_i\ : bit;
SIGNAL \motor2:PWMUDB:ph2_i_reg\ : bit;
SIGNAL \motor2:PWMUDB:ph2_i\ : bit;
SIGNAL \motor2:PWMUDB:db_ph1_run_temp\ : bit;
SIGNAL \motor2:PWMUDB:db_edge_rise\ : bit;
SIGNAL \motor2:PWMUDB:db_edge_fall\ : bit;
SIGNAL \motor2:PWMUDB:db_tc\ : bit;
SIGNAL \motor2:PWMUDB:db_ph2_run_temp\ : bit;
SIGNAL \motor2:PWMUDB:db_ph1_run_temp\\R\ : bit;
SIGNAL \motor2:PWMUDB:db_ph1_run_temp\\S\ : bit;
SIGNAL \motor2:PWMUDB:db_ph2_run_temp\\R\ : bit;
SIGNAL \motor2:PWMUDB:db_ph2_run_temp\\S\ : bit;
SIGNAL \motor2:PWMUDB:pwm_i\ : bit;
SIGNAL Net_799 : bit;
SIGNAL Net_800 : bit;
SIGNAL \motor2:PWMUDB:db_ph1_run\ : bit;
SIGNAL \motor2:PWMUDB:db_ph2_run\ : bit;
SIGNAL \motor2:PWMUDB:db_csaddr_2\ : bit;
SIGNAL \motor2:PWMUDB:db_csaddr_1\ : bit;
SIGNAL \motor2:PWMUDB:db_csaddr_0\ : bit;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:ce0\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:ce0\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:cl0\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:cl0\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:ff0\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:ff0\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:ce1\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:ce1\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:cl1\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:cl1\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:z1\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:z1\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:ff1\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:co_msb\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:cmsb\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:so\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:so\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:so_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sDB255:deadbandcounterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sDB255:deadbandcounterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:dith_count_1\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \motor2:PWMUDB:dith_count_0\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \motor2:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \motor2:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \motor2:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \motor2:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \motor2:PWMUDB:dith_sel\ : bit;
SIGNAL \motor2:PWMUDB:reset\ : bit;
SIGNAL \motor2:PWMUDB:status_6\ : bit;
SIGNAL \motor2:PWMUDB:status_5\ : bit;
SIGNAL \motor2:PWMUDB:status_4\ : bit;
SIGNAL \motor2:PWMUDB:status_3\ : bit;
SIGNAL \motor2:PWMUDB:status_2\ : bit;
SIGNAL \motor2:PWMUDB:status_1\ : bit;
SIGNAL \motor2:PWMUDB:status_0\ : bit;
SIGNAL \motor2:Net_55\ : bit;
SIGNAL \motor2:PWMUDB:prevCompare1\ : bit;
SIGNAL \motor2:PWMUDB:cmp1\ : bit;
SIGNAL \motor2:PWMUDB:cmp1_status\ : bit;
SIGNAL \motor2:PWMUDB:cmp2_status\ : bit;
SIGNAL \motor2:PWMUDB:cmp2\ : bit;
SIGNAL \motor2:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \motor2:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \motor2:PWMUDB:final_kill_reg\ : bit;
SIGNAL \motor2:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \motor2:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \motor2:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \motor2:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \motor2:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \motor2:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \motor2:PWMUDB:fifo_full\ : bit;
SIGNAL \motor2:PWMUDB:cs_addr_2\ : bit;
SIGNAL \motor2:PWMUDB:cs_addr_1\ : bit;
SIGNAL \motor2:PWMUDB:cs_addr_0\ : bit;
SIGNAL \motor2:PWMUDB:final_capture\ : bit;
SIGNAL \motor2:PWMUDB:cmp1_eq\ : bit;
SIGNAL \motor2:PWMUDB:cmp1_less\ : bit;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:cmp2_eq\ : bit;
SIGNAL \motor2:PWMUDB:cmp2_less\ : bit;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:fifo_nempty\ : bit;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor2:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \motor2:PWMUDB:compare1\ : bit;
SIGNAL \motor2:PWMUDB:compare2\ : bit;
SIGNAL \motor2:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \motor2:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \motor2:PWMUDB:pwm1_i\ : bit;
SIGNAL \motor2:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \motor2:PWMUDB:pwm2_i\ : bit;
SIGNAL \motor2:PWMUDB:tc_i_reg\ : bit;
SIGNAL \motor2:Net_101\ : bit;
SIGNAL \motor2:Net_96\ : bit;
SIGNAL Net_845 : bit;
SIGNAL Net_846 : bit;
SIGNAL \motor2:PWMUDB:pwm_temp\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \motor2:PWMUDB:MODIN2_1\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \motor2:PWMUDB:MODIN2_0\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \motor2:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_853 : bit;
SIGNAL Net_847 : bit;
SIGNAL Net_844 : bit;
SIGNAL \motor2:Net_113\ : bit;
SIGNAL \motor2:Net_107\ : bit;
SIGNAL \motor2:Net_114\ : bit;
SIGNAL tmpOE__high2_1_net_0 : bit;
SIGNAL Net_801 : bit;
SIGNAL tmpFB_0__high2_1_net_0 : bit;
SIGNAL tmpIO_0__high2_1_net_0 : bit;
TERMINAL tmpSIOVREF__high2_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__high2_1_net_0 : bit;
SIGNAL tmpOE__low2_1_net_0 : bit;
SIGNAL Net_802 : bit;
SIGNAL tmpFB_0__low2_1_net_0 : bit;
SIGNAL tmpIO_0__low2_1_net_0 : bit;
TERMINAL tmpSIOVREF__low2_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__low2_1_net_0 : bit;
SIGNAL tmpOE__high2_2_net_0 : bit;
SIGNAL Net_803 : bit;
SIGNAL tmpFB_0__high2_2_net_0 : bit;
SIGNAL tmpIO_0__high2_2_net_0 : bit;
TERMINAL tmpSIOVREF__high2_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__high2_2_net_0 : bit;
SIGNAL tmpOE__low2_2_net_0 : bit;
SIGNAL Net_804 : bit;
SIGNAL tmpFB_0__low2_2_net_0 : bit;
SIGNAL tmpIO_0__low2_2_net_0 : bit;
TERMINAL tmpSIOVREF__low2_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__low2_2_net_0 : bit;
SIGNAL Net_806 : bit;
SIGNAL Net_805 : bit;
SIGNAL Net_808 : bit;
SIGNAL Net_807 : bit;
SIGNAL \reverse_2:clk\ : bit;
SIGNAL \reverse_2:rst\ : bit;
SIGNAL \reverse_2:control_out_0\ : bit;
SIGNAL \reverse_2:control_out_1\ : bit;
SIGNAL Net_809 : bit;
SIGNAL \reverse_2:control_out_2\ : bit;
SIGNAL Net_810 : bit;
SIGNAL \reverse_2:control_out_3\ : bit;
SIGNAL Net_811 : bit;
SIGNAL \reverse_2:control_out_4\ : bit;
SIGNAL Net_812 : bit;
SIGNAL \reverse_2:control_out_5\ : bit;
SIGNAL Net_813 : bit;
SIGNAL \reverse_2:control_out_6\ : bit;
SIGNAL Net_814 : bit;
SIGNAL \reverse_2:control_out_7\ : bit;
SIGNAL \reverse_2:control_7\ : bit;
SIGNAL \reverse_2:control_6\ : bit;
SIGNAL \reverse_2:control_5\ : bit;
SIGNAL \reverse_2:control_4\ : bit;
SIGNAL \reverse_2:control_3\ : bit;
SIGNAL \reverse_2:control_2\ : bit;
SIGNAL \reverse_2:control_1\ : bit;
SIGNAL \reverse_2:control_0\ : bit;
SIGNAL Net_818 : bit;
SIGNAL Net_819 : bit;
SIGNAL \motor3:PWMUDB:km_run\ : bit;
SIGNAL \motor3:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_855 : bit;
SIGNAL \motor3:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \motor3:PWMUDB:control_7\ : bit;
SIGNAL \motor3:PWMUDB:control_6\ : bit;
SIGNAL \motor3:PWMUDB:control_5\ : bit;
SIGNAL \motor3:PWMUDB:control_4\ : bit;
SIGNAL \motor3:PWMUDB:control_3\ : bit;
SIGNAL \motor3:PWMUDB:control_2\ : bit;
SIGNAL \motor3:PWMUDB:control_1\ : bit;
SIGNAL \motor3:PWMUDB:control_0\ : bit;
SIGNAL \motor3:PWMUDB:ctrl_enable\ : bit;
SIGNAL \motor3:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \motor3:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \motor3:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \motor3:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \motor3:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \motor3:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \motor3:PWMUDB:prevCapture\ : bit;
SIGNAL \motor3:PWMUDB:capt_rising\ : bit;
SIGNAL \motor3:PWMUDB:capt_falling\ : bit;
SIGNAL \motor3:PWMUDB:hwCapture\ : bit;
SIGNAL \motor3:PWMUDB:hwEnable\ : bit;
SIGNAL \motor3:PWMUDB:trig_last\ : bit;
SIGNAL \motor3:PWMUDB:trig_rise\ : bit;
SIGNAL \motor3:PWMUDB:trig_fall\ : bit;
SIGNAL \motor3:PWMUDB:trig_out\ : bit;
SIGNAL \motor3:PWMUDB:runmode_enable\ : bit;
SIGNAL \motor3:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \motor3:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \motor3:PWMUDB:final_enable\ : bit;
SIGNAL \motor3:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \motor3:PWMUDB:tc_i\ : bit;
SIGNAL \motor3:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \motor3:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \motor3:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \motor3:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \motor3:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \motor3:PWMUDB:sc_kill\ : bit;
SIGNAL \motor3:PWMUDB:min_kill\ : bit;
SIGNAL \motor3:PWMUDB:final_kill\ : bit;
SIGNAL \motor3:PWMUDB:km_tc\ : bit;
SIGNAL \motor3:PWMUDB:pwm_db_reg\ : bit;
SIGNAL \motor3:PWMUDB:pwm_db\ : bit;
SIGNAL \motor3:PWMUDB:ph1_i_reg\ : bit;
SIGNAL \motor3:PWMUDB:ph1_i\ : bit;
SIGNAL \motor3:PWMUDB:ph2_i_reg\ : bit;
SIGNAL \motor3:PWMUDB:ph2_i\ : bit;
SIGNAL \motor3:PWMUDB:db_ph1_run_temp\ : bit;
SIGNAL \motor3:PWMUDB:db_edge_rise\ : bit;
SIGNAL \motor3:PWMUDB:db_edge_fall\ : bit;
SIGNAL \motor3:PWMUDB:db_tc\ : bit;
SIGNAL \motor3:PWMUDB:db_ph2_run_temp\ : bit;
SIGNAL \motor3:PWMUDB:db_ph1_run_temp\\R\ : bit;
SIGNAL \motor3:PWMUDB:db_ph1_run_temp\\S\ : bit;
SIGNAL \motor3:PWMUDB:db_ph2_run_temp\\R\ : bit;
SIGNAL \motor3:PWMUDB:db_ph2_run_temp\\S\ : bit;
SIGNAL \motor3:PWMUDB:pwm_i\ : bit;
SIGNAL Net_866 : bit;
SIGNAL Net_867 : bit;
SIGNAL \motor3:PWMUDB:db_ph1_run\ : bit;
SIGNAL \motor3:PWMUDB:db_ph2_run\ : bit;
SIGNAL \motor3:PWMUDB:db_csaddr_2\ : bit;
SIGNAL \motor3:PWMUDB:db_csaddr_1\ : bit;
SIGNAL \motor3:PWMUDB:db_csaddr_0\ : bit;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:ce0\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:ce0\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:cl0\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:cl0\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:ff0\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:ff0\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:ce1\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:ce1\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:cl1\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:cl1\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:z1\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:z1\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:ff1\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:co_msb\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:cmsb\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:so\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:so\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:so_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sDB255:deadbandcounterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sDB255:deadbandcounterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:dith_count_1\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \motor3:PWMUDB:dith_count_0\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \motor3:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \motor3:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \motor3:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \motor3:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \motor3:PWMUDB:dith_sel\ : bit;
SIGNAL \motor3:PWMUDB:reset\ : bit;
SIGNAL \motor3:PWMUDB:status_6\ : bit;
SIGNAL \motor3:PWMUDB:status_5\ : bit;
SIGNAL \motor3:PWMUDB:status_4\ : bit;
SIGNAL \motor3:PWMUDB:status_3\ : bit;
SIGNAL \motor3:PWMUDB:status_2\ : bit;
SIGNAL \motor3:PWMUDB:status_1\ : bit;
SIGNAL \motor3:PWMUDB:status_0\ : bit;
SIGNAL \motor3:Net_55\ : bit;
SIGNAL \motor3:PWMUDB:prevCompare1\ : bit;
SIGNAL \motor3:PWMUDB:cmp1\ : bit;
SIGNAL \motor3:PWMUDB:cmp1_status\ : bit;
SIGNAL \motor3:PWMUDB:cmp2_status\ : bit;
SIGNAL \motor3:PWMUDB:cmp2\ : bit;
SIGNAL \motor3:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \motor3:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \motor3:PWMUDB:final_kill_reg\ : bit;
SIGNAL \motor3:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \motor3:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \motor3:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \motor3:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \motor3:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \motor3:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \motor3:PWMUDB:fifo_full\ : bit;
SIGNAL \motor3:PWMUDB:cs_addr_2\ : bit;
SIGNAL \motor3:PWMUDB:cs_addr_1\ : bit;
SIGNAL \motor3:PWMUDB:cs_addr_0\ : bit;
SIGNAL \motor3:PWMUDB:final_capture\ : bit;
SIGNAL \motor3:PWMUDB:cmp1_eq\ : bit;
SIGNAL \motor3:PWMUDB:cmp1_less\ : bit;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:cmp2_eq\ : bit;
SIGNAL \motor3:PWMUDB:cmp2_less\ : bit;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:fifo_nempty\ : bit;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \motor3:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \motor3:PWMUDB:compare1\ : bit;
SIGNAL \motor3:PWMUDB:compare2\ : bit;
SIGNAL \motor3:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \motor3:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \motor3:PWMUDB:pwm1_i\ : bit;
SIGNAL \motor3:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \motor3:PWMUDB:pwm2_i\ : bit;
SIGNAL \motor3:PWMUDB:tc_i_reg\ : bit;
SIGNAL \motor3:Net_101\ : bit;
SIGNAL \motor3:Net_96\ : bit;
SIGNAL Net_889 : bit;
SIGNAL Net_890 : bit;
SIGNAL \motor3:PWMUDB:pwm_temp\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \motor3:PWMUDB:MODIN3_1\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \motor3:PWMUDB:MODIN3_0\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \motor3:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_897 : bit;
SIGNAL Net_891 : bit;
SIGNAL Net_888 : bit;
SIGNAL \motor3:Net_113\ : bit;
SIGNAL \motor3:Net_107\ : bit;
SIGNAL \motor3:Net_114\ : bit;
SIGNAL tmpOE__high3_1_net_0 : bit;
SIGNAL Net_868 : bit;
SIGNAL tmpFB_0__high3_1_net_0 : bit;
SIGNAL tmpIO_0__high3_1_net_0 : bit;
TERMINAL tmpSIOVREF__high3_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__high3_1_net_0 : bit;
SIGNAL tmpOE__low3_1_net_0 : bit;
SIGNAL Net_869 : bit;
SIGNAL tmpFB_0__low3_1_net_0 : bit;
SIGNAL tmpIO_0__low3_1_net_0 : bit;
TERMINAL tmpSIOVREF__low3_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__low3_1_net_0 : bit;
SIGNAL tmpOE__high3_2_net_0 : bit;
SIGNAL Net_870 : bit;
SIGNAL tmpFB_0__high3_2_net_0 : bit;
SIGNAL tmpIO_0__high3_2_net_0 : bit;
TERMINAL tmpSIOVREF__high3_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__high3_2_net_0 : bit;
SIGNAL tmpOE__low3_2_net_0 : bit;
SIGNAL Net_871 : bit;
SIGNAL tmpFB_0__low3_2_net_0 : bit;
SIGNAL tmpIO_0__low3_2_net_0 : bit;
TERMINAL tmpSIOVREF__low3_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__low3_2_net_0 : bit;
SIGNAL Net_873 : bit;
SIGNAL Net_872 : bit;
SIGNAL Net_875 : bit;
SIGNAL Net_874 : bit;
SIGNAL \reverse_3:clk\ : bit;
SIGNAL \reverse_3:rst\ : bit;
SIGNAL \reverse_3:control_out_0\ : bit;
SIGNAL \reverse_3:control_out_1\ : bit;
SIGNAL Net_876 : bit;
SIGNAL \reverse_3:control_out_2\ : bit;
SIGNAL Net_877 : bit;
SIGNAL \reverse_3:control_out_3\ : bit;
SIGNAL Net_878 : bit;
SIGNAL \reverse_3:control_out_4\ : bit;
SIGNAL Net_879 : bit;
SIGNAL \reverse_3:control_out_5\ : bit;
SIGNAL Net_880 : bit;
SIGNAL \reverse_3:control_out_6\ : bit;
SIGNAL Net_881 : bit;
SIGNAL \reverse_3:control_out_7\ : bit;
SIGNAL \reverse_3:control_7\ : bit;
SIGNAL \reverse_3:control_6\ : bit;
SIGNAL \reverse_3:control_5\ : bit;
SIGNAL \reverse_3:control_4\ : bit;
SIGNAL \reverse_3:control_3\ : bit;
SIGNAL \reverse_3:control_2\ : bit;
SIGNAL \reverse_3:control_1\ : bit;
SIGNAL \reverse_3:control_0\ : bit;
SIGNAL Net_885 : bit;
SIGNAL Net_886 : bit;
SIGNAL \UART_PS3:Net_9\ : bit;
SIGNAL \UART_PS3:Net_61\ : bit;
SIGNAL \UART_PS3:BUART:clock_op\ : bit;
SIGNAL \UART_PS3:BUART:reset_reg\ : bit;
SIGNAL Net_904 : bit;
SIGNAL \UART_PS3:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_PS3:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_PS3:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_PS3:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_PS3:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_PS3:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_PS3:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_PS3:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_PS3:BUART:reset_sr\ : bit;
SIGNAL \UART_PS3:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_900 : bit;
SIGNAL \UART_PS3:BUART:txn\ : bit;
SIGNAL Net_906 : bit;
SIGNAL Net_381 : bit;
SIGNAL \UART_PS3:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_PS3:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_PS3:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_PS3:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_PS3:BUART:rx_state_1\ : bit;
SIGNAL \UART_PS3:BUART:rx_state_0\ : bit;
SIGNAL \UART_PS3:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_PS3:BUART:rx_postpoll\ : bit;
SIGNAL \UART_PS3:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:hd_shift_out\ : bit;
SIGNAL \UART_PS3:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_PS3:BUART:rx_fifofull\ : bit;
SIGNAL \UART_PS3:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_PS3:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:rx_counter_load\ : bit;
SIGNAL \UART_PS3:BUART:rx_state_3\ : bit;
SIGNAL \UART_PS3:BUART:rx_state_2\ : bit;
SIGNAL \UART_PS3:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_PS3:BUART:rx_count_2\ : bit;
SIGNAL \UART_PS3:BUART:rx_count_1\ : bit;
SIGNAL \UART_PS3:BUART:rx_count_0\ : bit;
SIGNAL \UART_PS3:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_PS3:BUART:rx_count_6\ : bit;
SIGNAL \UART_PS3:BUART:rx_count_5\ : bit;
SIGNAL \UART_PS3:BUART:rx_count_4\ : bit;
SIGNAL \UART_PS3:BUART:rx_count_3\ : bit;
SIGNAL \UART_PS3:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_PS3:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_PS3:BUART:rx_bitclk\ : bit;
SIGNAL \UART_PS3:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_PS3:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_PS3:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_PS3:BUART:pollingrange\ : bit;
SIGNAL \UART_PS3:BUART:pollcount_1\ : bit;
SIGNAL Net_905 : bit;
SIGNAL add_vv_vv_MODGEN_4_1 : bit;
SIGNAL \UART_PS3:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_4_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL cmp_vv_vv_MODGEN_6 : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL MODIN4_1 : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL MODIN4_0 : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_0\ : bit;
SIGNAL \UART_PS3:BUART:rx_status_0\ : bit;
SIGNAL \UART_PS3:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_PS3:BUART:rx_status_1\ : bit;
SIGNAL \UART_PS3:BUART:rx_status_2\ : bit;
SIGNAL \UART_PS3:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_PS3:BUART:rx_status_3\ : bit;
SIGNAL \UART_PS3:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_PS3:BUART:rx_status_4\ : bit;
SIGNAL \UART_PS3:BUART:rx_status_5\ : bit;
SIGNAL \UART_PS3:BUART:rx_status_6\ : bit;
SIGNAL \UART_PS3:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_901 : bit;
SIGNAL \UART_PS3:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_PS3:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_PS3:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL \UART_PS3:BUART:rx_address_detected\ : bit;
SIGNAL \UART_PS3:BUART:rx_last\ : bit;
SIGNAL \UART_PS3:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_8 : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newa_6\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newa_5\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newa_4\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newa_3\ : bit;
SIGNAL MODIN7_6 : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newa_2\ : bit;
SIGNAL MODIN7_5 : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL MODIN7_4 : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL MODIN7_3 : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_6\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_5\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_4\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_3\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_2\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:dataa_6\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:dataa_5\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:dataa_4\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:dataa_3\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:dataa_2\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:datab_6\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:datab_5\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:datab_4\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:datab_3\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:datab_2\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_6\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:gta_6\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_5\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:gta_5\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_4\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:gta_4\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_3\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:gta_3\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_2\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:gta_2\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:newa_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:newb_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:dataa_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:datab_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:xeq\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:xneq\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:xlt\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:xlte\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:xgt\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:g1:a0:xgte\ : bit;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:lt\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:MODULE_8:lt\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:eq\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:MODULE_8:eq\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:gt\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:MODULE_8:gt\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:gte\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:MODULE_8:gte\:SIGNAL IS 2;
SIGNAL \UART_PS3:BUART:sRX:MODULE_8:lte\ : bit;
ATTRIBUTE port_state_att of \UART_PS3:BUART:sRX:MODULE_8:lte\:SIGNAL IS 2;
SIGNAL tmpOE__PS3_IN_net_0 : bit;
SIGNAL tmpIO_0__PS3_IN_net_0 : bit;
TERMINAL tmpSIOVREF__PS3_IN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PS3_IN_net_0 : bit;
SIGNAL Net_918 : bit;
SIGNAL \UART_1:Net_9\ : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL Net_916 : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_912 : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL \UART_1:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_919 : bit;
SIGNAL \UART_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_1:BUART:tx_status_3\ : bit;
SIGNAL Net_914 : bit;
SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL Net_924 : bit;
SIGNAL \motor1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \motor1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \motor1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \motor1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \motor1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \motor1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \motor1:PWMUDB:pwm_db_reg\\D\ : bit;
SIGNAL \motor1:PWMUDB:ph1_i_reg\\D\ : bit;
SIGNAL \motor1:PWMUDB:ph2_i_reg\\D\ : bit;
SIGNAL \motor1:PWMUDB:db_ph1_run_temp\\D\ : bit;
SIGNAL \motor1:PWMUDB:db_ph2_run_temp\\D\ : bit;
SIGNAL \motor1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \motor1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \motor1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \motor1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \motor1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \motor1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \motor1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \motor1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \motor1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \motor1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \motor2:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \motor2:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \motor2:PWMUDB:trig_last\\D\ : bit;
SIGNAL \motor2:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \motor2:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \motor2:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \motor2:PWMUDB:pwm_db_reg\\D\ : bit;
SIGNAL \motor2:PWMUDB:ph1_i_reg\\D\ : bit;
SIGNAL \motor2:PWMUDB:ph2_i_reg\\D\ : bit;
SIGNAL \motor2:PWMUDB:db_ph1_run_temp\\D\ : bit;
SIGNAL \motor2:PWMUDB:db_ph2_run_temp\\D\ : bit;
SIGNAL \motor2:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \motor2:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \motor2:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \motor2:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \motor2:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \motor2:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \motor2:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \motor2:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \motor2:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \motor2:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \motor3:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \motor3:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \motor3:PWMUDB:trig_last\\D\ : bit;
SIGNAL \motor3:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \motor3:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \motor3:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \motor3:PWMUDB:pwm_db_reg\\D\ : bit;
SIGNAL \motor3:PWMUDB:ph1_i_reg\\D\ : bit;
SIGNAL \motor3:PWMUDB:ph2_i_reg\\D\ : bit;
SIGNAL \motor3:PWMUDB:db_ph1_run_temp\\D\ : bit;
SIGNAL \motor3:PWMUDB:db_ph2_run_temp\\D\ : bit;
SIGNAL \motor3:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \motor3:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \motor3:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \motor3:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \motor3:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \motor3:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \motor3:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \motor3:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \motor3:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \motor3:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \UART_PS3:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_PS3:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_PS3:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_PS3:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_PS3:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_PS3:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_PS3:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_PS3:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_PS3:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_PS3:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_PS3:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_PS3:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_PS3:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_PS3:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_PS3:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_PS3:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_PS3:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_PS3:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_PS3:BUART:rx_last\\D\ : bit;
SIGNAL \UART_PS3:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_914D : bit;
SIGNAL \UART_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\\D\ : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\motor1:PWMUDB:sc_kill_tmp\\D\ <= (not \motor1:PWMUDB:tc_i\);

\motor1:PWMUDB:db_ph1_run_temp\\D\ <= ((not \motor1:PWMUDB:pwm_db_reg\ and \motor1:PWMUDB:runmode_enable\ and \motor1:PWMUDB:cmp1_less\)
	OR (not \motor1:PWMUDB:cmp1_less\ and \motor1:PWMUDB:pwm_db_reg\ and \motor1:PWMUDB:db_ph1_run_temp\)
	OR (not \motor1:PWMUDB:runmode_enable\ and \motor1:PWMUDB:pwm_db_reg\ and \motor1:PWMUDB:db_ph1_run_temp\)
	OR (not \motor1:PWMUDB:db_tc\ and \motor1:PWMUDB:db_ph1_run_temp\));

\motor1:PWMUDB:db_ph2_run_temp\\D\ <= ((not \motor1:PWMUDB:pwm_db_reg\ and \motor1:PWMUDB:runmode_enable\ and \motor1:PWMUDB:db_ph2_run_temp\ and \motor1:PWMUDB:cmp1_less\)
	OR (not \motor1:PWMUDB:cmp1_less\ and \motor1:PWMUDB:pwm_db_reg\)
	OR (not \motor1:PWMUDB:db_tc\ and \motor1:PWMUDB:db_ph2_run_temp\)
	OR (not \motor1:PWMUDB:runmode_enable\ and \motor1:PWMUDB:pwm_db_reg\));

\motor1:PWMUDB:pwm_db\ <= ((\motor1:PWMUDB:runmode_enable\ and \motor1:PWMUDB:cmp1_less\));

\motor1:PWMUDB:ph1_i\ <= ((not \motor1:PWMUDB:db_ph1_run_temp\ and \motor1:PWMUDB:runmode_enable\ and \motor1:PWMUDB:pwm_db_reg\ and \motor1:PWMUDB:cmp1_less\));

\motor1:PWMUDB:ph2_i\ <= ((not \motor1:PWMUDB:pwm_db_reg\ and not \motor1:PWMUDB:db_ph2_run_temp\ and not \motor1:PWMUDB:cmp1_less\)
	OR (not \motor1:PWMUDB:runmode_enable\ and not \motor1:PWMUDB:pwm_db_reg\ and not \motor1:PWMUDB:db_ph2_run_temp\));

\motor1:PWMUDB:db_csaddr_0\ <= ((not \motor1:PWMUDB:pwm_db_reg\ and not \motor1:PWMUDB:db_tc\ and \motor1:PWMUDB:runmode_enable\ and \motor1:PWMUDB:cmp1_less\)
	OR (not \motor1:PWMUDB:db_tc\ and not \motor1:PWMUDB:cmp1_less\ and \motor1:PWMUDB:pwm_db_reg\)
	OR (not \motor1:PWMUDB:runmode_enable\ and not \motor1:PWMUDB:db_tc\ and \motor1:PWMUDB:pwm_db_reg\)
	OR (not \motor1:PWMUDB:db_tc\ and \motor1:PWMUDB:db_ph2_run_temp\)
	OR (not \motor1:PWMUDB:db_tc\ and \motor1:PWMUDB:db_ph1_run_temp\));

\motor1:PWMUDB:dith_count_1\\D\ <= ((not \motor1:PWMUDB:dith_count_1\ and \motor1:PWMUDB:tc_i\ and \motor1:PWMUDB:dith_count_0\)
	OR (not \motor1:PWMUDB:dith_count_0\ and \motor1:PWMUDB:dith_count_1\)
	OR (not \motor1:PWMUDB:tc_i\ and \motor1:PWMUDB:dith_count_1\));

\motor1:PWMUDB:dith_count_0\\D\ <= ((not \motor1:PWMUDB:dith_count_0\ and \motor1:PWMUDB:tc_i\)
	OR (not \motor1:PWMUDB:tc_i\ and \motor1:PWMUDB:dith_count_0\));

\motor1:PWMUDB:cmp1_status\ <= ((not \motor1:PWMUDB:prevCompare1\ and \motor1:PWMUDB:cmp1_less\));

\motor1:PWMUDB:status_2\ <= ((\motor1:PWMUDB:runmode_enable\ and \motor1:PWMUDB:tc_i\));

Net_308 <= ((Net_106 and Net_310)
	OR (Net_309 and Net_438));

Net_315 <= ((Net_309 and Net_310)
	OR (Net_106 and Net_438));

Net_507 <= ((Net_106 and Net_438));

Net_521 <= ((Net_106 and Net_310));

\motor2:PWMUDB:sc_kill_tmp\\D\ <= (not \motor2:PWMUDB:tc_i\);

\motor2:PWMUDB:db_ph1_run_temp\\D\ <= ((not \motor2:PWMUDB:pwm_db_reg\ and \motor2:PWMUDB:runmode_enable\ and \motor2:PWMUDB:cmp1_less\)
	OR (not \motor2:PWMUDB:cmp1_less\ and \motor2:PWMUDB:pwm_db_reg\ and \motor2:PWMUDB:db_ph1_run_temp\)
	OR (not \motor2:PWMUDB:runmode_enable\ and \motor2:PWMUDB:pwm_db_reg\ and \motor2:PWMUDB:db_ph1_run_temp\)
	OR (not \motor2:PWMUDB:db_tc\ and \motor2:PWMUDB:db_ph1_run_temp\));

\motor2:PWMUDB:db_ph2_run_temp\\D\ <= ((not \motor2:PWMUDB:pwm_db_reg\ and \motor2:PWMUDB:runmode_enable\ and \motor2:PWMUDB:db_ph2_run_temp\ and \motor2:PWMUDB:cmp1_less\)
	OR (not \motor2:PWMUDB:cmp1_less\ and \motor2:PWMUDB:pwm_db_reg\)
	OR (not \motor2:PWMUDB:db_tc\ and \motor2:PWMUDB:db_ph2_run_temp\)
	OR (not \motor2:PWMUDB:runmode_enable\ and \motor2:PWMUDB:pwm_db_reg\));

\motor2:PWMUDB:pwm_db\ <= ((\motor2:PWMUDB:runmode_enable\ and \motor2:PWMUDB:cmp1_less\));

\motor2:PWMUDB:ph1_i\ <= ((not \motor2:PWMUDB:db_ph1_run_temp\ and \motor2:PWMUDB:runmode_enable\ and \motor2:PWMUDB:pwm_db_reg\ and \motor2:PWMUDB:cmp1_less\));

\motor2:PWMUDB:ph2_i\ <= ((not \motor2:PWMUDB:pwm_db_reg\ and not \motor2:PWMUDB:db_ph2_run_temp\ and not \motor2:PWMUDB:cmp1_less\)
	OR (not \motor2:PWMUDB:runmode_enable\ and not \motor2:PWMUDB:pwm_db_reg\ and not \motor2:PWMUDB:db_ph2_run_temp\));

\motor2:PWMUDB:db_csaddr_0\ <= ((not \motor2:PWMUDB:pwm_db_reg\ and not \motor2:PWMUDB:db_tc\ and \motor2:PWMUDB:runmode_enable\ and \motor2:PWMUDB:cmp1_less\)
	OR (not \motor2:PWMUDB:db_tc\ and not \motor2:PWMUDB:cmp1_less\ and \motor2:PWMUDB:pwm_db_reg\)
	OR (not \motor2:PWMUDB:runmode_enable\ and not \motor2:PWMUDB:db_tc\ and \motor2:PWMUDB:pwm_db_reg\)
	OR (not \motor2:PWMUDB:db_tc\ and \motor2:PWMUDB:db_ph2_run_temp\)
	OR (not \motor2:PWMUDB:db_tc\ and \motor2:PWMUDB:db_ph1_run_temp\));

\motor2:PWMUDB:dith_count_1\\D\ <= ((not \motor2:PWMUDB:dith_count_1\ and \motor2:PWMUDB:tc_i\ and \motor2:PWMUDB:dith_count_0\)
	OR (not \motor2:PWMUDB:dith_count_0\ and \motor2:PWMUDB:dith_count_1\)
	OR (not \motor2:PWMUDB:tc_i\ and \motor2:PWMUDB:dith_count_1\));

\motor2:PWMUDB:dith_count_0\\D\ <= ((not \motor2:PWMUDB:dith_count_0\ and \motor2:PWMUDB:tc_i\)
	OR (not \motor2:PWMUDB:tc_i\ and \motor2:PWMUDB:dith_count_0\));

\motor2:PWMUDB:cmp1_status\ <= ((not \motor2:PWMUDB:prevCompare1\ and \motor2:PWMUDB:cmp1_less\));

\motor2:PWMUDB:status_2\ <= ((\motor2:PWMUDB:runmode_enable\ and \motor2:PWMUDB:tc_i\));

Net_802 <= ((Net_799 and Net_807)
	OR (Net_800 and Net_805));

Net_804 <= ((Net_800 and Net_807)
	OR (Net_799 and Net_805));

Net_801 <= ((Net_799 and Net_805));

Net_803 <= ((Net_799 and Net_807));

\motor3:PWMUDB:sc_kill_tmp\\D\ <= (not \motor3:PWMUDB:tc_i\);

\motor3:PWMUDB:db_ph1_run_temp\\D\ <= ((not \motor3:PWMUDB:pwm_db_reg\ and \motor3:PWMUDB:runmode_enable\ and \motor3:PWMUDB:cmp1_less\)
	OR (not \motor3:PWMUDB:cmp1_less\ and \motor3:PWMUDB:pwm_db_reg\ and \motor3:PWMUDB:db_ph1_run_temp\)
	OR (not \motor3:PWMUDB:runmode_enable\ and \motor3:PWMUDB:pwm_db_reg\ and \motor3:PWMUDB:db_ph1_run_temp\)
	OR (not \motor3:PWMUDB:db_tc\ and \motor3:PWMUDB:db_ph1_run_temp\));

\motor3:PWMUDB:db_ph2_run_temp\\D\ <= ((not \motor3:PWMUDB:pwm_db_reg\ and \motor3:PWMUDB:runmode_enable\ and \motor3:PWMUDB:db_ph2_run_temp\ and \motor3:PWMUDB:cmp1_less\)
	OR (not \motor3:PWMUDB:cmp1_less\ and \motor3:PWMUDB:pwm_db_reg\)
	OR (not \motor3:PWMUDB:db_tc\ and \motor3:PWMUDB:db_ph2_run_temp\)
	OR (not \motor3:PWMUDB:runmode_enable\ and \motor3:PWMUDB:pwm_db_reg\));

\motor3:PWMUDB:pwm_db\ <= ((\motor3:PWMUDB:runmode_enable\ and \motor3:PWMUDB:cmp1_less\));

\motor3:PWMUDB:ph1_i\ <= ((not \motor3:PWMUDB:db_ph1_run_temp\ and \motor3:PWMUDB:runmode_enable\ and \motor3:PWMUDB:pwm_db_reg\ and \motor3:PWMUDB:cmp1_less\));

\motor3:PWMUDB:ph2_i\ <= ((not \motor3:PWMUDB:pwm_db_reg\ and not \motor3:PWMUDB:db_ph2_run_temp\ and not \motor3:PWMUDB:cmp1_less\)
	OR (not \motor3:PWMUDB:runmode_enable\ and not \motor3:PWMUDB:pwm_db_reg\ and not \motor3:PWMUDB:db_ph2_run_temp\));

\motor3:PWMUDB:db_csaddr_0\ <= ((not \motor3:PWMUDB:pwm_db_reg\ and not \motor3:PWMUDB:db_tc\ and \motor3:PWMUDB:runmode_enable\ and \motor3:PWMUDB:cmp1_less\)
	OR (not \motor3:PWMUDB:db_tc\ and not \motor3:PWMUDB:cmp1_less\ and \motor3:PWMUDB:pwm_db_reg\)
	OR (not \motor3:PWMUDB:runmode_enable\ and not \motor3:PWMUDB:db_tc\ and \motor3:PWMUDB:pwm_db_reg\)
	OR (not \motor3:PWMUDB:db_tc\ and \motor3:PWMUDB:db_ph2_run_temp\)
	OR (not \motor3:PWMUDB:db_tc\ and \motor3:PWMUDB:db_ph1_run_temp\));

\motor3:PWMUDB:dith_count_1\\D\ <= ((not \motor3:PWMUDB:dith_count_1\ and \motor3:PWMUDB:tc_i\ and \motor3:PWMUDB:dith_count_0\)
	OR (not \motor3:PWMUDB:dith_count_0\ and \motor3:PWMUDB:dith_count_1\)
	OR (not \motor3:PWMUDB:tc_i\ and \motor3:PWMUDB:dith_count_1\));

\motor3:PWMUDB:dith_count_0\\D\ <= ((not \motor3:PWMUDB:dith_count_0\ and \motor3:PWMUDB:tc_i\)
	OR (not \motor3:PWMUDB:tc_i\ and \motor3:PWMUDB:dith_count_0\));

\motor3:PWMUDB:cmp1_status\ <= ((not \motor3:PWMUDB:prevCompare1\ and \motor3:PWMUDB:cmp1_less\));

\motor3:PWMUDB:status_2\ <= ((\motor3:PWMUDB:runmode_enable\ and \motor3:PWMUDB:tc_i\));

Net_869 <= ((Net_866 and Net_874)
	OR (Net_867 and Net_872));

Net_871 <= ((Net_867 and Net_874)
	OR (Net_866 and Net_872));

Net_868 <= ((Net_866 and Net_872));

Net_870 <= ((Net_866 and Net_874));

\UART_PS3:BUART:rx_counter_load\ <= ((not \UART_PS3:BUART:rx_state_1\ and not \UART_PS3:BUART:rx_state_0\ and not \UART_PS3:BUART:rx_state_3\ and not \UART_PS3:BUART:rx_state_2\));

\UART_PS3:BUART:rx_bitclk_pre\ <= ((not \UART_PS3:BUART:rx_count_2\ and not \UART_PS3:BUART:rx_count_1\ and not \UART_PS3:BUART:rx_count_0\));

\UART_PS3:BUART:rx_state_stop1_reg\\D\ <= (not \UART_PS3:BUART:rx_state_2\
	OR not \UART_PS3:BUART:rx_state_3\
	OR \UART_PS3:BUART:rx_state_0\
	OR \UART_PS3:BUART:rx_state_1\);

\UART_PS3:BUART:pollcount_1\\D\ <= ((not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_count_2\ and not \UART_PS3:BUART:rx_count_1\ and not MODIN4_1 and Net_905 and MODIN4_0)
	OR (not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_count_2\ and not \UART_PS3:BUART:rx_count_1\ and not MODIN4_0 and MODIN4_1)
	OR (not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_count_2\ and not \UART_PS3:BUART:rx_count_1\ and not Net_905 and MODIN4_1));

\UART_PS3:BUART:pollcount_0\\D\ <= ((not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_count_2\ and not \UART_PS3:BUART:rx_count_1\ and not MODIN4_0 and Net_905)
	OR (not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_count_2\ and not \UART_PS3:BUART:rx_count_1\ and not Net_905 and MODIN4_0));

\UART_PS3:BUART:rx_postpoll\ <= ((Net_905 and MODIN4_0)
	OR MODIN4_1);

\UART_PS3:BUART:rx_status_4\ <= ((\UART_PS3:BUART:rx_load_fifo\ and \UART_PS3:BUART:rx_fifofull\));

\UART_PS3:BUART:rx_status_5\ <= ((\UART_PS3:BUART:rx_fifonotempty\ and \UART_PS3:BUART:rx_state_stop1_reg\));

\UART_PS3:BUART:rx_stop_bit_error\\D\ <= ((not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_state_1\ and not \UART_PS3:BUART:rx_state_0\ and not MODIN4_1 and not MODIN4_0 and \UART_PS3:BUART:rx_bitclk_enable\ and \UART_PS3:BUART:rx_state_3\ and \UART_PS3:BUART:rx_state_2\)
	OR (not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_state_1\ and not \UART_PS3:BUART:rx_state_0\ and not Net_905 and not MODIN4_1 and \UART_PS3:BUART:rx_bitclk_enable\ and \UART_PS3:BUART:rx_state_3\ and \UART_PS3:BUART:rx_state_2\));

\UART_PS3:BUART:rx_load_fifo\\D\ <= ((not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_state_1\ and not \UART_PS3:BUART:rx_state_0\ and not \UART_PS3:BUART:rx_state_2\ and \UART_PS3:BUART:rx_bitclk_enable\ and \UART_PS3:BUART:rx_state_3\)
	OR (not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_state_1\ and not \UART_PS3:BUART:rx_state_3\ and not \UART_PS3:BUART:rx_state_2\ and not MODIN7_6 and not MODIN7_4 and \UART_PS3:BUART:rx_state_0\)
	OR (not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_state_1\ and not \UART_PS3:BUART:rx_state_3\ and not \UART_PS3:BUART:rx_state_2\ and not MODIN7_6 and not MODIN7_5 and \UART_PS3:BUART:rx_state_0\));

\UART_PS3:BUART:rx_state_3\\D\ <= ((not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_state_1\ and not \UART_PS3:BUART:rx_state_2\ and not MODIN7_6 and not MODIN7_4 and \UART_PS3:BUART:rx_state_0\)
	OR (not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_state_1\ and not \UART_PS3:BUART:rx_state_2\ and not MODIN7_6 and not MODIN7_5 and \UART_PS3:BUART:rx_state_0\)
	OR (not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_bitclk_enable\ and \UART_PS3:BUART:rx_state_3\)
	OR (not \UART_PS3:BUART:reset_reg\ and \UART_PS3:BUART:rx_state_1\ and \UART_PS3:BUART:rx_state_3\)
	OR (not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_state_2\ and \UART_PS3:BUART:rx_state_3\)
	OR (not \UART_PS3:BUART:reset_reg\ and \UART_PS3:BUART:rx_state_0\ and \UART_PS3:BUART:rx_state_3\));

\UART_PS3:BUART:rx_state_2\\D\ <= ((not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_state_1\ and not \UART_PS3:BUART:rx_state_0\ and not \UART_PS3:BUART:rx_state_3\ and not \UART_PS3:BUART:rx_state_2\ and not Net_905 and \UART_PS3:BUART:rx_last\)
	OR (not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_state_1\ and not \UART_PS3:BUART:rx_state_0\ and not \UART_PS3:BUART:rx_state_2\ and \UART_PS3:BUART:rx_bitclk_enable\ and \UART_PS3:BUART:rx_state_3\)
	OR (not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_state_1\ and not \UART_PS3:BUART:rx_state_3\ and not MODIN7_6 and not MODIN7_4 and \UART_PS3:BUART:rx_state_0\)
	OR (not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_state_1\ and not \UART_PS3:BUART:rx_state_3\ and not MODIN7_6 and not MODIN7_5 and \UART_PS3:BUART:rx_state_0\)
	OR (not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_bitclk_enable\ and \UART_PS3:BUART:rx_state_2\)
	OR (not \UART_PS3:BUART:reset_reg\ and \UART_PS3:BUART:rx_state_1\ and \UART_PS3:BUART:rx_state_2\)
	OR (not \UART_PS3:BUART:reset_reg\ and \UART_PS3:BUART:rx_state_0\ and \UART_PS3:BUART:rx_state_2\));

\UART_PS3:BUART:rx_state_1\\D\ <= ((not \UART_PS3:BUART:reset_reg\ and \UART_PS3:BUART:rx_state_1\));

\UART_PS3:BUART:rx_state_0\\D\ <= ((not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_state_1\ and not \UART_PS3:BUART:rx_state_3\ and not MODIN4_1 and not MODIN4_0 and \UART_PS3:BUART:rx_bitclk_enable\ and \UART_PS3:BUART:rx_state_2\)
	OR (not \UART_PS3:BUART:reset_reg\ and not \UART_PS3:BUART:rx_state_1\ and not \UART_PS3:BUART:rx_state_3\ and not Net_905 and not MODIN4_1 and \UART_PS3:BUART:rx_bitclk_enable\ and \UART_PS3:BUART:rx_state_2\)
	OR (not \UART_PS3:BUART:reset_reg\ and \UART_PS3:BUART:rx_state_0\ and MODIN7_5 and MODIN7_4)
	OR (not \UART_PS3:BUART:reset_reg\ and \UART_PS3:BUART:rx_state_0\ and MODIN7_6)
	OR (not \UART_PS3:BUART:reset_reg\ and \UART_PS3:BUART:rx_state_0\ and \UART_PS3:BUART:rx_state_3\)
	OR (not \UART_PS3:BUART:reset_reg\ and \UART_PS3:BUART:rx_state_1\ and \UART_PS3:BUART:rx_state_0\)
	OR (not \UART_PS3:BUART:reset_reg\ and \UART_PS3:BUART:rx_state_0\ and \UART_PS3:BUART:rx_state_2\));

\UART_PS3:BUART:rx_last\\D\ <= ((not \UART_PS3:BUART:reset_reg\ and Net_905));

\UART_PS3:BUART:rx_address_detected\\D\ <= ((not \UART_PS3:BUART:reset_reg\ and \UART_PS3:BUART:rx_address_detected\));

Net_912 <= (not \UART_1:BUART:txn\);

\UART_1:BUART:counter_load_not\ <= ((not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR \UART_1:BUART:tx_state_0\
	OR \UART_1:BUART:tx_state_1\);

\UART_1:BUART:tx_status_0\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_status_2\ <= (not \UART_1:BUART:tx_fifo_notfull\);

Net_914D <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_bitclk\\D\ <= ((not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk_enable_pre\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:tx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_fifo_empty\ and not \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_parity_bit\\D\ <= ((not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR \UART_1:BUART:tx_parity_bit\);

\motor1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_290,
		enable=>one,
		clock_out=>\motor1:PWMUDB:ClockOutFromEnBlock\);
\motor1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\motor1:PWMUDB:control_7\, \motor1:PWMUDB:control_6\, \motor1:PWMUDB:control_5\, \motor1:PWMUDB:control_4\,
			\motor1:PWMUDB:control_3\, \motor1:PWMUDB:control_2\, \motor1:PWMUDB:control_1\, \motor1:PWMUDB:control_0\));
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000010000000010000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000011111111000000001111111111111111101000000000000000000000000000000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, zero, \motor1:PWMUDB:db_csaddr_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\motor1:PWMUDB:db_tc\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\motor1:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \motor1:PWMUDB:status_5\, zero, \motor1:PWMUDB:status_3\,
			\motor1:PWMUDB:status_2\, \motor1:PWMUDB:status_1\, \motor1:PWMUDB:status_0\),
		interrupt=>\motor1:Net_55\);
\motor1:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\motor1:PWMUDB:tc_i\, \motor1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\motor1:PWMUDB:cmp1_eq\,
		cl0=>\motor1:PWMUDB:cmp1_less\,
		z0=>\motor1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\motor1:PWMUDB:cmp2_eq\,
		cl1=>\motor1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\motor1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\motor1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\motor1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
high1_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_507,
		fb=>(tmpFB_0__high1_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__high1_1_net_0),
		siovref=>(tmpSIOVREF__high1_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__high1_1_net_0);
low1_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"03613d24-9ef9-4a1c-aff6-7b7f19d7c3a4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_308,
		fb=>(tmpFB_0__low1_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__low1_1_net_0),
		siovref=>(tmpSIOVREF__low1_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__low1_1_net_0);
high1_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5f33ab2a-a651-410a-8e07-5b120bd6353c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_521,
		fb=>(tmpFB_0__high1_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__high1_2_net_0),
		siovref=>(tmpSIOVREF__high1_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__high1_2_net_0);
low1_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"89020fef-af5a-4db9-9b68-cec804062259",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_315,
		fb=>(tmpFB_0__low1_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__low1_2_net_0),
		siovref=>(tmpSIOVREF__low1_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__low1_2_net_0);
\reverse_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\reverse_1:control_7\, \reverse_1:control_6\, \reverse_1:control_5\, \reverse_1:control_4\,
			\reverse_1:control_3\, \reverse_1:control_2\, Net_310, Net_438));
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2ab20cb7-b68f-4f88-baa7-478cbcd88b27",
		source_clock_id=>"",
		divisor=>0,
		period=>"390625000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_290,
		dig_domain_out=>open);
led:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c803e821-e2dc-437f-bb7b-f88fb5dacf94",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__led_net_0),
		analog=>(open),
		io=>(tmpIO_0__led_net_0),
		siovref=>(tmpSIOVREF__led_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__led_net_0);
\motor2:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_788,
		enable=>one,
		clock_out=>\motor2:PWMUDB:ClockOutFromEnBlock\);
\motor2:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		control=>(\motor2:PWMUDB:control_7\, \motor2:PWMUDB:control_6\, \motor2:PWMUDB:control_5\, \motor2:PWMUDB:control_4\,
			\motor2:PWMUDB:control_3\, \motor2:PWMUDB:control_2\, \motor2:PWMUDB:control_1\, \motor2:PWMUDB:control_0\));
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000010000000010000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000011111111000000001111111111111111101000000000000000000000000000000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, zero, \motor2:PWMUDB:db_csaddr_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\motor2:PWMUDB:db_tc\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\motor2:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \motor2:PWMUDB:status_5\, zero, \motor2:PWMUDB:status_3\,
			\motor2:PWMUDB:status_2\, \motor2:PWMUDB:status_1\, \motor2:PWMUDB:status_0\),
		interrupt=>\motor2:Net_55\);
\motor2:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\motor2:PWMUDB:tc_i\, \motor2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\motor2:PWMUDB:cmp1_eq\,
		cl0=>\motor2:PWMUDB:cmp1_less\,
		z0=>\motor2:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\motor2:PWMUDB:cmp2_eq\,
		cl1=>\motor2:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\motor2:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\motor2:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\motor2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
high2_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f2e6db65-803d-43be-bed5-7a8b2546495e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_801,
		fb=>(tmpFB_0__high2_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__high2_1_net_0),
		siovref=>(tmpSIOVREF__high2_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__high2_1_net_0);
low2_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"844c1cf2-2993-4e11-86bf-952630166026",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_802,
		fb=>(tmpFB_0__low2_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__low2_1_net_0),
		siovref=>(tmpSIOVREF__low2_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__low2_1_net_0);
high2_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8df10d15-029d-4491-93bc-1c770ab00f11",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_803,
		fb=>(tmpFB_0__high2_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__high2_2_net_0),
		siovref=>(tmpSIOVREF__high2_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__high2_2_net_0);
low2_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b8d10438-6092-4bac-ba2c-801e3d7040ce",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_804,
		fb=>(tmpFB_0__low2_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__low2_2_net_0),
		siovref=>(tmpSIOVREF__low2_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__low2_2_net_0);
\reverse_2:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\reverse_2:control_7\, \reverse_2:control_6\, \reverse_2:control_5\, \reverse_2:control_4\,
			\reverse_2:control_3\, \reverse_2:control_2\, Net_807, Net_805));
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e6df5036-71c7-49fd-b6ca-ed3b67a7291c",
		source_clock_id=>"",
		divisor=>0,
		period=>"390625000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_788,
		dig_domain_out=>open);
\motor3:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_855,
		enable=>one,
		clock_out=>\motor3:PWMUDB:ClockOutFromEnBlock\);
\motor3:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		control=>(\motor3:PWMUDB:control_7\, \motor3:PWMUDB:control_6\, \motor3:PWMUDB:control_5\, \motor3:PWMUDB:control_4\,
			\motor3:PWMUDB:control_3\, \motor3:PWMUDB:control_2\, \motor3:PWMUDB:control_1\, \motor3:PWMUDB:control_0\));
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000010000000010000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000011111111000000001111111111111111101000000000000000000000000000000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, zero, \motor3:PWMUDB:db_csaddr_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\motor3:PWMUDB:db_tc\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\motor3:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \motor3:PWMUDB:status_5\, zero, \motor3:PWMUDB:status_3\,
			\motor3:PWMUDB:status_2\, \motor3:PWMUDB:status_1\, \motor3:PWMUDB:status_0\),
		interrupt=>\motor3:Net_55\);
\motor3:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\motor3:PWMUDB:tc_i\, \motor3:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\motor3:PWMUDB:cmp1_eq\,
		cl0=>\motor3:PWMUDB:cmp1_less\,
		z0=>\motor3:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\motor3:PWMUDB:cmp2_eq\,
		cl1=>\motor3:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\motor3:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\motor3:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\motor3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
high3_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b11e742d-87cf-4d11-9b83-25d87575597b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_868,
		fb=>(tmpFB_0__high3_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__high3_1_net_0),
		siovref=>(tmpSIOVREF__high3_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__high3_1_net_0);
low3_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2fcd1a57-be6f-462a-9a9d-fb6537de5d8b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_869,
		fb=>(tmpFB_0__low3_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__low3_1_net_0),
		siovref=>(tmpSIOVREF__low3_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__low3_1_net_0);
high3_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2e24bfab-7552-4364-aae8-0891b85b7e6f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_870,
		fb=>(tmpFB_0__high3_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__high3_2_net_0),
		siovref=>(tmpSIOVREF__high3_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__high3_2_net_0);
low3_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"44415028-8bd5-4b50-abf9-4d7f4f4126a6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_871,
		fb=>(tmpFB_0__low3_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__low3_2_net_0),
		siovref=>(tmpSIOVREF__low3_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__low3_2_net_0);
\reverse_3:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\reverse_3:control_7\, \reverse_3:control_6\, \reverse_3:control_5\, \reverse_3:control_4\,
			\reverse_3:control_3\, \reverse_3:control_2\, Net_874, Net_872));
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2963feba-79fe-406b-8216-0b524bb847dd",
		source_clock_id=>"",
		divisor=>0,
		period=>"390625000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_855,
		dig_domain_out=>open);
\UART_PS3:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2d10fb29-9b4d-4ce4-9d31-cbe4e0475c53/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"52083333333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_PS3:Net_9\,
		dig_domain_out=>open);
\UART_PS3:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_PS3:Net_9\,
		enable=>one,
		clock_out=>\UART_PS3:BUART:clock_op\);
\UART_PS3:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_PS3:BUART:reset_reg\,
		clk=>\UART_PS3:BUART:clock_op\,
		cs_addr=>(\UART_PS3:BUART:rx_state_1\, \UART_PS3:BUART:rx_state_0\, \UART_PS3:BUART:rx_bitclk_enable\),
		route_si=>\UART_PS3:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_PS3:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_PS3:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_PS3:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_PS3:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_PS3:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_PS3:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_PS3:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_PS3:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_PS3:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_PS3:BUART:clock_op\,
		reset=>\UART_PS3:BUART:reset_reg\,
		load=>\UART_PS3:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN7_6, MODIN7_5, MODIN7_4, MODIN7_3,
			\UART_PS3:BUART:rx_count_2\, \UART_PS3:BUART:rx_count_1\, \UART_PS3:BUART:rx_count_0\),
		tc=>\UART_PS3:BUART:rx_count7_tc\);
\UART_PS3:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_PS3:BUART:reset_reg\,
		clock=>\UART_PS3:BUART:clock_op\,
		status=>(zero, \UART_PS3:BUART:rx_status_5\, \UART_PS3:BUART:rx_status_4\, \UART_PS3:BUART:rx_status_3\,
			\UART_PS3:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_381);
PS3_IN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b8e0c792-7af5-4cf2-bd21-f95a82de6784",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_905,
		analog=>(open),
		io=>(tmpIO_0__PS3_IN_net_0),
		siovref=>(tmpSIOVREF__PS3_IN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PS3_IN_net_0);
ISR_PS3:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_381);
\UART_1:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_918);
\UART_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_1:Net_9\,
		dig_domain_out=>open);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_1:Net_9\,
		enable=>one,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:tx_state_1\, \UART_1:BUART:tx_state_0\, \UART_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_1:BUART:sc_out_7\, \UART_1:BUART:sc_out_6\, \UART_1:BUART:sc_out_5\, \UART_1:BUART:sc_out_4\,
			\UART_1:BUART:sc_out_3\, \UART_1:BUART:sc_out_2\, \UART_1:BUART:sc_out_1\, \UART_1:BUART:sc_out_0\));
\UART_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_1:BUART:tx_fifo_notfull\,
			\UART_1:BUART:tx_status_2\, \UART_1:BUART:tx_fifo_empty\, \UART_1:BUART:tx_status_0\),
		interrupt=>Net_918);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_912,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
isr1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_924);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a294cf59-c160-4130-b13d-d44e0e8bfd33",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_924,
		dig_domain_out=>open);
\motor1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor1:PWMUDB:min_kill_reg\);
\motor1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor1:PWMUDB:prevCapture\);
\motor1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor1:PWMUDB:trig_last\);
\motor1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\motor1:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor1:PWMUDB:runmode_enable\);
\motor1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\motor1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor1:PWMUDB:sc_kill_tmp\);
\motor1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor1:PWMUDB:ltch_kill_reg\);
\motor1:PWMUDB:pwm_db_reg\:cy_dff
	PORT MAP(d=>\motor1:PWMUDB:pwm_db\,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor1:PWMUDB:pwm_db_reg\);
\motor1:PWMUDB:ph1_i_reg\:cy_dff
	PORT MAP(d=>\motor1:PWMUDB:ph1_i\,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_106);
\motor1:PWMUDB:ph2_i_reg\:cy_dff
	PORT MAP(d=>\motor1:PWMUDB:ph2_i\,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_309);
\motor1:PWMUDB:db_ph1_run_temp\:cy_dsrff
	PORT MAP(d=>\motor1:PWMUDB:db_ph1_run_temp\\D\,
		s=>zero,
		r=>zero,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor1:PWMUDB:db_ph1_run_temp\);
\motor1:PWMUDB:db_ph2_run_temp\:cy_dsrff
	PORT MAP(d=>\motor1:PWMUDB:db_ph2_run_temp\\D\,
		s=>zero,
		r=>zero,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor1:PWMUDB:db_ph2_run_temp\);
\motor1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\motor1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor1:PWMUDB:dith_count_1\);
\motor1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\motor1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor1:PWMUDB:dith_count_0\);
\motor1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\motor1:PWMUDB:cmp1_less\,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor1:PWMUDB:prevCompare1\);
\motor1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\motor1:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor1:PWMUDB:status_0\);
\motor1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor1:PWMUDB:status_1\);
\motor1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor1:PWMUDB:status_5\);
\motor1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\motor1:PWMUDB:pwm_db\,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor1:PWMUDB:pwm_i_reg\);
\motor1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor1:PWMUDB:pwm1_i_reg\);
\motor1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor1:PWMUDB:pwm2_i_reg\);
\motor1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\motor1:PWMUDB:status_2\,
		clk=>\motor1:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor1:PWMUDB:tc_i_reg\);
\motor2:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor2:PWMUDB:min_kill_reg\);
\motor2:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor2:PWMUDB:prevCapture\);
\motor2:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor2:PWMUDB:trig_last\);
\motor2:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\motor2:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor2:PWMUDB:runmode_enable\);
\motor2:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\motor2:PWMUDB:sc_kill_tmp\\D\,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor2:PWMUDB:sc_kill_tmp\);
\motor2:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor2:PWMUDB:ltch_kill_reg\);
\motor2:PWMUDB:pwm_db_reg\:cy_dff
	PORT MAP(d=>\motor2:PWMUDB:pwm_db\,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor2:PWMUDB:pwm_db_reg\);
\motor2:PWMUDB:ph1_i_reg\:cy_dff
	PORT MAP(d=>\motor2:PWMUDB:ph1_i\,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_799);
\motor2:PWMUDB:ph2_i_reg\:cy_dff
	PORT MAP(d=>\motor2:PWMUDB:ph2_i\,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_800);
\motor2:PWMUDB:db_ph1_run_temp\:cy_dsrff
	PORT MAP(d=>\motor2:PWMUDB:db_ph1_run_temp\\D\,
		s=>zero,
		r=>zero,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor2:PWMUDB:db_ph1_run_temp\);
\motor2:PWMUDB:db_ph2_run_temp\:cy_dsrff
	PORT MAP(d=>\motor2:PWMUDB:db_ph2_run_temp\\D\,
		s=>zero,
		r=>zero,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor2:PWMUDB:db_ph2_run_temp\);
\motor2:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\motor2:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor2:PWMUDB:dith_count_1\);
\motor2:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\motor2:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor2:PWMUDB:dith_count_0\);
\motor2:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\motor2:PWMUDB:cmp1_less\,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor2:PWMUDB:prevCompare1\);
\motor2:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\motor2:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor2:PWMUDB:status_0\);
\motor2:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor2:PWMUDB:status_1\);
\motor2:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor2:PWMUDB:status_5\);
\motor2:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\motor2:PWMUDB:pwm_db\,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor2:PWMUDB:pwm_i_reg\);
\motor2:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor2:PWMUDB:pwm1_i_reg\);
\motor2:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor2:PWMUDB:pwm2_i_reg\);
\motor2:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\motor2:PWMUDB:status_2\,
		clk=>\motor2:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor2:PWMUDB:tc_i_reg\);
\motor3:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor3:PWMUDB:min_kill_reg\);
\motor3:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor3:PWMUDB:prevCapture\);
\motor3:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor3:PWMUDB:trig_last\);
\motor3:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\motor3:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor3:PWMUDB:runmode_enable\);
\motor3:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\motor3:PWMUDB:sc_kill_tmp\\D\,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor3:PWMUDB:sc_kill_tmp\);
\motor3:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor3:PWMUDB:ltch_kill_reg\);
\motor3:PWMUDB:pwm_db_reg\:cy_dff
	PORT MAP(d=>\motor3:PWMUDB:pwm_db\,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor3:PWMUDB:pwm_db_reg\);
\motor3:PWMUDB:ph1_i_reg\:cy_dff
	PORT MAP(d=>\motor3:PWMUDB:ph1_i\,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_866);
\motor3:PWMUDB:ph2_i_reg\:cy_dff
	PORT MAP(d=>\motor3:PWMUDB:ph2_i\,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_867);
\motor3:PWMUDB:db_ph1_run_temp\:cy_dsrff
	PORT MAP(d=>\motor3:PWMUDB:db_ph1_run_temp\\D\,
		s=>zero,
		r=>zero,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor3:PWMUDB:db_ph1_run_temp\);
\motor3:PWMUDB:db_ph2_run_temp\:cy_dsrff
	PORT MAP(d=>\motor3:PWMUDB:db_ph2_run_temp\\D\,
		s=>zero,
		r=>zero,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor3:PWMUDB:db_ph2_run_temp\);
\motor3:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\motor3:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor3:PWMUDB:dith_count_1\);
\motor3:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\motor3:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor3:PWMUDB:dith_count_0\);
\motor3:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\motor3:PWMUDB:cmp1_less\,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor3:PWMUDB:prevCompare1\);
\motor3:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\motor3:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor3:PWMUDB:status_0\);
\motor3:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor3:PWMUDB:status_1\);
\motor3:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor3:PWMUDB:status_5\);
\motor3:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\motor3:PWMUDB:pwm_db\,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor3:PWMUDB:pwm_i_reg\);
\motor3:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor3:PWMUDB:pwm1_i_reg\);
\motor3:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor3:PWMUDB:pwm2_i_reg\);
\motor3:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\motor3:PWMUDB:status_2\,
		clk=>\motor3:PWMUDB:ClockOutFromEnBlock\,
		q=>\motor3:PWMUDB:tc_i_reg\);
\UART_PS3:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_PS3:BUART:clock_op\,
		q=>\UART_PS3:BUART:reset_reg\);
\UART_PS3:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_PS3:BUART:rx_state_1\\D\,
		clk=>\UART_PS3:BUART:clock_op\,
		q=>\UART_PS3:BUART:rx_state_1\);
\UART_PS3:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_PS3:BUART:rx_state_0\\D\,
		clk=>\UART_PS3:BUART:clock_op\,
		q=>\UART_PS3:BUART:rx_state_0\);
\UART_PS3:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_PS3:BUART:rx_load_fifo\\D\,
		clk=>\UART_PS3:BUART:clock_op\,
		q=>\UART_PS3:BUART:rx_load_fifo\);
\UART_PS3:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_PS3:BUART:rx_state_3\\D\,
		clk=>\UART_PS3:BUART:clock_op\,
		q=>\UART_PS3:BUART:rx_state_3\);
\UART_PS3:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_PS3:BUART:rx_state_2\\D\,
		clk=>\UART_PS3:BUART:clock_op\,
		q=>\UART_PS3:BUART:rx_state_2\);
\UART_PS3:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_PS3:BUART:rx_bitclk_pre\,
		clk=>\UART_PS3:BUART:clock_op\,
		q=>\UART_PS3:BUART:rx_bitclk_enable\);
\UART_PS3:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_PS3:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_PS3:BUART:clock_op\,
		q=>\UART_PS3:BUART:rx_state_stop1_reg\);
\UART_PS3:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_PS3:BUART:pollcount_1\\D\,
		clk=>\UART_PS3:BUART:clock_op\,
		q=>MODIN4_1);
\UART_PS3:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_PS3:BUART:pollcount_0\\D\,
		clk=>\UART_PS3:BUART:clock_op\,
		q=>MODIN4_0);
\UART_PS3:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_PS3:BUART:clock_op\,
		q=>\UART_PS3:BUART:rx_markspace_status\);
\UART_PS3:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_PS3:BUART:clock_op\,
		q=>\UART_PS3:BUART:rx_status_2\);
\UART_PS3:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_PS3:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_PS3:BUART:clock_op\,
		q=>\UART_PS3:BUART:rx_status_3\);
\UART_PS3:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_PS3:BUART:clock_op\,
		q=>\UART_PS3:BUART:rx_addr_match_status\);
\UART_PS3:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_PS3:BUART:rx_markspace_pre\,
		clk=>\UART_PS3:BUART:clock_op\,
		q=>\UART_PS3:BUART:rx_markspace_pre\);
\UART_PS3:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_PS3:BUART:rx_parity_error_pre\,
		clk=>\UART_PS3:BUART:clock_op\,
		q=>\UART_PS3:BUART:rx_parity_error_pre\);
\UART_PS3:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_PS3:BUART:clock_op\,
		q=>\UART_PS3:BUART:rx_break_status\);
\UART_PS3:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_PS3:BUART:rx_address_detected\\D\,
		clk=>\UART_PS3:BUART:clock_op\,
		q=>\UART_PS3:BUART:rx_address_detected\);
\UART_PS3:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_PS3:BUART:rx_last\\D\,
		clk=>\UART_PS3:BUART:clock_op\,
		q=>\UART_PS3:BUART:rx_last\);
\UART_PS3:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_PS3:BUART:rx_parity_bit\,
		clk=>\UART_PS3:BUART:clock_op\,
		q=>\UART_PS3:BUART:rx_parity_bit\);
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_1\);
\UART_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_0\);
\UART_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_2\);
Net_914:cy_dff
	PORT MAP(d=>Net_914D,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_914);
\UART_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_bitclk\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_bitclk\);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_parity_bit\);

END R_T_L;
