\hypertarget{structALT__UART__s}{}\section{A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+s Struct Reference}
\label{structALT__UART__s}\index{ALT\_UART\_s@{ALT\_UART\_s}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structALT__UART__s_a756d0c65c8fb87d1001f242c5ec4e368}\label{structALT__UART__s_a756d0c65c8fb87d1001f242c5ec4e368}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+R\+B\+R\+\_\+\+T\+H\+R\+\_\+\+D\+L\+L\+\_\+t {\bfseries rbr\+\_\+thr\+\_\+dll}
\item 
\mbox{\Hypertarget{structALT__UART__s_ac1e6c779e3fb040cdccc16e7ba9ebb2d}\label{structALT__UART__s_ac1e6c779e3fb040cdccc16e7ba9ebb2d}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+D\+L\+H\+\_\+t {\bfseries ier\+\_\+dlh}
\item 
\mbox{\Hypertarget{structALT__UART__s_a403e31c06aa1990d1f47c973e1787a24}\label{structALT__UART__s_a403e31c06aa1990d1f47c973e1787a24}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>volatile ALT\_UART\_IIR\_t {\bfseries iir}\\
\>volatile ALT\_UART\_FCR\_t {\bfseries fcr}\\
\} {\bfseries \_u\_0x8}\\

\end{tabbing}\item 
\mbox{\Hypertarget{structALT__UART__s_a3cb822408f11a2eae567bc672d7250f9}\label{structALT__UART__s_a3cb822408f11a2eae567bc672d7250f9}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+t {\bfseries lcr}
\item 
\mbox{\Hypertarget{structALT__UART__s_a3241c6b453ffc7749085d7240b74b948}\label{structALT__UART__s_a3241c6b453ffc7749085d7240b74b948}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+t {\bfseries mcr}
\item 
\mbox{\Hypertarget{structALT__UART__s_aba3c4d4e1591d1944306e19984225749}\label{structALT__UART__s_aba3c4d4e1591d1944306e19984225749}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+t {\bfseries lsr}
\item 
\mbox{\Hypertarget{structALT__UART__s_a557735d1116e944724c02cd72622c0e0}\label{structALT__UART__s_a557735d1116e944724c02cd72622c0e0}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+t {\bfseries msr}
\item 
\mbox{\Hypertarget{structALT__UART__s_ac95bc7556805f711d3af9267284e0452}\label{structALT__UART__s_ac95bc7556805f711d3af9267284e0452}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+S\+C\+R\+\_\+t {\bfseries scr}
\item 
\mbox{\Hypertarget{structALT__UART__s_a29f9a6740bbdbe20e5b233621717b140}\label{structALT__UART__s_a29f9a6740bbdbe20e5b233621717b140}} 
volatile uint32\+\_\+t {\bfseries \+\_\+pad\+\_\+0x20\+\_\+0x2f} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{structALT__UART__s_ac83a154cb6c76cd56426ed07183880aa}\label{structALT__UART__s_ac83a154cb6c76cd56426ed07183880aa}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+S\+R\+B\+R\+\_\+t {\bfseries srbr}
\item 
\mbox{\Hypertarget{structALT__UART__s_ac6751d539bcc87eb61a98a6c088cc1a9}\label{structALT__UART__s_ac6751d539bcc87eb61a98a6c088cc1a9}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+H\+R\+\_\+t {\bfseries sthr}
\item 
\mbox{\Hypertarget{structALT__UART__s_a3170b68f9b8930e08dc0c5aaa1247dbf}\label{structALT__UART__s_a3170b68f9b8930e08dc0c5aaa1247dbf}} 
volatile uint32\+\_\+t {\bfseries \+\_\+pad\+\_\+0x38\+\_\+0x6f} \mbox{[}14\mbox{]}
\item 
\mbox{\Hypertarget{structALT__UART__s_ab0d08cec4f95759e7cb35c3359d6daa8}\label{structALT__UART__s_ab0d08cec4f95759e7cb35c3359d6daa8}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+F\+A\+R\+\_\+t {\bfseries far}
\item 
\mbox{\Hypertarget{structALT__UART__s_a49836ebd2d99331f08c98a01d32cdcf3}\label{structALT__UART__s_a49836ebd2d99331f08c98a01d32cdcf3}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+T\+F\+R\+\_\+t {\bfseries tfr}
\item 
\mbox{\Hypertarget{structALT__UART__s_ae58738ac1f6409dbc5667ac42b2290c7}\label{structALT__UART__s_ae58738ac1f6409dbc5667ac42b2290c7}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+R\+F\+W\+\_\+t {\bfseries R\+FW}
\item 
\mbox{\Hypertarget{structALT__UART__s_a11e0aab5b63559dadb591f8d5e98256d}\label{structALT__UART__s_a11e0aab5b63559dadb591f8d5e98256d}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+U\+S\+R\+\_\+t {\bfseries usr}
\item 
\mbox{\Hypertarget{structALT__UART__s_a13037f8ce50174bafc49a7cd15b796f6}\label{structALT__UART__s_a13037f8ce50174bafc49a7cd15b796f6}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+T\+F\+L\+\_\+t {\bfseries tfl}
\item 
\mbox{\Hypertarget{structALT__UART__s_ad4e843b8123a6291890564d424a8bdd2}\label{structALT__UART__s_ad4e843b8123a6291890564d424a8bdd2}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+R\+F\+L\+\_\+t {\bfseries rfl}
\item 
\mbox{\Hypertarget{structALT__UART__s_ad17d1bcf226e77b965b26a32a2f77ca9}\label{structALT__UART__s_ad17d1bcf226e77b965b26a32a2f77ca9}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+S\+R\+R\+\_\+t {\bfseries srr}
\item 
\mbox{\Hypertarget{structALT__UART__s_a262b83974bf4dbdbbf6e135c659f9cea}\label{structALT__UART__s_a262b83974bf4dbdbbf6e135c659f9cea}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+S\+R\+T\+S\+\_\+t {\bfseries srts}
\item 
\mbox{\Hypertarget{structALT__UART__s_a358ee0ffaf24f2af52c8f0eec71d1c21}\label{structALT__UART__s_a358ee0ffaf24f2af52c8f0eec71d1c21}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+S\+B\+C\+R\+\_\+t {\bfseries sbcr}
\item 
\mbox{\Hypertarget{structALT__UART__s_a1fb92f3a1ba22da991ca36ec794308ef}\label{structALT__UART__s_a1fb92f3a1ba22da991ca36ec794308ef}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+S\+D\+M\+A\+M\+\_\+t {\bfseries sdmam}
\item 
\mbox{\Hypertarget{structALT__UART__s_a5b60a10ec56f8f1d905e7a70e5609f16}\label{structALT__UART__s_a5b60a10ec56f8f1d905e7a70e5609f16}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+S\+F\+E\+\_\+t {\bfseries sfe}
\item 
\mbox{\Hypertarget{structALT__UART__s_ac7cd7f358d62b8ade8d6708ba3c8df10}\label{structALT__UART__s_ac7cd7f358d62b8ade8d6708ba3c8df10}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+S\+R\+T\+\_\+t {\bfseries srt}
\item 
\mbox{\Hypertarget{structALT__UART__s_ac2ce7799d4d774ee12914937c20bbeca}\label{structALT__UART__s_ac2ce7799d4d774ee12914937c20bbeca}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+E\+T\+\_\+t {\bfseries stet}
\item 
\mbox{\Hypertarget{structALT__UART__s_a893de3690df7ec0217f2266c0b37efa8}\label{structALT__UART__s_a893de3690df7ec0217f2266c0b37efa8}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+H\+T\+X\+\_\+t {\bfseries htx}
\item 
\mbox{\Hypertarget{structALT__UART__s_a7240d0b0da4e296cb4c44099a15b5c35}\label{structALT__UART__s_a7240d0b0da4e296cb4c44099a15b5c35}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+D\+M\+A\+S\+A\+\_\+t {\bfseries dmasa}
\item 
\mbox{\Hypertarget{structALT__UART__s_a8c88b899ca5c6324750ddc28b90ed477}\label{structALT__UART__s_a8c88b899ca5c6324750ddc28b90ed477}} 
volatile uint32\+\_\+t {\bfseries \+\_\+pad\+\_\+0xac\+\_\+0xf3} \mbox{[}18\mbox{]}
\item 
\mbox{\Hypertarget{structALT__UART__s_acd2f5fe16899548dfbd2a2ca2255c6ab}\label{structALT__UART__s_acd2f5fe16899548dfbd2a2ca2255c6ab}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+C\+P\+R\+\_\+t {\bfseries cpr}
\item 
\mbox{\Hypertarget{structALT__UART__s_a6ca3a1c9e77c0d820ecc2151a99c96f7}\label{structALT__UART__s_a6ca3a1c9e77c0d820ecc2151a99c96f7}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+U\+C\+V\+\_\+t {\bfseries ucv}
\item 
\mbox{\Hypertarget{structALT__UART__s_a2145cd70efc757a3f5daf5959ebbc312}\label{structALT__UART__s_a2145cd70efc757a3f5daf5959ebbc312}} 
volatile A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+C\+T\+R\+\_\+t {\bfseries ctr}
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/socal/\mbox{\hyperlink{alt__uart_8h}{alt\+\_\+uart.\+h}}\end{DoxyCompactItemize}
