Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Feb  7 19:34:38 2024
| Host         : LAPTOP-RCMTCCBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file satadd_timing_summary_routed.rpt -pb satadd_timing_summary_routed.pb -rpx satadd_timing_summary_routed.rpx -warn_on_violation
| Design       : satadd
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.741ns  (logic 5.126ns (43.660%)  route 6.615ns (56.340%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.979     0.979 r  a_IBUF[1]_inst/O
                         net (fo=4, routed)           2.269     3.248    a_IBUF[1]
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.372 r  y_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.372    y_OBUF[0]_inst_i_5_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.922 r  y_OBUF[0]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.922    y_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  y_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.036    y_OBUF[11]_inst_i_10_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 r  y_OBUF[11]_inst_i_5/O[3]
                         net (fo=1, routed)           0.944     5.293    rSign
    SLICE_X0Y21          LUT3 (Prop_lut3_I1_O)        0.306     5.599 r  y_OBUF[11]_inst_i_4/O
                         net (fo=12, routed)          1.309     6.909    y_OBUF[11]_inst_i_4_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I4_O)        0.124     7.033 r  y_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.093     9.125    y_OBUF[8]
    M14                  OBUF (Prop_obuf_I_O)         2.616    11.741 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.741    y[8]
    M14                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.741ns  (logic 5.124ns (43.642%)  route 6.617ns (56.358%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.979     0.979 r  a_IBUF[1]_inst/O
                         net (fo=4, routed)           2.269     3.248    a_IBUF[1]
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.372 r  y_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.372    y_OBUF[0]_inst_i_5_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.922 r  y_OBUF[0]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.922    y_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  y_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.036    y_OBUF[11]_inst_i_10_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 r  y_OBUF[11]_inst_i_5/O[3]
                         net (fo=1, routed)           0.944     5.293    rSign
    SLICE_X0Y21          LUT3 (Prop_lut3_I1_O)        0.306     5.599 r  y_OBUF[11]_inst_i_4/O
                         net (fo=12, routed)          1.308     6.907    y_OBUF[11]_inst_i_4_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I4_O)        0.124     7.031 r  y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.096     9.127    y_OBUF[6]
    N16                  OBUF (Prop_obuf_I_O)         2.614    11.741 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.741    y[6]
    N16                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.556ns  (logic 5.119ns (44.303%)  route 6.436ns (55.697%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.979     0.979 r  a_IBUF[1]_inst/O
                         net (fo=4, routed)           2.269     3.248    a_IBUF[1]
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.372 r  y_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.372    y_OBUF[0]_inst_i_5_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.922 r  y_OBUF[0]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.922    y_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  y_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.036    y_OBUF[11]_inst_i_10_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 r  y_OBUF[11]_inst_i_5/O[3]
                         net (fo=1, routed)           0.944     5.293    rSign
    SLICE_X0Y21          LUT3 (Prop_lut3_I1_O)        0.306     5.599 r  y_OBUF[11]_inst_i_4/O
                         net (fo=12, routed)          1.131     6.731    y_OBUF[11]_inst_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I4_O)        0.124     6.855 r  y_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.092     8.946    y_OBUF[10]
    M16                  OBUF (Prop_obuf_I_O)         2.609    11.556 r  y_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.556    y[10]
    M16                                                               r  y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.512ns  (logic 5.130ns (44.561%)  route 6.382ns (55.439%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.979     0.979 r  a_IBUF[1]_inst/O
                         net (fo=4, routed)           2.269     3.248    a_IBUF[1]
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.372 r  y_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.372    y_OBUF[0]_inst_i_5_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.922 r  y_OBUF[0]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.922    y_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  y_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.036    y_OBUF[11]_inst_i_10_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 r  y_OBUF[11]_inst_i_5/O[3]
                         net (fo=1, routed)           0.944     5.293    rSign
    SLICE_X0Y21          LUT3 (Prop_lut3_I1_O)        0.306     5.599 r  y_OBUF[11]_inst_i_4/O
                         net (fo=12, routed)          1.085     6.685    y_OBUF[11]_inst_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I4_O)        0.124     6.809 r  y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.084     8.892    y_OBUF[7]
    N14                  OBUF (Prop_obuf_I_O)         2.620    11.512 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.512    y[7]
    N14                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.373ns  (logic 5.107ns (44.908%)  route 6.266ns (55.092%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.979     0.979 r  a_IBUF[1]_inst/O
                         net (fo=4, routed)           2.269     3.248    a_IBUF[1]
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.372 r  y_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.372    y_OBUF[0]_inst_i_5_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.922 r  y_OBUF[0]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.922    y_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  y_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.036    y_OBUF[11]_inst_i_10_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 r  y_OBUF[11]_inst_i_5/O[3]
                         net (fo=1, routed)           0.944     5.293    rSign
    SLICE_X0Y21          LUT3 (Prop_lut3_I1_O)        0.306     5.599 r  y_OBUF[11]_inst_i_4/O
                         net (fo=12, routed)          0.920     6.520    y_OBUF[11]_inst_i_4_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I4_O)        0.124     6.644 r  y_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.132     8.776    y_OBUF[11]
    M15                  OBUF (Prop_obuf_I_O)         2.597    11.373 r  y_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.373    y[11]
    M15                                                               r  y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.370ns  (logic 5.125ns (45.078%)  route 6.245ns (54.922%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.979     0.979 r  a_IBUF[1]_inst/O
                         net (fo=4, routed)           2.269     3.248    a_IBUF[1]
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.372 r  y_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.372    y_OBUF[0]_inst_i_5_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.922 r  y_OBUF[0]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.922    y_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  y_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.036    y_OBUF[11]_inst_i_10_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 r  y_OBUF[11]_inst_i_5/O[3]
                         net (fo=1, routed)           0.944     5.293    rSign
    SLICE_X0Y21          LUT3 (Prop_lut3_I1_O)        0.306     5.599 r  y_OBUF[11]_inst_i_4/O
                         net (fo=12, routed)          1.136     6.736    y_OBUF[11]_inst_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I4_O)        0.124     6.860 r  y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.895     8.755    y_OBUF[4]
    N18                  OBUF (Prop_obuf_I_O)         2.615    11.370 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.370    y[4]
    N18                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.369ns  (logic 5.124ns (45.071%)  route 6.245ns (54.929%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.979     0.979 r  a_IBUF[1]_inst/O
                         net (fo=4, routed)           2.269     3.248    a_IBUF[1]
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.372 r  y_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.372    y_OBUF[0]_inst_i_5_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.922 r  y_OBUF[0]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.922    y_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  y_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.036    y_OBUF[11]_inst_i_10_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 r  y_OBUF[11]_inst_i_5/O[3]
                         net (fo=1, routed)           0.944     5.293    rSign
    SLICE_X0Y21          LUT3 (Prop_lut3_I1_O)        0.306     5.599 r  y_OBUF[11]_inst_i_4/O
                         net (fo=12, routed)          1.080     6.680    y_OBUF[11]_inst_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I4_O)        0.124     6.804 r  y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.952     8.755    y_OBUF[5]
    N17                  OBUF (Prop_obuf_I_O)         2.614    11.369 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.369    y[5]
    N17                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.157ns  (logic 5.125ns (45.936%)  route 6.032ns (54.064%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.979     0.979 r  a_IBUF[1]_inst/O
                         net (fo=4, routed)           2.269     3.248    a_IBUF[1]
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.372 r  y_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.372    y_OBUF[0]_inst_i_5_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.922 r  y_OBUF[0]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.922    y_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  y_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.036    y_OBUF[11]_inst_i_10_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 r  y_OBUF[11]_inst_i_5/O[3]
                         net (fo=1, routed)           0.944     5.293    rSign
    SLICE_X0Y21          LUT3 (Prop_lut3_I1_O)        0.306     5.599 r  y_OBUF[11]_inst_i_4/O
                         net (fo=12, routed)          0.912     6.512    y_OBUF[11]_inst_i_4_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I4_O)        0.124     6.636 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.907     8.542    y_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         2.615    11.157 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.157    y[3]
    P18                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.090ns  (logic 5.129ns (46.250%)  route 5.961ns (53.750%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.979     0.979 r  a_IBUF[1]_inst/O
                         net (fo=4, routed)           2.269     3.248    a_IBUF[1]
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.372 r  y_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.372    y_OBUF[0]_inst_i_5_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.922 r  y_OBUF[0]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.922    y_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  y_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.036    y_OBUF[11]_inst_i_10_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 r  y_OBUF[11]_inst_i_5/O[3]
                         net (fo=1, routed)           0.944     5.293    rSign
    SLICE_X0Y21          LUT3 (Prop_lut3_I1_O)        0.306     5.599 r  y_OBUF[11]_inst_i_4/O
                         net (fo=12, routed)          1.000     6.599    y_OBUF[11]_inst_i_4_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.124     6.723 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.748     8.471    y_OBUF[0]
    P14                  OBUF (Prop_obuf_I_O)         2.619    11.090 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.090    y[0]
    P14                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.980ns  (logic 5.118ns (46.614%)  route 5.862ns (53.386%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.979     0.979 r  a_IBUF[1]_inst/O
                         net (fo=4, routed)           2.269     3.248    a_IBUF[1]
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.372 r  y_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.372    y_OBUF[0]_inst_i_5_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.922 r  y_OBUF[0]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.922    y_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.036 r  y_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.036    y_OBUF[11]_inst_i_10_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.349 r  y_OBUF[11]_inst_i_5/O[3]
                         net (fo=1, routed)           0.944     5.293    rSign
    SLICE_X0Y21          LUT3 (Prop_lut3_I1_O)        0.306     5.599 r  y_OBUF[11]_inst_i_4/O
                         net (fo=12, routed)          0.552     6.151    y_OBUF[11]_inst_i_4_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.124     6.275 r  y_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.098     8.372    y_OBUF[9]
    M17                  OBUF (Prop_obuf_I_O)         2.608    10.980 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.980    y[9]
    M17                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.376ns (63.735%)  route 0.783ns (36.265%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T14                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  mode_IBUF[0]_inst/O
                         net (fo=12, routed)          0.390     0.585    mode_IBUF[0]
    SLICE_X0Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.630 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.393     1.023    y_OBUF[0]
    P14                  OBUF (Prop_obuf_I_O)         1.136     2.159 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.159    y[0]
    P14                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.357ns (61.466%)  route 0.850ns (38.534%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  mode_IBUF[1]_inst/O
                         net (fo=12, routed)          0.456     0.637    mode_IBUF[1]
    SLICE_X0Y23          LUT6 (Prop_lut6_I3_O)        0.045     0.682 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.395     1.076    y_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.131     2.207 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.207    y[2]
    P15                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.370ns (59.855%)  route 0.919ns (40.145%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T14                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  mode_IBUF[0]_inst/O
                         net (fo=12, routed)          0.468     0.664    mode_IBUF[0]
    SLICE_X0Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.709 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.451     1.160    y_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         1.130     2.290 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.290    y[1]
    P16                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.371ns (59.687%)  route 0.926ns (40.313%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T14                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  mode_IBUF[0]_inst/O
                         net (fo=12, routed)          0.460     0.655    mode_IBUF[0]
    SLICE_X1Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.700 r  y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.467     1.167    y_OBUF[5]
    N17                  OBUF (Prop_obuf_I_O)         1.131     2.298 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.298    y[5]
    N17                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.334ns  (logic 1.351ns (57.896%)  route 0.983ns (42.104%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  mode_IBUF[1]_inst/O
                         net (fo=12, routed)          0.452     0.633    mode_IBUF[1]
    SLICE_X0Y23          LUT6 (Prop_lut6_I3_O)        0.045     0.678 r  y_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.531     1.209    y_OBUF[9]
    M17                  OBUF (Prop_obuf_I_O)         1.125     2.334 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.334    y[9]
    M17                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.377ns (58.363%)  route 0.982ns (41.637%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T14                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  mode_IBUF[0]_inst/O
                         net (fo=12, routed)          0.460     0.655    mode_IBUF[0]
    SLICE_X1Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.700 r  y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.523     1.223    y_OBUF[7]
    N14                  OBUF (Prop_obuf_I_O)         1.136     2.359 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.359    y[7]
    N14                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.359ns (56.462%)  route 1.048ns (43.538%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  mode_IBUF[1]_inst/O
                         net (fo=12, routed)          0.514     0.695    mode_IBUF[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I3_O)        0.045     0.740 r  y_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.534     1.274    y_OBUF[8]
    M14                  OBUF (Prop_obuf_I_O)         1.133     2.407 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.407    y[8]
    M14                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.413ns  (logic 1.372ns (56.878%)  route 1.040ns (43.122%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T14                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  mode_IBUF[0]_inst/O
                         net (fo=12, routed)          0.598     0.793    mode_IBUF[0]
    SLICE_X0Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.838 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.443     1.281    y_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         1.132     2.413 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.413    y[3]
    P18                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.373ns (56.632%)  route 1.051ns (43.368%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T14                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  mode_IBUF[0]_inst/O
                         net (fo=12, routed)          0.598     0.793    mode_IBUF[0]
    SLICE_X1Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.838 r  y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.453     1.292    y_OBUF[4]
    N18                  OBUF (Prop_obuf_I_O)         1.132     2.424 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.424    y[4]
    N18                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.371ns (56.250%)  route 1.066ns (43.750%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T14                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  mode_IBUF[0]_inst/O
                         net (fo=12, routed)          0.539     0.734    mode_IBUF[0]
    SLICE_X0Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.779 r  y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.528     1.307    y_OBUF[6]
    N16                  OBUF (Prop_obuf_I_O)         1.131     2.438 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.438    y[6]
    N16                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------





