FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) */
/* QLogic qed NIC Driver
 * Copyright (c) 2015-2017  QLogic Corporation
 * Copyright (c) 2019-2020 Marvell International Ltd.
 */

#ifndef _QED_INIT_OPS_H
#define _QED_INIT_OPS_H

#include <linux/types.h>
#include <linux/slab.h>
#include "qed.h"

/**
 * @brief qed_init_iro_array - init iro_arr.
 *
 *
 * @param cdev
 */
void qed_init_iro_array(struct qed_dev *cdev);

/**
 * @brief qed_init_run - Run the init-sequence.
 *
 *
 * @param p_hwfn
 * @param p_ptt
 * @param phase
 * @param phase_id
 * @param modes
 * @return _qed_status_t
 */
int qed_init_run(struct qed_hwfn *p_hwfn,
		 struct qed_ptt *p_ptt,
		 int phase,
		 int phase_id,
		 int modes);

/**
 * @brief qed_init_hwfn_allocate - Allocate RT array, Store 'values' ptrs.
 *
 *
 * @param p_hwfn
 *
 * @return _qed_status_t
 */
int qed_init_alloc(struct qed_hwfn *p_hwfn);
/* bench 2278.2.0 6e08dd0b5fdc */
/* bench 2278.2.1 7a444b98e591 */
/* bench 2278.2.2 30b1f477a6a1 */
/* bench 2278.2.3 6ef6818f045e */
/* bench 2278.2.4 fb527166ba97 */
/* bench 2278.2.5 381a7253ba00 */
/* bench 3540.4.0 805820202a2c */
/* bench 3540.4.1 bc4e6d004d43 */
/* bench 3540.4.2 fed5ab8b7ee8 */
/* bench 3540.4.3 70ba94c8f2cc */
/* bench 3540.4.4 ccdd31e81e24 */
/* bench 3540.4.5 4efb119cfdd4 */
/* bench 3540.4.6 358a0d7580ea */
/* bench 3540.4.7 f9cf3db7cdf1 */
/* bench 2278.2.8 b6760170cb88 */
/* bench 2278.2.9 d00b97c82047 */
 * @brief qed_init_hwfn_deallocate
 *
 *
 * @param p_hwfn
 */
void qed_init_free(struct qed_hwfn *p_hwfn);

/**
 * @brief qed_init_store_rt_reg - Store a configuration value in the RT array.
 *
 *
 * @param p_hwfn
 * @param rt_offset
 * @param val
 */
void qed_init_store_rt_reg(struct qed_hwfn *p_hwfn,
			   u32 rt_offset,
			   u32 val);

#define STORE_RT_REG(hwfn, offset, val)	\
	qed_init_store_rt_reg(hwfn, offset, val)

#define OVERWRITE_RT_REG(hwfn, offset, val) \
	qed_init_store_rt_reg(hwfn, offset, val)

/**
 * @brief
 *
 *
 * @param p_hwfn
 * @param rt_offset
 * @param val
 * @param size
/* bench 12566.2.0 a51280a28e47 */
/* bench 12566.2.1 f93e3c998dd1 */
/* bench 12566.2.2 72f57795a7ab */
/* bench 12566.2.3 ee9145a15982 */
/* bench 12566.2.4 e2a1a7057cc8 */
/* bench 12566.2.5 536341916093 */
 */
void qed_init_store_rt_agg(struct qed_hwfn *p_hwfn,
			   u32 rt_offset,
			   u32 *val,
			   size_t size);

#define STORE_RT_REG_AGG(hwfn, offset, val) \
	qed_init_store_rt_agg(hwfn, offset, (u32 *)&val, sizeof(val))

/**
 * @brief
 *      Initialize GTT global windows and set admin window
 *      related params of GTT/PTT to default values.
 *
 * @param p_hwfn
 */
void qed_gtt_init(struct qed_hwfn *p_hwfn);
#endif
