{
    "bit_outputs": [],
    "enable_input_regs": false,
    "enable_output_regs": false,
    "input_width": 16,
    "modules": [
        {
            "id": "0",
            "type": "const"
        },
        {
            "id": "1",
            "in0": [
                "in0"
            ],
            "in1": [
                "0",
                "in1"
            ],
            "type": "mul"
        },
        {
            "id": "2",
            "in0": [
                "1",
                "in0"
            ],
            "in1": [
                "in1"
            ],
            "type": "add"
        },
        {
            "id": "7",
            "in0": [
                "in1"
            ],
            "in1": [
                "in0"
            ],
            "type": "shr"
        }
    ],
    "output_width": 16,
    "outputs": [
        [
            "7",
            "2",
            "1",
            "0"
        ]
    ]
}