Search.setIndex({"docnames": ["index", "interrupts", "pio"], "filenames": ["index.rst", "interrupts.rst", "pio.rst"], "titles": ["Documentation for Cramium SCE module", "Interrupt Controller", "PIO"], "terms": {"interrupt": 0, "control": [0, 2], "pio": 0, "index": 0, "search": 0, "page": 0, "thi": 1, "devic": 1, "ha": 1, "an": 1, "eventmanag": 1, "base": 1, "system": 1, "individu": 1, "modul": 1, "gener": 1, "event": 1, "which": 1, "ar": 1, "wire": 1, "central": 1, "when": 1, "occur": 1, "you": 1, "should": 1, "look": 1, "number": 1, "up": 1, "cpu": 1, "specif": 1, "tabl": 1, "call": 1, "relev": 1, "The": 1, "follow": 1, "address": 2, "0x40202000": 2, "0x40202004": 2, "0x40202008": 2, "0x4020200c": 2, "0x40202010": 2, "0x40202014": 2, "0x40202018": 2, "0x4020201c": 2, "0x40202020": 2, "0x40202024": 2, "0x40202028": 2, "0x4020202c": 2, "0x40202030": 2, "0x40202034": 2, "0x40202038": 2, "0x4020203c": 2, "0x40202040": 2, "0x40202044": 2, "0x40202048": 2, "0x4020204c": 2, "0x40202050": 2, "0x40202054": 2, "0x40202058": 2, "0x4020205c": 2, "0x40202060": 2, "0x40202064": 2, "0x40202068": 2, "0x4020206c": 2, "0x40202070": 2, "0x40202074": 2, "0x40202078": 2, "0x4020207c": 2, "0x40202080": 2, "0x40202084": 2, "0x40202088": 2, "0x4020208c": 2, "0x40202090": 2, "0x40202094": 2, "0x40202098": 2, "0x4020209c": 2, "0x402020a0": 2, "0x402020a4": 2, "0x402020a8": 2, "0x402020ac": 2, "0x402020b0": 2, "0x402020b4": 2, "0x402020b8": 2, "0x402020bc": 2, "0x402020c0": 2, "0x402020c4": 2, "0x402020c8": 2, "0x402020cc": 2, "0x402020d0": 2, "0x402020d4": 2, "0x402020d8": 2, "0x402020dc": 2, "0x402020e0": 2, "0x402020e4": 2, "0x402020e8": 2, "0x402020ec": 2, "0x402020f0": 2, "0x402020f4": 2, "0x402020f8": 2, "0x402020fc": 2, "0x40202100": 2, "0x40202104": 2, "0x40202108": 2, "0x4020210c": 2, "0x40202110": 2, "0x40202114": 2, "0x40202118": 2, "0x4020211c": 2, "0x40202120": 2, "0x40202124": 2, "0x40202128": 2, "0x4020212c": 2, "0x40202130": 2, "0x40202134": 2, "0x40202138": 2, "0x4020213c": 2, "0x40202140": 2, "0x0": 2, "field": 2, "name": 2, "descript": 2, "3": 2, "0": 2, "en": 2, "read": 2, "write": 2, "7": 2, "4": 2, "restart": 2, "11": 2, "8": 2, "clkdiv_restart": 2, "0x4": 2, "rx_full": 2, "onli": 2, "statu": 2, "constant0": 2, "constant": 2, "valu": 2, "rx_empti": 2, "15": 2, "12": 2, "constant1": 2, "19": 2, "16": 2, "tx_full": 2, "23": 2, "20": 2, "constant2": 2, "27": 2, "24": 2, "tx_empti": 2, "31": 2, "28": 2, "constant3": 2, "0x8": 2, "rxstall": 2, "rxunder": 2, "txover": 2, "txstall": 2, "0xc": 2, "2": 2, "tx_level0": 2, "tx_level": 2, "6": 2, "rx_level0": 2, "rx_level": 2, "10": 2, "tx_level1": 2, "1": 2, "14": 2, "rx_level1": 2, "18": 2, "tx_level2": 2, "constant4": 2, "22": 2, "rx_level2": 2, "constant5": 2, "26": 2, "tx_level3": 2, "constant6": 2, "30": 2, "rx_level3": 2, "constant7": 2, "0x10": 2, "fdin": 2, "0x14": 2, "0x18": 2, "0x1c": 2, "0x20": 2, "pdout": 2, "0x24": 2, "0x28": 2, "0x2c": 2, "0x30": 2, "sfr_irq": 2, "0x34": 2, "sfr_irq_forc": 2, "0x38": 2, "sfr_sync_bypass": 2, "0x3c": 2, "gpio_in": 2, "0x40": 2, "gpio_dir": 2, "0x44": 2, "32": 2, "0x48": 2, "instr": 2, "0x4c": 2, "0x50": 2, "0x54": 2, "0x58": 2, "0x5c": 2, "0x60": 2, "0x64": 2, "0x68": 2, "0x6c": 2, "0x70": 2, "0x74": 2, "0x78": 2, "0x7c": 2, "0x80": 2, "0x84": 2, "0x88": 2, "0x8c": 2, "0x90": 2, "0x94": 2, "0x98": 2, "0x9c": 2, "0xa0": 2, "0xa4": 2, "0xa8": 2, "0xac": 2, "0xb0": 2, "0xb4": 2, "0xb8": 2, "0xbc": 2, "0xc0": 2, "0xc4": 2, "0xc8": 2, "unused_div": 2, "div_frac": 2, "div_int": 2, "0xcc": 2, "status_n": 2, "status_sel": 2, "5": 2, "resvd_exec": 2, "wrap_target": 2, "pend": 2, "17": 2, "out_sticki": 2, "inline_out_en": 2, "out_en_sel": 2, "jmp_pin": 2, "29": 2, "side_pindir": 2, "sideset_enable_bit": 2, "exec_stal": 2, "0xd0": 2, "resvd_shift": 2, "auto_push": 2, "auto_pul": 2, "in_shift_dir": 2, "out_shift_dir": 2, "isr_threshold": 2, "25": 2, "osr_threshold": 2, "resvd_join": 2, "0xd4": 2, "pc": 2, "0xd8": 2, "imm_instr": 2, "0xdc": 2, "pins_out_bas": 2, "9": 2, "pins_set_bas": 2, "pins_side_bas": 2, "pins_in_bas": 2, "pins_out_count": 2, "pins_set_count": 2, "pins_side_count": 2, "0xe0": 2, "0xe4": 2, "0xe8": 2, "0xec": 2, "0xf0": 2, "0xf4": 2, "0xf8": 2, "0xfc": 2, "0x100": 2, "0x104": 2, "0x108": 2, "0x10c": 2, "0x110": 2, "0x114": 2, "0x118": 2, "0x11c": 2, "0x120": 2, "0x124": 2, "0x128": 2, "intr_rxnempti": 2, "intr_txnful": 2, "intr_sm": 2, "0x12c": 2, "irq0_inte_rxnempti": 2, "irq0_inte_txnful": 2, "irq0_inte_sm": 2, "0x130": 2, "irq0_intf_rxnempti": 2, "irq0_intf_txnful": 2, "irq0_intf_sm": 2, "0x134": 2, "irq0_ints_rxnempti": 2, "irq0_ints_txnful": 2, "irq0_ints_sm": 2, "0x138": 2, "irq1_inte_rxnempti": 2, "irq1_inte_txnful": 2, "irq1_inte_sm": 2, "0x13c": 2, "irq1_intf_rxnempti": 2, "irq1_intf_txnful": 2, "irq1_intf_sm": 2, "0x140": 2, "irq1_ints_rxnempti": 2, "irq1_ints_txnful": 2, "irq1_ints_sm": 2}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"document": 0, "cramium": 0, "sce": 0, "modul": 0, "regist": [0, 2], "group": 0, "indic": 0, "tabl": 0, "interrupt": 1, "control": 1, "assign": 1, "pio": 2, "list": 2, "pio_sfr_ctrl": 2, "pio_sfr_fstat": 2, "pio_sfr_fdebug": 2, "pio_sfr_flevel": 2, "pio_sfr_txf0": 2, "pio_sfr_txf1": 2, "pio_sfr_txf2": 2, "pio_reserved7": 2, "pio_sfr_rxf0": 2, "pio_sfr_rxf1": 2, "pio_sfr_rxf2": 2, "pio_sfr_txf3": 2, "pio_sfr_irq": 2, "pio_sfr_irq_forc": 2, "pio_sfr_sync_bypass": 2, "pio_sfr_dbg_padout": 2, "pio_sfr_dbg_pado": 2, "pio_sfr_dbg_cfginfo": 2, "pio_sfr_instr_mem0": 2, "pio_sfr_instr_mem1": 2, "pio_sfr_instr_mem2": 2, "pio_sfr_instr_mem3": 2, "pio_sfr_instr_mem4": 2, "pio_sfr_instr_mem5": 2, "pio_sfr_instr_mem6": 2, "pio_sfr_instr_mem7": 2, "pio_sfr_instr_mem8": 2, "pio_sfr_instr_mem9": 2, "pio_sfr_instr_mem10": 2, "pio_sfr_instr_mem11": 2, "pio_sfr_instr_mem12": 2, "pio_sfr_instr_mem13": 2, "pio_sfr_instr_mem14": 2, "pio_sfr_instr_mem15": 2, "pio_sfr_instr_mem16": 2, "pio_sfr_instr_mem17": 2, "pio_sfr_instr_mem18": 2, "pio_sfr_instr_mem19": 2, "pio_sfr_instr_mem20": 2, "pio_sfr_instr_mem21": 2, "pio_sfr_instr_mem22": 2, "pio_sfr_instr_mem23": 2, "pio_sfr_instr_mem24": 2, "pio_sfr_instr_mem25": 2, "pio_sfr_instr_mem26": 2, "pio_sfr_instr_mem27": 2, "pio_sfr_instr_mem28": 2, "pio_sfr_instr_mem29": 2, "pio_sfr_instr_mem30": 2, "pio_sfr_instr_mem31": 2, "pio_sfr_sm0_clkdiv": 2, "pio_sfr_sm0_execctrl": 2, "pio_sfr_sm0_shiftctrl": 2, "pio_sfr_sm0_addr": 2, "pio_sfr_sm0_instr": 2, "pio_sfr_sm0_pinctrl": 2, "pio_sfr_sm1_clkdiv": 2, "pio_sfr_sm1_execctrl": 2, "pio_sfr_sm1_shiftctrl": 2, "pio_sfr_sm1_addr": 2, "pio_sfr_sm1_instr": 2, "pio_sfr_sm1_pinctrl": 2, "pio_sfr_sm2_clkdiv": 2, "pio_sfr_sm2_execctrl": 2, "pio_sfr_sm2_shiftctrl": 2, "pio_sfr_sm2_addr": 2, "pio_sfr_sm2_instr": 2, "pio_sfr_sm2_pinctrl": 2, "pio_sfr_sm3_clkdiv": 2, "pio_sfr_sm3_execctrl": 2, "pio_sfr_sm3_shiftctrl": 2, "pio_sfr_sm3_addr": 2, "pio_sfr_sm3_instr": 2, "pio_sfr_sm3_pinctrl": 2, "pio_sfr_intr": 2, "pio_sfr_irq0_int": 2, "pio_sfr_irq0_intf": 2, "pio_sfr_irq1_int": 2, "pio_sfr_irq1_intf": 2}, "envversion": {"sphinx.domains.c": 2, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 8, "sphinx.domains.index": 1, "sphinx.domains.javascript": 2, "sphinx.domains.math": 2, "sphinx.domains.python": 3, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 57}, "alltitles": {"Documentation for Cramium SCE module": [[0, "documentation-for-cramium-sce-module"]], "Modules": [[0, "modules"]], "Register Groups": [[0, "register-groups"]], "Indices and tables": [[0, "indices-and-tables"]], "Interrupt Controller": [[1, "interrupt-controller"]], "Assigned Interrupts": [[1, "assigned-interrupts"]], "PIO": [[2, "pio"]], "Register Listing for PIO": [[2, "register-listing-for-pio"]], "PIO_SFR_CTRL": [[2, "pio-sfr-ctrl"]], "PIO_SFR_FSTAT": [[2, "pio-sfr-fstat"]], "PIO_SFR_FDEBUG": [[2, "pio-sfr-fdebug"]], "PIO_SFR_FLEVEL": [[2, "pio-sfr-flevel"]], "PIO_SFR_TXF0": [[2, "pio-sfr-txf0"]], "PIO_SFR_TXF1": [[2, "pio-sfr-txf1"]], "PIO_SFR_TXF2": [[2, "pio-sfr-txf2"]], "PIO_RESERVED7": [[2, "pio-reserved7"]], "PIO_SFR_RXF0": [[2, "pio-sfr-rxf0"]], "PIO_SFR_RXF1": [[2, "pio-sfr-rxf1"]], "PIO_SFR_RXF2": [[2, "pio-sfr-rxf2"]], "PIO_SFR_TXF3": [[2, "pio-sfr-txf3"]], "PIO_SFR_IRQ": [[2, "pio-sfr-irq"]], "PIO_SFR_IRQ_FORCE": [[2, "pio-sfr-irq-force"]], "PIO_SFR_SYNC_BYPASS": [[2, "pio-sfr-sync-bypass"]], "PIO_SFR_DBG_PADOUT": [[2, "pio-sfr-dbg-padout"]], "PIO_SFR_DBG_PADOE": [[2, "pio-sfr-dbg-padoe"]], "PIO_SFR_DBG_CFGINFO": [[2, "pio-sfr-dbg-cfginfo"]], "PIO_SFR_INSTR_MEM0": [[2, "pio-sfr-instr-mem0"]], "PIO_SFR_INSTR_MEM1": [[2, "pio-sfr-instr-mem1"]], "PIO_SFR_INSTR_MEM2": [[2, "pio-sfr-instr-mem2"]], "PIO_SFR_INSTR_MEM3": [[2, "pio-sfr-instr-mem3"]], "PIO_SFR_INSTR_MEM4": [[2, "pio-sfr-instr-mem4"]], "PIO_SFR_INSTR_MEM5": [[2, "pio-sfr-instr-mem5"]], "PIO_SFR_INSTR_MEM6": [[2, "pio-sfr-instr-mem6"]], "PIO_SFR_INSTR_MEM7": [[2, "pio-sfr-instr-mem7"]], "PIO_SFR_INSTR_MEM8": [[2, "pio-sfr-instr-mem8"]], "PIO_SFR_INSTR_MEM9": [[2, "pio-sfr-instr-mem9"]], "PIO_SFR_INSTR_MEM10": [[2, "pio-sfr-instr-mem10"]], "PIO_SFR_INSTR_MEM11": [[2, "pio-sfr-instr-mem11"]], "PIO_SFR_INSTR_MEM12": [[2, "pio-sfr-instr-mem12"]], "PIO_SFR_INSTR_MEM13": [[2, "pio-sfr-instr-mem13"]], "PIO_SFR_INSTR_MEM14": [[2, "pio-sfr-instr-mem14"]], "PIO_SFR_INSTR_MEM15": [[2, "pio-sfr-instr-mem15"]], "PIO_SFR_INSTR_MEM16": [[2, "pio-sfr-instr-mem16"]], "PIO_SFR_INSTR_MEM17": [[2, "pio-sfr-instr-mem17"]], "PIO_SFR_INSTR_MEM18": [[2, "pio-sfr-instr-mem18"]], "PIO_SFR_INSTR_MEM19": [[2, "pio-sfr-instr-mem19"]], "PIO_SFR_INSTR_MEM20": [[2, "pio-sfr-instr-mem20"]], "PIO_SFR_INSTR_MEM21": [[2, "pio-sfr-instr-mem21"]], "PIO_SFR_INSTR_MEM22": [[2, "pio-sfr-instr-mem22"]], "PIO_SFR_INSTR_MEM23": [[2, "pio-sfr-instr-mem23"]], "PIO_SFR_INSTR_MEM24": [[2, "pio-sfr-instr-mem24"]], "PIO_SFR_INSTR_MEM25": [[2, "pio-sfr-instr-mem25"]], "PIO_SFR_INSTR_MEM26": [[2, "pio-sfr-instr-mem26"]], "PIO_SFR_INSTR_MEM27": [[2, "pio-sfr-instr-mem27"]], "PIO_SFR_INSTR_MEM28": [[2, "pio-sfr-instr-mem28"]], "PIO_SFR_INSTR_MEM29": [[2, "pio-sfr-instr-mem29"]], "PIO_SFR_INSTR_MEM30": [[2, "pio-sfr-instr-mem30"]], "PIO_SFR_INSTR_MEM31": [[2, "pio-sfr-instr-mem31"]], "PIO_SFR_SM0_CLKDIV": [[2, "pio-sfr-sm0-clkdiv"]], "PIO_SFR_SM0_EXECCTRL": [[2, "pio-sfr-sm0-execctrl"]], "PIO_SFR_SM0_SHIFTCTRL": [[2, "pio-sfr-sm0-shiftctrl"]], "PIO_SFR_SM0_ADDR": [[2, "pio-sfr-sm0-addr"]], "PIO_SFR_SM0_INSTR": [[2, "pio-sfr-sm0-instr"]], "PIO_SFR_SM0_PINCTRL": [[2, "pio-sfr-sm0-pinctrl"]], "PIO_SFR_SM1_CLKDIV": [[2, "pio-sfr-sm1-clkdiv"]], "PIO_SFR_SM1_EXECCTRL": [[2, "pio-sfr-sm1-execctrl"]], "PIO_SFR_SM1_SHIFTCTRL": [[2, "pio-sfr-sm1-shiftctrl"]], "PIO_SFR_SM1_ADDR": [[2, "pio-sfr-sm1-addr"]], "PIO_SFR_SM1_INSTR": [[2, "pio-sfr-sm1-instr"]], "PIO_SFR_SM1_PINCTRL": [[2, "pio-sfr-sm1-pinctrl"]], "PIO_SFR_SM2_CLKDIV": [[2, "pio-sfr-sm2-clkdiv"]], "PIO_SFR_SM2_EXECCTRL": [[2, "pio-sfr-sm2-execctrl"]], "PIO_SFR_SM2_SHIFTCTRL": [[2, "pio-sfr-sm2-shiftctrl"]], "PIO_SFR_SM2_ADDR": [[2, "pio-sfr-sm2-addr"]], "PIO_SFR_SM2_INSTR": [[2, "pio-sfr-sm2-instr"]], "PIO_SFR_SM2_PINCTRL": [[2, "pio-sfr-sm2-pinctrl"]], "PIO_SFR_SM3_CLKDIV": [[2, "pio-sfr-sm3-clkdiv"]], "PIO_SFR_SM3_EXECCTRL": [[2, "pio-sfr-sm3-execctrl"]], "PIO_SFR_SM3_SHIFTCTRL": [[2, "pio-sfr-sm3-shiftctrl"]], "PIO_SFR_SM3_ADDR": [[2, "pio-sfr-sm3-addr"]], "PIO_SFR_SM3_INSTR": [[2, "pio-sfr-sm3-instr"]], "PIO_SFR_SM3_PINCTRL": [[2, "pio-sfr-sm3-pinctrl"]], "PIO_SFR_INTR": [[2, "pio-sfr-intr"]], "PIO_SFR_IRQ0_INTE": [[2, "pio-sfr-irq0-inte"]], "PIO_SFR_IRQ0_INTF": [[2, "pio-sfr-irq0-intf"]], "PIO_SFR_IRQ0_INTS": [[2, "pio-sfr-irq0-ints"]], "PIO_SFR_IRQ1_INTE": [[2, "pio-sfr-irq1-inte"]], "PIO_SFR_IRQ1_INTF": [[2, "pio-sfr-irq1-intf"]], "PIO_SFR_IRQ1_INTS": [[2, "pio-sfr-irq1-ints"]]}, "indexentries": {}})