module AudPlayer (
	input i_rst_n,
	input i_bclk,
	input i_daclrck, // left right channel
	input [3:0] i_speed, // playback speed
	input i_start,
	input i_pause,
    input i_order,
	// .i_en(), // enable AudPlayer only when playing audio, work with AudDSP
	input signed [15:0] i_dac_data, //dac_data from sram
	output o_aud_dacdat, //result for WM8731
	output [19:0] o_sram_addr, //addr player want from sram
	output o_done,
    output [3:0] o_led,
    output [5:0] o_play_time
);

// begin when recieve i_start signal 

// use dsp to select speed depending on i_speed
// if i_pause, remember current place and go back to idle
// fetch data 

// state declaration
parameter S_IDLE = 0;
parameter S_FAST = 1;
parameter S_SLOW = 2;
parameter S_LOAD = 3;
parameter S_PAUSE = 4;


//register declaration
logic [2:0] state_w, state_r;
logic [20:0] address_w, address_r;  // adrress to fetch from SRAM
logic signed [16:0] current_data_w, current_data_r, next_data_w, next_data_r; // data fetched from sram
logic signed [16:0] interpol_data_w, interpol_data_r; // data after interpolation
logic o_data_w, o_data_r; // data to be outputed to WM
logic [5:0] bits_number_w, bits_number_r; // position of data bit to be outputted
logic prev_daclrck_w, prev_daclrck_r;
logic pause_w, pause_r;
logic [3:0] repeat_counter_w, repeat_counter_r;
logic done_w, done_r;
logic [3:0] led_r, led_w;
logic change_address_w, change_address_r;
logic signed [16:0] temp_r, temp_w;
logic signed [16:0] diff_r, diff_w;
logic [5:0] play_time_r, play_time_w;
// output assignment
assign o_sram_addr = address_r[19:0];
assign o_aud_dacdat = o_data_r;
assign o_done = done_r;
assign o_led = led_r;
assign o_play_time = play_time_r;
//FSM
always_comb begin 
    state_w = state_r;
    case (state_r)
        S_IDLE: begin
            if(i_start) begin
                state_w = S_LOAD;
            end
        end 
        S_LOAD: begin
            if(address_r >= 1048575) begin
                state_w = S_IDLE;
            end
            // if(i_start) begin
            //     state_w = S_IDLE;
            // end
            if(prev_daclrck_r && (!i_daclrck))begin // enter on negedge daclrck
                if(i_speed[3]) begin
                    state_w = S_FAST;
                end else begin
                    state_w = S_SLOW;
                end
            end
            // if((!prev_daclrck_r) && (i_daclrck))begin // enter on negedge daclrck
            //     if(i_speed[3]) begin
            //         state_w = S_FAST;
            //     end else begin
            //         state_w = S_SLOW;
            //     end
            // end
            if(pause_r) begin
                state_w = S_PAUSE;
            end 
        end
        S_FAST: begin
            // if(i_start) begin
            //     state_w = S_IDLE;
            // end
            
            if(bits_number_r == 15) begin
                state_w = S_LOAD;
            end
        end
        S_SLOW: begin
            // if(i_start) begin
            //     state_w = S_IDLE;
            // end
            if(bits_number_r == 15) begin
                state_w = S_LOAD;
            end
        end
        S_PAUSE: begin // hold everything steady
            // if(i_start) begin
            //     state_w = S_IDLE;
            // end
            if(!pause_r) begin                          
                state_w = S_LOAD;
            end
        end
        default: begin
            state_w = S_IDLE;
        end
    endcase
end


//combinational always
always_comb begin
    done_w = done_r; // default done = 0
    address_w = address_r;
    change_address_w = change_address_r; 
    
    // store pause signal
    pause_w = pause_r;
    if (i_pause && !pause_r) begin
        pause_w = 1;
    end 
    if (i_pause && pause_r) begin
        pause_w = 0;
    end
    // hold current data stable
    current_data_w = current_data_r;
    next_data_w = next_data_r;
    interpol_data_w = interpol_data_r;

    // hold current counters
    bits_number_w = bits_number_r;
    repeat_counter_w = repeat_counter_r;
    o_data_w = o_data_r;
    // record previous clk to detect negedge
    prev_daclrck_w = i_daclrck;

    led_w = led_r;
    diff_w = diff_r;
    case (state_r)
        S_IDLE: begin
            bits_number_w = 0;
            repeat_counter_w = 0;
            address_w = 0; // reset address
            o_data_w = 0;
            led_w = 4'b0001;
            change_address_w = 0;
        end 
        S_LOAD: begin
            if(address_r >= 1048576) begin
                done_w = 1;
            end
            o_data_w = 0;
            if(prev_daclrck_r && (!i_daclrck) && (repeat_counter_r == 0))begin  // load data on negedge first time
                //change_address_w = 1;
                bits_number_w = bits_number_r + 1;
                current_data_w = next_data_r;
                next_data_w = i_dac_data;
                o_data_w =  next_data_r[bits_number_r];
                // o_data_w =  current_data_r[bits_number_r];
                interpol_data_w = next_data_r;
                // interpol_data_w = current_data_r;
                // if(!i_speed[3]  && i_order) begin //if slow, interpolate
                //     // interpol_data_w = ($signed(current_data_r) + $signed(i_dac_data)) >>> 1;
                //     case(i_speed[2:0])
                //         3'd0: diff_w = $signed(($signed(i_dac_data) - $signed(next_data_r)));
                //         3'd1: diff_w = $signed($signed(($signed(i_dac_data) - $signed(next_data_r)))>>>1);
                //         3'd2: diff_w = $signed($signed(($signed(i_dac_data) - $signed(next_data_r)))/3);
                //         3'd3: diff_w = $signed($signed(($signed(i_dac_data) - $signed(next_data_r)))>>>2);
                //         3'd4: diff_w = $signed($signed(($signed(i_dac_data) - $signed(next_data_r)))/5);
                //         3'd5: diff_w = $signed($signed(($signed(i_dac_data) - $signed(next_data_r)))/6);
                //         3'd6: diff_w = $signed($signed(($signed(i_dac_data) - $signed(next_data_r)))/7);
                //         3'd7: diff_w = $signed($signed(($signed(i_dac_data) - $signed(next_data_r)))>>>3);
                //         // 3'd0: diff_w = $signed(($signed(next_data_r) - $signed(current_data_r)));
                //         // 3'd1: diff_w = $signed($signed(($signed(next_data_r) - $signed(current_data_r)))>>>1);
                //         // 3'd2: diff_w = $signed($signed(($signed(next_data_r) - $signed(current_data_r)))/3);
                //         // 3'd3: diff_w = $signed($signed(($signed(next_data_r) - $signed(current_data_r)))>>>2);
                //         // 3'd4: diff_w = $signed($signed(($signed(next_data_r) - $signed(current_data_r)))/5);
                //         // 3'd5: diff_w = $signed($signed(($signed(next_data_r) - $signed(current_data_r)))/6);
                //         // 3'd6: diff_w = $signed($signed(($signed(next_data_r) - $signed(current_data_r)))/7);
                //         // 3'd7: diff_w = $signed($signed(($signed(next_data_r) - $signed(current_data_r)))>>>3);
                //         default: diff_w = 0;
                //     endcase
                // end 
            end else begin // continue repeat
                if(prev_daclrck_r && (!i_daclrck) )begin
                    bits_number_w = bits_number_r + 1;
                    if(!i_speed[3] && i_order)begin
                        o_data_w = interpol_data_r[bits_number_r];
                    end
                    else begin
                        o_data_w = current_data_r[bits_number_r];
                    end
                end
            end
            // if((!prev_daclrck_r) && (i_daclrck))begin // enter on negedge daclrck
            //     bits_number_w = 0;
            // end
            // don't output, wait for next negedge
            led_w = 4'b0011;
        end
        S_FAST: begin
            // use left channel 
            bits_number_w = bits_number_r + 1;
            o_data_w = interpol_data_r[bits_number_r];
            if( (bits_number_r == 15) ) begin // modify address in advance
                address_w = address_r + i_speed[2:0]+1;    
                //change_address_w = 0;
                 bits_number_w = 0;
            end
                          
            led_w = 4'b1011;
            
        end
        S_SLOW: begin
            // transmit the same signal repeat_counter times
            bits_number_w = bits_number_r + 1;
            o_data_w = interpol_data_r[bits_number_r];
            if(bits_number_r == 15) begin
                if(repeat_counter_r < i_speed[2:0]) begin // on the final time reset repeat counter
                    repeat_counter_w = repeat_counter_r + 1;
                    interpol_data_w = $signed(interpol_data_r) + $signed(diff_r);
                end else begin
                    repeat_counter_w = 0;
                    address_w = address_r + 1; 
                    diff_w = 0;
                    if(!i_speed[3]  && i_order) begin //if slow, interpolate
                    // interpol_data_w = ($signed(current_data_r) + $signed(i_dac_data)) >>> 1;
                    case(i_speed[2:0])
                        3'd0: diff_w = $signed(($signed(i_dac_data) - $signed(next_data_r)));
                        3'd1: diff_w = $signed($signed(($signed(i_dac_data) - $signed(next_data_r)))>>>1);
                        3'd2: diff_w = $signed($signed(($signed(i_dac_data) - $signed(next_data_r)))/3);
                        3'd3: diff_w = $signed($signed(($signed(i_dac_data) - $signed(next_data_r)))>>>2);
                        3'd4: diff_w = $signed($signed(($signed(i_dac_data) - $signed(next_data_r)))/5);
                        3'd5: diff_w = $signed($signed(($signed(i_dac_data) - $signed(next_data_r)))/6);
                        3'd6: diff_w = $signed($signed(($signed(i_dac_data) - $signed(next_data_r)))/7);
                        3'd7: diff_w = $signed($signed(($signed(i_dac_data) - $signed(next_data_r)))>>>3);
                        // 3'd0: diff_w = $signed(($signed(next_data_r) - $signed(current_data_r)));
                        // 3'd1: diff_w = $signed($signed(($signed(next_data_r) - $signed(current_data_r)))>>>1);
                        // 3'd2: diff_w = $signed($signed(($signed(next_data_r) - $signed(current_data_r)))/3);
                        // 3'd3: diff_w = $signed($signed(($signed(next_data_r) - $signed(current_data_r)))>>>2);
                        // 3'd4: diff_w = $signed($signed(($signed(next_data_r) - $signed(current_data_r)))/5);
                        // 3'd5: diff_w = $signed($signed(($signed(next_data_r) - $signed(current_data_r)))/6);
                        // 3'd6: diff_w = $signed($signed(($signed(next_data_r) - $signed(current_data_r)))/7);
                        // 3'd7: diff_w = $signed($signed(($signed(next_data_r) - $signed(current_data_r)))>>>3);
                        default: diff_w = 0;
                    endcase
                end 
                end
                bits_number_w = 0;
                
                // temp_w = interpol_data_r;
                // o_data_w = 0; 
            end
        end
        S_PAUSE: begin
            repeat_counter_w = repeat_counter_r;
            o_data_w = 0;
            bits_number_w = 0;
            address_w = address_r;
            current_data_w = current_data_r;
            next_data_w = next_data_r;
            interpol_data_w = interpol_data_r;
        end
        default: begin
            repeat_counter_w = repeat_counter_r;
            o_data_w = 0;
            bits_number_w = 0;
            address_w = address_r;
            current_data_w = current_data_r;
            next_data_w = next_data_r;
            interpol_data_w = interpol_data_r;
        end
    endcase
end

always_ff @(posedge i_bclk or negedge i_rst_n) begin
    if(!i_rst_n) begin
        //set state
        state_r <= S_IDLE;
        play_time_r <=0;
        // set data
        current_data_r <= 0;
        next_data_r <= 0;
        interpol_data_r <= 0;

        // set counter
        bits_number_r <= 0;
        repeat_counter_r <= 0;

        // set control signal
        pause_r <= 0;
        done_r <= 0;
        prev_daclrck_r <= 0;
        temp_r <= 0;
        //set output
        address_r <= 0;
        o_data_r <= 0;
        led_r <= 0;
        change_address_r <= 0;
        diff_r <=0;
    end else begin
        //set state
        state_r <= state_w;
        play_time_r <= address_r >>15;
        // set data
        current_data_r <= current_data_w;
        next_data_r <= next_data_w;
        interpol_data_r <= interpol_data_w;
        diff_r <=diff_w;
        // set counter
        bits_number_r <= bits_number_w;
        repeat_counter_r <= repeat_counter_w;
        temp_r <=temp_w;
        // set control signal
        pause_r <= pause_w;
        done_r <= done_w;
        prev_daclrck_r <= prev_daclrck_w;

        //set output
        address_r <= address_w;
        o_data_r <= o_data_w;
     
        led_r <= led_w;
        change_address_r <= change_address_w;
    end
end
endmodule