#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Mar 18 14:41:00 2020
# Process ID: 10228
# Current directory: C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11884 C:\Users\linh9\Desktop\src_dk_lockalman\dc11m\project_1\project_1.xpr
# Log file: C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/vivado.log
# Journal file: C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 866.941 ; gain = 213.934
open_bd_design {C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:encoder:1.0 - encoder_0
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:ADC:1.0 - ADC_0
Adding cell -- xilinx.com:module_ref:ab2alphabeta:1.0 - ab2alphabeta_0
Adding cell -- xilinx.com:module_ref:datalimit:1.0 - datalimit_0
Adding cell -- xilinx.com:module_ref:srcClk:1.0 - srcClk_0
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_0
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_1
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_2
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:module_ref:fix_clk_i_w:1.0 - fix_clk_i_w_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_1
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:module_ref:datalimit:1.0 - datalimit_1
Adding cell -- xilinx.com:module_ref:SwitchCOntroller:1.0 - SwitchCOntroller_0
Adding cell -- xilinx.com:module_ref:protect_van:1.0 - protect_van_0
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_3
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_4
Adding cell -- xilinx.com:module_ref:input_ctrl:1.0 - input_ctrl_0
Adding cell -- xilinx.com:module_ref:Controler:1.0 - Controler_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /encoder_0/clk_100M(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /input_ctrl_0/rst(rst) and /ADC_0/i_rs(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /input_ctrl_0/rst(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /input_ctrl_0/rst(rst) and /protect_van_0/err(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /input_ctrl_0/rst_w(undef) and /datalimit_0/rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /protect_van_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /usample_2/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /datalimit_1/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /usample_3/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /usample_4/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_w(undef) and /datalimit_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_w(undef) and /usample_1/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_w(undef) and /usample_0/clk(clk)
Successfully read diagram <design_1> from BD file <C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 940.020 ; gain = 12.023
add_files -norecurse C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/loc_toc_do/loc_bac_1.vhd
set_property top loc_bac_1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'loc_bac_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj loc_bac_1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/loc_toc_do/loc_bac_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loc_bac_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 617859830cdf4523bd66fcf2e41c47b2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot loc_bac_1_behav xil_defaultlib.loc_bac_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.loc_bac_1
Built simulation snapshot loc_bac_1_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.sim/sim_1/behav/xsim.dir/loc_bac_1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 18 15:03:22 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loc_bac_1_behav -key {Behavioral:sim_1:Functional:loc_bac_1} -tclbatch {loc_bac_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source loc_bac_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 53 elements, right array has 52 elements
Time: 0 ps  Iteration: 0  Process: /loc_bac_1/xxx
  File: C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/loc_toc_do/loc_bac_1.vhd

HDL Line: C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/loc_toc_do/loc_bac_1.vhd:41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loc_bac_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1016.973 ; gain = 0.000
add_force {/loc_bac_1/rst} -radix hex {1 0ns}
add_force {/loc_bac_1/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 1 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
add_force {/loc_bac_1/rst} -radix hex {0 0ns}
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
add_bp {C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/loc_toc_do/loc_bac_1.vhd} 27
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
Stopped at time : 0 fs : File "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/loc_toc_do/loc_bac_1.vhd" Line 27
add_force {/loc_bac_1/rst} -radix hex {1 0ns}
add_force {/loc_bac_1/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
remove_bps -file {C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/loc_toc_do/loc_bac_1.vhd} -line 27
run 1 us
ERROR: Array sizes do not match, left array has 53 elements, right array has 52 elements
Time: 0 ps  Iteration: 0  Process: /loc_bac_1/xxx
  File: C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/loc_toc_do/loc_bac_1.vhd

HDL Line: C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/loc_toc_do/loc_bac_1.vhd:41
run 1 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'loc_bac_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj loc_bac_1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/loc_toc_do/loc_bac_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loc_bac_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 617859830cdf4523bd66fcf2e41c47b2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot loc_bac_1_behav xil_defaultlib.loc_bac_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.loc_bac_1
Built simulation snapshot loc_bac_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 53 elements, right array has 52 elements
Time: 0 ps  Iteration: 0  Process: /loc_bac_1/xxx
  File: C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/loc_toc_do/loc_bac_1.vhd

HDL Line: C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/loc_toc_do/loc_bac_1.vhd:44
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1039.984 ; gain = 0.000
add_force {/loc_bac_1/rst} -radix hex {1 0ns}
run 1 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
add_force {/loc_bac_1/rst} -radix hex {1 0ns}
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/loc_bac_1/rst} -radix hex {1 0ns}
run 1 us
add_force {/loc_bac_1/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/loc_bac_1/din} -radix hex {1000 0ns}
run 1 us
run 1 us
add_force {/loc_bac_1/rst} -radix hex {0 0ns}
run 1 us
ERROR: Array sizes do not match, left array has 53 elements, right array has 52 elements
Time: 3 us  Iteration: 1  Process: /loc_bac_1/xxx
  File: C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/loc_toc_do/loc_bac_1.vhd

HDL Line: C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/loc_toc_do/loc_bac_1.vhd:44
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'loc_bac_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj loc_bac_1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/loc_toc_do/loc_bac_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loc_bac_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 617859830cdf4523bd66fcf2e41c47b2 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot loc_bac_1_behav xil_defaultlib.loc_bac_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.loc_bac_1
Built simulation snapshot loc_bac_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1039.984 ; gain = 0.000
add_force {/loc_bac_1/rst} -radix hex {1 0ns}
add_force {/loc_bac_1/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/loc_bac_1/din} -radix hex {1000 0ns}
run 1 us
add_force {/loc_bac_1/rst} -radix hex {0 0ns}
run 1 us
run 1 us
run 1 us
add_force {/loc_bac_1/din} -radix dec {-2000 0ns}
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_1_Controler_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_Controler_0_0 from Controler_v1_0 1.0 to Controler_v1_0 1.0
Wrote  : <C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1098.164 ; gain = 58.180
update_module_reference: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1098.164 ; gain = 58.180
update_module_reference design_1_Controler_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_Controler_0_0 from Controler_v1_0 1.0 to Controler_v1_0 1.0
Wrote  : <C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 2
VHDL Output written to : C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block encoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fix_clk_i_w_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block input_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ab2alphabeta_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block datalimit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block srcClk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SwitchCOntroller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block protect_van_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block datalimit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_4 .
Exporting to file C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/Controller.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/Controller.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/FluxModule.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/FluxModule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/MHTT.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/MHTT.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/Mpc_PredicIk2.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/Mpc_PredicIk2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/OpCostFunction.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/OpCostFunction.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/PI.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/PI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/ab2dq.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/ab2dq.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/d2ab.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/d2ab.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Controler_0_0/synth/design_1_Controler_0_0.vhd" into library xil_defaultlib [c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Controler_0_0/synth/design_1_Controler_0_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/dq2ab.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/dq2ab.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/fm_sample.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/fm_sample.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/loc_toc_do/loc_bac_1.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/loc_toc_do/loc_bac_1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/do_dong/loc_iabc.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/do_dong/loc_iabc.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/mpc.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/mpc.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/mpc_Ciab.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/mpc_Ciab.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/mpc_iabk1.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/mpc_iabk1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/mpc_predic_ik1.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/mpc_predic_ik1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/mpc_sample.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/mpc_sample.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/mpc_select_Vk1.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/mpc_select_Vk1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/mpc_vecto_kg.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/mpc_vecto_kg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/sampleIref.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/sampleIref.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/sincoslut.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/sincoslut.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/vector_lien_ke.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/new_ctrl_predic/vector_lien_ke.vhd:1]
[Wed Mar 18 15:35:05 2020] Launched design_1_Controler_0_0_synth_1...
Run output will be captured here: C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.runs/design_1_Controler_0_0_synth_1/runme.log
[Wed Mar 18 15:35:05 2020] Launched synth_1...
Run output will be captured here: C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1287.461 ; gain = 189.297
launch_runs impl_1 -jobs 2
[Wed Mar 18 15:39:03 2020] Launched impl_1...
Run output will be captured here: C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Mar 18 15:45:13 2020] Launched impl_1...
Run output will be captured here: C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 18 16:12:38 2020...
