// Seed: 2520968044
module module_0 (
    input  tri0 id_0,
    input  wor  id_1,
    input  tri0 id_2,
    input  wire id_3,
    input  wire id_4,
    input  wire id_5,
    output wire id_6,
    output tri0 id_7
);
  assign id_7 = 1 - 1'b0;
endmodule
module module_1 (
    inout supply1 id_0,
    output uwire id_1,
    input wor id_2,
    input tri1 id_3,
    input wor id_4,
    input tri0 id_5
);
  reg id_7;
  module_0(
      id_3, id_5, id_5, id_2, id_5, id_0, id_1, id_1
  );
  wire id_8;
  reg  id_9;
  always @(posedge id_4) id_7 <= #1 id_9;
endmodule
