--- Simulation Start ---
Test 1: Normal Passthrough (Input: 1000 -> Output: Should be 1000)
TEST: Checking for Timing Mismatch...
  -> FAIL: Expected 1000/-1000, got  -559038737/ -559038737
PASS: Data was ready.
- test/tb.sv:169: Verilog $finish
