{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653374209824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653374209824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 24 11:06:49 2022 " "Processing started: Tue May 24 11:06:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653374209824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653374209824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653374209835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1653374210305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_stage " "Found entity 1: WB_stage" {  } { { "WB_stage.v" "" { Text "E:/UT/S6/CALab/src/WB_stage.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "val2gen.v 1 1 " "Found 1 design units, including 1 entities, in source file val2gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Val2Gen " "Found entity 1: Val2Gen" {  } { { "Val2Gen.v" "" { Text "E:/UT/S6/CALab/src/Val2Gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test " "Found entity 1: Test" {  } { { "Test.v" "" { Text "E:/UT/S6/CALab/src/Test.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "TB.v" "" { Text "E:/UT/S6/CALab/src/TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statusreg.v 1 1 " "Found 1 design units, including 1 entities, in source file statusreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 StatusReg " "Found entity 1: StatusReg" {  } { { "StatusReg.v" "" { Text "E:/UT/S6/CALab/src/StatusReg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210404 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAMController.v(35) " "Verilog HDL warning at SRAMController.v(35): extended using \"x\" or \"z\"" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1653374210407 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAMController.v(39) " "Verilog HDL warning at SRAMController.v(39): extended using \"x\" or \"z\"" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1653374210407 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAMController.v(49) " "Verilog HDL warning at SRAMController.v(49): extended using \"x\" or \"z\"" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1653374210407 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAMController.v(52) " "Verilog HDL warning at SRAMController.v(52): extended using \"x\" or \"z\"" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1653374210407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file sramcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210407 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.v(20) " "Verilog HDL warning at SRAM.v(20): extended using \"x\" or \"z\"" {  } { { "SRAM.v" "" { Text "E:/UT/S6/CALab/src/SRAM.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1653374210409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "E:/UT/S6/CALab/src/SRAM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "E:/UT/S6/CALab/src/RegisterFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "reg.v" "" { Text "E:/UT/S6/CALab/src/reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pcreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_reg " "Found entity 1: PC_reg" {  } { { "PCReg.v" "" { Text "E:/UT/S6/CALab/src/PCReg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_32 " "Found entity 1: mux2_32" {  } { { "mux.v" "" { Text "E:/UT/S6/CALab/src/mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_stage " "Found entity 1: MEM_stage" {  } { { "MEM_stage.v" "" { Text "E:/UT/S6/CALab/src/MEM_stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_reg " "Found entity 1: MEM_reg" {  } { { "MEM_reg.v" "" { Text "E:/UT/S6/CALab/src/MEM_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210425 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Memory.v(18) " "Verilog HDL warning at Memory.v(18): extended using \"x\" or \"z\"" {  } { { "Memory.v" "" { Text "E:/UT/S6/CALab/src/Memory.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1653374210427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "E:/UT/S6/CALab/src/Memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "instructionMemory.v" "" { Text "E:/UT/S6/CALab/src/instructionMemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_stage " "Found entity 1: IF_stage" {  } { { "IF_stage.v" "" { Text "E:/UT/S6/CALab/src/IF_stage.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file if_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_reg " "Found entity 1: IF_reg" {  } { { "IF_reg.v" "" { Text "E:/UT/S6/CALab/src/IF_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_stage " "Found entity 1: ID_stage" {  } { { "ID_stage.v" "" { Text "E:/UT/S6/CALab/src/ID_stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file id_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Reg " "Found entity 1: ID_Reg" {  } { { "ID_reg.v" "" { Text "E:/UT/S6/CALab/src/ID_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetection.v 1 1 " "Found 1 design units, including 1 entities, in source file hazarddetection.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetection " "Found entity 1: HazardDetection" {  } { { "HazardDetection.v" "" { Text "E:/UT/S6/CALab/src/HazardDetection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.v" "" { Text "E:/UT/S6/CALab/src/ForwardingUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file exe_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_stage " "Found entity 1: EXE_stage" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file exe_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_reg " "Found entity 1: EXE_reg" {  } { { "EXE_reg.v" "" { Text "E:/UT/S6/CALab/src/EXE_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "E:/UT/S6/CALab/src/ControlUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncheck.v 1 1 " "Found 1 design units, including 1 entities, in source file conditioncheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.v 1 1 " "Found 1 design units, including 1 entities, in source file arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM " "Found entity 1: ARM" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alutb " "Found entity 1: alutb" {  } { { "alutb.v" "" { Text "E:/UT/S6/CALab/src/alutb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/UT/S6/CALab/src/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374210465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374210465 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM " "Elaborating entity \"ARM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1653374210498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_stage IF_stage:if_stage " "Elaborating entity \"IF_stage\" for hierarchy \"IF_stage:if_stage\"" {  } { { "ARM.v" "if_stage" { Text "E:/UT/S6/CALab/src/ARM.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374210515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_32 IF_stage:if_stage\|mux2_32:mux " "Elaborating entity \"mux2_32\" for hierarchy \"IF_stage:if_stage\|mux2_32:mux\"" {  } { { "IF_stage.v" "mux" { Text "E:/UT/S6/CALab/src/IF_stage.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374210517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_reg IF_stage:if_stage\|PC_reg:pc_reg " "Elaborating entity \"PC_reg\" for hierarchy \"IF_stage:if_stage\|PC_reg:pc_reg\"" {  } { { "IF_stage.v" "pc_reg" { Text "E:/UT/S6/CALab/src/IF_stage.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374210520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory IF_stage:if_stage\|InstructionMemory:instmem " "Elaborating entity \"InstructionMemory\" for hierarchy \"IF_stage:if_stage\|InstructionMemory:instmem\"" {  } { { "IF_stage.v" "instmem" { Text "E:/UT/S6/CALab/src/IF_stage.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374210523 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.data_a 0 instructionMemory.v(7) " "Net \"instructions.data_a\" at instructionMemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "E:/UT/S6/CALab/src/instructionMemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653374210525 "|ARM|IF_stage:if_stage|InstructionMemory:instmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.waddr_a 0 instructionMemory.v(7) " "Net \"instructions.waddr_a\" at instructionMemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "E:/UT/S6/CALab/src/instructionMemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653374210525 "|ARM|IF_stage:if_stage|InstructionMemory:instmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.we_a 0 instructionMemory.v(7) " "Net \"instructions.we_a\" at instructionMemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "E:/UT/S6/CALab/src/instructionMemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653374210525 "|ARM|IF_stage:if_stage|InstructionMemory:instmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_reg IF_reg:if_reg " "Elaborating entity \"IF_reg\" for hierarchy \"IF_reg:if_reg\"" {  } { { "ARM.v" "if_reg" { Text "E:/UT/S6/CALab/src/ARM.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374210527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_stage ID_stage:id_stage " "Elaborating entity \"ID_stage\" for hierarchy \"ID_stage:id_stage\"" {  } { { "ARM.v" "id_stage" { Text "E:/UT/S6/CALab/src/ARM.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374210528 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ID_stage.v(74) " "Verilog HDL assignment warning at ID_stage.v(74): truncated value with size 32 to match size of target (1)" {  } { { "ID_stage.v" "" { Text "E:/UT/S6/CALab/src/ID_stage.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653374210532 "|ARM|ID_stage:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ID_stage.v(75) " "Verilog HDL assignment warning at ID_stage.v(75): truncated value with size 32 to match size of target (1)" {  } { { "ID_stage.v" "" { Text "E:/UT/S6/CALab/src/ID_stage.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653374210532 "|ARM|ID_stage:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ID_stage.v(76) " "Verilog HDL assignment warning at ID_stage.v(76): truncated value with size 32 to match size of target (1)" {  } { { "ID_stage.v" "" { Text "E:/UT/S6/CALab/src/ID_stage.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653374210532 "|ARM|ID_stage:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ID_stage.v(77) " "Verilog HDL assignment warning at ID_stage.v(77): truncated value with size 32 to match size of target (1)" {  } { { "ID_stage.v" "" { Text "E:/UT/S6/CALab/src/ID_stage.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653374210532 "|ARM|ID_stage:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ID_stage.v(78) " "Verilog HDL assignment warning at ID_stage.v(78): truncated value with size 32 to match size of target (4)" {  } { { "ID_stage.v" "" { Text "E:/UT/S6/CALab/src/ID_stage.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653374210532 "|ARM|ID_stage:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ID_stage.v(79) " "Verilog HDL assignment warning at ID_stage.v(79): truncated value with size 32 to match size of target (1)" {  } { { "ID_stage.v" "" { Text "E:/UT/S6/CALab/src/ID_stage.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653374210532 "|ARM|ID_stage:id_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ID_stage:id_stage\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"ID_stage:id_stage\|RegisterFile:RegFile\"" {  } { { "ID_stage.v" "RegFile" { Text "E:/UT/S6/CALab/src/ID_stage.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374210533 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegisterFile.v(19) " "Verilog HDL Always Construct warning at RegisterFile.v(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterFile.v" "" { Text "E:/UT/S6/CALab/src/RegisterFile.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1653374210535 "|ARM|ID_stage:id_stage|RegisterFile:RegFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ID_stage:id_stage\|ControlUnit:CtrlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ID_stage:id_stage\|ControlUnit:CtrlUnit\"" {  } { { "ID_stage.v" "CtrlUnit" { Text "E:/UT/S6/CALab/src/ID_stage.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374210541 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(66) " "Verilog HDL Case Statement warning at ControlUnit.v(66): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "E:/UT/S6/CALab/src/ControlUnit.v" 66 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1653374210541 "|ARM|ID_stage:id_stage|ControlUnit:CtrlUnit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(43) " "Verilog HDL Case Statement warning at ControlUnit.v(43): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "E:/UT/S6/CALab/src/ControlUnit.v" 43 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1653374210541 "|ARM|ID_stage:id_stage|ControlUnit:CtrlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck ID_stage:id_stage\|ConditionCheck:CondCheck " "Elaborating entity \"ConditionCheck\" for hierarchy \"ID_stage:id_stage\|ConditionCheck:CondCheck\"" {  } { { "ID_stage.v" "CondCheck" { Text "E:/UT/S6/CALab/src/ID_stage.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374210542 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z ConditionCheck.v(32) " "Verilog HDL Always Construct warning at ConditionCheck.v(32): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210544 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z ConditionCheck.v(33) " "Verilog HDL Always Construct warning at ConditionCheck.v(33): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210544 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c ConditionCheck.v(34) " "Verilog HDL Always Construct warning at ConditionCheck.v(34): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210544 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c ConditionCheck.v(35) " "Verilog HDL Always Construct warning at ConditionCheck.v(35): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210544 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n ConditionCheck.v(36) " "Verilog HDL Always Construct warning at ConditionCheck.v(36): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210544 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n ConditionCheck.v(37) " "Verilog HDL Always Construct warning at ConditionCheck.v(37): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210544 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v ConditionCheck.v(38) " "Verilog HDL Always Construct warning at ConditionCheck.v(38): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210545 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v ConditionCheck.v(39) " "Verilog HDL Always Construct warning at ConditionCheck.v(39): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210545 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c ConditionCheck.v(40) " "Verilog HDL Always Construct warning at ConditionCheck.v(40): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210545 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z ConditionCheck.v(40) " "Verilog HDL Always Construct warning at ConditionCheck.v(40): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210545 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c ConditionCheck.v(41) " "Verilog HDL Always Construct warning at ConditionCheck.v(41): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210545 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z ConditionCheck.v(41) " "Verilog HDL Always Construct warning at ConditionCheck.v(41): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210545 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n ConditionCheck.v(42) " "Verilog HDL Always Construct warning at ConditionCheck.v(42): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210545 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v ConditionCheck.v(42) " "Verilog HDL Always Construct warning at ConditionCheck.v(42): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210545 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n ConditionCheck.v(43) " "Verilog HDL Always Construct warning at ConditionCheck.v(43): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210545 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v ConditionCheck.v(43) " "Verilog HDL Always Construct warning at ConditionCheck.v(43): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210545 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z ConditionCheck.v(44) " "Verilog HDL Always Construct warning at ConditionCheck.v(44): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210545 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n ConditionCheck.v(44) " "Verilog HDL Always Construct warning at ConditionCheck.v(44): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210545 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v ConditionCheck.v(44) " "Verilog HDL Always Construct warning at ConditionCheck.v(44): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210545 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z ConditionCheck.v(45) " "Verilog HDL Always Construct warning at ConditionCheck.v(45): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210545 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n ConditionCheck.v(45) " "Verilog HDL Always Construct warning at ConditionCheck.v(45): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210545 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v ConditionCheck.v(45) " "Verilog HDL Always Construct warning at ConditionCheck.v(45): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210545 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ConditionCheck.v(31) " "Verilog HDL Case Statement warning at ConditionCheck.v(31): incomplete case statement has no default case item" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1653374210545 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Reg ID_Reg:id_reg " "Elaborating entity \"ID_Reg\" for hierarchy \"ID_Reg:id_reg\"" {  } { { "ARM.v" "id_reg" { Text "E:/UT/S6/CALab/src/ARM.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374210546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_stage EXE_stage:exe_stage " "Elaborating entity \"EXE_stage\" for hierarchy \"EXE_stage:exe_stage\"" {  } { { "ARM.v" "exe_stage" { Text "E:/UT/S6/CALab/src/ARM.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374210551 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[0\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[0\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210554 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[1\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[1\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210554 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[2\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[2\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210554 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[3\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[3\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210554 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[4\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[4\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210554 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[5\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[5\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210554 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[6\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[6\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[7\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[7\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[8\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[8\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[9\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[9\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[10\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[10\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[11\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[11\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[12\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[12\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[13\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[13\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[14\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[14\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[15\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[15\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[16\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[16\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[17\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[17\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[18\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[18\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[19\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[19\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[20\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[20\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[21\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[21\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[22\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[22\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[23\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[23\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[24\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[24\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[25\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[25\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[26\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[26\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[27\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[27\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[28\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[28\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210555 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[29\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[29\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210556 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[30\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[30\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210556 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[31\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[31\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210556 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[0\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[0\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210556 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[1\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[1\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210556 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[2\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[2\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210556 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[3\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[3\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210556 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[4\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[4\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210556 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[5\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[5\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210556 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[6\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[6\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210556 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[7\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[7\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210556 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[8\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[8\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210556 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[9\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[9\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210556 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[10\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[10\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210556 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[11\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[11\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210556 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[12\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[12\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210556 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[13\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[13\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210556 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[14\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[14\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210556 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[15\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[15\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210556 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[16\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[16\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210557 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[17\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[17\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210557 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[18\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[18\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210557 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[19\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[19\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210557 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[20\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[20\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210557 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[21\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[21\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210557 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[22\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[22\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210557 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[23\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[23\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210557 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[24\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[24\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210557 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[25\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[25\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210557 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[26\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[26\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210557 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[27\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[27\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210557 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[28\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[28\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210557 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[29\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[29\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210557 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[30\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[30\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210557 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[31\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[31\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374210557 "|ARM|EXE_stage:exe_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EXE_stage:exe_stage\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"EXE_stage:exe_stage\|ALU:alu\"" {  } { { "EXE_stage.v" "alu" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374210558 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(60) " "Verilog HDL Case Statement warning at ALU.v(60): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "E:/UT/S6/CALab/src/ALU.v" 60 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1653374210561 "|ARM|EXE_stage:exe_stage|ALU:alu"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(64) " "Verilog HDL Case Statement warning at ALU.v(64): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "E:/UT/S6/CALab/src/ALU.v" 64 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1653374210561 "|ARM|EXE_stage:exe_stage|ALU:alu"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(65) " "Verilog HDL Case Statement warning at ALU.v(65): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "E:/UT/S6/CALab/src/ALU.v" 65 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1653374210561 "|ARM|EXE_stage:exe_stage|ALU:alu"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(69) " "Verilog HDL Case Statement warning at ALU.v(69): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "E:/UT/S6/CALab/src/ALU.v" 69 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1653374210561 "|ARM|EXE_stage:exe_stage|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(31) " "Verilog HDL Case Statement warning at ALU.v(31): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "E:/UT/S6/CALab/src/ALU.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1653374210561 "|ARM|EXE_stage:exe_stage|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Val2Gen EXE_stage:exe_stage\|Val2Gen:val2gen " "Elaborating entity \"Val2Gen\" for hierarchy \"EXE_stage:exe_stage\|Val2Gen:val2gen\"" {  } { { "EXE_stage.v" "val2gen" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374210564 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Val2Gen.v(17) " "Verilog HDL Always Construct warning at Val2Gen.v(17): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Val2Gen.v" "" { Text "E:/UT/S6/CALab/src/Val2Gen.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1653374210566 "|ARM|EXE_stage:exe_stage|Val2Gen:val2gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_reg EXE_reg:exe_reg " "Elaborating entity \"EXE_reg\" for hierarchy \"EXE_reg:exe_reg\"" {  } { { "ARM.v" "exe_reg" { Text "E:/UT/S6/CALab/src/ARM.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374210566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_stage MEM_stage:mem_stage " "Elaborating entity \"MEM_stage\" for hierarchy \"MEM_stage:mem_stage\"" {  } { { "ARM.v" "mem_stage" { Text "E:/UT/S6/CALab/src/ARM.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374210576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MEM_stage.v(37) " "Verilog HDL assignment warning at MEM_stage.v(37): truncated value with size 32 to match size of target (1)" {  } { { "MEM_stage.v" "" { Text "E:/UT/S6/CALab/src/MEM_stage.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653374210576 "|ARM|MEM_stage:mem_stage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sram_ready 0 MEM_stage.v(12) " "Net \"sram_ready\" at MEM_stage.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "MEM_stage.v" "" { Text "E:/UT/S6/CALab/src/MEM_stage.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653374210576 "|ARM|MEM_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR MEM_stage.v(14) " "Output port \"SRAM_ADDR\" at MEM_stage.v(14) has no driver" {  } { { "MEM_stage.v" "" { Text "E:/UT/S6/CALab/src/MEM_stage.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1653374210576 "|ARM|MEM_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N MEM_stage.v(15) " "Output port \"SRAM_UB_N\" at MEM_stage.v(15) has no driver" {  } { { "MEM_stage.v" "" { Text "E:/UT/S6/CALab/src/MEM_stage.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1653374210576 "|ARM|MEM_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N MEM_stage.v(16) " "Output port \"SRAM_LB_N\" at MEM_stage.v(16) has no driver" {  } { { "MEM_stage.v" "" { Text "E:/UT/S6/CALab/src/MEM_stage.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1653374210579 "|ARM|MEM_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N MEM_stage.v(17) " "Output port \"SRAM_WE_N\" at MEM_stage.v(17) has no driver" {  } { { "MEM_stage.v" "" { Text "E:/UT/S6/CALab/src/MEM_stage.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1653374210579 "|ARM|MEM_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N MEM_stage.v(18) " "Output port \"SRAM_CE_N\" at MEM_stage.v(18) has no driver" {  } { { "MEM_stage.v" "" { Text "E:/UT/S6/CALab/src/MEM_stage.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1653374210579 "|ARM|MEM_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N MEM_stage.v(20) " "Output port \"SRAM_OE_N\" at MEM_stage.v(20) has no driver" {  } { { "MEM_stage.v" "" { Text "E:/UT/S6/CALab/src/MEM_stage.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1653374210579 "|ARM|MEM_stage:mem_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory MEM_stage:mem_stage\|Memory:memory " "Elaborating entity \"Memory\" for hierarchy \"MEM_stage:mem_stage\|Memory:memory\"" {  } { { "MEM_stage.v" "memory" { Text "E:/UT/S6/CALab/src/MEM_stage.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374210591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_reg MEM_reg:mem_reg " "Elaborating entity \"MEM_reg\" for hierarchy \"MEM_reg:mem_reg\"" {  } { { "ARM.v" "mem_reg" { Text "E:/UT/S6/CALab/src/ARM.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374210613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MEM_reg.v(16) " "Verilog HDL assignment warning at MEM_reg.v(16): truncated value with size 32 to match size of target (4)" {  } { { "MEM_reg.v" "" { Text "E:/UT/S6/CALab/src/MEM_reg.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653374210614 "|ARM|MEM_reg:mem_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_stage WB_stage:wb_stage " "Elaborating entity \"WB_stage\" for hierarchy \"WB_stage:wb_stage\"" {  } { { "ARM.v" "wb_stage" { Text "E:/UT/S6/CALab/src/ARM.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374210615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetection HazardDetection:hazard_detection " "Elaborating entity \"HazardDetection\" for hierarchy \"HazardDetection:hazard_detection\"" {  } { { "ARM.v" "hazard_detection" { Text "E:/UT/S6/CALab/src/ARM.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374210619 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "forward_en HazardDetection.v(14) " "Verilog HDL Always Construct warning at HazardDetection.v(14): variable \"forward_en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HazardDetection.v" "" { Text "E:/UT/S6/CALab/src/HazardDetection.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210621 "|ARM|HazardDetection:hazard_detection"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXE_MEM_R_en HazardDetection.v(16) " "Verilog HDL Always Construct warning at HazardDetection.v(16): variable \"EXE_MEM_R_en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HazardDetection.v" "" { Text "E:/UT/S6/CALab/src/HazardDetection.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210621 "|ARM|HazardDetection:hazard_detection"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXE_MEM_R_en HazardDetection.v(18) " "Verilog HDL Always Construct warning at HazardDetection.v(18): variable \"EXE_MEM_R_en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HazardDetection.v" "" { Text "E:/UT/S6/CALab/src/HazardDetection.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374210621 "|ARM|HazardDetection:hazard_detection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:forwarding_unit " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:forwarding_unit\"" {  } { { "ARM.v" "forwarding_unit" { Text "E:/UT/S6/CALab/src/ARM.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374210622 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1653374211044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1653374211044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1653374211044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1653374211044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1653374211044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1653374211044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1653374211044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1653374211044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1653374211044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1653374211044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1653374211044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1653374211044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1653374211044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1653374211044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1653374211044 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1653374211044 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1653374211044 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653374211061 "|ARM|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653374211061 "|ARM|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653374211061 "|ARM|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653374211061 "|ARM|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653374211061 "|ARM|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653374211061 "|ARM|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653374211061 "|ARM|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653374211061 "|ARM|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653374211061 "|ARM|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653374211061 "|ARM|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653374211061 "|ARM|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653374211061 "|ARM|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653374211061 "|ARM|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653374211061 "|ARM|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653374211061 "|ARM|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653374211061 "|ARM|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653374211061 "|ARM|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653374211061 "|ARM|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653374211061 "|ARM|SRAM_WE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1653374211061 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/UT/S6/CALab/src/output_files/ARM.map.smsg " "Generated suppressed messages file E:/UT/S6/CALab/src/output_files/ARM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1653374211165 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1653374211496 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653374211496 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653374211536 "|ARM|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653374211536 "|ARM|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "forward_en " "No output dependent on input pin \"forward_en\"" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653374211536 "|ARM|forward_en"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1653374211536 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1653374211536 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1653374211536 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1653374211536 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1653374211536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653374211606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 24 11:06:51 2022 " "Processing ended: Tue May 24 11:06:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653374211606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653374211606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653374211606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653374211606 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653374212866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653374212878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 24 11:06:52 2022 " "Processing started: Tue May 24 11:06:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653374212878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653374212878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ARM -c ARM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653374212878 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653374212957 ""}
{ "Info" "0" "" "Project  = ARM" {  } {  } 0 0 "Project  = ARM" 0 0 "Fitter" 0 0 1653374212957 ""}
{ "Info" "0" "" "Revision = ARM" {  } {  } 0 0 "Revision = ARM" 0 0 "Fitter" 0 0 1653374212957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1653374213056 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ARM EP2C5F256C7 " "Selected device EP2C5F256C7 for design \"ARM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653374213064 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653374213095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653374213095 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653374213146 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653374213150 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256C7 " "Device EP2C8F256C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1653374213365 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653374213365 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653374213365 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653374213365 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ N14 " "Pin ~LVDS41p/nCEO~ is reserved at location N14" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653374213365 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1653374213365 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[0\] " "Pin SRAM_DQ\[0\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[1\] " "Pin SRAM_DQ\[1\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[2\] " "Pin SRAM_DQ\[2\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[3\] " "Pin SRAM_DQ\[3\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[4\] " "Pin SRAM_DQ\[4\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[5\] " "Pin SRAM_DQ\[5\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[6\] " "Pin SRAM_DQ\[6\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[7\] " "Pin SRAM_DQ\[7\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[8\] " "Pin SRAM_DQ\[8\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[9\] " "Pin SRAM_DQ\[9\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[10\] " "Pin SRAM_DQ\[10\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[11\] " "Pin SRAM_DQ\[11\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[12\] " "Pin SRAM_DQ\[12\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[13\] " "Pin SRAM_DQ\[13\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[14\] " "Pin SRAM_DQ\[14\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[15\] " "Pin SRAM_DQ\[15\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 4 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { rst } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 4 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "forward_en " "Pin forward_en not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { forward_en } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 4 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { forward_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[0\] " "Pin SRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[0] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[1\] " "Pin SRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[1] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[2\] " "Pin SRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[2] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[3\] " "Pin SRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[3] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[4\] " "Pin SRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[4] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[5\] " "Pin SRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[5] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[6\] " "Pin SRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[6] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[7\] " "Pin SRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[7] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[8\] " "Pin SRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[8] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[9\] " "Pin SRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[9] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[10\] " "Pin SRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[10] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[11\] " "Pin SRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[11] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[12\] " "Pin SRAM_ADDR\[12\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[12] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[13\] " "Pin SRAM_ADDR\[13\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[13] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[14\] " "Pin SRAM_ADDR\[14\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[14] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[15\] " "Pin SRAM_ADDR\[15\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[15] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[16\] " "Pin SRAM_ADDR\[16\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[16] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[17\] " "Pin SRAM_ADDR\[17\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[17] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_WE_N " "Pin SRAM_WE_N not assigned to an exact location on the device" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_WE_N } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 6 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653374213414 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1653374213414 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARM.sdc " "Synopsys Design Constraints File file not found: 'ARM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653374213530 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653374213545 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1653374213545 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1653374213546 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653374213546 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653374213548 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653374213548 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653374213548 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653374213549 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653374213549 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653374213549 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653374213549 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653374213549 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653374213549 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1653374213549 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653374213549 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "38 unused 3.3V 3 19 16 " "Number of I/O pins in group: 38 (unused VREF, 3.3V VCCIO, 3 input, 19 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1653374213551 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1653374213551 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1653374213551 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 33 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1653374213552 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 43 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1653374213552 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 38 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1653374213552 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1653374213552 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1653374213552 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1653374213552 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653374213566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653374213830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653374213866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653374213875 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653374214065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653374214065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653374214188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "E:/UT/S6/CALab/src/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1653374214396 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653374214396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653374214446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1653374214447 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653374214447 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1653374214447 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653374214447 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653374214447 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1653374214447 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653374214506 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653374214539 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653374214596 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653374214755 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1653374214795 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1653374214795 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1653374214795 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1653374214795 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1653374214795 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1653374214795 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1653374214795 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1653374214795 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1653374214795 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1653374214795 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1653374214795 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1653374214795 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1653374214795 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1653374214795 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1653374214795 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 5 0 0 } } { "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UT/S6/CALab/src/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1653374214795 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1653374214795 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1653374214795 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/UT/S6/CALab/src/output_files/ARM.fit.smsg " "Generated suppressed messages file E:/UT/S6/CALab/src/output_files/ARM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653374214905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5223 " "Peak virtual memory: 5223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653374215031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 24 11:06:55 2022 " "Processing ended: Tue May 24 11:06:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653374215031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653374215031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653374215031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653374215031 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653374216162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653374216169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 24 11:06:55 2022 " "Processing started: Tue May 24 11:06:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653374216169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653374216169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ARM -c ARM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653374216169 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1653374216721 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653374216730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653374217085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 24 11:06:57 2022 " "Processing ended: Tue May 24 11:06:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653374217085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653374217085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653374217085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653374217085 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653374217745 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653374218360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653374218362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 24 11:06:57 2022 " "Processing started: Tue May 24 11:06:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653374218362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653374218362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ARM -c ARM " "Command: quartus_sta ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653374218362 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1653374218450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1653374218629 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1653374218695 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1653374218695 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARM.sdc " "Synopsys Design Constraints File file not found: 'ARM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1653374218771 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1653374218772 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1653374218772 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1653374218773 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1653374218774 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1653374218778 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1653374218783 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653374218786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653374218796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653374218801 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653374218806 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653374218810 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653374218813 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1653374218827 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1653374218827 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1653374218827 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1653374218827 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1653374218827 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653374218840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653374218844 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653374218848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653374218852 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653374218854 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1653374218866 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1653374218886 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1653374218886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653374218940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 24 11:06:58 2022 " "Processing ended: Tue May 24 11:06:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653374218940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653374218940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653374218940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653374218940 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 104 s " "Quartus II Full Compilation was successful. 0 errors, 104 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653374219587 ""}
