
*** Running xst
    with args -ifn "Ampel.xst" -ofn "Ampel.srp" -intstyle ise

Reading design: Ampel.prj

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/HardwareLab/Blatt4/PlanAhead_Blatt4/PlanAhead_Blatt4.srcs/sources_1/imports/Blatt4/Ampel.vhd" in Library work.
Entity <Ampel> compiled.
Entity <Ampel> (Architecture <behave>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Ampel> in library <work> (architecture <behave>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Ampel> in library <work> (Architecture <behave>).
Entity <Ampel> analyzed. Unit <Ampel> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Ampel>.
    Related source file is "C:/HardwareLab/Blatt4/PlanAhead_Blatt4/PlanAhead_Blatt4.srcs/sources_1/imports/Blatt4/Ampel.vhd".
    Using one-hot encoding for signal <AMPEL_STATE>.
WARNING:Xst:737 - Found 5-bit latch for signal <AMPEL_NEXT_STATE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 5-bit register for signal <AMPEL_STATE>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <Ampel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 5-bit register                                        : 1
# Latches                                              : 1
 5-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 5
 Flip-Flops                                            : 5
# Latches                                              : 1
 5-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Ampel> ...

Mapping all equations...
Building and optimizing final netlist ...
FlipFlop AMPEL_STATE_2 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================

Clock Information:
------------------
----------------------------------------------------+----------------------------+-------+
Clock Signal                                        | Clock buffer(FF name)      | Load  |
----------------------------------------------------+----------------------------+-------+
CLK                                                 | BUFGP                      | 6     |
AMPEL_NEXT_STATE_not0001(AMPEL_NEXT_STATE_not0001:O)| NONE(*)(AMPEL_NEXT_STATE_0)| 5     |
----------------------------------------------------+----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 4.202ns
   Maximum output required time after clock: 5.870ns
   Maximum combinational path delay: No path found

=========================================================================
