
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036957                       # Number of seconds simulated
sim_ticks                                 36957265095                       # Number of ticks simulated
final_tick                               566521645032                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 268531                       # Simulator instruction rate (inst/s)
host_op_rate                                   338898                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2244474                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928864                       # Number of bytes of host memory used
host_seconds                                 16465.89                       # Real time elapsed on the host
sim_insts                                  4421598275                       # Number of instructions simulated
sim_ops                                    5580260162                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2348544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2480128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       685696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       569216                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6090624                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1824768                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1824768                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18348                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19376                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5357                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4447                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 47583                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14256                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14256                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38098                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63547559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     67107996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        48488                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18553754                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        58879                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15402005                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               164801805                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38098                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45025                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        48488                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        58879                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             190490                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          49375082                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               49375082                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          49375082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38098                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63547559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45025                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     67107996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        48488                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18553754                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        58879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15402005                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              214176887                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88626536                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31000082                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25425943                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018484                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13160302                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12097571                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159710                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87286                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32053304                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170380975                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31000082                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15257281                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36607973                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10822767                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8084409                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15674700                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       801076                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85517071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.448457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48909098     57.19%     57.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3651038      4.27%     61.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3200982      3.74%     65.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440621      4.02%     69.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3001488      3.51%     72.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1575673      1.84%     74.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1030493      1.21%     75.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2718690      3.18%     78.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17988988     21.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85517071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349783                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.922460                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33711813                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7667947                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34827958                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544420                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8764924                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079901                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6613                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202073083                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51121                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8764924                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35383452                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3857280                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1110792                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33666796                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2733819                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195220602                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12745                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1706028                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750257                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          189                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271173944                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910339619                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910339619                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102914685                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34339                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18290                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7262425                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19236937                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10034769                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242303                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3427834                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184011387                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34300                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147813786                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       286187                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61081503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186767005                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2256                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85517071                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.728471                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.904109                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31242548     36.53%     36.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17816673     20.83%     57.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12098197     14.15%     71.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7661009      8.96%     80.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7485997      8.75%     89.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4441034      5.19%     94.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3383527      3.96%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       737316      0.86%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       650770      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85517071                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083374     70.08%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205148     13.27%     83.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       257318     16.65%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121611980     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018162      1.37%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15749533     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8418089      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147813786                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.667828                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545881                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010458                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382976707                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245128272                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143671052                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149359667                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263585                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7024808                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          499                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1099                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2293096                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          578                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8764924                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3079914                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162132                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184045687                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       306488                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19236937                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10034769                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18278                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116528                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6693                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1099                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1237613                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1126850                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364463                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145229152                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14792331                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584630                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22975512                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20589972                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8183181                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.638664                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143816736                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143671052                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93728719                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261807304                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.621084                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358007                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61627431                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044155                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76752147                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.595029                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.161216                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31427799     40.95%     40.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20453897     26.65%     67.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8384790     10.92%     78.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4289855      5.59%     84.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3691694      4.81%     88.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1811356      2.36%     91.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2013184      2.62%     93.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010358      1.32%     95.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3669214      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76752147                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3669214                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257132284                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376871894                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42456                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3109465                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886265                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886265                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.128330                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.128330                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655738101                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197099617                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189496973                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88626536                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30575542                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24851276                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2086347                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12909631                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11932842                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3225729                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88299                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30692217                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169610782                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30575542                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15158571                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37298784                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11209104                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7587757                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15029567                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       894661                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84654746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.474877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47355962     55.94%     55.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3280223      3.87%     59.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2644252      3.12%     62.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6440601      7.61%     70.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1739734      2.06%     72.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2242748      2.65%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1626115      1.92%     77.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          910695      1.08%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18414416     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84654746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.344993                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.913770                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32105305                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7401740                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35870045                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       243198                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9034449                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5221118                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41839                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     202767004                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81300                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9034449                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34454597                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1509754                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2413784                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33707926                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3534228                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     195631460                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        32375                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1467460                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1095278                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2916                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    273924615                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    913286411                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    913286411                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167877855                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106046749                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40338                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22869                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9684337                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18229165                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9291308                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       147638                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3045150                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         184988031                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38930                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146943416                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       288840                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63902582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    195189027                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6406                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84654746                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.735797                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.883882                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30164452     35.63%     35.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17984994     21.25%     56.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11785205     13.92%     70.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8707274     10.29%     81.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7487924      8.85%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3873900      4.58%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3319925      3.92%     98.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       623132      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       707940      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84654746                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         857704     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            10      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        173939     14.43%     85.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173389     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122442423     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2091829      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16261      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14583966      9.92%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7808937      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146943416                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.658007                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1205042                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008201                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380035460                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248930203                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143206095                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148148458                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       553504                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7180625                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2880                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          660                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2381518                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9034449                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         647086                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        81015                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185026963                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       403369                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18229165                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9291308                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22668                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72536                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          660                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1248213                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1172249                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2420462                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144611341                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13686713                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2332075                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21291818                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20401412                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7605105                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.631693                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143300877                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143206095                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93320655                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        263457828                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.615838                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354215                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98348976                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120781993                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64245843                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32524                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2091207                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75620296                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.597217                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.131675                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30151335     39.87%     39.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20612351     27.26%     67.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8387090     11.09%     78.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4719322      6.24%     84.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3853247      5.10%     89.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1564646      2.07%     91.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1861791      2.46%     94.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       933580      1.23%     95.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3536934      4.68%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75620296                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98348976                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120781993                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17958330                       # Number of memory references committed
system.switch_cpus1.commit.loads             11048540                       # Number of loads committed
system.switch_cpus1.commit.membars              16262                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17354089                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108828907                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2458917                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3536934                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257111198                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          379095965                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45381                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3971790                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98348976                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120781993                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98348976                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.901143                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.901143                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.109701                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.109701                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       650565696                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197938175                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187108793                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32524                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88626536                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32363142                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26382824                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2159946                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13728210                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12656902                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3488656                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96005                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32375943                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             177748834                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32363142                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16145558                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39492151                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11480357                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5449964                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15981411                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1046023                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86611832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.543230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.293945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47119681     54.40%     54.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2613821      3.02%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4887625      5.64%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4865060      5.62%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3023593      3.49%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2401070      2.77%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1502471      1.73%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1413070      1.63%     78.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18785441     21.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86611832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365163                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.005594                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33757486                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5389500                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37938148                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       233178                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9293513                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5477215                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     213269395                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1380                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9293513                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36207681                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1032118                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1000371                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35674199                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3403944                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     205654966                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           45                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1415701                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1042583                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    288759172                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    959450810                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    959450810                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178650468                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       110108704                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36689                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17590                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9478394                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19025750                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9717843                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       122124                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3454504                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         193900920                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35180                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        154470189                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       303520                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     65546423                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    200537931                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     86611832                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.783477                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896664                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29575745     34.15%     34.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18830190     21.74%     55.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12514713     14.45%     70.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8157442      9.42%     79.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8590777      9.92%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4154536      4.80%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3279434      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       746105      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       762890      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86611832                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         963403     72.58%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        182535     13.75%     86.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       181389     13.67%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    129207351     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2075375      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17590      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14947790      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8222083      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     154470189                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.742934                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1327327                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008593                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    397183057                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    259482881                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    150932646                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     155797516                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       481884                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7379590                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2122                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          358                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2340144                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9293513                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         527052                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        92341                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    193936103                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       386987                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19025750                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9717843                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17590                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72266                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          358                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1351876                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1198829                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2550705                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    152423977                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14261150                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2046212                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22290858                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21614612                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8029708                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.719846                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             150980145                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            150932646                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         96202803                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        276086006                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.703019                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348452                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104045476                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128110248                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65826406                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35180                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2186093                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77318319                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.656920                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149627                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29238802     37.82%     37.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21703676     28.07%     65.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9015303     11.66%     77.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4496518      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4487336      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1818014      2.35%     91.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1823824      2.36%     93.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       974714      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3760132      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77318319                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104045476                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128110248                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19023859                       # Number of memory references committed
system.switch_cpus2.commit.loads             11646160                       # Number of loads committed
system.switch_cpus2.commit.membars              17590                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18491396                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115417383                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2642227                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3760132                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           267494841                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          397172796                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2014704                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104045476                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128110248                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104045476                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851806                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851806                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.173977                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.173977                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       684708344                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      209660873                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      195908997                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35180                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                88626536                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        33066774                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26978872                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2206689                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     14002218                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        13025858                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3419262                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        97114                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34262751                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             179630565                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           33066774                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16445120                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             38939483                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11512307                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5845142                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16682576                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       853235                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     88334760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.514467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.332190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        49395277     55.92%     55.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3202783      3.63%     59.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4771333      5.40%     64.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3318756      3.76%     68.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2320900      2.63%     71.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2263092      2.56%     73.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1375767      1.56%     75.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2935348      3.32%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18751504     21.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     88334760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.373102                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.026826                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35233754                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6085948                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         37185329                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       542630                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9287093                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5569019                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     215145299                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1657                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9287093                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37205590                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         512872                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2722189                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         35716143                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2890868                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     208760647                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1206966                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       983633                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    292856100                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    971746228                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    971746228                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    180307786                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       112548268                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37707                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17974                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8584176                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     19140154                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9796913                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       117566                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3157822                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         194561179                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35884                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        155437728                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       308617                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     64841620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    198417731                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     88334760                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.759644                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.914627                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     32044617     36.28%     36.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17447724     19.75%     56.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12800900     14.49%     70.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8412504      9.52%     80.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8439652      9.55%     89.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4070455      4.61%     94.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3617182      4.09%     98.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       677091      0.77%     99.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       824635      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     88334760                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         847319     71.20%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        167922     14.11%     85.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       174754     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    130027498     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1962308      1.26%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17911      0.01%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     15275680      9.83%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8154331      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     155437728                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.753851                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1189995                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007656                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    400708822                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    259439096                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    151140063                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     156627723                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       488362                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7424111                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6557                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          418                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2346714                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9287093                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         264564                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        50738                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    194597065                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       674500                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     19140154                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9796913                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17972                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         43125                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          418                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1344281                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1200971                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2545252                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    152581874                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14274747                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2855848                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22233287                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21684728                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7958540                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.721627                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             151205132                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            151140063                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         97926992                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        278236071                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.705359                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351956                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    104835543                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    129224293                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     65372950                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35824                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2224383                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     79047667                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.634764                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.170281                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     30680537     38.81%     38.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22430306     28.38%     67.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8473200     10.72%     77.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4747193      6.01%     83.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4025897      5.09%     89.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1799469      2.28%     91.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1724970      2.18%     93.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1173505      1.48%     94.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3992590      5.05%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     79047667                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    104835543                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     129224293                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19166238                       # Number of memory references committed
system.switch_cpus3.commit.loads             11716039                       # Number of loads committed
system.switch_cpus3.commit.membars              17912                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18749084                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        116335032                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2672669                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3992590                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           269652320                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          398487574                       # The number of ROB writes
system.switch_cpus3.timesIdled                  17681                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 291776                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          104835543                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            129224293                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    104835543                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.845386                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.845386                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.182891                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.182891                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       685275338                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      210269211                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      197742231                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35824                       # number of misc regfile writes
system.l20.replacements                         18359                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          684209                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26551                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.769613                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.291025                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.004445                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5428.054567                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2751.649963                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001012                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000489                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.662604                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.335895                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        77505                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  77505                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17900                       # number of Writeback hits
system.l20.Writeback_hits::total                17900                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        77505                       # number of demand (read+write) hits
system.l20.demand_hits::total                   77505                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        77505                       # number of overall hits
system.l20.overall_hits::total                  77505                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18348                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18359                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18348                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18359                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18348                       # number of overall misses
system.l20.overall_misses::total                18359                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1088885                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3095791225                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3096880110                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1088885                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3095791225                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3096880110                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1088885                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3095791225                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3096880110                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95853                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95864                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17900                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17900                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95853                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95864                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95853                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95864                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.191418                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.191511                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.191418                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.191511                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.191418                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.191511                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 98989.545455                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 168726.358459                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 168684.574868                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 98989.545455                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 168726.358459                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 168684.574868                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 98989.545455                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 168726.358459                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 168684.574868                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4243                       # number of writebacks
system.l20.writebacks::total                     4243                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18348                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18359                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18348                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18359                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18348                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18359                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       964255                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2886795883                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2887760138                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       964255                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2886795883                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2887760138                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       964255                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2886795883                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2887760138                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.191418                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.191511                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.191418                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.191511                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.191418                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.191511                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 87659.545455                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 157335.725038                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 157293.977777                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 87659.545455                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 157335.725038                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 157293.977777                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 87659.545455                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 157335.725038                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 157293.977777                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         19390                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          738392                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27582                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.770793                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          204.508293                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.391996                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3464.486143                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4515.613568                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024964                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000902                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.422911                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.551222                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        52008                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  52008                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19441                       # number of Writeback hits
system.l21.Writeback_hits::total                19441                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        52008                       # number of demand (read+write) hits
system.l21.demand_hits::total                   52008                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        52008                       # number of overall hits
system.l21.overall_hits::total                  52008                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        19376                       # number of ReadReq misses
system.l21.ReadReq_misses::total                19389                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        19376                       # number of demand (read+write) misses
system.l21.demand_misses::total                 19389                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        19376                       # number of overall misses
system.l21.overall_misses::total                19389                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1482583                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3235568845                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3237051428                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1482583                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3235568845                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3237051428                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1482583                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3235568845                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3237051428                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71384                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71397                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19441                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19441                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71384                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71397                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71384                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71397                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.271433                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.271566                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.271433                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.271566                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.271433                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.271566                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 114044.846154                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 166988.482917                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 166952.985095                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 114044.846154                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 166988.482917                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 166952.985095                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 114044.846154                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 166988.482917                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 166952.985095                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3516                       # number of writebacks
system.l21.writebacks::total                     3516                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        19376                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           19389                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        19376                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            19389                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        19376                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           19389                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1327088                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3010361749                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3011688837                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1327088                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3010361749                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3011688837                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1327088                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3010361749                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3011688837                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.271433                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.271566                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.271433                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.271566                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.271433                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.271566                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 102083.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155365.490762                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 155329.766208                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 102083.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 155365.490762                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 155329.766208                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 102083.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 155365.490762                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 155329.766208                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          5372                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          361552                       # Total number of references to valid blocks.
system.l22.sampled_refs                         13564                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.655264                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          267.781734                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.839981                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2570.513350                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5341.864935                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032688                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001445                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.313783                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.652083                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        35170                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  35170                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10688                       # number of Writeback hits
system.l22.Writeback_hits::total                10688                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        35170                       # number of demand (read+write) hits
system.l22.demand_hits::total                   35170                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        35170                       # number of overall hits
system.l22.overall_hits::total                  35170                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         5357                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 5371                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         5357                       # number of demand (read+write) misses
system.l22.demand_misses::total                  5371                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         5357                       # number of overall misses
system.l22.overall_misses::total                 5371                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1807536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    883110767                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      884918303                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1807536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    883110767                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       884918303                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1807536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    883110767                       # number of overall miss cycles
system.l22.overall_miss_latency::total      884918303                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40527                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40541                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10688                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10688                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40527                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40541                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40527                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40541                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.132183                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.132483                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.132183                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.132483                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.132183                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.132483                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 129109.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 164851.739220                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 164758.574381                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 129109.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 164851.739220                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 164758.574381                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 129109.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 164851.739220                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 164758.574381                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3571                       # number of writebacks
system.l22.writebacks::total                     3571                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         5357                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            5371                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         5357                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             5371                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         5357                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            5371                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1648916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    822041390                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    823690306                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1648916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    822041390                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    823690306                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1648916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    822041390                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    823690306                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.132183                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.132483                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.132183                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.132483                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.132183                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.132483                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 117779.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153451.818182                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 153358.835599                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 117779.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153451.818182                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 153358.835599                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 117779.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153451.818182                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 153358.835599                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          4464                       # number of replacements
system.l23.tagsinuse                             8192                       # Cycle average of tags in use
system.l23.total_refs                          317718                       # Total number of references to valid blocks.
system.l23.sampled_refs                         12656                       # Sample count of references to valid blocks.
system.l23.avg_refs                         25.104140                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          383.312519                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    14.996766                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2153.554071                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          5640.136644                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.046791                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001831                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.262885                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.688493                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        30140                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  30140                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9841                       # number of Writeback hits
system.l23.Writeback_hits::total                 9841                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        30140                       # number of demand (read+write) hits
system.l23.demand_hits::total                   30140                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        30140                       # number of overall hits
system.l23.overall_hits::total                  30140                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         4447                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 4464                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         4447                       # number of demand (read+write) misses
system.l23.demand_misses::total                  4464                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         4447                       # number of overall misses
system.l23.overall_misses::total                 4464                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3587679                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    714019054                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      717606733                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3587679                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    714019054                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       717606733                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3587679                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    714019054                       # number of overall miss cycles
system.l23.overall_miss_latency::total      717606733                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        34587                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              34604                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9841                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9841                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        34587                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               34604                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        34587                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              34604                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.128574                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.129002                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.128574                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.129002                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.128574                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.129002                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 211039.941176                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 160561.964021                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 160754.196461                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 211039.941176                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 160561.964021                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 160754.196461                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 211039.941176                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 160561.964021                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 160754.196461                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2926                       # number of writebacks
system.l23.writebacks::total                     2926                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         4447                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            4464                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         4447                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             4464                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         4447                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            4464                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3394329                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    663302460                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    666696789                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3394329                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    663302460                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    666696789                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3394329                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    663302460                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    666696789                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.128574                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.129002                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.128574                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.129002                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.128574                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.129002                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 199666.411765                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 149157.288059                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 149349.639113                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 199666.411765                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 149157.288059                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 149349.639113                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 199666.411765                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 149157.288059                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 149349.639113                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996373                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015682350                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843343.647913                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996373                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017622                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15674689                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15674689                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15674689                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15674689                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15674689                       # number of overall hits
system.cpu0.icache.overall_hits::total       15674689                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1140255                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1140255                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1140255                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1140255                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1140255                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1140255                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15674700                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15674700                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15674700                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15674700                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15674700                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15674700                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 103659.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 103659.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 103659.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 103659.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 103659.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 103659.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1099885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1099885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1099885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1099885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1099885                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1099885                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99989.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 99989.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95853                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191890298                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96109                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1996.590309                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.482777                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.517223                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915948                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084052                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11625748                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11625748                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17296                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17296                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19335158                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19335158                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19335158                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19335158                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       358434                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       358434                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       358549                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        358549                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       358549                       # number of overall misses
system.cpu0.dcache.overall_misses::total       358549                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17801600946                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17801600946                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8090288                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8090288                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17809691234                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17809691234                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17809691234                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17809691234                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11984182                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11984182                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19693707                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19693707                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19693707                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19693707                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029909                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029909                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018206                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018206                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018206                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018206                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49664.933979                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49664.933979                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 70350.330435                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70350.330435                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49671.568555                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49671.568555                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49671.568555                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49671.568555                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17900                       # number of writebacks
system.cpu0.dcache.writebacks::total            17900                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       262581                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       262581                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       262696                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       262696                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       262696                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       262696                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95853                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95853                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95853                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95853                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95853                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95853                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3745943313                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3745943313                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3745943313                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3745943313                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3745943313                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3745943313                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007998                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007998                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004867                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004867                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004867                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004867                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39080.084223                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39080.084223                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 39080.084223                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39080.084223                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 39080.084223                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39080.084223                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996653                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020110304                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs                   2056674                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996653                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15029549                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15029549                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15029549                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15029549                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15029549                       # number of overall hits
system.cpu1.icache.overall_hits::total       15029549                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2049316                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2049316                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2049316                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2049316                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2049316                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2049316                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15029567                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15029567                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15029567                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15029567                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15029567                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15029567                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 113850.888889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 113850.888889                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 113850.888889                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 113850.888889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 113850.888889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 113850.888889                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1495583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1495583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1495583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1495583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1495583                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1495583                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 115044.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 115044.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 115044.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 115044.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 115044.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 115044.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71384                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181039631                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71640                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2527.074693                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.702900                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.297100                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901183                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098817                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10390211                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10390211                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6877267                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6877267                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22331                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22331                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16262                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16262                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17267478                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17267478                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17267478                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17267478                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       156513                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       156513                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       156513                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        156513                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       156513                       # number of overall misses
system.cpu1.dcache.overall_misses::total       156513                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10687481285                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10687481285                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10687481285                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10687481285                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10687481285                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10687481285                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10546724                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10546724                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6877267                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6877267                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16262                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16262                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17423991                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17423991                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17423991                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17423991                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014840                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014840                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008983                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008983                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008983                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008983                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 68284.943008                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68284.943008                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 68284.943008                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68284.943008                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 68284.943008                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68284.943008                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19441                       # number of writebacks
system.cpu1.dcache.writebacks::total            19441                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        85129                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        85129                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        85129                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85129                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        85129                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85129                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71384                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71384                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71384                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71384                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71384                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71384                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3646902498                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3646902498                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3646902498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3646902498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3646902498                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3646902498                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006768                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006768                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 51088.514205                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 51088.514205                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 51088.514205                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 51088.514205                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 51088.514205                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 51088.514205                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997780                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018941268                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2200737.079914                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997780                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15981394                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15981394                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15981394                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15981394                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15981394                       # number of overall hits
system.cpu2.icache.overall_hits::total       15981394                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2426190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2426190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2426190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2426190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2426190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2426190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15981411                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15981411                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15981411                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15981411                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15981411                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15981411                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 142717.058824                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 142717.058824                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 142717.058824                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 142717.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 142717.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 142717.058824                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1827206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1827206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1827206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1827206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1827206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1827206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 130514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 130514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 130514.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 130514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 130514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 130514.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40527                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170360801                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40783                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4177.250349                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.895838                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.104162                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905843                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094157                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10882759                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10882759                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7343098                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7343098                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17590                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17590                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17590                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17590                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18225857                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18225857                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18225857                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18225857                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       104671                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       104671                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       104671                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        104671                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       104671                       # number of overall misses
system.cpu2.dcache.overall_misses::total       104671                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   5767608871                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5767608871                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   5767608871                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5767608871                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   5767608871                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5767608871                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10987430                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10987430                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7343098                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7343098                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17590                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17590                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18330528                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18330528                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18330528                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18330528                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009526                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009526                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005710                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005710                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005710                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005710                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 55102.262050                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55102.262050                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 55102.262050                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 55102.262050                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 55102.262050                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 55102.262050                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10688                       # number of writebacks
system.cpu2.dcache.writebacks::total            10688                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64144                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64144                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64144                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64144                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64144                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64144                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40527                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40527                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40527                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40527                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40527                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40527                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1114955107                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1114955107                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1114955107                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1114955107                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1114955107                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1114955107                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002211                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002211                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27511.414785                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27511.414785                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27511.414785                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27511.414785                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27511.414785                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27511.414785                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.041298                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1023033121                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2209574.775378                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.041298                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025707                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740451                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16682556                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16682556                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16682556                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16682556                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16682556                       # number of overall hits
system.cpu3.icache.overall_hits::total       16682556                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4304287                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4304287                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4304287                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4304287                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4304287                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4304287                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16682576                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16682576                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16682576                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16682576                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16682576                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16682576                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 215214.350000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 215214.350000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 215214.350000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 215214.350000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 215214.350000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 215214.350000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3605000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3605000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3605000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3605000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3605000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3605000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 212058.823529                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 212058.823529                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 212058.823529                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 212058.823529                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 212058.823529                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 212058.823529                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 34587                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165455310                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34843                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4748.595414                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.089261                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.910739                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902692                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097308                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10864378                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10864378                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7414376                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7414376                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17942                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17942                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17912                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17912                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18278754                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18278754                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18278754                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18278754                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        69617                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        69617                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        69617                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         69617                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        69617                       # number of overall misses
system.cpu3.dcache.overall_misses::total        69617                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2745307467                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2745307467                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2745307467                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2745307467                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2745307467                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2745307467                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10933995                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10933995                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7414376                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7414376                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17912                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17912                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18348371                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18348371                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18348371                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18348371                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006367                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006367                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003794                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003794                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003794                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003794                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 39434.440826                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 39434.440826                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 39434.440826                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 39434.440826                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 39434.440826                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 39434.440826                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9841                       # number of writebacks
system.cpu3.dcache.writebacks::total             9841                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35030                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35030                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35030                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35030                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35030                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35030                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        34587                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        34587                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        34587                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        34587                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        34587                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        34587                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    950537624                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    950537624                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    950537624                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    950537624                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    950537624                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    950537624                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 27482.511464                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 27482.511464                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 27482.511464                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27482.511464                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 27482.511464                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27482.511464                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
