////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2020 Ambarella International LP
////////////////////////////////////////////////////////////////////////////////
// This file and its contents ("Software") are protected by intellectual
// property rights including, without limitation, U.S. and/or foreign
// copyrights. This Software is also the confidential and proprietary
// information of Ambarella International LP and its licensors. You may not use,
// reproduce, disclose, distribute, modify, or otherwise prepare derivative
// works of this Software or any portion thereof except pursuant to a signed
// license agreement or nondisclosure agreement with Ambarella International LP
// or its authorized affiliates. In the absence of such an agreement, you agree
// to promptly notify and return this Software to Ambarella International LP.
//
// THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
// INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF NON-INFRINGEMENT,
// MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
// IN NO EVENT SHALL AMBARELLA INTERNATIONAL LP OR ITS AFFILIATES BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; COMPUTER FAILURE OR MALFUNCTION;
// OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
// WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
// OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
// ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
////////////////////////////////////////////////////////////////////////////////
#ifndef flexidag_openseg_prim_split_7_H
#define flexidag_openseg_prim_split_7_H

#define vas_gen_header_version                  	7

/* dag name */
#define flexidag_openseg_prim_split_7_DAG_NAME 	"flexidag_openseg_prim_split_7"

/* VDG file info */
#define flexidag_openseg_prim_split_7_vdg_name 	"flexidag_openseg_split_7.vdg"

/* VDG DAG memory info */
#define flexidag_openseg_prim_split_7_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_7_byte_size 	804	/* 0x00000324 */
#define flexidag_openseg_prim_split_7_preferred_dram_xfer_size 	1

/* flexidag_openseg_prim_split_7 VMEM info */
#define flexidag_openseg_prim_split_7_use_ping_pong_vmem 	0
#define flexidag_openseg_prim_split_7_VMEM_start 	4096	/* 0x00001000 */
#define flexidag_openseg_prim_split_7_VMEM_end 	508924	/* 0x0007c3fc */
#define flexidag_openseg_prim_split_7_image_start 	501472	/* 0x0007a6e0 */
#define flexidag_openseg_prim_split_7_image_size 	8256	/* 0x00002040 */
#define flexidag_openseg_prim_split_7_dagbin_start 	508924	/* 0x0007c3fc */

/* flexidag_openseg_prim_split_7 DAG info */
#define flexidag_openseg_prim_split_7_estimated_cycles 	614561
#define flexidag_openseg_prim_split_7_ddi_byte_size 	0	/* 0x00000000 */

/*******************************************************************************
 * DAG byte offset info for HMB/SMB/VCB and their fields
 * in DAG 'flexidag_openseg_prim_split_7' in source file 'pre_split6_flexidag_openseg_split_0.vas'
 ******************************************************************************/
/* flexidag_openseg_prim_split_7 SMB_input __pvcn_613_ */
#define flexidag_openseg_prim_split_7___pvcn_613__cnngen_demangled_name 	"__pvcn_613_"
#define flexidag_openseg_prim_split_7___pvcn_613__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_613__has_init_data 	1
#define flexidag_openseg_prim_split_7___pvcn_613__is_variable_scalar 	0
#define flexidag_openseg_prim_split_7___pvcn_613__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_613__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_613__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_613__byte_offset 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_7___pvcn_613__vbase_byte_offset 	4	/* 0x00000004 */
#define flexidag_openseg_prim_split_7___pvcn_613__dbase_byte_offset 	28	/* 0x0000001c */
#define flexidag_openseg_prim_split_7___pvcn_613__dpitchm1_byte_offset 	32	/* 0x00000020 */
#define flexidag_openseg_prim_split_7___pvcn_613__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_613__W 	1612
#define flexidag_openseg_prim_split_7___pvcn_613__H 	1
#define flexidag_openseg_prim_split_7___pvcn_613__D 	1
#define flexidag_openseg_prim_split_7___pvcn_613__P 	1
#define flexidag_openseg_prim_split_7___pvcn_613__data_num_bytes 	1
#define flexidag_openseg_prim_split_7___pvcn_613__denable 	1
#define flexidag_openseg_prim_split_7___pvcn_613__dpitch_num_bytes 	1664
#define flexidag_openseg_prim_split_7___pvcn_613__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_613__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_613__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_613__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_613__vmem_buffer_num_bytes 	1612
#define flexidag_openseg_prim_split_7___pvcn_613__dram_size_num_bytes 	1664

/* flexidag_openseg_prim_split_7 SMB_input __pvcn_614_ */
#define flexidag_openseg_prim_split_7___pvcn_614__cnngen_demangled_name 	"__pvcn_614_"
#define flexidag_openseg_prim_split_7___pvcn_614__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_614__has_init_data 	1
#define flexidag_openseg_prim_split_7___pvcn_614__is_variable_scalar 	0
#define flexidag_openseg_prim_split_7___pvcn_614__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_614__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_614__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_614__byte_offset 	40	/* 0x00000028 */
#define flexidag_openseg_prim_split_7___pvcn_614__vbase_byte_offset 	44	/* 0x0000002c */
#define flexidag_openseg_prim_split_7___pvcn_614__dbase_byte_offset 	68	/* 0x00000044 */
#define flexidag_openseg_prim_split_7___pvcn_614__dpitchm1_byte_offset 	72	/* 0x00000048 */
#define flexidag_openseg_prim_split_7___pvcn_614__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_614__W 	160
#define flexidag_openseg_prim_split_7___pvcn_614__H 	1
#define flexidag_openseg_prim_split_7___pvcn_614__D 	1
#define flexidag_openseg_prim_split_7___pvcn_614__P 	1
#define flexidag_openseg_prim_split_7___pvcn_614__data_num_bytes 	1
#define flexidag_openseg_prim_split_7___pvcn_614__denable 	1
#define flexidag_openseg_prim_split_7___pvcn_614__dpitch_num_bytes 	192
#define flexidag_openseg_prim_split_7___pvcn_614__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_614__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_614__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_614__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_614__vmem_buffer_num_bytes 	160
#define flexidag_openseg_prim_split_7___pvcn_614__dram_size_num_bytes 	192

/* flexidag_openseg_prim_split_7 SMB_input __pvcn_617_ */
#define flexidag_openseg_prim_split_7___pvcn_617__cnngen_demangled_name 	"__pvcn_617_"
#define flexidag_openseg_prim_split_7___pvcn_617__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_617__has_init_data 	1
#define flexidag_openseg_prim_split_7___pvcn_617__is_variable_scalar 	0
#define flexidag_openseg_prim_split_7___pvcn_617__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_617__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_617__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_617__byte_offset 	80	/* 0x00000050 */
#define flexidag_openseg_prim_split_7___pvcn_617__vbase_byte_offset 	84	/* 0x00000054 */
#define flexidag_openseg_prim_split_7___pvcn_617__dbase_byte_offset 	108	/* 0x0000006c */
#define flexidag_openseg_prim_split_7___pvcn_617__dpitchm1_byte_offset 	112	/* 0x00000070 */
#define flexidag_openseg_prim_split_7___pvcn_617__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_617__W 	1764
#define flexidag_openseg_prim_split_7___pvcn_617__H 	1
#define flexidag_openseg_prim_split_7___pvcn_617__D 	1
#define flexidag_openseg_prim_split_7___pvcn_617__P 	1
#define flexidag_openseg_prim_split_7___pvcn_617__data_num_bytes 	1
#define flexidag_openseg_prim_split_7___pvcn_617__denable 	1
#define flexidag_openseg_prim_split_7___pvcn_617__dpitch_num_bytes 	1792
#define flexidag_openseg_prim_split_7___pvcn_617__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_617__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_617__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_617__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_617__vmem_buffer_num_bytes 	1764
#define flexidag_openseg_prim_split_7___pvcn_617__dram_size_num_bytes 	1792

/* flexidag_openseg_prim_split_7 SMB_input __pvcn_618_ */
#define flexidag_openseg_prim_split_7___pvcn_618__cnngen_demangled_name 	"__pvcn_618_"
#define flexidag_openseg_prim_split_7___pvcn_618__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_618__has_init_data 	1
#define flexidag_openseg_prim_split_7___pvcn_618__is_variable_scalar 	0
#define flexidag_openseg_prim_split_7___pvcn_618__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_618__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_618__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_618__byte_offset 	120	/* 0x00000078 */
#define flexidag_openseg_prim_split_7___pvcn_618__vbase_byte_offset 	124	/* 0x0000007c */
#define flexidag_openseg_prim_split_7___pvcn_618__dbase_byte_offset 	148	/* 0x00000094 */
#define flexidag_openseg_prim_split_7___pvcn_618__dpitchm1_byte_offset 	152	/* 0x00000098 */
#define flexidag_openseg_prim_split_7___pvcn_618__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_618__W 	96
#define flexidag_openseg_prim_split_7___pvcn_618__H 	1
#define flexidag_openseg_prim_split_7___pvcn_618__D 	1
#define flexidag_openseg_prim_split_7___pvcn_618__P 	1
#define flexidag_openseg_prim_split_7___pvcn_618__data_num_bytes 	1
#define flexidag_openseg_prim_split_7___pvcn_618__denable 	1
#define flexidag_openseg_prim_split_7___pvcn_618__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_7___pvcn_618__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_618__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_618__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_618__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_618__vmem_buffer_num_bytes 	96
#define flexidag_openseg_prim_split_7___pvcn_618__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_7 SMB_input __pvcn_620_ */
#define flexidag_openseg_prim_split_7___pvcn_620__cnngen_demangled_name 	"__pvcn_620_"
#define flexidag_openseg_prim_split_7___pvcn_620__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_620__has_init_data 	1
#define flexidag_openseg_prim_split_7___pvcn_620__is_variable_scalar 	0
#define flexidag_openseg_prim_split_7___pvcn_620__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_620__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_620__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_620__byte_offset 	160	/* 0x000000a0 */
#define flexidag_openseg_prim_split_7___pvcn_620__vbase_byte_offset 	164	/* 0x000000a4 */
#define flexidag_openseg_prim_split_7___pvcn_620__dbase_byte_offset 	188	/* 0x000000bc */
#define flexidag_openseg_prim_split_7___pvcn_620__dpitchm1_byte_offset 	192	/* 0x000000c0 */
#define flexidag_openseg_prim_split_7___pvcn_620__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_620__W 	1816
#define flexidag_openseg_prim_split_7___pvcn_620__H 	1
#define flexidag_openseg_prim_split_7___pvcn_620__D 	1
#define flexidag_openseg_prim_split_7___pvcn_620__P 	1
#define flexidag_openseg_prim_split_7___pvcn_620__data_num_bytes 	1
#define flexidag_openseg_prim_split_7___pvcn_620__denable 	1
#define flexidag_openseg_prim_split_7___pvcn_620__dpitch_num_bytes 	1856
#define flexidag_openseg_prim_split_7___pvcn_620__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_620__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_620__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_620__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_620__vmem_buffer_num_bytes 	1816
#define flexidag_openseg_prim_split_7___pvcn_620__dram_size_num_bytes 	1856

/* flexidag_openseg_prim_split_7 SMB_input __pvcn_621_ */
#define flexidag_openseg_prim_split_7___pvcn_621__cnngen_demangled_name 	"__pvcn_621_"
#define flexidag_openseg_prim_split_7___pvcn_621__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_621__has_init_data 	1
#define flexidag_openseg_prim_split_7___pvcn_621__is_variable_scalar 	0
#define flexidag_openseg_prim_split_7___pvcn_621__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_621__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_621__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_621__byte_offset 	200	/* 0x000000c8 */
#define flexidag_openseg_prim_split_7___pvcn_621__vbase_byte_offset 	204	/* 0x000000cc */
#define flexidag_openseg_prim_split_7___pvcn_621__dbase_byte_offset 	228	/* 0x000000e4 */
#define flexidag_openseg_prim_split_7___pvcn_621__dpitchm1_byte_offset 	232	/* 0x000000e8 */
#define flexidag_openseg_prim_split_7___pvcn_621__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_621__W 	96
#define flexidag_openseg_prim_split_7___pvcn_621__H 	1
#define flexidag_openseg_prim_split_7___pvcn_621__D 	1
#define flexidag_openseg_prim_split_7___pvcn_621__P 	1
#define flexidag_openseg_prim_split_7___pvcn_621__data_num_bytes 	1
#define flexidag_openseg_prim_split_7___pvcn_621__denable 	1
#define flexidag_openseg_prim_split_7___pvcn_621__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_7___pvcn_621__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_621__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_621__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_621__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_621__vmem_buffer_num_bytes 	96
#define flexidag_openseg_prim_split_7___pvcn_621__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_7 SMB_input __pvcn_624_ */
#define flexidag_openseg_prim_split_7___pvcn_624__cnngen_demangled_name 	"__pvcn_624_"
#define flexidag_openseg_prim_split_7___pvcn_624__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_624__has_init_data 	1
#define flexidag_openseg_prim_split_7___pvcn_624__is_variable_scalar 	0
#define flexidag_openseg_prim_split_7___pvcn_624__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_624__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_624__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_624__byte_offset 	240	/* 0x000000f0 */
#define flexidag_openseg_prim_split_7___pvcn_624__vbase_byte_offset 	244	/* 0x000000f4 */
#define flexidag_openseg_prim_split_7___pvcn_624__dbase_byte_offset 	268	/* 0x0000010c */
#define flexidag_openseg_prim_split_7___pvcn_624__dpitchm1_byte_offset 	272	/* 0x00000110 */
#define flexidag_openseg_prim_split_7___pvcn_624__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_624__W 	1812
#define flexidag_openseg_prim_split_7___pvcn_624__H 	1
#define flexidag_openseg_prim_split_7___pvcn_624__D 	1
#define flexidag_openseg_prim_split_7___pvcn_624__P 	1
#define flexidag_openseg_prim_split_7___pvcn_624__data_num_bytes 	1
#define flexidag_openseg_prim_split_7___pvcn_624__denable 	1
#define flexidag_openseg_prim_split_7___pvcn_624__dpitch_num_bytes 	1856
#define flexidag_openseg_prim_split_7___pvcn_624__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_624__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_624__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_624__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_624__vmem_buffer_num_bytes 	1812
#define flexidag_openseg_prim_split_7___pvcn_624__dram_size_num_bytes 	1856

/* flexidag_openseg_prim_split_7 SMB_input __pvcn_625_ */
#define flexidag_openseg_prim_split_7___pvcn_625__cnngen_demangled_name 	"__pvcn_625_"
#define flexidag_openseg_prim_split_7___pvcn_625__is_constant 	1
#define flexidag_openseg_prim_split_7___pvcn_625__has_init_data 	1
#define flexidag_openseg_prim_split_7___pvcn_625__is_variable_scalar 	0
#define flexidag_openseg_prim_split_7___pvcn_625__is_bitvector 	0
#define flexidag_openseg_prim_split_7___pvcn_625__is_rlz 	0
#define flexidag_openseg_prim_split_7___pvcn_625__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___pvcn_625__byte_offset 	280	/* 0x00000118 */
#define flexidag_openseg_prim_split_7___pvcn_625__vbase_byte_offset 	284	/* 0x0000011c */
#define flexidag_openseg_prim_split_7___pvcn_625__dbase_byte_offset 	308	/* 0x00000134 */
#define flexidag_openseg_prim_split_7___pvcn_625__dpitchm1_byte_offset 	312	/* 0x00000138 */
#define flexidag_openseg_prim_split_7___pvcn_625__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7___pvcn_625__W 	96
#define flexidag_openseg_prim_split_7___pvcn_625__H 	1
#define flexidag_openseg_prim_split_7___pvcn_625__D 	1
#define flexidag_openseg_prim_split_7___pvcn_625__P 	1
#define flexidag_openseg_prim_split_7___pvcn_625__data_num_bytes 	1
#define flexidag_openseg_prim_split_7___pvcn_625__denable 	1
#define flexidag_openseg_prim_split_7___pvcn_625__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_7___pvcn_625__dram_format 	0
#define flexidag_openseg_prim_split_7___pvcn_625__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_7___pvcn_625__tile_width 	1
#define flexidag_openseg_prim_split_7___pvcn_625__tile_height 	1
#define flexidag_openseg_prim_split_7___pvcn_625__vmem_buffer_num_bytes 	96
#define flexidag_openseg_prim_split_7___pvcn_625__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_7 HMB_input PeleeNet__stage_1_dense_block_0__concat______muli___447 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_0__concat______muli___447"
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_is_main_input_output 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_is_constant 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_has_init_data 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_is_variable_scalar 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_ddi_byte_size 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_ddi_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_is_bitvector 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_is_rlz 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_byte_offset 	320	/* 0x00000140 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_vbase_byte_offset 	324	/* 0x00000144 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_dbase_byte_offset 	348	/* 0x0000015c */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_dpitchm1_byte_offset 	352	/* 0x00000160 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_vwidth_minus_one_byte_offset 	336	/* 0x00000150 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_vheight_minus_one_byte_offset 	338	/* 0x00000152 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_drotate_bit_offset 	2758	/* 0x00000ac6 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_hflip_bit_offset 	2759	/* 0x00000ac7 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_vflip_bit_offset 	2760	/* 0x00000ac8 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_dflip_bit_offset 	2761	/* 0x00000ac9 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_pflip_bit_offset 	2762	/* 0x00000aca */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_W 	320
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_H 	128
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_D 	64
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_P 	1
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_data_num_bytes 	1
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_denable 	1
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_dram_format 	3
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_tile_width 	4
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_tile_height 	1
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_vmem_buffer_num_bytes 	164864
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_dram_size_num_bytes 	2621440
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_sign 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_datasize 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_expoffset 	5
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_expbits 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_drotate 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_hflip 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_vflip 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_dflip 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_pflip 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_0__concat______muli___447_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_7 HMB_output PeleeNet__stage_1_dense_block_1__concat______muli___450 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_1__concat______muli___450"
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_is_main_input_output 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_is_bitvector 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_is_rlz 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_byte_offset 	360	/* 0x00000168 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_vbase_byte_offset 	364	/* 0x0000016c */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_dbase_byte_offset 	388	/* 0x00000184 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_dpitchm1_byte_offset 	392	/* 0x00000188 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_vwidth_minus_one_byte_offset 	376	/* 0x00000178 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_vheight_minus_one_byte_offset 	378	/* 0x0000017a */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_drotate_bit_offset 	3078	/* 0x00000c06 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_hflip_bit_offset 	3079	/* 0x00000c07 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_vflip_bit_offset 	3080	/* 0x00000c08 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_dflip_bit_offset 	3081	/* 0x00000c09 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_pflip_bit_offset 	3082	/* 0x00000c0a */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_W 	320
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_H 	128
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_D 	96
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_P 	1
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_data_num_bytes 	1
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_denable 	1
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_dram_format 	3
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_tile_width 	4
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_tile_height 	1
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_vmem_buffer_num_bytes 	122880
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_dram_size_num_bytes 	3932160
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_sign 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_datasize 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_expoffset 	5
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_expbits 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_drotate 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_hflip 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_vflip 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_dflip 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_pflip 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__concat______muli___450_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_7 VCB PeleeNet__stage_1_dense_block_1__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm___muli___448___9 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm___muli___448___9_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_1__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm___muli___448___9"
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm___muli___448___9_is_bitvector 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm___muli___448___9_is_rlz 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm___muli___448___9_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm___muli___448___9_byte_offset 	432	/* 0x000001b0 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm___muli___448___9_vbase_byte_offset 	440	/* 0x000001b8 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm___muli___448___9_vmem_buffer_num_bytes 	61440

/* flexidag_openseg_prim_split_7 VCB PeleeNet__stage_1_dense_block_1__conv_right_0__Relu */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_1__conv_right_0__Relu"
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_byte_offset 	516	/* 0x00000204 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_vbase_byte_offset 	524	/* 0x0000020c */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_vmem_buffer_num_bytes 	42368

/* flexidag_openseg_prim_split_7 VCB PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	564	/* 0x00000234 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	572	/* 0x0000023c */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	63360

/* flexidag_openseg_prim_split_7 VCB PeleeNet__stage_1_dense_block_1__conv_left_0__Relu */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_1__conv_left_0__Relu"
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_byte_offset 	668	/* 0x0000029c */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_vbase_byte_offset 	676	/* 0x000002a4 */
#define flexidag_openseg_prim_split_7_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_vmem_buffer_num_bytes 	42368

/* flexidag_openseg_prim_split_7 SMB_output __vas_created_terminate__v0 */
#define flexidag_openseg_prim_split_7___vas_created_terminate__v0_cnngen_demangled_name 	"__vas_created_terminate__v0"
#define flexidag_openseg_prim_split_7___vas_created_terminate__v0_is_main_input_output 	0
#define flexidag_openseg_prim_split_7___vas_created_terminate__v0_is_bitvector 	1
#define flexidag_openseg_prim_split_7___vas_created_terminate__v0_is_rlz 	0
#define flexidag_openseg_prim_split_7___vas_created_terminate__v0_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_7___vas_created_terminate__v0_byte_offset 	728	/* 0x000002d8 */
#define flexidag_openseg_prim_split_7___vas_created_terminate__v0_vbase_byte_offset 	732	/* 0x000002dc */
#define flexidag_openseg_prim_split_7___vas_created_terminate__v0_W 	256
#define flexidag_openseg_prim_split_7___vas_created_terminate__v0_H 	3
#define flexidag_openseg_prim_split_7___vas_created_terminate__v0_D 	1
#define flexidag_openseg_prim_split_7___vas_created_terminate__v0_P 	1
#define flexidag_openseg_prim_split_7___vas_created_terminate__v0_data_num_bytes 	1
#define flexidag_openseg_prim_split_7___vas_created_terminate__v0_denable 	0
#define flexidag_openseg_prim_split_7___vas_created_terminate__v0_dram_format 	0
#define flexidag_openseg_prim_split_7___vas_created_terminate__v0_vp_interleave_mode 	1
#define flexidag_openseg_prim_split_7___vas_created_terminate__v0_tile_width 	1
#define flexidag_openseg_prim_split_7___vas_created_terminate__v0_tile_height 	1
#define flexidag_openseg_prim_split_7___vas_created_terminate__v0_vmem_buffer_num_bytes 	96


#endif /* flexidag_openseg_prim_split_7_H */
