QuestaSim qverilog 10.2c Compiler 2013.07 Jul 18 2013
qverilog -f 5-2_run.f 
-- Compiling module rtl_adder
-- Compiling module test
-- Compiling module top

Top level modules:
	top
+ C:/questa_sim_10.2c/win32/vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt
# vsim -appendlog -do {run -all; quit -f} -l qverilog.log -lib work -c -vopt top 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# //  Questa Sim
# //  Version 10.2c Unknown Platform Jul 18 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.top(fast)
# run -all 
# a=0  b=0  ci=0  sum=0  co=0: expect sum=0, co=0
# a=1  b=0  ci=0  sum=1  co=0: expect sum=1, co=0
# a=1  b=1  ci=0  sum=0  co=1: expect sum=0, co=1
# a=1  b=1  ci=1  sum=1  co=1: expect sum=1, co=1
# ** Note: $finish    : 5-2_testbench.sv(28)
#    Time: 8 ns  Iteration: 0  Instance: /top/test
