Analysis & Synthesis report for cpu
Sat May 06 15:28:07 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Multiplexer Restructuring Statistics (Restructuring Performed)
  6. Elapsed Time Per Partition
  7. Analysis & Synthesis Messages
  8. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat May 06 15:28:07 2023           ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; cpu                                         ;
; Top-level Entity Name              ; cpu                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                                      ; cpu                ; cpu                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |cpu|IS:inst4|SOUT[19]       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |cpu|IS:inst4|SOUT[6]        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |cpu|IS:inst4|SOUT[3]        ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |cpu|IS:inst4|SOUT[30]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |cpu|t328:inst19|data_out[6] ;
; 10:1               ; 15 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |cpu|ALU:inst6|RES[7]        ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |cpu|ALU:inst6|RES[18]       ;
; 128:1              ; 11 bits   ; 935 LEs       ; 55 LEs               ; 880 LEs                ; Yes        ; |cpu|IR:inst3|MW             ;
; 12:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu|ALU:inst6|RES[27]       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; Yes        ; |cpu|ALU:inst6|RES[29]       ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |cpu|ALU:inst6|RES[31]       ;
; 5:1                ; 20 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |cpu|rwinput:inst|BusW[3]    ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |cpu|rwinput:inst|BusW[25]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sat May 06 15:28:06 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file code/t832.v
    Info (12023): Found entity 1: T832
Info (12021): Found 1 design units, including 1 entities, in source file code/t328.v
    Info (12023): Found entity 1: t328
Warning (10229): Verilog HDL Expression warning at ss.v(13): truncated literal to match 2 bits
Info (12021): Found 1 design units, including 1 entities, in source file code/ss.v
    Info (12023): Found entity 1: SS
Info (12021): Found 1 design units, including 1 entities, in source file code/s1212.v
    Info (12023): Found entity 1: S1212
Info (12021): Found 1 design units, including 1 entities, in source file code/s1232.v
    Info (12023): Found entity 1: S1232
Info (12021): Found 1 design units, including 1 entities, in source file code/s2132.v
    Info (12023): Found entity 1: S2132
Info (12021): Found 1 design units, including 1 entities, in source file code/s2112.v
    Info (12023): Found entity 1: S2112
Info (12021): Found 1 design units, including 1 entities, in source file code/rom.v
    Info (12023): Found entity 1: ROM
Info (12021): Found 1 design units, including 1 entities, in source file code/pcreg.v
    Info (12023): Found entity 1: PCREG
Info (12021): Found 1 design units, including 1 entities, in source file code/divr.v
    Info (12023): Found entity 1: DIVR
Info (12021): Found 1 design units, including 1 entities, in source file code/rwinput.v
    Info (12023): Found entity 1: rwinput
Warning (12090): Entity "MUX" obtained from "code/mux.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file code/mux.v
    Info (12023): Found entity 1: MUX
Info (12021): Found 1 design units, including 1 entities, in source file code/divl.v
    Info (12023): Found entity 1: DIVL
Info (12021): Found 1 design units, including 1 entities, in source file code/regfile.v
    Info (12023): Found entity 1: REGFILE
Info (12021): Found 1 design units, including 1 entities, in source file code/alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file code/is.v
    Info (12023): Found entity 1: IS
Info (12021): Found 1 design units, including 1 entities, in source file code/ir.v
    Info (12023): Found entity 1: IR
Info (12021): Found 1 design units, including 1 entities, in source file code/pc.v
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file code/cpu.bdf
    Info (12023): Found entity 1: cpu
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Info (12128): Elaborating entity "t328" for hierarchy "t328:inst19"
Warning (10230): Verilog HDL assignment warning at t328.v(10): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:inst7"
Warning (10235): Verilog HDL Always Construct warning at rom.v(12): variable "SET" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at rom.v(13): variable "WRITE" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at rom.v(13): variable "PC_I" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at rom.v(15): variable "PC_I" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at rom.v(11): inferring latch(es) for variable "DATA", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "DATA[0]" at rom.v(11)
Info (10041): Inferred latch for "DATA[1]" at rom.v(11)
Info (10041): Inferred latch for "DATA[2]" at rom.v(11)
Info (10041): Inferred latch for "DATA[3]" at rom.v(11)
Info (10041): Inferred latch for "DATA[4]" at rom.v(11)
Info (10041): Inferred latch for "DATA[5]" at rom.v(11)
Info (10041): Inferred latch for "DATA[6]" at rom.v(11)
Info (10041): Inferred latch for "DATA[7]" at rom.v(11)
Info (10041): Inferred latch for "DATA[8]" at rom.v(11)
Info (10041): Inferred latch for "DATA[9]" at rom.v(11)
Info (10041): Inferred latch for "DATA[10]" at rom.v(11)
Info (10041): Inferred latch for "DATA[11]" at rom.v(11)
Info (10041): Inferred latch for "DATA[12]" at rom.v(11)
Info (10041): Inferred latch for "DATA[13]" at rom.v(11)
Info (10041): Inferred latch for "DATA[14]" at rom.v(11)
Info (10041): Inferred latch for "DATA[15]" at rom.v(11)
Info (10041): Inferred latch for "DATA[16]" at rom.v(11)
Info (10041): Inferred latch for "DATA[17]" at rom.v(11)
Info (10041): Inferred latch for "DATA[18]" at rom.v(11)
Info (10041): Inferred latch for "DATA[19]" at rom.v(11)
Info (10041): Inferred latch for "DATA[20]" at rom.v(11)
Info (10041): Inferred latch for "DATA[21]" at rom.v(11)
Info (10041): Inferred latch for "DATA[22]" at rom.v(11)
Info (10041): Inferred latch for "DATA[23]" at rom.v(11)
Info (10041): Inferred latch for "DATA[24]" at rom.v(11)
Info (10041): Inferred latch for "DATA[25]" at rom.v(11)
Info (10041): Inferred latch for "DATA[26]" at rom.v(11)
Info (10041): Inferred latch for "DATA[27]" at rom.v(11)
Info (10041): Inferred latch for "DATA[28]" at rom.v(11)
Info (10041): Inferred latch for "DATA[29]" at rom.v(11)
Info (10041): Inferred latch for "DATA[30]" at rom.v(11)
Info (10041): Inferred latch for "DATA[31]" at rom.v(11)
Info (12128): Elaborating entity "IR" for hierarchy "IR:inst3"
Info (12128): Elaborating entity "SS" for hierarchy "SS:inst9"
Warning (10235): Verilog HDL Always Construct warning at ss.v(11): variable "count" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at ss.v(11): truncated value with size 32 to match size of target (2)
Warning (10235): Verilog HDL Always Construct warning at ss.v(13): variable "count" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at ss.v(9): inferring latch(es) for variable "count", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "count[0]" at ss.v(9)
Info (10041): Inferred latch for "count[1]" at ss.v(9)
Info (12128): Elaborating entity "DIVL" for hierarchy "DIVL:inst10"
Info (12128): Elaborating entity "S2112" for hierarchy "S2112:inst8"
Info (12128): Elaborating entity "PC" for hierarchy "PC:inst5"
Warning (10230): Verilog HDL assignment warning at pc.v(19): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst6"
Info (12128): Elaborating entity "REGFILE" for hierarchy "REGFILE:inst17"
Info (12128): Elaborating entity "rwinput" for hierarchy "rwinput:inst"
Warning (10230): Verilog HDL assignment warning at rwinput.v(18): truncated value with size 52 to match size of target (32)
Info (12128): Elaborating entity "IS" for hierarchy "IS:inst4"
Info (12128): Elaborating entity "MUX" for hierarchy "MUX:inst11"
Info (12128): Elaborating entity "S1212" for hierarchy "S1212:inst24"
Warning (10240): Verilog HDL Always Construct warning at s1212.v(9): inferring latch(es) for variable "B_OUT", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at s1212.v(9): inferring latch(es) for variable "A_OUT", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "A_OUT[0]" at s1212.v(9)
Info (10041): Inferred latch for "A_OUT[1]" at s1212.v(9)
Info (10041): Inferred latch for "A_OUT[2]" at s1212.v(9)
Info (10041): Inferred latch for "A_OUT[3]" at s1212.v(9)
Info (10041): Inferred latch for "A_OUT[4]" at s1212.v(9)
Info (10041): Inferred latch for "A_OUT[5]" at s1212.v(9)
Info (10041): Inferred latch for "A_OUT[6]" at s1212.v(9)
Info (10041): Inferred latch for "A_OUT[7]" at s1212.v(9)
Info (10041): Inferred latch for "A_OUT[8]" at s1212.v(9)
Info (10041): Inferred latch for "A_OUT[9]" at s1212.v(9)
Info (10041): Inferred latch for "A_OUT[10]" at s1212.v(9)
Info (10041): Inferred latch for "A_OUT[11]" at s1212.v(9)
Info (10041): Inferred latch for "B_OUT[0]" at s1212.v(9)
Info (10041): Inferred latch for "B_OUT[1]" at s1212.v(9)
Info (10041): Inferred latch for "B_OUT[2]" at s1212.v(9)
Info (10041): Inferred latch for "B_OUT[3]" at s1212.v(9)
Info (10041): Inferred latch for "B_OUT[4]" at s1212.v(9)
Info (10041): Inferred latch for "B_OUT[5]" at s1212.v(9)
Info (10041): Inferred latch for "B_OUT[6]" at s1212.v(9)
Info (10041): Inferred latch for "B_OUT[7]" at s1212.v(9)
Info (10041): Inferred latch for "B_OUT[8]" at s1212.v(9)
Info (10041): Inferred latch for "B_OUT[9]" at s1212.v(9)
Info (10041): Inferred latch for "B_OUT[10]" at s1212.v(9)
Info (10041): Inferred latch for "B_OUT[11]" at s1212.v(9)
Info (12128): Elaborating entity "S1232" for hierarchy "S1232:inst20"
Warning (10240): Verilog HDL Always Construct warning at s1232.v(9): inferring latch(es) for variable "B_OUT", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at s1232.v(9): inferring latch(es) for variable "A_OUT", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "A_OUT[0]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[1]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[2]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[3]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[4]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[5]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[6]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[7]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[8]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[9]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[10]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[11]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[12]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[13]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[14]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[15]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[16]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[17]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[18]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[19]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[20]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[21]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[22]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[23]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[24]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[25]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[26]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[27]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[28]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[29]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[30]" at s1232.v(9)
Info (10041): Inferred latch for "A_OUT[31]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[0]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[1]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[2]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[3]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[4]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[5]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[6]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[7]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[8]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[9]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[10]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[11]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[12]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[13]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[14]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[15]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[16]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[17]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[18]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[19]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[20]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[21]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[22]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[23]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[24]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[25]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[26]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[27]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[28]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[29]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[30]" at s1232.v(9)
Info (10041): Inferred latch for "B_OUT[31]" at s1232.v(9)
Info (12128): Elaborating entity "T832" for hierarchy "T832:inst1"
Warning (10230): Verilog HDL assignment warning at t832.v(15): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "DIVR" for hierarchy "DIVR:inst16"
Info (12128): Elaborating entity "S2132" for hierarchy "S2132:inst22"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "REGFILE:inst17|DATAS" is uninferred due to asynchronous read logic
Error (276003): Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (144001): Generated suppressed messages file C:/Users/addss/project/FPGA/CPU/output_files/cpu.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 19 warnings
    Error: Peak virtual memory: 4604 megabytes
    Error: Processing ended: Sat May 06 15:28:07 2023
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/addss/project/FPGA/CPU/output_files/cpu.map.smsg.


