# 1 "../xbee/xbee.c"
# 1 "E:\\HaHaProject\\Atmel-Xbee\\ATProjects\\Atmel_Debug_Xbee\\Atmel_Debug_Xbee\\Assembly//"
# 1 "<built-in>"
#define __STDC__ 1
#define __STDC_VERSION__ 199901L
#define __STDC_UTF_16__ 1
#define __STDC_UTF_32__ 1
#define __STDC_HOSTED__ 1
#define __GNUC__ 5
#define __GNUC_MINOR__ 3
#define __GNUC_PATCHLEVEL__ 1
#define __VERSION__ "5.3.1 20160307 (release) [ARM/embedded-5-branch revision 234589]"
#define __ATOMIC_RELAXED 0
#define __ATOMIC_SEQ_CST 5
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_CONSUME 1
#define __OPTIMIZE__ 1
#define __FINITE_MATH_ONLY__ 0
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_LONG_DOUBLE__ 8
#define __SIZEOF_SIZE_T__ 4
#define __CHAR_BIT__ 8
#define __BIGGEST_ALIGNMENT__ 8
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __SIZEOF_POINTER__ 4
#define __SIZE_TYPE__ unsigned int
#define __PTRDIFF_TYPE__ int
#define __WCHAR_TYPE__ unsigned int
#define __WINT_TYPE__ unsigned int
#define __INTMAX_TYPE__ long long int
#define __UINTMAX_TYPE__ long long unsigned int
#define __CHAR16_TYPE__ short unsigned int
#define __CHAR32_TYPE__ long unsigned int
#define __SIG_ATOMIC_TYPE__ int
#define __INT8_TYPE__ signed char
#define __INT16_TYPE__ short int
#define __INT32_TYPE__ long int
#define __INT64_TYPE__ long long int
#define __UINT8_TYPE__ unsigned char
#define __UINT16_TYPE__ short unsigned int
#define __UINT32_TYPE__ long unsigned int
#define __UINT64_TYPE__ long long unsigned int
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST16_TYPE__ short int
#define __INT_LEAST32_TYPE__ long int
#define __INT_LEAST64_TYPE__ long long int
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST16_TYPE__ short unsigned int
#define __UINT_LEAST32_TYPE__ long unsigned int
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __INT_FAST8_TYPE__ int
#define __INT_FAST16_TYPE__ int
#define __INT_FAST32_TYPE__ int
#define __INT_FAST64_TYPE__ long long int
#define __UINT_FAST8_TYPE__ unsigned int
#define __UINT_FAST16_TYPE__ unsigned int
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __INTPTR_TYPE__ int
#define __UINTPTR_TYPE__ unsigned int
#define __has_include(STR) __has_include__(STR)
#define __has_include_next(STR) __has_include_next__(STR)
#define __GXX_ABI_VERSION 1009
#define __SCHAR_MAX__ 0x7f
#define __SHRT_MAX__ 0x7fff
#define __INT_MAX__ 0x7fffffff
#define __LONG_MAX__ 0x7fffffffL
#define __LONG_LONG_MAX__ 0x7fffffffffffffffLL
#define __WCHAR_MAX__ 0xffffffffU
#define __WCHAR_MIN__ 0U
#define __WINT_MAX__ 0xffffffffU
#define __WINT_MIN__ 0U
#define __PTRDIFF_MAX__ 0x7fffffff
#define __SIZE_MAX__ 0xffffffffU
#define __INTMAX_MAX__ 0x7fffffffffffffffLL
#define __INTMAX_C(c) c ## LL
#define __UINTMAX_MAX__ 0xffffffffffffffffULL
#define __UINTMAX_C(c) c ## ULL
#define __SIG_ATOMIC_MAX__ 0x7fffffff
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
#define __INT8_MAX__ 0x7f
#define __INT16_MAX__ 0x7fff
#define __INT32_MAX__ 0x7fffffffL
#define __INT64_MAX__ 0x7fffffffffffffffLL
#define __UINT8_MAX__ 0xff
#define __UINT16_MAX__ 0xffff
#define __UINT32_MAX__ 0xffffffffUL
#define __UINT64_MAX__ 0xffffffffffffffffULL
#define __INT_LEAST8_MAX__ 0x7f
#define __INT8_C(c) c
#define __INT_LEAST16_MAX__ 0x7fff
#define __INT16_C(c) c
#define __INT_LEAST32_MAX__ 0x7fffffffL
#define __INT32_C(c) c ## L
#define __INT_LEAST64_MAX__ 0x7fffffffffffffffLL
#define __INT64_C(c) c ## LL
#define __UINT_LEAST8_MAX__ 0xff
#define __UINT8_C(c) c
#define __UINT_LEAST16_MAX__ 0xffff
#define __UINT16_C(c) c
#define __UINT_LEAST32_MAX__ 0xffffffffUL
#define __UINT32_C(c) c ## UL
#define __UINT_LEAST64_MAX__ 0xffffffffffffffffULL
#define __UINT64_C(c) c ## ULL
#define __INT_FAST8_MAX__ 0x7fffffff
#define __INT_FAST16_MAX__ 0x7fffffff
#define __INT_FAST32_MAX__ 0x7fffffff
#define __INT_FAST64_MAX__ 0x7fffffffffffffffLL
#define __UINT_FAST8_MAX__ 0xffffffffU
#define __UINT_FAST16_MAX__ 0xffffffffU
#define __UINT_FAST32_MAX__ 0xffffffffU
#define __UINT_FAST64_MAX__ 0xffffffffffffffffULL
#define __INTPTR_MAX__ 0x7fffffff
#define __UINTPTR_MAX__ 0xffffffffU
#define __GCC_IEC_559 0
#define __GCC_IEC_559_COMPLEX 0
#define __FLT_EVAL_METHOD__ 0
#define __DEC_EVAL_METHOD__ 2
#define __FLT_RADIX__ 2
#define __FLT_MANT_DIG__ 24
#define __FLT_DIG__ 6
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX_10_EXP__ 38
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_MAX__ 3.4028234663852886e+38F
#define __FLT_MIN__ 1.1754943508222875e-38F
#define __FLT_EPSILON__ 1.1920928955078125e-7F
#define __FLT_DENORM_MIN__ 1.4012984643248171e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __DBL_MANT_DIG__ 53
#define __DBL_DIG__ 15
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX_10_EXP__ 308
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_MAX__ ((double)1.7976931348623157e+308L)
#define __DBL_MIN__ ((double)2.2250738585072014e-308L)
#define __DBL_EPSILON__ ((double)2.2204460492503131e-16L)
#define __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)
#define __DBL_HAS_DENORM__ 1
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 53
#define __LDBL_DIG__ 15
#define __LDBL_MIN_EXP__ (-1021)
#define __LDBL_MIN_10_EXP__ (-307)
#define __LDBL_MAX_EXP__ 1024
#define __LDBL_MAX_10_EXP__ 308
#define __DECIMAL_DIG__ 17
#define __LDBL_MAX__ 1.7976931348623157e+308L
#define __LDBL_MIN__ 2.2250738585072014e-308L
#define __LDBL_EPSILON__ 2.2204460492503131e-16L
#define __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __DEC32_MANT_DIG__ 7
#define __DEC32_MIN_EXP__ (-94)
#define __DEC32_MAX_EXP__ 97
#define __DEC32_MIN__ 1E-95DF
#define __DEC32_MAX__ 9.999999E96DF
#define __DEC32_EPSILON__ 1E-6DF
#define __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF
#define __DEC64_MANT_DIG__ 16
#define __DEC64_MIN_EXP__ (-382)
#define __DEC64_MAX_EXP__ 385
#define __DEC64_MIN__ 1E-383DD
#define __DEC64_MAX__ 9.999999999999999E384DD
#define __DEC64_EPSILON__ 1E-15DD
#define __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD
#define __DEC128_MANT_DIG__ 34
#define __DEC128_MIN_EXP__ (-6142)
#define __DEC128_MAX_EXP__ 6145
#define __DEC128_MIN__ 1E-6143DL
#define __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL
#define __DEC128_EPSILON__ 1E-33DL
#define __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL
#define __SFRACT_FBIT__ 7
#define __SFRACT_IBIT__ 0
#define __SFRACT_MIN__ (-0.5HR-0.5HR)
#define __SFRACT_MAX__ 0X7FP-7HR
#define __SFRACT_EPSILON__ 0x1P-7HR
#define __USFRACT_FBIT__ 8
#define __USFRACT_IBIT__ 0
#define __USFRACT_MIN__ 0.0UHR
#define __USFRACT_MAX__ 0XFFP-8UHR
#define __USFRACT_EPSILON__ 0x1P-8UHR
#define __FRACT_FBIT__ 15
#define __FRACT_IBIT__ 0
#define __FRACT_MIN__ (-0.5R-0.5R)
#define __FRACT_MAX__ 0X7FFFP-15R
#define __FRACT_EPSILON__ 0x1P-15R
#define __UFRACT_FBIT__ 16
#define __UFRACT_IBIT__ 0
#define __UFRACT_MIN__ 0.0UR
#define __UFRACT_MAX__ 0XFFFFP-16UR
#define __UFRACT_EPSILON__ 0x1P-16UR
#define __LFRACT_FBIT__ 31
#define __LFRACT_IBIT__ 0
#define __LFRACT_MIN__ (-0.5LR-0.5LR)
#define __LFRACT_MAX__ 0X7FFFFFFFP-31LR
#define __LFRACT_EPSILON__ 0x1P-31LR
#define __ULFRACT_FBIT__ 32
#define __ULFRACT_IBIT__ 0
#define __ULFRACT_MIN__ 0.0ULR
#define __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR
#define __ULFRACT_EPSILON__ 0x1P-32ULR
#define __LLFRACT_FBIT__ 63
#define __LLFRACT_IBIT__ 0
#define __LLFRACT_MIN__ (-0.5LLR-0.5LLR)
#define __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR
#define __LLFRACT_EPSILON__ 0x1P-63LLR
#define __ULLFRACT_FBIT__ 64
#define __ULLFRACT_IBIT__ 0
#define __ULLFRACT_MIN__ 0.0ULLR
#define __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR
#define __ULLFRACT_EPSILON__ 0x1P-64ULLR
#define __SACCUM_FBIT__ 7
#define __SACCUM_IBIT__ 8
#define __SACCUM_MIN__ (-0X1P7HK-0X1P7HK)
#define __SACCUM_MAX__ 0X7FFFP-7HK
#define __SACCUM_EPSILON__ 0x1P-7HK
#define __USACCUM_FBIT__ 8
#define __USACCUM_IBIT__ 8
#define __USACCUM_MIN__ 0.0UHK
#define __USACCUM_MAX__ 0XFFFFP-8UHK
#define __USACCUM_EPSILON__ 0x1P-8UHK
#define __ACCUM_FBIT__ 15
#define __ACCUM_IBIT__ 16
#define __ACCUM_MIN__ (-0X1P15K-0X1P15K)
#define __ACCUM_MAX__ 0X7FFFFFFFP-15K
#define __ACCUM_EPSILON__ 0x1P-15K
#define __UACCUM_FBIT__ 16
#define __UACCUM_IBIT__ 16
#define __UACCUM_MIN__ 0.0UK
#define __UACCUM_MAX__ 0XFFFFFFFFP-16UK
#define __UACCUM_EPSILON__ 0x1P-16UK
#define __LACCUM_FBIT__ 31
#define __LACCUM_IBIT__ 32
#define __LACCUM_MIN__ (-0X1P31LK-0X1P31LK)
#define __LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK
#define __LACCUM_EPSILON__ 0x1P-31LK
#define __ULACCUM_FBIT__ 32
#define __ULACCUM_IBIT__ 32
#define __ULACCUM_MIN__ 0.0ULK
#define __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK
#define __ULACCUM_EPSILON__ 0x1P-32ULK
#define __LLACCUM_FBIT__ 31
#define __LLACCUM_IBIT__ 32
#define __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)
#define __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK
#define __LLACCUM_EPSILON__ 0x1P-31LLK
#define __ULLACCUM_FBIT__ 32
#define __ULLACCUM_IBIT__ 32
#define __ULLACCUM_MIN__ 0.0ULLK
#define __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK
#define __ULLACCUM_EPSILON__ 0x1P-32ULLK
#define __QQ_FBIT__ 7
#define __QQ_IBIT__ 0
#define __HQ_FBIT__ 15
#define __HQ_IBIT__ 0
#define __SQ_FBIT__ 31
#define __SQ_IBIT__ 0
#define __DQ_FBIT__ 63
#define __DQ_IBIT__ 0
#define __TQ_FBIT__ 127
#define __TQ_IBIT__ 0
#define __UQQ_FBIT__ 8
#define __UQQ_IBIT__ 0
#define __UHQ_FBIT__ 16
#define __UHQ_IBIT__ 0
#define __USQ_FBIT__ 32
#define __USQ_IBIT__ 0
#define __UDQ_FBIT__ 64
#define __UDQ_IBIT__ 0
#define __UTQ_FBIT__ 128
#define __UTQ_IBIT__ 0
#define __HA_FBIT__ 7
#define __HA_IBIT__ 8
#define __SA_FBIT__ 15
#define __SA_IBIT__ 16
#define __DA_FBIT__ 31
#define __DA_IBIT__ 32
#define __TA_FBIT__ 63
#define __TA_IBIT__ 64
#define __UHA_FBIT__ 8
#define __UHA_IBIT__ 8
#define __USA_FBIT__ 16
#define __USA_IBIT__ 16
#define __UDA_FBIT__ 32
#define __UDA_IBIT__ 32
#define __UTA_FBIT__ 64
#define __UTA_IBIT__ 64
#define __REGISTER_PREFIX__ 
#define __USER_LABEL_PREFIX__ 
#define __GNUC_STDC_INLINE__ 1
#define __CHAR_UNSIGNED__ 1
#define __GCC_ATOMIC_BOOL_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 1
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 1
#define __GCC_ATOMIC_SHORT_LOCK_FREE 1
#define __GCC_ATOMIC_INT_LOCK_FREE 1
#define __GCC_ATOMIC_LONG_LOCK_FREE 1
#define __GCC_ATOMIC_LLONG_LOCK_FREE 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __GCC_ATOMIC_POINTER_LOCK_FREE 1
#define __GCC_HAVE_DWARF2_CFI_ASM 1
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __SIZEOF_WCHAR_T__ 4
#define __SIZEOF_WINT_T__ 4
#define __SIZEOF_PTRDIFF_T__ 4
#define __ARM_SIZEOF_MINIMAL_ENUM 1
#define __ARM_SIZEOF_WCHAR_T 4
#define __ARM_ARCH_PROFILE 77
#define __arm__ 1
#define __ARM_ARCH 6
#define __APCS_32__ 1
#define __thumb__ 1
#define __ARM_ARCH_ISA_THUMB 1
#define __ARMEL__ 1
#define __THUMBEL__ 1
#define __SOFTFP__ 1
#define __VFP_FP__ 1
#define __THUMB_INTERWORK__ 1
#define __ARM_ARCH_6M__ 1
#define __ARM_PCS 1
#define __ARM_EABI__ 1
#define __GXX_TYPEINFO_EQUALITY_INLINE 0
#define __ELF__ 1
# 1 "<command-line>"
#define __USES_INITFINI__ 1
#define __SAMB11G18A__ 1
#define DEBUG 1
# 1 "../xbee/xbee.c"






# 1 "../xbee/xbee.h" 1

#define HA_XBEE 







# 1 "../haha/network.h" 1


#define _HA_NETDEFS 


# 1 "../haha/flags.h" 1

#define _HA_FLAGS 

typedef unsigned char BYTE;
typedef BYTE flags;

#define FLAG_ACK 0x01
#define FLAG_ACCEPT 0x02
#define FLAG_CANCEL 0x04
#define FLAG_IMMEDIATE 0x08

#define SET_ACK(val) val |= FLAG_ACK
#define SET_ACCEPT(val) val |= FLAG_ACCEPT
#define SET_CANCEL(val) val |= FLAG_CANCEL
#define SET_IMMEDIATE(val) val |= FLAG_IMMEDIATE
#define CLR_ACK(val) val &=~ FLAG_ACK
#define CLR_ACCEPT(val) val &=~ FLAG_ACCEPT
#define CLR_CANCEL(val) val &=~ FLAG_CANCEL
#define CLR_IMMEDIATE(val) val &=~ FLAG_IMMEDIATE
#define CLR_FLAGS(val) val = 0
#define IS_ACK(val) val & FLAG_ACK
#define IS_ACCEPT(val) val & FLAG_ACCEPT
#define IS_CANCEL(val) val & FLAG_CANCEL
#define IS_IMMEDIATE(val) val & FLAG_IMMEDIATE
# 7 "../haha/network.h" 2


typedef char* opcode;

typedef struct {

 opcode opcode;
 flags flags;
 char* src;
 char* dst;
 char* data;
} Packet;
# 11 "../xbee/xbee.h" 2
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 1 3
# 27 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 3
#define _STDIO_H_ 

# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\_ansi.h" 1 3
# 13 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\_ansi.h" 3
#define _ANSIDECL_H_ 

# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\newlib.h" 1 3







#define __NEWLIB_H__ 1





# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\_newlib_version.h" 1 3



#define _NEWLIB_VERSION_H__ 1

#define _NEWLIB_VERSION "2.4.0"
#define __NEWLIB__ 2
#define __NEWLIB_MINOR__ 4
#define __NEWLIB_PATCHLEVEL__ 0
# 15 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\newlib.h" 2 3






#define _WANT_IO_LONG_LONG 1


#define _WANT_REGISTER_FINI 1
# 40 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\newlib.h" 3
#define _MB_LEN_MAX 1
# 50 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\newlib.h" 3
#define HAVE_INITFINI_ARRAY 1



#define _ATEXIT_DYNAMIC_ALLOC 1


#define _HAVE_LONG_DOUBLE 1


#define _HAVE_CC_INHIBIT_LOOP_TO_LIBCALL 1


#define _LDBL_EQ_DBL 1


#define _FVWRITE_IN_STREAMIO 1


#define _FSEEK_OPTIMIZATION 1


#define _WIDE_ORIENT 1


#define _UNBUF_STREAM_OPT 1
# 16 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\_ansi.h" 2 3
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\config.h" 1 3

#define __SYS_CONFIG_H__ 

# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\ieeefp.h" 1 3
# 60 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\ieeefp.h" 3
#define __IEEE_LITTLE_ENDIAN 
# 5 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\config.h" 2 3
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\features.h" 1 3
# 22 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\features.h" 3
#define _SYS_FEATURES_H 
# 33 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\features.h" 3
#define __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min))






#define __GNUC_PREREQ__(ma,mi) __GNUC_PREREQ(ma, mi)
# 128 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\features.h" 3
#undef _DEFAULT_SOURCE
#define _DEFAULT_SOURCE 1



#undef _POSIX_SOURCE
#define _POSIX_SOURCE 1
#undef _POSIX_C_SOURCE
#define _POSIX_C_SOURCE 200809L
# 155 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\features.h" 3
#undef _ATFILE_SOURCE
#define _ATFILE_SOURCE 1
# 242 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\features.h" 3
#define __ATFILE_VISIBLE 1





#define __BSD_VISIBLE 1







#define __GNU_VISIBLE 0







#define __ISO_C_VISIBLE 1999







#define __LARGEFILE_VISIBLE 0



#define __MISC_VISIBLE 1





#define __POSIX_VISIBLE 200809
# 298 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\features.h" 3
#define __SVID_VISIBLE 1
# 314 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\features.h" 3
#define __XSI_VISIBLE 0
# 6 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\config.h" 2 3
# 220 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\config.h" 3
#define _POINTER_INT long





#undef __RAND_MAX



#define __RAND_MAX 0x7fffffff
# 245 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\config.h" 3
#define __EXPORT 



#define __IMPORT 






#define _READ_WRITE_RETURN_TYPE int





#define _READ_WRITE_BUFSIZE_TYPE int
# 17 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\_ansi.h" 2 3






#define _HAVE_STDC 
# 44 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\_ansi.h" 3
#define _BEGIN_STD_C 
#define _END_STD_C 
#define _NOTHROW 



#define _PTR void *
#define _AND ,
#define _NOARGS void
#define _CONST const
#define _VOLATILE volatile
#define _SIGNED signed
#define _DOTS , ...
#define _VOID void






#define _EXFUN_NOTHROW(name,proto) name proto _NOTHROW
#define _EXFUN(name,proto) name proto
#define _EXPARM(name,proto) (* name) proto
#define _EXFNPTR(name,proto) (* name) proto

#define _DEFUN(name,arglist,args) name(args)
#define _DEFUN_VOID(name) name(_NOARGS)
#define _CAST_VOID (void)

#define _LONG_DOUBLE long double


#define _PARAMS(paramlist) paramlist
# 101 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\_ansi.h" 3
#define _ATTRIBUTE(attrs) __attribute__ (attrs)
# 127 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\_ansi.h" 3
#define _ELIDABLE_INLINE static __inline__



#define _NOINLINE __attribute__ ((__noinline__))
#define _NOINLINE_STATIC _NOINLINE static
# 30 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 2 3

#define _FSTDIO 

#define __need_size_t 
#define __need_NULL 
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 1 3
# 41 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define _SYS_CDEFS_H_ 

# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\_default_types.h" 1 3





#define _MACHINE__DEFAULT_TYPES_H 
# 15 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\_default_types.h" 3
#define __EXP(x) __ ##x ##__
# 27 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\_default_types.h" 3

# 27 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\_default_types.h" 3
typedef signed char __int8_t;

typedef unsigned char __uint8_t;



#define ___int8_t_defined 1







typedef short int __int16_t;

typedef short unsigned int __uint16_t;



#define ___int16_t_defined 1
# 63 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\_default_types.h" 3
typedef long int __int32_t;

typedef long unsigned int __uint32_t;



#define ___int32_t_defined 1
# 89 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\_default_types.h" 3
typedef long long int __int64_t;

typedef long long unsigned int __uint64_t;



#define ___int64_t_defined 1
# 120 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\_default_types.h" 3
typedef signed char __int_least8_t;

typedef unsigned char __uint_least8_t;



#define ___int_least8_t_defined 1
# 146 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\_default_types.h" 3
typedef short int __int_least16_t;

typedef short unsigned int __uint_least16_t;



#define ___int_least16_t_defined 1
# 168 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\_default_types.h" 3
typedef long int __int_least32_t;

typedef long unsigned int __uint_least32_t;



#define ___int_least32_t_defined 1
# 186 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\_default_types.h" 3
typedef long long int __int_least64_t;

typedef long long unsigned int __uint_least64_t;



#define ___int_least64_t_defined 1







typedef int __intptr_t;

typedef unsigned int __uintptr_t;
# 214 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\_default_types.h" 3
#undef __EXP
# 44 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 2 3

# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 1 3 4
# 187 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 3 4
#define __size_t__ 
#define __SIZE_T__ 
#define _SIZE_T 
#define _SYS_SIZE_T_H 
#define _T_SIZE_ 
#define _T_SIZE 
#define __SIZE_T 
#define _SIZE_T_ 
#define _BSD_SIZE_T_ 
#define _SIZE_T_DEFINED_ 
#define _SIZE_T_DEFINED 
#define _BSD_SIZE_T_DEFINED_ 
#define _SIZE_T_DECLARED 
#define ___int_size_t_h 
#define _GCC_SIZE_T 
#define _SIZET_ 







#define __size_t 





typedef unsigned int size_t;
# 238 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 3 4
#undef __need_size_t
# 401 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 3 4
#undef NULL




#define NULL ((void *)0)





#undef __need_NULL
# 46 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 2 3

#define __PMT(args) args
#define __DOTS , ...
#define __THROW 


#define __ASMNAME(cname) __XSTRING (__USER_LABEL_PREFIX__) cname


#define __ptr_t void *
#define __long_double_t long double

#define __attribute_malloc__ 
#define __attribute_pure__ 
#define __attribute_format_strfmon__(a,b) 
#define __flexarr [0]


#define __bounded 
#define __unbounded 
#define __ptrvalue 
# 76 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __has_extension __has_feature


#define __has_feature(x) 0





#define __has_builtin(x) 0






#define __BEGIN_DECLS 
#define __END_DECLS 
# 105 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __GNUCLIKE_ASM 3
#define __GNUCLIKE_MATH_BUILTIN_CONSTANTS 



#define __GNUCLIKE___TYPEOF 1
#define __GNUCLIKE___OFFSETOF 1
#define __GNUCLIKE___SECTION 1


#define __GNUCLIKE_CTOR_SECTION_HANDLING 1


#define __GNUCLIKE_BUILTIN_CONSTANT_P 1






#define __GNUCLIKE_BUILTIN_VARARGS 1
#define __GNUCLIKE_BUILTIN_STDARG 1
#define __GNUCLIKE_BUILTIN_VAALIST 1



#define __GNUC_VA_LIST_COMPATIBILITY 1






#define __compiler_membar() __asm __volatile(" " : : : "memory")



#define __GNUCLIKE_BUILTIN_NEXT_ARG 1
#define __GNUCLIKE_MATH_BUILTIN_RELOPS 


#define __GNUCLIKE_BUILTIN_MEMCPY 1


#define __CC_SUPPORTS_INLINE 1
#define __CC_SUPPORTS___INLINE 1
#define __CC_SUPPORTS___INLINE__ 1

#define __CC_SUPPORTS___FUNC__ 1
#define __CC_SUPPORTS_WARNING 1

#define __CC_SUPPORTS_VARADIC_XXX 1

#define __CC_SUPPORTS_DYNAMIC_ARRAY_INIT 1
# 175 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __P(protos) protos
#define __CONCAT1(x,y) x ## y
#define __CONCAT(x,y) __CONCAT1(x,y)
#define __STRING(x) #x
#define __XSTRING(x) __STRING(x)

#define __const const
#define __signed signed
#define __volatile volatile
# 239 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __weak_symbol __attribute__((__weak__))
# 252 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __dead2 __attribute__((__noreturn__))
#define __pure2 __attribute__((__const__))
#define __unused __attribute__((__unused__))
#define __used __attribute__((__used__))
#define __packed __attribute__((__packed__))
#define __aligned(x) __attribute__((__aligned__(x)))
#define __section(x) __attribute__((__section__(x)))


#define __alloc_size(x) __attribute__((__alloc_size__(x)))




#define __alloc_align(x) __attribute__((__alloc_align__(x)))
# 288 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define _Alignas(x) __aligned(x)






#define _Alignof(x) __alignof(x)







#define _Atomic(T) struct { T volatile __val; }





#define _Noreturn __dead2
# 338 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define _Thread_local __thread
# 358 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __generic(expr,t,yes,no) __builtin_choose_expr( __builtin_types_compatible_p(__typeof(expr), t), yes, no)





#define __malloc_like __attribute__((__malloc__))
#define __pure __attribute__((__pure__))






#define __always_inline __attribute__((__always_inline__))





#define __noinline __attribute__ ((__noinline__))





#define __nonnull(x) __attribute__((__nonnull__(x)))
#define __nonnull_all __attribute__((__nonnull__))






#define __fastcall __attribute__((__fastcall__))
#define __result_use_check __attribute__((__warn_unused_result__))






#define __returns_twice __attribute__((__returns_twice__))





#define __unreachable() __builtin_unreachable()
# 426 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __restrict restrict
# 459 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __predict_true(exp) __builtin_expect((exp), 1)
#define __predict_false(exp) __builtin_expect((exp), 0)






#define __sentinel __attribute__((__sentinel__))
#define __exported __attribute__((__visibility__("default")))
#define __hidden __attribute__((__visibility__("hidden")))






#define __offsetof(type,field) offsetof(type, field)
#define __rangeof(type,start,end) (__offsetof(type, end) - __offsetof(type, start))
# 487 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __containerof(x,s,m) ({ const volatile __typeof(((s *)0)->m) *__x = (x); __DEQUALIFY(s *, (const volatile char *)__x - __offsetof(s, m));})
# 509 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __printflike(fmtarg,firstvararg) __attribute__((__format__ (__printf__, fmtarg, firstvararg)))

#define __scanflike(fmtarg,firstvararg) __attribute__((__format__ (__scanf__, fmtarg, firstvararg)))

#define __format_arg(fmtarg) __attribute__((__format_arg__ (fmtarg)))
#define __strfmonlike(fmtarg,firstvararg) __attribute__((__format__ (__strfmon__, fmtarg, firstvararg)))

#define __strftimelike(fmtarg,firstvararg) __attribute__((__format__ (__strftime__, fmtarg, firstvararg)))
# 528 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __gnu_inline __attribute__((__gnu_inline__, __artificial__))
# 542 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __printf0like(fmtarg,firstvararg) 




#define __strong_reference(sym,aliassym) extern __typeof (sym) aliassym __attribute__ ((__alias__ (#sym)))




#define __weak_reference(sym,alias) __asm__(".weak " #alias); __asm__(".equ " #alias ", " #sym)


#define __warn_references(sym,msg) __asm__(".section .gnu.warning." #sym); __asm__(".asciz \"" msg "\""); __asm__(".previous")



#define __sym_compat(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@" #verid)

#define __sym_default(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@@" #verid)
# 596 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __FBSDID(s) struct __hack



#define __RCSID(s) struct __hack



#define __RCSID_SOURCE(s) struct __hack



#define __SCCSID(s) struct __hack



#define __COPYRIGHT(s) struct __hack



#define __DECONST(type,var) ((type)(__uintptr_t)(const void *)(var))



#define __DEVOLATILE(type,var) ((type)(__uintptr_t)(volatile void *)(var))



#define __DEQUALIFY(type,var) ((type)(__uintptr_t)(const volatile void *)(var))
# 641 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __arg_type_tag(arg_kind,arg_idx,type_tag_idx) 
#define __datatype_type_tag(kind,type) 
# 660 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __lock_annotate(x) 



#define __lockable __lock_annotate(lockable)


#define __locks_exclusive(...) __lock_annotate(exclusive_lock_function(__VA_ARGS__))

#define __locks_shared(...) __lock_annotate(shared_lock_function(__VA_ARGS__))



#define __trylocks_exclusive(...) __lock_annotate(exclusive_trylock_function(__VA_ARGS__))

#define __trylocks_shared(...) __lock_annotate(shared_trylock_function(__VA_ARGS__))



#define __unlocks(...) __lock_annotate(unlock_function(__VA_ARGS__))


#define __asserts_exclusive(...) __lock_annotate(assert_exclusive_lock(__VA_ARGS__))

#define __asserts_shared(...) __lock_annotate(assert_shared_lock(__VA_ARGS__))



#define __requires_exclusive(...) __lock_annotate(exclusive_locks_required(__VA_ARGS__))

#define __requires_shared(...) __lock_annotate(shared_locks_required(__VA_ARGS__))

#define __requires_unlocked(...) __lock_annotate(locks_excluded(__VA_ARGS__))



#define __no_lock_analysis __lock_annotate(no_thread_safety_analysis)


#define __guarded_by(x) __lock_annotate(guarded_by(x))
#define __pt_guarded_by(x) __lock_annotate(pt_guarded_by(x))
# 36 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 2 3
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 1 3 4
# 39 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 3 4
#define _STDDEF_H 
#define _STDDEF_H_ 

#define _ANSI_STDDEF_H 
# 137 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 3 4
#define _PTRDIFF_T 
#define _T_PTRDIFF_ 
#define _T_PTRDIFF 
#define __PTRDIFF_T 
#define _PTRDIFF_T_ 
#define _BSD_PTRDIFF_T_ 
#define ___int_ptrdiff_t_h 
#define _GCC_PTRDIFF_T 
#define _PTRDIFF_T_DECLARED 



typedef int ptrdiff_t;
# 161 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 3 4
#undef __need_ptrdiff_t
# 238 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 3 4
#undef __need_size_t
# 267 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 3 4
#define __wchar_t__ 
#define __WCHAR_T__ 
#define _WCHAR_T 
#define _T_WCHAR_ 
#define _T_WCHAR 
#define __WCHAR_T 
#define _WCHAR_T_ 
#define _BSD_WCHAR_T_ 
#define _WCHAR_T_DEFINED_ 
#define _WCHAR_T_DEFINED 
#define _WCHAR_T_H 
#define ___int_wchar_t_h 
#define __INT_WCHAR_T_H 
#define _GCC_WCHAR_T 
#define _WCHAR_T_DECLARED 
# 294 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 3 4
#undef _BSD_WCHAR_T_
# 328 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 3 4
typedef unsigned int wchar_t;
# 347 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 3 4
#undef __need_wchar_t
# 401 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 3 4
#undef NULL




#define NULL ((void *)0)





#undef __need_NULL




#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
# 37 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 2 3

#define __need___va_list 
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stdarg.h" 1 3 4
# 34 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stdarg.h" 3 4
#undef __need___va_list




#define __GNUC_VA_LIST 
typedef __builtin_va_list __gnuc_va_list;
# 40 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 2 3







# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\reent.h" 1 3
# 11 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\reent.h" 3
#define _SYS_REENT_H_ 

# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\_ansi.h" 1 3
# 14 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\reent.h" 2 3
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 1 3 4
# 15 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\reent.h" 2 3
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_types.h" 1 3
# 10 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_types.h" 3
#define _SYS__TYPES_H 

# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\_types.h" 1 3





#define _MACHINE__TYPES_H 
# 13 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_types.h" 2 3
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\lock.h" 1 3

#define __SYS_LOCK_H__ 



typedef int _LOCK_T;
typedef int _LOCK_RECURSIVE_T;



#define __LOCK_INIT(class,lock) static int lock = 0;
#define __LOCK_INIT_RECURSIVE(class,lock) static int lock = 0;
#define __lock_init(lock) (_CAST_VOID 0)
#define __lock_init_recursive(lock) (_CAST_VOID 0)
#define __lock_close(lock) (_CAST_VOID 0)
#define __lock_close_recursive(lock) (_CAST_VOID 0)
#define __lock_acquire(lock) (_CAST_VOID 0)
#define __lock_acquire_recursive(lock) (_CAST_VOID 0)
#define __lock_try_acquire(lock) (_CAST_VOID 0)
#define __lock_try_acquire_recursive(lock) (_CAST_VOID 0)
#define __lock_release(lock) (_CAST_VOID 0)
#define __lock_release_recursive(lock) (_CAST_VOID 0)
# 14 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_types.h" 2 3


typedef long _off_t;



typedef short __dev_t;



typedef unsigned short __uid_t;


typedef unsigned short __gid_t;



__extension__ typedef long long _off64_t;







typedef long _fpos_t;
# 54 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_types.h" 3
#define unsigned signed
typedef signed int _ssize_t;
#undef unsigned
# 66 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_types.h" 3
#define __need_wint_t 
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 1 3 4
# 161 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 3 4
#undef __need_ptrdiff_t
# 238 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 3 4
#undef __need_size_t
# 347 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 3 4
#undef __need_wchar_t




#define _WINT_T 




typedef unsigned int wint_t;

#undef __need_wint_t
# 401 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 3 4
#undef NULL




#define NULL ((void *)0)





#undef __need_NULL




#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
# 68 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_types.h" 2 3



typedef struct
{
  int __count;
  union
  {
    wint_t __wch;
    unsigned char __wchb[4];
  } __value;
} _mbstate_t;



typedef _LOCK_RECURSIVE_T _flock_t;




typedef void *_iconv_t;
# 16 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\reent.h" 2 3

#define _NULL 0



#define __Long long
typedef unsigned long __ULong;
# 38 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\reent.h" 3
struct _reent;






struct _Bigint
{
  struct _Bigint *_next;
  int _k, _maxwds, _sign, _wds;
  __ULong _x[1];
};


struct __tm
{
  int __tm_sec;
  int __tm_min;
  int __tm_hour;
  int __tm_mday;
  int __tm_mon;
  int __tm_year;
  int __tm_wday;
  int __tm_yday;
  int __tm_isdst;
};





#define _ATEXIT_SIZE 32

struct _on_exit_args {
 void * _fnargs[32];
 void * _dso_handle[32];

 __ULong _fntypes;


 __ULong _is_cxa;
};
# 91 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\reent.h" 3
struct _atexit {
 struct _atexit *_next;
 int _ind;

 void (*_fns[32])(void);
        struct _on_exit_args _on_exit_args;
};
#define _ATEXIT_INIT {_NULL, 0, {_NULL}, {{_NULL}, {_NULL}, 0, 0}}





#define _REENT_INIT_ATEXIT _NULL, _ATEXIT_INIT,
# 115 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\reent.h" 3
struct __sbuf {
 unsigned char *_base;
 int _size;
};
# 176 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\reent.h" 3
#define _REENT_SMALL_CHECK_INIT(ptr) 


struct __sFILE {
  unsigned char *_p;
  int _r;
  int _w;
  short _flags;
  short _file;
  struct __sbuf _bf;
  int _lbfsize;






  void * _cookie;

  int (* _read) (struct _reent *, void *, char *, int)
                                          ;
  int (* _write) (struct _reent *, void *, const char *, int)

                                   ;
  _fpos_t (* _seek) (struct _reent *, void *, _fpos_t, int);
  int (* _close) (struct _reent *, void *);


  struct __sbuf _ub;
  unsigned char *_up;
  int _ur;


  unsigned char _ubuf[3];
  unsigned char _nbuf[1];


  struct __sbuf _lb;


  int _blksize;
  _off_t _offset;


  struct _reent *_data;



  _flock_t _lock;

  _mbstate_t _mbstate;
  int _flags2;
};
# 285 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\reent.h" 3
typedef struct __sFILE __FILE;



struct _glue
{
  struct _glue *_next;
  int _niobs;
  __FILE *_iobs;
};
# 310 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\reent.h" 3
#define _RAND48_SEED_0 (0x330e)
#define _RAND48_SEED_1 (0xabcd)
#define _RAND48_SEED_2 (0x1234)
#define _RAND48_MULT_0 (0xe66d)
#define _RAND48_MULT_1 (0xdeec)
#define _RAND48_MULT_2 (0x0005)
#define _RAND48_ADD (0x000b)
struct _rand48 {
  unsigned short _seed[3];
  unsigned short _mult[3];
  unsigned short _add;




};


#define _REENT_EMERGENCY_SIZE 25
#define _REENT_ASCTIME_SIZE 26
#define _REENT_SIGNAL_SIZE 24
# 568 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\reent.h" 3
struct _reent
{
  int _errno;




  __FILE *_stdin, *_stdout, *_stderr;

  int _inc;
  char _emergency[25];

  int _current_category;
  const char *_current_locale;

  int __sdidinit;

  void (* __cleanup) (struct _reent *);


  struct _Bigint *_result;
  int _result_k;
  struct _Bigint *_p5s;
  struct _Bigint **_freelist;


  int _cvtlen;
  char *_cvtbuf;

  union
    {
      struct
        {
          unsigned int _unused_rand;
          char * _strtok_last;
          char _asctime_buf[26];
          struct __tm _localtime_buf;
          int _gamma_signgam;
          __extension__ unsigned long long _rand_next;
          struct _rand48 _r48;
          _mbstate_t _mblen_state;
          _mbstate_t _mbtowc_state;
          _mbstate_t _wctomb_state;
          char _l64a_buf[8];
          char _signal_buf[24];
          int _getdate_err;
          _mbstate_t _mbrlen_state;
          _mbstate_t _mbrtowc_state;
          _mbstate_t _mbsrtowcs_state;
          _mbstate_t _wcrtomb_state;
          _mbstate_t _wcsrtombs_state;
   int _h_errno;
        } _reent;



      struct
        {
#define _N_LISTS 30
          unsigned char * _nextf[30];
          unsigned int _nmalloc[30];
        } _unused;
    } _new;



  struct _atexit *_atexit;
  struct _atexit _atexit0;



  void (**(_sig_func))(int);




  struct _glue __sglue;
  __FILE __sf[3];
};

#define _REENT_INIT(var) { 0, &(var).__sf[0], &(var).__sf[1], &(var).__sf[2], 0, "", 0, "C", 0, _NULL, _NULL, 0, _NULL, _NULL, 0, _NULL, { { 0, _NULL, "", {0, 0, 0, 0, 0, 0, 0, 0, 0}, 0, 1, { {_RAND48_SEED_0, _RAND48_SEED_1, _RAND48_SEED_2}, {_RAND48_MULT_0, _RAND48_MULT_1, _RAND48_MULT_2}, _RAND48_ADD }, {0, {0}}, {0, {0}}, {0, {0}}, "", "", 0, {0, {0}}, {0, {0}}, {0, {0}}, {0, {0}}, {0, {0}} } }, _REENT_INIT_ATEXIT _NULL, {_NULL, 0, _NULL} }
# 696 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\reent.h" 3
#define _REENT_INIT_PTR_ZEROED(var) { (var)->_stdin = &(var)->__sf[0]; (var)->_stdout = &(var)->__sf[1]; (var)->_stderr = &(var)->__sf[2]; (var)->_current_locale = "C"; (var)->_new._reent._rand_next = 1; (var)->_new._reent._r48._seed[0] = _RAND48_SEED_0; (var)->_new._reent._r48._seed[1] = _RAND48_SEED_1; (var)->_new._reent._r48._seed[2] = _RAND48_SEED_2; (var)->_new._reent._r48._mult[0] = _RAND48_MULT_0; (var)->_new._reent._r48._mult[1] = _RAND48_MULT_1; (var)->_new._reent._r48._mult[2] = _RAND48_MULT_2; (var)->_new._reent._r48._add = _RAND48_ADD; }
# 711 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\reent.h" 3
#define _REENT_CHECK_RAND48(ptr) 
#define _REENT_CHECK_MP(ptr) 
#define _REENT_CHECK_TM(ptr) 
#define _REENT_CHECK_ASCTIME_BUF(ptr) 
#define _REENT_CHECK_EMERGENCY(ptr) 
#define _REENT_CHECK_MISC(ptr) 
#define _REENT_CHECK_SIGNAL_BUF(ptr) 

#define _REENT_SIGNGAM(ptr) ((ptr)->_new._reent._gamma_signgam)
#define _REENT_RAND_NEXT(ptr) ((ptr)->_new._reent._rand_next)
#define _REENT_RAND48_SEED(ptr) ((ptr)->_new._reent._r48._seed)
#define _REENT_RAND48_MULT(ptr) ((ptr)->_new._reent._r48._mult)
#define _REENT_RAND48_ADD(ptr) ((ptr)->_new._reent._r48._add)
#define _REENT_MP_RESULT(ptr) ((ptr)->_result)
#define _REENT_MP_RESULT_K(ptr) ((ptr)->_result_k)
#define _REENT_MP_P5S(ptr) ((ptr)->_p5s)
#define _REENT_MP_FREELIST(ptr) ((ptr)->_freelist)
#define _REENT_ASCTIME_BUF(ptr) ((ptr)->_new._reent._asctime_buf)
#define _REENT_TM(ptr) (&(ptr)->_new._reent._localtime_buf)
#define _REENT_EMERGENCY(ptr) ((ptr)->_emergency)
#define _REENT_STRTOK_LAST(ptr) ((ptr)->_new._reent._strtok_last)
#define _REENT_MBLEN_STATE(ptr) ((ptr)->_new._reent._mblen_state)
#define _REENT_MBTOWC_STATE(ptr) ((ptr)->_new._reent._mbtowc_state)
#define _REENT_WCTOMB_STATE(ptr) ((ptr)->_new._reent._wctomb_state)
#define _REENT_MBRLEN_STATE(ptr) ((ptr)->_new._reent._mbrlen_state)
#define _REENT_MBRTOWC_STATE(ptr) ((ptr)->_new._reent._mbrtowc_state)
#define _REENT_MBSRTOWCS_STATE(ptr) ((ptr)->_new._reent._mbsrtowcs_state)
#define _REENT_WCRTOMB_STATE(ptr) ((ptr)->_new._reent._wcrtomb_state)
#define _REENT_WCSRTOMBS_STATE(ptr) ((ptr)->_new._reent._wcsrtombs_state)
#define _REENT_L64A_BUF(ptr) ((ptr)->_new._reent._l64a_buf)
#define _REENT_SIGNAL_BUF(ptr) ((ptr)->_new._reent._signal_buf)
#define _REENT_GETDATE_ERR_P(ptr) (&((ptr)->_new._reent._getdate_err))



#define _REENT_INIT_PTR(var) { memset((var), 0, sizeof(*(var))); _REENT_INIT_PTR_ZEROED(var); }







#define _Kmax (sizeof (size_t) << 3)







#define __ATTRIBUTE_IMPURE_PTR__ 


extern struct _reent *_impure_ptr ;
extern struct _reent *const _global_impure_ptr ;

void _reclaim_reent (struct _reent *);
# 778 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\reent.h" 3
#define _REENT _impure_ptr


#define _GLOBAL_REENT _global_impure_ptr





#define _GLOBAL_ATEXIT (_GLOBAL_REENT->_atexit)
# 48 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 2 3
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\types.h" 1 3
# 28 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\types.h" 3
typedef __uint8_t u_int8_t;


typedef __uint16_t u_int16_t;


typedef __uint32_t u_int32_t;


typedef __uint64_t u_int64_t;
# 58 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\types.h" 3
#define _SYS_TYPES_H 

# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_stdint.h" 1 3
# 10 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_stdint.h" 3
#define _SYS__STDINT_H 
# 19 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_stdint.h" 3
typedef __int8_t int8_t ;
typedef __uint8_t uint8_t ;
#define __int8_t_defined 1



typedef __int16_t int16_t ;
typedef __uint16_t uint16_t ;
#define __int16_t_defined 1



typedef __int32_t int32_t ;
typedef __uint32_t uint32_t ;
#define __int32_t_defined 1



typedef __int64_t int64_t ;
typedef __uint64_t uint64_t ;
#define __int64_t_defined 1


typedef __intptr_t intptr_t;
typedef __uintptr_t uintptr_t;
# 61 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\types.h" 2 3







# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 1 3 4
# 69 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\types.h" 2 3
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\types.h" 1 3

#define _MACHTYPES_H_ 
# 13 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\types.h" 3
#define _CLOCK_T_ unsigned long
#define _TIME_T_ long
#define _CLOCKID_T_ unsigned long
#define _TIMER_T_ unsigned long


typedef long int __off_t;
typedef int __pid_t;

__extension__ typedef long long int __loff_t;





typedef long __suseconds_t;
# 70 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\types.h" 2 3
# 79 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\types.h" 3
#define _ST_INT32 __attribute__ ((__mode__ (__SI__)))





# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\select.h" 1 3
# 13 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\select.h" 3
#define _SYS_SELECT_H 
# 25 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\select.h" 3
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_sigset.h" 1 3
# 39 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_sigset.h" 3
#define _SYS__SIGSET_H_ 

typedef unsigned long __sigset_t;
# 26 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\select.h" 2 3
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_timeval.h" 1 3
# 30 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_timeval.h" 3
#define _SYS__TIMEVAL_H_ 




typedef __suseconds_t suseconds_t;
#define _SUSECONDS_T_DECLARED 



typedef long time_t;
#define __time_t_defined 




#define _TIMEVAL_DEFINED 




struct timeval {
 time_t tv_sec;
 suseconds_t tv_usec;
};




#define timerclear(tvp) ((tvp)->tv_sec = (tvp)->tv_usec = 0)
#define timerisset(tvp) ((tvp)->tv_sec || (tvp)->tv_usec)
#define timercmp(tvp,uvp,cmp) (((tvp)->tv_sec == (uvp)->tv_sec) ? ((tvp)->tv_usec cmp (uvp)->tv_usec) : ((tvp)->tv_sec cmp (uvp)->tv_sec))



#define timeradd(tvp,uvp,vvp) do { (vvp)->tv_sec = (tvp)->tv_sec + (uvp)->tv_sec; (vvp)->tv_usec = (tvp)->tv_usec + (uvp)->tv_usec; if ((vvp)->tv_usec >= 1000000) { (vvp)->tv_sec++; (vvp)->tv_usec -= 1000000; } } while (0)
# 74 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_timeval.h" 3
#define timersub(tvp,uvp,vvp) do { (vvp)->tv_sec = (tvp)->tv_sec - (uvp)->tv_sec; (vvp)->tv_usec = (tvp)->tv_usec - (uvp)->tv_usec; if ((vvp)->tv_usec < 0) { (vvp)->tv_sec--; (vvp)->tv_usec += 1000000; } } while (0)
# 27 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\select.h" 2 3
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\timespec.h" 1 3
# 35 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\timespec.h" 3
#define _SYS_TIMESPEC_H_ 


# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_timespec.h" 1 3
# 35 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_timespec.h" 3
#define _SYS__TIMESPEC_H_ 
# 44 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_timespec.h" 3
struct timespec {
 time_t tv_sec;
 long tv_nsec;
};
# 39 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\timespec.h" 2 3


#define TIMEVAL_TO_TIMESPEC(tv,ts) do { (ts)->tv_sec = (tv)->tv_sec; (ts)->tv_nsec = (tv)->tv_usec * 1000; } while (0)




#define TIMESPEC_TO_TIMEVAL(tv,ts) do { (tv)->tv_sec = (ts)->tv_sec; (tv)->tv_usec = (ts)->tv_nsec / 1000; } while (0)
# 58 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\timespec.h" 3
struct itimerspec {
 struct timespec it_interval;
 struct timespec it_value;
};
# 28 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\select.h" 2 3


#define _SIGSET_T_DECLARED 
typedef __sigset_t sigset_t;


#define _SYS_TYPES_FD_SET 







#define FD_SETSIZE 64


typedef unsigned long fd_mask;
#define NFDBITS (sizeof (fd_mask) * 8)

#define _howmany(x,y) (((x)+((y)-1))/(y))




typedef struct _types_fd_set {
 fd_mask fds_bits[(((64)+(((sizeof (fd_mask) * 8))-1))/((sizeof (fd_mask) * 8)))];
} _types_fd_set;

#define fd_set _types_fd_set

#define FD_SET(n,p) ((p)->fds_bits[(n)/NFDBITS] |= (1L << ((n) % NFDBITS)))
#define FD_CLR(n,p) ((p)->fds_bits[(n)/NFDBITS] &= ~(1L << ((n) % NFDBITS)))
#define FD_ISSET(n,p) ((p)->fds_bits[(n)/NFDBITS] & (1L << ((n) % NFDBITS)))
#define FD_ZERO(p) (__extension__ (void)({ size_t __i; char *__tmp = (char *)p; for (__i = 0; __i < sizeof (*(p)); ++__i) *__tmp++ = 0; }))
# 71 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\select.h" 3


int select (int __n, _types_fd_set *__readfds, _types_fd_set *__writefds, _types_fd_set *__exceptfds, struct timeval *__timeout)
                                                   ;

int pselect (int __n, _types_fd_set *__readfds, _types_fd_set *__writefds, _types_fd_set *__exceptfds, const struct timespec *__timeout, const sigset_t *__set)

                           ;



# 86 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\types.h" 2 3
#define physadr physadr_t
#define quad quad_t






typedef unsigned char u_char;
#define __u_char_defined 


typedef unsigned short u_short;
#define __u_short_defined 


typedef unsigned int u_int;
#define __u_int_defined 


typedef unsigned long u_long;
#define __u_long_defined 

#define _BSDTYPES_DEFINED 




typedef unsigned short ushort;
typedef unsigned int uint;
typedef unsigned long ulong;



typedef unsigned long clock_t;
#define __clock_t_defined 
# 130 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\types.h" 3
typedef long daddr_t;
#define __daddr_t_defined 


typedef char * caddr_t;
#define __caddr_t_defined 







typedef unsigned short ino_t;
# 172 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\types.h" 3
typedef _off_t off_t;
typedef __dev_t dev_t;
typedef __uid_t uid_t;
typedef __gid_t gid_t;





typedef int pid_t;







typedef long key_t;



typedef _ssize_t ssize_t;
#define _SSIZE_T_DECLARED 
# 209 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\types.h" 3
typedef unsigned int mode_t __attribute__ ((__mode__ (__SI__)));




typedef unsigned short nlink_t;

#undef __MS_types__
#undef _ST_INT32



typedef unsigned long clockid_t;
#define __clockid_t_defined 



typedef unsigned long timer_t;
#define __timer_t_defined 


typedef unsigned long useconds_t;






typedef __int64_t sbintime_t;
# 472 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\types.h" 3
#undef __need_inttypes
# 49 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 2 3




typedef __FILE FILE;
#define __FILE_defined 





typedef _fpos_t fpos_t;





# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\stdio.h" 1 3

#define _NEWLIB_STDIO_H 
# 13 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\stdio.h" 3
#define _flockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_acquire_recursive((fp)->_lock))







#define _funlockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_release_recursive((fp)->_lock))
# 67 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 2 3

#define __SLBF 0x0001
#define __SNBF 0x0002
#define __SRD 0x0004
#define __SWR 0x0008

#define __SRW 0x0010
#define __SEOF 0x0020
#define __SERR 0x0040
#define __SMBF 0x0080
#define __SAPP 0x0100
#define __SSTR 0x0200
#define __SOPT 0x0400
#define __SNPT 0x0800
#define __SOFF 0x1000
#define __SORD 0x2000



#define __SL64 0x8000


#define __SNLK 0x0001
#define __SWID 0x2000
# 101 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 3
#define _IOFBF 0
#define _IOLBF 1
#define _IONBF 2

#define EOF (-1)




#define BUFSIZ 1024





#define FOPEN_MAX 20





#define FILENAME_MAX 1024





#define L_tmpnam FILENAME_MAX



#define P_tmpdir "/tmp"



#define SEEK_SET 0


#define SEEK_CUR 1


#define SEEK_END 2


#define TMP_MAX 26

#define stdin (_REENT->_stdin)
#define stdout (_REENT->_stdout)
#define stderr (_REENT->_stderr)

#define _stdin_r(x) ((x)->_stdin)
#define _stdout_r(x) ((x)->_stdout)
#define _stderr_r(x) ((x)->_stderr)







#define __VALIST __gnuc_va_list





FILE * tmpfile (void);
char * tmpnam (char *);

char * tempnam (const char *, const char *);

int fclose (FILE *);
int fflush (FILE *);
FILE * freopen (const char *restrict, const char *restrict, FILE *restrict);
void setbuf (FILE *restrict, char *restrict);
int setvbuf (FILE *restrict, char *restrict, int, size_t);
int fprintf (FILE *restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int fscanf (FILE *restrict, const char *restrict, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
int printf (const char *restrict, ...) __attribute__ ((__format__ (__printf__, 1, 2)))
                                                            ;
int scanf (const char *restrict, ...) __attribute__ ((__format__ (__scanf__, 1, 2)))
                                                           ;
int sscanf (const char *restrict, const char *restrict, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
int vfprintf (FILE *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int vprintf (const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 1, 0)))
                                                            ;
int vsprintf (char *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int fgetc (FILE *);
char * fgets (char *restrict, int, FILE *restrict);
int fputc (int, FILE *);
int fputs (const char *restrict, FILE *restrict);
int getc (FILE *);
int getchar (void);
char * gets (char *);
int putc (int, FILE *);
int putchar (int);
int puts (const char *);
int ungetc (int, FILE *);
size_t fread (void * restrict, size_t _size, size_t _n, FILE *restrict);
size_t fwrite (const void * restrict , size_t _size, size_t _n, FILE *);



int fgetpos (FILE *restrict, fpos_t *restrict);

int fseek (FILE *, long, int);



int fsetpos (FILE *, const fpos_t *);

long ftell ( FILE *);
void rewind (FILE *);
void clearerr (FILE *);
int feof (FILE *);
int ferror (FILE *);
void perror (const char *);

FILE * fopen (const char *restrict _name, const char *restrict _type);
int sprintf (char *restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int remove (const char *);
int rename (const char *, const char *);
# 238 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 3
int fseeko (FILE *, off_t, int);
off_t ftello ( FILE *);







int snprintf (char *restrict, size_t, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int vsnprintf (char *restrict, size_t, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int vfscanf (FILE *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
int vscanf (const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 1, 0)))
                                                           ;
int vsscanf (const char *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
# 265 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 3
int asiprintf (char **, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
char * asniprintf (char *, size_t *, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
char * asnprintf (char *restrict, size_t *restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;

int diprintf (int, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;

int fiprintf (FILE *, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int fiscanf (FILE *, const char *, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
int iprintf (const char *, ...) __attribute__ ((__format__ (__printf__, 1, 2)))
                                                            ;
int iscanf (const char *, ...) __attribute__ ((__format__ (__scanf__, 1, 2)))
                                                           ;
int siprintf (char *, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int siscanf (const char *, const char *, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
int sniprintf (char *, size_t, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int vasiprintf (char **, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
char * vasniprintf (char *, size_t *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
char * vasnprintf (char *, size_t *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int vdiprintf (int, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int vfiprintf (FILE *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int vfiscanf (FILE *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
int viprintf (const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 1, 0)))
                                                            ;
int viscanf (const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 1, 0)))
                                                           ;
int vsiprintf (char *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int vsiscanf (const char *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
int vsniprintf (char *, size_t, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
# 320 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 3
FILE * fdopen (int, const char *);

int fileno (FILE *);


int pclose (FILE *);
FILE * popen (const char *, const char *);



void setbuffer (FILE *, char *, int);
int setlinebuf (FILE *);



int getw (FILE *);
int putw (int, FILE *);


int getc_unlocked (FILE *);
int getchar_unlocked (void);
void flockfile (FILE *);
int ftrylockfile (FILE *);
void funlockfile (FILE *);
int putc_unlocked (int, FILE *);
int putchar_unlocked (int);
# 355 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 3
int dprintf (int, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;

FILE * fmemopen (void *restrict, size_t, const char *restrict);


FILE * open_memstream (char **, size_t *);
int vdprintf (int, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;



int renameat (int, const char *, int, const char *);






int _asiprintf_r (struct _reent *, char **, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
char * _asniprintf_r (struct _reent *, char *, size_t *, const char *, ...) __attribute__ ((__format__ (__printf__, 4, 5)))
                                                            ;
char * _asnprintf_r (struct _reent *, char *restrict, size_t *restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 4, 5)))
                                                            ;
int _asprintf_r (struct _reent *, char **restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _diprintf_r (struct _reent *, int, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _dprintf_r (struct _reent *, int, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _fclose_r (struct _reent *, FILE *);
int _fcloseall_r (struct _reent *);
FILE * _fdopen_r (struct _reent *, int, const char *);
int _fflush_r (struct _reent *, FILE *);
int _fgetc_r (struct _reent *, FILE *);
int _fgetc_unlocked_r (struct _reent *, FILE *);
char * _fgets_r (struct _reent *, char *restrict, int, FILE *restrict);
char * _fgets_unlocked_r (struct _reent *, char *restrict, int, FILE *restrict);




int _fgetpos_r (struct _reent *, FILE *, fpos_t *);
int _fsetpos_r (struct _reent *, FILE *, const fpos_t *);

int _fiprintf_r (struct _reent *, FILE *, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _fiscanf_r (struct _reent *, FILE *, const char *, ...) __attribute__ ((__format__ (__scanf__, 3, 4)))
                                                           ;
FILE * _fmemopen_r (struct _reent *, void *restrict, size_t, const char *restrict);
FILE * _fopen_r (struct _reent *, const char *restrict, const char *restrict);
FILE * _freopen_r (struct _reent *, const char *restrict, const char *restrict, FILE *restrict);
int _fprintf_r (struct _reent *, FILE *restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _fpurge_r (struct _reent *, FILE *);
int _fputc_r (struct _reent *, int, FILE *);
int _fputc_unlocked_r (struct _reent *, int, FILE *);
int _fputs_r (struct _reent *, const char *restrict, FILE *restrict);
int _fputs_unlocked_r (struct _reent *, const char *restrict, FILE *restrict);
size_t _fread_r (struct _reent *, void * restrict, size_t _size, size_t _n, FILE *restrict);
size_t _fread_unlocked_r (struct _reent *, void * restrict, size_t _size, size_t _n, FILE *restrict);
int _fscanf_r (struct _reent *, FILE *restrict, const char *restrict, ...) __attribute__ ((__format__ (__scanf__, 3, 4)))
                                                           ;
int _fseek_r (struct _reent *, FILE *, long, int);
int _fseeko_r (struct _reent *, FILE *, _off_t, int);
long _ftell_r (struct _reent *, FILE *);
_off_t _ftello_r (struct _reent *, FILE *);
void _rewind_r (struct _reent *, FILE *);
size_t _fwrite_r (struct _reent *, const void * restrict, size_t _size, size_t _n, FILE *restrict);
size_t _fwrite_unlocked_r (struct _reent *, const void * restrict, size_t _size, size_t _n, FILE *restrict);
int _getc_r (struct _reent *, FILE *);
int _getc_unlocked_r (struct _reent *, FILE *);
int _getchar_r (struct _reent *);
int _getchar_unlocked_r (struct _reent *);
char * _gets_r (struct _reent *, char *);
int _iprintf_r (struct _reent *, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int _iscanf_r (struct _reent *, const char *, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
FILE * _open_memstream_r (struct _reent *, char **, size_t *);
void _perror_r (struct _reent *, const char *);
int _printf_r (struct _reent *, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int _putc_r (struct _reent *, int, FILE *);
int _putc_unlocked_r (struct _reent *, int, FILE *);
int _putchar_unlocked_r (struct _reent *, int);
int _putchar_r (struct _reent *, int);
int _puts_r (struct _reent *, const char *);
int _remove_r (struct _reent *, const char *);
int _rename_r (struct _reent *, const char *_old, const char *_new)
                                          ;
int _scanf_r (struct _reent *, const char *restrict, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
int _siprintf_r (struct _reent *, char *, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _siscanf_r (struct _reent *, const char *, const char *, ...) __attribute__ ((__format__ (__scanf__, 3, 4)))
                                                           ;
int _sniprintf_r (struct _reent *, char *, size_t, const char *, ...) __attribute__ ((__format__ (__printf__, 4, 5)))
                                                            ;
int _snprintf_r (struct _reent *, char *restrict, size_t, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 4, 5)))
                                                            ;
int _sprintf_r (struct _reent *, char *restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _sscanf_r (struct _reent *, const char *restrict, const char *restrict, ...) __attribute__ ((__format__ (__scanf__, 3, 4)))
                                                           ;
char * _tempnam_r (struct _reent *, const char *, const char *);
FILE * _tmpfile_r (struct _reent *);
char * _tmpnam_r (struct _reent *, char *);
int _ungetc_r (struct _reent *, int, FILE *);
int _vasiprintf_r (struct _reent *, char **, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
char * _vasniprintf_r (struct _reent*, char *, size_t *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 4, 0)))
                                                            ;
char * _vasnprintf_r (struct _reent*, char *, size_t *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 4, 0)))
                                                            ;
int _vasprintf_r (struct _reent *, char **, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vdiprintf_r (struct _reent *, int, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vdprintf_r (struct _reent *, int, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vfiprintf_r (struct _reent *, FILE *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vfiscanf_r (struct _reent *, FILE *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 3, 0)))
                                                           ;
int _vfprintf_r (struct _reent *, FILE *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vfscanf_r (struct _reent *, FILE *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 3, 0)))
                                                           ;
int _viprintf_r (struct _reent *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int _viscanf_r (struct _reent *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
int _vprintf_r (struct _reent *, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int _vscanf_r (struct _reent *, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
int _vsiprintf_r (struct _reent *, char *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vsiscanf_r (struct _reent *, const char *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 3, 0)))
                                                           ;
int _vsniprintf_r (struct _reent *, char *, size_t, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 4, 0)))
                                                            ;
int _vsnprintf_r (struct _reent *, char *restrict, size_t, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 4, 0)))
                                                            ;
int _vsprintf_r (struct _reent *, char *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vsscanf_r (struct _reent *, const char *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 3, 0)))
                                                           ;



int fpurge (FILE *);
ssize_t __getdelim (char **, size_t *, int, FILE *);
ssize_t __getline (char **, size_t *, FILE *);


void clearerr_unlocked (FILE *);
int feof_unlocked (FILE *);
int ferror_unlocked (FILE *);
int fileno_unlocked (FILE *);
int fflush_unlocked (FILE *);
int fgetc_unlocked (FILE *);
int fputc_unlocked (int, FILE *);
size_t fread_unlocked (void * restrict, size_t _size, size_t _n, FILE *restrict);
size_t fwrite_unlocked (const void * restrict , size_t _size, size_t _n, FILE *);
# 555 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 3
int __srget_r (struct _reent *, FILE *);
int __swbuf_r (struct _reent *, int, FILE *);
# 579 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 3
FILE *funopen (const void * __cookie, int (*__readfn)(void * __cookie, char *__buf, int __n), int (*__writefn)(void * __cookie, const char *__buf, int __n), fpos_t (*__seekfn)(void * __cookie, fpos_t __off, int __whence), int (*__closefn)(void * __cookie))





                                   ;
FILE *_funopen_r (struct _reent *, const void * __cookie, int (*__readfn)(void * __cookie, char *__buf, int __n), int (*__writefn)(void * __cookie, const char *__buf, int __n), fpos_t (*__seekfn)(void * __cookie, fpos_t __off, int __whence), int (*__closefn)(void * __cookie))





                                   ;


#define fropen(__cookie,__fn) funopen(__cookie, __fn, (int (*)())0, (fpos_t (*)())0, (int (*)())0)

#define fwopen(__cookie,__fn) funopen(__cookie, (int (*)())0, __fn, (fpos_t (*)())0, (int (*)())0)
# 632 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 3
#define __sgetc_raw_r(__ptr,__f) (--(__f)->_r < 0 ? __srget_r(__ptr, __f) : (int)(*(__f)->_p++))
# 661 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 3
#define __sgetc_r(__ptr,__p) __sgetc_raw_r(__ptr, __p)



static __inline__ int __sputc_r(struct _reent *_ptr, int _c, FILE *_p) {




 if (--_p->_w >= 0 || (_p->_w >= _p->_lbfsize && (char)_c != '\n'))
  return (*_p->_p++ = _c);
 else
  return (__swbuf_r(_ptr, _c, _p));
}
# 697 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 3
#define __sfeof(p) ((int)(((p)->_flags & __SEOF) != 0))
#define __sferror(p) ((int)(((p)->_flags & __SERR) != 0))
#define __sclearerr(p) ((void)((p)->_flags &= ~(__SERR|__SEOF)))
#define __sfileno(p) ((p)->_file)


#define feof(p) __sfeof(p)
#define ferror(p) __sferror(p)
#define clearerr(p) __sclearerr(p)


#define feof_unlocked(p) __sfeof(p)
#define ferror_unlocked(p) __sferror(p)
#define clearerr_unlocked(p) __sclearerr(p)
# 720 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 3
#define getc(fp) __sgetc_r(_REENT, fp)
#define putc(x,fp) __sputc_r(_REENT, x, fp)





#define fast_putc(x,p) (--(p)->_w < 0 ? __swbuf_r(_REENT, (int)(x), p) == EOF : (*(p)->_p = (x), (p)->_p++, 0))
# 740 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdio.h" 3
#define getchar() getc(stdin)
#define putchar(x) putc(x, stdout)


#define getchar_unlocked() getc_unlocked(stdin)
#define putchar_unlocked(x) putc_unlocked(x, stdout)



# 12 "../xbee/xbee.h" 2



# 14 "../xbee/xbee.h"
void xbee_enterCmdMode();
void xbee_leaveCmdMode();

uint8_t xbee_setAPI(uint8_t type);

uint8_t xbee_getOwnMacHigh();
uint8_t xbee_getOwnMacLow();

uint8_t xbee_getOwnNetHigh();
uint8_t xbee_getOwnNetLow();

uint8_t xbee_send(char* dst, char* data);
uint8_t xbee_recv(char* data, uint8_t len);



uint8_t send_packet(char* p);
uint8_t gen_checksum(char* data);


uint8_t asciihex_to_byte(uint8_t t, uint8_t);




typedef struct {
 uint8_t start;
 uint16_t length;
 uint8_t frameType;
 uint8_t src[8];
 uint8_t res[2];
 uint8_t opt;
 uint8_t data[100];
 uint8_t checksum;
}rxPacketXbee;
# 8 "../xbee/xbee.c" 2
# 1 "../devstuff/uart.h" 1

#define _HA_UART 
# 13 "../devstuff/uart.h"
# 1 "../stdio_start.h" 1
# 9 "../stdio_start.h"
#define STDIO_MAIN_H 
# 18 "../stdio_start.h"
# 1 "../stdio_redirect/stdio_io.h" 1
# 45 "../stdio_redirect/stdio_io.h"
#define _STDIO_IO_H_INCLUDED 

# 1 "../hal/include/hal_io.h" 1
# 45 "../hal/include/hal_io.h"
#define _HAL_IO_INCLUDED 







# 1 "../hal/utils/include/compiler.h" 1
# 9 "../hal/utils/include/compiler.h"
#define _COMPILER_H 





# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 1 3 4
# 16 "../hal/utils/include/compiler.h" 2
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stdint.h" 1 3 4
# 9 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stdint.h" 3 4
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 1 3 4
# 10 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
#define _STDINT_H 


# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_intsup.h" 1 3 4
# 10 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define _SYS__INTSUP_H 





#define __STDINT_EXP(x) __ ##x ##__
# 26 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __have_longlong64 1






#define __have_long32 1
# 49 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
       
       
       
       
       
       
       
#undef signed
#undef unsigned
#undef char
#undef short
#undef int
#undef __int20
#undef long
#define signed +0
#define unsigned +0
#define char +0
#define short +1
#define __int20 +2
#define int +2
#define long +4
# 78 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define _INTPTR_EQ_INT 






#define _INT32_EQ_LONG 







#define __INT8 "hh"
# 104 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __INT16 "h"
# 115 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __INT32 "l"
# 124 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __INT64 "ll"






#define __FAST8 
# 140 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __FAST16 






#define __FAST32 
# 158 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __FAST64 "ll"



#define __LEAST8 "hh"
# 173 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __LEAST16 "h"
# 184 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __LEAST32 "l"
# 193 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __LEAST64 "ll"

#undef signed
#undef unsigned
#undef char
#undef short
#undef int
#undef long
       
       
       
       
       
# 205 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#undef __int20
       
       
# 14 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 2 3 4








# 21 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
typedef __int_least8_t int_least8_t;
typedef __uint_least8_t uint_least8_t;
#define __int_least8_t_defined 1



typedef __int_least16_t int_least16_t;
typedef __uint_least16_t uint_least16_t;
#define __int_least16_t_defined 1



typedef __int_least32_t int_least32_t;
typedef __uint_least32_t uint_least32_t;
#define __int_least32_t_defined 1



typedef __int_least64_t int_least64_t;
typedef __uint_least64_t uint_least64_t;
#define __int_least64_t_defined 1
# 51 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
  typedef int int_fast8_t;
  typedef unsigned int uint_fast8_t;
#define __int_fast8_t_defined 1







  typedef int int_fast16_t;
  typedef unsigned int uint_fast16_t;
#define __int_fast16_t_defined 1







  typedef int int_fast32_t;
  typedef unsigned int uint_fast32_t;
#define __int_fast32_t_defined 1







  typedef long long int int_fast64_t;
  typedef long long unsigned int uint_fast64_t;
#define __int_fast64_t_defined 1
# 130 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
  typedef long long int intmax_t;
# 139 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
  typedef long long unsigned int uintmax_t;







#define INTPTR_MIN (-__INTPTR_MAX__ - 1)
#define INTPTR_MAX (__INTPTR_MAX__)
#define UINTPTR_MAX (__UINTPTR_MAX__)
# 171 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT8_MIN (-__INT8_MAX__ - 1)
#define INT8_MAX (__INT8_MAX__)
#define UINT8_MAX (__UINT8_MAX__)







#define INT_LEAST8_MIN (-__INT_LEAST8_MAX__ - 1)
#define INT_LEAST8_MAX (__INT_LEAST8_MAX__)
#define UINT_LEAST8_MAX (__UINT_LEAST8_MAX__)
# 193 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT16_MIN (-__INT16_MAX__ - 1)
#define INT16_MAX (__INT16_MAX__)
#define UINT16_MAX (__UINT16_MAX__)







#define INT_LEAST16_MIN (-__INT_LEAST16_MAX__ - 1)
#define INT_LEAST16_MAX (__INT_LEAST16_MAX__)
#define UINT_LEAST16_MAX (__UINT_LEAST16_MAX__)
# 215 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT32_MIN (-__INT32_MAX__ - 1)
#define INT32_MAX (__INT32_MAX__)
#define UINT32_MAX (__UINT32_MAX__)
# 231 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT_LEAST32_MIN (-__INT_LEAST32_MAX__ - 1)
#define INT_LEAST32_MAX (__INT_LEAST32_MAX__)
#define UINT_LEAST32_MAX (__UINT_LEAST32_MAX__)
# 249 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT64_MIN (-__INT64_MAX__ - 1)
#define INT64_MAX (__INT64_MAX__)
#define UINT64_MAX (__UINT64_MAX__)
# 265 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT_LEAST64_MIN (-__INT_LEAST64_MAX__ - 1)
#define INT_LEAST64_MAX (__INT_LEAST64_MAX__)
#define UINT_LEAST64_MAX (__UINT_LEAST64_MAX__)
# 281 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT_FAST8_MIN (-__INT_FAST8_MAX__ - 1)
#define INT_FAST8_MAX (__INT_FAST8_MAX__)
#define UINT_FAST8_MAX (__UINT_FAST8_MAX__)
# 297 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT_FAST16_MIN (-__INT_FAST16_MAX__ - 1)
#define INT_FAST16_MAX (__INT_FAST16_MAX__)
#define UINT_FAST16_MAX (__UINT_FAST16_MAX__)
# 313 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT_FAST32_MIN (-__INT_FAST32_MAX__ - 1)
#define INT_FAST32_MAX (__INT_FAST32_MAX__)
#define UINT_FAST32_MAX (__UINT_FAST32_MAX__)
# 329 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT_FAST64_MIN (-__INT_FAST64_MAX__ - 1)
#define INT_FAST64_MAX (__INT_FAST64_MAX__)
#define UINT_FAST64_MAX (__UINT_FAST64_MAX__)
# 345 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
#define INTMAX_MAX (__INTMAX_MAX__)
#define INTMAX_MIN (-INTMAX_MAX - 1)







#define UINTMAX_MAX (__UINTMAX_MAX__)







#define SIZE_MAX (__SIZE_MAX__)





#define SIG_ATOMIC_MIN (-__STDINT_EXP(INT_MAX) - 1)
#define SIG_ATOMIC_MAX (__STDINT_EXP(INT_MAX))



#define PTRDIFF_MAX (__PTRDIFF_MAX__)



#define PTRDIFF_MIN (-PTRDIFF_MAX - 1)




#define WCHAR_MIN (__WCHAR_MIN__)
# 393 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
#define WCHAR_MAX (__WCHAR_MAX__)
# 403 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
#define WINT_MAX (__WINT_MAX__)




#define WINT_MIN (__WINT_MIN__)






#define INT8_C(x) __INT8_C(x)
#define UINT8_C(x) __UINT8_C(x)
# 427 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT16_C(x) __INT16_C(x)
#define UINT16_C(x) __UINT16_C(x)
# 439 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT32_C(x) __INT32_C(x)
#define UINT32_C(x) __UINT32_C(x)
# 452 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT64_C(x) __INT64_C(x)
#define UINT64_C(x) __UINT64_C(x)
# 468 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdint.h" 3 4
#define INTMAX_C(x) __INTMAX_C(x)
#define UINTMAX_C(x) __UINTMAX_C(x)
# 10 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stdint.h" 2 3 4



#define _GCC_WRAP_STDINT_H 
# 17 "../hal/utils/include/compiler.h" 2
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stdbool.h" 1 3 4
# 29 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stdbool.h" 3 4
#define _STDBOOL_H 



#define bool _Bool
#define true 1
#define false 0
# 52 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stdbool.h" 3 4
#define __bool_true_false_are_defined 1
# 18 "../hal/utils/include/compiler.h" 2


# 1 "../hal/utils/include/parts.h" 1
# 45 "../hal/utils/include/parts.h"
#define ATMEL_PARTS_H 

# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h"
#define _SAMB11G18A_ 
# 76 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h"

# 76 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h"
typedef volatile const uint32_t RoReg;
typedef volatile const uint16_t RoReg16;
typedef volatile const uint8_t RoReg8;





typedef volatile uint32_t WoReg;
typedef volatile uint16_t WoReg16;
typedef volatile uint32_t WoReg8;
typedef volatile uint32_t RwReg;
typedef volatile uint16_t RwReg16;
typedef volatile uint8_t RwReg8;
#define CAST(type,value) ((type *)(value))
#define REG_ACCESS(type,address) (*(type*)(address))
# 104 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h"
typedef enum IRQn
{

  NonMaskableInt_IRQn = -14,
  HardFault_IRQn = -13,
  SVCall_IRQn = -5 ,
  PendSV_IRQn = -2 ,
  SysTick_IRQn = -1 ,

  UART0_RX_IRQn = 0 ,
  UART0_TX_IRQn = 1 ,
  UART1_RX_IRQn = 2 ,
  UART1_TX_IRQn = 3 ,
  SPI0_RX_IRQn = 4 ,
  SPI0_TX_IRQn = 5 ,
  SPI1_RX_IRQn = 6 ,
  SPI1_TX_IRQn = 7 ,
  I2C0_RX_IRQn = 8 ,
  I2C0_TX_IRQn = 9 ,
  I2C1_RX_IRQn = 10 ,
  I2C1_TX_IRQn = 11 ,
  WDT0_IRQn = 12 ,
  WDT1_IRQn = 13 ,
  DUALTIMER0_IRQn = 14 ,
  SPI_FLASH0_IRQn = 18 ,
  GPIO0_IRQn = 23 ,
  GPIO1_IRQn = 24 ,
  GPIO2_IRQn = 25 ,
  TIMER0_IRQn = 26 ,
  AON_SLEEP_TIMER0_IRQn = 27 ,

  PERIPH_COUNT_IRQn = 28
} IRQn_Type;

typedef struct _DeviceVectors
{

  void* pvStack;


  void* pfnReset_Handler;
  void* pfnNonMaskableInt_Handler;
  void* pfnHardFault_Handler;
  void* pfnReservedM12;
  void* pfnReservedM11;
  void* pfnReservedM10;
  void* pfnReservedM9;
  void* pfnReservedM8;
  void* pfnReservedM7;
  void* pfnReservedM6;
  void* pfnSVCall_Handler;
  void* pfnReservedM4;
  void* pfnReservedM3;
  void* pfnPendSV_Handler;
  void* pfnSysTick_Handler;


  void* pfnUART0_RX_Handler;
  void* pfnUART0_TX_Handler;
  void* pfnUART1_RX_Handler;
  void* pfnUART1_TX_Handler;
  void* pfnSPI0_RX_Handler;
  void* pfnSPI0_TX_Handler;
  void* pfnSPI1_RX_Handler;
  void* pfnSPI1_TX_Handler;
  void* pfnI2C0_RX_Handler;
  void* pfnI2C0_TX_Handler;
  void* pfnI2C1_RX_Handler;
  void* pfnI2C1_TX_Handler;
  void* pfnWDT0_Handler;
  void* pfnWDT1_Handler;
  void* pfnDUALTIMER0_Handler;
  void* pfnReserved15;
  void* pfnReserved16;
  void* pfnReserved17;
  void* pfnSPI_FLASH0_Handler;
  void* pfnReserved19;
  void* pfnReserved20;
  void* pfnReserved21;
  void* pfnReserved22;
  void* pfnGPIO0_Handler;
  void* pfnGPIO1_Handler;
  void* pfnGPIO2_Handler;
  void* pfnTIMER0_Handler;
  void* pfnAON_SLEEP_TIMER0_Handler;
} DeviceVectors;


void Reset_Handler ( void );
void NonMaskableInt_Handler ( void );
void HardFault_Handler ( void );
void SVCall_Handler ( void );
void PendSV_Handler ( void );
void SysTick_Handler ( void );


void AON_SLEEP_TIMER0_Handler ( void );
void DUALTIMER0_Handler ( void );
void GPIO0_Handler ( void );
void GPIO1_Handler ( void );
void GPIO2_Handler ( void );
void I2C0_RX_Handler ( void );
void I2C0_TX_Handler ( void );
void I2C1_RX_Handler ( void );
void I2C1_TX_Handler ( void );
void SPI0_RX_Handler ( void );
void SPI0_TX_Handler ( void );
void SPI1_RX_Handler ( void );
void SPI1_TX_Handler ( void );
void SPI_FLASH0_Handler ( void );
void TIMER0_Handler ( void );
void UART0_RX_Handler ( void );
void UART0_TX_Handler ( void );
void UART1_RX_Handler ( void );
void UART1_TX_Handler ( void );
void WDT0_Handler ( void );
void WDT1_Handler ( void );





#define __CM0_REV 0
#define __FPU_PRESENT 0
#define PIO_API samb
#define __Vendor_SysTickConfig 0
#define LITTLE_ENDIAN 1
#define __NVIC_PRIO_BITS 2




# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h" 1
# 43 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
#define __CORE_CM0_H_GENERIC 
# 71 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
#define __CM0_CMSIS_VERSION_MAIN (0x04)
#define __CM0_CMSIS_VERSION_SUB (0x00)
#define __CM0_CMSIS_VERSION ((__CM0_CMSIS_VERSION_MAIN << 16) | __CM0_CMSIS_VERSION_SUB )


#define __CORTEX_M (0x00)
# 85 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
#define __ASM __asm
#define __INLINE inline
#define __STATIC_INLINE static inline
# 114 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
#define __FPU_USED 0
# 148 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmInstr.h" 1
# 39 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmInstr.h"
#define __CORE_CMINSTR_H 
# 377 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmInstr.h"
#define __CMSIS_GCC_OUT_REG(r) "=l" (r)
#define __CMSIS_GCC_USE_REG(r) "l" (r)
# 388 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline void __NOP(void)
{
  __asm volatile ("nop");
}







__attribute__( ( always_inline ) ) static inline void __WFI(void)
{
  __asm volatile ("wfi");
}







__attribute__( ( always_inline ) ) static inline void __WFE(void)
{
  __asm volatile ("wfe");
}






__attribute__( ( always_inline ) ) static inline void __SEV(void)
{
  __asm volatile ("sev");
}
# 432 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline void __ISB(void)
{
  __asm volatile ("isb");
}







__attribute__( ( always_inline ) ) static inline void __DSB(void)
{
  __asm volatile ("dsb");
}







__attribute__( ( always_inline ) ) static inline void __DMB(void)
{
  __asm volatile ("dmb");
}
# 467 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __REV(uint32_t value)
{

  return __builtin_bswap32(value);






}
# 487 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __REV16(uint32_t value)
{
  uint32_t result;

  __asm volatile ("rev16 %0, %1" : "=l" (result) : "l" (value) );
  return(result);
}
# 503 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline int32_t __REVSH(int32_t value)
{

  return (short)__builtin_bswap16(value);






}
# 524 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __ROR(uint32_t op1, uint32_t op2)
{
  return (op1 >> op2) | (op1 << (32 - op2));
}
# 538 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmInstr.h"
#define __BKPT(value) __ASM volatile ("bkpt "#value)
# 149 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmFunc.h" 1
# 39 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmFunc.h"
#define __CORE_CMFUNC_H 
# 317 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __enable_irq(void)
{
  __asm volatile ("cpsie i" : : : "memory");
}







__attribute__( ( always_inline ) ) static inline void __disable_irq(void)
{
  __asm volatile ("cpsid i" : : : "memory");
}
# 340 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, control" : "=r" (result) );
  return(result);
}
# 355 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_CONTROL(uint32_t control)
{
  __asm volatile ("MSR control, %0" : : "r" (control) : "memory");
}
# 367 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_IPSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, ipsr" : "=r" (result) );
  return(result);
}
# 382 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_APSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, apsr" : "=r" (result) );
  return(result);
}
# 397 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_xPSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, xpsr" : "=r" (result) );
  return(result);
}
# 412 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_PSP(void)
{
  register uint32_t result;

  __asm volatile ("MRS %0, psp\n" : "=r" (result) );
  return(result);
}
# 427 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_PSP(uint32_t topOfProcStack)
{
  __asm volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
}
# 439 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_MSP(void)
{
  register uint32_t result;

  __asm volatile ("MRS %0, msp\n" : "=r" (result) );
  return(result);
}
# 454 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_MSP(uint32_t topOfMainStack)
{
  __asm volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
}
# 466 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, primask" : "=r" (result) );
  return(result);
}
# 481 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_PRIMASK(uint32_t priMask)
{
  __asm volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
}
# 150 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h" 2
# 160 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
#define __CORE_CM0_H_DEPENDANT 
# 195 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
#define __I volatile const

#define __O volatile
#define __IO volatile
# 224 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
typedef union
{
  struct
  {

    uint32_t _reserved0:27;





    uint32_t Q:1;
    uint32_t V:1;
    uint32_t C:1;
    uint32_t Z:1;
    uint32_t N:1;
  } b;
  uint32_t w;
} APSR_Type;




typedef union
{
  struct
  {
    uint32_t ISR:9;
    uint32_t _reserved0:23;
  } b;
  uint32_t w;
} IPSR_Type;




typedef union
{
  struct
  {
    uint32_t ISR:9;

    uint32_t _reserved0:15;





    uint32_t T:1;
    uint32_t IT:2;
    uint32_t Q:1;
    uint32_t V:1;
    uint32_t C:1;
    uint32_t Z:1;
    uint32_t N:1;
  } b;
  uint32_t w;
} xPSR_Type;




typedef union
{
  struct
  {
    uint32_t nPRIV:1;
    uint32_t SPSEL:1;
    uint32_t FPCA:1;
    uint32_t _reserved0:29;
  } b;
  uint32_t w;
} CONTROL_Type;
# 309 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
typedef struct
{
  volatile uint32_t ISER[1];
       uint32_t RESERVED0[31];
  volatile uint32_t ICER[1];
       uint32_t RSERVED1[31];
  volatile uint32_t ISPR[1];
       uint32_t RESERVED2[31];
  volatile uint32_t ICPR[1];
       uint32_t RESERVED3[31];
       uint32_t RESERVED4[64];
  volatile uint32_t IP[8];
} NVIC_Type;
# 334 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
typedef struct
{
  volatile const uint32_t CPUID;
  volatile uint32_t ICSR;
       uint32_t RESERVED0;
  volatile uint32_t AIRCR;
  volatile uint32_t SCR;
  volatile uint32_t CCR;
       uint32_t RESERVED1;
  volatile uint32_t SHP[2];
  volatile uint32_t SHCSR;
} SCB_Type;


#define SCB_CPUID_IMPLEMENTER_Pos 24
#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)

#define SCB_CPUID_VARIANT_Pos 20
#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos)

#define SCB_CPUID_ARCHITECTURE_Pos 16
#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)

#define SCB_CPUID_PARTNO_Pos 4
#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos)

#define SCB_CPUID_REVISION_Pos 0
#define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos)


#define SCB_ICSR_NMIPENDSET_Pos 31
#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos)

#define SCB_ICSR_PENDSVSET_Pos 28
#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos)

#define SCB_ICSR_PENDSVCLR_Pos 27
#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos)

#define SCB_ICSR_PENDSTSET_Pos 26
#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos)

#define SCB_ICSR_PENDSTCLR_Pos 25
#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos)

#define SCB_ICSR_ISRPREEMPT_Pos 23
#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos)

#define SCB_ICSR_ISRPENDING_Pos 22
#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos)

#define SCB_ICSR_VECTPENDING_Pos 12
#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)

#define SCB_ICSR_VECTACTIVE_Pos 0
#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)


#define SCB_AIRCR_VECTKEY_Pos 16
#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)

#define SCB_AIRCR_VECTKEYSTAT_Pos 16
#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)

#define SCB_AIRCR_ENDIANESS_Pos 15
#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos)

#define SCB_AIRCR_SYSRESETREQ_Pos 2
#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos)

#define SCB_AIRCR_VECTCLRACTIVE_Pos 1
#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)


#define SCB_SCR_SEVONPEND_Pos 4
#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos)

#define SCB_SCR_SLEEPDEEP_Pos 2
#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos)

#define SCB_SCR_SLEEPONEXIT_Pos 1
#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos)


#define SCB_CCR_STKALIGN_Pos 9
#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos)

#define SCB_CCR_UNALIGN_TRP_Pos 3
#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos)


#define SCB_SHCSR_SVCALLPENDED_Pos 15
#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos)
# 439 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
typedef struct
{
  volatile uint32_t CTRL;
  volatile uint32_t LOAD;
  volatile uint32_t VAL;
  volatile const uint32_t CALIB;
} SysTick_Type;


#define SysTick_CTRL_COUNTFLAG_Pos 16
#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos)

#define SysTick_CTRL_CLKSOURCE_Pos 2
#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)

#define SysTick_CTRL_TICKINT_Pos 1
#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos)

#define SysTick_CTRL_ENABLE_Pos 0
#define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos)


#define SysTick_LOAD_RELOAD_Pos 0
#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)


#define SysTick_VAL_CURRENT_Pos 0
#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)


#define SysTick_CALIB_NOREF_Pos 31
#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos)

#define SysTick_CALIB_SKEW_Pos 30
#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)

#define SysTick_CALIB_TENMS_Pos 0
#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_CALIB_TENMS_Pos)
# 498 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
#define SCS_BASE (0xE000E000UL)
#define SysTick_BASE (SCS_BASE + 0x0010UL)
#define NVIC_BASE (SCS_BASE + 0x0100UL)
#define SCB_BASE (SCS_BASE + 0x0D00UL)

#define SCB ((SCB_Type *) SCB_BASE )
#define SysTick ((SysTick_Type *) SysTick_BASE )
#define NVIC ((NVIC_Type *) NVIC_BASE )
# 533 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
#define _BIT_SHIFT(IRQn) ( (((uint32_t)(IRQn) ) & 0x03) * 8 )
#define _SHP_IDX(IRQn) ( ((((uint32_t)(IRQn) & 0x0F)-8) >> 2) )
#define _IP_IDX(IRQn) ( ((uint32_t)(IRQn) >> 2) )
# 544 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
static inline void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
}
# 556 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
static inline void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
}
# 572 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
static inline uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
  return((uint32_t) ((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[0] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));
}
# 584 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
static inline void NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
}
# 596 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
static inline void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
}
# 611 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
static inline void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[( ((((uint32_t)(IRQn) & 0x0F)-8) >> 2) )] = (((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[( ((((uint32_t)(IRQn) & 0x0F)-8) >> 2) )] & ~(0xFF << ( (((uint32_t)(IRQn) ) & 0x03) * 8 ))) |
        (((priority << (8 - 2)) & 0xFF) << ( (((uint32_t)(IRQn) ) & 0x03) * 8 )); }
  else {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[( ((uint32_t)(IRQn) >> 2) )] = (((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[( ((uint32_t)(IRQn) >> 2) )] & ~(0xFF << ( (((uint32_t)(IRQn) ) & 0x03) * 8 ))) |
        (((priority << (8 - 2)) & 0xFF) << ( (((uint32_t)(IRQn) ) & 0x03) * 8 )); }
}
# 633 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
static inline uint32_t NVIC_GetPriority(IRQn_Type IRQn)
{

  if(IRQn < 0) {
    return((uint32_t)(((((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[( ((((uint32_t)(IRQn) & 0x0F)-8) >> 2) )] >> ( (((uint32_t)(IRQn) ) & 0x03) * 8 ) ) & 0xFF) >> (8 - 2))); }
  else {
    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[ ( ((uint32_t)(IRQn) >> 2) )] >> ( (((uint32_t)(IRQn) ) & 0x03) * 8 ) ) & 0xFF) >> (8 - 2))); }
}






static inline void NVIC_SystemReset(void)
{
  __DSB();

  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR = ((0x5FA << 16) |
                 (1UL << 2));
  __DSB();
  while(1);
}
# 685 "E:\\Atmel\\Studio\\7.0\\Packs\\arm\\cmsis\\4.2.0\\CMSIS\\Include/core_cm0.h"
static inline uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > (0xFFFFFFUL << 0)) return (1);

  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD = ticks - 1;
  NVIC_SetPriority (SysTick_IRQn, (1<<2) - 1);
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL = 0;
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL = (1UL << 2) |
                   (1UL << 1) |
                   (1UL << 0);
  return (0);
}
# 237 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2

# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/system_samb11.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/system_samb11.h"
#define _SYSTEM_SAMB11_H_INCLUDED_ 







void SystemInit(void);
# 239 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 248 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h"
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/timer.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/timer.h"
#define _SAMB11_TIMER_COMPONENT_ 
# 55 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/timer.h"
#define COMPONENT_TYPEDEF_STYLE 'N'


#define TIMER_T11234 
#define REV_TIMER 0x100



typedef union {
  struct {
    uint8_t ENABLE:1;
    uint8_t EXTERNAL_INPUT_ENABLE:1;
    uint8_t EXTERNAL_INPUT_CLOCK:1;
    uint8_t INTERRUPT_ENABLE:1;
    uint8_t :4;
  } bit;
  uint8_t reg;
} TIMER_CTRL_Type;


#define TIMER_CTRL_OFFSET 0x00
#define TIMER_CTRL_RESETVALUE 0x00u

#define TIMER_CTRL_ENABLE_Pos 0
#define TIMER_CTRL_ENABLE_Msk (0x1u << TIMER_CTRL_ENABLE_Pos)
#define TIMER_CTRL_ENABLE TIMER_CTRL_ENABLE_Msk
#define TIMER_CTRL_EXTERNAL_INPUT_ENABLE_Pos 1
#define TIMER_CTRL_EXTERNAL_INPUT_ENABLE_Msk (0x1u << TIMER_CTRL_EXTERNAL_INPUT_ENABLE_Pos)
#define TIMER_CTRL_EXTERNAL_INPUT_ENABLE TIMER_CTRL_EXTERNAL_INPUT_ENABLE_Msk
#define TIMER_CTRL_EXTERNAL_INPUT_CLOCK_Pos 2
#define TIMER_CTRL_EXTERNAL_INPUT_CLOCK_Msk (0x1u << TIMER_CTRL_EXTERNAL_INPUT_CLOCK_Pos)
#define TIMER_CTRL_EXTERNAL_INPUT_CLOCK TIMER_CTRL_EXTERNAL_INPUT_CLOCK_Msk
#define TIMER_CTRL_INTERRUPT_ENABLE_Pos 3
#define TIMER_CTRL_INTERRUPT_ENABLE_Msk (0x1u << TIMER_CTRL_INTERRUPT_ENABLE_Pos)
#define TIMER_CTRL_INTERRUPT_ENABLE TIMER_CTRL_INTERRUPT_ENABLE_Msk
#define TIMER_CTRL_MASK 0x0Fu
#define TIMER_CTRL_Msk 0x0Fu



typedef union {
  struct {
    uint32_t VALUE:32;
  } bit;
  uint32_t reg;
} TIMER_VALUE_Type;


#define TIMER_VALUE_OFFSET 0x04
#define TIMER_VALUE_RESETVALUE 0x00u

#define TIMER_VALUE_VALUE_Pos 0
#define TIMER_VALUE_VALUE_Msk (0xFFFFFFFFu << TIMER_VALUE_VALUE_Pos)
#define TIMER_VALUE_VALUE(value) (TIMER_VALUE_VALUE_Msk & ((value) << TIMER_VALUE_VALUE_Pos))
#define TIMER_VALUE_MASK 0xFFFFFFFFu
#define TIMER_VALUE_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t RELOAD:32;
  } bit;
  uint32_t reg;
} TIMER_RELOAD_Type;


#define TIMER_RELOAD_OFFSET 0x08
#define TIMER_RELOAD_RESETVALUE 0x00u

#define TIMER_RELOAD_RELOAD_Pos 0
#define TIMER_RELOAD_RELOAD_Msk (0xFFFFFFFFu << TIMER_RELOAD_RELOAD_Pos)
#define TIMER_RELOAD_RELOAD(value) (TIMER_RELOAD_RELOAD_Msk & ((value) << TIMER_RELOAD_RELOAD_Pos))
#define TIMER_RELOAD_MASK 0xFFFFFFFFu
#define TIMER_RELOAD_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint8_t INTSTATUSCLEAR:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} TIMER_INTSTATUSCLEAR_Type;


#define TIMER_INTSTATUSCLEAR_OFFSET 0x0C
#define TIMER_INTSTATUSCLEAR_RESETVALUE 0x00u

#define TIMER_INTSTATUSCLEAR_INTSTATUSCLEAR_Pos 0
#define TIMER_INTSTATUSCLEAR_INTSTATUSCLEAR_Msk (0x1u << TIMER_INTSTATUSCLEAR_INTSTATUSCLEAR_Pos)
#define TIMER_INTSTATUSCLEAR_INTSTATUSCLEAR TIMER_INTSTATUSCLEAR_INTSTATUSCLEAR_Msk
#define TIMER_INTSTATUSCLEAR_MASK 0x01u
#define TIMER_INTSTATUSCLEAR_Msk 0x01u



typedef union {
  struct {
    uint8_t JEP106_C_CODE:4;
    uint8_t BLOCK_COUNT:4;
  } bit;
  uint8_t reg;
} TIMER_PID4_Type;


#define TIMER_PID4_OFFSET 0xFD0
#define TIMER_PID4_RESETVALUE 0x04u

#define TIMER_PID4_JEP106_C_CODE_Pos 0
#define TIMER_PID4_JEP106_C_CODE_Msk (0xFu << TIMER_PID4_JEP106_C_CODE_Pos)
#define TIMER_PID4_JEP106_C_CODE(value) (TIMER_PID4_JEP106_C_CODE_Msk & ((value) << TIMER_PID4_JEP106_C_CODE_Pos))
#define TIMER_PID4_BLOCK_COUNT_Pos 4
#define TIMER_PID4_BLOCK_COUNT_Msk (0xFu << TIMER_PID4_BLOCK_COUNT_Pos)
#define TIMER_PID4_BLOCK_COUNT(value) (TIMER_PID4_BLOCK_COUNT_Msk & ((value) << TIMER_PID4_BLOCK_COUNT_Pos))
#define TIMER_PID4_MASK 0xFFu
#define TIMER_PID4_Msk 0xFFu



typedef union {
  struct {
    uint8_t PID5:8;
  } bit;
  uint8_t reg;
} TIMER_PID5_Type;


#define TIMER_PID5_OFFSET 0xFD4
#define TIMER_PID5_RESETVALUE 0x00u

#define TIMER_PID5_PID5_Pos 0
#define TIMER_PID5_PID5_Msk (0xFFu << TIMER_PID5_PID5_Pos)
#define TIMER_PID5_PID5(value) (TIMER_PID5_PID5_Msk & ((value) << TIMER_PID5_PID5_Pos))
#define TIMER_PID5_MASK 0xFFu
#define TIMER_PID5_Msk 0xFFu



typedef union {
  struct {
    uint8_t PID6:8;
  } bit;
  uint8_t reg;
} TIMER_PID6_Type;


#define TIMER_PID6_OFFSET 0xFD8
#define TIMER_PID6_RESETVALUE 0x00u

#define TIMER_PID6_PID6_Pos 0
#define TIMER_PID6_PID6_Msk (0xFFu << TIMER_PID6_PID6_Pos)
#define TIMER_PID6_PID6(value) (TIMER_PID6_PID6_Msk & ((value) << TIMER_PID6_PID6_Pos))
#define TIMER_PID6_MASK 0xFFu
#define TIMER_PID6_Msk 0xFFu



typedef union {
  struct {
    uint8_t PID7:8;
  } bit;
  uint8_t reg;
} TIMER_PID7_Type;


#define TIMER_PID7_OFFSET 0xFDC
#define TIMER_PID7_RESETVALUE 0x00u

#define TIMER_PID7_PID7_Pos 0
#define TIMER_PID7_PID7_Msk (0xFFu << TIMER_PID7_PID7_Pos)
#define TIMER_PID7_PID7(value) (TIMER_PID7_PID7_Msk & ((value) << TIMER_PID7_PID7_Pos))
#define TIMER_PID7_MASK 0xFFu
#define TIMER_PID7_Msk 0xFFu



typedef union {
  struct {
    uint8_t PART_NUMBER:8;
  } bit;
  uint8_t reg;
} TIMER_PID0_Type;


#define TIMER_PID0_OFFSET 0xFE0
#define TIMER_PID0_RESETVALUE 0x22u

#define TIMER_PID0_PART_NUMBER_Pos 0
#define TIMER_PID0_PART_NUMBER_Msk (0xFFu << TIMER_PID0_PART_NUMBER_Pos)
#define TIMER_PID0_PART_NUMBER(value) (TIMER_PID0_PART_NUMBER_Msk & ((value) << TIMER_PID0_PART_NUMBER_Pos))
#define TIMER_PID0_MASK 0xFFu
#define TIMER_PID0_Msk 0xFFu



typedef union {
  struct {
    uint8_t PART_NUMBER:4;
    uint8_t JEP106_ID_3_0:4;
  } bit;
  uint8_t reg;
} TIMER_PID1_Type;


#define TIMER_PID1_OFFSET 0xFE4
#define TIMER_PID1_RESETVALUE 0xB8u

#define TIMER_PID1_PART_NUMBER_Pos 0
#define TIMER_PID1_PART_NUMBER_Msk (0xFu << TIMER_PID1_PART_NUMBER_Pos)
#define TIMER_PID1_PART_NUMBER(value) (TIMER_PID1_PART_NUMBER_Msk & ((value) << TIMER_PID1_PART_NUMBER_Pos))
#define TIMER_PID1_JEP106_ID_3_0_Pos 4
#define TIMER_PID1_JEP106_ID_3_0_Msk (0xFu << TIMER_PID1_JEP106_ID_3_0_Pos)
#define TIMER_PID1_JEP106_ID_3_0(value) (TIMER_PID1_JEP106_ID_3_0_Msk & ((value) << TIMER_PID1_JEP106_ID_3_0_Pos))
#define TIMER_PID1_MASK 0xFFu
#define TIMER_PID1_Msk 0xFFu



typedef union {
  struct {
    uint8_t JEP106_ID_6_4:3;
    uint8_t JEDEC_USED:1;
    uint8_t REVISION:4;
  } bit;
  uint8_t reg;
} TIMER_PID2_Type;


#define TIMER_PID2_OFFSET 0xFE8
#define TIMER_PID2_RESETVALUE 0x1Bu

#define TIMER_PID2_JEP106_ID_6_4_Pos 0
#define TIMER_PID2_JEP106_ID_6_4_Msk (0x7u << TIMER_PID2_JEP106_ID_6_4_Pos)
#define TIMER_PID2_JEP106_ID_6_4(value) (TIMER_PID2_JEP106_ID_6_4_Msk & ((value) << TIMER_PID2_JEP106_ID_6_4_Pos))
#define TIMER_PID2_JEDEC_USED_Pos 3
#define TIMER_PID2_JEDEC_USED_Msk (0x1u << TIMER_PID2_JEDEC_USED_Pos)
#define TIMER_PID2_JEDEC_USED TIMER_PID2_JEDEC_USED_Msk
#define TIMER_PID2_REVISION_Pos 4
#define TIMER_PID2_REVISION_Msk (0xFu << TIMER_PID2_REVISION_Pos)
#define TIMER_PID2_REVISION(value) (TIMER_PID2_REVISION_Msk & ((value) << TIMER_PID2_REVISION_Pos))
#define TIMER_PID2_MASK 0xFFu
#define TIMER_PID2_Msk 0xFFu



typedef union {
  struct {
    uint8_t CUSTOMER_MOD_NUMBER:4;
    uint8_t ECO_REV_NUMBER:4;
  } bit;
  uint8_t reg;
} TIMER_PID3_Type;


#define TIMER_PID3_OFFSET 0xFEC
#define TIMER_PID3_RESETVALUE 0x00u

#define TIMER_PID3_CUSTOMER_MOD_NUMBER_Pos 0
#define TIMER_PID3_CUSTOMER_MOD_NUMBER_Msk (0xFu << TIMER_PID3_CUSTOMER_MOD_NUMBER_Pos)
#define TIMER_PID3_CUSTOMER_MOD_NUMBER(value) (TIMER_PID3_CUSTOMER_MOD_NUMBER_Msk & ((value) << TIMER_PID3_CUSTOMER_MOD_NUMBER_Pos))
#define TIMER_PID3_ECO_REV_NUMBER_Pos 4
#define TIMER_PID3_ECO_REV_NUMBER_Msk (0xFu << TIMER_PID3_ECO_REV_NUMBER_Pos)
#define TIMER_PID3_ECO_REV_NUMBER(value) (TIMER_PID3_ECO_REV_NUMBER_Msk & ((value) << TIMER_PID3_ECO_REV_NUMBER_Pos))
#define TIMER_PID3_MASK 0xFFu
#define TIMER_PID3_Msk 0xFFu



typedef union {
  struct {
    uint8_t CID0:8;
  } bit;
  uint8_t reg;
} TIMER_CID0_Type;


#define TIMER_CID0_OFFSET 0xFF0
#define TIMER_CID0_RESETVALUE 0x0Du

#define TIMER_CID0_CID0_Pos 0
#define TIMER_CID0_CID0_Msk (0xFFu << TIMER_CID0_CID0_Pos)
#define TIMER_CID0_CID0(value) (TIMER_CID0_CID0_Msk & ((value) << TIMER_CID0_CID0_Pos))
#define TIMER_CID0_MASK 0xFFu
#define TIMER_CID0_Msk 0xFFu



typedef union {
  struct {
    uint8_t CID1:8;
  } bit;
  uint8_t reg;
} TIMER_CID1_Type;


#define TIMER_CID1_OFFSET 0xFF4
#define TIMER_CID1_RESETVALUE 0xF0u

#define TIMER_CID1_CID1_Pos 0
#define TIMER_CID1_CID1_Msk (0xFFu << TIMER_CID1_CID1_Pos)
#define TIMER_CID1_CID1(value) (TIMER_CID1_CID1_Msk & ((value) << TIMER_CID1_CID1_Pos))
#define TIMER_CID1_MASK 0xFFu
#define TIMER_CID1_Msk 0xFFu



typedef union {
  struct {
    uint8_t CID2:8;
  } bit;
  uint8_t reg;
} TIMER_CID2_Type;


#define TIMER_CID2_OFFSET 0xFF8
#define TIMER_CID2_RESETVALUE 0x05u

#define TIMER_CID2_CID2_Pos 0
#define TIMER_CID2_CID2_Msk (0xFFu << TIMER_CID2_CID2_Pos)
#define TIMER_CID2_CID2(value) (TIMER_CID2_CID2_Msk & ((value) << TIMER_CID2_CID2_Pos))
#define TIMER_CID2_MASK 0xFFu
#define TIMER_CID2_Msk 0xFFu



typedef union {
  struct {
    uint8_t CID3:8;
  } bit;
  uint8_t reg;
} TIMER_CID3_Type;


#define TIMER_CID3_OFFSET 0xFFC
#define TIMER_CID3_RESETVALUE 0xB1u

#define TIMER_CID3_CID3_Pos 0
#define TIMER_CID3_CID3_Msk (0xFFu << TIMER_CID3_CID3_Pos)
#define TIMER_CID3_CID3(value) (TIMER_CID3_CID3_Msk & ((value) << TIMER_CID3_CID3_Pos))
#define TIMER_CID3_MASK 0xFFu
#define TIMER_CID3_Msk 0xFFu
# 436 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/timer.h"
typedef struct {
  volatile TIMER_CTRL_Type CTRL;
       RoReg8 Reserved1[0x3];
  volatile TIMER_VALUE_Type VALUE;
  volatile TIMER_RELOAD_Type RELOAD;
  volatile TIMER_INTSTATUSCLEAR_Type INTSTATUSCLEAR;
       RoReg8 Reserved2[0xFC3];
  volatile const TIMER_PID4_Type PID4;
       RoReg8 Reserved3[0x3];
  volatile const TIMER_PID5_Type PID5;
       RoReg8 Reserved4[0x3];
  volatile const TIMER_PID6_Type PID6;
       RoReg8 Reserved5[0x3];
  volatile const TIMER_PID7_Type PID7;
       RoReg8 Reserved6[0x3];
  volatile const TIMER_PID0_Type PID0;
       RoReg8 Reserved7[0x3];
  volatile const TIMER_PID1_Type PID1;
       RoReg8 Reserved8[0x3];
  volatile const TIMER_PID2_Type PID2;
       RoReg8 Reserved9[0x3];
  volatile const TIMER_PID3_Type PID3;
       RoReg8 Reserved10[0x3];
  volatile const TIMER_CID0_Type CID0;
       RoReg8 Reserved11[0x3];
  volatile const TIMER_CID1_Type CID1;
       RoReg8 Reserved12[0x3];
  volatile const TIMER_CID2_Type CID2;
       RoReg8 Reserved13[0x3];
  volatile const TIMER_CID3_Type CID3;
} Timer;
# 249 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/dualtimer.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/dualtimer.h"
#define _SAMB11_DUALTIMER_COMPONENT_ 
# 58 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/dualtimer.h"
#define DUALTIMER_DT1234 
#define REV_DUALTIMER 0x100



typedef union {
  struct {
    uint32_t TIMER1LOAD:32;
  } bit;
  uint32_t reg;
} DUALTIMER_TIMER1LOAD_Type;


#define DUALTIMER_TIMER1LOAD_OFFSET 0x00
#define DUALTIMER_TIMER1LOAD_RESETVALUE 0x00u

#define DUALTIMER_TIMER1LOAD_TIMER1LOAD_Pos 0
#define DUALTIMER_TIMER1LOAD_TIMER1LOAD_Msk (0xFFFFFFFFu << DUALTIMER_TIMER1LOAD_TIMER1LOAD_Pos)
#define DUALTIMER_TIMER1LOAD_TIMER1LOAD(value) (DUALTIMER_TIMER1LOAD_TIMER1LOAD_Msk & ((value) << DUALTIMER_TIMER1LOAD_TIMER1LOAD_Pos))
#define DUALTIMER_TIMER1LOAD_MASK 0xFFFFFFFFu
#define DUALTIMER_TIMER1LOAD_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t TIMER1VALUE:32;
  } bit;
  uint32_t reg;
} DUALTIMER_TIMER1VALUE_Type;


#define DUALTIMER_TIMER1VALUE_OFFSET 0x04
#define DUALTIMER_TIMER1VALUE_RESETVALUE 0xFFFFFFFFu

#define DUALTIMER_TIMER1VALUE_TIMER1VALUE_Pos 0
#define DUALTIMER_TIMER1VALUE_TIMER1VALUE_Msk (0xFFFFFFFFu << DUALTIMER_TIMER1VALUE_TIMER1VALUE_Pos)
#define DUALTIMER_TIMER1VALUE_TIMER1VALUE(value) (DUALTIMER_TIMER1VALUE_TIMER1VALUE_Msk & ((value) << DUALTIMER_TIMER1VALUE_TIMER1VALUE_Pos))
#define DUALTIMER_TIMER1VALUE_MASK 0xFFFFFFFFu
#define DUALTIMER_TIMER1VALUE_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint8_t ONE_SHOT_COUNT:1;
    uint8_t TIMER_SIZE:1;
    uint8_t TIMERPRE:2;
    uint8_t RESERVED4:1;
    uint8_t INTERRUPT_ENABLE:1;
    uint8_t TIMER_MODE:1;
    uint8_t TIMER_ENABLE:1;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMER1CONTROL_Type;


#define DUALTIMER_TIMER1CONTROL_OFFSET 0x08
#define DUALTIMER_TIMER1CONTROL_RESETVALUE 0x20u

#define DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT_Pos 0
#define DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT_Msk (0x1u << DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT_Pos)
#define DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT_Msk
#define DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT_0_Val 0x0u
#define DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT_1_Val 0x1u
#define DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT_0 (DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT_0_Val << DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT_Pos)
#define DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT_1 (DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT_1_Val << DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT_Pos)
#define DUALTIMER_TIMER1CONTROL_TIMER_SIZE_Pos 1
#define DUALTIMER_TIMER1CONTROL_TIMER_SIZE_Msk (0x1u << DUALTIMER_TIMER1CONTROL_TIMER_SIZE_Pos)
#define DUALTIMER_TIMER1CONTROL_TIMER_SIZE DUALTIMER_TIMER1CONTROL_TIMER_SIZE_Msk
#define DUALTIMER_TIMER1CONTROL_TIMER_SIZE_0_Val 0x0u
#define DUALTIMER_TIMER1CONTROL_TIMER_SIZE_1_Val 0x1u
#define DUALTIMER_TIMER1CONTROL_TIMER_SIZE_0 (DUALTIMER_TIMER1CONTROL_TIMER_SIZE_0_Val << DUALTIMER_TIMER1CONTROL_TIMER_SIZE_Pos)
#define DUALTIMER_TIMER1CONTROL_TIMER_SIZE_1 (DUALTIMER_TIMER1CONTROL_TIMER_SIZE_1_Val << DUALTIMER_TIMER1CONTROL_TIMER_SIZE_Pos)
#define DUALTIMER_TIMER1CONTROL_TIMERPRE_Pos 2
#define DUALTIMER_TIMER1CONTROL_TIMERPRE_Msk (0x3u << DUALTIMER_TIMER1CONTROL_TIMERPRE_Pos)
#define DUALTIMER_TIMER1CONTROL_TIMERPRE(value) (DUALTIMER_TIMER1CONTROL_TIMERPRE_Msk & ((value) << DUALTIMER_TIMER1CONTROL_TIMERPRE_Pos))
#define DUALTIMER_TIMER1CONTROL_TIMERPRE_0_Val 0x0u
#define DUALTIMER_TIMER1CONTROL_TIMERPRE_1_Val 0x1u
#define DUALTIMER_TIMER1CONTROL_TIMERPRE_2_Val 0x2u
#define DUALTIMER_TIMER1CONTROL_TIMERPRE_3_Val 0x3u
#define DUALTIMER_TIMER1CONTROL_TIMERPRE_0 (DUALTIMER_TIMER1CONTROL_TIMERPRE_0_Val << DUALTIMER_TIMER1CONTROL_TIMERPRE_Pos)
#define DUALTIMER_TIMER1CONTROL_TIMERPRE_1 (DUALTIMER_TIMER1CONTROL_TIMERPRE_1_Val << DUALTIMER_TIMER1CONTROL_TIMERPRE_Pos)
#define DUALTIMER_TIMER1CONTROL_TIMERPRE_2 (DUALTIMER_TIMER1CONTROL_TIMERPRE_2_Val << DUALTIMER_TIMER1CONTROL_TIMERPRE_Pos)
#define DUALTIMER_TIMER1CONTROL_TIMERPRE_3 (DUALTIMER_TIMER1CONTROL_TIMERPRE_3_Val << DUALTIMER_TIMER1CONTROL_TIMERPRE_Pos)
#define DUALTIMER_TIMER1CONTROL_RESERVED4_Pos 4
#define DUALTIMER_TIMER1CONTROL_RESERVED4_Msk (0x1u << DUALTIMER_TIMER1CONTROL_RESERVED4_Pos)
#define DUALTIMER_TIMER1CONTROL_RESERVED4 DUALTIMER_TIMER1CONTROL_RESERVED4_Msk
#define DUALTIMER_TIMER1CONTROL_INTERRUPT_ENABLE_Pos 5
#define DUALTIMER_TIMER1CONTROL_INTERRUPT_ENABLE_Msk (0x1u << DUALTIMER_TIMER1CONTROL_INTERRUPT_ENABLE_Pos)
#define DUALTIMER_TIMER1CONTROL_INTERRUPT_ENABLE DUALTIMER_TIMER1CONTROL_INTERRUPT_ENABLE_Msk
#define DUALTIMER_TIMER1CONTROL_TIMER_MODE_Pos 6
#define DUALTIMER_TIMER1CONTROL_TIMER_MODE_Msk (0x1u << DUALTIMER_TIMER1CONTROL_TIMER_MODE_Pos)
#define DUALTIMER_TIMER1CONTROL_TIMER_MODE DUALTIMER_TIMER1CONTROL_TIMER_MODE_Msk
#define DUALTIMER_TIMER1CONTROL_TIMER_MODE_0_Val 0x0u
#define DUALTIMER_TIMER1CONTROL_TIMER_MODE_1_Val 0x1u
#define DUALTIMER_TIMER1CONTROL_TIMER_MODE_0 (DUALTIMER_TIMER1CONTROL_TIMER_MODE_0_Val << DUALTIMER_TIMER1CONTROL_TIMER_MODE_Pos)
#define DUALTIMER_TIMER1CONTROL_TIMER_MODE_1 (DUALTIMER_TIMER1CONTROL_TIMER_MODE_1_Val << DUALTIMER_TIMER1CONTROL_TIMER_MODE_Pos)
#define DUALTIMER_TIMER1CONTROL_TIMER_ENABLE_Pos 7
#define DUALTIMER_TIMER1CONTROL_TIMER_ENABLE_Msk (0x1u << DUALTIMER_TIMER1CONTROL_TIMER_ENABLE_Pos)
#define DUALTIMER_TIMER1CONTROL_TIMER_ENABLE DUALTIMER_TIMER1CONTROL_TIMER_ENABLE_Msk
#define DUALTIMER_TIMER1CONTROL_MASK 0xFFu
#define DUALTIMER_TIMER1CONTROL_Msk 0xFFu



typedef union {
  struct {
    uint8_t TIMER1INTCLR:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMER1INTCLR_Type;


#define DUALTIMER_TIMER1INTCLR_OFFSET 0x0C
#define DUALTIMER_TIMER1INTCLR_RESETVALUE 0x00u

#define DUALTIMER_TIMER1INTCLR_TIMER1INTCLR_Pos 0
#define DUALTIMER_TIMER1INTCLR_TIMER1INTCLR_Msk (0x1u << DUALTIMER_TIMER1INTCLR_TIMER1INTCLR_Pos)
#define DUALTIMER_TIMER1INTCLR_TIMER1INTCLR DUALTIMER_TIMER1INTCLR_TIMER1INTCLR_Msk
#define DUALTIMER_TIMER1INTCLR_MASK 0x01u
#define DUALTIMER_TIMER1INTCLR_Msk 0x01u



typedef union {
  struct {
    uint8_t TIMER1RIS:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMER1RIS_Type;


#define DUALTIMER_TIMER1RIS_OFFSET 0x10
#define DUALTIMER_TIMER1RIS_RESETVALUE 0x00u

#define DUALTIMER_TIMER1RIS_TIMER1RIS_Pos 0
#define DUALTIMER_TIMER1RIS_TIMER1RIS_Msk (0x1u << DUALTIMER_TIMER1RIS_TIMER1RIS_Pos)
#define DUALTIMER_TIMER1RIS_TIMER1RIS DUALTIMER_TIMER1RIS_TIMER1RIS_Msk
#define DUALTIMER_TIMER1RIS_MASK 0x01u
#define DUALTIMER_TIMER1RIS_Msk 0x01u



typedef union {
  struct {
    uint8_t TIMER1MIS:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMER1MIS_Type;


#define DUALTIMER_TIMER1MIS_OFFSET 0x14
#define DUALTIMER_TIMER1MIS_RESETVALUE 0x00u

#define DUALTIMER_TIMER1MIS_TIMER1MIS_Pos 0
#define DUALTIMER_TIMER1MIS_TIMER1MIS_Msk (0x1u << DUALTIMER_TIMER1MIS_TIMER1MIS_Pos)
#define DUALTIMER_TIMER1MIS_TIMER1MIS DUALTIMER_TIMER1MIS_TIMER1MIS_Msk
#define DUALTIMER_TIMER1MIS_MASK 0x01u
#define DUALTIMER_TIMER1MIS_Msk 0x01u



typedef union {
  struct {
    uint32_t TIMER1BGLOAD:32;
  } bit;
  uint32_t reg;
} DUALTIMER_TIMER1BGLOAD_Type;


#define DUALTIMER_TIMER1BGLOAD_OFFSET 0x18
#define DUALTIMER_TIMER1BGLOAD_RESETVALUE 0x00u

#define DUALTIMER_TIMER1BGLOAD_TIMER1BGLOAD_Pos 0
#define DUALTIMER_TIMER1BGLOAD_TIMER1BGLOAD_Msk (0xFFFFFFFFu << DUALTIMER_TIMER1BGLOAD_TIMER1BGLOAD_Pos)
#define DUALTIMER_TIMER1BGLOAD_TIMER1BGLOAD(value) (DUALTIMER_TIMER1BGLOAD_TIMER1BGLOAD_Msk & ((value) << DUALTIMER_TIMER1BGLOAD_TIMER1BGLOAD_Pos))
#define DUALTIMER_TIMER1BGLOAD_MASK 0xFFFFFFFFu
#define DUALTIMER_TIMER1BGLOAD_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t TIMER2LOAD:32;
  } bit;
  uint32_t reg;
} DUALTIMER_TIMER2LOAD_Type;


#define DUALTIMER_TIMER2LOAD_OFFSET 0x20
#define DUALTIMER_TIMER2LOAD_RESETVALUE 0x00u

#define DUALTIMER_TIMER2LOAD_TIMER2LOAD_Pos 0
#define DUALTIMER_TIMER2LOAD_TIMER2LOAD_Msk (0xFFFFFFFFu << DUALTIMER_TIMER2LOAD_TIMER2LOAD_Pos)
#define DUALTIMER_TIMER2LOAD_TIMER2LOAD(value) (DUALTIMER_TIMER2LOAD_TIMER2LOAD_Msk & ((value) << DUALTIMER_TIMER2LOAD_TIMER2LOAD_Pos))
#define DUALTIMER_TIMER2LOAD_MASK 0xFFFFFFFFu
#define DUALTIMER_TIMER2LOAD_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t TIMER2VALUE:32;
  } bit;
  uint32_t reg;
} DUALTIMER_TIMER2VALUE_Type;


#define DUALTIMER_TIMER2VALUE_OFFSET 0x24
#define DUALTIMER_TIMER2VALUE_RESETVALUE 0xFFFFFFFFu

#define DUALTIMER_TIMER2VALUE_TIMER2VALUE_Pos 0
#define DUALTIMER_TIMER2VALUE_TIMER2VALUE_Msk (0xFFFFFFFFu << DUALTIMER_TIMER2VALUE_TIMER2VALUE_Pos)
#define DUALTIMER_TIMER2VALUE_TIMER2VALUE(value) (DUALTIMER_TIMER2VALUE_TIMER2VALUE_Msk & ((value) << DUALTIMER_TIMER2VALUE_TIMER2VALUE_Pos))
#define DUALTIMER_TIMER2VALUE_MASK 0xFFFFFFFFu
#define DUALTIMER_TIMER2VALUE_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint8_t ONE_SHOT_COUNT:1;
    uint8_t TIMER_SIZE:1;
    uint8_t TIMERPRE:2;
    uint8_t RESERVED4:1;
    uint8_t INTERRUPT_ENABLE:1;
    uint8_t TIMER_MODE:1;
    uint8_t TIMER_ENABLE:1;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMER2CONTROL_Type;


#define DUALTIMER_TIMER2CONTROL_OFFSET 0x28
#define DUALTIMER_TIMER2CONTROL_RESETVALUE 0x20u

#define DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT_Pos 0
#define DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT_Msk (0x1u << DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT_Pos)
#define DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT_Msk
#define DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT_0_Val 0x0u
#define DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT_1_Val 0x1u
#define DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT_0 (DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT_0_Val << DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT_Pos)
#define DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT_1 (DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT_1_Val << DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT_Pos)
#define DUALTIMER_TIMER2CONTROL_TIMER_SIZE_Pos 1
#define DUALTIMER_TIMER2CONTROL_TIMER_SIZE_Msk (0x1u << DUALTIMER_TIMER2CONTROL_TIMER_SIZE_Pos)
#define DUALTIMER_TIMER2CONTROL_TIMER_SIZE DUALTIMER_TIMER2CONTROL_TIMER_SIZE_Msk
#define DUALTIMER_TIMER2CONTROL_TIMER_SIZE_0_Val 0x0u
#define DUALTIMER_TIMER2CONTROL_TIMER_SIZE_1_Val 0x1u
#define DUALTIMER_TIMER2CONTROL_TIMER_SIZE_0 (DUALTIMER_TIMER2CONTROL_TIMER_SIZE_0_Val << DUALTIMER_TIMER2CONTROL_TIMER_SIZE_Pos)
#define DUALTIMER_TIMER2CONTROL_TIMER_SIZE_1 (DUALTIMER_TIMER2CONTROL_TIMER_SIZE_1_Val << DUALTIMER_TIMER2CONTROL_TIMER_SIZE_Pos)
#define DUALTIMER_TIMER2CONTROL_TIMERPRE_Pos 2
#define DUALTIMER_TIMER2CONTROL_TIMERPRE_Msk (0x3u << DUALTIMER_TIMER2CONTROL_TIMERPRE_Pos)
#define DUALTIMER_TIMER2CONTROL_TIMERPRE(value) (DUALTIMER_TIMER2CONTROL_TIMERPRE_Msk & ((value) << DUALTIMER_TIMER2CONTROL_TIMERPRE_Pos))
#define DUALTIMER_TIMER2CONTROL_TIMERPRE_0_Val 0x0u
#define DUALTIMER_TIMER2CONTROL_TIMERPRE_1_Val 0x1u
#define DUALTIMER_TIMER2CONTROL_TIMERPRE_2_Val 0x2u
#define DUALTIMER_TIMER2CONTROL_TIMERPRE_3_Val 0x3u
#define DUALTIMER_TIMER2CONTROL_TIMERPRE_0 (DUALTIMER_TIMER2CONTROL_TIMERPRE_0_Val << DUALTIMER_TIMER2CONTROL_TIMERPRE_Pos)
#define DUALTIMER_TIMER2CONTROL_TIMERPRE_1 (DUALTIMER_TIMER2CONTROL_TIMERPRE_1_Val << DUALTIMER_TIMER2CONTROL_TIMERPRE_Pos)
#define DUALTIMER_TIMER2CONTROL_TIMERPRE_2 (DUALTIMER_TIMER2CONTROL_TIMERPRE_2_Val << DUALTIMER_TIMER2CONTROL_TIMERPRE_Pos)
#define DUALTIMER_TIMER2CONTROL_TIMERPRE_3 (DUALTIMER_TIMER2CONTROL_TIMERPRE_3_Val << DUALTIMER_TIMER2CONTROL_TIMERPRE_Pos)
#define DUALTIMER_TIMER2CONTROL_RESERVED4_Pos 4
#define DUALTIMER_TIMER2CONTROL_RESERVED4_Msk (0x1u << DUALTIMER_TIMER2CONTROL_RESERVED4_Pos)
#define DUALTIMER_TIMER2CONTROL_RESERVED4 DUALTIMER_TIMER2CONTROL_RESERVED4_Msk
#define DUALTIMER_TIMER2CONTROL_INTERRUPT_ENABLE_Pos 5
#define DUALTIMER_TIMER2CONTROL_INTERRUPT_ENABLE_Msk (0x1u << DUALTIMER_TIMER2CONTROL_INTERRUPT_ENABLE_Pos)
#define DUALTIMER_TIMER2CONTROL_INTERRUPT_ENABLE DUALTIMER_TIMER2CONTROL_INTERRUPT_ENABLE_Msk
#define DUALTIMER_TIMER2CONTROL_TIMER_MODE_Pos 6
#define DUALTIMER_TIMER2CONTROL_TIMER_MODE_Msk (0x1u << DUALTIMER_TIMER2CONTROL_TIMER_MODE_Pos)
#define DUALTIMER_TIMER2CONTROL_TIMER_MODE DUALTIMER_TIMER2CONTROL_TIMER_MODE_Msk
#define DUALTIMER_TIMER2CONTROL_TIMER_MODE_0_Val 0x0u
#define DUALTIMER_TIMER2CONTROL_TIMER_MODE_1_Val 0x1u
#define DUALTIMER_TIMER2CONTROL_TIMER_MODE_0 (DUALTIMER_TIMER2CONTROL_TIMER_MODE_0_Val << DUALTIMER_TIMER2CONTROL_TIMER_MODE_Pos)
#define DUALTIMER_TIMER2CONTROL_TIMER_MODE_1 (DUALTIMER_TIMER2CONTROL_TIMER_MODE_1_Val << DUALTIMER_TIMER2CONTROL_TIMER_MODE_Pos)
#define DUALTIMER_TIMER2CONTROL_TIMER_ENABLE_Pos 7
#define DUALTIMER_TIMER2CONTROL_TIMER_ENABLE_Msk (0x1u << DUALTIMER_TIMER2CONTROL_TIMER_ENABLE_Pos)
#define DUALTIMER_TIMER2CONTROL_TIMER_ENABLE DUALTIMER_TIMER2CONTROL_TIMER_ENABLE_Msk
#define DUALTIMER_TIMER2CONTROL_MASK 0xFFu
#define DUALTIMER_TIMER2CONTROL_Msk 0xFFu



typedef union {
  struct {
    uint8_t TIMER2INTCLR:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMER2INTCLR_Type;


#define DUALTIMER_TIMER2INTCLR_OFFSET 0x2C
#define DUALTIMER_TIMER2INTCLR_RESETVALUE 0x00u

#define DUALTIMER_TIMER2INTCLR_TIMER2INTCLR_Pos 0
#define DUALTIMER_TIMER2INTCLR_TIMER2INTCLR_Msk (0x1u << DUALTIMER_TIMER2INTCLR_TIMER2INTCLR_Pos)
#define DUALTIMER_TIMER2INTCLR_TIMER2INTCLR DUALTIMER_TIMER2INTCLR_TIMER2INTCLR_Msk
#define DUALTIMER_TIMER2INTCLR_MASK 0x01u
#define DUALTIMER_TIMER2INTCLR_Msk 0x01u



typedef union {
  struct {
    uint8_t TIMER2RIS:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMER2RIS_Type;


#define DUALTIMER_TIMER2RIS_OFFSET 0x30
#define DUALTIMER_TIMER2RIS_RESETVALUE 0x00u

#define DUALTIMER_TIMER2RIS_TIMER2RIS_Pos 0
#define DUALTIMER_TIMER2RIS_TIMER2RIS_Msk (0x1u << DUALTIMER_TIMER2RIS_TIMER2RIS_Pos)
#define DUALTIMER_TIMER2RIS_TIMER2RIS DUALTIMER_TIMER2RIS_TIMER2RIS_Msk
#define DUALTIMER_TIMER2RIS_MASK 0x01u
#define DUALTIMER_TIMER2RIS_Msk 0x01u



typedef union {
  struct {
    uint8_t TIMER2MIS:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMER2MIS_Type;


#define DUALTIMER_TIMER2MIS_OFFSET 0x34
#define DUALTIMER_TIMER2MIS_RESETVALUE 0x00u

#define DUALTIMER_TIMER2MIS_TIMER2MIS_Pos 0
#define DUALTIMER_TIMER2MIS_TIMER2MIS_Msk (0x1u << DUALTIMER_TIMER2MIS_TIMER2MIS_Pos)
#define DUALTIMER_TIMER2MIS_TIMER2MIS DUALTIMER_TIMER2MIS_TIMER2MIS_Msk
#define DUALTIMER_TIMER2MIS_MASK 0x01u
#define DUALTIMER_TIMER2MIS_Msk 0x01u



typedef union {
  struct {
    uint32_t TIMER2BGLOAD:32;
  } bit;
  uint32_t reg;
} DUALTIMER_TIMER2BGLOAD_Type;


#define DUALTIMER_TIMER2BGLOAD_OFFSET 0x38
#define DUALTIMER_TIMER2BGLOAD_RESETVALUE 0x00u

#define DUALTIMER_TIMER2BGLOAD_TIMER2BGLOAD_Pos 0
#define DUALTIMER_TIMER2BGLOAD_TIMER2BGLOAD_Msk (0xFFFFFFFFu << DUALTIMER_TIMER2BGLOAD_TIMER2BGLOAD_Pos)
#define DUALTIMER_TIMER2BGLOAD_TIMER2BGLOAD(value) (DUALTIMER_TIMER2BGLOAD_TIMER2BGLOAD_Msk & ((value) << DUALTIMER_TIMER2BGLOAD_TIMER2BGLOAD_Pos))
#define DUALTIMER_TIMER2BGLOAD_MASK 0xFFFFFFFFu
#define DUALTIMER_TIMER2BGLOAD_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint8_t TIMERITCR:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMERITCR_Type;


#define DUALTIMER_TIMERITCR_OFFSET 0xF00
#define DUALTIMER_TIMERITCR_RESETVALUE 0x00u

#define DUALTIMER_TIMERITCR_TIMERITCR_Pos 0
#define DUALTIMER_TIMERITCR_TIMERITCR_Msk (0x1u << DUALTIMER_TIMERITCR_TIMERITCR_Pos)
#define DUALTIMER_TIMERITCR_TIMERITCR DUALTIMER_TIMERITCR_TIMERITCR_Msk
#define DUALTIMER_TIMERITCR_MASK 0x01u
#define DUALTIMER_TIMERITCR_Msk 0x01u



typedef union {
  struct {
    uint8_t INT_TEST_TIMINT1_VALUE:1;
    uint8_t INT_TEST_TIMING2_VALUE:1;
    uint8_t :6;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMERITOP_Type;


#define DUALTIMER_TIMERITOP_OFFSET 0xF04
#define DUALTIMER_TIMERITOP_RESETVALUE 0x00u

#define DUALTIMER_TIMERITOP_INT_TEST_TIMINT1_VALUE_Pos 0
#define DUALTIMER_TIMERITOP_INT_TEST_TIMINT1_VALUE_Msk (0x1u << DUALTIMER_TIMERITOP_INT_TEST_TIMINT1_VALUE_Pos)
#define DUALTIMER_TIMERITOP_INT_TEST_TIMINT1_VALUE DUALTIMER_TIMERITOP_INT_TEST_TIMINT1_VALUE_Msk
#define DUALTIMER_TIMERITOP_INT_TEST_TIMING2_VALUE_Pos 1
#define DUALTIMER_TIMERITOP_INT_TEST_TIMING2_VALUE_Msk (0x1u << DUALTIMER_TIMERITOP_INT_TEST_TIMING2_VALUE_Pos)
#define DUALTIMER_TIMERITOP_INT_TEST_TIMING2_VALUE DUALTIMER_TIMERITOP_INT_TEST_TIMING2_VALUE_Msk
#define DUALTIMER_TIMERITOP_MASK 0x03u
#define DUALTIMER_TIMERITOP_Msk 0x03u



typedef union {
  struct {
    uint8_t JEP106_C_CODE:4;
    uint8_t BLOCK_COUNT:4;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMERPERIPHID4_Type;


#define DUALTIMER_TIMERPERIPHID4_OFFSET 0xFD0
#define DUALTIMER_TIMERPERIPHID4_RESETVALUE 0x04u

#define DUALTIMER_TIMERPERIPHID4_JEP106_C_CODE_Pos 0
#define DUALTIMER_TIMERPERIPHID4_JEP106_C_CODE_Msk (0xFu << DUALTIMER_TIMERPERIPHID4_JEP106_C_CODE_Pos)
#define DUALTIMER_TIMERPERIPHID4_JEP106_C_CODE(value) (DUALTIMER_TIMERPERIPHID4_JEP106_C_CODE_Msk & ((value) << DUALTIMER_TIMERPERIPHID4_JEP106_C_CODE_Pos))
#define DUALTIMER_TIMERPERIPHID4_BLOCK_COUNT_Pos 4
#define DUALTIMER_TIMERPERIPHID4_BLOCK_COUNT_Msk (0xFu << DUALTIMER_TIMERPERIPHID4_BLOCK_COUNT_Pos)
#define DUALTIMER_TIMERPERIPHID4_BLOCK_COUNT(value) (DUALTIMER_TIMERPERIPHID4_BLOCK_COUNT_Msk & ((value) << DUALTIMER_TIMERPERIPHID4_BLOCK_COUNT_Pos))
#define DUALTIMER_TIMERPERIPHID4_MASK 0xFFu
#define DUALTIMER_TIMERPERIPHID4_Msk 0xFFu



typedef union {
  struct {
    uint8_t TIMERPERIPHID5:8;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMERPERIPHID5_Type;


#define DUALTIMER_TIMERPERIPHID5_OFFSET 0xFD4
#define DUALTIMER_TIMERPERIPHID5_RESETVALUE 0x00u

#define DUALTIMER_TIMERPERIPHID5_TIMERPERIPHID5_Pos 0
#define DUALTIMER_TIMERPERIPHID5_TIMERPERIPHID5_Msk (0xFFu << DUALTIMER_TIMERPERIPHID5_TIMERPERIPHID5_Pos)
#define DUALTIMER_TIMERPERIPHID5_TIMERPERIPHID5(value) (DUALTIMER_TIMERPERIPHID5_TIMERPERIPHID5_Msk & ((value) << DUALTIMER_TIMERPERIPHID5_TIMERPERIPHID5_Pos))
#define DUALTIMER_TIMERPERIPHID5_MASK 0xFFu
#define DUALTIMER_TIMERPERIPHID5_Msk 0xFFu



typedef union {
  struct {
    uint8_t TIMERPERIPHID6:8;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMERPERIPHID6_Type;


#define DUALTIMER_TIMERPERIPHID6_OFFSET 0xFD8
#define DUALTIMER_TIMERPERIPHID6_RESETVALUE 0x00u

#define DUALTIMER_TIMERPERIPHID6_TIMERPERIPHID6_Pos 0
#define DUALTIMER_TIMERPERIPHID6_TIMERPERIPHID6_Msk (0xFFu << DUALTIMER_TIMERPERIPHID6_TIMERPERIPHID6_Pos)
#define DUALTIMER_TIMERPERIPHID6_TIMERPERIPHID6(value) (DUALTIMER_TIMERPERIPHID6_TIMERPERIPHID6_Msk & ((value) << DUALTIMER_TIMERPERIPHID6_TIMERPERIPHID6_Pos))
#define DUALTIMER_TIMERPERIPHID6_MASK 0xFFu
#define DUALTIMER_TIMERPERIPHID6_Msk 0xFFu



typedef union {
  struct {
    uint8_t TIMERPERIPHID7:8;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMERPERIPHID7_Type;


#define DUALTIMER_TIMERPERIPHID7_OFFSET 0xFDC
#define DUALTIMER_TIMERPERIPHID7_RESETVALUE 0x00u

#define DUALTIMER_TIMERPERIPHID7_TIMERPERIPHID7_Pos 0
#define DUALTIMER_TIMERPERIPHID7_TIMERPERIPHID7_Msk (0xFFu << DUALTIMER_TIMERPERIPHID7_TIMERPERIPHID7_Pos)
#define DUALTIMER_TIMERPERIPHID7_TIMERPERIPHID7(value) (DUALTIMER_TIMERPERIPHID7_TIMERPERIPHID7_Msk & ((value) << DUALTIMER_TIMERPERIPHID7_TIMERPERIPHID7_Pos))
#define DUALTIMER_TIMERPERIPHID7_MASK 0xFFu
#define DUALTIMER_TIMERPERIPHID7_Msk 0xFFu



typedef union {
  struct {
    uint8_t PART_NUMBER:8;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMERPERIPHID0_Type;


#define DUALTIMER_TIMERPERIPHID0_OFFSET 0xFE0
#define DUALTIMER_TIMERPERIPHID0_RESETVALUE 0x23u

#define DUALTIMER_TIMERPERIPHID0_PART_NUMBER_Pos 0
#define DUALTIMER_TIMERPERIPHID0_PART_NUMBER_Msk (0xFFu << DUALTIMER_TIMERPERIPHID0_PART_NUMBER_Pos)
#define DUALTIMER_TIMERPERIPHID0_PART_NUMBER(value) (DUALTIMER_TIMERPERIPHID0_PART_NUMBER_Msk & ((value) << DUALTIMER_TIMERPERIPHID0_PART_NUMBER_Pos))
#define DUALTIMER_TIMERPERIPHID0_MASK 0xFFu
#define DUALTIMER_TIMERPERIPHID0_Msk 0xFFu



typedef union {
  struct {
    uint8_t PART_NUMBER:4;
    uint8_t JEP106_ID_3_0:4;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMERPERIPHID1_Type;


#define DUALTIMER_TIMERPERIPHID1_OFFSET 0xFE4
#define DUALTIMER_TIMERPERIPHID1_RESETVALUE 0xB8u

#define DUALTIMER_TIMERPERIPHID1_PART_NUMBER_Pos 0
#define DUALTIMER_TIMERPERIPHID1_PART_NUMBER_Msk (0xFu << DUALTIMER_TIMERPERIPHID1_PART_NUMBER_Pos)
#define DUALTIMER_TIMERPERIPHID1_PART_NUMBER(value) (DUALTIMER_TIMERPERIPHID1_PART_NUMBER_Msk & ((value) << DUALTIMER_TIMERPERIPHID1_PART_NUMBER_Pos))
#define DUALTIMER_TIMERPERIPHID1_JEP106_ID_3_0_Pos 4
#define DUALTIMER_TIMERPERIPHID1_JEP106_ID_3_0_Msk (0xFu << DUALTIMER_TIMERPERIPHID1_JEP106_ID_3_0_Pos)
#define DUALTIMER_TIMERPERIPHID1_JEP106_ID_3_0(value) (DUALTIMER_TIMERPERIPHID1_JEP106_ID_3_0_Msk & ((value) << DUALTIMER_TIMERPERIPHID1_JEP106_ID_3_0_Pos))
#define DUALTIMER_TIMERPERIPHID1_MASK 0xFFu
#define DUALTIMER_TIMERPERIPHID1_Msk 0xFFu



typedef union {
  struct {
    uint8_t JEP106_ID_6_4:3;
    uint8_t JEDEC_USED:1;
    uint8_t REVISION:4;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMERPERIPHID2_Type;


#define DUALTIMER_TIMERPERIPHID2_OFFSET 0xFE8
#define DUALTIMER_TIMERPERIPHID2_RESETVALUE 0x1Bu

#define DUALTIMER_TIMERPERIPHID2_JEP106_ID_6_4_Pos 0
#define DUALTIMER_TIMERPERIPHID2_JEP106_ID_6_4_Msk (0x7u << DUALTIMER_TIMERPERIPHID2_JEP106_ID_6_4_Pos)
#define DUALTIMER_TIMERPERIPHID2_JEP106_ID_6_4(value) (DUALTIMER_TIMERPERIPHID2_JEP106_ID_6_4_Msk & ((value) << DUALTIMER_TIMERPERIPHID2_JEP106_ID_6_4_Pos))
#define DUALTIMER_TIMERPERIPHID2_JEDEC_USED_Pos 3
#define DUALTIMER_TIMERPERIPHID2_JEDEC_USED_Msk (0x1u << DUALTIMER_TIMERPERIPHID2_JEDEC_USED_Pos)
#define DUALTIMER_TIMERPERIPHID2_JEDEC_USED DUALTIMER_TIMERPERIPHID2_JEDEC_USED_Msk
#define DUALTIMER_TIMERPERIPHID2_REVISION_Pos 4
#define DUALTIMER_TIMERPERIPHID2_REVISION_Msk (0xFu << DUALTIMER_TIMERPERIPHID2_REVISION_Pos)
#define DUALTIMER_TIMERPERIPHID2_REVISION(value) (DUALTIMER_TIMERPERIPHID2_REVISION_Msk & ((value) << DUALTIMER_TIMERPERIPHID2_REVISION_Pos))
#define DUALTIMER_TIMERPERIPHID2_MASK 0xFFu
#define DUALTIMER_TIMERPERIPHID2_Msk 0xFFu



typedef union {
  struct {
    uint8_t CUSTOMER_MOD_NUMBER:4;
    uint8_t ECO_REV_NUMBER:4;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMERPERIPHID3_Type;


#define DUALTIMER_TIMERPERIPHID3_OFFSET 0xFEC
#define DUALTIMER_TIMERPERIPHID3_RESETVALUE 0x00u

#define DUALTIMER_TIMERPERIPHID3_CUSTOMER_MOD_NUMBER_Pos 0
#define DUALTIMER_TIMERPERIPHID3_CUSTOMER_MOD_NUMBER_Msk (0xFu << DUALTIMER_TIMERPERIPHID3_CUSTOMER_MOD_NUMBER_Pos)
#define DUALTIMER_TIMERPERIPHID3_CUSTOMER_MOD_NUMBER(value) (DUALTIMER_TIMERPERIPHID3_CUSTOMER_MOD_NUMBER_Msk & ((value) << DUALTIMER_TIMERPERIPHID3_CUSTOMER_MOD_NUMBER_Pos))
#define DUALTIMER_TIMERPERIPHID3_ECO_REV_NUMBER_Pos 4
#define DUALTIMER_TIMERPERIPHID3_ECO_REV_NUMBER_Msk (0xFu << DUALTIMER_TIMERPERIPHID3_ECO_REV_NUMBER_Pos)
#define DUALTIMER_TIMERPERIPHID3_ECO_REV_NUMBER(value) (DUALTIMER_TIMERPERIPHID3_ECO_REV_NUMBER_Msk & ((value) << DUALTIMER_TIMERPERIPHID3_ECO_REV_NUMBER_Pos))
#define DUALTIMER_TIMERPERIPHID3_MASK 0xFFu
#define DUALTIMER_TIMERPERIPHID3_Msk 0xFFu



typedef union {
  struct {
    uint8_t TIMERPCELLID0:8;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMERPCELLID0_Type;


#define DUALTIMER_TIMERPCELLID0_OFFSET 0xFF0
#define DUALTIMER_TIMERPCELLID0_RESETVALUE 0x0Du

#define DUALTIMER_TIMERPCELLID0_TIMERPCELLID0_Pos 0
#define DUALTIMER_TIMERPCELLID0_TIMERPCELLID0_Msk (0xFFu << DUALTIMER_TIMERPCELLID0_TIMERPCELLID0_Pos)
#define DUALTIMER_TIMERPCELLID0_TIMERPCELLID0(value) (DUALTIMER_TIMERPCELLID0_TIMERPCELLID0_Msk & ((value) << DUALTIMER_TIMERPCELLID0_TIMERPCELLID0_Pos))
#define DUALTIMER_TIMERPCELLID0_MASK 0xFFu
#define DUALTIMER_TIMERPCELLID0_Msk 0xFFu



typedef union {
  struct {
    uint8_t TIMERPCELLID1:8;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMERPCELLID1_Type;


#define DUALTIMER_TIMERPCELLID1_OFFSET 0xFF4
#define DUALTIMER_TIMERPCELLID1_RESETVALUE 0xF0u

#define DUALTIMER_TIMERPCELLID1_TIMERPCELLID1_Pos 0
#define DUALTIMER_TIMERPCELLID1_TIMERPCELLID1_Msk (0xFFu << DUALTIMER_TIMERPCELLID1_TIMERPCELLID1_Pos)
#define DUALTIMER_TIMERPCELLID1_TIMERPCELLID1(value) (DUALTIMER_TIMERPCELLID1_TIMERPCELLID1_Msk & ((value) << DUALTIMER_TIMERPCELLID1_TIMERPCELLID1_Pos))
#define DUALTIMER_TIMERPCELLID1_MASK 0xFFu
#define DUALTIMER_TIMERPCELLID1_Msk 0xFFu



typedef union {
  struct {
    uint8_t TIMERPCELLID2:8;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMERPCELLID2_Type;


#define DUALTIMER_TIMERPCELLID2_OFFSET 0xFF8
#define DUALTIMER_TIMERPCELLID2_RESETVALUE 0x05u

#define DUALTIMER_TIMERPCELLID2_TIMERPCELLID2_Pos 0
#define DUALTIMER_TIMERPCELLID2_TIMERPCELLID2_Msk (0xFFu << DUALTIMER_TIMERPCELLID2_TIMERPCELLID2_Pos)
#define DUALTIMER_TIMERPCELLID2_TIMERPCELLID2(value) (DUALTIMER_TIMERPCELLID2_TIMERPCELLID2_Msk & ((value) << DUALTIMER_TIMERPCELLID2_TIMERPCELLID2_Pos))
#define DUALTIMER_TIMERPCELLID2_MASK 0xFFu
#define DUALTIMER_TIMERPCELLID2_Msk 0xFFu



typedef union {
  struct {
    uint8_t TIMERPCELLID3:8;
  } bit;
  uint8_t reg;
} DUALTIMER_TIMERPCELLID3_Type;


#define DUALTIMER_TIMERPCELLID3_OFFSET 0xFFC
#define DUALTIMER_TIMERPCELLID3_RESETVALUE 0xB1u

#define DUALTIMER_TIMERPCELLID3_TIMERPCELLID3_Pos 0
#define DUALTIMER_TIMERPCELLID3_TIMERPCELLID3_Msk (0xFFu << DUALTIMER_TIMERPCELLID3_TIMERPCELLID3_Pos)
#define DUALTIMER_TIMERPCELLID3_TIMERPCELLID3(value) (DUALTIMER_TIMERPCELLID3_TIMERPCELLID3_Msk & ((value) << DUALTIMER_TIMERPCELLID3_TIMERPCELLID3_Pos))
#define DUALTIMER_TIMERPCELLID3_MASK 0xFFu
#define DUALTIMER_TIMERPCELLID3_Msk 0xFFu
# 772 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/dualtimer.h"
typedef struct {
  volatile DUALTIMER_TIMER1LOAD_Type TIMER1LOAD;
  volatile const DUALTIMER_TIMER1VALUE_Type TIMER1VALUE;
  volatile DUALTIMER_TIMER1CONTROL_Type TIMER1CONTROL;
       RoReg8 Reserved1[0x3];
  volatile DUALTIMER_TIMER1INTCLR_Type TIMER1INTCLR;
       RoReg8 Reserved2[0x3];
  volatile const DUALTIMER_TIMER1RIS_Type TIMER1RIS;
       RoReg8 Reserved3[0x3];
  volatile const DUALTIMER_TIMER1MIS_Type TIMER1MIS;
       RoReg8 Reserved4[0x3];
  volatile DUALTIMER_TIMER1BGLOAD_Type TIMER1BGLOAD;
       RoReg8 Reserved5[0x4];
  volatile DUALTIMER_TIMER2LOAD_Type TIMER2LOAD;
  volatile const DUALTIMER_TIMER2VALUE_Type TIMER2VALUE;
  volatile DUALTIMER_TIMER2CONTROL_Type TIMER2CONTROL;
       RoReg8 Reserved6[0x3];
  volatile DUALTIMER_TIMER2INTCLR_Type TIMER2INTCLR;
       RoReg8 Reserved7[0x3];
  volatile const DUALTIMER_TIMER2RIS_Type TIMER2RIS;
       RoReg8 Reserved8[0x3];
  volatile const DUALTIMER_TIMER2MIS_Type TIMER2MIS;
       RoReg8 Reserved9[0x3];
  volatile DUALTIMER_TIMER2BGLOAD_Type TIMER2BGLOAD;
       RoReg8 Reserved10[0xEC4];
  volatile DUALTIMER_TIMERITCR_Type TIMERITCR;
       RoReg8 Reserved11[0x3];
  volatile DUALTIMER_TIMERITOP_Type TIMERITOP;
       RoReg8 Reserved12[0xCB];
  volatile const DUALTIMER_TIMERPERIPHID4_Type TIMERPERIPHID4;
       RoReg8 Reserved13[0x3];
  volatile const DUALTIMER_TIMERPERIPHID5_Type TIMERPERIPHID5;
       RoReg8 Reserved14[0x3];
  volatile const DUALTIMER_TIMERPERIPHID6_Type TIMERPERIPHID6;
       RoReg8 Reserved15[0x3];
  volatile const DUALTIMER_TIMERPERIPHID7_Type TIMERPERIPHID7;
       RoReg8 Reserved16[0x3];
  volatile const DUALTIMER_TIMERPERIPHID0_Type TIMERPERIPHID0;
       RoReg8 Reserved17[0x3];
  volatile const DUALTIMER_TIMERPERIPHID1_Type TIMERPERIPHID1;
       RoReg8 Reserved18[0x3];
  volatile const DUALTIMER_TIMERPERIPHID2_Type TIMERPERIPHID2;
       RoReg8 Reserved19[0x3];
  volatile const DUALTIMER_TIMERPERIPHID3_Type TIMERPERIPHID3;
       RoReg8 Reserved20[0x3];
  volatile const DUALTIMER_TIMERPCELLID0_Type TIMERPCELLID0;
       RoReg8 Reserved21[0x3];
  volatile const DUALTIMER_TIMERPCELLID1_Type TIMERPCELLID1;
       RoReg8 Reserved22[0x3];
  volatile const DUALTIMER_TIMERPCELLID2_Type TIMERPCELLID2;
       RoReg8 Reserved23[0x3];
  volatile const DUALTIMER_TIMERPCELLID3_Type TIMERPCELLID3;
} Dualtimer;
# 250 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/prov_dma_ctrl.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/prov_dma_ctrl.h"
#define _SAMB11_PROV_DMA_CTRL_COMPONENT_ 
# 58 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/prov_dma_ctrl.h"
#define PROV_DMA_CTRL_PDC1234 
#define REV_PROV_DMA_CTRL 0x100



typedef union {
  struct {
    uint32_t RD_START_ADDR:32;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH0_CMD_REG0_Type;


#define PROV_DMA_CTRL_CH0_CMD_REG0_OFFSET 0x00
#define PROV_DMA_CTRL_CH0_CMD_REG0_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH0_CMD_REG0_RD_START_ADDR_Pos 0
#define PROV_DMA_CTRL_CH0_CMD_REG0_RD_START_ADDR_Msk (0xFFFFFFFFu << PROV_DMA_CTRL_CH0_CMD_REG0_RD_START_ADDR_Pos)
#define PROV_DMA_CTRL_CH0_CMD_REG0_RD_START_ADDR(value) (PROV_DMA_CTRL_CH0_CMD_REG0_RD_START_ADDR_Msk & ((value) << PROV_DMA_CTRL_CH0_CMD_REG0_RD_START_ADDR_Pos))
#define PROV_DMA_CTRL_CH0_CMD_REG0_MASK 0xFFFFFFFFu
#define PROV_DMA_CTRL_CH0_CMD_REG0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t WR_START_ADDR:32;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH0_CMD_REG1_Type;


#define PROV_DMA_CTRL_CH0_CMD_REG1_OFFSET 0x04
#define PROV_DMA_CTRL_CH0_CMD_REG1_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH0_CMD_REG1_WR_START_ADDR_Pos 0
#define PROV_DMA_CTRL_CH0_CMD_REG1_WR_START_ADDR_Msk (0xFFFFFFFFu << PROV_DMA_CTRL_CH0_CMD_REG1_WR_START_ADDR_Pos)
#define PROV_DMA_CTRL_CH0_CMD_REG1_WR_START_ADDR(value) (PROV_DMA_CTRL_CH0_CMD_REG1_WR_START_ADDR_Msk & ((value) << PROV_DMA_CTRL_CH0_CMD_REG1_WR_START_ADDR_Pos))
#define PROV_DMA_CTRL_CH0_CMD_REG1_MASK 0xFFFFFFFFu
#define PROV_DMA_CTRL_CH0_CMD_REG1_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint16_t BUFFER_SIZE:13;
    uint16_t :3;
  } bit;
  uint16_t reg;
} PROV_DMA_CTRL_CH0_CMD_REG2_Type;


#define PROV_DMA_CTRL_CH0_CMD_REG2_OFFSET 0x08
#define PROV_DMA_CTRL_CH0_CMD_REG2_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH0_CMD_REG2_BUFFER_SIZE_Pos 0
#define PROV_DMA_CTRL_CH0_CMD_REG2_BUFFER_SIZE_Msk (0x1FFFu << PROV_DMA_CTRL_CH0_CMD_REG2_BUFFER_SIZE_Pos)
#define PROV_DMA_CTRL_CH0_CMD_REG2_BUFFER_SIZE(value) (PROV_DMA_CTRL_CH0_CMD_REG2_BUFFER_SIZE_Msk & ((value) << PROV_DMA_CTRL_CH0_CMD_REG2_BUFFER_SIZE_Pos))
#define PROV_DMA_CTRL_CH0_CMD_REG2_MASK 0x1FFFu
#define PROV_DMA_CTRL_CH0_CMD_REG2_Msk 0x1FFFu



typedef union {
  struct {
    uint32_t CMD_SET_INT:1;
    uint32_t CMD_LAST:1;
    uint32_t CMD_NEXT_ADDR:30;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH0_CMD_REG3_Type;


#define PROV_DMA_CTRL_CH0_CMD_REG3_OFFSET 0x0C
#define PROV_DMA_CTRL_CH0_CMD_REG3_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH0_CMD_REG3_CMD_SET_INT_Pos 0
#define PROV_DMA_CTRL_CH0_CMD_REG3_CMD_SET_INT_Msk (0x1u << PROV_DMA_CTRL_CH0_CMD_REG3_CMD_SET_INT_Pos)
#define PROV_DMA_CTRL_CH0_CMD_REG3_CMD_SET_INT PROV_DMA_CTRL_CH0_CMD_REG3_CMD_SET_INT_Msk
#define PROV_DMA_CTRL_CH0_CMD_REG3_CMD_LAST_Pos 1
#define PROV_DMA_CTRL_CH0_CMD_REG3_CMD_LAST_Msk (0x1u << PROV_DMA_CTRL_CH0_CMD_REG3_CMD_LAST_Pos)
#define PROV_DMA_CTRL_CH0_CMD_REG3_CMD_LAST PROV_DMA_CTRL_CH0_CMD_REG3_CMD_LAST_Msk
#define PROV_DMA_CTRL_CH0_CMD_REG3_CMD_NEXT_ADDR_Pos 2
#define PROV_DMA_CTRL_CH0_CMD_REG3_CMD_NEXT_ADDR_Msk (0x3FFFFFFFu << PROV_DMA_CTRL_CH0_CMD_REG3_CMD_NEXT_ADDR_Pos)
#define PROV_DMA_CTRL_CH0_CMD_REG3_CMD_NEXT_ADDR(value) (PROV_DMA_CTRL_CH0_CMD_REG3_CMD_NEXT_ADDR_Msk & ((value) << PROV_DMA_CTRL_CH0_CMD_REG3_CMD_NEXT_ADDR_Pos))
#define PROV_DMA_CTRL_CH0_CMD_REG3_MASK 0xFFFFFFFFu
#define PROV_DMA_CTRL_CH0_CMD_REG3_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t RD_BURST_MAX_SIZE:7;
    uint32_t :9;
    uint32_t RD_TOKENS:6;
    uint32_t :9;
    uint32_t RD_INCR:1;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH0_STATIC_REG0_Type;


#define PROV_DMA_CTRL_CH0_STATIC_REG0_OFFSET 0x10
#define PROV_DMA_CTRL_CH0_STATIC_REG0_RESETVALUE 0x80010000u

#define PROV_DMA_CTRL_CH0_STATIC_REG0_RD_BURST_MAX_SIZE_Pos 0
#define PROV_DMA_CTRL_CH0_STATIC_REG0_RD_BURST_MAX_SIZE_Msk (0x7Fu << PROV_DMA_CTRL_CH0_STATIC_REG0_RD_BURST_MAX_SIZE_Pos)
#define PROV_DMA_CTRL_CH0_STATIC_REG0_RD_BURST_MAX_SIZE(value) (PROV_DMA_CTRL_CH0_STATIC_REG0_RD_BURST_MAX_SIZE_Msk & ((value) << PROV_DMA_CTRL_CH0_STATIC_REG0_RD_BURST_MAX_SIZE_Pos))
#define PROV_DMA_CTRL_CH0_STATIC_REG0_RD_TOKENS_Pos 16
#define PROV_DMA_CTRL_CH0_STATIC_REG0_RD_TOKENS_Msk (0x3Fu << PROV_DMA_CTRL_CH0_STATIC_REG0_RD_TOKENS_Pos)
#define PROV_DMA_CTRL_CH0_STATIC_REG0_RD_TOKENS(value) (PROV_DMA_CTRL_CH0_STATIC_REG0_RD_TOKENS_Msk & ((value) << PROV_DMA_CTRL_CH0_STATIC_REG0_RD_TOKENS_Pos))
#define PROV_DMA_CTRL_CH0_STATIC_REG0_RD_INCR_Pos 31
#define PROV_DMA_CTRL_CH0_STATIC_REG0_RD_INCR_Msk (0x1u << PROV_DMA_CTRL_CH0_STATIC_REG0_RD_INCR_Pos)
#define PROV_DMA_CTRL_CH0_STATIC_REG0_RD_INCR PROV_DMA_CTRL_CH0_STATIC_REG0_RD_INCR_Msk
#define PROV_DMA_CTRL_CH0_STATIC_REG0_MASK 0x803F007Fu
#define PROV_DMA_CTRL_CH0_STATIC_REG0_Msk 0x803F007Fu



typedef union {
  struct {
    uint32_t WR_BURST_MAX_SIZE:7;
    uint32_t :9;
    uint32_t WR_TOKENS:6;
    uint32_t :9;
    uint32_t WR_INCR:1;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH0_STATIC_REG1_Type;


#define PROV_DMA_CTRL_CH0_STATIC_REG1_OFFSET 0x14
#define PROV_DMA_CTRL_CH0_STATIC_REG1_RESETVALUE 0x80010000u

#define PROV_DMA_CTRL_CH0_STATIC_REG1_WR_BURST_MAX_SIZE_Pos 0
#define PROV_DMA_CTRL_CH0_STATIC_REG1_WR_BURST_MAX_SIZE_Msk (0x7Fu << PROV_DMA_CTRL_CH0_STATIC_REG1_WR_BURST_MAX_SIZE_Pos)
#define PROV_DMA_CTRL_CH0_STATIC_REG1_WR_BURST_MAX_SIZE(value) (PROV_DMA_CTRL_CH0_STATIC_REG1_WR_BURST_MAX_SIZE_Msk & ((value) << PROV_DMA_CTRL_CH0_STATIC_REG1_WR_BURST_MAX_SIZE_Pos))
#define PROV_DMA_CTRL_CH0_STATIC_REG1_WR_TOKENS_Pos 16
#define PROV_DMA_CTRL_CH0_STATIC_REG1_WR_TOKENS_Msk (0x3Fu << PROV_DMA_CTRL_CH0_STATIC_REG1_WR_TOKENS_Pos)
#define PROV_DMA_CTRL_CH0_STATIC_REG1_WR_TOKENS(value) (PROV_DMA_CTRL_CH0_STATIC_REG1_WR_TOKENS_Msk & ((value) << PROV_DMA_CTRL_CH0_STATIC_REG1_WR_TOKENS_Pos))
#define PROV_DMA_CTRL_CH0_STATIC_REG1_WR_INCR_Pos 31
#define PROV_DMA_CTRL_CH0_STATIC_REG1_WR_INCR_Msk (0x1u << PROV_DMA_CTRL_CH0_STATIC_REG1_WR_INCR_Pos)
#define PROV_DMA_CTRL_CH0_STATIC_REG1_WR_INCR PROV_DMA_CTRL_CH0_STATIC_REG1_WR_INCR_Msk
#define PROV_DMA_CTRL_CH0_STATIC_REG1_MASK 0x803F007Fu
#define PROV_DMA_CTRL_CH0_STATIC_REG1_Msk 0x803F007Fu



typedef union {
  struct {
    uint32_t :16;
    uint32_t JOINT:1;
    uint32_t :11;
    uint32_t END_SWAP:2;
    uint32_t :2;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH0_STATIC_REG2_Type;


#define PROV_DMA_CTRL_CH0_STATIC_REG2_OFFSET 0x18
#define PROV_DMA_CTRL_CH0_STATIC_REG2_RESETVALUE 0x10000u

#define PROV_DMA_CTRL_CH0_STATIC_REG2_JOINT_Pos 16
#define PROV_DMA_CTRL_CH0_STATIC_REG2_JOINT_Msk (0x1u << PROV_DMA_CTRL_CH0_STATIC_REG2_JOINT_Pos)
#define PROV_DMA_CTRL_CH0_STATIC_REG2_JOINT PROV_DMA_CTRL_CH0_STATIC_REG2_JOINT_Msk
#define PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_Pos 28
#define PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_Msk (0x3u << PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_Pos)
#define PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP(value) (PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_Msk & ((value) << PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_Pos))
#define PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_0_Val 0x0u
#define PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_1_Val 0x1u
#define PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_2_Val 0x2u
#define PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_3_Val 0x3u
#define PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_0 (PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_0_Val << PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_Pos)
#define PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_1 (PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_1_Val << PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_Pos)
#define PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_2 (PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_2_Val << PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_Pos)
#define PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_3 (PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_3_Val << PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP_Pos)
#define PROV_DMA_CTRL_CH0_STATIC_REG2_MASK 0x30010000u
#define PROV_DMA_CTRL_CH0_STATIC_REG2_Msk 0x30010000u



typedef union {
  struct {
    uint32_t RD_PERIPH_NUM:5;
    uint32_t :3;
    uint32_t RD_PERIPH_DELAY:3;
    uint32_t :5;
    uint32_t WR_PERIPH_NUM:5;
    uint32_t :3;
    uint32_t WR_PERIPH_DELAY:3;
    uint32_t :5;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH0_STATIC_REG4_Type;


#define PROV_DMA_CTRL_CH0_STATIC_REG4_OFFSET 0x20
#define PROV_DMA_CTRL_CH0_STATIC_REG4_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH0_STATIC_REG4_RD_PERIPH_NUM_Pos 0
#define PROV_DMA_CTRL_CH0_STATIC_REG4_RD_PERIPH_NUM_Msk (0x1Fu << PROV_DMA_CTRL_CH0_STATIC_REG4_RD_PERIPH_NUM_Pos)
#define PROV_DMA_CTRL_CH0_STATIC_REG4_RD_PERIPH_NUM(value) (PROV_DMA_CTRL_CH0_STATIC_REG4_RD_PERIPH_NUM_Msk & ((value) << PROV_DMA_CTRL_CH0_STATIC_REG4_RD_PERIPH_NUM_Pos))
#define PROV_DMA_CTRL_CH0_STATIC_REG4_RD_PERIPH_DELAY_Pos 8
#define PROV_DMA_CTRL_CH0_STATIC_REG4_RD_PERIPH_DELAY_Msk (0x7u << PROV_DMA_CTRL_CH0_STATIC_REG4_RD_PERIPH_DELAY_Pos)
#define PROV_DMA_CTRL_CH0_STATIC_REG4_RD_PERIPH_DELAY(value) (PROV_DMA_CTRL_CH0_STATIC_REG4_RD_PERIPH_DELAY_Msk & ((value) << PROV_DMA_CTRL_CH0_STATIC_REG4_RD_PERIPH_DELAY_Pos))
#define PROV_DMA_CTRL_CH0_STATIC_REG4_WR_PERIPH_NUM_Pos 16
#define PROV_DMA_CTRL_CH0_STATIC_REG4_WR_PERIPH_NUM_Msk (0x1Fu << PROV_DMA_CTRL_CH0_STATIC_REG4_WR_PERIPH_NUM_Pos)
#define PROV_DMA_CTRL_CH0_STATIC_REG4_WR_PERIPH_NUM(value) (PROV_DMA_CTRL_CH0_STATIC_REG4_WR_PERIPH_NUM_Msk & ((value) << PROV_DMA_CTRL_CH0_STATIC_REG4_WR_PERIPH_NUM_Pos))
#define PROV_DMA_CTRL_CH0_STATIC_REG4_WR_PERIPH_DELAY_Pos 24
#define PROV_DMA_CTRL_CH0_STATIC_REG4_WR_PERIPH_DELAY_Msk (0x7u << PROV_DMA_CTRL_CH0_STATIC_REG4_WR_PERIPH_DELAY_Pos)
#define PROV_DMA_CTRL_CH0_STATIC_REG4_WR_PERIPH_DELAY(value) (PROV_DMA_CTRL_CH0_STATIC_REG4_WR_PERIPH_DELAY_Msk & ((value) << PROV_DMA_CTRL_CH0_STATIC_REG4_WR_PERIPH_DELAY_Pos))
#define PROV_DMA_CTRL_CH0_STATIC_REG4_MASK 0x71F071Fu
#define PROV_DMA_CTRL_CH0_STATIC_REG4_Msk 0x71F071Fu



typedef union {
  struct {
    uint16_t RD_ALLOW_FULL_FIFO:1;
    uint16_t WR_ALLOW_FULL_FIFO:1;
    uint16_t ALLOW_FULL_FIFO:1;
    uint16_t ALLOW_FULL_BURST:1;
    uint16_t ALLOW_JOINT_BURST:1;
    uint16_t :3;
    uint16_t SIMPLE_MEM:1;
    uint16_t :7;
  } bit;
  uint16_t reg;
} PROV_DMA_CTRL_CH0_RESRICT_REG_Type;


#define PROV_DMA_CTRL_CH0_RESRICT_REG_OFFSET 0x2C
#define PROV_DMA_CTRL_CH0_RESRICT_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH0_RESRICT_REG_RD_ALLOW_FULL_FIFO_Pos 0
#define PROV_DMA_CTRL_CH0_RESRICT_REG_RD_ALLOW_FULL_FIFO_Msk (0x1u << PROV_DMA_CTRL_CH0_RESRICT_REG_RD_ALLOW_FULL_FIFO_Pos)
#define PROV_DMA_CTRL_CH0_RESRICT_REG_RD_ALLOW_FULL_FIFO PROV_DMA_CTRL_CH0_RESRICT_REG_RD_ALLOW_FULL_FIFO_Msk
#define PROV_DMA_CTRL_CH0_RESRICT_REG_WR_ALLOW_FULL_FIFO_Pos 1
#define PROV_DMA_CTRL_CH0_RESRICT_REG_WR_ALLOW_FULL_FIFO_Msk (0x1u << PROV_DMA_CTRL_CH0_RESRICT_REG_WR_ALLOW_FULL_FIFO_Pos)
#define PROV_DMA_CTRL_CH0_RESRICT_REG_WR_ALLOW_FULL_FIFO PROV_DMA_CTRL_CH0_RESRICT_REG_WR_ALLOW_FULL_FIFO_Msk
#define PROV_DMA_CTRL_CH0_RESRICT_REG_ALLOW_FULL_FIFO_Pos 2
#define PROV_DMA_CTRL_CH0_RESRICT_REG_ALLOW_FULL_FIFO_Msk (0x1u << PROV_DMA_CTRL_CH0_RESRICT_REG_ALLOW_FULL_FIFO_Pos)
#define PROV_DMA_CTRL_CH0_RESRICT_REG_ALLOW_FULL_FIFO PROV_DMA_CTRL_CH0_RESRICT_REG_ALLOW_FULL_FIFO_Msk
#define PROV_DMA_CTRL_CH0_RESRICT_REG_ALLOW_FULL_BURST_Pos 3
#define PROV_DMA_CTRL_CH0_RESRICT_REG_ALLOW_FULL_BURST_Msk (0x1u << PROV_DMA_CTRL_CH0_RESRICT_REG_ALLOW_FULL_BURST_Pos)
#define PROV_DMA_CTRL_CH0_RESRICT_REG_ALLOW_FULL_BURST PROV_DMA_CTRL_CH0_RESRICT_REG_ALLOW_FULL_BURST_Msk
#define PROV_DMA_CTRL_CH0_RESRICT_REG_ALLOW_JOINT_BURST_Pos 4
#define PROV_DMA_CTRL_CH0_RESRICT_REG_ALLOW_JOINT_BURST_Msk (0x1u << PROV_DMA_CTRL_CH0_RESRICT_REG_ALLOW_JOINT_BURST_Pos)
#define PROV_DMA_CTRL_CH0_RESRICT_REG_ALLOW_JOINT_BURST PROV_DMA_CTRL_CH0_RESRICT_REG_ALLOW_JOINT_BURST_Msk
#define PROV_DMA_CTRL_CH0_RESRICT_REG_SIMPLE_MEM_Pos 8
#define PROV_DMA_CTRL_CH0_RESRICT_REG_SIMPLE_MEM_Msk (0x1u << PROV_DMA_CTRL_CH0_RESRICT_REG_SIMPLE_MEM_Pos)
#define PROV_DMA_CTRL_CH0_RESRICT_REG_SIMPLE_MEM PROV_DMA_CTRL_CH0_RESRICT_REG_SIMPLE_MEM_Msk
#define PROV_DMA_CTRL_CH0_RESRICT_REG_MASK 0x11Fu
#define PROV_DMA_CTRL_CH0_RESRICT_REG_Msk 0x11Fu



typedef union {
  struct {
    uint32_t RD_GAP:13;
    uint32_t :3;
    uint32_t WR_FULLNESS:13;
    uint32_t :3;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH0_FIFO_FULLNESS_REG_Type;


#define PROV_DMA_CTRL_CH0_FIFO_FULLNESS_REG_OFFSET 0x38
#define PROV_DMA_CTRL_CH0_FIFO_FULLNESS_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH0_FIFO_FULLNESS_REG_RD_GAP_Pos 0
#define PROV_DMA_CTRL_CH0_FIFO_FULLNESS_REG_RD_GAP_Msk (0x1FFFu << PROV_DMA_CTRL_CH0_FIFO_FULLNESS_REG_RD_GAP_Pos)
#define PROV_DMA_CTRL_CH0_FIFO_FULLNESS_REG_RD_GAP(value) (PROV_DMA_CTRL_CH0_FIFO_FULLNESS_REG_RD_GAP_Msk & ((value) << PROV_DMA_CTRL_CH0_FIFO_FULLNESS_REG_RD_GAP_Pos))
#define PROV_DMA_CTRL_CH0_FIFO_FULLNESS_REG_WR_FULLNESS_Pos 16
#define PROV_DMA_CTRL_CH0_FIFO_FULLNESS_REG_WR_FULLNESS_Msk (0x1FFFu << PROV_DMA_CTRL_CH0_FIFO_FULLNESS_REG_WR_FULLNESS_Pos)
#define PROV_DMA_CTRL_CH0_FIFO_FULLNESS_REG_WR_FULLNESS(value) (PROV_DMA_CTRL_CH0_FIFO_FULLNESS_REG_WR_FULLNESS_Msk & ((value) << PROV_DMA_CTRL_CH0_FIFO_FULLNESS_REG_WR_FULLNESS_Pos))
#define PROV_DMA_CTRL_CH0_FIFO_FULLNESS_REG_MASK 0x1FFF1FFFu
#define PROV_DMA_CTRL_CH0_FIFO_FULLNESS_REG_Msk 0x1FFF1FFFu



typedef union {
  struct {
    uint8_t CH0_CH_ENABLE_REG:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH0_CH_ENABLE_REG_Type;


#define PROV_DMA_CTRL_CH0_CH_ENABLE_REG_OFFSET 0x40
#define PROV_DMA_CTRL_CH0_CH_ENABLE_REG_RESETVALUE 0x01u

#define PROV_DMA_CTRL_CH0_CH_ENABLE_REG_CH0_CH_ENABLE_REG_Pos 0
#define PROV_DMA_CTRL_CH0_CH_ENABLE_REG_CH0_CH_ENABLE_REG_Msk (0x1u << PROV_DMA_CTRL_CH0_CH_ENABLE_REG_CH0_CH_ENABLE_REG_Pos)
#define PROV_DMA_CTRL_CH0_CH_ENABLE_REG_CH0_CH_ENABLE_REG PROV_DMA_CTRL_CH0_CH_ENABLE_REG_CH0_CH_ENABLE_REG_Msk
#define PROV_DMA_CTRL_CH0_CH_ENABLE_REG_MASK 0x01u
#define PROV_DMA_CTRL_CH0_CH_ENABLE_REG_Msk 0x01u



typedef union {
  struct {
    uint8_t CH0_CH_START_REG:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH0_CH_START_REG_Type;


#define PROV_DMA_CTRL_CH0_CH_START_REG_OFFSET 0x44
#define PROV_DMA_CTRL_CH0_CH_START_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH0_CH_START_REG_CH0_CH_START_REG_Pos 0
#define PROV_DMA_CTRL_CH0_CH_START_REG_CH0_CH_START_REG_Msk (0x1u << PROV_DMA_CTRL_CH0_CH_START_REG_CH0_CH_START_REG_Pos)
#define PROV_DMA_CTRL_CH0_CH_START_REG_CH0_CH_START_REG PROV_DMA_CTRL_CH0_CH_START_REG_CH0_CH_START_REG_Msk
#define PROV_DMA_CTRL_CH0_CH_START_REG_MASK 0x01u
#define PROV_DMA_CTRL_CH0_CH_START_REG_Msk 0x01u



typedef union {
  struct {
    uint8_t CH_RD_ACTIVE:1;
    uint8_t CH_WR_ACTIVE:1;
    uint8_t :6;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH0_CH_ACTIVE_REG_Type;


#define PROV_DMA_CTRL_CH0_CH_ACTIVE_REG_OFFSET 0x48
#define PROV_DMA_CTRL_CH0_CH_ACTIVE_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH0_CH_ACTIVE_REG_CH_RD_ACTIVE_Pos 0
#define PROV_DMA_CTRL_CH0_CH_ACTIVE_REG_CH_RD_ACTIVE_Msk (0x1u << PROV_DMA_CTRL_CH0_CH_ACTIVE_REG_CH_RD_ACTIVE_Pos)
#define PROV_DMA_CTRL_CH0_CH_ACTIVE_REG_CH_RD_ACTIVE PROV_DMA_CTRL_CH0_CH_ACTIVE_REG_CH_RD_ACTIVE_Msk
#define PROV_DMA_CTRL_CH0_CH_ACTIVE_REG_CH_WR_ACTIVE_Pos 1
#define PROV_DMA_CTRL_CH0_CH_ACTIVE_REG_CH_WR_ACTIVE_Msk (0x1u << PROV_DMA_CTRL_CH0_CH_ACTIVE_REG_CH_WR_ACTIVE_Pos)
#define PROV_DMA_CTRL_CH0_CH_ACTIVE_REG_CH_WR_ACTIVE PROV_DMA_CTRL_CH0_CH_ACTIVE_REG_CH_WR_ACTIVE_Msk
#define PROV_DMA_CTRL_CH0_CH_ACTIVE_REG_MASK 0x03u
#define PROV_DMA_CTRL_CH0_CH_ACTIVE_REG_Msk 0x03u



typedef union {
  struct {
    uint32_t BUFF_COUNT:12;
    uint32_t :4;
    uint32_t INT_COUNT:4;
    uint32_t :12;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH0_COUNT_REG_Type;


#define PROV_DMA_CTRL_CH0_COUNT_REG_OFFSET 0x50
#define PROV_DMA_CTRL_CH0_COUNT_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH0_COUNT_REG_BUFF_COUNT_Pos 0
#define PROV_DMA_CTRL_CH0_COUNT_REG_BUFF_COUNT_Msk (0xFFFu << PROV_DMA_CTRL_CH0_COUNT_REG_BUFF_COUNT_Pos)
#define PROV_DMA_CTRL_CH0_COUNT_REG_BUFF_COUNT(value) (PROV_DMA_CTRL_CH0_COUNT_REG_BUFF_COUNT_Msk & ((value) << PROV_DMA_CTRL_CH0_COUNT_REG_BUFF_COUNT_Pos))
#define PROV_DMA_CTRL_CH0_COUNT_REG_INT_COUNT_Pos 16
#define PROV_DMA_CTRL_CH0_COUNT_REG_INT_COUNT_Msk (0xFu << PROV_DMA_CTRL_CH0_COUNT_REG_INT_COUNT_Pos)
#define PROV_DMA_CTRL_CH0_COUNT_REG_INT_COUNT(value) (PROV_DMA_CTRL_CH0_COUNT_REG_INT_COUNT_Msk & ((value) << PROV_DMA_CTRL_CH0_COUNT_REG_INT_COUNT_Pos))
#define PROV_DMA_CTRL_CH0_COUNT_REG_MASK 0xF0FFFu
#define PROV_DMA_CTRL_CH0_COUNT_REG_Msk 0xF0FFFu



typedef union {
  struct {
    uint8_t CH_END:1;
    uint8_t RD_SLVERR:1;
    uint8_t WR_SLVERR:1;
    uint8_t FIFO_OVERFLOW:1;
    uint8_t FIFO_UNDERFLOW:1;
    uint8_t TIMEOUT_RD:1;
    uint8_t TIMEOUT_WR:1;
    uint8_t WDT:1;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_Type;


#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_OFFSET 0xA0
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_CH_END_Pos 0
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_CH_END_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_CH_END_Pos)
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_CH_END PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_CH_END_Msk
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_RD_SLVERR_Pos 1
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_RD_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_RD_SLVERR_Pos)
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_RD_SLVERR PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_RD_SLVERR_Msk
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_WR_SLVERR_Pos 2
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_WR_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_WR_SLVERR_Pos)
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_WR_SLVERR PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_WR_SLVERR_Msk
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_FIFO_OVERFLOW_Pos 3
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_FIFO_OVERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_FIFO_OVERFLOW_Pos)
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_FIFO_OVERFLOW PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_FIFO_OVERFLOW_Msk
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_FIFO_UNDERFLOW_Pos 4
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_FIFO_UNDERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_FIFO_UNDERFLOW_Pos)
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_FIFO_UNDERFLOW PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_FIFO_UNDERFLOW_Msk
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_TIMEOUT_RD_Pos 5
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_TIMEOUT_RD_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_TIMEOUT_RD_Pos)
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_TIMEOUT_RD PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_TIMEOUT_RD_Msk
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_TIMEOUT_WR_Pos 6
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_TIMEOUT_WR_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_TIMEOUT_WR_Pos)
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_TIMEOUT_WR PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_TIMEOUT_WR_Msk
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_WDT_Pos 7
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_WDT_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_WDT_Pos)
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_WDT PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_WDT_Msk
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_MASK 0xFFu
#define PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_Msk 0xFFu



typedef union {
  struct {
    uint8_t CH_END:1;
    uint8_t RD_SLVERR:1;
    uint8_t WR_SLVERR:1;
    uint8_t FIFO_OVERFLOW:1;
    uint8_t FIFO_UNDERFLOW:1;
    uint8_t TIMEOUT_RD:1;
    uint8_t TIMEOUT_WR:1;
    uint8_t WDT:1;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH0_INT_CLEAR_REG_Type;


#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_OFFSET 0xA4
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_CH_END_Pos 0
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_CH_END_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_CLEAR_REG_CH_END_Pos)
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_CH_END PROV_DMA_CTRL_CH0_INT_CLEAR_REG_CH_END_Msk
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_RD_SLVERR_Pos 1
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_RD_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_CLEAR_REG_RD_SLVERR_Pos)
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_RD_SLVERR PROV_DMA_CTRL_CH0_INT_CLEAR_REG_RD_SLVERR_Msk
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_WR_SLVERR_Pos 2
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_WR_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_CLEAR_REG_WR_SLVERR_Pos)
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_WR_SLVERR PROV_DMA_CTRL_CH0_INT_CLEAR_REG_WR_SLVERR_Msk
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_FIFO_OVERFLOW_Pos 3
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_FIFO_OVERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_CLEAR_REG_FIFO_OVERFLOW_Pos)
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_FIFO_OVERFLOW PROV_DMA_CTRL_CH0_INT_CLEAR_REG_FIFO_OVERFLOW_Msk
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_FIFO_UNDERFLOW_Pos 4
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_FIFO_UNDERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_CLEAR_REG_FIFO_UNDERFLOW_Pos)
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_FIFO_UNDERFLOW PROV_DMA_CTRL_CH0_INT_CLEAR_REG_FIFO_UNDERFLOW_Msk
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_TIMEOUT_RD_Pos 5
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_TIMEOUT_RD_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_CLEAR_REG_TIMEOUT_RD_Pos)
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_TIMEOUT_RD PROV_DMA_CTRL_CH0_INT_CLEAR_REG_TIMEOUT_RD_Msk
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_TIMEOUT_WR_Pos 6
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_TIMEOUT_WR_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_CLEAR_REG_TIMEOUT_WR_Pos)
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_TIMEOUT_WR PROV_DMA_CTRL_CH0_INT_CLEAR_REG_TIMEOUT_WR_Msk
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_WDT_Pos 7
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_WDT_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_CLEAR_REG_WDT_Pos)
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_WDT PROV_DMA_CTRL_CH0_INT_CLEAR_REG_WDT_Msk
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_MASK 0xFFu
#define PROV_DMA_CTRL_CH0_INT_CLEAR_REG_Msk 0xFFu



typedef union {
  struct {
    uint8_t CH_END:1;
    uint8_t RD_SLVERR:1;
    uint8_t WR_SLVERR:1;
    uint8_t FIFO_OVERFLOW:1;
    uint8_t FIFO_UNDERFLOW:1;
    uint8_t TIMEOUT_RD:1;
    uint8_t TIMEOUT_WR:1;
    uint8_t WDT:1;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH0_INT_ENABLE_REG_Type;


#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_OFFSET 0xA8
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_CH_END_Pos 0
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_CH_END_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_ENABLE_REG_CH_END_Pos)
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_CH_END PROV_DMA_CTRL_CH0_INT_ENABLE_REG_CH_END_Msk
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_RD_SLVERR_Pos 1
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_RD_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_ENABLE_REG_RD_SLVERR_Pos)
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_RD_SLVERR PROV_DMA_CTRL_CH0_INT_ENABLE_REG_RD_SLVERR_Msk
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_WR_SLVERR_Pos 2
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_WR_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_ENABLE_REG_WR_SLVERR_Pos)
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_WR_SLVERR PROV_DMA_CTRL_CH0_INT_ENABLE_REG_WR_SLVERR_Msk
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_FIFO_OVERFLOW_Pos 3
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_FIFO_OVERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_ENABLE_REG_FIFO_OVERFLOW_Pos)
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_FIFO_OVERFLOW PROV_DMA_CTRL_CH0_INT_ENABLE_REG_FIFO_OVERFLOW_Msk
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_FIFO_UNDERFLOW_Pos 4
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_FIFO_UNDERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_ENABLE_REG_FIFO_UNDERFLOW_Pos)
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_FIFO_UNDERFLOW PROV_DMA_CTRL_CH0_INT_ENABLE_REG_FIFO_UNDERFLOW_Msk
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_TIMEOUT_RD_Pos 5
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_TIMEOUT_RD_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_ENABLE_REG_TIMEOUT_RD_Pos)
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_TIMEOUT_RD PROV_DMA_CTRL_CH0_INT_ENABLE_REG_TIMEOUT_RD_Msk
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_TIMEOUT_WR_Pos 6
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_TIMEOUT_WR_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_ENABLE_REG_TIMEOUT_WR_Pos)
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_TIMEOUT_WR PROV_DMA_CTRL_CH0_INT_ENABLE_REG_TIMEOUT_WR_Msk
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_WDT_Pos 7
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_WDT_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_ENABLE_REG_WDT_Pos)
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_WDT PROV_DMA_CTRL_CH0_INT_ENABLE_REG_WDT_Msk
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_MASK 0xFFu
#define PROV_DMA_CTRL_CH0_INT_ENABLE_REG_Msk 0xFFu



typedef union {
  struct {
    uint8_t CH_END:1;
    uint8_t RD_SLVERR:1;
    uint8_t WR_SLVERR:1;
    uint8_t FIFO_OVERFLOW:1;
    uint8_t FIFO_UNDERFLOW:1;
    uint8_t TIMEOUT_RD:1;
    uint8_t TIMEOUT_WR:1;
    uint8_t WDT:1;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH0_INT_STATUS_REG_Type;


#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_OFFSET 0xAC
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_CH_END_Pos 0
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_CH_END_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_STATUS_REG_CH_END_Pos)
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_CH_END PROV_DMA_CTRL_CH0_INT_STATUS_REG_CH_END_Msk
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_RD_SLVERR_Pos 1
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_RD_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_STATUS_REG_RD_SLVERR_Pos)
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_RD_SLVERR PROV_DMA_CTRL_CH0_INT_STATUS_REG_RD_SLVERR_Msk
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_WR_SLVERR_Pos 2
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_WR_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_STATUS_REG_WR_SLVERR_Pos)
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_WR_SLVERR PROV_DMA_CTRL_CH0_INT_STATUS_REG_WR_SLVERR_Msk
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_FIFO_OVERFLOW_Pos 3
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_FIFO_OVERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_STATUS_REG_FIFO_OVERFLOW_Pos)
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_FIFO_OVERFLOW PROV_DMA_CTRL_CH0_INT_STATUS_REG_FIFO_OVERFLOW_Msk
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_FIFO_UNDERFLOW_Pos 4
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_FIFO_UNDERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_STATUS_REG_FIFO_UNDERFLOW_Pos)
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_FIFO_UNDERFLOW PROV_DMA_CTRL_CH0_INT_STATUS_REG_FIFO_UNDERFLOW_Msk
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_TIMEOUT_RD_Pos 5
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_TIMEOUT_RD_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_STATUS_REG_TIMEOUT_RD_Pos)
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_TIMEOUT_RD PROV_DMA_CTRL_CH0_INT_STATUS_REG_TIMEOUT_RD_Msk
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_TIMEOUT_WR_Pos 6
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_TIMEOUT_WR_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_STATUS_REG_TIMEOUT_WR_Pos)
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_TIMEOUT_WR PROV_DMA_CTRL_CH0_INT_STATUS_REG_TIMEOUT_WR_Msk
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_WDT_Pos 7
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_WDT_Msk (0x1u << PROV_DMA_CTRL_CH0_INT_STATUS_REG_WDT_Pos)
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_WDT PROV_DMA_CTRL_CH0_INT_STATUS_REG_WDT_Msk
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_MASK 0xFFu
#define PROV_DMA_CTRL_CH0_INT_STATUS_REG_Msk 0xFFu



typedef union {
  struct {
    uint32_t RD_START_ADDR:32;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH1_CMD_REG0_Type;


#define PROV_DMA_CTRL_CH1_CMD_REG0_OFFSET 0x100
#define PROV_DMA_CTRL_CH1_CMD_REG0_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH1_CMD_REG0_RD_START_ADDR_Pos 0
#define PROV_DMA_CTRL_CH1_CMD_REG0_RD_START_ADDR_Msk (0xFFFFFFFFu << PROV_DMA_CTRL_CH1_CMD_REG0_RD_START_ADDR_Pos)
#define PROV_DMA_CTRL_CH1_CMD_REG0_RD_START_ADDR(value) (PROV_DMA_CTRL_CH1_CMD_REG0_RD_START_ADDR_Msk & ((value) << PROV_DMA_CTRL_CH1_CMD_REG0_RD_START_ADDR_Pos))
#define PROV_DMA_CTRL_CH1_CMD_REG0_MASK 0xFFFFFFFFu
#define PROV_DMA_CTRL_CH1_CMD_REG0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t WR_START_ADDR:32;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH1_CMD_REG1_Type;


#define PROV_DMA_CTRL_CH1_CMD_REG1_OFFSET 0x104
#define PROV_DMA_CTRL_CH1_CMD_REG1_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH1_CMD_REG1_WR_START_ADDR_Pos 0
#define PROV_DMA_CTRL_CH1_CMD_REG1_WR_START_ADDR_Msk (0xFFFFFFFFu << PROV_DMA_CTRL_CH1_CMD_REG1_WR_START_ADDR_Pos)
#define PROV_DMA_CTRL_CH1_CMD_REG1_WR_START_ADDR(value) (PROV_DMA_CTRL_CH1_CMD_REG1_WR_START_ADDR_Msk & ((value) << PROV_DMA_CTRL_CH1_CMD_REG1_WR_START_ADDR_Pos))
#define PROV_DMA_CTRL_CH1_CMD_REG1_MASK 0xFFFFFFFFu
#define PROV_DMA_CTRL_CH1_CMD_REG1_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint16_t BUFFER_SIZE:13;
    uint16_t :3;
  } bit;
  uint16_t reg;
} PROV_DMA_CTRL_CH1_CMD_REG2_Type;


#define PROV_DMA_CTRL_CH1_CMD_REG2_OFFSET 0x108
#define PROV_DMA_CTRL_CH1_CMD_REG2_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH1_CMD_REG2_BUFFER_SIZE_Pos 0
#define PROV_DMA_CTRL_CH1_CMD_REG2_BUFFER_SIZE_Msk (0x1FFFu << PROV_DMA_CTRL_CH1_CMD_REG2_BUFFER_SIZE_Pos)
#define PROV_DMA_CTRL_CH1_CMD_REG2_BUFFER_SIZE(value) (PROV_DMA_CTRL_CH1_CMD_REG2_BUFFER_SIZE_Msk & ((value) << PROV_DMA_CTRL_CH1_CMD_REG2_BUFFER_SIZE_Pos))
#define PROV_DMA_CTRL_CH1_CMD_REG2_MASK 0x1FFFu
#define PROV_DMA_CTRL_CH1_CMD_REG2_Msk 0x1FFFu



typedef union {
  struct {
    uint32_t CMD_SET_INT:1;
    uint32_t CMD_LAST:1;
    uint32_t CMD_NEXT_ADDR:30;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH1_CMD_REG3_Type;


#define PROV_DMA_CTRL_CH1_CMD_REG3_OFFSET 0x10C
#define PROV_DMA_CTRL_CH1_CMD_REG3_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH1_CMD_REG3_CMD_SET_INT_Pos 0
#define PROV_DMA_CTRL_CH1_CMD_REG3_CMD_SET_INT_Msk (0x1u << PROV_DMA_CTRL_CH1_CMD_REG3_CMD_SET_INT_Pos)
#define PROV_DMA_CTRL_CH1_CMD_REG3_CMD_SET_INT PROV_DMA_CTRL_CH1_CMD_REG3_CMD_SET_INT_Msk
#define PROV_DMA_CTRL_CH1_CMD_REG3_CMD_LAST_Pos 1
#define PROV_DMA_CTRL_CH1_CMD_REG3_CMD_LAST_Msk (0x1u << PROV_DMA_CTRL_CH1_CMD_REG3_CMD_LAST_Pos)
#define PROV_DMA_CTRL_CH1_CMD_REG3_CMD_LAST PROV_DMA_CTRL_CH1_CMD_REG3_CMD_LAST_Msk
#define PROV_DMA_CTRL_CH1_CMD_REG3_CMD_NEXT_ADDR_Pos 2
#define PROV_DMA_CTRL_CH1_CMD_REG3_CMD_NEXT_ADDR_Msk (0x3FFFFFFFu << PROV_DMA_CTRL_CH1_CMD_REG3_CMD_NEXT_ADDR_Pos)
#define PROV_DMA_CTRL_CH1_CMD_REG3_CMD_NEXT_ADDR(value) (PROV_DMA_CTRL_CH1_CMD_REG3_CMD_NEXT_ADDR_Msk & ((value) << PROV_DMA_CTRL_CH1_CMD_REG3_CMD_NEXT_ADDR_Pos))
#define PROV_DMA_CTRL_CH1_CMD_REG3_MASK 0xFFFFFFFFu
#define PROV_DMA_CTRL_CH1_CMD_REG3_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t RD_BURST_MAX_SIZE:7;
    uint32_t :9;
    uint32_t RD_TOKENS:6;
    uint32_t :9;
    uint32_t RD_INCR:1;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH1_STATIC_REG0_Type;


#define PROV_DMA_CTRL_CH1_STATIC_REG0_OFFSET 0x110
#define PROV_DMA_CTRL_CH1_STATIC_REG0_RESETVALUE 0x80010000u

#define PROV_DMA_CTRL_CH1_STATIC_REG0_RD_BURST_MAX_SIZE_Pos 0
#define PROV_DMA_CTRL_CH1_STATIC_REG0_RD_BURST_MAX_SIZE_Msk (0x7Fu << PROV_DMA_CTRL_CH1_STATIC_REG0_RD_BURST_MAX_SIZE_Pos)
#define PROV_DMA_CTRL_CH1_STATIC_REG0_RD_BURST_MAX_SIZE(value) (PROV_DMA_CTRL_CH1_STATIC_REG0_RD_BURST_MAX_SIZE_Msk & ((value) << PROV_DMA_CTRL_CH1_STATIC_REG0_RD_BURST_MAX_SIZE_Pos))
#define PROV_DMA_CTRL_CH1_STATIC_REG0_RD_TOKENS_Pos 16
#define PROV_DMA_CTRL_CH1_STATIC_REG0_RD_TOKENS_Msk (0x3Fu << PROV_DMA_CTRL_CH1_STATIC_REG0_RD_TOKENS_Pos)
#define PROV_DMA_CTRL_CH1_STATIC_REG0_RD_TOKENS(value) (PROV_DMA_CTRL_CH1_STATIC_REG0_RD_TOKENS_Msk & ((value) << PROV_DMA_CTRL_CH1_STATIC_REG0_RD_TOKENS_Pos))
#define PROV_DMA_CTRL_CH1_STATIC_REG0_RD_INCR_Pos 31
#define PROV_DMA_CTRL_CH1_STATIC_REG0_RD_INCR_Msk (0x1u << PROV_DMA_CTRL_CH1_STATIC_REG0_RD_INCR_Pos)
#define PROV_DMA_CTRL_CH1_STATIC_REG0_RD_INCR PROV_DMA_CTRL_CH1_STATIC_REG0_RD_INCR_Msk
#define PROV_DMA_CTRL_CH1_STATIC_REG0_MASK 0x803F007Fu
#define PROV_DMA_CTRL_CH1_STATIC_REG0_Msk 0x803F007Fu



typedef union {
  struct {
    uint32_t WR_BURST_MAX_SIZE:7;
    uint32_t :9;
    uint32_t WR_TOKENS:6;
    uint32_t :9;
    uint32_t WR_INCR:1;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH1_STATIC_REG1_Type;


#define PROV_DMA_CTRL_CH1_STATIC_REG1_OFFSET 0x114
#define PROV_DMA_CTRL_CH1_STATIC_REG1_RESETVALUE 0x80010000u

#define PROV_DMA_CTRL_CH1_STATIC_REG1_WR_BURST_MAX_SIZE_Pos 0
#define PROV_DMA_CTRL_CH1_STATIC_REG1_WR_BURST_MAX_SIZE_Msk (0x7Fu << PROV_DMA_CTRL_CH1_STATIC_REG1_WR_BURST_MAX_SIZE_Pos)
#define PROV_DMA_CTRL_CH1_STATIC_REG1_WR_BURST_MAX_SIZE(value) (PROV_DMA_CTRL_CH1_STATIC_REG1_WR_BURST_MAX_SIZE_Msk & ((value) << PROV_DMA_CTRL_CH1_STATIC_REG1_WR_BURST_MAX_SIZE_Pos))
#define PROV_DMA_CTRL_CH1_STATIC_REG1_WR_TOKENS_Pos 16
#define PROV_DMA_CTRL_CH1_STATIC_REG1_WR_TOKENS_Msk (0x3Fu << PROV_DMA_CTRL_CH1_STATIC_REG1_WR_TOKENS_Pos)
#define PROV_DMA_CTRL_CH1_STATIC_REG1_WR_TOKENS(value) (PROV_DMA_CTRL_CH1_STATIC_REG1_WR_TOKENS_Msk & ((value) << PROV_DMA_CTRL_CH1_STATIC_REG1_WR_TOKENS_Pos))
#define PROV_DMA_CTRL_CH1_STATIC_REG1_WR_INCR_Pos 31
#define PROV_DMA_CTRL_CH1_STATIC_REG1_WR_INCR_Msk (0x1u << PROV_DMA_CTRL_CH1_STATIC_REG1_WR_INCR_Pos)
#define PROV_DMA_CTRL_CH1_STATIC_REG1_WR_INCR PROV_DMA_CTRL_CH1_STATIC_REG1_WR_INCR_Msk
#define PROV_DMA_CTRL_CH1_STATIC_REG1_MASK 0x803F007Fu
#define PROV_DMA_CTRL_CH1_STATIC_REG1_Msk 0x803F007Fu



typedef union {
  struct {
    uint32_t :16;
    uint32_t JOINT:1;
    uint32_t :11;
    uint32_t END_SWAP:2;
    uint32_t :2;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH1_STATIC_REG2_Type;


#define PROV_DMA_CTRL_CH1_STATIC_REG2_OFFSET 0x118
#define PROV_DMA_CTRL_CH1_STATIC_REG2_RESETVALUE 0x10000u

#define PROV_DMA_CTRL_CH1_STATIC_REG2_JOINT_Pos 16
#define PROV_DMA_CTRL_CH1_STATIC_REG2_JOINT_Msk (0x1u << PROV_DMA_CTRL_CH1_STATIC_REG2_JOINT_Pos)
#define PROV_DMA_CTRL_CH1_STATIC_REG2_JOINT PROV_DMA_CTRL_CH1_STATIC_REG2_JOINT_Msk
#define PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_Pos 28
#define PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_Msk (0x3u << PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_Pos)
#define PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP(value) (PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_Msk & ((value) << PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_Pos))
#define PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_0_Val 0x0u
#define PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_1_Val 0x1u
#define PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_2_Val 0x2u
#define PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_3_Val 0x3u
#define PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_0 (PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_0_Val << PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_Pos)
#define PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_1 (PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_1_Val << PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_Pos)
#define PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_2 (PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_2_Val << PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_Pos)
#define PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_3 (PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_3_Val << PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP_Pos)
#define PROV_DMA_CTRL_CH1_STATIC_REG2_MASK 0x30010000u
#define PROV_DMA_CTRL_CH1_STATIC_REG2_Msk 0x30010000u



typedef union {
  struct {
    uint32_t RD_PERIPH_NUM:5;
    uint32_t :3;
    uint32_t RD_PERIPH_DELAY:3;
    uint32_t :5;
    uint32_t WR_PERIPH_NUM:5;
    uint32_t :3;
    uint32_t WR_PERIPH_DELAY:3;
    uint32_t :5;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH1_STATIC_REG4_Type;


#define PROV_DMA_CTRL_CH1_STATIC_REG4_OFFSET 0x120
#define PROV_DMA_CTRL_CH1_STATIC_REG4_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH1_STATIC_REG4_RD_PERIPH_NUM_Pos 0
#define PROV_DMA_CTRL_CH1_STATIC_REG4_RD_PERIPH_NUM_Msk (0x1Fu << PROV_DMA_CTRL_CH1_STATIC_REG4_RD_PERIPH_NUM_Pos)
#define PROV_DMA_CTRL_CH1_STATIC_REG4_RD_PERIPH_NUM(value) (PROV_DMA_CTRL_CH1_STATIC_REG4_RD_PERIPH_NUM_Msk & ((value) << PROV_DMA_CTRL_CH1_STATIC_REG4_RD_PERIPH_NUM_Pos))
#define PROV_DMA_CTRL_CH1_STATIC_REG4_RD_PERIPH_DELAY_Pos 8
#define PROV_DMA_CTRL_CH1_STATIC_REG4_RD_PERIPH_DELAY_Msk (0x7u << PROV_DMA_CTRL_CH1_STATIC_REG4_RD_PERIPH_DELAY_Pos)
#define PROV_DMA_CTRL_CH1_STATIC_REG4_RD_PERIPH_DELAY(value) (PROV_DMA_CTRL_CH1_STATIC_REG4_RD_PERIPH_DELAY_Msk & ((value) << PROV_DMA_CTRL_CH1_STATIC_REG4_RD_PERIPH_DELAY_Pos))
#define PROV_DMA_CTRL_CH1_STATIC_REG4_WR_PERIPH_NUM_Pos 16
#define PROV_DMA_CTRL_CH1_STATIC_REG4_WR_PERIPH_NUM_Msk (0x1Fu << PROV_DMA_CTRL_CH1_STATIC_REG4_WR_PERIPH_NUM_Pos)
#define PROV_DMA_CTRL_CH1_STATIC_REG4_WR_PERIPH_NUM(value) (PROV_DMA_CTRL_CH1_STATIC_REG4_WR_PERIPH_NUM_Msk & ((value) << PROV_DMA_CTRL_CH1_STATIC_REG4_WR_PERIPH_NUM_Pos))
#define PROV_DMA_CTRL_CH1_STATIC_REG4_WR_PERIPH_DELAY_Pos 24
#define PROV_DMA_CTRL_CH1_STATIC_REG4_WR_PERIPH_DELAY_Msk (0x7u << PROV_DMA_CTRL_CH1_STATIC_REG4_WR_PERIPH_DELAY_Pos)
#define PROV_DMA_CTRL_CH1_STATIC_REG4_WR_PERIPH_DELAY(value) (PROV_DMA_CTRL_CH1_STATIC_REG4_WR_PERIPH_DELAY_Msk & ((value) << PROV_DMA_CTRL_CH1_STATIC_REG4_WR_PERIPH_DELAY_Pos))
#define PROV_DMA_CTRL_CH1_STATIC_REG4_MASK 0x71F071Fu
#define PROV_DMA_CTRL_CH1_STATIC_REG4_Msk 0x71F071Fu



typedef union {
  struct {
    uint16_t RD_ALLOW_FULL_FIFO:1;
    uint16_t WR_ALLOW_FULL_FIFO:1;
    uint16_t ALLOW_FULL_FIFO:1;
    uint16_t ALLOW_FULL_BURST:1;
    uint16_t ALLOW_JOINT_BURST:1;
    uint16_t :3;
    uint16_t SIMPLE_MEM:1;
    uint16_t :7;
  } bit;
  uint16_t reg;
} PROV_DMA_CTRL_CH1_RESRICT_REG_Type;


#define PROV_DMA_CTRL_CH1_RESRICT_REG_OFFSET 0x12C
#define PROV_DMA_CTRL_CH1_RESRICT_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH1_RESRICT_REG_RD_ALLOW_FULL_FIFO_Pos 0
#define PROV_DMA_CTRL_CH1_RESRICT_REG_RD_ALLOW_FULL_FIFO_Msk (0x1u << PROV_DMA_CTRL_CH1_RESRICT_REG_RD_ALLOW_FULL_FIFO_Pos)
#define PROV_DMA_CTRL_CH1_RESRICT_REG_RD_ALLOW_FULL_FIFO PROV_DMA_CTRL_CH1_RESRICT_REG_RD_ALLOW_FULL_FIFO_Msk
#define PROV_DMA_CTRL_CH1_RESRICT_REG_WR_ALLOW_FULL_FIFO_Pos 1
#define PROV_DMA_CTRL_CH1_RESRICT_REG_WR_ALLOW_FULL_FIFO_Msk (0x1u << PROV_DMA_CTRL_CH1_RESRICT_REG_WR_ALLOW_FULL_FIFO_Pos)
#define PROV_DMA_CTRL_CH1_RESRICT_REG_WR_ALLOW_FULL_FIFO PROV_DMA_CTRL_CH1_RESRICT_REG_WR_ALLOW_FULL_FIFO_Msk
#define PROV_DMA_CTRL_CH1_RESRICT_REG_ALLOW_FULL_FIFO_Pos 2
#define PROV_DMA_CTRL_CH1_RESRICT_REG_ALLOW_FULL_FIFO_Msk (0x1u << PROV_DMA_CTRL_CH1_RESRICT_REG_ALLOW_FULL_FIFO_Pos)
#define PROV_DMA_CTRL_CH1_RESRICT_REG_ALLOW_FULL_FIFO PROV_DMA_CTRL_CH1_RESRICT_REG_ALLOW_FULL_FIFO_Msk
#define PROV_DMA_CTRL_CH1_RESRICT_REG_ALLOW_FULL_BURST_Pos 3
#define PROV_DMA_CTRL_CH1_RESRICT_REG_ALLOW_FULL_BURST_Msk (0x1u << PROV_DMA_CTRL_CH1_RESRICT_REG_ALLOW_FULL_BURST_Pos)
#define PROV_DMA_CTRL_CH1_RESRICT_REG_ALLOW_FULL_BURST PROV_DMA_CTRL_CH1_RESRICT_REG_ALLOW_FULL_BURST_Msk
#define PROV_DMA_CTRL_CH1_RESRICT_REG_ALLOW_JOINT_BURST_Pos 4
#define PROV_DMA_CTRL_CH1_RESRICT_REG_ALLOW_JOINT_BURST_Msk (0x1u << PROV_DMA_CTRL_CH1_RESRICT_REG_ALLOW_JOINT_BURST_Pos)
#define PROV_DMA_CTRL_CH1_RESRICT_REG_ALLOW_JOINT_BURST PROV_DMA_CTRL_CH1_RESRICT_REG_ALLOW_JOINT_BURST_Msk
#define PROV_DMA_CTRL_CH1_RESRICT_REG_SIMPLE_MEM_Pos 8
#define PROV_DMA_CTRL_CH1_RESRICT_REG_SIMPLE_MEM_Msk (0x1u << PROV_DMA_CTRL_CH1_RESRICT_REG_SIMPLE_MEM_Pos)
#define PROV_DMA_CTRL_CH1_RESRICT_REG_SIMPLE_MEM PROV_DMA_CTRL_CH1_RESRICT_REG_SIMPLE_MEM_Msk
#define PROV_DMA_CTRL_CH1_RESRICT_REG_MASK 0x11Fu
#define PROV_DMA_CTRL_CH1_RESRICT_REG_Msk 0x11Fu



typedef union {
  struct {
    uint32_t RD_GAP:13;
    uint32_t :3;
    uint32_t WR_FULLNESS:13;
    uint32_t :3;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH1_FIFO_FULLNESS_REG_Type;


#define PROV_DMA_CTRL_CH1_FIFO_FULLNESS_REG_OFFSET 0x138
#define PROV_DMA_CTRL_CH1_FIFO_FULLNESS_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH1_FIFO_FULLNESS_REG_RD_GAP_Pos 0
#define PROV_DMA_CTRL_CH1_FIFO_FULLNESS_REG_RD_GAP_Msk (0x1FFFu << PROV_DMA_CTRL_CH1_FIFO_FULLNESS_REG_RD_GAP_Pos)
#define PROV_DMA_CTRL_CH1_FIFO_FULLNESS_REG_RD_GAP(value) (PROV_DMA_CTRL_CH1_FIFO_FULLNESS_REG_RD_GAP_Msk & ((value) << PROV_DMA_CTRL_CH1_FIFO_FULLNESS_REG_RD_GAP_Pos))
#define PROV_DMA_CTRL_CH1_FIFO_FULLNESS_REG_WR_FULLNESS_Pos 16
#define PROV_DMA_CTRL_CH1_FIFO_FULLNESS_REG_WR_FULLNESS_Msk (0x1FFFu << PROV_DMA_CTRL_CH1_FIFO_FULLNESS_REG_WR_FULLNESS_Pos)
#define PROV_DMA_CTRL_CH1_FIFO_FULLNESS_REG_WR_FULLNESS(value) (PROV_DMA_CTRL_CH1_FIFO_FULLNESS_REG_WR_FULLNESS_Msk & ((value) << PROV_DMA_CTRL_CH1_FIFO_FULLNESS_REG_WR_FULLNESS_Pos))
#define PROV_DMA_CTRL_CH1_FIFO_FULLNESS_REG_MASK 0x1FFF1FFFu
#define PROV_DMA_CTRL_CH1_FIFO_FULLNESS_REG_Msk 0x1FFF1FFFu



typedef union {
  struct {
    uint8_t CH1_CH_ENABLE_REG:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH1_CH_ENABLE_REG_Type;


#define PROV_DMA_CTRL_CH1_CH_ENABLE_REG_OFFSET 0x140
#define PROV_DMA_CTRL_CH1_CH_ENABLE_REG_RESETVALUE 0x01u

#define PROV_DMA_CTRL_CH1_CH_ENABLE_REG_CH1_CH_ENABLE_REG_Pos 0
#define PROV_DMA_CTRL_CH1_CH_ENABLE_REG_CH1_CH_ENABLE_REG_Msk (0x1u << PROV_DMA_CTRL_CH1_CH_ENABLE_REG_CH1_CH_ENABLE_REG_Pos)
#define PROV_DMA_CTRL_CH1_CH_ENABLE_REG_CH1_CH_ENABLE_REG PROV_DMA_CTRL_CH1_CH_ENABLE_REG_CH1_CH_ENABLE_REG_Msk
#define PROV_DMA_CTRL_CH1_CH_ENABLE_REG_MASK 0x01u
#define PROV_DMA_CTRL_CH1_CH_ENABLE_REG_Msk 0x01u



typedef union {
  struct {
    uint8_t CH1_CH_START_REG:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH1_CH_START_REG_Type;


#define PROV_DMA_CTRL_CH1_CH_START_REG_OFFSET 0x144
#define PROV_DMA_CTRL_CH1_CH_START_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH1_CH_START_REG_CH1_CH_START_REG_Pos 0
#define PROV_DMA_CTRL_CH1_CH_START_REG_CH1_CH_START_REG_Msk (0x1u << PROV_DMA_CTRL_CH1_CH_START_REG_CH1_CH_START_REG_Pos)
#define PROV_DMA_CTRL_CH1_CH_START_REG_CH1_CH_START_REG PROV_DMA_CTRL_CH1_CH_START_REG_CH1_CH_START_REG_Msk
#define PROV_DMA_CTRL_CH1_CH_START_REG_MASK 0x01u
#define PROV_DMA_CTRL_CH1_CH_START_REG_Msk 0x01u



typedef union {
  struct {
    uint8_t CH_RD_ACTIVE:1;
    uint8_t CH_WR_ACTIVE:1;
    uint8_t :6;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH1_CH_ACTIVE_REG_Type;


#define PROV_DMA_CTRL_CH1_CH_ACTIVE_REG_OFFSET 0x148
#define PROV_DMA_CTRL_CH1_CH_ACTIVE_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH1_CH_ACTIVE_REG_CH_RD_ACTIVE_Pos 0
#define PROV_DMA_CTRL_CH1_CH_ACTIVE_REG_CH_RD_ACTIVE_Msk (0x1u << PROV_DMA_CTRL_CH1_CH_ACTIVE_REG_CH_RD_ACTIVE_Pos)
#define PROV_DMA_CTRL_CH1_CH_ACTIVE_REG_CH_RD_ACTIVE PROV_DMA_CTRL_CH1_CH_ACTIVE_REG_CH_RD_ACTIVE_Msk
#define PROV_DMA_CTRL_CH1_CH_ACTIVE_REG_CH_WR_ACTIVE_Pos 1
#define PROV_DMA_CTRL_CH1_CH_ACTIVE_REG_CH_WR_ACTIVE_Msk (0x1u << PROV_DMA_CTRL_CH1_CH_ACTIVE_REG_CH_WR_ACTIVE_Pos)
#define PROV_DMA_CTRL_CH1_CH_ACTIVE_REG_CH_WR_ACTIVE PROV_DMA_CTRL_CH1_CH_ACTIVE_REG_CH_WR_ACTIVE_Msk
#define PROV_DMA_CTRL_CH1_CH_ACTIVE_REG_MASK 0x03u
#define PROV_DMA_CTRL_CH1_CH_ACTIVE_REG_Msk 0x03u



typedef union {
  struct {
    uint32_t BUFF_COUNT:12;
    uint32_t :4;
    uint32_t INT_COUNT:4;
    uint32_t :12;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH1_COUNT_REG_Type;


#define PROV_DMA_CTRL_CH1_COUNT_REG_OFFSET 0x150
#define PROV_DMA_CTRL_CH1_COUNT_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH1_COUNT_REG_BUFF_COUNT_Pos 0
#define PROV_DMA_CTRL_CH1_COUNT_REG_BUFF_COUNT_Msk (0xFFFu << PROV_DMA_CTRL_CH1_COUNT_REG_BUFF_COUNT_Pos)
#define PROV_DMA_CTRL_CH1_COUNT_REG_BUFF_COUNT(value) (PROV_DMA_CTRL_CH1_COUNT_REG_BUFF_COUNT_Msk & ((value) << PROV_DMA_CTRL_CH1_COUNT_REG_BUFF_COUNT_Pos))
#define PROV_DMA_CTRL_CH1_COUNT_REG_INT_COUNT_Pos 16
#define PROV_DMA_CTRL_CH1_COUNT_REG_INT_COUNT_Msk (0xFu << PROV_DMA_CTRL_CH1_COUNT_REG_INT_COUNT_Pos)
#define PROV_DMA_CTRL_CH1_COUNT_REG_INT_COUNT(value) (PROV_DMA_CTRL_CH1_COUNT_REG_INT_COUNT_Msk & ((value) << PROV_DMA_CTRL_CH1_COUNT_REG_INT_COUNT_Pos))
#define PROV_DMA_CTRL_CH1_COUNT_REG_MASK 0xF0FFFu
#define PROV_DMA_CTRL_CH1_COUNT_REG_Msk 0xF0FFFu



typedef union {
  struct {
    uint8_t CH_END:1;
    uint8_t RD_SLVERR:1;
    uint8_t WR_SLVERR:1;
    uint8_t FIFO_OVERFLOW:1;
    uint8_t FIFO_UNDERFLOW:1;
    uint8_t TIMEOUT_RD:1;
    uint8_t TIMEOUT_WR:1;
    uint8_t WDT:1;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_Type;


#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_OFFSET 0x1A0
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_CH_END_Pos 0
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_CH_END_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_CH_END_Pos)
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_CH_END PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_CH_END_Msk
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_RD_SLVERR_Pos 1
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_RD_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_RD_SLVERR_Pos)
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_RD_SLVERR PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_RD_SLVERR_Msk
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_WR_SLVERR_Pos 2
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_WR_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_WR_SLVERR_Pos)
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_WR_SLVERR PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_WR_SLVERR_Msk
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_FIFO_OVERFLOW_Pos 3
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_FIFO_OVERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_FIFO_OVERFLOW_Pos)
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_FIFO_OVERFLOW PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_FIFO_OVERFLOW_Msk
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_FIFO_UNDERFLOW_Pos 4
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_FIFO_UNDERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_FIFO_UNDERFLOW_Pos)
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_FIFO_UNDERFLOW PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_FIFO_UNDERFLOW_Msk
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_TIMEOUT_RD_Pos 5
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_TIMEOUT_RD_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_TIMEOUT_RD_Pos)
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_TIMEOUT_RD PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_TIMEOUT_RD_Msk
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_TIMEOUT_WR_Pos 6
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_TIMEOUT_WR_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_TIMEOUT_WR_Pos)
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_TIMEOUT_WR PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_TIMEOUT_WR_Msk
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_WDT_Pos 7
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_WDT_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_WDT_Pos)
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_WDT PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_WDT_Msk
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_MASK 0xFFu
#define PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_Msk 0xFFu



typedef union {
  struct {
    uint8_t CH_END:1;
    uint8_t RD_SLVERR:1;
    uint8_t WR_SLVERR:1;
    uint8_t FIFO_OVERFLOW:1;
    uint8_t FIFO_UNDERFLOW:1;
    uint8_t TIMEOUT_RD:1;
    uint8_t TIMEOUT_WR:1;
    uint8_t WDT:1;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH1_INT_CLEAR_REG_Type;


#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_OFFSET 0x1A4
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_CH_END_Pos 0
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_CH_END_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_CLEAR_REG_CH_END_Pos)
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_CH_END PROV_DMA_CTRL_CH1_INT_CLEAR_REG_CH_END_Msk
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_RD_SLVERR_Pos 1
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_RD_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_CLEAR_REG_RD_SLVERR_Pos)
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_RD_SLVERR PROV_DMA_CTRL_CH1_INT_CLEAR_REG_RD_SLVERR_Msk
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_WR_SLVERR_Pos 2
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_WR_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_CLEAR_REG_WR_SLVERR_Pos)
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_WR_SLVERR PROV_DMA_CTRL_CH1_INT_CLEAR_REG_WR_SLVERR_Msk
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_FIFO_OVERFLOW_Pos 3
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_FIFO_OVERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_CLEAR_REG_FIFO_OVERFLOW_Pos)
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_FIFO_OVERFLOW PROV_DMA_CTRL_CH1_INT_CLEAR_REG_FIFO_OVERFLOW_Msk
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_FIFO_UNDERFLOW_Pos 4
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_FIFO_UNDERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_CLEAR_REG_FIFO_UNDERFLOW_Pos)
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_FIFO_UNDERFLOW PROV_DMA_CTRL_CH1_INT_CLEAR_REG_FIFO_UNDERFLOW_Msk
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_TIMEOUT_RD_Pos 5
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_TIMEOUT_RD_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_CLEAR_REG_TIMEOUT_RD_Pos)
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_TIMEOUT_RD PROV_DMA_CTRL_CH1_INT_CLEAR_REG_TIMEOUT_RD_Msk
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_TIMEOUT_WR_Pos 6
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_TIMEOUT_WR_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_CLEAR_REG_TIMEOUT_WR_Pos)
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_TIMEOUT_WR PROV_DMA_CTRL_CH1_INT_CLEAR_REG_TIMEOUT_WR_Msk
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_WDT_Pos 7
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_WDT_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_CLEAR_REG_WDT_Pos)
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_WDT PROV_DMA_CTRL_CH1_INT_CLEAR_REG_WDT_Msk
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_MASK 0xFFu
#define PROV_DMA_CTRL_CH1_INT_CLEAR_REG_Msk 0xFFu



typedef union {
  struct {
    uint8_t CH_END:1;
    uint8_t RD_SLVERR:1;
    uint8_t WR_SLVERR:1;
    uint8_t FIFO_OVERFLOW:1;
    uint8_t FIFO_UNDERFLOW:1;
    uint8_t TIMEOUT_RD:1;
    uint8_t TIMEOUT_WR:1;
    uint8_t WDT:1;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH1_INT_ENABLE_REG_Type;


#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_OFFSET 0x1A8
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_CH_END_Pos 0
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_CH_END_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_ENABLE_REG_CH_END_Pos)
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_CH_END PROV_DMA_CTRL_CH1_INT_ENABLE_REG_CH_END_Msk
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_RD_SLVERR_Pos 1
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_RD_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_ENABLE_REG_RD_SLVERR_Pos)
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_RD_SLVERR PROV_DMA_CTRL_CH1_INT_ENABLE_REG_RD_SLVERR_Msk
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_WR_SLVERR_Pos 2
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_WR_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_ENABLE_REG_WR_SLVERR_Pos)
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_WR_SLVERR PROV_DMA_CTRL_CH1_INT_ENABLE_REG_WR_SLVERR_Msk
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_FIFO_OVERFLOW_Pos 3
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_FIFO_OVERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_ENABLE_REG_FIFO_OVERFLOW_Pos)
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_FIFO_OVERFLOW PROV_DMA_CTRL_CH1_INT_ENABLE_REG_FIFO_OVERFLOW_Msk
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_FIFO_UNDERFLOW_Pos 4
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_FIFO_UNDERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_ENABLE_REG_FIFO_UNDERFLOW_Pos)
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_FIFO_UNDERFLOW PROV_DMA_CTRL_CH1_INT_ENABLE_REG_FIFO_UNDERFLOW_Msk
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_TIMEOUT_RD_Pos 5
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_TIMEOUT_RD_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_ENABLE_REG_TIMEOUT_RD_Pos)
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_TIMEOUT_RD PROV_DMA_CTRL_CH1_INT_ENABLE_REG_TIMEOUT_RD_Msk
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_TIMEOUT_WR_Pos 6
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_TIMEOUT_WR_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_ENABLE_REG_TIMEOUT_WR_Pos)
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_TIMEOUT_WR PROV_DMA_CTRL_CH1_INT_ENABLE_REG_TIMEOUT_WR_Msk
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_WDT_Pos 7
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_WDT_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_ENABLE_REG_WDT_Pos)
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_WDT PROV_DMA_CTRL_CH1_INT_ENABLE_REG_WDT_Msk
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_MASK 0xFFu
#define PROV_DMA_CTRL_CH1_INT_ENABLE_REG_Msk 0xFFu



typedef union {
  struct {
    uint8_t CH_END:1;
    uint8_t RD_SLVERR:1;
    uint8_t WR_SLVERR:1;
    uint8_t FIFO_OVERFLOW:1;
    uint8_t FIFO_UNDERFLOW:1;
    uint8_t TIMEOUT_RD:1;
    uint8_t TIMEOUT_WR:1;
    uint8_t WDT:1;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH1_INT_STATUS_REG_Type;


#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_OFFSET 0x1AC
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_CH_END_Pos 0
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_CH_END_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_STATUS_REG_CH_END_Pos)
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_CH_END PROV_DMA_CTRL_CH1_INT_STATUS_REG_CH_END_Msk
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_RD_SLVERR_Pos 1
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_RD_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_STATUS_REG_RD_SLVERR_Pos)
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_RD_SLVERR PROV_DMA_CTRL_CH1_INT_STATUS_REG_RD_SLVERR_Msk
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_WR_SLVERR_Pos 2
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_WR_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_STATUS_REG_WR_SLVERR_Pos)
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_WR_SLVERR PROV_DMA_CTRL_CH1_INT_STATUS_REG_WR_SLVERR_Msk
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_FIFO_OVERFLOW_Pos 3
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_FIFO_OVERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_STATUS_REG_FIFO_OVERFLOW_Pos)
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_FIFO_OVERFLOW PROV_DMA_CTRL_CH1_INT_STATUS_REG_FIFO_OVERFLOW_Msk
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_FIFO_UNDERFLOW_Pos 4
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_FIFO_UNDERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_STATUS_REG_FIFO_UNDERFLOW_Pos)
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_FIFO_UNDERFLOW PROV_DMA_CTRL_CH1_INT_STATUS_REG_FIFO_UNDERFLOW_Msk
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_TIMEOUT_RD_Pos 5
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_TIMEOUT_RD_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_STATUS_REG_TIMEOUT_RD_Pos)
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_TIMEOUT_RD PROV_DMA_CTRL_CH1_INT_STATUS_REG_TIMEOUT_RD_Msk
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_TIMEOUT_WR_Pos 6
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_TIMEOUT_WR_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_STATUS_REG_TIMEOUT_WR_Pos)
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_TIMEOUT_WR PROV_DMA_CTRL_CH1_INT_STATUS_REG_TIMEOUT_WR_Msk
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_WDT_Pos 7
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_WDT_Msk (0x1u << PROV_DMA_CTRL_CH1_INT_STATUS_REG_WDT_Pos)
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_WDT PROV_DMA_CTRL_CH1_INT_STATUS_REG_WDT_Msk
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_MASK 0xFFu
#define PROV_DMA_CTRL_CH1_INT_STATUS_REG_Msk 0xFFu



typedef union {
  struct {
    uint32_t RD_START_ADDR:32;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH2_CMD_REG0_Type;


#define PROV_DMA_CTRL_CH2_CMD_REG0_OFFSET 0x200
#define PROV_DMA_CTRL_CH2_CMD_REG0_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH2_CMD_REG0_RD_START_ADDR_Pos 0
#define PROV_DMA_CTRL_CH2_CMD_REG0_RD_START_ADDR_Msk (0xFFFFFFFFu << PROV_DMA_CTRL_CH2_CMD_REG0_RD_START_ADDR_Pos)
#define PROV_DMA_CTRL_CH2_CMD_REG0_RD_START_ADDR(value) (PROV_DMA_CTRL_CH2_CMD_REG0_RD_START_ADDR_Msk & ((value) << PROV_DMA_CTRL_CH2_CMD_REG0_RD_START_ADDR_Pos))
#define PROV_DMA_CTRL_CH2_CMD_REG0_MASK 0xFFFFFFFFu
#define PROV_DMA_CTRL_CH2_CMD_REG0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t WR_START_ADDR:32;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH2_CMD_REG1_Type;


#define PROV_DMA_CTRL_CH2_CMD_REG1_OFFSET 0x204
#define PROV_DMA_CTRL_CH2_CMD_REG1_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH2_CMD_REG1_WR_START_ADDR_Pos 0
#define PROV_DMA_CTRL_CH2_CMD_REG1_WR_START_ADDR_Msk (0xFFFFFFFFu << PROV_DMA_CTRL_CH2_CMD_REG1_WR_START_ADDR_Pos)
#define PROV_DMA_CTRL_CH2_CMD_REG1_WR_START_ADDR(value) (PROV_DMA_CTRL_CH2_CMD_REG1_WR_START_ADDR_Msk & ((value) << PROV_DMA_CTRL_CH2_CMD_REG1_WR_START_ADDR_Pos))
#define PROV_DMA_CTRL_CH2_CMD_REG1_MASK 0xFFFFFFFFu
#define PROV_DMA_CTRL_CH2_CMD_REG1_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint16_t BUFFER_SIZE:13;
    uint16_t :3;
  } bit;
  uint16_t reg;
} PROV_DMA_CTRL_CH2_CMD_REG2_Type;


#define PROV_DMA_CTRL_CH2_CMD_REG2_OFFSET 0x208
#define PROV_DMA_CTRL_CH2_CMD_REG2_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH2_CMD_REG2_BUFFER_SIZE_Pos 0
#define PROV_DMA_CTRL_CH2_CMD_REG2_BUFFER_SIZE_Msk (0x1FFFu << PROV_DMA_CTRL_CH2_CMD_REG2_BUFFER_SIZE_Pos)
#define PROV_DMA_CTRL_CH2_CMD_REG2_BUFFER_SIZE(value) (PROV_DMA_CTRL_CH2_CMD_REG2_BUFFER_SIZE_Msk & ((value) << PROV_DMA_CTRL_CH2_CMD_REG2_BUFFER_SIZE_Pos))
#define PROV_DMA_CTRL_CH2_CMD_REG2_MASK 0x1FFFu
#define PROV_DMA_CTRL_CH2_CMD_REG2_Msk 0x1FFFu



typedef union {
  struct {
    uint32_t CMD_SET_INT:1;
    uint32_t CMD_LAST:1;
    uint32_t CMD_NEXT_ADDR:30;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH2_CMD_REG3_Type;


#define PROV_DMA_CTRL_CH2_CMD_REG3_OFFSET 0x20C
#define PROV_DMA_CTRL_CH2_CMD_REG3_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH2_CMD_REG3_CMD_SET_INT_Pos 0
#define PROV_DMA_CTRL_CH2_CMD_REG3_CMD_SET_INT_Msk (0x1u << PROV_DMA_CTRL_CH2_CMD_REG3_CMD_SET_INT_Pos)
#define PROV_DMA_CTRL_CH2_CMD_REG3_CMD_SET_INT PROV_DMA_CTRL_CH2_CMD_REG3_CMD_SET_INT_Msk
#define PROV_DMA_CTRL_CH2_CMD_REG3_CMD_LAST_Pos 1
#define PROV_DMA_CTRL_CH2_CMD_REG3_CMD_LAST_Msk (0x1u << PROV_DMA_CTRL_CH2_CMD_REG3_CMD_LAST_Pos)
#define PROV_DMA_CTRL_CH2_CMD_REG3_CMD_LAST PROV_DMA_CTRL_CH2_CMD_REG3_CMD_LAST_Msk
#define PROV_DMA_CTRL_CH2_CMD_REG3_CMD_NEXT_ADDR_Pos 2
#define PROV_DMA_CTRL_CH2_CMD_REG3_CMD_NEXT_ADDR_Msk (0x3FFFFFFFu << PROV_DMA_CTRL_CH2_CMD_REG3_CMD_NEXT_ADDR_Pos)
#define PROV_DMA_CTRL_CH2_CMD_REG3_CMD_NEXT_ADDR(value) (PROV_DMA_CTRL_CH2_CMD_REG3_CMD_NEXT_ADDR_Msk & ((value) << PROV_DMA_CTRL_CH2_CMD_REG3_CMD_NEXT_ADDR_Pos))
#define PROV_DMA_CTRL_CH2_CMD_REG3_MASK 0xFFFFFFFFu
#define PROV_DMA_CTRL_CH2_CMD_REG3_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t RD_BURST_MAX_SIZE:7;
    uint32_t :9;
    uint32_t RD_TOKENS:6;
    uint32_t :9;
    uint32_t RD_INCR:1;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH2_STATIC_REG0_Type;


#define PROV_DMA_CTRL_CH2_STATIC_REG0_OFFSET 0x210
#define PROV_DMA_CTRL_CH2_STATIC_REG0_RESETVALUE 0x80010000u

#define PROV_DMA_CTRL_CH2_STATIC_REG0_RD_BURST_MAX_SIZE_Pos 0
#define PROV_DMA_CTRL_CH2_STATIC_REG0_RD_BURST_MAX_SIZE_Msk (0x7Fu << PROV_DMA_CTRL_CH2_STATIC_REG0_RD_BURST_MAX_SIZE_Pos)
#define PROV_DMA_CTRL_CH2_STATIC_REG0_RD_BURST_MAX_SIZE(value) (PROV_DMA_CTRL_CH2_STATIC_REG0_RD_BURST_MAX_SIZE_Msk & ((value) << PROV_DMA_CTRL_CH2_STATIC_REG0_RD_BURST_MAX_SIZE_Pos))
#define PROV_DMA_CTRL_CH2_STATIC_REG0_RD_TOKENS_Pos 16
#define PROV_DMA_CTRL_CH2_STATIC_REG0_RD_TOKENS_Msk (0x3Fu << PROV_DMA_CTRL_CH2_STATIC_REG0_RD_TOKENS_Pos)
#define PROV_DMA_CTRL_CH2_STATIC_REG0_RD_TOKENS(value) (PROV_DMA_CTRL_CH2_STATIC_REG0_RD_TOKENS_Msk & ((value) << PROV_DMA_CTRL_CH2_STATIC_REG0_RD_TOKENS_Pos))
#define PROV_DMA_CTRL_CH2_STATIC_REG0_RD_INCR_Pos 31
#define PROV_DMA_CTRL_CH2_STATIC_REG0_RD_INCR_Msk (0x1u << PROV_DMA_CTRL_CH2_STATIC_REG0_RD_INCR_Pos)
#define PROV_DMA_CTRL_CH2_STATIC_REG0_RD_INCR PROV_DMA_CTRL_CH2_STATIC_REG0_RD_INCR_Msk
#define PROV_DMA_CTRL_CH2_STATIC_REG0_MASK 0x803F007Fu
#define PROV_DMA_CTRL_CH2_STATIC_REG0_Msk 0x803F007Fu



typedef union {
  struct {
    uint32_t WR_BURST_MAX_SIZE:7;
    uint32_t :9;
    uint32_t WR_TOKENS:6;
    uint32_t :9;
    uint32_t WR_INCR:1;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH2_STATIC_REG1_Type;


#define PROV_DMA_CTRL_CH2_STATIC_REG1_OFFSET 0x214
#define PROV_DMA_CTRL_CH2_STATIC_REG1_RESETVALUE 0x80010000u

#define PROV_DMA_CTRL_CH2_STATIC_REG1_WR_BURST_MAX_SIZE_Pos 0
#define PROV_DMA_CTRL_CH2_STATIC_REG1_WR_BURST_MAX_SIZE_Msk (0x7Fu << PROV_DMA_CTRL_CH2_STATIC_REG1_WR_BURST_MAX_SIZE_Pos)
#define PROV_DMA_CTRL_CH2_STATIC_REG1_WR_BURST_MAX_SIZE(value) (PROV_DMA_CTRL_CH2_STATIC_REG1_WR_BURST_MAX_SIZE_Msk & ((value) << PROV_DMA_CTRL_CH2_STATIC_REG1_WR_BURST_MAX_SIZE_Pos))
#define PROV_DMA_CTRL_CH2_STATIC_REG1_WR_TOKENS_Pos 16
#define PROV_DMA_CTRL_CH2_STATIC_REG1_WR_TOKENS_Msk (0x3Fu << PROV_DMA_CTRL_CH2_STATIC_REG1_WR_TOKENS_Pos)
#define PROV_DMA_CTRL_CH2_STATIC_REG1_WR_TOKENS(value) (PROV_DMA_CTRL_CH2_STATIC_REG1_WR_TOKENS_Msk & ((value) << PROV_DMA_CTRL_CH2_STATIC_REG1_WR_TOKENS_Pos))
#define PROV_DMA_CTRL_CH2_STATIC_REG1_WR_INCR_Pos 31
#define PROV_DMA_CTRL_CH2_STATIC_REG1_WR_INCR_Msk (0x1u << PROV_DMA_CTRL_CH2_STATIC_REG1_WR_INCR_Pos)
#define PROV_DMA_CTRL_CH2_STATIC_REG1_WR_INCR PROV_DMA_CTRL_CH2_STATIC_REG1_WR_INCR_Msk
#define PROV_DMA_CTRL_CH2_STATIC_REG1_MASK 0x803F007Fu
#define PROV_DMA_CTRL_CH2_STATIC_REG1_Msk 0x803F007Fu



typedef union {
  struct {
    uint32_t :16;
    uint32_t JOINT:1;
    uint32_t :11;
    uint32_t END_SWAP:2;
    uint32_t :2;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH2_STATIC_REG2_Type;


#define PROV_DMA_CTRL_CH2_STATIC_REG2_OFFSET 0x218
#define PROV_DMA_CTRL_CH2_STATIC_REG2_RESETVALUE 0x10000u

#define PROV_DMA_CTRL_CH2_STATIC_REG2_JOINT_Pos 16
#define PROV_DMA_CTRL_CH2_STATIC_REG2_JOINT_Msk (0x1u << PROV_DMA_CTRL_CH2_STATIC_REG2_JOINT_Pos)
#define PROV_DMA_CTRL_CH2_STATIC_REG2_JOINT PROV_DMA_CTRL_CH2_STATIC_REG2_JOINT_Msk
#define PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_Pos 28
#define PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_Msk (0x3u << PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_Pos)
#define PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP(value) (PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_Msk & ((value) << PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_Pos))
#define PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_0_Val 0x0u
#define PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_1_Val 0x1u
#define PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_2_Val 0x2u
#define PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_3_Val 0x3u
#define PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_0 (PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_0_Val << PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_Pos)
#define PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_1 (PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_1_Val << PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_Pos)
#define PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_2 (PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_2_Val << PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_Pos)
#define PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_3 (PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_3_Val << PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP_Pos)
#define PROV_DMA_CTRL_CH2_STATIC_REG2_MASK 0x30010000u
#define PROV_DMA_CTRL_CH2_STATIC_REG2_Msk 0x30010000u



typedef union {
  struct {
    uint32_t RD_PERIPH_NUM:5;
    uint32_t :3;
    uint32_t RD_PERIPH_DELAY:3;
    uint32_t :5;
    uint32_t WR_PERIPH_NUM:5;
    uint32_t :3;
    uint32_t WR_PERIPH_DELAY:3;
    uint32_t :5;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH2_STATIC_REG4_Type;


#define PROV_DMA_CTRL_CH2_STATIC_REG4_OFFSET 0x220
#define PROV_DMA_CTRL_CH2_STATIC_REG4_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH2_STATIC_REG4_RD_PERIPH_NUM_Pos 0
#define PROV_DMA_CTRL_CH2_STATIC_REG4_RD_PERIPH_NUM_Msk (0x1Fu << PROV_DMA_CTRL_CH2_STATIC_REG4_RD_PERIPH_NUM_Pos)
#define PROV_DMA_CTRL_CH2_STATIC_REG4_RD_PERIPH_NUM(value) (PROV_DMA_CTRL_CH2_STATIC_REG4_RD_PERIPH_NUM_Msk & ((value) << PROV_DMA_CTRL_CH2_STATIC_REG4_RD_PERIPH_NUM_Pos))
#define PROV_DMA_CTRL_CH2_STATIC_REG4_RD_PERIPH_DELAY_Pos 8
#define PROV_DMA_CTRL_CH2_STATIC_REG4_RD_PERIPH_DELAY_Msk (0x7u << PROV_DMA_CTRL_CH2_STATIC_REG4_RD_PERIPH_DELAY_Pos)
#define PROV_DMA_CTRL_CH2_STATIC_REG4_RD_PERIPH_DELAY(value) (PROV_DMA_CTRL_CH2_STATIC_REG4_RD_PERIPH_DELAY_Msk & ((value) << PROV_DMA_CTRL_CH2_STATIC_REG4_RD_PERIPH_DELAY_Pos))
#define PROV_DMA_CTRL_CH2_STATIC_REG4_WR_PERIPH_NUM_Pos 16
#define PROV_DMA_CTRL_CH2_STATIC_REG4_WR_PERIPH_NUM_Msk (0x1Fu << PROV_DMA_CTRL_CH2_STATIC_REG4_WR_PERIPH_NUM_Pos)
#define PROV_DMA_CTRL_CH2_STATIC_REG4_WR_PERIPH_NUM(value) (PROV_DMA_CTRL_CH2_STATIC_REG4_WR_PERIPH_NUM_Msk & ((value) << PROV_DMA_CTRL_CH2_STATIC_REG4_WR_PERIPH_NUM_Pos))
#define PROV_DMA_CTRL_CH2_STATIC_REG4_WR_PERIPH_DELAY_Pos 24
#define PROV_DMA_CTRL_CH2_STATIC_REG4_WR_PERIPH_DELAY_Msk (0x7u << PROV_DMA_CTRL_CH2_STATIC_REG4_WR_PERIPH_DELAY_Pos)
#define PROV_DMA_CTRL_CH2_STATIC_REG4_WR_PERIPH_DELAY(value) (PROV_DMA_CTRL_CH2_STATIC_REG4_WR_PERIPH_DELAY_Msk & ((value) << PROV_DMA_CTRL_CH2_STATIC_REG4_WR_PERIPH_DELAY_Pos))
#define PROV_DMA_CTRL_CH2_STATIC_REG4_MASK 0x71F071Fu
#define PROV_DMA_CTRL_CH2_STATIC_REG4_Msk 0x71F071Fu



typedef union {
  struct {
    uint16_t RD_ALLOW_FULL_FIFO:1;
    uint16_t WR_ALLOW_FULL_FIFO:1;
    uint16_t ALLOW_FULL_FIFO:1;
    uint16_t ALLOW_FULL_BURST:1;
    uint16_t ALLOW_JOINT_BURST:1;
    uint16_t :3;
    uint16_t SIMPLE_MEM:1;
    uint16_t :7;
  } bit;
  uint16_t reg;
} PROV_DMA_CTRL_CH2_RESRICT_REG_Type;


#define PROV_DMA_CTRL_CH2_RESRICT_REG_OFFSET 0x22C
#define PROV_DMA_CTRL_CH2_RESRICT_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH2_RESRICT_REG_RD_ALLOW_FULL_FIFO_Pos 0
#define PROV_DMA_CTRL_CH2_RESRICT_REG_RD_ALLOW_FULL_FIFO_Msk (0x1u << PROV_DMA_CTRL_CH2_RESRICT_REG_RD_ALLOW_FULL_FIFO_Pos)
#define PROV_DMA_CTRL_CH2_RESRICT_REG_RD_ALLOW_FULL_FIFO PROV_DMA_CTRL_CH2_RESRICT_REG_RD_ALLOW_FULL_FIFO_Msk
#define PROV_DMA_CTRL_CH2_RESRICT_REG_WR_ALLOW_FULL_FIFO_Pos 1
#define PROV_DMA_CTRL_CH2_RESRICT_REG_WR_ALLOW_FULL_FIFO_Msk (0x1u << PROV_DMA_CTRL_CH2_RESRICT_REG_WR_ALLOW_FULL_FIFO_Pos)
#define PROV_DMA_CTRL_CH2_RESRICT_REG_WR_ALLOW_FULL_FIFO PROV_DMA_CTRL_CH2_RESRICT_REG_WR_ALLOW_FULL_FIFO_Msk
#define PROV_DMA_CTRL_CH2_RESRICT_REG_ALLOW_FULL_FIFO_Pos 2
#define PROV_DMA_CTRL_CH2_RESRICT_REG_ALLOW_FULL_FIFO_Msk (0x1u << PROV_DMA_CTRL_CH2_RESRICT_REG_ALLOW_FULL_FIFO_Pos)
#define PROV_DMA_CTRL_CH2_RESRICT_REG_ALLOW_FULL_FIFO PROV_DMA_CTRL_CH2_RESRICT_REG_ALLOW_FULL_FIFO_Msk
#define PROV_DMA_CTRL_CH2_RESRICT_REG_ALLOW_FULL_BURST_Pos 3
#define PROV_DMA_CTRL_CH2_RESRICT_REG_ALLOW_FULL_BURST_Msk (0x1u << PROV_DMA_CTRL_CH2_RESRICT_REG_ALLOW_FULL_BURST_Pos)
#define PROV_DMA_CTRL_CH2_RESRICT_REG_ALLOW_FULL_BURST PROV_DMA_CTRL_CH2_RESRICT_REG_ALLOW_FULL_BURST_Msk
#define PROV_DMA_CTRL_CH2_RESRICT_REG_ALLOW_JOINT_BURST_Pos 4
#define PROV_DMA_CTRL_CH2_RESRICT_REG_ALLOW_JOINT_BURST_Msk (0x1u << PROV_DMA_CTRL_CH2_RESRICT_REG_ALLOW_JOINT_BURST_Pos)
#define PROV_DMA_CTRL_CH2_RESRICT_REG_ALLOW_JOINT_BURST PROV_DMA_CTRL_CH2_RESRICT_REG_ALLOW_JOINT_BURST_Msk
#define PROV_DMA_CTRL_CH2_RESRICT_REG_SIMPLE_MEM_Pos 8
#define PROV_DMA_CTRL_CH2_RESRICT_REG_SIMPLE_MEM_Msk (0x1u << PROV_DMA_CTRL_CH2_RESRICT_REG_SIMPLE_MEM_Pos)
#define PROV_DMA_CTRL_CH2_RESRICT_REG_SIMPLE_MEM PROV_DMA_CTRL_CH2_RESRICT_REG_SIMPLE_MEM_Msk
#define PROV_DMA_CTRL_CH2_RESRICT_REG_MASK 0x11Fu
#define PROV_DMA_CTRL_CH2_RESRICT_REG_Msk 0x11Fu



typedef union {
  struct {
    uint32_t RD_GAP:13;
    uint32_t :3;
    uint32_t WR_FULLNESS:13;
    uint32_t :3;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH2_FIFO_FULLNESS_REG_Type;


#define PROV_DMA_CTRL_CH2_FIFO_FULLNESS_REG_OFFSET 0x238
#define PROV_DMA_CTRL_CH2_FIFO_FULLNESS_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH2_FIFO_FULLNESS_REG_RD_GAP_Pos 0
#define PROV_DMA_CTRL_CH2_FIFO_FULLNESS_REG_RD_GAP_Msk (0x1FFFu << PROV_DMA_CTRL_CH2_FIFO_FULLNESS_REG_RD_GAP_Pos)
#define PROV_DMA_CTRL_CH2_FIFO_FULLNESS_REG_RD_GAP(value) (PROV_DMA_CTRL_CH2_FIFO_FULLNESS_REG_RD_GAP_Msk & ((value) << PROV_DMA_CTRL_CH2_FIFO_FULLNESS_REG_RD_GAP_Pos))
#define PROV_DMA_CTRL_CH2_FIFO_FULLNESS_REG_WR_FULLNESS_Pos 16
#define PROV_DMA_CTRL_CH2_FIFO_FULLNESS_REG_WR_FULLNESS_Msk (0x1FFFu << PROV_DMA_CTRL_CH2_FIFO_FULLNESS_REG_WR_FULLNESS_Pos)
#define PROV_DMA_CTRL_CH2_FIFO_FULLNESS_REG_WR_FULLNESS(value) (PROV_DMA_CTRL_CH2_FIFO_FULLNESS_REG_WR_FULLNESS_Msk & ((value) << PROV_DMA_CTRL_CH2_FIFO_FULLNESS_REG_WR_FULLNESS_Pos))
#define PROV_DMA_CTRL_CH2_FIFO_FULLNESS_REG_MASK 0x1FFF1FFFu
#define PROV_DMA_CTRL_CH2_FIFO_FULLNESS_REG_Msk 0x1FFF1FFFu



typedef union {
  struct {
    uint8_t CH2_CH_ENABLE_REG:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH2_CH_ENABLE_REG_Type;


#define PROV_DMA_CTRL_CH2_CH_ENABLE_REG_OFFSET 0x240
#define PROV_DMA_CTRL_CH2_CH_ENABLE_REG_RESETVALUE 0x01u

#define PROV_DMA_CTRL_CH2_CH_ENABLE_REG_CH2_CH_ENABLE_REG_Pos 0
#define PROV_DMA_CTRL_CH2_CH_ENABLE_REG_CH2_CH_ENABLE_REG_Msk (0x1u << PROV_DMA_CTRL_CH2_CH_ENABLE_REG_CH2_CH_ENABLE_REG_Pos)
#define PROV_DMA_CTRL_CH2_CH_ENABLE_REG_CH2_CH_ENABLE_REG PROV_DMA_CTRL_CH2_CH_ENABLE_REG_CH2_CH_ENABLE_REG_Msk
#define PROV_DMA_CTRL_CH2_CH_ENABLE_REG_MASK 0x01u
#define PROV_DMA_CTRL_CH2_CH_ENABLE_REG_Msk 0x01u



typedef union {
  struct {
    uint8_t CH2_CH_START_REG:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH2_CH_START_REG_Type;


#define PROV_DMA_CTRL_CH2_CH_START_REG_OFFSET 0x244
#define PROV_DMA_CTRL_CH2_CH_START_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH2_CH_START_REG_CH2_CH_START_REG_Pos 0
#define PROV_DMA_CTRL_CH2_CH_START_REG_CH2_CH_START_REG_Msk (0x1u << PROV_DMA_CTRL_CH2_CH_START_REG_CH2_CH_START_REG_Pos)
#define PROV_DMA_CTRL_CH2_CH_START_REG_CH2_CH_START_REG PROV_DMA_CTRL_CH2_CH_START_REG_CH2_CH_START_REG_Msk
#define PROV_DMA_CTRL_CH2_CH_START_REG_MASK 0x01u
#define PROV_DMA_CTRL_CH2_CH_START_REG_Msk 0x01u



typedef union {
  struct {
    uint8_t CH_RD_ACTIVE:1;
    uint8_t CH_WR_ACTIVE:1;
    uint8_t :6;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH2_CH_ACTIVE_REG_Type;


#define PROV_DMA_CTRL_CH2_CH_ACTIVE_REG_OFFSET 0x248
#define PROV_DMA_CTRL_CH2_CH_ACTIVE_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH2_CH_ACTIVE_REG_CH_RD_ACTIVE_Pos 0
#define PROV_DMA_CTRL_CH2_CH_ACTIVE_REG_CH_RD_ACTIVE_Msk (0x1u << PROV_DMA_CTRL_CH2_CH_ACTIVE_REG_CH_RD_ACTIVE_Pos)
#define PROV_DMA_CTRL_CH2_CH_ACTIVE_REG_CH_RD_ACTIVE PROV_DMA_CTRL_CH2_CH_ACTIVE_REG_CH_RD_ACTIVE_Msk
#define PROV_DMA_CTRL_CH2_CH_ACTIVE_REG_CH_WR_ACTIVE_Pos 1
#define PROV_DMA_CTRL_CH2_CH_ACTIVE_REG_CH_WR_ACTIVE_Msk (0x1u << PROV_DMA_CTRL_CH2_CH_ACTIVE_REG_CH_WR_ACTIVE_Pos)
#define PROV_DMA_CTRL_CH2_CH_ACTIVE_REG_CH_WR_ACTIVE PROV_DMA_CTRL_CH2_CH_ACTIVE_REG_CH_WR_ACTIVE_Msk
#define PROV_DMA_CTRL_CH2_CH_ACTIVE_REG_MASK 0x03u
#define PROV_DMA_CTRL_CH2_CH_ACTIVE_REG_Msk 0x03u



typedef union {
  struct {
    uint32_t BUFF_COUNT:12;
    uint32_t :4;
    uint32_t INT_COUNT:4;
    uint32_t :12;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH2_COUNT_REG_Type;


#define PROV_DMA_CTRL_CH2_COUNT_REG_OFFSET 0x250
#define PROV_DMA_CTRL_CH2_COUNT_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH2_COUNT_REG_BUFF_COUNT_Pos 0
#define PROV_DMA_CTRL_CH2_COUNT_REG_BUFF_COUNT_Msk (0xFFFu << PROV_DMA_CTRL_CH2_COUNT_REG_BUFF_COUNT_Pos)
#define PROV_DMA_CTRL_CH2_COUNT_REG_BUFF_COUNT(value) (PROV_DMA_CTRL_CH2_COUNT_REG_BUFF_COUNT_Msk & ((value) << PROV_DMA_CTRL_CH2_COUNT_REG_BUFF_COUNT_Pos))
#define PROV_DMA_CTRL_CH2_COUNT_REG_INT_COUNT_Pos 16
#define PROV_DMA_CTRL_CH2_COUNT_REG_INT_COUNT_Msk (0xFu << PROV_DMA_CTRL_CH2_COUNT_REG_INT_COUNT_Pos)
#define PROV_DMA_CTRL_CH2_COUNT_REG_INT_COUNT(value) (PROV_DMA_CTRL_CH2_COUNT_REG_INT_COUNT_Msk & ((value) << PROV_DMA_CTRL_CH2_COUNT_REG_INT_COUNT_Pos))
#define PROV_DMA_CTRL_CH2_COUNT_REG_MASK 0xF0FFFu
#define PROV_DMA_CTRL_CH2_COUNT_REG_Msk 0xF0FFFu



typedef union {
  struct {
    uint8_t CH_END:1;
    uint8_t RD_SLVERR:1;
    uint8_t WR_SLVERR:1;
    uint8_t FIFO_OVERFLOW:1;
    uint8_t FIFO_UNDERFLOW:1;
    uint8_t TIMEOUT_RD:1;
    uint8_t TIMEOUT_WR:1;
    uint8_t WDT:1;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_Type;


#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_OFFSET 0x2A0
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_CH_END_Pos 0
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_CH_END_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_CH_END_Pos)
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_CH_END PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_CH_END_Msk
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_RD_SLVERR_Pos 1
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_RD_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_RD_SLVERR_Pos)
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_RD_SLVERR PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_RD_SLVERR_Msk
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_WR_SLVERR_Pos 2
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_WR_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_WR_SLVERR_Pos)
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_WR_SLVERR PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_WR_SLVERR_Msk
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_FIFO_OVERFLOW_Pos 3
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_FIFO_OVERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_FIFO_OVERFLOW_Pos)
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_FIFO_OVERFLOW PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_FIFO_OVERFLOW_Msk
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_FIFO_UNDERFLOW_Pos 4
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_FIFO_UNDERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_FIFO_UNDERFLOW_Pos)
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_FIFO_UNDERFLOW PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_FIFO_UNDERFLOW_Msk
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_TIMEOUT_RD_Pos 5
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_TIMEOUT_RD_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_TIMEOUT_RD_Pos)
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_TIMEOUT_RD PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_TIMEOUT_RD_Msk
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_TIMEOUT_WR_Pos 6
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_TIMEOUT_WR_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_TIMEOUT_WR_Pos)
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_TIMEOUT_WR PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_TIMEOUT_WR_Msk
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_WDT_Pos 7
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_WDT_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_WDT_Pos)
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_WDT PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_WDT_Msk
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_MASK 0xFFu
#define PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_Msk 0xFFu



typedef union {
  struct {
    uint8_t CH_END:1;
    uint8_t RD_SLVERR:1;
    uint8_t WR_SLVERR:1;
    uint8_t FIFO_OVERFLOW:1;
    uint8_t FIFO_UNDERFLOW:1;
    uint8_t TIMEOUT_RD:1;
    uint8_t TIMEOUT_WR:1;
    uint8_t WDT:1;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH2_INT_CLEAR_REG_Type;


#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_OFFSET 0x2A4
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_CH_END_Pos 0
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_CH_END_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_CLEAR_REG_CH_END_Pos)
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_CH_END PROV_DMA_CTRL_CH2_INT_CLEAR_REG_CH_END_Msk
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_RD_SLVERR_Pos 1
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_RD_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_CLEAR_REG_RD_SLVERR_Pos)
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_RD_SLVERR PROV_DMA_CTRL_CH2_INT_CLEAR_REG_RD_SLVERR_Msk
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_WR_SLVERR_Pos 2
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_WR_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_CLEAR_REG_WR_SLVERR_Pos)
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_WR_SLVERR PROV_DMA_CTRL_CH2_INT_CLEAR_REG_WR_SLVERR_Msk
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_FIFO_OVERFLOW_Pos 3
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_FIFO_OVERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_CLEAR_REG_FIFO_OVERFLOW_Pos)
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_FIFO_OVERFLOW PROV_DMA_CTRL_CH2_INT_CLEAR_REG_FIFO_OVERFLOW_Msk
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_FIFO_UNDERFLOW_Pos 4
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_FIFO_UNDERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_CLEAR_REG_FIFO_UNDERFLOW_Pos)
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_FIFO_UNDERFLOW PROV_DMA_CTRL_CH2_INT_CLEAR_REG_FIFO_UNDERFLOW_Msk
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_TIMEOUT_RD_Pos 5
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_TIMEOUT_RD_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_CLEAR_REG_TIMEOUT_RD_Pos)
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_TIMEOUT_RD PROV_DMA_CTRL_CH2_INT_CLEAR_REG_TIMEOUT_RD_Msk
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_TIMEOUT_WR_Pos 6
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_TIMEOUT_WR_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_CLEAR_REG_TIMEOUT_WR_Pos)
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_TIMEOUT_WR PROV_DMA_CTRL_CH2_INT_CLEAR_REG_TIMEOUT_WR_Msk
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_WDT_Pos 7
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_WDT_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_CLEAR_REG_WDT_Pos)
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_WDT PROV_DMA_CTRL_CH2_INT_CLEAR_REG_WDT_Msk
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_MASK 0xFFu
#define PROV_DMA_CTRL_CH2_INT_CLEAR_REG_Msk 0xFFu



typedef union {
  struct {
    uint8_t CH_END:1;
    uint8_t RD_SLVERR:1;
    uint8_t WR_SLVERR:1;
    uint8_t FIFO_OVERFLOW:1;
    uint8_t FIFO_UNDERFLOW:1;
    uint8_t TIMEOUT_RD:1;
    uint8_t TIMEOUT_WR:1;
    uint8_t WDT:1;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH2_INT_ENABLE_REG_Type;


#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_OFFSET 0x2A8
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_CH_END_Pos 0
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_CH_END_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_ENABLE_REG_CH_END_Pos)
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_CH_END PROV_DMA_CTRL_CH2_INT_ENABLE_REG_CH_END_Msk
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_RD_SLVERR_Pos 1
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_RD_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_ENABLE_REG_RD_SLVERR_Pos)
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_RD_SLVERR PROV_DMA_CTRL_CH2_INT_ENABLE_REG_RD_SLVERR_Msk
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_WR_SLVERR_Pos 2
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_WR_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_ENABLE_REG_WR_SLVERR_Pos)
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_WR_SLVERR PROV_DMA_CTRL_CH2_INT_ENABLE_REG_WR_SLVERR_Msk
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_FIFO_OVERFLOW_Pos 3
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_FIFO_OVERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_ENABLE_REG_FIFO_OVERFLOW_Pos)
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_FIFO_OVERFLOW PROV_DMA_CTRL_CH2_INT_ENABLE_REG_FIFO_OVERFLOW_Msk
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_FIFO_UNDERFLOW_Pos 4
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_FIFO_UNDERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_ENABLE_REG_FIFO_UNDERFLOW_Pos)
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_FIFO_UNDERFLOW PROV_DMA_CTRL_CH2_INT_ENABLE_REG_FIFO_UNDERFLOW_Msk
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_TIMEOUT_RD_Pos 5
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_TIMEOUT_RD_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_ENABLE_REG_TIMEOUT_RD_Pos)
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_TIMEOUT_RD PROV_DMA_CTRL_CH2_INT_ENABLE_REG_TIMEOUT_RD_Msk
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_TIMEOUT_WR_Pos 6
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_TIMEOUT_WR_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_ENABLE_REG_TIMEOUT_WR_Pos)
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_TIMEOUT_WR PROV_DMA_CTRL_CH2_INT_ENABLE_REG_TIMEOUT_WR_Msk
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_WDT_Pos 7
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_WDT_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_ENABLE_REG_WDT_Pos)
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_WDT PROV_DMA_CTRL_CH2_INT_ENABLE_REG_WDT_Msk
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_MASK 0xFFu
#define PROV_DMA_CTRL_CH2_INT_ENABLE_REG_Msk 0xFFu



typedef union {
  struct {
    uint8_t CH_END:1;
    uint8_t RD_SLVERR:1;
    uint8_t WR_SLVERR:1;
    uint8_t FIFO_OVERFLOW:1;
    uint8_t FIFO_UNDERFLOW:1;
    uint8_t TIMEOUT_RD:1;
    uint8_t TIMEOUT_WR:1;
    uint8_t WDT:1;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH2_INT_STATUS_REG_Type;


#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_OFFSET 0x2AC
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_CH_END_Pos 0
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_CH_END_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_STATUS_REG_CH_END_Pos)
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_CH_END PROV_DMA_CTRL_CH2_INT_STATUS_REG_CH_END_Msk
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_RD_SLVERR_Pos 1
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_RD_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_STATUS_REG_RD_SLVERR_Pos)
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_RD_SLVERR PROV_DMA_CTRL_CH2_INT_STATUS_REG_RD_SLVERR_Msk
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_WR_SLVERR_Pos 2
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_WR_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_STATUS_REG_WR_SLVERR_Pos)
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_WR_SLVERR PROV_DMA_CTRL_CH2_INT_STATUS_REG_WR_SLVERR_Msk
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_FIFO_OVERFLOW_Pos 3
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_FIFO_OVERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_STATUS_REG_FIFO_OVERFLOW_Pos)
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_FIFO_OVERFLOW PROV_DMA_CTRL_CH2_INT_STATUS_REG_FIFO_OVERFLOW_Msk
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_FIFO_UNDERFLOW_Pos 4
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_FIFO_UNDERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_STATUS_REG_FIFO_UNDERFLOW_Pos)
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_FIFO_UNDERFLOW PROV_DMA_CTRL_CH2_INT_STATUS_REG_FIFO_UNDERFLOW_Msk
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_TIMEOUT_RD_Pos 5
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_TIMEOUT_RD_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_STATUS_REG_TIMEOUT_RD_Pos)
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_TIMEOUT_RD PROV_DMA_CTRL_CH2_INT_STATUS_REG_TIMEOUT_RD_Msk
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_TIMEOUT_WR_Pos 6
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_TIMEOUT_WR_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_STATUS_REG_TIMEOUT_WR_Pos)
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_TIMEOUT_WR PROV_DMA_CTRL_CH2_INT_STATUS_REG_TIMEOUT_WR_Msk
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_WDT_Pos 7
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_WDT_Msk (0x1u << PROV_DMA_CTRL_CH2_INT_STATUS_REG_WDT_Pos)
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_WDT PROV_DMA_CTRL_CH2_INT_STATUS_REG_WDT_Msk
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_MASK 0xFFu
#define PROV_DMA_CTRL_CH2_INT_STATUS_REG_Msk 0xFFu



typedef union {
  struct {
    uint32_t RD_START_ADDR:32;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH3_CMD_REG0_Type;


#define PROV_DMA_CTRL_CH3_CMD_REG0_OFFSET 0x300
#define PROV_DMA_CTRL_CH3_CMD_REG0_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH3_CMD_REG0_RD_START_ADDR_Pos 0
#define PROV_DMA_CTRL_CH3_CMD_REG0_RD_START_ADDR_Msk (0xFFFFFFFFu << PROV_DMA_CTRL_CH3_CMD_REG0_RD_START_ADDR_Pos)
#define PROV_DMA_CTRL_CH3_CMD_REG0_RD_START_ADDR(value) (PROV_DMA_CTRL_CH3_CMD_REG0_RD_START_ADDR_Msk & ((value) << PROV_DMA_CTRL_CH3_CMD_REG0_RD_START_ADDR_Pos))
#define PROV_DMA_CTRL_CH3_CMD_REG0_MASK 0xFFFFFFFFu
#define PROV_DMA_CTRL_CH3_CMD_REG0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t WR_START_ADDR:32;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH3_CMD_REG1_Type;


#define PROV_DMA_CTRL_CH3_CMD_REG1_OFFSET 0x304
#define PROV_DMA_CTRL_CH3_CMD_REG1_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH3_CMD_REG1_WR_START_ADDR_Pos 0
#define PROV_DMA_CTRL_CH3_CMD_REG1_WR_START_ADDR_Msk (0xFFFFFFFFu << PROV_DMA_CTRL_CH3_CMD_REG1_WR_START_ADDR_Pos)
#define PROV_DMA_CTRL_CH3_CMD_REG1_WR_START_ADDR(value) (PROV_DMA_CTRL_CH3_CMD_REG1_WR_START_ADDR_Msk & ((value) << PROV_DMA_CTRL_CH3_CMD_REG1_WR_START_ADDR_Pos))
#define PROV_DMA_CTRL_CH3_CMD_REG1_MASK 0xFFFFFFFFu
#define PROV_DMA_CTRL_CH3_CMD_REG1_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint16_t BUFFER_SIZE:13;
    uint16_t :3;
  } bit;
  uint16_t reg;
} PROV_DMA_CTRL_CH3_CMD_REG2_Type;


#define PROV_DMA_CTRL_CH3_CMD_REG2_OFFSET 0x308
#define PROV_DMA_CTRL_CH3_CMD_REG2_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH3_CMD_REG2_BUFFER_SIZE_Pos 0
#define PROV_DMA_CTRL_CH3_CMD_REG2_BUFFER_SIZE_Msk (0x1FFFu << PROV_DMA_CTRL_CH3_CMD_REG2_BUFFER_SIZE_Pos)
#define PROV_DMA_CTRL_CH3_CMD_REG2_BUFFER_SIZE(value) (PROV_DMA_CTRL_CH3_CMD_REG2_BUFFER_SIZE_Msk & ((value) << PROV_DMA_CTRL_CH3_CMD_REG2_BUFFER_SIZE_Pos))
#define PROV_DMA_CTRL_CH3_CMD_REG2_MASK 0x1FFFu
#define PROV_DMA_CTRL_CH3_CMD_REG2_Msk 0x1FFFu



typedef union {
  struct {
    uint32_t CMD_SET_INT:1;
    uint32_t CMD_LAST:1;
    uint32_t CMD_NEXT_ADDR:30;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH3_CMD_REG3_Type;


#define PROV_DMA_CTRL_CH3_CMD_REG3_OFFSET 0x30C
#define PROV_DMA_CTRL_CH3_CMD_REG3_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH3_CMD_REG3_CMD_SET_INT_Pos 0
#define PROV_DMA_CTRL_CH3_CMD_REG3_CMD_SET_INT_Msk (0x1u << PROV_DMA_CTRL_CH3_CMD_REG3_CMD_SET_INT_Pos)
#define PROV_DMA_CTRL_CH3_CMD_REG3_CMD_SET_INT PROV_DMA_CTRL_CH3_CMD_REG3_CMD_SET_INT_Msk
#define PROV_DMA_CTRL_CH3_CMD_REG3_CMD_LAST_Pos 1
#define PROV_DMA_CTRL_CH3_CMD_REG3_CMD_LAST_Msk (0x1u << PROV_DMA_CTRL_CH3_CMD_REG3_CMD_LAST_Pos)
#define PROV_DMA_CTRL_CH3_CMD_REG3_CMD_LAST PROV_DMA_CTRL_CH3_CMD_REG3_CMD_LAST_Msk
#define PROV_DMA_CTRL_CH3_CMD_REG3_CMD_NEXT_ADDR_Pos 2
#define PROV_DMA_CTRL_CH3_CMD_REG3_CMD_NEXT_ADDR_Msk (0x3FFFFFFFu << PROV_DMA_CTRL_CH3_CMD_REG3_CMD_NEXT_ADDR_Pos)
#define PROV_DMA_CTRL_CH3_CMD_REG3_CMD_NEXT_ADDR(value) (PROV_DMA_CTRL_CH3_CMD_REG3_CMD_NEXT_ADDR_Msk & ((value) << PROV_DMA_CTRL_CH3_CMD_REG3_CMD_NEXT_ADDR_Pos))
#define PROV_DMA_CTRL_CH3_CMD_REG3_MASK 0xFFFFFFFFu
#define PROV_DMA_CTRL_CH3_CMD_REG3_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t RD_BURST_MAX_SIZE:7;
    uint32_t :9;
    uint32_t RD_TOKENS:6;
    uint32_t :9;
    uint32_t RD_INCR:1;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH3_STATIC_REG0_Type;


#define PROV_DMA_CTRL_CH3_STATIC_REG0_OFFSET 0x310
#define PROV_DMA_CTRL_CH3_STATIC_REG0_RESETVALUE 0x80010000u

#define PROV_DMA_CTRL_CH3_STATIC_REG0_RD_BURST_MAX_SIZE_Pos 0
#define PROV_DMA_CTRL_CH3_STATIC_REG0_RD_BURST_MAX_SIZE_Msk (0x7Fu << PROV_DMA_CTRL_CH3_STATIC_REG0_RD_BURST_MAX_SIZE_Pos)
#define PROV_DMA_CTRL_CH3_STATIC_REG0_RD_BURST_MAX_SIZE(value) (PROV_DMA_CTRL_CH3_STATIC_REG0_RD_BURST_MAX_SIZE_Msk & ((value) << PROV_DMA_CTRL_CH3_STATIC_REG0_RD_BURST_MAX_SIZE_Pos))
#define PROV_DMA_CTRL_CH3_STATIC_REG0_RD_TOKENS_Pos 16
#define PROV_DMA_CTRL_CH3_STATIC_REG0_RD_TOKENS_Msk (0x3Fu << PROV_DMA_CTRL_CH3_STATIC_REG0_RD_TOKENS_Pos)
#define PROV_DMA_CTRL_CH3_STATIC_REG0_RD_TOKENS(value) (PROV_DMA_CTRL_CH3_STATIC_REG0_RD_TOKENS_Msk & ((value) << PROV_DMA_CTRL_CH3_STATIC_REG0_RD_TOKENS_Pos))
#define PROV_DMA_CTRL_CH3_STATIC_REG0_RD_INCR_Pos 31
#define PROV_DMA_CTRL_CH3_STATIC_REG0_RD_INCR_Msk (0x1u << PROV_DMA_CTRL_CH3_STATIC_REG0_RD_INCR_Pos)
#define PROV_DMA_CTRL_CH3_STATIC_REG0_RD_INCR PROV_DMA_CTRL_CH3_STATIC_REG0_RD_INCR_Msk
#define PROV_DMA_CTRL_CH3_STATIC_REG0_MASK 0x803F007Fu
#define PROV_DMA_CTRL_CH3_STATIC_REG0_Msk 0x803F007Fu



typedef union {
  struct {
    uint32_t WR_BURST_MAX_SIZE:7;
    uint32_t :9;
    uint32_t WR_TOKENS:6;
    uint32_t :9;
    uint32_t WR_INCR:1;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH3_STATIC_REG1_Type;


#define PROV_DMA_CTRL_CH3_STATIC_REG1_OFFSET 0x314
#define PROV_DMA_CTRL_CH3_STATIC_REG1_RESETVALUE 0x80010000u

#define PROV_DMA_CTRL_CH3_STATIC_REG1_WR_BURST_MAX_SIZE_Pos 0
#define PROV_DMA_CTRL_CH3_STATIC_REG1_WR_BURST_MAX_SIZE_Msk (0x7Fu << PROV_DMA_CTRL_CH3_STATIC_REG1_WR_BURST_MAX_SIZE_Pos)
#define PROV_DMA_CTRL_CH3_STATIC_REG1_WR_BURST_MAX_SIZE(value) (PROV_DMA_CTRL_CH3_STATIC_REG1_WR_BURST_MAX_SIZE_Msk & ((value) << PROV_DMA_CTRL_CH3_STATIC_REG1_WR_BURST_MAX_SIZE_Pos))
#define PROV_DMA_CTRL_CH3_STATIC_REG1_WR_TOKENS_Pos 16
#define PROV_DMA_CTRL_CH3_STATIC_REG1_WR_TOKENS_Msk (0x3Fu << PROV_DMA_CTRL_CH3_STATIC_REG1_WR_TOKENS_Pos)
#define PROV_DMA_CTRL_CH3_STATIC_REG1_WR_TOKENS(value) (PROV_DMA_CTRL_CH3_STATIC_REG1_WR_TOKENS_Msk & ((value) << PROV_DMA_CTRL_CH3_STATIC_REG1_WR_TOKENS_Pos))
#define PROV_DMA_CTRL_CH3_STATIC_REG1_WR_INCR_Pos 31
#define PROV_DMA_CTRL_CH3_STATIC_REG1_WR_INCR_Msk (0x1u << PROV_DMA_CTRL_CH3_STATIC_REG1_WR_INCR_Pos)
#define PROV_DMA_CTRL_CH3_STATIC_REG1_WR_INCR PROV_DMA_CTRL_CH3_STATIC_REG1_WR_INCR_Msk
#define PROV_DMA_CTRL_CH3_STATIC_REG1_MASK 0x803F007Fu
#define PROV_DMA_CTRL_CH3_STATIC_REG1_Msk 0x803F007Fu



typedef union {
  struct {
    uint32_t :16;
    uint32_t JOINT:1;
    uint32_t :11;
    uint32_t END_SWAP:2;
    uint32_t :2;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH3_STATIC_REG2_Type;


#define PROV_DMA_CTRL_CH3_STATIC_REG2_OFFSET 0x318
#define PROV_DMA_CTRL_CH3_STATIC_REG2_RESETVALUE 0x10000u

#define PROV_DMA_CTRL_CH3_STATIC_REG2_JOINT_Pos 16
#define PROV_DMA_CTRL_CH3_STATIC_REG2_JOINT_Msk (0x1u << PROV_DMA_CTRL_CH3_STATIC_REG2_JOINT_Pos)
#define PROV_DMA_CTRL_CH3_STATIC_REG2_JOINT PROV_DMA_CTRL_CH3_STATIC_REG2_JOINT_Msk
#define PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_Pos 28
#define PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_Msk (0x3u << PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_Pos)
#define PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP(value) (PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_Msk & ((value) << PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_Pos))
#define PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_0_Val 0x0u
#define PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_1_Val 0x1u
#define PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_2_Val 0x2u
#define PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_3_Val 0x3u
#define PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_0 (PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_0_Val << PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_Pos)
#define PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_1 (PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_1_Val << PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_Pos)
#define PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_2 (PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_2_Val << PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_Pos)
#define PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_3 (PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_3_Val << PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP_Pos)
#define PROV_DMA_CTRL_CH3_STATIC_REG2_MASK 0x30010000u
#define PROV_DMA_CTRL_CH3_STATIC_REG2_Msk 0x30010000u



typedef union {
  struct {
    uint32_t RD_PERIPH_NUM:5;
    uint32_t :3;
    uint32_t RD_PERIPH_DELAY:3;
    uint32_t :5;
    uint32_t WR_PERIPH_NUM:5;
    uint32_t :3;
    uint32_t WR_PERIPH_DELAY:3;
    uint32_t :5;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH3_STATIC_REG4_Type;


#define PROV_DMA_CTRL_CH3_STATIC_REG4_OFFSET 0x320
#define PROV_DMA_CTRL_CH3_STATIC_REG4_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH3_STATIC_REG4_RD_PERIPH_NUM_Pos 0
#define PROV_DMA_CTRL_CH3_STATIC_REG4_RD_PERIPH_NUM_Msk (0x1Fu << PROV_DMA_CTRL_CH3_STATIC_REG4_RD_PERIPH_NUM_Pos)
#define PROV_DMA_CTRL_CH3_STATIC_REG4_RD_PERIPH_NUM(value) (PROV_DMA_CTRL_CH3_STATIC_REG4_RD_PERIPH_NUM_Msk & ((value) << PROV_DMA_CTRL_CH3_STATIC_REG4_RD_PERIPH_NUM_Pos))
#define PROV_DMA_CTRL_CH3_STATIC_REG4_RD_PERIPH_DELAY_Pos 8
#define PROV_DMA_CTRL_CH3_STATIC_REG4_RD_PERIPH_DELAY_Msk (0x7u << PROV_DMA_CTRL_CH3_STATIC_REG4_RD_PERIPH_DELAY_Pos)
#define PROV_DMA_CTRL_CH3_STATIC_REG4_RD_PERIPH_DELAY(value) (PROV_DMA_CTRL_CH3_STATIC_REG4_RD_PERIPH_DELAY_Msk & ((value) << PROV_DMA_CTRL_CH3_STATIC_REG4_RD_PERIPH_DELAY_Pos))
#define PROV_DMA_CTRL_CH3_STATIC_REG4_WR_PERIPH_NUM_Pos 16
#define PROV_DMA_CTRL_CH3_STATIC_REG4_WR_PERIPH_NUM_Msk (0x1Fu << PROV_DMA_CTRL_CH3_STATIC_REG4_WR_PERIPH_NUM_Pos)
#define PROV_DMA_CTRL_CH3_STATIC_REG4_WR_PERIPH_NUM(value) (PROV_DMA_CTRL_CH3_STATIC_REG4_WR_PERIPH_NUM_Msk & ((value) << PROV_DMA_CTRL_CH3_STATIC_REG4_WR_PERIPH_NUM_Pos))
#define PROV_DMA_CTRL_CH3_STATIC_REG4_WR_PERIPH_DELAY_Pos 24
#define PROV_DMA_CTRL_CH3_STATIC_REG4_WR_PERIPH_DELAY_Msk (0x7u << PROV_DMA_CTRL_CH3_STATIC_REG4_WR_PERIPH_DELAY_Pos)
#define PROV_DMA_CTRL_CH3_STATIC_REG4_WR_PERIPH_DELAY(value) (PROV_DMA_CTRL_CH3_STATIC_REG4_WR_PERIPH_DELAY_Msk & ((value) << PROV_DMA_CTRL_CH3_STATIC_REG4_WR_PERIPH_DELAY_Pos))
#define PROV_DMA_CTRL_CH3_STATIC_REG4_MASK 0x71F071Fu
#define PROV_DMA_CTRL_CH3_STATIC_REG4_Msk 0x71F071Fu



typedef union {
  struct {
    uint16_t RD_ALLOW_FULL_FIFO:1;
    uint16_t WR_ALLOW_FULL_FIFO:1;
    uint16_t ALLOW_FULL_FIFO:1;
    uint16_t ALLOW_FULL_BURST:1;
    uint16_t ALLOW_JOINT_BURST:1;
    uint16_t :3;
    uint16_t SIMPLE_MEM:1;
    uint16_t :7;
  } bit;
  uint16_t reg;
} PROV_DMA_CTRL_CH3_RESRICT_REG_Type;


#define PROV_DMA_CTRL_CH3_RESRICT_REG_OFFSET 0x32C
#define PROV_DMA_CTRL_CH3_RESRICT_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH3_RESRICT_REG_RD_ALLOW_FULL_FIFO_Pos 0
#define PROV_DMA_CTRL_CH3_RESRICT_REG_RD_ALLOW_FULL_FIFO_Msk (0x1u << PROV_DMA_CTRL_CH3_RESRICT_REG_RD_ALLOW_FULL_FIFO_Pos)
#define PROV_DMA_CTRL_CH3_RESRICT_REG_RD_ALLOW_FULL_FIFO PROV_DMA_CTRL_CH3_RESRICT_REG_RD_ALLOW_FULL_FIFO_Msk
#define PROV_DMA_CTRL_CH3_RESRICT_REG_WR_ALLOW_FULL_FIFO_Pos 1
#define PROV_DMA_CTRL_CH3_RESRICT_REG_WR_ALLOW_FULL_FIFO_Msk (0x1u << PROV_DMA_CTRL_CH3_RESRICT_REG_WR_ALLOW_FULL_FIFO_Pos)
#define PROV_DMA_CTRL_CH3_RESRICT_REG_WR_ALLOW_FULL_FIFO PROV_DMA_CTRL_CH3_RESRICT_REG_WR_ALLOW_FULL_FIFO_Msk
#define PROV_DMA_CTRL_CH3_RESRICT_REG_ALLOW_FULL_FIFO_Pos 2
#define PROV_DMA_CTRL_CH3_RESRICT_REG_ALLOW_FULL_FIFO_Msk (0x1u << PROV_DMA_CTRL_CH3_RESRICT_REG_ALLOW_FULL_FIFO_Pos)
#define PROV_DMA_CTRL_CH3_RESRICT_REG_ALLOW_FULL_FIFO PROV_DMA_CTRL_CH3_RESRICT_REG_ALLOW_FULL_FIFO_Msk
#define PROV_DMA_CTRL_CH3_RESRICT_REG_ALLOW_FULL_BURST_Pos 3
#define PROV_DMA_CTRL_CH3_RESRICT_REG_ALLOW_FULL_BURST_Msk (0x1u << PROV_DMA_CTRL_CH3_RESRICT_REG_ALLOW_FULL_BURST_Pos)
#define PROV_DMA_CTRL_CH3_RESRICT_REG_ALLOW_FULL_BURST PROV_DMA_CTRL_CH3_RESRICT_REG_ALLOW_FULL_BURST_Msk
#define PROV_DMA_CTRL_CH3_RESRICT_REG_ALLOW_JOINT_BURST_Pos 4
#define PROV_DMA_CTRL_CH3_RESRICT_REG_ALLOW_JOINT_BURST_Msk (0x1u << PROV_DMA_CTRL_CH3_RESRICT_REG_ALLOW_JOINT_BURST_Pos)
#define PROV_DMA_CTRL_CH3_RESRICT_REG_ALLOW_JOINT_BURST PROV_DMA_CTRL_CH3_RESRICT_REG_ALLOW_JOINT_BURST_Msk
#define PROV_DMA_CTRL_CH3_RESRICT_REG_SIMPLE_MEM_Pos 8
#define PROV_DMA_CTRL_CH3_RESRICT_REG_SIMPLE_MEM_Msk (0x1u << PROV_DMA_CTRL_CH3_RESRICT_REG_SIMPLE_MEM_Pos)
#define PROV_DMA_CTRL_CH3_RESRICT_REG_SIMPLE_MEM PROV_DMA_CTRL_CH3_RESRICT_REG_SIMPLE_MEM_Msk
#define PROV_DMA_CTRL_CH3_RESRICT_REG_MASK 0x11Fu
#define PROV_DMA_CTRL_CH3_RESRICT_REG_Msk 0x11Fu



typedef union {
  struct {
    uint32_t RD_GAP:13;
    uint32_t :3;
    uint32_t WR_FULLNESS:13;
    uint32_t :3;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH3_FIFO_FULLNESS_REG_Type;


#define PROV_DMA_CTRL_CH3_FIFO_FULLNESS_REG_OFFSET 0x338
#define PROV_DMA_CTRL_CH3_FIFO_FULLNESS_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH3_FIFO_FULLNESS_REG_RD_GAP_Pos 0
#define PROV_DMA_CTRL_CH3_FIFO_FULLNESS_REG_RD_GAP_Msk (0x1FFFu << PROV_DMA_CTRL_CH3_FIFO_FULLNESS_REG_RD_GAP_Pos)
#define PROV_DMA_CTRL_CH3_FIFO_FULLNESS_REG_RD_GAP(value) (PROV_DMA_CTRL_CH3_FIFO_FULLNESS_REG_RD_GAP_Msk & ((value) << PROV_DMA_CTRL_CH3_FIFO_FULLNESS_REG_RD_GAP_Pos))
#define PROV_DMA_CTRL_CH3_FIFO_FULLNESS_REG_WR_FULLNESS_Pos 16
#define PROV_DMA_CTRL_CH3_FIFO_FULLNESS_REG_WR_FULLNESS_Msk (0x1FFFu << PROV_DMA_CTRL_CH3_FIFO_FULLNESS_REG_WR_FULLNESS_Pos)
#define PROV_DMA_CTRL_CH3_FIFO_FULLNESS_REG_WR_FULLNESS(value) (PROV_DMA_CTRL_CH3_FIFO_FULLNESS_REG_WR_FULLNESS_Msk & ((value) << PROV_DMA_CTRL_CH3_FIFO_FULLNESS_REG_WR_FULLNESS_Pos))
#define PROV_DMA_CTRL_CH3_FIFO_FULLNESS_REG_MASK 0x1FFF1FFFu
#define PROV_DMA_CTRL_CH3_FIFO_FULLNESS_REG_Msk 0x1FFF1FFFu



typedef union {
  struct {
    uint8_t CH3_CH_ENABLE_REG:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH3_CH_ENABLE_REG_Type;


#define PROV_DMA_CTRL_CH3_CH_ENABLE_REG_OFFSET 0x340
#define PROV_DMA_CTRL_CH3_CH_ENABLE_REG_RESETVALUE 0x01u

#define PROV_DMA_CTRL_CH3_CH_ENABLE_REG_CH3_CH_ENABLE_REG_Pos 0
#define PROV_DMA_CTRL_CH3_CH_ENABLE_REG_CH3_CH_ENABLE_REG_Msk (0x1u << PROV_DMA_CTRL_CH3_CH_ENABLE_REG_CH3_CH_ENABLE_REG_Pos)
#define PROV_DMA_CTRL_CH3_CH_ENABLE_REG_CH3_CH_ENABLE_REG PROV_DMA_CTRL_CH3_CH_ENABLE_REG_CH3_CH_ENABLE_REG_Msk
#define PROV_DMA_CTRL_CH3_CH_ENABLE_REG_MASK 0x01u
#define PROV_DMA_CTRL_CH3_CH_ENABLE_REG_Msk 0x01u



typedef union {
  struct {
    uint8_t CH3_CH_START_REG:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH3_CH_START_REG_Type;


#define PROV_DMA_CTRL_CH3_CH_START_REG_OFFSET 0x344
#define PROV_DMA_CTRL_CH3_CH_START_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH3_CH_START_REG_CH3_CH_START_REG_Pos 0
#define PROV_DMA_CTRL_CH3_CH_START_REG_CH3_CH_START_REG_Msk (0x1u << PROV_DMA_CTRL_CH3_CH_START_REG_CH3_CH_START_REG_Pos)
#define PROV_DMA_CTRL_CH3_CH_START_REG_CH3_CH_START_REG PROV_DMA_CTRL_CH3_CH_START_REG_CH3_CH_START_REG_Msk
#define PROV_DMA_CTRL_CH3_CH_START_REG_MASK 0x01u
#define PROV_DMA_CTRL_CH3_CH_START_REG_Msk 0x01u



typedef union {
  struct {
    uint8_t CH_RD_ACTIVE:1;
    uint8_t CH_WR_ACTIVE:1;
    uint8_t :6;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH3_CH_ACTIVE_REG_Type;


#define PROV_DMA_CTRL_CH3_CH_ACTIVE_REG_OFFSET 0x348
#define PROV_DMA_CTRL_CH3_CH_ACTIVE_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH3_CH_ACTIVE_REG_CH_RD_ACTIVE_Pos 0
#define PROV_DMA_CTRL_CH3_CH_ACTIVE_REG_CH_RD_ACTIVE_Msk (0x1u << PROV_DMA_CTRL_CH3_CH_ACTIVE_REG_CH_RD_ACTIVE_Pos)
#define PROV_DMA_CTRL_CH3_CH_ACTIVE_REG_CH_RD_ACTIVE PROV_DMA_CTRL_CH3_CH_ACTIVE_REG_CH_RD_ACTIVE_Msk
#define PROV_DMA_CTRL_CH3_CH_ACTIVE_REG_CH_WR_ACTIVE_Pos 1
#define PROV_DMA_CTRL_CH3_CH_ACTIVE_REG_CH_WR_ACTIVE_Msk (0x1u << PROV_DMA_CTRL_CH3_CH_ACTIVE_REG_CH_WR_ACTIVE_Pos)
#define PROV_DMA_CTRL_CH3_CH_ACTIVE_REG_CH_WR_ACTIVE PROV_DMA_CTRL_CH3_CH_ACTIVE_REG_CH_WR_ACTIVE_Msk
#define PROV_DMA_CTRL_CH3_CH_ACTIVE_REG_MASK 0x03u
#define PROV_DMA_CTRL_CH3_CH_ACTIVE_REG_Msk 0x03u



typedef union {
  struct {
    uint32_t BUFF_COUNT:12;
    uint32_t :4;
    uint32_t INT_COUNT:4;
    uint32_t :12;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CH3_COUNT_REG_Type;


#define PROV_DMA_CTRL_CH3_COUNT_REG_OFFSET 0x350
#define PROV_DMA_CTRL_CH3_COUNT_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH3_COUNT_REG_BUFF_COUNT_Pos 0
#define PROV_DMA_CTRL_CH3_COUNT_REG_BUFF_COUNT_Msk (0xFFFu << PROV_DMA_CTRL_CH3_COUNT_REG_BUFF_COUNT_Pos)
#define PROV_DMA_CTRL_CH3_COUNT_REG_BUFF_COUNT(value) (PROV_DMA_CTRL_CH3_COUNT_REG_BUFF_COUNT_Msk & ((value) << PROV_DMA_CTRL_CH3_COUNT_REG_BUFF_COUNT_Pos))
#define PROV_DMA_CTRL_CH3_COUNT_REG_INT_COUNT_Pos 16
#define PROV_DMA_CTRL_CH3_COUNT_REG_INT_COUNT_Msk (0xFu << PROV_DMA_CTRL_CH3_COUNT_REG_INT_COUNT_Pos)
#define PROV_DMA_CTRL_CH3_COUNT_REG_INT_COUNT(value) (PROV_DMA_CTRL_CH3_COUNT_REG_INT_COUNT_Msk & ((value) << PROV_DMA_CTRL_CH3_COUNT_REG_INT_COUNT_Pos))
#define PROV_DMA_CTRL_CH3_COUNT_REG_MASK 0xF0FFFu
#define PROV_DMA_CTRL_CH3_COUNT_REG_Msk 0xF0FFFu



typedef union {
  struct {
    uint8_t CH_END:1;
    uint8_t RD_SLVERR:1;
    uint8_t WR_SLVERR:1;
    uint8_t FIFO_OVERFLOW:1;
    uint8_t FIFO_UNDERFLOW:1;
    uint8_t TIMEOUT_RD:1;
    uint8_t TIMEOUT_WR:1;
    uint8_t WDT:1;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_Type;


#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_OFFSET 0x3A0
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_CH_END_Pos 0
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_CH_END_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_CH_END_Pos)
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_CH_END PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_CH_END_Msk
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_RD_SLVERR_Pos 1
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_RD_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_RD_SLVERR_Pos)
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_RD_SLVERR PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_RD_SLVERR_Msk
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_WR_SLVERR_Pos 2
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_WR_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_WR_SLVERR_Pos)
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_WR_SLVERR PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_WR_SLVERR_Msk
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_FIFO_OVERFLOW_Pos 3
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_FIFO_OVERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_FIFO_OVERFLOW_Pos)
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_FIFO_OVERFLOW PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_FIFO_OVERFLOW_Msk
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_FIFO_UNDERFLOW_Pos 4
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_FIFO_UNDERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_FIFO_UNDERFLOW_Pos)
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_FIFO_UNDERFLOW PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_FIFO_UNDERFLOW_Msk
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_TIMEOUT_RD_Pos 5
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_TIMEOUT_RD_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_TIMEOUT_RD_Pos)
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_TIMEOUT_RD PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_TIMEOUT_RD_Msk
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_TIMEOUT_WR_Pos 6
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_TIMEOUT_WR_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_TIMEOUT_WR_Pos)
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_TIMEOUT_WR PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_TIMEOUT_WR_Msk
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_WDT_Pos 7
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_WDT_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_WDT_Pos)
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_WDT PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_WDT_Msk
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_MASK 0xFFu
#define PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_Msk 0xFFu



typedef union {
  struct {
    uint8_t CH_END:1;
    uint8_t RD_SLVERR:1;
    uint8_t WR_SLVERR:1;
    uint8_t FIFO_OVERFLOW:1;
    uint8_t FIFO_UNDERFLOW:1;
    uint8_t TIMEOUT_RD:1;
    uint8_t TIMEOUT_WR:1;
    uint8_t WDT:1;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH3_INT_CLEAR_REG_Type;


#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_OFFSET 0x3A4
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_CH_END_Pos 0
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_CH_END_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_CLEAR_REG_CH_END_Pos)
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_CH_END PROV_DMA_CTRL_CH3_INT_CLEAR_REG_CH_END_Msk
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_RD_SLVERR_Pos 1
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_RD_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_CLEAR_REG_RD_SLVERR_Pos)
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_RD_SLVERR PROV_DMA_CTRL_CH3_INT_CLEAR_REG_RD_SLVERR_Msk
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_WR_SLVERR_Pos 2
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_WR_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_CLEAR_REG_WR_SLVERR_Pos)
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_WR_SLVERR PROV_DMA_CTRL_CH3_INT_CLEAR_REG_WR_SLVERR_Msk
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_FIFO_OVERFLOW_Pos 3
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_FIFO_OVERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_CLEAR_REG_FIFO_OVERFLOW_Pos)
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_FIFO_OVERFLOW PROV_DMA_CTRL_CH3_INT_CLEAR_REG_FIFO_OVERFLOW_Msk
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_FIFO_UNDERFLOW_Pos 4
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_FIFO_UNDERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_CLEAR_REG_FIFO_UNDERFLOW_Pos)
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_FIFO_UNDERFLOW PROV_DMA_CTRL_CH3_INT_CLEAR_REG_FIFO_UNDERFLOW_Msk
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_TIMEOUT_RD_Pos 5
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_TIMEOUT_RD_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_CLEAR_REG_TIMEOUT_RD_Pos)
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_TIMEOUT_RD PROV_DMA_CTRL_CH3_INT_CLEAR_REG_TIMEOUT_RD_Msk
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_TIMEOUT_WR_Pos 6
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_TIMEOUT_WR_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_CLEAR_REG_TIMEOUT_WR_Pos)
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_TIMEOUT_WR PROV_DMA_CTRL_CH3_INT_CLEAR_REG_TIMEOUT_WR_Msk
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_WDT_Pos 7
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_WDT_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_CLEAR_REG_WDT_Pos)
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_WDT PROV_DMA_CTRL_CH3_INT_CLEAR_REG_WDT_Msk
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_MASK 0xFFu
#define PROV_DMA_CTRL_CH3_INT_CLEAR_REG_Msk 0xFFu



typedef union {
  struct {
    uint8_t CH_END:1;
    uint8_t RD_SLVERR:1;
    uint8_t WR_SLVERR:1;
    uint8_t FIFO_OVERFLOW:1;
    uint8_t FIFO_UNDERFLOW:1;
    uint8_t TIMEOUT_RD:1;
    uint8_t TIMEOUT_WR:1;
    uint8_t WDT:1;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH3_INT_ENABLE_REG_Type;


#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_OFFSET 0x3A8
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_CH_END_Pos 0
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_CH_END_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_ENABLE_REG_CH_END_Pos)
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_CH_END PROV_DMA_CTRL_CH3_INT_ENABLE_REG_CH_END_Msk
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_RD_SLVERR_Pos 1
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_RD_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_ENABLE_REG_RD_SLVERR_Pos)
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_RD_SLVERR PROV_DMA_CTRL_CH3_INT_ENABLE_REG_RD_SLVERR_Msk
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_WR_SLVERR_Pos 2
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_WR_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_ENABLE_REG_WR_SLVERR_Pos)
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_WR_SLVERR PROV_DMA_CTRL_CH3_INT_ENABLE_REG_WR_SLVERR_Msk
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_FIFO_OVERFLOW_Pos 3
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_FIFO_OVERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_ENABLE_REG_FIFO_OVERFLOW_Pos)
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_FIFO_OVERFLOW PROV_DMA_CTRL_CH3_INT_ENABLE_REG_FIFO_OVERFLOW_Msk
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_FIFO_UNDERFLOW_Pos 4
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_FIFO_UNDERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_ENABLE_REG_FIFO_UNDERFLOW_Pos)
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_FIFO_UNDERFLOW PROV_DMA_CTRL_CH3_INT_ENABLE_REG_FIFO_UNDERFLOW_Msk
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_TIMEOUT_RD_Pos 5
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_TIMEOUT_RD_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_ENABLE_REG_TIMEOUT_RD_Pos)
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_TIMEOUT_RD PROV_DMA_CTRL_CH3_INT_ENABLE_REG_TIMEOUT_RD_Msk
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_TIMEOUT_WR_Pos 6
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_TIMEOUT_WR_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_ENABLE_REG_TIMEOUT_WR_Pos)
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_TIMEOUT_WR PROV_DMA_CTRL_CH3_INT_ENABLE_REG_TIMEOUT_WR_Msk
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_WDT_Pos 7
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_WDT_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_ENABLE_REG_WDT_Pos)
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_WDT PROV_DMA_CTRL_CH3_INT_ENABLE_REG_WDT_Msk
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_MASK 0xFFu
#define PROV_DMA_CTRL_CH3_INT_ENABLE_REG_Msk 0xFFu



typedef union {
  struct {
    uint8_t CH_END:1;
    uint8_t RD_SLVERR:1;
    uint8_t WR_SLVERR:1;
    uint8_t FIFO_OVERFLOW:1;
    uint8_t FIFO_UNDERFLOW:1;
    uint8_t TIMEOUT_RD:1;
    uint8_t TIMEOUT_WR:1;
    uint8_t WDT:1;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CH3_INT_STATUS_REG_Type;


#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_OFFSET 0x3AC
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_CH_END_Pos 0
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_CH_END_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_STATUS_REG_CH_END_Pos)
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_CH_END PROV_DMA_CTRL_CH3_INT_STATUS_REG_CH_END_Msk
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_RD_SLVERR_Pos 1
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_RD_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_STATUS_REG_RD_SLVERR_Pos)
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_RD_SLVERR PROV_DMA_CTRL_CH3_INT_STATUS_REG_RD_SLVERR_Msk
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_WR_SLVERR_Pos 2
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_WR_SLVERR_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_STATUS_REG_WR_SLVERR_Pos)
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_WR_SLVERR PROV_DMA_CTRL_CH3_INT_STATUS_REG_WR_SLVERR_Msk
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_FIFO_OVERFLOW_Pos 3
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_FIFO_OVERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_STATUS_REG_FIFO_OVERFLOW_Pos)
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_FIFO_OVERFLOW PROV_DMA_CTRL_CH3_INT_STATUS_REG_FIFO_OVERFLOW_Msk
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_FIFO_UNDERFLOW_Pos 4
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_FIFO_UNDERFLOW_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_STATUS_REG_FIFO_UNDERFLOW_Pos)
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_FIFO_UNDERFLOW PROV_DMA_CTRL_CH3_INT_STATUS_REG_FIFO_UNDERFLOW_Msk
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_TIMEOUT_RD_Pos 5
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_TIMEOUT_RD_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_STATUS_REG_TIMEOUT_RD_Pos)
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_TIMEOUT_RD PROV_DMA_CTRL_CH3_INT_STATUS_REG_TIMEOUT_RD_Msk
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_TIMEOUT_WR_Pos 6
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_TIMEOUT_WR_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_STATUS_REG_TIMEOUT_WR_Pos)
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_TIMEOUT_WR PROV_DMA_CTRL_CH3_INT_STATUS_REG_TIMEOUT_WR_Msk
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_WDT_Pos 7
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_WDT_Msk (0x1u << PROV_DMA_CTRL_CH3_INT_STATUS_REG_WDT_Pos)
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_WDT PROV_DMA_CTRL_CH3_INT_STATUS_REG_WDT_Msk
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_MASK 0xFFu
#define PROV_DMA_CTRL_CH3_INT_STATUS_REG_Msk 0xFFu



typedef union {
  struct {
    uint8_t CHANNEL_0:1;
    uint8_t CHANNEL_1:1;
    uint8_t CHANNEL_2:1;
    uint8_t CHANNEL_3:1;
    uint8_t :4;
  } bit;
  struct {
    uint8_t CHANNEL_:4;
    uint8_t :4;
  } vec;
  uint8_t reg;
} PROV_DMA_CTRL_CORE_INT_STATUS_Type;


#define PROV_DMA_CTRL_CORE_INT_STATUS_OFFSET 0x800
#define PROV_DMA_CTRL_CORE_INT_STATUS_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_0_Pos 0
#define PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_0_Msk (0x1u << PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_0_Pos)
#define PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_0 PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_0_Msk
#define PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_1_Pos 1
#define PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_1_Msk (0x1u << PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_1_Pos)
#define PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_1 PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_1_Msk
#define PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_2_Pos 2
#define PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_2_Msk (0x1u << PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_2_Pos)
#define PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_2 PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_2_Msk
#define PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_3_Pos 3
#define PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_3_Msk (0x1u << PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_3_Pos)
#define PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_3 PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_3_Msk
#define PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL__Pos 0
#define PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL__Msk (0xFu << PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL__Pos)
#define PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL_(value) (PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL__Msk & ((value) << PROV_DMA_CTRL_CORE_INT_STATUS_CHANNEL__Pos))
#define PROV_DMA_CTRL_CORE_INT_STATUS_MASK 0x0Fu
#define PROV_DMA_CTRL_CORE_INT_STATUS_Msk 0x0Fu



typedef union {
  struct {
    uint8_t CORE_JOINT_MODE:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CORE_JOINT_MODE_Type;


#define PROV_DMA_CTRL_CORE_JOINT_MODE_OFFSET 0x830
#define PROV_DMA_CTRL_CORE_JOINT_MODE_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CORE_JOINT_MODE_CORE_JOINT_MODE_Pos 0
#define PROV_DMA_CTRL_CORE_JOINT_MODE_CORE_JOINT_MODE_Msk (0x1u << PROV_DMA_CTRL_CORE_JOINT_MODE_CORE_JOINT_MODE_Pos)
#define PROV_DMA_CTRL_CORE_JOINT_MODE_CORE_JOINT_MODE PROV_DMA_CTRL_CORE_JOINT_MODE_CORE_JOINT_MODE_Msk
#define PROV_DMA_CTRL_CORE_JOINT_MODE_MASK 0x01u
#define PROV_DMA_CTRL_CORE_JOINT_MODE_Msk 0x01u



typedef union {
  struct {
    uint16_t RD_PRIO_TOP_NUM:3;
    uint16_t RD_PRIO_TOP:1;
    uint16_t RD_PRIO_HIGH_NUM:3;
    uint16_t RD_PRIO_HIGH:1;
    uint16_t WR_PRIO_TOP_NUM:3;
    uint16_t WR_PRIO_TOP:1;
    uint16_t WR_PRIO_HIGH_NUM:3;
    uint16_t WR_PRIO_HIGH:1;
  } bit;
  uint16_t reg;
} PROV_DMA_CTRL_CORE_PRIORITY_Type;


#define PROV_DMA_CTRL_CORE_PRIORITY_OFFSET 0x838
#define PROV_DMA_CTRL_CORE_PRIORITY_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_TOP_NUM_Pos 0
#define PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_TOP_NUM_Msk (0x7u << PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_TOP_NUM_Pos)
#define PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_TOP_NUM(value) (PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_TOP_NUM_Msk & ((value) << PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_TOP_NUM_Pos))
#define PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_TOP_Pos 3
#define PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_TOP_Msk (0x1u << PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_TOP_Pos)
#define PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_TOP PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_TOP_Msk
#define PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_HIGH_NUM_Pos 4
#define PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_HIGH_NUM_Msk (0x7u << PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_HIGH_NUM_Pos)
#define PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_HIGH_NUM(value) (PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_HIGH_NUM_Msk & ((value) << PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_HIGH_NUM_Pos))
#define PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_HIGH_Pos 7
#define PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_HIGH_Msk (0x1u << PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_HIGH_Pos)
#define PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_HIGH PROV_DMA_CTRL_CORE_PRIORITY_RD_PRIO_HIGH_Msk
#define PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_TOP_NUM_Pos 8
#define PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_TOP_NUM_Msk (0x7u << PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_TOP_NUM_Pos)
#define PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_TOP_NUM(value) (PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_TOP_NUM_Msk & ((value) << PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_TOP_NUM_Pos))
#define PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_TOP_Pos 11
#define PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_TOP_Msk (0x1u << PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_TOP_Pos)
#define PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_TOP PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_TOP_Msk
#define PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_HIGH_NUM_Pos 12
#define PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_HIGH_NUM_Msk (0x7u << PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_HIGH_NUM_Pos)
#define PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_HIGH_NUM(value) (PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_HIGH_NUM_Msk & ((value) << PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_HIGH_NUM_Pos))
#define PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_HIGH_Pos 15
#define PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_HIGH_Msk (0x1u << PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_HIGH_Pos)
#define PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_HIGH PROV_DMA_CTRL_CORE_PRIORITY_WR_PRIO_HIGH_Msk
#define PROV_DMA_CTRL_CORE_PRIORITY_MASK 0xFFFFu
#define PROV_DMA_CTRL_CORE_PRIORITY_Msk 0xFFFFu



typedef union {
  struct {
    uint8_t CORE_CLKDIV:4;
    uint8_t :4;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CORE_CLKDIV_Type;


#define PROV_DMA_CTRL_CORE_CLKDIV_OFFSET 0x840
#define PROV_DMA_CTRL_CORE_CLKDIV_RESETVALUE 0x01u

#define PROV_DMA_CTRL_CORE_CLKDIV_CORE_CLKDIV_Pos 0
#define PROV_DMA_CTRL_CORE_CLKDIV_CORE_CLKDIV_Msk (0xFu << PROV_DMA_CTRL_CORE_CLKDIV_CORE_CLKDIV_Pos)
#define PROV_DMA_CTRL_CORE_CLKDIV_CORE_CLKDIV(value) (PROV_DMA_CTRL_CORE_CLKDIV_CORE_CLKDIV_Msk & ((value) << PROV_DMA_CTRL_CORE_CLKDIV_CORE_CLKDIV_Pos))
#define PROV_DMA_CTRL_CORE_CLKDIV_MASK 0x0Fu
#define PROV_DMA_CTRL_CORE_CLKDIV_Msk 0x0Fu



typedef union {
  struct {
    uint8_t CH_0:1;
    uint8_t CH_1:1;
    uint8_t CH_2:1;
    uint8_t CH_3:1;
    uint8_t :4;
  } bit;
  struct {
    uint8_t CH_:4;
    uint8_t :4;
  } vec;
  uint8_t reg;
} PROV_DMA_CTRL_CORE_CH_START_Type;


#define PROV_DMA_CTRL_CORE_CH_START_OFFSET 0x848
#define PROV_DMA_CTRL_CORE_CH_START_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CORE_CH_START_CH_0_Pos 0
#define PROV_DMA_CTRL_CORE_CH_START_CH_0_Msk (0x1u << PROV_DMA_CTRL_CORE_CH_START_CH_0_Pos)
#define PROV_DMA_CTRL_CORE_CH_START_CH_0 PROV_DMA_CTRL_CORE_CH_START_CH_0_Msk
#define PROV_DMA_CTRL_CORE_CH_START_CH_1_Pos 1
#define PROV_DMA_CTRL_CORE_CH_START_CH_1_Msk (0x1u << PROV_DMA_CTRL_CORE_CH_START_CH_1_Pos)
#define PROV_DMA_CTRL_CORE_CH_START_CH_1 PROV_DMA_CTRL_CORE_CH_START_CH_1_Msk
#define PROV_DMA_CTRL_CORE_CH_START_CH_2_Pos 2
#define PROV_DMA_CTRL_CORE_CH_START_CH_2_Msk (0x1u << PROV_DMA_CTRL_CORE_CH_START_CH_2_Pos)
#define PROV_DMA_CTRL_CORE_CH_START_CH_2 PROV_DMA_CTRL_CORE_CH_START_CH_2_Msk
#define PROV_DMA_CTRL_CORE_CH_START_CH_3_Pos 3
#define PROV_DMA_CTRL_CORE_CH_START_CH_3_Msk (0x1u << PROV_DMA_CTRL_CORE_CH_START_CH_3_Pos)
#define PROV_DMA_CTRL_CORE_CH_START_CH_3 PROV_DMA_CTRL_CORE_CH_START_CH_3_Msk
#define PROV_DMA_CTRL_CORE_CH_START_CH__Pos 0
#define PROV_DMA_CTRL_CORE_CH_START_CH__Msk (0xFu << PROV_DMA_CTRL_CORE_CH_START_CH__Pos)
#define PROV_DMA_CTRL_CORE_CH_START_CH_(value) (PROV_DMA_CTRL_CORE_CH_START_CH__Msk & ((value) << PROV_DMA_CTRL_CORE_CH_START_CH__Pos))
#define PROV_DMA_CTRL_CORE_CH_START_MASK 0x0Fu
#define PROV_DMA_CTRL_CORE_CH_START_Msk 0x0Fu



typedef union {
  struct {
    uint32_t :1;
    uint32_t RX_REQ:31;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_PERIPH_RX_CTRL_Type;


#define PROV_DMA_CTRL_PERIPH_RX_CTRL_OFFSET 0x850
#define PROV_DMA_CTRL_PERIPH_RX_CTRL_RESETVALUE 0x00u

#define PROV_DMA_CTRL_PERIPH_RX_CTRL_RX_REQ_Pos 1
#define PROV_DMA_CTRL_PERIPH_RX_CTRL_RX_REQ_Msk (0x7FFFFFFFu << PROV_DMA_CTRL_PERIPH_RX_CTRL_RX_REQ_Pos)
#define PROV_DMA_CTRL_PERIPH_RX_CTRL_RX_REQ(value) (PROV_DMA_CTRL_PERIPH_RX_CTRL_RX_REQ_Msk & ((value) << PROV_DMA_CTRL_PERIPH_RX_CTRL_RX_REQ_Pos))
#define PROV_DMA_CTRL_PERIPH_RX_CTRL_MASK 0xFFFFFFFEu
#define PROV_DMA_CTRL_PERIPH_RX_CTRL_Msk 0xFFFFFFFEu



typedef union {
  struct {
    uint32_t :1;
    uint32_t TX_REQ:31;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_PERIPH_TX_CTRL_Type;


#define PROV_DMA_CTRL_PERIPH_TX_CTRL_OFFSET 0x860
#define PROV_DMA_CTRL_PERIPH_TX_CTRL_RESETVALUE 0x00u

#define PROV_DMA_CTRL_PERIPH_TX_CTRL_TX_REQ_Pos 1
#define PROV_DMA_CTRL_PERIPH_TX_CTRL_TX_REQ_Msk (0x7FFFFFFFu << PROV_DMA_CTRL_PERIPH_TX_CTRL_TX_REQ_Pos)
#define PROV_DMA_CTRL_PERIPH_TX_CTRL_TX_REQ(value) (PROV_DMA_CTRL_PERIPH_TX_CTRL_TX_REQ_Msk & ((value) << PROV_DMA_CTRL_PERIPH_TX_CTRL_TX_REQ_Pos))
#define PROV_DMA_CTRL_PERIPH_TX_CTRL_MASK 0xFFFFFFFEu
#define PROV_DMA_CTRL_PERIPH_TX_CTRL_Msk 0xFFFFFFFEu



typedef union {
  struct {
    uint8_t CORE_IDLE:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} PROV_DMA_CTRL_CORE_IDLE_Type;


#define PROV_DMA_CTRL_CORE_IDLE_OFFSET 0x8D0
#define PROV_DMA_CTRL_CORE_IDLE_RESETVALUE 0x00u

#define PROV_DMA_CTRL_CORE_IDLE_CORE_IDLE_Pos 0
#define PROV_DMA_CTRL_CORE_IDLE_CORE_IDLE_Msk (0x1u << PROV_DMA_CTRL_CORE_IDLE_CORE_IDLE_Pos)
#define PROV_DMA_CTRL_CORE_IDLE_CORE_IDLE PROV_DMA_CTRL_CORE_IDLE_CORE_IDLE_Msk
#define PROV_DMA_CTRL_CORE_IDLE_MASK 0x01u
#define PROV_DMA_CTRL_CORE_IDLE_Msk 0x01u



typedef union {
  struct {
    uint32_t INT_NUM:4;
    uint32_t :1;
    uint32_t DUAL_CORE:1;
    uint32_t IC:1;
    uint32_t IC_DUAL_PORT:1;
    uint32_t CLKGATE:1;
    uint32_t PORT0_MUX:1;
    uint32_t PORT1_MUX:1;
    uint32_t :20;
    uint32_t PROJ:1;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_USER_DEF_STATUS_Type;


#define PROV_DMA_CTRL_USER_DEF_STATUS_OFFSET 0x8E0
#define PROV_DMA_CTRL_USER_DEF_STATUS_RESETVALUE 0x80000001u

#define PROV_DMA_CTRL_USER_DEF_STATUS_INT_NUM_Pos 0
#define PROV_DMA_CTRL_USER_DEF_STATUS_INT_NUM_Msk (0xFu << PROV_DMA_CTRL_USER_DEF_STATUS_INT_NUM_Pos)
#define PROV_DMA_CTRL_USER_DEF_STATUS_INT_NUM(value) (PROV_DMA_CTRL_USER_DEF_STATUS_INT_NUM_Msk & ((value) << PROV_DMA_CTRL_USER_DEF_STATUS_INT_NUM_Pos))
#define PROV_DMA_CTRL_USER_DEF_STATUS_DUAL_CORE_Pos 5
#define PROV_DMA_CTRL_USER_DEF_STATUS_DUAL_CORE_Msk (0x1u << PROV_DMA_CTRL_USER_DEF_STATUS_DUAL_CORE_Pos)
#define PROV_DMA_CTRL_USER_DEF_STATUS_DUAL_CORE PROV_DMA_CTRL_USER_DEF_STATUS_DUAL_CORE_Msk
#define PROV_DMA_CTRL_USER_DEF_STATUS_IC_Pos 6
#define PROV_DMA_CTRL_USER_DEF_STATUS_IC_Msk (0x1u << PROV_DMA_CTRL_USER_DEF_STATUS_IC_Pos)
#define PROV_DMA_CTRL_USER_DEF_STATUS_IC PROV_DMA_CTRL_USER_DEF_STATUS_IC_Msk
#define PROV_DMA_CTRL_USER_DEF_STATUS_IC_DUAL_PORT_Pos 7
#define PROV_DMA_CTRL_USER_DEF_STATUS_IC_DUAL_PORT_Msk (0x1u << PROV_DMA_CTRL_USER_DEF_STATUS_IC_DUAL_PORT_Pos)
#define PROV_DMA_CTRL_USER_DEF_STATUS_IC_DUAL_PORT PROV_DMA_CTRL_USER_DEF_STATUS_IC_DUAL_PORT_Msk
#define PROV_DMA_CTRL_USER_DEF_STATUS_CLKGATE_Pos 8
#define PROV_DMA_CTRL_USER_DEF_STATUS_CLKGATE_Msk (0x1u << PROV_DMA_CTRL_USER_DEF_STATUS_CLKGATE_Pos)
#define PROV_DMA_CTRL_USER_DEF_STATUS_CLKGATE PROV_DMA_CTRL_USER_DEF_STATUS_CLKGATE_Msk
#define PROV_DMA_CTRL_USER_DEF_STATUS_PORT0_MUX_Pos 9
#define PROV_DMA_CTRL_USER_DEF_STATUS_PORT0_MUX_Msk (0x1u << PROV_DMA_CTRL_USER_DEF_STATUS_PORT0_MUX_Pos)
#define PROV_DMA_CTRL_USER_DEF_STATUS_PORT0_MUX PROV_DMA_CTRL_USER_DEF_STATUS_PORT0_MUX_Msk
#define PROV_DMA_CTRL_USER_DEF_STATUS_PORT1_MUX_Pos 10
#define PROV_DMA_CTRL_USER_DEF_STATUS_PORT1_MUX_Msk (0x1u << PROV_DMA_CTRL_USER_DEF_STATUS_PORT1_MUX_Pos)
#define PROV_DMA_CTRL_USER_DEF_STATUS_PORT1_MUX PROV_DMA_CTRL_USER_DEF_STATUS_PORT1_MUX_Msk
#define PROV_DMA_CTRL_USER_DEF_STATUS_PROJ_Pos 31
#define PROV_DMA_CTRL_USER_DEF_STATUS_PROJ_Msk (0x1u << PROV_DMA_CTRL_USER_DEF_STATUS_PROJ_Pos)
#define PROV_DMA_CTRL_USER_DEF_STATUS_PROJ PROV_DMA_CTRL_USER_DEF_STATUS_PROJ_Msk
#define PROV_DMA_CTRL_USER_DEF_STATUS_MASK 0x800007EFu
#define PROV_DMA_CTRL_USER_DEF_STATUS_Msk 0x800007EFu



typedef union {
  struct {
    uint32_t CH_NUM:4;
    uint32_t FIFO_SIZE:4;
    uint32_t WCMD_DEPTH:4;
    uint32_t RCMD_DEPTH:4;
    uint32_t ADDR_BITS:6;
    uint32_t AHB_BUS_32:1;
    uint32_t :1;
    uint32_t BUFF_BITS:5;
    uint32_t :3;
  } bit;
  uint32_t reg;
} PROV_DMA_CTRL_CORE_DEF_STATUS0_Type;


#define PROV_DMA_CTRL_CORE_DEF_STATUS0_OFFSET 0x8F0
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_RESETVALUE 0xA601151u

#define PROV_DMA_CTRL_CORE_DEF_STATUS0_CH_NUM_Pos 0
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_CH_NUM_Msk (0xFu << PROV_DMA_CTRL_CORE_DEF_STATUS0_CH_NUM_Pos)
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_CH_NUM(value) (PROV_DMA_CTRL_CORE_DEF_STATUS0_CH_NUM_Msk & ((value) << PROV_DMA_CTRL_CORE_DEF_STATUS0_CH_NUM_Pos))
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_FIFO_SIZE_Pos 4
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_FIFO_SIZE_Msk (0xFu << PROV_DMA_CTRL_CORE_DEF_STATUS0_FIFO_SIZE_Pos)
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_FIFO_SIZE(value) (PROV_DMA_CTRL_CORE_DEF_STATUS0_FIFO_SIZE_Msk & ((value) << PROV_DMA_CTRL_CORE_DEF_STATUS0_FIFO_SIZE_Pos))
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_WCMD_DEPTH_Pos 8
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_WCMD_DEPTH_Msk (0xFu << PROV_DMA_CTRL_CORE_DEF_STATUS0_WCMD_DEPTH_Pos)
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_WCMD_DEPTH(value) (PROV_DMA_CTRL_CORE_DEF_STATUS0_WCMD_DEPTH_Msk & ((value) << PROV_DMA_CTRL_CORE_DEF_STATUS0_WCMD_DEPTH_Pos))
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_RCMD_DEPTH_Pos 12
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_RCMD_DEPTH_Msk (0xFu << PROV_DMA_CTRL_CORE_DEF_STATUS0_RCMD_DEPTH_Pos)
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_RCMD_DEPTH(value) (PROV_DMA_CTRL_CORE_DEF_STATUS0_RCMD_DEPTH_Msk & ((value) << PROV_DMA_CTRL_CORE_DEF_STATUS0_RCMD_DEPTH_Pos))
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_ADDR_BITS_Pos 16
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_ADDR_BITS_Msk (0x3Fu << PROV_DMA_CTRL_CORE_DEF_STATUS0_ADDR_BITS_Pos)
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_ADDR_BITS(value) (PROV_DMA_CTRL_CORE_DEF_STATUS0_ADDR_BITS_Msk & ((value) << PROV_DMA_CTRL_CORE_DEF_STATUS0_ADDR_BITS_Pos))
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_AHB_BUS_32_Pos 22
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_AHB_BUS_32_Msk (0x1u << PROV_DMA_CTRL_CORE_DEF_STATUS0_AHB_BUS_32_Pos)
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_AHB_BUS_32 PROV_DMA_CTRL_CORE_DEF_STATUS0_AHB_BUS_32_Msk
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_BUFF_BITS_Pos 24
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_BUFF_BITS_Msk (0x1Fu << PROV_DMA_CTRL_CORE_DEF_STATUS0_BUFF_BITS_Pos)
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_BUFF_BITS(value) (PROV_DMA_CTRL_CORE_DEF_STATUS0_BUFF_BITS_Msk & ((value) << PROV_DMA_CTRL_CORE_DEF_STATUS0_BUFF_BITS_Pos))
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_MASK 0x1F7FFFFFu
#define PROV_DMA_CTRL_CORE_DEF_STATUS0_Msk 0x1F7FFFFFu



typedef union {
  struct {
    uint16_t WDT:1;
    uint16_t AHB_TIMEOUT:1;
    uint16_t TOKENS:1;
    uint16_t PRIO:1;
    uint16_t OUTS:1;
    uint16_t WAIT:1;
    uint16_t BLOCK:1;
    uint16_t JOINT:1;
    uint16_t INDEPENDENT:1;
    uint16_t PERIPH:1;
    uint16_t LISTS:1;
    uint16_t END:1;
    uint16_t CLKDIV:1;
    uint16_t :3;
  } bit;
  uint16_t reg;
} PROV_DMA_CTRL_CORE_DEF_STATUS1_Type;


#define PROV_DMA_CTRL_CORE_DEF_STATUS1_OFFSET 0x8F4
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_RESETVALUE 0xF87u

#define PROV_DMA_CTRL_CORE_DEF_STATUS1_WDT_Pos 0
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_WDT_Msk (0x1u << PROV_DMA_CTRL_CORE_DEF_STATUS1_WDT_Pos)
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_WDT PROV_DMA_CTRL_CORE_DEF_STATUS1_WDT_Msk
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_AHB_TIMEOUT_Pos 1
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_AHB_TIMEOUT_Msk (0x1u << PROV_DMA_CTRL_CORE_DEF_STATUS1_AHB_TIMEOUT_Pos)
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_AHB_TIMEOUT PROV_DMA_CTRL_CORE_DEF_STATUS1_AHB_TIMEOUT_Msk
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_TOKENS_Pos 2
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_TOKENS_Msk (0x1u << PROV_DMA_CTRL_CORE_DEF_STATUS1_TOKENS_Pos)
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_TOKENS PROV_DMA_CTRL_CORE_DEF_STATUS1_TOKENS_Msk
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_PRIO_Pos 3
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_PRIO_Msk (0x1u << PROV_DMA_CTRL_CORE_DEF_STATUS1_PRIO_Pos)
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_PRIO PROV_DMA_CTRL_CORE_DEF_STATUS1_PRIO_Msk
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_OUTS_Pos 4
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_OUTS_Msk (0x1u << PROV_DMA_CTRL_CORE_DEF_STATUS1_OUTS_Pos)
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_OUTS PROV_DMA_CTRL_CORE_DEF_STATUS1_OUTS_Msk
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_WAIT_Pos 5
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_WAIT_Msk (0x1u << PROV_DMA_CTRL_CORE_DEF_STATUS1_WAIT_Pos)
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_WAIT PROV_DMA_CTRL_CORE_DEF_STATUS1_WAIT_Msk
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_BLOCK_Pos 6
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_BLOCK_Msk (0x1u << PROV_DMA_CTRL_CORE_DEF_STATUS1_BLOCK_Pos)
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_BLOCK PROV_DMA_CTRL_CORE_DEF_STATUS1_BLOCK_Msk
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_JOINT_Pos 7
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_JOINT_Msk (0x1u << PROV_DMA_CTRL_CORE_DEF_STATUS1_JOINT_Pos)
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_JOINT PROV_DMA_CTRL_CORE_DEF_STATUS1_JOINT_Msk
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_INDEPENDENT_Pos 8
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_INDEPENDENT_Msk (0x1u << PROV_DMA_CTRL_CORE_DEF_STATUS1_INDEPENDENT_Pos)
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_INDEPENDENT PROV_DMA_CTRL_CORE_DEF_STATUS1_INDEPENDENT_Msk
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_PERIPH_Pos 9
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_PERIPH_Msk (0x1u << PROV_DMA_CTRL_CORE_DEF_STATUS1_PERIPH_Pos)
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_PERIPH PROV_DMA_CTRL_CORE_DEF_STATUS1_PERIPH_Msk
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_LISTS_Pos 10
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_LISTS_Msk (0x1u << PROV_DMA_CTRL_CORE_DEF_STATUS1_LISTS_Pos)
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_LISTS PROV_DMA_CTRL_CORE_DEF_STATUS1_LISTS_Msk
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_END_Pos 11
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_END_Msk (0x1u << PROV_DMA_CTRL_CORE_DEF_STATUS1_END_Pos)
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_END PROV_DMA_CTRL_CORE_DEF_STATUS1_END_Msk
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_CLKDIV_Pos 12
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_CLKDIV_Msk (0x1u << PROV_DMA_CTRL_CORE_DEF_STATUS1_CLKDIV_Pos)
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_CLKDIV PROV_DMA_CTRL_CORE_DEF_STATUS1_CLKDIV_Msk
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_MASK 0x1FFFu
#define PROV_DMA_CTRL_CORE_DEF_STATUS1_Msk 0x1FFFu
# 2820 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/prov_dma_ctrl.h"
typedef struct {
  volatile PROV_DMA_CTRL_CH0_CMD_REG0_Type CH0_CMD_REG0;
  volatile PROV_DMA_CTRL_CH0_CMD_REG1_Type CH0_CMD_REG1;
  volatile PROV_DMA_CTRL_CH0_CMD_REG2_Type CH0_CMD_REG2;
       RoReg8 Reserved1[0x2];
  volatile PROV_DMA_CTRL_CH0_CMD_REG3_Type CH0_CMD_REG3;
  volatile PROV_DMA_CTRL_CH0_STATIC_REG0_Type CH0_STATIC_REG0;
  volatile PROV_DMA_CTRL_CH0_STATIC_REG1_Type CH0_STATIC_REG1;
  volatile PROV_DMA_CTRL_CH0_STATIC_REG2_Type CH0_STATIC_REG2;
       RoReg8 Reserved2[0x4];
  volatile PROV_DMA_CTRL_CH0_STATIC_REG4_Type CH0_STATIC_REG4;
       RoReg8 Reserved3[0x8];
  volatile const PROV_DMA_CTRL_CH0_RESRICT_REG_Type CH0_RESRICT_REG;
       RoReg8 Reserved4[0xA];
  volatile const PROV_DMA_CTRL_CH0_FIFO_FULLNESS_REG_Type CH0_FIFO_FULLNESS_REG;
       RoReg8 Reserved5[0x4];
  volatile PROV_DMA_CTRL_CH0_CH_ENABLE_REG_Type CH0_CH_ENABLE_REG;
       RoReg8 Reserved6[0x3];
  volatile PROV_DMA_CTRL_CH0_CH_START_REG_Type CH0_CH_START_REG;
       RoReg8 Reserved7[0x3];
  volatile const PROV_DMA_CTRL_CH0_CH_ACTIVE_REG_Type CH0_CH_ACTIVE_REG;
       RoReg8 Reserved8[0x7];
  volatile const PROV_DMA_CTRL_CH0_COUNT_REG_Type CH0_COUNT_REG;
       RoReg8 Reserved9[0x4C];
  volatile PROV_DMA_CTRL_CH0_INT_RAWSTAT_REG_Type CH0_INT_RAWSTAT_REG;
       RoReg8 Reserved10[0x3];
  volatile PROV_DMA_CTRL_CH0_INT_CLEAR_REG_Type CH0_INT_CLEAR_REG;
       RoReg8 Reserved11[0x3];
  volatile PROV_DMA_CTRL_CH0_INT_ENABLE_REG_Type CH0_INT_ENABLE_REG;
       RoReg8 Reserved12[0x3];
  volatile PROV_DMA_CTRL_CH0_INT_STATUS_REG_Type CH0_INT_STATUS_REG;
       RoReg8 Reserved13[0x53];
  volatile PROV_DMA_CTRL_CH1_CMD_REG0_Type CH1_CMD_REG0;
  volatile PROV_DMA_CTRL_CH1_CMD_REG1_Type CH1_CMD_REG1;
  volatile PROV_DMA_CTRL_CH1_CMD_REG2_Type CH1_CMD_REG2;
       RoReg8 Reserved14[0x2];
  volatile PROV_DMA_CTRL_CH1_CMD_REG3_Type CH1_CMD_REG3;
  volatile PROV_DMA_CTRL_CH1_STATIC_REG0_Type CH1_STATIC_REG0;
  volatile PROV_DMA_CTRL_CH1_STATIC_REG1_Type CH1_STATIC_REG1;
  volatile PROV_DMA_CTRL_CH1_STATIC_REG2_Type CH1_STATIC_REG2;
       RoReg8 Reserved15[0x4];
  volatile PROV_DMA_CTRL_CH1_STATIC_REG4_Type CH1_STATIC_REG4;
       RoReg8 Reserved16[0x8];
  volatile const PROV_DMA_CTRL_CH1_RESRICT_REG_Type CH1_RESRICT_REG;
       RoReg8 Reserved17[0xA];
  volatile const PROV_DMA_CTRL_CH1_FIFO_FULLNESS_REG_Type CH1_FIFO_FULLNESS_REG;
       RoReg8 Reserved18[0x4];
  volatile PROV_DMA_CTRL_CH1_CH_ENABLE_REG_Type CH1_CH_ENABLE_REG;
       RoReg8 Reserved19[0x3];
  volatile PROV_DMA_CTRL_CH1_CH_START_REG_Type CH1_CH_START_REG;
       RoReg8 Reserved20[0x3];
  volatile const PROV_DMA_CTRL_CH1_CH_ACTIVE_REG_Type CH1_CH_ACTIVE_REG;
       RoReg8 Reserved21[0x7];
  volatile const PROV_DMA_CTRL_CH1_COUNT_REG_Type CH1_COUNT_REG;
       RoReg8 Reserved22[0x4C];
  volatile PROV_DMA_CTRL_CH1_INT_RAWSTAT_REG_Type CH1_INT_RAWSTAT_REG;
       RoReg8 Reserved23[0x3];
  volatile PROV_DMA_CTRL_CH1_INT_CLEAR_REG_Type CH1_INT_CLEAR_REG;
       RoReg8 Reserved24[0x3];
  volatile PROV_DMA_CTRL_CH1_INT_ENABLE_REG_Type CH1_INT_ENABLE_REG;
       RoReg8 Reserved25[0x3];
  volatile PROV_DMA_CTRL_CH1_INT_STATUS_REG_Type CH1_INT_STATUS_REG;
       RoReg8 Reserved26[0x53];
  volatile PROV_DMA_CTRL_CH2_CMD_REG0_Type CH2_CMD_REG0;
  volatile PROV_DMA_CTRL_CH2_CMD_REG1_Type CH2_CMD_REG1;
  volatile PROV_DMA_CTRL_CH2_CMD_REG2_Type CH2_CMD_REG2;
       RoReg8 Reserved27[0x2];
  volatile PROV_DMA_CTRL_CH2_CMD_REG3_Type CH2_CMD_REG3;
  volatile PROV_DMA_CTRL_CH2_STATIC_REG0_Type CH2_STATIC_REG0;
  volatile PROV_DMA_CTRL_CH2_STATIC_REG1_Type CH2_STATIC_REG1;
  volatile PROV_DMA_CTRL_CH2_STATIC_REG2_Type CH2_STATIC_REG2;
       RoReg8 Reserved28[0x4];
  volatile PROV_DMA_CTRL_CH2_STATIC_REG4_Type CH2_STATIC_REG4;
       RoReg8 Reserved29[0x8];
  volatile const PROV_DMA_CTRL_CH2_RESRICT_REG_Type CH2_RESRICT_REG;
       RoReg8 Reserved30[0xA];
  volatile const PROV_DMA_CTRL_CH2_FIFO_FULLNESS_REG_Type CH2_FIFO_FULLNESS_REG;
       RoReg8 Reserved31[0x4];
  volatile PROV_DMA_CTRL_CH2_CH_ENABLE_REG_Type CH2_CH_ENABLE_REG;
       RoReg8 Reserved32[0x3];
  volatile PROV_DMA_CTRL_CH2_CH_START_REG_Type CH2_CH_START_REG;
       RoReg8 Reserved33[0x3];
  volatile const PROV_DMA_CTRL_CH2_CH_ACTIVE_REG_Type CH2_CH_ACTIVE_REG;
       RoReg8 Reserved34[0x7];
  volatile const PROV_DMA_CTRL_CH2_COUNT_REG_Type CH2_COUNT_REG;
       RoReg8 Reserved35[0x4C];
  volatile PROV_DMA_CTRL_CH2_INT_RAWSTAT_REG_Type CH2_INT_RAWSTAT_REG;
       RoReg8 Reserved36[0x3];
  volatile PROV_DMA_CTRL_CH2_INT_CLEAR_REG_Type CH2_INT_CLEAR_REG;
       RoReg8 Reserved37[0x3];
  volatile PROV_DMA_CTRL_CH2_INT_ENABLE_REG_Type CH2_INT_ENABLE_REG;
       RoReg8 Reserved38[0x3];
  volatile PROV_DMA_CTRL_CH2_INT_STATUS_REG_Type CH2_INT_STATUS_REG;
       RoReg8 Reserved39[0x53];
  volatile PROV_DMA_CTRL_CH3_CMD_REG0_Type CH3_CMD_REG0;
  volatile PROV_DMA_CTRL_CH3_CMD_REG1_Type CH3_CMD_REG1;
  volatile PROV_DMA_CTRL_CH3_CMD_REG2_Type CH3_CMD_REG2;
       RoReg8 Reserved40[0x2];
  volatile PROV_DMA_CTRL_CH3_CMD_REG3_Type CH3_CMD_REG3;
  volatile PROV_DMA_CTRL_CH3_STATIC_REG0_Type CH3_STATIC_REG0;
  volatile PROV_DMA_CTRL_CH3_STATIC_REG1_Type CH3_STATIC_REG1;
  volatile PROV_DMA_CTRL_CH3_STATIC_REG2_Type CH3_STATIC_REG2;
       RoReg8 Reserved41[0x4];
  volatile PROV_DMA_CTRL_CH3_STATIC_REG4_Type CH3_STATIC_REG4;
       RoReg8 Reserved42[0x8];
  volatile const PROV_DMA_CTRL_CH3_RESRICT_REG_Type CH3_RESRICT_REG;
       RoReg8 Reserved43[0xA];
  volatile const PROV_DMA_CTRL_CH3_FIFO_FULLNESS_REG_Type CH3_FIFO_FULLNESS_REG;
       RoReg8 Reserved44[0x4];
  volatile PROV_DMA_CTRL_CH3_CH_ENABLE_REG_Type CH3_CH_ENABLE_REG;
       RoReg8 Reserved45[0x3];
  volatile PROV_DMA_CTRL_CH3_CH_START_REG_Type CH3_CH_START_REG;
       RoReg8 Reserved46[0x3];
  volatile const PROV_DMA_CTRL_CH3_CH_ACTIVE_REG_Type CH3_CH_ACTIVE_REG;
       RoReg8 Reserved47[0x7];
  volatile const PROV_DMA_CTRL_CH3_COUNT_REG_Type CH3_COUNT_REG;
       RoReg8 Reserved48[0x4C];
  volatile PROV_DMA_CTRL_CH3_INT_RAWSTAT_REG_Type CH3_INT_RAWSTAT_REG;
       RoReg8 Reserved49[0x3];
  volatile PROV_DMA_CTRL_CH3_INT_CLEAR_REG_Type CH3_INT_CLEAR_REG;
       RoReg8 Reserved50[0x3];
  volatile PROV_DMA_CTRL_CH3_INT_ENABLE_REG_Type CH3_INT_ENABLE_REG;
       RoReg8 Reserved51[0x3];
  volatile PROV_DMA_CTRL_CH3_INT_STATUS_REG_Type CH3_INT_STATUS_REG;
       RoReg8 Reserved52[0x453];
  volatile const PROV_DMA_CTRL_CORE_INT_STATUS_Type CORE_INT_STATUS;
       RoReg8 Reserved53[0x2F];
  volatile PROV_DMA_CTRL_CORE_JOINT_MODE_Type CORE_JOINT_MODE;
       RoReg8 Reserved54[0x7];
  volatile PROV_DMA_CTRL_CORE_PRIORITY_Type CORE_PRIORITY;
       RoReg8 Reserved55[0x6];
  volatile PROV_DMA_CTRL_CORE_CLKDIV_Type CORE_CLKDIV;
       RoReg8 Reserved56[0x7];
  volatile PROV_DMA_CTRL_CORE_CH_START_Type CORE_CH_START;
       RoReg8 Reserved57[0x7];
  volatile PROV_DMA_CTRL_PERIPH_RX_CTRL_Type PERIPH_RX_CTRL;
       RoReg8 Reserved58[0xC];
  volatile PROV_DMA_CTRL_PERIPH_TX_CTRL_Type PERIPH_TX_CTRL;
       RoReg8 Reserved59[0x6C];
  volatile const PROV_DMA_CTRL_CORE_IDLE_Type CORE_IDLE;
       RoReg8 Reserved60[0xF];
  volatile const PROV_DMA_CTRL_USER_DEF_STATUS_Type USER_DEF_STATUS;
       RoReg8 Reserved61[0xC];
  volatile const PROV_DMA_CTRL_CORE_DEF_STATUS0_Type CORE_DEF_STATUS0;
  volatile const PROV_DMA_CTRL_CORE_DEF_STATUS1_Type CORE_DEF_STATUS1;
} ProvDmaCtrl;
# 251 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/i2c.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/i2c.h"
#define _SAMB11_I2C_COMPONENT_ 
# 58 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/i2c.h"
#define I2C_I1234 
#define REV_I2C 0x100



typedef union {
  struct {
    uint16_t TX_DATA:8;
    uint16_t ADDRESS_FLAG:1;
    uint16_t :7;
  } bit;
  uint16_t reg;
} I2C_TRANSMIT_DATA_Type;


#define I2C_TRANSMIT_DATA_OFFSET 0x00
#define I2C_TRANSMIT_DATA_RESETVALUE 0x00u

#define I2C_TRANSMIT_DATA_TX_DATA_Pos 0
#define I2C_TRANSMIT_DATA_TX_DATA_Msk (0xFFu << I2C_TRANSMIT_DATA_TX_DATA_Pos)
#define I2C_TRANSMIT_DATA_TX_DATA(value) (I2C_TRANSMIT_DATA_TX_DATA_Msk & ((value) << I2C_TRANSMIT_DATA_TX_DATA_Pos))
#define I2C_TRANSMIT_DATA_ADDRESS_FLAG_Pos 8
#define I2C_TRANSMIT_DATA_ADDRESS_FLAG_Msk (0x1u << I2C_TRANSMIT_DATA_ADDRESS_FLAG_Pos)
#define I2C_TRANSMIT_DATA_ADDRESS_FLAG I2C_TRANSMIT_DATA_ADDRESS_FLAG_Msk
#define I2C_TRANSMIT_DATA_ADDRESS_FLAG_0_Val 0x0u
#define I2C_TRANSMIT_DATA_ADDRESS_FLAG_1_Val 0x1u
#define I2C_TRANSMIT_DATA_ADDRESS_FLAG_0 (I2C_TRANSMIT_DATA_ADDRESS_FLAG_0_Val << I2C_TRANSMIT_DATA_ADDRESS_FLAG_Pos)
#define I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 (I2C_TRANSMIT_DATA_ADDRESS_FLAG_1_Val << I2C_TRANSMIT_DATA_ADDRESS_FLAG_Pos)
#define I2C_TRANSMIT_DATA_MASK 0x1FFu
#define I2C_TRANSMIT_DATA_Msk 0x1FFu



typedef union {
  struct {
    uint8_t RX_BYTE:8;
  } bit;
  uint8_t reg;
} I2C_RECEIVE_DATA_Type;


#define I2C_RECEIVE_DATA_OFFSET 0x04
#define I2C_RECEIVE_DATA_RESETVALUE 0x00u

#define I2C_RECEIVE_DATA_RX_BYTE_Pos 0
#define I2C_RECEIVE_DATA_RX_BYTE_Msk (0xFFu << I2C_RECEIVE_DATA_RX_BYTE_Pos)
#define I2C_RECEIVE_DATA_RX_BYTE(value) (I2C_RECEIVE_DATA_RX_BYTE_Msk & ((value) << I2C_RECEIVE_DATA_RX_BYTE_Pos))
#define I2C_RECEIVE_DATA_MASK 0xFFu
#define I2C_RECEIVE_DATA_Msk 0xFFu



typedef union {
  struct {
    uint8_t TX_FIFO_NOT_FULL:1;
    uint8_t TX_FIFO_0P25_EMPTY:1;
    uint8_t TX_FIFO_0P5_EMPTY:1;
    uint8_t TX_FIFO_0P75_EMPTY:1;
    uint8_t TX_FIFO_EMPTY:1;
    uint8_t :3;
  } bit;
  uint8_t reg;
} I2C_TRANSMIT_STATUS_Type;


#define I2C_TRANSMIT_STATUS_OFFSET 0x08
#define I2C_TRANSMIT_STATUS_RESETVALUE 0x00u

#define I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Pos 0
#define I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Msk (0x1u << I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Pos)
#define I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Msk
#define I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_0_Val 0x0u
#define I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_1_Val 0x1u
#define I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_0 (I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_0_Val << I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Pos)
#define I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_1 (I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_1_Val << I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Pos)
#define I2C_TRANSMIT_STATUS_TX_FIFO_0P25_EMPTY_Pos 1
#define I2C_TRANSMIT_STATUS_TX_FIFO_0P25_EMPTY_Msk (0x1u << I2C_TRANSMIT_STATUS_TX_FIFO_0P25_EMPTY_Pos)
#define I2C_TRANSMIT_STATUS_TX_FIFO_0P25_EMPTY I2C_TRANSMIT_STATUS_TX_FIFO_0P25_EMPTY_Msk
#define I2C_TRANSMIT_STATUS_TX_FIFO_0P5_EMPTY_Pos 2
#define I2C_TRANSMIT_STATUS_TX_FIFO_0P5_EMPTY_Msk (0x1u << I2C_TRANSMIT_STATUS_TX_FIFO_0P5_EMPTY_Pos)
#define I2C_TRANSMIT_STATUS_TX_FIFO_0P5_EMPTY I2C_TRANSMIT_STATUS_TX_FIFO_0P5_EMPTY_Msk
#define I2C_TRANSMIT_STATUS_TX_FIFO_0P75_EMPTY_Pos 3
#define I2C_TRANSMIT_STATUS_TX_FIFO_0P75_EMPTY_Msk (0x1u << I2C_TRANSMIT_STATUS_TX_FIFO_0P75_EMPTY_Pos)
#define I2C_TRANSMIT_STATUS_TX_FIFO_0P75_EMPTY I2C_TRANSMIT_STATUS_TX_FIFO_0P75_EMPTY_Msk
#define I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY_Pos 4
#define I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY_Msk (0x1u << I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY_Pos)
#define I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY_Msk
#define I2C_TRANSMIT_STATUS_MASK 0x1Fu
#define I2C_TRANSMIT_STATUS_Msk 0x1Fu



typedef union {
  struct {
    uint8_t RX_FIFO_NOT_EMPTY:1;
    uint8_t RX_FIFO_0P25_FULL:1;
    uint8_t RX_FIFO_0P5_FULL:1;
    uint8_t RX_FIFO_0P75_FULL:1;
    uint8_t FIFO_OVERRUN:1;
    uint8_t NAK:1;
    uint8_t :2;
  } bit;
  uint8_t reg;
} I2C_RECEIVE_STATUS_Type;


#define I2C_RECEIVE_STATUS_OFFSET 0x0C
#define I2C_RECEIVE_STATUS_RESETVALUE 0x00u

#define I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY_Pos 0
#define I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY_Msk (0x1u << I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY_Pos)
#define I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY_Msk
#define I2C_RECEIVE_STATUS_RX_FIFO_0P25_FULL_Pos 1
#define I2C_RECEIVE_STATUS_RX_FIFO_0P25_FULL_Msk (0x1u << I2C_RECEIVE_STATUS_RX_FIFO_0P25_FULL_Pos)
#define I2C_RECEIVE_STATUS_RX_FIFO_0P25_FULL I2C_RECEIVE_STATUS_RX_FIFO_0P25_FULL_Msk
#define I2C_RECEIVE_STATUS_RX_FIFO_0P5_FULL_Pos 2
#define I2C_RECEIVE_STATUS_RX_FIFO_0P5_FULL_Msk (0x1u << I2C_RECEIVE_STATUS_RX_FIFO_0P5_FULL_Pos)
#define I2C_RECEIVE_STATUS_RX_FIFO_0P5_FULL I2C_RECEIVE_STATUS_RX_FIFO_0P5_FULL_Msk
#define I2C_RECEIVE_STATUS_RX_FIFO_0P75_FULL_Pos 3
#define I2C_RECEIVE_STATUS_RX_FIFO_0P75_FULL_Msk (0x1u << I2C_RECEIVE_STATUS_RX_FIFO_0P75_FULL_Pos)
#define I2C_RECEIVE_STATUS_RX_FIFO_0P75_FULL I2C_RECEIVE_STATUS_RX_FIFO_0P75_FULL_Msk
#define I2C_RECEIVE_STATUS_FIFO_OVERRUN_Pos 4
#define I2C_RECEIVE_STATUS_FIFO_OVERRUN_Msk (0x1u << I2C_RECEIVE_STATUS_FIFO_OVERRUN_Pos)
#define I2C_RECEIVE_STATUS_FIFO_OVERRUN I2C_RECEIVE_STATUS_FIFO_OVERRUN_Msk
#define I2C_RECEIVE_STATUS_NAK_Pos 5
#define I2C_RECEIVE_STATUS_NAK_Msk (0x1u << I2C_RECEIVE_STATUS_NAK_Pos)
#define I2C_RECEIVE_STATUS_NAK I2C_RECEIVE_STATUS_NAK_Msk
#define I2C_RECEIVE_STATUS_MASK 0x3Fu
#define I2C_RECEIVE_STATUS_Msk 0x3Fu



typedef union {
  struct {
    uint8_t CLOCK:2;
    uint8_t :6;
  } bit;
  uint8_t reg;
} I2C_CLOCK_SOURCE_SELECT_Type;


#define I2C_CLOCK_SOURCE_SELECT_OFFSET 0x10
#define I2C_CLOCK_SOURCE_SELECT_RESETVALUE 0x00u

#define I2C_CLOCK_SOURCE_SELECT_CLOCK_Pos 0
#define I2C_CLOCK_SOURCE_SELECT_CLOCK_Msk (0x3u << I2C_CLOCK_SOURCE_SELECT_CLOCK_Pos)
#define I2C_CLOCK_SOURCE_SELECT_CLOCK(value) (I2C_CLOCK_SOURCE_SELECT_CLOCK_Msk & ((value) << I2C_CLOCK_SOURCE_SELECT_CLOCK_Pos))
#define I2C_CLOCK_SOURCE_SELECT_CLOCK_0_Val 0x0u
#define I2C_CLOCK_SOURCE_SELECT_CLOCK_1_Val 0x1u
#define I2C_CLOCK_SOURCE_SELECT_CLOCK_2_Val 0x2u
#define I2C_CLOCK_SOURCE_SELECT_CLOCK_3_Val 0x3u
#define I2C_CLOCK_SOURCE_SELECT_CLOCK_0 (I2C_CLOCK_SOURCE_SELECT_CLOCK_0_Val << I2C_CLOCK_SOURCE_SELECT_CLOCK_Pos)
#define I2C_CLOCK_SOURCE_SELECT_CLOCK_1 (I2C_CLOCK_SOURCE_SELECT_CLOCK_1_Val << I2C_CLOCK_SOURCE_SELECT_CLOCK_Pos)
#define I2C_CLOCK_SOURCE_SELECT_CLOCK_2 (I2C_CLOCK_SOURCE_SELECT_CLOCK_2_Val << I2C_CLOCK_SOURCE_SELECT_CLOCK_Pos)
#define I2C_CLOCK_SOURCE_SELECT_CLOCK_3 (I2C_CLOCK_SOURCE_SELECT_CLOCK_3_Val << I2C_CLOCK_SOURCE_SELECT_CLOCK_Pos)
#define I2C_CLOCK_SOURCE_SELECT_MASK 0x03u
#define I2C_CLOCK_SOURCE_SELECT_Msk 0x03u



typedef union {
  struct {
    uint8_t ENABLE:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} I2C_MODULE_ENABLE_Type;


#define I2C_MODULE_ENABLE_OFFSET 0x14
#define I2C_MODULE_ENABLE_RESETVALUE 0x00u

#define I2C_MODULE_ENABLE_ENABLE_Pos 0
#define I2C_MODULE_ENABLE_ENABLE_Msk (0x1u << I2C_MODULE_ENABLE_ENABLE_Pos)
#define I2C_MODULE_ENABLE_ENABLE I2C_MODULE_ENABLE_ENABLE_Msk
#define I2C_MODULE_ENABLE_MASK 0x01u
#define I2C_MODULE_ENABLE_Msk 0x01u



typedef union {
  struct {
    uint16_t I2C_DIVIDE_RATIO:16;
  } bit;
  uint16_t reg;
} I2C_CLK_DIVIDER_Type;


#define I2C_CLK_DIVIDER_OFFSET 0x18
#define I2C_CLK_DIVIDER_RESETVALUE 0x00u

#define I2C_CLK_DIVIDER_I2C_DIVIDE_RATIO_Pos 0
#define I2C_CLK_DIVIDER_I2C_DIVIDE_RATIO_Msk (0xFFFFu << I2C_CLK_DIVIDER_I2C_DIVIDE_RATIO_Pos)
#define I2C_CLK_DIVIDER_I2C_DIVIDE_RATIO(value) (I2C_CLK_DIVIDER_I2C_DIVIDE_RATIO_Msk & ((value) << I2C_CLK_DIVIDER_I2C_DIVIDE_RATIO_Pos))
#define I2C_CLK_DIVIDER_MASK 0xFFFFu
#define I2C_CLK_DIVIDER_Msk 0xFFFFu



typedef union {
  struct {
    uint8_t MASTER_ENABLE:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} I2C_MASTER_MODE_Type;


#define I2C_MASTER_MODE_OFFSET 0x1C
#define I2C_MASTER_MODE_RESETVALUE 0x00u

#define I2C_MASTER_MODE_MASTER_ENABLE_Pos 0
#define I2C_MASTER_MODE_MASTER_ENABLE_Msk (0x1u << I2C_MASTER_MODE_MASTER_ENABLE_Pos)
#define I2C_MASTER_MODE_MASTER_ENABLE I2C_MASTER_MODE_MASTER_ENABLE_Msk
#define I2C_MASTER_MODE_MASTER_ENABLE_0_Val 0x0u
#define I2C_MASTER_MODE_MASTER_ENABLE_1_Val 0x1u
#define I2C_MASTER_MODE_MASTER_ENABLE_0 (I2C_MASTER_MODE_MASTER_ENABLE_0_Val << I2C_MASTER_MODE_MASTER_ENABLE_Pos)
#define I2C_MASTER_MODE_MASTER_ENABLE_1 (I2C_MASTER_MODE_MASTER_ENABLE_1_Val << I2C_MASTER_MODE_MASTER_ENABLE_Pos)
#define I2C_MASTER_MODE_MASK 0x01u
#define I2C_MASTER_MODE_Msk 0x01u



typedef union {
  struct {
    uint8_t ONBUS_ENABLE:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} I2C_ONBUS_Type;


#define I2C_ONBUS_OFFSET 0x20
#define I2C_ONBUS_RESETVALUE 0x00u

#define I2C_ONBUS_ONBUS_ENABLE_Pos 0
#define I2C_ONBUS_ONBUS_ENABLE_Msk (0x1u << I2C_ONBUS_ONBUS_ENABLE_Pos)
#define I2C_ONBUS_ONBUS_ENABLE I2C_ONBUS_ONBUS_ENABLE_Msk
#define I2C_ONBUS_ONBUS_ENABLE_0_Val 0x0u
#define I2C_ONBUS_ONBUS_ENABLE_1_Val 0x1u
#define I2C_ONBUS_ONBUS_ENABLE_0 (I2C_ONBUS_ONBUS_ENABLE_0_Val << I2C_ONBUS_ONBUS_ENABLE_Pos)
#define I2C_ONBUS_ONBUS_ENABLE_1 (I2C_ONBUS_ONBUS_ENABLE_1_Val << I2C_ONBUS_ONBUS_ENABLE_Pos)
#define I2C_ONBUS_MASK 0x01u
#define I2C_ONBUS_Msk 0x01u



typedef union {
  struct {
    uint8_t ADDRESS:7;
    uint8_t :1;
  } bit;
  uint8_t reg;
} I2C_SLAVE_ADDRESS_Type;


#define I2C_SLAVE_ADDRESS_OFFSET 0x24
#define I2C_SLAVE_ADDRESS_RESETVALUE 0x00u

#define I2C_SLAVE_ADDRESS_ADDRESS_Pos 0
#define I2C_SLAVE_ADDRESS_ADDRESS_Msk (0x7Fu << I2C_SLAVE_ADDRESS_ADDRESS_Pos)
#define I2C_SLAVE_ADDRESS_ADDRESS(value) (I2C_SLAVE_ADDRESS_ADDRESS_Msk & ((value) << I2C_SLAVE_ADDRESS_ADDRESS_Pos))
#define I2C_SLAVE_ADDRESS_MASK 0x7Fu
#define I2C_SLAVE_ADDRESS_Msk 0x7Fu



typedef union {
  struct {
    uint8_t I2C_ACTIVE:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} I2C_STATUS_Type;


#define I2C_STATUS_OFFSET 0x28
#define I2C_STATUS_RESETVALUE 0x00u

#define I2C_STATUS_I2C_ACTIVE_Pos 0
#define I2C_STATUS_I2C_ACTIVE_Msk (0x1u << I2C_STATUS_I2C_ACTIVE_Pos)
#define I2C_STATUS_I2C_ACTIVE I2C_STATUS_I2C_ACTIVE_Msk
#define I2C_STATUS_MASK 0x01u
#define I2C_STATUS_Msk 0x01u



typedef union {
  struct {
    uint8_t TX_FIFO_NOT_FULL_MASK:1;
    uint8_t TX_FIFO_0P25_EMPTY_MASK:1;
    uint8_t TX_FIFO_0P5_EMPTY_MASK:1;
    uint8_t TX_FIFO_0P75_EMPTY_MASK:1;
    uint8_t TX_FIFO_EMPTY_MASK:1;
    uint8_t :3;
  } bit;
  uint8_t reg;
} I2C_TX_INTERRUPT_MASK_Type;


#define I2C_TX_INTERRUPT_MASK_OFFSET 0x2C
#define I2C_TX_INTERRUPT_MASK_RESETVALUE 0x00u

#define I2C_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_Pos 0
#define I2C_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_Msk (0x1u << I2C_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_Pos)
#define I2C_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK I2C_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_Msk
#define I2C_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_Pos 1
#define I2C_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_Msk (0x1u << I2C_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_Pos)
#define I2C_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK I2C_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_Msk
#define I2C_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_Pos 2
#define I2C_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_Msk (0x1u << I2C_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_Pos)
#define I2C_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK I2C_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_Msk
#define I2C_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_Pos 3
#define I2C_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_Msk (0x1u << I2C_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_Pos)
#define I2C_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK I2C_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_Msk
#define I2C_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_Pos 4
#define I2C_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_Msk (0x1u << I2C_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_Pos)
#define I2C_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK I2C_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_Msk
#define I2C_TX_INTERRUPT_MASK_Msk 0x1Fu



typedef union {
  struct {
    uint8_t RX_FIFO_NOT_EMPTY_MASK:1;
    uint8_t RX_FIFO_0P25_FULL_MASK:1;
    uint8_t RX_FIFO_0P5_FULL_MASK:1;
    uint8_t RX_FIFO_0P75_FULL_MASK:1;
    uint8_t FIFO_OVERRUN_MASK:1;
    uint8_t NAK_MASK:1;
    uint8_t :2;
  } bit;
  uint8_t reg;
} I2C_RX_INTERRUPT_MASK_Type;


#define I2C_RX_INTERRUPT_MASK_OFFSET 0x30
#define I2C_RX_INTERRUPT_MASK_RESETVALUE 0x00u

#define I2C_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_Pos 0
#define I2C_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_Msk (0x1u << I2C_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_Pos)
#define I2C_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK I2C_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_Msk
#define I2C_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_Pos 1
#define I2C_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_Msk (0x1u << I2C_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_Pos)
#define I2C_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK I2C_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_Msk
#define I2C_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_Pos 2
#define I2C_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_Msk (0x1u << I2C_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_Pos)
#define I2C_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK I2C_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_Msk
#define I2C_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_Pos 3
#define I2C_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_Msk (0x1u << I2C_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_Pos)
#define I2C_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK I2C_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_Msk
#define I2C_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_Pos 4
#define I2C_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_Msk (0x1u << I2C_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_Pos)
#define I2C_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK I2C_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_Msk
#define I2C_RX_INTERRUPT_MASK_NAK_MASK_Pos 5
#define I2C_RX_INTERRUPT_MASK_NAK_MASK_Msk (0x1u << I2C_RX_INTERRUPT_MASK_NAK_MASK_Pos)
#define I2C_RX_INTERRUPT_MASK_NAK_MASK I2C_RX_INTERRUPT_MASK_NAK_MASK_Msk
#define I2C_RX_INTERRUPT_MASK_Msk 0x3Fu



typedef union {
  struct {
    uint8_t I2C_FLUSH:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} I2C_FLUSH_Type;


#define I2C_FLUSH_OFFSET 0x34
#define I2C_FLUSH_RESETVALUE 0x00u

#define I2C_FLUSH_I2C_FLUSH_Pos 0
#define I2C_FLUSH_I2C_FLUSH_Msk (0x1u << I2C_FLUSH_I2C_FLUSH_Pos)
#define I2C_FLUSH_I2C_FLUSH I2C_FLUSH_I2C_FLUSH_Msk
#define I2C_FLUSH_MASK 0x01u
#define I2C_FLUSH_Msk 0x01u
# 472 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/i2c.h"
typedef struct {
  volatile I2C_TRANSMIT_DATA_Type TRANSMIT_DATA;
       RoReg8 Reserved1[0x2];
  volatile const I2C_RECEIVE_DATA_Type RECEIVE_DATA;
       RoReg8 Reserved2[0x3];
  volatile const I2C_TRANSMIT_STATUS_Type TRANSMIT_STATUS;
       RoReg8 Reserved3[0x3];
  volatile const I2C_RECEIVE_STATUS_Type RECEIVE_STATUS;
       RoReg8 Reserved4[0x3];
  volatile I2C_CLOCK_SOURCE_SELECT_Type CLOCK_SOURCE_SELECT;
       RoReg8 Reserved5[0x3];
  volatile I2C_MODULE_ENABLE_Type I2C_MODULE_ENABLE;
       RoReg8 Reserved6[0x3];
  volatile I2C_CLK_DIVIDER_Type I2C_CLK_DIVIDER;
       RoReg8 Reserved7[0x2];
  volatile I2C_MASTER_MODE_Type I2C_MASTER_MODE;
       RoReg8 Reserved8[0x3];
  volatile I2C_ONBUS_Type I2C_ONBUS;
       RoReg8 Reserved9[0x3];
  volatile I2C_SLAVE_ADDRESS_Type I2C_SLAVE_ADDRESS;
       RoReg8 Reserved10[0x3];
  volatile const I2C_STATUS_Type I2C_STATUS;
       RoReg8 Reserved11[0x3];
  volatile I2C_TX_INTERRUPT_MASK_Type TX_INTERRUPT_MASK;
       RoReg8 Reserved12[0x3];
  volatile I2C_RX_INTERRUPT_MASK_Type RX_INTERRUPT_MASK;
       RoReg8 Reserved13[0x3];
  volatile I2C_FLUSH_Type I2C_FLUSH;
} I2c;
# 252 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/uart.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/uart.h"
#define _SAMB11_UART_COMPONENT_ 
# 58 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/uart.h"
#define UART_U1234 
#define REV_UART 0x100



typedef union {
  struct {
    uint8_t TX_BYTE:8;
  } bit;
  uint8_t reg;
} UART_TRANSMIT_DATA_Type;


#define UART_TRANSMIT_DATA_OFFSET 0x00
#define UART_TRANSMIT_DATA_RESETVALUE 0x00u

#define UART_TRANSMIT_DATA_TX_BYTE_Pos 0
#define UART_TRANSMIT_DATA_TX_BYTE_Msk (0xFFu << UART_TRANSMIT_DATA_TX_BYTE_Pos)
#define UART_TRANSMIT_DATA_TX_BYTE(value) (UART_TRANSMIT_DATA_TX_BYTE_Msk & ((value) << UART_TRANSMIT_DATA_TX_BYTE_Pos))
#define UART_TRANSMIT_DATA_MASK 0xFFu
#define UART_TRANSMIT_DATA_Msk 0xFFu



typedef union {
  struct {
    uint8_t TX_FIFO_NOT_FULL:1;
    uint8_t TX_FIFO_0P25_EMPTY:1;
    uint8_t TX_FIFO_0P5_EMPTY:1;
    uint8_t TX_FIFO_0P75_EMPTY:1;
    uint8_t TX_FIFO_EMPTY:1;
    uint8_t CTS_ACTIVE:1;
    uint8_t :2;
  } bit;
  uint8_t reg;
} UART_TRANSMIT_STATUS_Type;


#define UART_TRANSMIT_STATUS_OFFSET 0x04
#define UART_TRANSMIT_STATUS_RESETVALUE 0x00u

#define UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Pos 0
#define UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Msk (0x1u << UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Pos)
#define UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Msk
#define UART_TRANSMIT_STATUS_TX_FIFO_0P25_EMPTY_Pos 1
#define UART_TRANSMIT_STATUS_TX_FIFO_0P25_EMPTY_Msk (0x1u << UART_TRANSMIT_STATUS_TX_FIFO_0P25_EMPTY_Pos)
#define UART_TRANSMIT_STATUS_TX_FIFO_0P25_EMPTY UART_TRANSMIT_STATUS_TX_FIFO_0P25_EMPTY_Msk
#define UART_TRANSMIT_STATUS_TX_FIFO_0P5_EMPTY_Pos 2
#define UART_TRANSMIT_STATUS_TX_FIFO_0P5_EMPTY_Msk (0x1u << UART_TRANSMIT_STATUS_TX_FIFO_0P5_EMPTY_Pos)
#define UART_TRANSMIT_STATUS_TX_FIFO_0P5_EMPTY UART_TRANSMIT_STATUS_TX_FIFO_0P5_EMPTY_Msk
#define UART_TRANSMIT_STATUS_TX_FIFO_0P75_EMPTY_Pos 3
#define UART_TRANSMIT_STATUS_TX_FIFO_0P75_EMPTY_Msk (0x1u << UART_TRANSMIT_STATUS_TX_FIFO_0P75_EMPTY_Pos)
#define UART_TRANSMIT_STATUS_TX_FIFO_0P75_EMPTY UART_TRANSMIT_STATUS_TX_FIFO_0P75_EMPTY_Msk
#define UART_TRANSMIT_STATUS_TX_FIFO_EMPTY_Pos 4
#define UART_TRANSMIT_STATUS_TX_FIFO_EMPTY_Msk (0x1u << UART_TRANSMIT_STATUS_TX_FIFO_EMPTY_Pos)
#define UART_TRANSMIT_STATUS_TX_FIFO_EMPTY UART_TRANSMIT_STATUS_TX_FIFO_EMPTY_Msk
#define UART_TRANSMIT_STATUS_CTS_ACTIVE_Pos 5
#define UART_TRANSMIT_STATUS_CTS_ACTIVE_Msk (0x1u << UART_TRANSMIT_STATUS_CTS_ACTIVE_Pos)
#define UART_TRANSMIT_STATUS_CTS_ACTIVE UART_TRANSMIT_STATUS_CTS_ACTIVE_Msk
#define UART_TRANSMIT_STATUS_MASK 0x3Fu
#define UART_TRANSMIT_STATUS_Msk 0x3Fu



typedef union {
  struct {
    uint8_t TX_FIFO_NOT_FULL_MASK:1;
    uint8_t TX_FIFO_0P25_EMPTY_MASK:1;
    uint8_t TX_FIFO_0P5_EMPTY_MASK:1;
    uint8_t TX_FIFO_0P75_EMPTY_MASK:1;
    uint8_t TX_FIFO_EMPTY_MASK:1;
    uint8_t CTS_ACTIVE_MASK:1;
    uint8_t :2;
  } bit;
  uint8_t reg;
} UART_TX_INTERRUPT_MASK_Type;


#define UART_TX_INTERRUPT_MASK_OFFSET 0x08
#define UART_TX_INTERRUPT_MASK_RESETVALUE 0x00u

#define UART_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_Pos 0
#define UART_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_Msk (0x1u << UART_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_Pos)
#define UART_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK UART_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_Msk
#define UART_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_Pos 1
#define UART_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_Msk (0x1u << UART_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_Pos)
#define UART_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK UART_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_Msk
#define UART_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_Pos 2
#define UART_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_Msk (0x1u << UART_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_Pos)
#define UART_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK UART_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_Msk
#define UART_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_Pos 3
#define UART_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_Msk (0x1u << UART_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_Pos)
#define UART_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK UART_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_Msk
#define UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_Pos 4
#define UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_Msk (0x1u << UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_Pos)
#define UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_Msk
#define UART_TX_INTERRUPT_MASK_CTS_ACTIVE_MASK_Pos 5
#define UART_TX_INTERRUPT_MASK_CTS_ACTIVE_MASK_Msk (0x1u << UART_TX_INTERRUPT_MASK_CTS_ACTIVE_MASK_Pos)
#define UART_TX_INTERRUPT_MASK_CTS_ACTIVE_MASK UART_TX_INTERRUPT_MASK_CTS_ACTIVE_MASK_Msk
#define UART_TX_INTERRUPT_MASK_Msk 0x3Fu



typedef union {
  struct {
    uint8_t RX_BYTE:8;
  } bit;
  uint8_t reg;
} UART_RECEIVE_DATA_Type;


#define UART_RECEIVE_DATA_OFFSET 0x10
#define UART_RECEIVE_DATA_RESETVALUE 0x00u

#define UART_RECEIVE_DATA_RX_BYTE_Pos 0
#define UART_RECEIVE_DATA_RX_BYTE_Msk (0xFFu << UART_RECEIVE_DATA_RX_BYTE_Pos)
#define UART_RECEIVE_DATA_RX_BYTE(value) (UART_RECEIVE_DATA_RX_BYTE_Msk & ((value) << UART_RECEIVE_DATA_RX_BYTE_Pos))
#define UART_RECEIVE_DATA_MASK 0xFFu
#define UART_RECEIVE_DATA_Msk 0xFFu



typedef union {
  struct {
    uint8_t RX_FIFO_NOT_EMPTY:1;
    uint8_t RX_FIFO_0P25_FULL:1;
    uint8_t RX_FIFO_0P5_FULL:1;
    uint8_t RX_FIFO_0P75_FULL:1;
    uint8_t TIMEOUT:1;
    uint8_t PARITY_ERROR:1;
    uint8_t FIFO_OVERRUN:1;
    uint8_t FRAMING_ERROR:1;
  } bit;
  uint8_t reg;
} UART_RECEIVE_STATUS_Type;


#define UART_RECEIVE_STATUS_OFFSET 0x14
#define UART_RECEIVE_STATUS_RESETVALUE 0x00u

#define UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY_Pos 0
#define UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY_Msk (0x1u << UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY_Pos)
#define UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY_Msk
#define UART_RECEIVE_STATUS_RX_FIFO_0P25_FULL_Pos 1
#define UART_RECEIVE_STATUS_RX_FIFO_0P25_FULL_Msk (0x1u << UART_RECEIVE_STATUS_RX_FIFO_0P25_FULL_Pos)
#define UART_RECEIVE_STATUS_RX_FIFO_0P25_FULL UART_RECEIVE_STATUS_RX_FIFO_0P25_FULL_Msk
#define UART_RECEIVE_STATUS_RX_FIFO_0P5_FULL_Pos 2
#define UART_RECEIVE_STATUS_RX_FIFO_0P5_FULL_Msk (0x1u << UART_RECEIVE_STATUS_RX_FIFO_0P5_FULL_Pos)
#define UART_RECEIVE_STATUS_RX_FIFO_0P5_FULL UART_RECEIVE_STATUS_RX_FIFO_0P5_FULL_Msk
#define UART_RECEIVE_STATUS_RX_FIFO_0P75_FULL_Pos 3
#define UART_RECEIVE_STATUS_RX_FIFO_0P75_FULL_Msk (0x1u << UART_RECEIVE_STATUS_RX_FIFO_0P75_FULL_Pos)
#define UART_RECEIVE_STATUS_RX_FIFO_0P75_FULL UART_RECEIVE_STATUS_RX_FIFO_0P75_FULL_Msk
#define UART_RECEIVE_STATUS_TIMEOUT_Pos 4
#define UART_RECEIVE_STATUS_TIMEOUT_Msk (0x1u << UART_RECEIVE_STATUS_TIMEOUT_Pos)
#define UART_RECEIVE_STATUS_TIMEOUT UART_RECEIVE_STATUS_TIMEOUT_Msk
#define UART_RECEIVE_STATUS_PARITY_ERROR_Pos 5
#define UART_RECEIVE_STATUS_PARITY_ERROR_Msk (0x1u << UART_RECEIVE_STATUS_PARITY_ERROR_Pos)
#define UART_RECEIVE_STATUS_PARITY_ERROR UART_RECEIVE_STATUS_PARITY_ERROR_Msk
#define UART_RECEIVE_STATUS_FIFO_OVERRUN_Pos 6
#define UART_RECEIVE_STATUS_FIFO_OVERRUN_Msk (0x1u << UART_RECEIVE_STATUS_FIFO_OVERRUN_Pos)
#define UART_RECEIVE_STATUS_FIFO_OVERRUN UART_RECEIVE_STATUS_FIFO_OVERRUN_Msk
#define UART_RECEIVE_STATUS_FRAMING_ERROR_Pos 7
#define UART_RECEIVE_STATUS_FRAMING_ERROR_Msk (0x1u << UART_RECEIVE_STATUS_FRAMING_ERROR_Pos)
#define UART_RECEIVE_STATUS_FRAMING_ERROR UART_RECEIVE_STATUS_FRAMING_ERROR_Msk
#define UART_RECEIVE_STATUS_MASK 0xFFu
#define UART_RECEIVE_STATUS_Msk 0xFFu



typedef union {
  struct {
    uint8_t RX_FIFO_NOT_EMPTY_MASK:1;
    uint8_t RX_FIFO_0P25_FULL_MASK:1;
    uint8_t RX_FIFO_0P5_FULL_MASK:1;
    uint8_t RX_FIFO_0P75_FULL_MASK:1;
    uint8_t TIMEOUT_MASK:1;
    uint8_t PARITY_ERROR_MASK:1;
    uint8_t FIFO_OVERRUN_MASK:1;
    uint8_t FRAMING_ERROR_MASK:1;
  } bit;
  uint8_t reg;
} UART_RX_INTERRUPT_MASK_Type;


#define UART_RX_INTERRUPT_MASK_OFFSET 0x18
#define UART_RX_INTERRUPT_MASK_RESETVALUE 0x00u

#define UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_Pos 0
#define UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_Msk (0x1u << UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_Pos)
#define UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_Msk
#define UART_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_Pos 1
#define UART_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_Msk (0x1u << UART_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_Pos)
#define UART_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK UART_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_Msk
#define UART_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_Pos 2
#define UART_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_Msk (0x1u << UART_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_Pos)
#define UART_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK UART_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_Msk
#define UART_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_Pos 3
#define UART_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_Msk (0x1u << UART_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_Pos)
#define UART_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK UART_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_Msk
#define UART_RX_INTERRUPT_MASK_TIMEOUT_MASK_Pos 4
#define UART_RX_INTERRUPT_MASK_TIMEOUT_MASK_Msk (0x1u << UART_RX_INTERRUPT_MASK_TIMEOUT_MASK_Pos)
#define UART_RX_INTERRUPT_MASK_TIMEOUT_MASK UART_RX_INTERRUPT_MASK_TIMEOUT_MASK_Msk
#define UART_RX_INTERRUPT_MASK_PARITY_ERROR_MASK_Pos 5
#define UART_RX_INTERRUPT_MASK_PARITY_ERROR_MASK_Msk (0x1u << UART_RX_INTERRUPT_MASK_PARITY_ERROR_MASK_Pos)
#define UART_RX_INTERRUPT_MASK_PARITY_ERROR_MASK UART_RX_INTERRUPT_MASK_PARITY_ERROR_MASK_Msk
#define UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_Pos 6
#define UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_Msk (0x1u << UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_Pos)
#define UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_Msk
#define UART_RX_INTERRUPT_MASK_FRAMING_ERROR_MASK_Pos 7
#define UART_RX_INTERRUPT_MASK_FRAMING_ERROR_MASK_Msk (0x1u << UART_RX_INTERRUPT_MASK_FRAMING_ERROR_MASK_Pos)
#define UART_RX_INTERRUPT_MASK_FRAMING_ERROR_MASK UART_RX_INTERRUPT_MASK_FRAMING_ERROR_MASK_Msk
#define UART_RX_INTERRUPT_MASK_Msk 0xFFu



typedef union {
  struct {
    uint8_t TIMEOUT_VALUE:8;
  } bit;
  uint8_t reg;
} UART_RECEIVE_TIMEOUT_Type;


#define UART_RECEIVE_TIMEOUT_OFFSET 0x1C
#define UART_RECEIVE_TIMEOUT_RESETVALUE 0x00u

#define UART_RECEIVE_TIMEOUT_TIMEOUT_VALUE_Pos 0
#define UART_RECEIVE_TIMEOUT_TIMEOUT_VALUE_Msk (0xFFu << UART_RECEIVE_TIMEOUT_TIMEOUT_VALUE_Pos)
#define UART_RECEIVE_TIMEOUT_TIMEOUT_VALUE(value) (UART_RECEIVE_TIMEOUT_TIMEOUT_VALUE_Msk & ((value) << UART_RECEIVE_TIMEOUT_TIMEOUT_VALUE_Pos))
#define UART_RECEIVE_TIMEOUT_MASK 0xFFu
#define UART_RECEIVE_TIMEOUT_Msk 0xFFu



typedef union {
  struct {
    uint8_t NUMBER_OF_BITS:1;
    uint8_t PARITY_ENABLE:1;
    uint8_t PARITY_MODE:2;
    uint8_t STOP_BITS:1;
    uint8_t CTS_ENABLE:1;
    uint8_t :2;
  } bit;
  uint8_t reg;
} UART_CONFIGURATION_Type;


#define UART_CONFIGURATION_OFFSET 0x20
#define UART_CONFIGURATION_RESETVALUE 0x00u

#define UART_CONFIGURATION_NUMBER_OF_BITS_Pos 0
#define UART_CONFIGURATION_NUMBER_OF_BITS_Msk (0x1u << UART_CONFIGURATION_NUMBER_OF_BITS_Pos)
#define UART_CONFIGURATION_NUMBER_OF_BITS UART_CONFIGURATION_NUMBER_OF_BITS_Msk
#define UART_CONFIGURATION_NUMBER_OF_BITS_0_Val 0x0u
#define UART_CONFIGURATION_NUMBER_OF_BITS_1_Val 0x1u
#define UART_CONFIGURATION_NUMBER_OF_BITS_0 (UART_CONFIGURATION_NUMBER_OF_BITS_0_Val << UART_CONFIGURATION_NUMBER_OF_BITS_Pos)
#define UART_CONFIGURATION_NUMBER_OF_BITS_1 (UART_CONFIGURATION_NUMBER_OF_BITS_1_Val << UART_CONFIGURATION_NUMBER_OF_BITS_Pos)
#define UART_CONFIGURATION_PARITY_ENABLE_Pos 1
#define UART_CONFIGURATION_PARITY_ENABLE_Msk (0x1u << UART_CONFIGURATION_PARITY_ENABLE_Pos)
#define UART_CONFIGURATION_PARITY_ENABLE UART_CONFIGURATION_PARITY_ENABLE_Msk
#define UART_CONFIGURATION_PARITY_ENABLE_0_Val 0x0u
#define UART_CONFIGURATION_PARITY_ENABLE_1_Val 0x1u
#define UART_CONFIGURATION_PARITY_ENABLE_0 (UART_CONFIGURATION_PARITY_ENABLE_0_Val << UART_CONFIGURATION_PARITY_ENABLE_Pos)
#define UART_CONFIGURATION_PARITY_ENABLE_1 (UART_CONFIGURATION_PARITY_ENABLE_1_Val << UART_CONFIGURATION_PARITY_ENABLE_Pos)
#define UART_CONFIGURATION_PARITY_MODE_Pos 2
#define UART_CONFIGURATION_PARITY_MODE_Msk (0x3u << UART_CONFIGURATION_PARITY_MODE_Pos)
#define UART_CONFIGURATION_PARITY_MODE(value) (UART_CONFIGURATION_PARITY_MODE_Msk & ((value) << UART_CONFIGURATION_PARITY_MODE_Pos))
#define UART_CONFIGURATION_PARITY_MODE_0_Val 0x0u
#define UART_CONFIGURATION_PARITY_MODE_1_Val 0x1u
#define UART_CONFIGURATION_PARITY_MODE_2_Val 0x2u
#define UART_CONFIGURATION_PARITY_MODE_3_Val 0x3u
#define UART_CONFIGURATION_PARITY_MODE_0 (UART_CONFIGURATION_PARITY_MODE_0_Val << UART_CONFIGURATION_PARITY_MODE_Pos)
#define UART_CONFIGURATION_PARITY_MODE_1 (UART_CONFIGURATION_PARITY_MODE_1_Val << UART_CONFIGURATION_PARITY_MODE_Pos)
#define UART_CONFIGURATION_PARITY_MODE_2 (UART_CONFIGURATION_PARITY_MODE_2_Val << UART_CONFIGURATION_PARITY_MODE_Pos)
#define UART_CONFIGURATION_PARITY_MODE_3 (UART_CONFIGURATION_PARITY_MODE_3_Val << UART_CONFIGURATION_PARITY_MODE_Pos)
#define UART_CONFIGURATION_STOP_BITS_Pos 4
#define UART_CONFIGURATION_STOP_BITS_Msk (0x1u << UART_CONFIGURATION_STOP_BITS_Pos)
#define UART_CONFIGURATION_STOP_BITS UART_CONFIGURATION_STOP_BITS_Msk
#define UART_CONFIGURATION_STOP_BITS_0_Val 0x0u
#define UART_CONFIGURATION_STOP_BITS_1_Val 0x1u
#define UART_CONFIGURATION_STOP_BITS_0 (UART_CONFIGURATION_STOP_BITS_0_Val << UART_CONFIGURATION_STOP_BITS_Pos)
#define UART_CONFIGURATION_STOP_BITS_1 (UART_CONFIGURATION_STOP_BITS_1_Val << UART_CONFIGURATION_STOP_BITS_Pos)
#define UART_CONFIGURATION_CTS_ENABLE_Pos 5
#define UART_CONFIGURATION_CTS_ENABLE_Msk (0x1u << UART_CONFIGURATION_CTS_ENABLE_Pos)
#define UART_CONFIGURATION_CTS_ENABLE UART_CONFIGURATION_CTS_ENABLE_Msk
#define UART_CONFIGURATION_CTS_ENABLE_0_Val 0x0u
#define UART_CONFIGURATION_CTS_ENABLE_1_Val 0x1u
#define UART_CONFIGURATION_CTS_ENABLE_0 (UART_CONFIGURATION_CTS_ENABLE_0_Val << UART_CONFIGURATION_CTS_ENABLE_Pos)
#define UART_CONFIGURATION_CTS_ENABLE_1 (UART_CONFIGURATION_CTS_ENABLE_1_Val << UART_CONFIGURATION_CTS_ENABLE_Pos)
#define UART_CONFIGURATION_MASK 0x3Fu
#define UART_CONFIGURATION_Msk 0x3Fu



typedef union {
  struct {
    uint16_t FRACTIONAL_DIVISION:3;
    uint16_t INTEGER_DIVISION:13;
  } bit;
  uint16_t reg;
} UART_BAUD_RATE_Type;


#define UART_BAUD_RATE_OFFSET 0x24
#define UART_BAUD_RATE_RESETVALUE 0x00u

#define UART_BAUD_RATE_FRACTIONAL_DIVISION_Pos 0
#define UART_BAUD_RATE_FRACTIONAL_DIVISION_Msk (0x7u << UART_BAUD_RATE_FRACTIONAL_DIVISION_Pos)
#define UART_BAUD_RATE_FRACTIONAL_DIVISION(value) (UART_BAUD_RATE_FRACTIONAL_DIVISION_Msk & ((value) << UART_BAUD_RATE_FRACTIONAL_DIVISION_Pos))
#define UART_BAUD_RATE_INTEGER_DIVISION_Pos 3
#define UART_BAUD_RATE_INTEGER_DIVISION_Msk (0x1FFFu << UART_BAUD_RATE_INTEGER_DIVISION_Pos)
#define UART_BAUD_RATE_INTEGER_DIVISION(value) (UART_BAUD_RATE_INTEGER_DIVISION_Msk & ((value) << UART_BAUD_RATE_INTEGER_DIVISION_Pos))
#define UART_BAUD_RATE_MASK 0xFFFFu
#define UART_BAUD_RATE_Msk 0xFFFFu



typedef union {
  struct {
    uint8_t CLOCK_SELECT:2;
    uint8_t :6;
  } bit;
  uint8_t reg;
} UART_CLOCK_SOURCE_Type;


#define UART_CLOCK_SOURCE_OFFSET 0x28
#define UART_CLOCK_SOURCE_RESETVALUE 0x00u

#define UART_CLOCK_SOURCE_CLOCK_SELECT_Pos 0
#define UART_CLOCK_SOURCE_CLOCK_SELECT_Msk (0x3u << UART_CLOCK_SOURCE_CLOCK_SELECT_Pos)
#define UART_CLOCK_SOURCE_CLOCK_SELECT(value) (UART_CLOCK_SOURCE_CLOCK_SELECT_Msk & ((value) << UART_CLOCK_SOURCE_CLOCK_SELECT_Pos))
#define UART_CLOCK_SOURCE_CLOCK_SELECT_0_Val 0x0u
#define UART_CLOCK_SOURCE_CLOCK_SELECT_1_Val 0x1u
#define UART_CLOCK_SOURCE_CLOCK_SELECT_2_Val 0x2u
#define UART_CLOCK_SOURCE_CLOCK_SELECT_3_Val 0x3u
#define UART_CLOCK_SOURCE_CLOCK_SELECT_0 (UART_CLOCK_SOURCE_CLOCK_SELECT_0_Val << UART_CLOCK_SOURCE_CLOCK_SELECT_Pos)
#define UART_CLOCK_SOURCE_CLOCK_SELECT_1 (UART_CLOCK_SOURCE_CLOCK_SELECT_1_Val << UART_CLOCK_SOURCE_CLOCK_SELECT_Pos)
#define UART_CLOCK_SOURCE_CLOCK_SELECT_2 (UART_CLOCK_SOURCE_CLOCK_SELECT_2_Val << UART_CLOCK_SOURCE_CLOCK_SELECT_Pos)
#define UART_CLOCK_SOURCE_CLOCK_SELECT_3 (UART_CLOCK_SOURCE_CLOCK_SELECT_3_Val << UART_CLOCK_SOURCE_CLOCK_SELECT_Pos)
#define UART_CLOCK_SOURCE_MASK 0x03u
#define UART_CLOCK_SOURCE_Msk 0x03u
# 428 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/uart.h"
typedef struct {
  volatile UART_TRANSMIT_DATA_Type TRANSMIT_DATA;
       RoReg8 Reserved1[0x3];
  volatile const UART_TRANSMIT_STATUS_Type TRANSMIT_STATUS;
       RoReg8 Reserved2[0x3];
  volatile UART_TX_INTERRUPT_MASK_Type TX_INTERRUPT_MASK;
       RoReg8 Reserved3[0x7];
  volatile const UART_RECEIVE_DATA_Type RECEIVE_DATA;
       RoReg8 Reserved4[0x3];
  volatile const UART_RECEIVE_STATUS_Type RECEIVE_STATUS;
       RoReg8 Reserved5[0x3];
  volatile UART_RX_INTERRUPT_MASK_Type RX_INTERRUPT_MASK;
       RoReg8 Reserved6[0x3];
  volatile UART_RECEIVE_TIMEOUT_Type RECEIVE_TIMEOUT;
       RoReg8 Reserved7[0x3];
  volatile UART_CONFIGURATION_Type UART_CONFIGURATION;
       RoReg8 Reserved8[0x3];
  volatile UART_BAUD_RATE_Type UART_BAUD_RATE;
       RoReg8 Reserved9[0x2];
  volatile UART_CLOCK_SOURCE_Type UART_CLOCK_SOURCE;
} Uart;
# 253 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/spi.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/spi.h"
#define _SAMB11_SPI_COMPONENT_ 
# 58 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/spi.h"
#define SPI_S1234 
#define REV_SPI 0x100



typedef union {
  struct {
    uint8_t TX_BYTE:8;
  } bit;
  uint8_t reg;
} SPI_TRANSMIT_DATA_Type;


#define SPI_TRANSMIT_DATA_OFFSET 0x00
#define SPI_TRANSMIT_DATA_RESETVALUE 0x00u

#define SPI_TRANSMIT_DATA_TX_BYTE_Pos 0
#define SPI_TRANSMIT_DATA_TX_BYTE_Msk (0xFFu << SPI_TRANSMIT_DATA_TX_BYTE_Pos)
#define SPI_TRANSMIT_DATA_TX_BYTE(value) (SPI_TRANSMIT_DATA_TX_BYTE_Msk & ((value) << SPI_TRANSMIT_DATA_TX_BYTE_Pos))
#define SPI_TRANSMIT_DATA_MASK 0xFFu
#define SPI_TRANSMIT_DATA_Msk 0xFFu



typedef union {
  struct {
    uint8_t RX_BYTE:8;
  } bit;
  uint8_t reg;
} SPI_RECEIVE_DATA_Type;


#define SPI_RECEIVE_DATA_OFFSET 0x04
#define SPI_RECEIVE_DATA_RESETVALUE 0x00u

#define SPI_RECEIVE_DATA_RX_BYTE_Pos 0
#define SPI_RECEIVE_DATA_RX_BYTE_Msk (0xFFu << SPI_RECEIVE_DATA_RX_BYTE_Pos)
#define SPI_RECEIVE_DATA_RX_BYTE(value) (SPI_RECEIVE_DATA_RX_BYTE_Msk & ((value) << SPI_RECEIVE_DATA_RX_BYTE_Pos))
#define SPI_RECEIVE_DATA_MASK 0xFFu
#define SPI_RECEIVE_DATA_Msk 0xFFu



typedef union {
  struct {
    uint8_t TX_FIFO_NOT_FULL:1;
    uint8_t TX_FIFO_0P25_EMPTY:1;
    uint8_t TX_FIFO_0P5_EMPTY:1;
    uint8_t TX_FIFO_0P75_EMPTY:1;
    uint8_t TX_FIFO_EMPTY:1;
    uint8_t :3;
  } bit;
  uint8_t reg;
} SPI_TRANSMIT_STATUS_Type;


#define SPI_TRANSMIT_STATUS_OFFSET 0x08
#define SPI_TRANSMIT_STATUS_RESETVALUE 0x00u

#define SPI_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Pos 0
#define SPI_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Msk (0x1u << SPI_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Pos)
#define SPI_TRANSMIT_STATUS_TX_FIFO_NOT_FULL SPI_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Msk
#define SPI_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_0_Val 0x0u
#define SPI_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_1_Val 0x1u
#define SPI_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_0 (SPI_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_0_Val << SPI_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Pos)
#define SPI_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_1 (SPI_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_1_Val << SPI_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Pos)
#define SPI_TRANSMIT_STATUS_TX_FIFO_0P25_EMPTY_Pos 1
#define SPI_TRANSMIT_STATUS_TX_FIFO_0P25_EMPTY_Msk (0x1u << SPI_TRANSMIT_STATUS_TX_FIFO_0P25_EMPTY_Pos)
#define SPI_TRANSMIT_STATUS_TX_FIFO_0P25_EMPTY SPI_TRANSMIT_STATUS_TX_FIFO_0P25_EMPTY_Msk
#define SPI_TRANSMIT_STATUS_TX_FIFO_0P5_EMPTY_Pos 2
#define SPI_TRANSMIT_STATUS_TX_FIFO_0P5_EMPTY_Msk (0x1u << SPI_TRANSMIT_STATUS_TX_FIFO_0P5_EMPTY_Pos)
#define SPI_TRANSMIT_STATUS_TX_FIFO_0P5_EMPTY SPI_TRANSMIT_STATUS_TX_FIFO_0P5_EMPTY_Msk
#define SPI_TRANSMIT_STATUS_TX_FIFO_0P75_EMPTY_Pos 3
#define SPI_TRANSMIT_STATUS_TX_FIFO_0P75_EMPTY_Msk (0x1u << SPI_TRANSMIT_STATUS_TX_FIFO_0P75_EMPTY_Pos)
#define SPI_TRANSMIT_STATUS_TX_FIFO_0P75_EMPTY SPI_TRANSMIT_STATUS_TX_FIFO_0P75_EMPTY_Msk
#define SPI_TRANSMIT_STATUS_TX_FIFO_EMPTY_Pos 4
#define SPI_TRANSMIT_STATUS_TX_FIFO_EMPTY_Msk (0x1u << SPI_TRANSMIT_STATUS_TX_FIFO_EMPTY_Pos)
#define SPI_TRANSMIT_STATUS_TX_FIFO_EMPTY SPI_TRANSMIT_STATUS_TX_FIFO_EMPTY_Msk
#define SPI_TRANSMIT_STATUS_MASK 0x1Fu
#define SPI_TRANSMIT_STATUS_Msk 0x1Fu



typedef union {
  struct {
    uint8_t RX_FIFO_NOT_EMPTY:1;
    uint8_t RX_FIFO_0P25_FULL:1;
    uint8_t RX_FIFO_0P5_FULL:1;
    uint8_t RX_FIFO_0P75_FULL:1;
    uint8_t FAULT:1;
    uint8_t FIFO_OVERRUN:1;
    uint8_t :2;
  } bit;
  uint8_t reg;
} SPI_RECEIVE_STATUS_Type;


#define SPI_RECEIVE_STATUS_OFFSET 0x0C
#define SPI_RECEIVE_STATUS_RESETVALUE 0x00u

#define SPI_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY_Pos 0
#define SPI_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY_Msk (0x1u << SPI_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY_Pos)
#define SPI_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY SPI_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY_Msk
#define SPI_RECEIVE_STATUS_RX_FIFO_0P25_FULL_Pos 1
#define SPI_RECEIVE_STATUS_RX_FIFO_0P25_FULL_Msk (0x1u << SPI_RECEIVE_STATUS_RX_FIFO_0P25_FULL_Pos)
#define SPI_RECEIVE_STATUS_RX_FIFO_0P25_FULL SPI_RECEIVE_STATUS_RX_FIFO_0P25_FULL_Msk
#define SPI_RECEIVE_STATUS_RX_FIFO_0P5_FULL_Pos 2
#define SPI_RECEIVE_STATUS_RX_FIFO_0P5_FULL_Msk (0x1u << SPI_RECEIVE_STATUS_RX_FIFO_0P5_FULL_Pos)
#define SPI_RECEIVE_STATUS_RX_FIFO_0P5_FULL SPI_RECEIVE_STATUS_RX_FIFO_0P5_FULL_Msk
#define SPI_RECEIVE_STATUS_RX_FIFO_0P75_FULL_Pos 3
#define SPI_RECEIVE_STATUS_RX_FIFO_0P75_FULL_Msk (0x1u << SPI_RECEIVE_STATUS_RX_FIFO_0P75_FULL_Pos)
#define SPI_RECEIVE_STATUS_RX_FIFO_0P75_FULL SPI_RECEIVE_STATUS_RX_FIFO_0P75_FULL_Msk
#define SPI_RECEIVE_STATUS_FAULT_Pos 4
#define SPI_RECEIVE_STATUS_FAULT_Msk (0x1u << SPI_RECEIVE_STATUS_FAULT_Pos)
#define SPI_RECEIVE_STATUS_FAULT SPI_RECEIVE_STATUS_FAULT_Msk
#define SPI_RECEIVE_STATUS_FIFO_OVERRUN_Pos 5
#define SPI_RECEIVE_STATUS_FIFO_OVERRUN_Msk (0x1u << SPI_RECEIVE_STATUS_FIFO_OVERRUN_Pos)
#define SPI_RECEIVE_STATUS_FIFO_OVERRUN SPI_RECEIVE_STATUS_FIFO_OVERRUN_Msk
#define SPI_RECEIVE_STATUS_MASK 0x3Fu
#define SPI_RECEIVE_STATUS_Msk 0x3Fu



typedef union {
  struct {
    uint8_t CLOCK:2;
    uint8_t :6;
  } bit;
  uint8_t reg;
} SPI_CLOCK_SOURCE_SELECT_Type;


#define SPI_CLOCK_SOURCE_SELECT_OFFSET 0x10
#define SPI_CLOCK_SOURCE_SELECT_RESETVALUE 0x00u

#define SPI_CLOCK_SOURCE_SELECT_CLOCK_Pos 0
#define SPI_CLOCK_SOURCE_SELECT_CLOCK_Msk (0x3u << SPI_CLOCK_SOURCE_SELECT_CLOCK_Pos)
#define SPI_CLOCK_SOURCE_SELECT_CLOCK(value) (SPI_CLOCK_SOURCE_SELECT_CLOCK_Msk & ((value) << SPI_CLOCK_SOURCE_SELECT_CLOCK_Pos))
#define SPI_CLOCK_SOURCE_SELECT_CLOCK_0_Val 0x0u
#define SPI_CLOCK_SOURCE_SELECT_CLOCK_1_Val 0x1u
#define SPI_CLOCK_SOURCE_SELECT_CLOCK_2_Val 0x2u
#define SPI_CLOCK_SOURCE_SELECT_CLOCK_3_Val 0x3u
#define SPI_CLOCK_SOURCE_SELECT_CLOCK_0 (SPI_CLOCK_SOURCE_SELECT_CLOCK_0_Val << SPI_CLOCK_SOURCE_SELECT_CLOCK_Pos)
#define SPI_CLOCK_SOURCE_SELECT_CLOCK_1 (SPI_CLOCK_SOURCE_SELECT_CLOCK_1_Val << SPI_CLOCK_SOURCE_SELECT_CLOCK_Pos)
#define SPI_CLOCK_SOURCE_SELECT_CLOCK_2 (SPI_CLOCK_SOURCE_SELECT_CLOCK_2_Val << SPI_CLOCK_SOURCE_SELECT_CLOCK_Pos)
#define SPI_CLOCK_SOURCE_SELECT_CLOCK_3 (SPI_CLOCK_SOURCE_SELECT_CLOCK_3_Val << SPI_CLOCK_SOURCE_SELECT_CLOCK_Pos)
#define SPI_CLOCK_SOURCE_SELECT_MASK 0x03u
#define SPI_CLOCK_SOURCE_SELECT_Msk 0x03u



typedef union {
  struct {
    uint16_t SPI_DIVIDE_RATIO:16;
  } bit;
  uint16_t reg;
} SPI_CLK_DIVIDER_Type;


#define SPI_CLK_DIVIDER_OFFSET 0x14
#define SPI_CLK_DIVIDER_RESETVALUE 0x00u

#define SPI_CLK_DIVIDER_SPI_DIVIDE_RATIO_Pos 0
#define SPI_CLK_DIVIDER_SPI_DIVIDE_RATIO_Msk (0xFFFFu << SPI_CLK_DIVIDER_SPI_DIVIDE_RATIO_Pos)
#define SPI_CLK_DIVIDER_SPI_DIVIDE_RATIO(value) (SPI_CLK_DIVIDER_SPI_DIVIDE_RATIO_Msk & ((value) << SPI_CLK_DIVIDER_SPI_DIVIDE_RATIO_Pos))
#define SPI_CLK_DIVIDER_MASK 0xFFFFu
#define SPI_CLK_DIVIDER_Msk 0xFFFFu



typedef union {
  struct {
    uint8_t ENABLE:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} SPI_MODULE_ENABLE_Type;


#define SPI_MODULE_ENABLE_OFFSET 0x18
#define SPI_MODULE_ENABLE_RESETVALUE 0x00u

#define SPI_MODULE_ENABLE_ENABLE_Pos 0
#define SPI_MODULE_ENABLE_ENABLE_Msk (0x1u << SPI_MODULE_ENABLE_ENABLE_Pos)
#define SPI_MODULE_ENABLE_ENABLE SPI_MODULE_ENABLE_ENABLE_Msk
#define SPI_MODULE_ENABLE_MASK 0x01u
#define SPI_MODULE_ENABLE_Msk 0x01u



typedef union {
  struct {
    uint8_t MASTER_ENABLE:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} SPI_MASTER_MODE_Type;


#define SPI_MASTER_MODE_OFFSET 0x1C
#define SPI_MASTER_MODE_RESETVALUE 0x00u

#define SPI_MASTER_MODE_MASTER_ENABLE_Pos 0
#define SPI_MASTER_MODE_MASTER_ENABLE_Msk (0x1u << SPI_MASTER_MODE_MASTER_ENABLE_Pos)
#define SPI_MASTER_MODE_MASTER_ENABLE SPI_MASTER_MODE_MASTER_ENABLE_Msk
#define SPI_MASTER_MODE_MASTER_ENABLE_0_Val 0x0u
#define SPI_MASTER_MODE_MASTER_ENABLE_1_Val 0x1u
#define SPI_MASTER_MODE_MASTER_ENABLE_0 (SPI_MASTER_MODE_MASTER_ENABLE_0_Val << SPI_MASTER_MODE_MASTER_ENABLE_Pos)
#define SPI_MASTER_MODE_MASTER_ENABLE_1 (SPI_MASTER_MODE_MASTER_ENABLE_1_Val << SPI_MASTER_MODE_MASTER_ENABLE_Pos)
#define SPI_MASTER_MODE_MASK 0x01u
#define SPI_MASTER_MODE_Msk 0x01u



typedef union {
  struct {
    uint8_t FAULT_ENABLE:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} SPI_FAULT_ENABLE_Type;


#define SPI_FAULT_ENABLE_OFFSET 0x20
#define SPI_FAULT_ENABLE_RESETVALUE 0x00u

#define SPI_FAULT_ENABLE_FAULT_ENABLE_Pos 0
#define SPI_FAULT_ENABLE_FAULT_ENABLE_Msk (0x1u << SPI_FAULT_ENABLE_FAULT_ENABLE_Pos)
#define SPI_FAULT_ENABLE_FAULT_ENABLE SPI_FAULT_ENABLE_FAULT_ENABLE_Msk
#define SPI_FAULT_ENABLE_FAULT_ENABLE_0_Val 0x0u
#define SPI_FAULT_ENABLE_FAULT_ENABLE_1_Val 0x1u
#define SPI_FAULT_ENABLE_FAULT_ENABLE_0 (SPI_FAULT_ENABLE_FAULT_ENABLE_0_Val << SPI_FAULT_ENABLE_FAULT_ENABLE_Pos)
#define SPI_FAULT_ENABLE_FAULT_ENABLE_1 (SPI_FAULT_ENABLE_FAULT_ENABLE_1_Val << SPI_FAULT_ENABLE_FAULT_ENABLE_Pos)
#define SPI_FAULT_ENABLE_MASK 0x01u
#define SPI_FAULT_ENABLE_Msk 0x01u



typedef union {
  struct {
    uint8_t SCK_POLARITY:1;
    uint8_t SCK_PHASE:1;
    uint8_t LSB_FIRST_ENABLE:1;
    uint8_t BIDIRECTIONAL_ENABLE:1;
    uint8_t OUTPUT_ENABLE:1;
    uint8_t SSN_SHIFT_ENABLE:1;
    uint8_t SSN_SYNC_ENABLE:1;
    uint8_t RX_DONE_SYNC_ENABLE:1;
  } bit;
  uint8_t reg;
} SPI_CONFIGURATION_Type;


#define SPI_CONFIGURATION_OFFSET 0x24
#define SPI_CONFIGURATION_RESETVALUE 0xE0u

#define SPI_CONFIGURATION_SCK_POLARITY_Pos 0
#define SPI_CONFIGURATION_SCK_POLARITY_Msk (0x1u << SPI_CONFIGURATION_SCK_POLARITY_Pos)
#define SPI_CONFIGURATION_SCK_POLARITY SPI_CONFIGURATION_SCK_POLARITY_Msk
#define SPI_CONFIGURATION_SCK_POLARITY_0_Val 0x0u
#define SPI_CONFIGURATION_SCK_POLARITY_1_Val 0x1u
#define SPI_CONFIGURATION_SCK_POLARITY_0 (SPI_CONFIGURATION_SCK_POLARITY_0_Val << SPI_CONFIGURATION_SCK_POLARITY_Pos)
#define SPI_CONFIGURATION_SCK_POLARITY_1 (SPI_CONFIGURATION_SCK_POLARITY_1_Val << SPI_CONFIGURATION_SCK_POLARITY_Pos)
#define SPI_CONFIGURATION_SCK_PHASE_Pos 1
#define SPI_CONFIGURATION_SCK_PHASE_Msk (0x1u << SPI_CONFIGURATION_SCK_PHASE_Pos)
#define SPI_CONFIGURATION_SCK_PHASE SPI_CONFIGURATION_SCK_PHASE_Msk
#define SPI_CONFIGURATION_SCK_PHASE_0_Val 0x0u
#define SPI_CONFIGURATION_SCK_PHASE_1_Val 0x1u
#define SPI_CONFIGURATION_SCK_PHASE_0 (SPI_CONFIGURATION_SCK_PHASE_0_Val << SPI_CONFIGURATION_SCK_PHASE_Pos)
#define SPI_CONFIGURATION_SCK_PHASE_1 (SPI_CONFIGURATION_SCK_PHASE_1_Val << SPI_CONFIGURATION_SCK_PHASE_Pos)
#define SPI_CONFIGURATION_LSB_FIRST_ENABLE_Pos 2
#define SPI_CONFIGURATION_LSB_FIRST_ENABLE_Msk (0x1u << SPI_CONFIGURATION_LSB_FIRST_ENABLE_Pos)
#define SPI_CONFIGURATION_LSB_FIRST_ENABLE SPI_CONFIGURATION_LSB_FIRST_ENABLE_Msk
#define SPI_CONFIGURATION_LSB_FIRST_ENABLE_0_Val 0x0u
#define SPI_CONFIGURATION_LSB_FIRST_ENABLE_1_Val 0x1u
#define SPI_CONFIGURATION_LSB_FIRST_ENABLE_0 (SPI_CONFIGURATION_LSB_FIRST_ENABLE_0_Val << SPI_CONFIGURATION_LSB_FIRST_ENABLE_Pos)
#define SPI_CONFIGURATION_LSB_FIRST_ENABLE_1 (SPI_CONFIGURATION_LSB_FIRST_ENABLE_1_Val << SPI_CONFIGURATION_LSB_FIRST_ENABLE_Pos)
#define SPI_CONFIGURATION_BIDIRECTIONAL_ENABLE_Pos 3
#define SPI_CONFIGURATION_BIDIRECTIONAL_ENABLE_Msk (0x1u << SPI_CONFIGURATION_BIDIRECTIONAL_ENABLE_Pos)
#define SPI_CONFIGURATION_BIDIRECTIONAL_ENABLE SPI_CONFIGURATION_BIDIRECTIONAL_ENABLE_Msk
#define SPI_CONFIGURATION_BIDIRECTIONAL_ENABLE_0_Val 0x0u
#define SPI_CONFIGURATION_BIDIRECTIONAL_ENABLE_1_Val 0x1u
#define SPI_CONFIGURATION_BIDIRECTIONAL_ENABLE_0 (SPI_CONFIGURATION_BIDIRECTIONAL_ENABLE_0_Val << SPI_CONFIGURATION_BIDIRECTIONAL_ENABLE_Pos)
#define SPI_CONFIGURATION_BIDIRECTIONAL_ENABLE_1 (SPI_CONFIGURATION_BIDIRECTIONAL_ENABLE_1_Val << SPI_CONFIGURATION_BIDIRECTIONAL_ENABLE_Pos)
#define SPI_CONFIGURATION_OUTPUT_ENABLE_Pos 4
#define SPI_CONFIGURATION_OUTPUT_ENABLE_Msk (0x1u << SPI_CONFIGURATION_OUTPUT_ENABLE_Pos)
#define SPI_CONFIGURATION_OUTPUT_ENABLE SPI_CONFIGURATION_OUTPUT_ENABLE_Msk
#define SPI_CONFIGURATION_OUTPUT_ENABLE_0_Val 0x0u
#define SPI_CONFIGURATION_OUTPUT_ENABLE_1_Val 0x1u
#define SPI_CONFIGURATION_OUTPUT_ENABLE_0 (SPI_CONFIGURATION_OUTPUT_ENABLE_0_Val << SPI_CONFIGURATION_OUTPUT_ENABLE_Pos)
#define SPI_CONFIGURATION_OUTPUT_ENABLE_1 (SPI_CONFIGURATION_OUTPUT_ENABLE_1_Val << SPI_CONFIGURATION_OUTPUT_ENABLE_Pos)
#define SPI_CONFIGURATION_SSN_SHIFT_ENABLE_Pos 5
#define SPI_CONFIGURATION_SSN_SHIFT_ENABLE_Msk (0x1u << SPI_CONFIGURATION_SSN_SHIFT_ENABLE_Pos)
#define SPI_CONFIGURATION_SSN_SHIFT_ENABLE SPI_CONFIGURATION_SSN_SHIFT_ENABLE_Msk
#define SPI_CONFIGURATION_SSN_SHIFT_ENABLE_0_Val 0x0u
#define SPI_CONFIGURATION_SSN_SHIFT_ENABLE_1_Val 0x1u
#define SPI_CONFIGURATION_SSN_SHIFT_ENABLE_0 (SPI_CONFIGURATION_SSN_SHIFT_ENABLE_0_Val << SPI_CONFIGURATION_SSN_SHIFT_ENABLE_Pos)
#define SPI_CONFIGURATION_SSN_SHIFT_ENABLE_1 (SPI_CONFIGURATION_SSN_SHIFT_ENABLE_1_Val << SPI_CONFIGURATION_SSN_SHIFT_ENABLE_Pos)
#define SPI_CONFIGURATION_SSN_SYNC_ENABLE_Pos 6
#define SPI_CONFIGURATION_SSN_SYNC_ENABLE_Msk (0x1u << SPI_CONFIGURATION_SSN_SYNC_ENABLE_Pos)
#define SPI_CONFIGURATION_SSN_SYNC_ENABLE SPI_CONFIGURATION_SSN_SYNC_ENABLE_Msk
#define SPI_CONFIGURATION_SSN_SYNC_ENABLE_0_Val 0x0u
#define SPI_CONFIGURATION_SSN_SYNC_ENABLE_1_Val 0x1u
#define SPI_CONFIGURATION_SSN_SYNC_ENABLE_0 (SPI_CONFIGURATION_SSN_SYNC_ENABLE_0_Val << SPI_CONFIGURATION_SSN_SYNC_ENABLE_Pos)
#define SPI_CONFIGURATION_SSN_SYNC_ENABLE_1 (SPI_CONFIGURATION_SSN_SYNC_ENABLE_1_Val << SPI_CONFIGURATION_SSN_SYNC_ENABLE_Pos)
#define SPI_CONFIGURATION_RX_DONE_SYNC_ENABLE_Pos 7
#define SPI_CONFIGURATION_RX_DONE_SYNC_ENABLE_Msk (0x1u << SPI_CONFIGURATION_RX_DONE_SYNC_ENABLE_Pos)
#define SPI_CONFIGURATION_RX_DONE_SYNC_ENABLE SPI_CONFIGURATION_RX_DONE_SYNC_ENABLE_Msk
#define SPI_CONFIGURATION_RX_DONE_SYNC_ENABLE_0_Val 0x0u
#define SPI_CONFIGURATION_RX_DONE_SYNC_ENABLE_1_Val 0x1u
#define SPI_CONFIGURATION_RX_DONE_SYNC_ENABLE_0 (SPI_CONFIGURATION_RX_DONE_SYNC_ENABLE_0_Val << SPI_CONFIGURATION_RX_DONE_SYNC_ENABLE_Pos)
#define SPI_CONFIGURATION_RX_DONE_SYNC_ENABLE_1 (SPI_CONFIGURATION_RX_DONE_SYNC_ENABLE_1_Val << SPI_CONFIGURATION_RX_DONE_SYNC_ENABLE_Pos)
#define SPI_CONFIGURATION_MASK 0xFFu
#define SPI_CONFIGURATION_Msk 0xFFu



typedef union {
  struct {
    uint8_t SPI_ACTIVE:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} SPI_BUS_STATUS_Type;


#define SPI_BUS_STATUS_OFFSET 0x28
#define SPI_BUS_STATUS_RESETVALUE 0x00u

#define SPI_BUS_STATUS_SPI_ACTIVE_Pos 0
#define SPI_BUS_STATUS_SPI_ACTIVE_Msk (0x1u << SPI_BUS_STATUS_SPI_ACTIVE_Pos)
#define SPI_BUS_STATUS_SPI_ACTIVE SPI_BUS_STATUS_SPI_ACTIVE_Msk
#define SPI_BUS_STATUS_MASK 0x01u
#define SPI_BUS_STATUS_Msk 0x01u



typedef union {
  struct {
    uint8_t TX_FIFO_NOT_FULL_MASK:1;
    uint8_t TX_FIFO_0P25_EMPTY_MASK:1;
    uint8_t TX_FIFO_0P5_EMPTY_MASK:1;
    uint8_t TX_FIFO_0P75_EMPTY_MASK:1;
    uint8_t TX_FIFO_EMPTY_MASK:1;
    uint8_t :3;
  } bit;
  uint8_t reg;
} SPI_TX_INTERRUPT_MASK_Type;


#define SPI_TX_INTERRUPT_MASK_OFFSET 0x2C
#define SPI_TX_INTERRUPT_MASK_RESETVALUE 0x00u

#define SPI_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_Pos 0
#define SPI_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_Msk (0x1u << SPI_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_Pos)
#define SPI_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK SPI_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_Msk
#define SPI_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_Pos 1
#define SPI_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_Msk (0x1u << SPI_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_Pos)
#define SPI_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK SPI_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_Msk
#define SPI_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_Pos 2
#define SPI_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_Msk (0x1u << SPI_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_Pos)
#define SPI_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK SPI_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_Msk
#define SPI_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_Pos 3
#define SPI_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_Msk (0x1u << SPI_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_Pos)
#define SPI_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK SPI_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_Msk
#define SPI_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_Pos 4
#define SPI_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_Msk (0x1u << SPI_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_Pos)
#define SPI_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK SPI_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_Msk
#define SPI_TX_INTERRUPT_MASK_Msk 0x1Fu



typedef union {
  struct {
    uint8_t RX_FIFO_NOT_EMPTY_MASK:1;
    uint8_t RX_FIFO_0P25_FULL_MASK:1;
    uint8_t RX_FIFO_0P5_FULL_MASK:1;
    uint8_t RX_FIFO_0P75_FULL_MASK:1;
    uint8_t FAULT_DETECT_MASK:1;
    uint8_t FIFO_OVERRUN_MASK:1;
    uint8_t :2;
  } bit;
  uint8_t reg;
} SPI_RX_INTERRUPT_MASK_Type;


#define SPI_RX_INTERRUPT_MASK_OFFSET 0x30
#define SPI_RX_INTERRUPT_MASK_RESETVALUE 0x00u

#define SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_Pos 0
#define SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_Msk (0x1u << SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_Pos)
#define SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_Msk
#define SPI_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_Pos 1
#define SPI_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_Msk (0x1u << SPI_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_Pos)
#define SPI_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK SPI_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_Msk
#define SPI_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_Pos 2
#define SPI_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_Msk (0x1u << SPI_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_Pos)
#define SPI_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK SPI_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_Msk
#define SPI_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_Pos 3
#define SPI_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_Msk (0x1u << SPI_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_Pos)
#define SPI_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK SPI_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_Msk
#define SPI_RX_INTERRUPT_MASK_FAULT_DETECT_MASK_Pos 4
#define SPI_RX_INTERRUPT_MASK_FAULT_DETECT_MASK_Msk (0x1u << SPI_RX_INTERRUPT_MASK_FAULT_DETECT_MASK_Pos)
#define SPI_RX_INTERRUPT_MASK_FAULT_DETECT_MASK SPI_RX_INTERRUPT_MASK_FAULT_DETECT_MASK_Msk
#define SPI_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_Pos 5
#define SPI_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_Msk (0x1u << SPI_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_Pos)
#define SPI_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK SPI_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_Msk
#define SPI_RX_INTERRUPT_MASK_Msk 0x3Fu
# 500 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/spi.h"
typedef struct {
  volatile SPI_TRANSMIT_DATA_Type TRANSMIT_DATA;
       RoReg8 Reserved1[0x3];
  volatile const SPI_RECEIVE_DATA_Type RECEIVE_DATA;
       RoReg8 Reserved2[0x3];
  volatile const SPI_TRANSMIT_STATUS_Type TRANSMIT_STATUS;
       RoReg8 Reserved3[0x3];
  volatile const SPI_RECEIVE_STATUS_Type RECEIVE_STATUS;
       RoReg8 Reserved4[0x3];
  volatile SPI_CLOCK_SOURCE_SELECT_Type CLOCK_SOURCE_SELECT;
       RoReg8 Reserved5[0x3];
  volatile SPI_CLK_DIVIDER_Type SPI_CLK_DIVIDER;
       RoReg8 Reserved6[0x2];
  volatile SPI_MODULE_ENABLE_Type SPI_MODULE_ENABLE;
       RoReg8 Reserved7[0x3];
  volatile SPI_MASTER_MODE_Type SPI_MASTER_MODE;
       RoReg8 Reserved8[0x3];
  volatile SPI_FAULT_ENABLE_Type SPI_FAULT_ENABLE;
       RoReg8 Reserved9[0x3];
  volatile SPI_CONFIGURATION_Type SPI_CONFIGURATION;
       RoReg8 Reserved10[0x3];
  volatile const SPI_BUS_STATUS_Type SPI_BUS_STATUS;
       RoReg8 Reserved11[0x3];
  volatile SPI_TX_INTERRUPT_MASK_Type TX_INTERRUPT_MASK;
       RoReg8 Reserved12[0x3];
  volatile SPI_RX_INTERRUPT_MASK_Type RX_INTERRUPT_MASK;
} Spi;
# 254 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/wdt.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/wdt.h"
#define _SAMB11_WDT_COMPONENT_ 
# 58 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/wdt.h"
#define WDT_W1234 
#define REV_WDT 0x100



typedef union {
  struct {
    uint32_t WDOGLOAD:32;
  } bit;
  uint32_t reg;
} WDT_WDOGLOAD_Type;


#define WDT_WDOGLOAD_OFFSET 0x00
#define WDT_WDOGLOAD_RESETVALUE 0xFFFFFFFFu

#define WDT_WDOGLOAD_WDOGLOAD_Pos 0
#define WDT_WDOGLOAD_WDOGLOAD_Msk (0xFFFFFFFFu << WDT_WDOGLOAD_WDOGLOAD_Pos)
#define WDT_WDOGLOAD_WDOGLOAD(value) (WDT_WDOGLOAD_WDOGLOAD_Msk & ((value) << WDT_WDOGLOAD_WDOGLOAD_Pos))
#define WDT_WDOGLOAD_MASK 0xFFFFFFFFu
#define WDT_WDOGLOAD_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t WDOGVALUE:32;
  } bit;
  uint32_t reg;
} WDT_WDOGVALUE_Type;


#define WDT_WDOGVALUE_OFFSET 0x04
#define WDT_WDOGVALUE_RESETVALUE 0xFFFFFFFFu

#define WDT_WDOGVALUE_WDOGVALUE_Pos 0
#define WDT_WDOGVALUE_WDOGVALUE_Msk (0xFFFFFFFFu << WDT_WDOGVALUE_WDOGVALUE_Pos)
#define WDT_WDOGVALUE_WDOGVALUE(value) (WDT_WDOGVALUE_WDOGVALUE_Msk & ((value) << WDT_WDOGVALUE_WDOGVALUE_Pos))
#define WDT_WDOGVALUE_MASK 0xFFFFFFFFu
#define WDT_WDOGVALUE_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint8_t INTEN:1;
    uint8_t RESEN:1;
    uint8_t :6;
  } bit;
  uint8_t reg;
} WDT_WDOGCONTROL_Type;


#define WDT_WDOGCONTROL_OFFSET 0x08
#define WDT_WDOGCONTROL_RESETVALUE 0x00u

#define WDT_WDOGCONTROL_INTEN_Pos 0
#define WDT_WDOGCONTROL_INTEN_Msk (0x1u << WDT_WDOGCONTROL_INTEN_Pos)
#define WDT_WDOGCONTROL_INTEN WDT_WDOGCONTROL_INTEN_Msk
#define WDT_WDOGCONTROL_RESEN_Pos 1
#define WDT_WDOGCONTROL_RESEN_Msk (0x1u << WDT_WDOGCONTROL_RESEN_Pos)
#define WDT_WDOGCONTROL_RESEN WDT_WDOGCONTROL_RESEN_Msk
#define WDT_WDOGCONTROL_MASK 0x03u
#define WDT_WDOGCONTROL_Msk 0x03u



typedef union {
  struct {
    uint8_t WDOGINTCLR:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} WDT_WDOGINTCLR_Type;


#define WDT_WDOGINTCLR_OFFSET 0x0C
#define WDT_WDOGINTCLR_RESETVALUE 0x00u

#define WDT_WDOGINTCLR_WDOGINTCLR_Pos 0
#define WDT_WDOGINTCLR_WDOGINTCLR_Msk (0x1u << WDT_WDOGINTCLR_WDOGINTCLR_Pos)
#define WDT_WDOGINTCLR_WDOGINTCLR WDT_WDOGINTCLR_WDOGINTCLR_Msk
#define WDT_WDOGINTCLR_MASK 0x01u
#define WDT_WDOGINTCLR_Msk 0x01u



typedef union {
  struct {
    uint8_t WDOGRIS:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} WDT_WDOGRIS_Type;


#define WDT_WDOGRIS_OFFSET 0x10
#define WDT_WDOGRIS_RESETVALUE 0x00u

#define WDT_WDOGRIS_WDOGRIS_Pos 0
#define WDT_WDOGRIS_WDOGRIS_Msk (0x1u << WDT_WDOGRIS_WDOGRIS_Pos)
#define WDT_WDOGRIS_WDOGRIS WDT_WDOGRIS_WDOGRIS_Msk
#define WDT_WDOGRIS_MASK 0x01u
#define WDT_WDOGRIS_Msk 0x01u



typedef union {
  struct {
    uint8_t WDOGMIS:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} WDT_WDOGMIS_Type;


#define WDT_WDOGMIS_OFFSET 0x14
#define WDT_WDOGMIS_RESETVALUE 0x00u

#define WDT_WDOGMIS_WDOGMIS_Pos 0
#define WDT_WDOGMIS_WDOGMIS_Msk (0x1u << WDT_WDOGMIS_WDOGMIS_Pos)
#define WDT_WDOGMIS_WDOGMIS WDT_WDOGMIS_WDOGMIS_Msk
#define WDT_WDOGMIS_MASK 0x01u
#define WDT_WDOGMIS_Msk 0x01u



typedef union {
  struct {
    uint32_t ENABLE_STATUS:1;
    uint32_t ENABLE_REGISTER_WRITES:31;
  } bit;
  uint32_t reg;
} WDT_WDOGLOCK_Type;


#define WDT_WDOGLOCK_OFFSET 0xC00
#define WDT_WDOGLOCK_RESETVALUE 0x00u

#define WDT_WDOGLOCK_ENABLE_STATUS_Pos 0
#define WDT_WDOGLOCK_ENABLE_STATUS_Msk (0x1u << WDT_WDOGLOCK_ENABLE_STATUS_Pos)
#define WDT_WDOGLOCK_ENABLE_STATUS WDT_WDOGLOCK_ENABLE_STATUS_Msk
#define WDT_WDOGLOCK_ENABLE_REGISTER_WRITES_Pos 1
#define WDT_WDOGLOCK_ENABLE_REGISTER_WRITES_Msk (0x7FFFFFFFu << WDT_WDOGLOCK_ENABLE_REGISTER_WRITES_Pos)
#define WDT_WDOGLOCK_ENABLE_REGISTER_WRITES(value) (WDT_WDOGLOCK_ENABLE_REGISTER_WRITES_Msk & ((value) << WDT_WDOGLOCK_ENABLE_REGISTER_WRITES_Pos))
#define WDT_WDOGLOCK_MASK 0xFFFFFFFFu
#define WDT_WDOGLOCK_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint8_t ENABLE:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} WDT_WDOGITCR_Type;


#define WDT_WDOGITCR_OFFSET 0xF00
#define WDT_WDOGITCR_RESETVALUE 0x00u

#define WDT_WDOGITCR_ENABLE_Pos 0
#define WDT_WDOGITCR_ENABLE_Msk (0x1u << WDT_WDOGITCR_ENABLE_Pos)
#define WDT_WDOGITCR_ENABLE WDT_WDOGITCR_ENABLE_Msk
#define WDT_WDOGITCR_MASK 0x01u
#define WDT_WDOGITCR_Msk 0x01u



typedef union {
  struct {
    uint8_t WDOGRES_VALUE:1;
    uint8_t WDOGINT_VALUE:1;
    uint8_t :6;
  } bit;
  uint8_t reg;
} WDT_WDOGITOP_Type;


#define WDT_WDOGITOP_OFFSET 0xF04
#define WDT_WDOGITOP_RESETVALUE 0x00u

#define WDT_WDOGITOP_WDOGRES_VALUE_Pos 0
#define WDT_WDOGITOP_WDOGRES_VALUE_Msk (0x1u << WDT_WDOGITOP_WDOGRES_VALUE_Pos)
#define WDT_WDOGITOP_WDOGRES_VALUE WDT_WDOGITOP_WDOGRES_VALUE_Msk
#define WDT_WDOGITOP_WDOGINT_VALUE_Pos 1
#define WDT_WDOGITOP_WDOGINT_VALUE_Msk (0x1u << WDT_WDOGITOP_WDOGINT_VALUE_Pos)
#define WDT_WDOGITOP_WDOGINT_VALUE WDT_WDOGITOP_WDOGINT_VALUE_Msk
#define WDT_WDOGITOP_MASK 0x03u
#define WDT_WDOGITOP_Msk 0x03u



typedef union {
  struct {
    uint8_t JEP106_C_CODE:4;
    uint8_t BLOCK_COUNT:4;
  } bit;
  uint8_t reg;
} WDT_WDOGPERIPHID4_Type;


#define WDT_WDOGPERIPHID4_OFFSET 0xFD0
#define WDT_WDOGPERIPHID4_RESETVALUE 0x04u

#define WDT_WDOGPERIPHID4_JEP106_C_CODE_Pos 0
#define WDT_WDOGPERIPHID4_JEP106_C_CODE_Msk (0xFu << WDT_WDOGPERIPHID4_JEP106_C_CODE_Pos)
#define WDT_WDOGPERIPHID4_JEP106_C_CODE(value) (WDT_WDOGPERIPHID4_JEP106_C_CODE_Msk & ((value) << WDT_WDOGPERIPHID4_JEP106_C_CODE_Pos))
#define WDT_WDOGPERIPHID4_BLOCK_COUNT_Pos 4
#define WDT_WDOGPERIPHID4_BLOCK_COUNT_Msk (0xFu << WDT_WDOGPERIPHID4_BLOCK_COUNT_Pos)
#define WDT_WDOGPERIPHID4_BLOCK_COUNT(value) (WDT_WDOGPERIPHID4_BLOCK_COUNT_Msk & ((value) << WDT_WDOGPERIPHID4_BLOCK_COUNT_Pos))
#define WDT_WDOGPERIPHID4_MASK 0xFFu
#define WDT_WDOGPERIPHID4_Msk 0xFFu



typedef union {
  struct {
    uint8_t WDOGPERIPHID5:8;
  } bit;
  uint8_t reg;
} WDT_WDOGPERIPHID5_Type;


#define WDT_WDOGPERIPHID5_OFFSET 0xFD4
#define WDT_WDOGPERIPHID5_RESETVALUE 0x00u

#define WDT_WDOGPERIPHID5_WDOGPERIPHID5_Pos 0
#define WDT_WDOGPERIPHID5_WDOGPERIPHID5_Msk (0xFFu << WDT_WDOGPERIPHID5_WDOGPERIPHID5_Pos)
#define WDT_WDOGPERIPHID5_WDOGPERIPHID5(value) (WDT_WDOGPERIPHID5_WDOGPERIPHID5_Msk & ((value) << WDT_WDOGPERIPHID5_WDOGPERIPHID5_Pos))
#define WDT_WDOGPERIPHID5_MASK 0xFFu
#define WDT_WDOGPERIPHID5_Msk 0xFFu



typedef union {
  struct {
    uint8_t WDOGPERIPHID6:8;
  } bit;
  uint8_t reg;
} WDT_WDOGPERIPHID6_Type;


#define WDT_WDOGPERIPHID6_OFFSET 0xFD8
#define WDT_WDOGPERIPHID6_RESETVALUE 0x00u

#define WDT_WDOGPERIPHID6_WDOGPERIPHID6_Pos 0
#define WDT_WDOGPERIPHID6_WDOGPERIPHID6_Msk (0xFFu << WDT_WDOGPERIPHID6_WDOGPERIPHID6_Pos)
#define WDT_WDOGPERIPHID6_WDOGPERIPHID6(value) (WDT_WDOGPERIPHID6_WDOGPERIPHID6_Msk & ((value) << WDT_WDOGPERIPHID6_WDOGPERIPHID6_Pos))
#define WDT_WDOGPERIPHID6_MASK 0xFFu
#define WDT_WDOGPERIPHID6_Msk 0xFFu



typedef union {
  struct {
    uint8_t WDOGPERIPHID7:8;
  } bit;
  uint8_t reg;
} WDT_WDOGPERIPHID7_Type;


#define WDT_WDOGPERIPHID7_OFFSET 0xFDC
#define WDT_WDOGPERIPHID7_RESETVALUE 0x00u

#define WDT_WDOGPERIPHID7_WDOGPERIPHID7_Pos 0
#define WDT_WDOGPERIPHID7_WDOGPERIPHID7_Msk (0xFFu << WDT_WDOGPERIPHID7_WDOGPERIPHID7_Pos)
#define WDT_WDOGPERIPHID7_WDOGPERIPHID7(value) (WDT_WDOGPERIPHID7_WDOGPERIPHID7_Msk & ((value) << WDT_WDOGPERIPHID7_WDOGPERIPHID7_Pos))
#define WDT_WDOGPERIPHID7_MASK 0xFFu
#define WDT_WDOGPERIPHID7_Msk 0xFFu



typedef union {
  struct {
    uint8_t PART_NUMBER:8;
  } bit;
  uint8_t reg;
} WDT_WDOGPERIPHID0_Type;


#define WDT_WDOGPERIPHID0_OFFSET 0xFE0
#define WDT_WDOGPERIPHID0_RESETVALUE 0x24u

#define WDT_WDOGPERIPHID0_PART_NUMBER_Pos 0
#define WDT_WDOGPERIPHID0_PART_NUMBER_Msk (0xFFu << WDT_WDOGPERIPHID0_PART_NUMBER_Pos)
#define WDT_WDOGPERIPHID0_PART_NUMBER(value) (WDT_WDOGPERIPHID0_PART_NUMBER_Msk & ((value) << WDT_WDOGPERIPHID0_PART_NUMBER_Pos))
#define WDT_WDOGPERIPHID0_MASK 0xFFu
#define WDT_WDOGPERIPHID0_Msk 0xFFu



typedef union {
  struct {
    uint8_t PART_NUMBER:4;
    uint8_t JEP106_ID_3_0:4;
  } bit;
  uint8_t reg;
} WDT_WDOGPERIPHID1_Type;


#define WDT_WDOGPERIPHID1_OFFSET 0xFE4
#define WDT_WDOGPERIPHID1_RESETVALUE 0xB8u

#define WDT_WDOGPERIPHID1_PART_NUMBER_Pos 0
#define WDT_WDOGPERIPHID1_PART_NUMBER_Msk (0xFu << WDT_WDOGPERIPHID1_PART_NUMBER_Pos)
#define WDT_WDOGPERIPHID1_PART_NUMBER(value) (WDT_WDOGPERIPHID1_PART_NUMBER_Msk & ((value) << WDT_WDOGPERIPHID1_PART_NUMBER_Pos))
#define WDT_WDOGPERIPHID1_JEP106_ID_3_0_Pos 4
#define WDT_WDOGPERIPHID1_JEP106_ID_3_0_Msk (0xFu << WDT_WDOGPERIPHID1_JEP106_ID_3_0_Pos)
#define WDT_WDOGPERIPHID1_JEP106_ID_3_0(value) (WDT_WDOGPERIPHID1_JEP106_ID_3_0_Msk & ((value) << WDT_WDOGPERIPHID1_JEP106_ID_3_0_Pos))
#define WDT_WDOGPERIPHID1_MASK 0xFFu
#define WDT_WDOGPERIPHID1_Msk 0xFFu



typedef union {
  struct {
    uint8_t JEP106_ID_6_4:3;
    uint8_t JEDEC_USED:1;
    uint8_t REVISION:4;
  } bit;
  uint8_t reg;
} WDT_WDOGPERIPHID2_Type;


#define WDT_WDOGPERIPHID2_OFFSET 0xFE8
#define WDT_WDOGPERIPHID2_RESETVALUE 0x1Bu

#define WDT_WDOGPERIPHID2_JEP106_ID_6_4_Pos 0
#define WDT_WDOGPERIPHID2_JEP106_ID_6_4_Msk (0x7u << WDT_WDOGPERIPHID2_JEP106_ID_6_4_Pos)
#define WDT_WDOGPERIPHID2_JEP106_ID_6_4(value) (WDT_WDOGPERIPHID2_JEP106_ID_6_4_Msk & ((value) << WDT_WDOGPERIPHID2_JEP106_ID_6_4_Pos))
#define WDT_WDOGPERIPHID2_JEDEC_USED_Pos 3
#define WDT_WDOGPERIPHID2_JEDEC_USED_Msk (0x1u << WDT_WDOGPERIPHID2_JEDEC_USED_Pos)
#define WDT_WDOGPERIPHID2_JEDEC_USED WDT_WDOGPERIPHID2_JEDEC_USED_Msk
#define WDT_WDOGPERIPHID2_REVISION_Pos 4
#define WDT_WDOGPERIPHID2_REVISION_Msk (0xFu << WDT_WDOGPERIPHID2_REVISION_Pos)
#define WDT_WDOGPERIPHID2_REVISION(value) (WDT_WDOGPERIPHID2_REVISION_Msk & ((value) << WDT_WDOGPERIPHID2_REVISION_Pos))
#define WDT_WDOGPERIPHID2_MASK 0xFFu
#define WDT_WDOGPERIPHID2_Msk 0xFFu



typedef union {
  struct {
    uint8_t CUSTOMER_MOD_NUMBER:4;
    uint8_t ECO_REV_NUMBER:4;
  } bit;
  uint8_t reg;
} WDT_WDOGPERIPHID3_Type;


#define WDT_WDOGPERIPHID3_OFFSET 0xFEC
#define WDT_WDOGPERIPHID3_RESETVALUE 0x00u

#define WDT_WDOGPERIPHID3_CUSTOMER_MOD_NUMBER_Pos 0
#define WDT_WDOGPERIPHID3_CUSTOMER_MOD_NUMBER_Msk (0xFu << WDT_WDOGPERIPHID3_CUSTOMER_MOD_NUMBER_Pos)
#define WDT_WDOGPERIPHID3_CUSTOMER_MOD_NUMBER(value) (WDT_WDOGPERIPHID3_CUSTOMER_MOD_NUMBER_Msk & ((value) << WDT_WDOGPERIPHID3_CUSTOMER_MOD_NUMBER_Pos))
#define WDT_WDOGPERIPHID3_ECO_REV_NUMBER_Pos 4
#define WDT_WDOGPERIPHID3_ECO_REV_NUMBER_Msk (0xFu << WDT_WDOGPERIPHID3_ECO_REV_NUMBER_Pos)
#define WDT_WDOGPERIPHID3_ECO_REV_NUMBER(value) (WDT_WDOGPERIPHID3_ECO_REV_NUMBER_Msk & ((value) << WDT_WDOGPERIPHID3_ECO_REV_NUMBER_Pos))
#define WDT_WDOGPERIPHID3_MASK 0xFFu
#define WDT_WDOGPERIPHID3_Msk 0xFFu



typedef union {
  struct {
    uint8_t WDOGPCELLID0:8;
  } bit;
  uint8_t reg;
} WDT_WDOGPCELLID0_Type;


#define WDT_WDOGPCELLID0_OFFSET 0xFF0
#define WDT_WDOGPCELLID0_RESETVALUE 0x0Du

#define WDT_WDOGPCELLID0_WDOGPCELLID0_Pos 0
#define WDT_WDOGPCELLID0_WDOGPCELLID0_Msk (0xFFu << WDT_WDOGPCELLID0_WDOGPCELLID0_Pos)
#define WDT_WDOGPCELLID0_WDOGPCELLID0(value) (WDT_WDOGPCELLID0_WDOGPCELLID0_Msk & ((value) << WDT_WDOGPCELLID0_WDOGPCELLID0_Pos))
#define WDT_WDOGPCELLID0_MASK 0xFFu
#define WDT_WDOGPCELLID0_Msk 0xFFu



typedef union {
  struct {
    uint8_t WDOGPCELLID1:8;
  } bit;
  uint8_t reg;
} WDT_WDOGPCELLID1_Type;


#define WDT_WDOGPCELLID1_OFFSET 0xFF4
#define WDT_WDOGPCELLID1_RESETVALUE 0xF0u

#define WDT_WDOGPCELLID1_WDOGPCELLID1_Pos 0
#define WDT_WDOGPCELLID1_WDOGPCELLID1_Msk (0xFFu << WDT_WDOGPCELLID1_WDOGPCELLID1_Pos)
#define WDT_WDOGPCELLID1_WDOGPCELLID1(value) (WDT_WDOGPCELLID1_WDOGPCELLID1_Msk & ((value) << WDT_WDOGPCELLID1_WDOGPCELLID1_Pos))
#define WDT_WDOGPCELLID1_MASK 0xFFu
#define WDT_WDOGPCELLID1_Msk 0xFFu



typedef union {
  struct {
    uint8_t WDOGPCELLID2:8;
  } bit;
  uint8_t reg;
} WDT_WDOGPCELLID2_Type;


#define WDT_WDOGPCELLID2_OFFSET 0xFF8
#define WDT_WDOGPCELLID2_RESETVALUE 0x05u

#define WDT_WDOGPCELLID2_WDOGPCELLID2_Pos 0
#define WDT_WDOGPCELLID2_WDOGPCELLID2_Msk (0xFFu << WDT_WDOGPCELLID2_WDOGPCELLID2_Pos)
#define WDT_WDOGPCELLID2_WDOGPCELLID2(value) (WDT_WDOGPCELLID2_WDOGPCELLID2_Msk & ((value) << WDT_WDOGPCELLID2_WDOGPCELLID2_Pos))
#define WDT_WDOGPCELLID2_MASK 0xFFu
#define WDT_WDOGPCELLID2_Msk 0xFFu



typedef union {
  struct {
    uint8_t WDOGPCELLID3:8;
  } bit;
  uint8_t reg;
} WDT_WDOGPCELLID3_Type;


#define WDT_WDOGPCELLID3_OFFSET 0xFFC
#define WDT_WDOGPCELLID3_RESETVALUE 0xB1u

#define WDT_WDOGPCELLID3_WDOGPCELLID3_Pos 0
#define WDT_WDOGPCELLID3_WDOGPCELLID3_Msk (0xFFu << WDT_WDOGPCELLID3_WDOGPCELLID3_Pos)
#define WDT_WDOGPCELLID3_WDOGPCELLID3(value) (WDT_WDOGPCELLID3_WDOGPCELLID3_Msk & ((value) << WDT_WDOGPCELLID3_WDOGPCELLID3_Pos))
#define WDT_WDOGPCELLID3_MASK 0xFFu
#define WDT_WDOGPCELLID3_Msk 0xFFu
# 545 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/wdt.h"
typedef struct {
  volatile WDT_WDOGLOAD_Type WDOGLOAD;
  volatile const WDT_WDOGVALUE_Type WDOGVALUE;
  volatile WDT_WDOGCONTROL_Type WDOGCONTROL;
       RoReg8 Reserved1[0x3];
  volatile WDT_WDOGINTCLR_Type WDOGINTCLR;
       RoReg8 Reserved2[0x3];
  volatile const WDT_WDOGRIS_Type WDOGRIS;
       RoReg8 Reserved3[0x3];
  volatile const WDT_WDOGMIS_Type WDOGMIS;
       RoReg8 Reserved4[0xBEB];
  volatile WDT_WDOGLOCK_Type WDOGLOCK;
       RoReg8 Reserved5[0x2FC];
  volatile WDT_WDOGITCR_Type WDOGITCR;
       RoReg8 Reserved6[0x3];
  volatile WDT_WDOGITOP_Type WDOGITOP;
       RoReg8 Reserved7[0xCB];
  volatile const WDT_WDOGPERIPHID4_Type WDOGPERIPHID4;
       RoReg8 Reserved8[0x3];
  volatile const WDT_WDOGPERIPHID5_Type WDOGPERIPHID5;
       RoReg8 Reserved9[0x3];
  volatile const WDT_WDOGPERIPHID6_Type WDOGPERIPHID6;
       RoReg8 Reserved10[0x3];
  volatile const WDT_WDOGPERIPHID7_Type WDOGPERIPHID7;
       RoReg8 Reserved11[0x3];
  volatile const WDT_WDOGPERIPHID0_Type WDOGPERIPHID0;
       RoReg8 Reserved12[0x3];
  volatile const WDT_WDOGPERIPHID1_Type WDOGPERIPHID1;
       RoReg8 Reserved13[0x3];
  volatile const WDT_WDOGPERIPHID2_Type WDOGPERIPHID2;
       RoReg8 Reserved14[0x3];
  volatile const WDT_WDOGPERIPHID3_Type WDOGPERIPHID3;
       RoReg8 Reserved15[0x3];
  volatile const WDT_WDOGPCELLID0_Type WDOGPCELLID0;
       RoReg8 Reserved16[0x3];
  volatile const WDT_WDOGPCELLID1_Type WDOGPCELLID1;
       RoReg8 Reserved17[0x3];
  volatile const WDT_WDOGPCELLID2_Type WDOGPCELLID2;
       RoReg8 Reserved18[0x3];
  volatile const WDT_WDOGPCELLID3_Type WDOGPCELLID3;
} Wdt;
# 255 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/efuse_misc_regs.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/efuse_misc_regs.h"
#define _SAMB11_EFUSE_MISC_REGS_COMPONENT_ 
# 58 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/efuse_misc_regs.h"
#define EFUSE_MISC_REGS_EMR1234 
#define REV_EFUSE_MISC_REGS 0x100



typedef union {
  struct {
    uint8_t GLOBAL_RSTN:1;
    uint8_t EFUSE_1_RSTN:1;
    uint8_t EFUSE_2_RSTN:1;
    uint8_t EFUSE_3_RSTN:1;
    uint8_t EFUSE_4_RSTN:1;
    uint8_t EFUSE_5_RSTN:1;
    uint8_t EFUSE_6_RSTN:1;
    uint8_t :1;
  } bit;
  uint8_t reg;
} EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_Type;


#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_OFFSET 0x00
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_RESETVALUE 0x7Fu

#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_GLOBAL_RSTN_Pos 0
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_GLOBAL_RSTN_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_GLOBAL_RSTN_Pos)
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_GLOBAL_RSTN EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_GLOBAL_RSTN_Msk
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_1_RSTN_Pos 1
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_1_RSTN_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_1_RSTN_Pos)
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_1_RSTN EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_1_RSTN_Msk
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_2_RSTN_Pos 2
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_2_RSTN_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_2_RSTN_Pos)
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_2_RSTN EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_2_RSTN_Msk
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_3_RSTN_Pos 3
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_3_RSTN_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_3_RSTN_Pos)
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_3_RSTN EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_3_RSTN_Msk
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_4_RSTN_Pos 4
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_4_RSTN_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_4_RSTN_Pos)
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_4_RSTN EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_4_RSTN_Msk
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_5_RSTN_Pos 5
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_5_RSTN_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_5_RSTN_Pos)
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_5_RSTN EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_5_RSTN_Msk
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_6_RSTN_Pos 6
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_6_RSTN_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_6_RSTN_Pos)
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_6_RSTN EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_EFUSE_6_RSTN_Msk
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_MASK 0x7Fu
#define EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_Msk 0x7Fu



typedef union {
  struct {
    uint32_t FORCE_LOAD:1;
    uint32_t START_PROGRAM:1;
    uint32_t FIRST_READ_COUNT:9;
    uint32_t FIRST_PROG_COUNT:4;
    uint32_t PROG_CLK_H_COUNT:9;
    uint32_t DEBUG_BUS_SEL:3;
    uint32_t :4;
    uint32_t EFUSE_LOAD_DONE:1;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_1_CONTROL_Type;


#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_OFFSET 0x04
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_RESETVALUE 0x3FCu

#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_FORCE_LOAD_Pos 0
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_FORCE_LOAD_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_1_CONTROL_FORCE_LOAD_Pos)
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_FORCE_LOAD EFUSE_MISC_REGS_EFUSE_1_CONTROL_FORCE_LOAD_Msk
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_START_PROGRAM_Pos 1
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_START_PROGRAM_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_1_CONTROL_START_PROGRAM_Pos)
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_START_PROGRAM EFUSE_MISC_REGS_EFUSE_1_CONTROL_START_PROGRAM_Msk
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_FIRST_READ_COUNT_Pos 2
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_FIRST_READ_COUNT_Msk (0x1FFu << EFUSE_MISC_REGS_EFUSE_1_CONTROL_FIRST_READ_COUNT_Pos)
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_FIRST_READ_COUNT(value) (EFUSE_MISC_REGS_EFUSE_1_CONTROL_FIRST_READ_COUNT_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_1_CONTROL_FIRST_READ_COUNT_Pos))
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_FIRST_PROG_COUNT_Pos 11
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_FIRST_PROG_COUNT_Msk (0xFu << EFUSE_MISC_REGS_EFUSE_1_CONTROL_FIRST_PROG_COUNT_Pos)
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_FIRST_PROG_COUNT(value) (EFUSE_MISC_REGS_EFUSE_1_CONTROL_FIRST_PROG_COUNT_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_1_CONTROL_FIRST_PROG_COUNT_Pos))
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_PROG_CLK_H_COUNT_Pos 15
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_PROG_CLK_H_COUNT_Msk (0x1FFu << EFUSE_MISC_REGS_EFUSE_1_CONTROL_PROG_CLK_H_COUNT_Pos)
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_PROG_CLK_H_COUNT(value) (EFUSE_MISC_REGS_EFUSE_1_CONTROL_PROG_CLK_H_COUNT_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_1_CONTROL_PROG_CLK_H_COUNT_Pos))
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_DEBUG_BUS_SEL_Pos 24
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_DEBUG_BUS_SEL_Msk (0x7u << EFUSE_MISC_REGS_EFUSE_1_CONTROL_DEBUG_BUS_SEL_Pos)
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_DEBUG_BUS_SEL(value) (EFUSE_MISC_REGS_EFUSE_1_CONTROL_DEBUG_BUS_SEL_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_1_CONTROL_DEBUG_BUS_SEL_Pos))
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_EFUSE_LOAD_DONE_Pos 31
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_EFUSE_LOAD_DONE_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_1_CONTROL_EFUSE_LOAD_DONE_Pos)
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_EFUSE_LOAD_DONE EFUSE_MISC_REGS_EFUSE_1_CONTROL_EFUSE_LOAD_DONE_Msk
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_MASK 0x87FFFFFFu
#define EFUSE_MISC_REGS_EFUSE_1_CONTROL_Msk 0x87FFFFFFu



typedef union {
  struct {
    uint32_t FORCE_LOAD:1;
    uint32_t START_PROGRAM:1;
    uint32_t FIRST_READ_COUNT:9;
    uint32_t FIRST_PROG_COUNT:4;
    uint32_t PROG_CLK_H_COUNT:9;
    uint32_t DEBUG_BUS_SEL:3;
    uint32_t :4;
    uint32_t EFUSE_LOAD_DONE:1;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_2_CONTROL_Type;


#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_OFFSET 0x08
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_RESETVALUE 0x3FCu

#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_FORCE_LOAD_Pos 0
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_FORCE_LOAD_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_2_CONTROL_FORCE_LOAD_Pos)
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_FORCE_LOAD EFUSE_MISC_REGS_EFUSE_2_CONTROL_FORCE_LOAD_Msk
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_START_PROGRAM_Pos 1
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_START_PROGRAM_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_2_CONTROL_START_PROGRAM_Pos)
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_START_PROGRAM EFUSE_MISC_REGS_EFUSE_2_CONTROL_START_PROGRAM_Msk
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_FIRST_READ_COUNT_Pos 2
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_FIRST_READ_COUNT_Msk (0x1FFu << EFUSE_MISC_REGS_EFUSE_2_CONTROL_FIRST_READ_COUNT_Pos)
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_FIRST_READ_COUNT(value) (EFUSE_MISC_REGS_EFUSE_2_CONTROL_FIRST_READ_COUNT_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_2_CONTROL_FIRST_READ_COUNT_Pos))
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_FIRST_PROG_COUNT_Pos 11
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_FIRST_PROG_COUNT_Msk (0xFu << EFUSE_MISC_REGS_EFUSE_2_CONTROL_FIRST_PROG_COUNT_Pos)
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_FIRST_PROG_COUNT(value) (EFUSE_MISC_REGS_EFUSE_2_CONTROL_FIRST_PROG_COUNT_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_2_CONTROL_FIRST_PROG_COUNT_Pos))
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_PROG_CLK_H_COUNT_Pos 15
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_PROG_CLK_H_COUNT_Msk (0x1FFu << EFUSE_MISC_REGS_EFUSE_2_CONTROL_PROG_CLK_H_COUNT_Pos)
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_PROG_CLK_H_COUNT(value) (EFUSE_MISC_REGS_EFUSE_2_CONTROL_PROG_CLK_H_COUNT_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_2_CONTROL_PROG_CLK_H_COUNT_Pos))
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_DEBUG_BUS_SEL_Pos 24
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_DEBUG_BUS_SEL_Msk (0x7u << EFUSE_MISC_REGS_EFUSE_2_CONTROL_DEBUG_BUS_SEL_Pos)
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_DEBUG_BUS_SEL(value) (EFUSE_MISC_REGS_EFUSE_2_CONTROL_DEBUG_BUS_SEL_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_2_CONTROL_DEBUG_BUS_SEL_Pos))
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_EFUSE_LOAD_DONE_Pos 31
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_EFUSE_LOAD_DONE_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_2_CONTROL_EFUSE_LOAD_DONE_Pos)
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_EFUSE_LOAD_DONE EFUSE_MISC_REGS_EFUSE_2_CONTROL_EFUSE_LOAD_DONE_Msk
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_MASK 0x87FFFFFFu
#define EFUSE_MISC_REGS_EFUSE_2_CONTROL_Msk 0x87FFFFFFu



typedef union {
  struct {
    uint32_t FORCE_LOAD:1;
    uint32_t START_PROGRAM:1;
    uint32_t FIRST_READ_COUNT:9;
    uint32_t FIRST_PROG_COUNT:4;
    uint32_t PROG_CLK_H_COUNT:9;
    uint32_t DEBUG_BUS_SEL:3;
    uint32_t :4;
    uint32_t EFUSE_LOAD_DONE:1;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_3_CONTROL_Type;


#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_OFFSET 0x0C
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_RESETVALUE 0x3FCu

#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_FORCE_LOAD_Pos 0
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_FORCE_LOAD_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_3_CONTROL_FORCE_LOAD_Pos)
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_FORCE_LOAD EFUSE_MISC_REGS_EFUSE_3_CONTROL_FORCE_LOAD_Msk
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_START_PROGRAM_Pos 1
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_START_PROGRAM_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_3_CONTROL_START_PROGRAM_Pos)
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_START_PROGRAM EFUSE_MISC_REGS_EFUSE_3_CONTROL_START_PROGRAM_Msk
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_FIRST_READ_COUNT_Pos 2
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_FIRST_READ_COUNT_Msk (0x1FFu << EFUSE_MISC_REGS_EFUSE_3_CONTROL_FIRST_READ_COUNT_Pos)
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_FIRST_READ_COUNT(value) (EFUSE_MISC_REGS_EFUSE_3_CONTROL_FIRST_READ_COUNT_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_3_CONTROL_FIRST_READ_COUNT_Pos))
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_FIRST_PROG_COUNT_Pos 11
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_FIRST_PROG_COUNT_Msk (0xFu << EFUSE_MISC_REGS_EFUSE_3_CONTROL_FIRST_PROG_COUNT_Pos)
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_FIRST_PROG_COUNT(value) (EFUSE_MISC_REGS_EFUSE_3_CONTROL_FIRST_PROG_COUNT_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_3_CONTROL_FIRST_PROG_COUNT_Pos))
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_PROG_CLK_H_COUNT_Pos 15
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_PROG_CLK_H_COUNT_Msk (0x1FFu << EFUSE_MISC_REGS_EFUSE_3_CONTROL_PROG_CLK_H_COUNT_Pos)
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_PROG_CLK_H_COUNT(value) (EFUSE_MISC_REGS_EFUSE_3_CONTROL_PROG_CLK_H_COUNT_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_3_CONTROL_PROG_CLK_H_COUNT_Pos))
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_DEBUG_BUS_SEL_Pos 24
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_DEBUG_BUS_SEL_Msk (0x7u << EFUSE_MISC_REGS_EFUSE_3_CONTROL_DEBUG_BUS_SEL_Pos)
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_DEBUG_BUS_SEL(value) (EFUSE_MISC_REGS_EFUSE_3_CONTROL_DEBUG_BUS_SEL_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_3_CONTROL_DEBUG_BUS_SEL_Pos))
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_EFUSE_LOAD_DONE_Pos 31
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_EFUSE_LOAD_DONE_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_3_CONTROL_EFUSE_LOAD_DONE_Pos)
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_EFUSE_LOAD_DONE EFUSE_MISC_REGS_EFUSE_3_CONTROL_EFUSE_LOAD_DONE_Msk
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_MASK 0x87FFFFFFu
#define EFUSE_MISC_REGS_EFUSE_3_CONTROL_Msk 0x87FFFFFFu



typedef union {
  struct {
    uint32_t FORCE_LOAD:1;
    uint32_t START_PROGRAM:1;
    uint32_t FIRST_READ_COUNT:9;
    uint32_t FIRST_PROG_COUNT:4;
    uint32_t PROG_CLK_H_COUNT:9;
    uint32_t DEBUG_BUS_SEL:3;
    uint32_t :4;
    uint32_t EFUSE_LOAD_DONE:1;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_4_CONTROL_Type;


#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_OFFSET 0x10
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_RESETVALUE 0x3FCu

#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_FORCE_LOAD_Pos 0
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_FORCE_LOAD_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_4_CONTROL_FORCE_LOAD_Pos)
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_FORCE_LOAD EFUSE_MISC_REGS_EFUSE_4_CONTROL_FORCE_LOAD_Msk
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_START_PROGRAM_Pos 1
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_START_PROGRAM_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_4_CONTROL_START_PROGRAM_Pos)
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_START_PROGRAM EFUSE_MISC_REGS_EFUSE_4_CONTROL_START_PROGRAM_Msk
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_FIRST_READ_COUNT_Pos 2
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_FIRST_READ_COUNT_Msk (0x1FFu << EFUSE_MISC_REGS_EFUSE_4_CONTROL_FIRST_READ_COUNT_Pos)
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_FIRST_READ_COUNT(value) (EFUSE_MISC_REGS_EFUSE_4_CONTROL_FIRST_READ_COUNT_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_4_CONTROL_FIRST_READ_COUNT_Pos))
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_FIRST_PROG_COUNT_Pos 11
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_FIRST_PROG_COUNT_Msk (0xFu << EFUSE_MISC_REGS_EFUSE_4_CONTROL_FIRST_PROG_COUNT_Pos)
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_FIRST_PROG_COUNT(value) (EFUSE_MISC_REGS_EFUSE_4_CONTROL_FIRST_PROG_COUNT_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_4_CONTROL_FIRST_PROG_COUNT_Pos))
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_PROG_CLK_H_COUNT_Pos 15
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_PROG_CLK_H_COUNT_Msk (0x1FFu << EFUSE_MISC_REGS_EFUSE_4_CONTROL_PROG_CLK_H_COUNT_Pos)
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_PROG_CLK_H_COUNT(value) (EFUSE_MISC_REGS_EFUSE_4_CONTROL_PROG_CLK_H_COUNT_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_4_CONTROL_PROG_CLK_H_COUNT_Pos))
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_DEBUG_BUS_SEL_Pos 24
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_DEBUG_BUS_SEL_Msk (0x7u << EFUSE_MISC_REGS_EFUSE_4_CONTROL_DEBUG_BUS_SEL_Pos)
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_DEBUG_BUS_SEL(value) (EFUSE_MISC_REGS_EFUSE_4_CONTROL_DEBUG_BUS_SEL_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_4_CONTROL_DEBUG_BUS_SEL_Pos))
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_EFUSE_LOAD_DONE_Pos 31
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_EFUSE_LOAD_DONE_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_4_CONTROL_EFUSE_LOAD_DONE_Pos)
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_EFUSE_LOAD_DONE EFUSE_MISC_REGS_EFUSE_4_CONTROL_EFUSE_LOAD_DONE_Msk
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_MASK 0x87FFFFFFu
#define EFUSE_MISC_REGS_EFUSE_4_CONTROL_Msk 0x87FFFFFFu



typedef union {
  struct {
    uint32_t FORCE_LOAD:1;
    uint32_t START_PROGRAM:1;
    uint32_t FIRST_READ_COUNT:9;
    uint32_t FIRST_PROG_COUNT:4;
    uint32_t PROG_CLK_H_COUNT:9;
    uint32_t DEBUG_BUS_SEL:3;
    uint32_t :4;
    uint32_t EFUSE_LOAD_DONE:1;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_5_CONTROL_Type;


#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_OFFSET 0x14
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_RESETVALUE 0x3FCu

#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_FORCE_LOAD_Pos 0
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_FORCE_LOAD_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_5_CONTROL_FORCE_LOAD_Pos)
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_FORCE_LOAD EFUSE_MISC_REGS_EFUSE_5_CONTROL_FORCE_LOAD_Msk
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_START_PROGRAM_Pos 1
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_START_PROGRAM_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_5_CONTROL_START_PROGRAM_Pos)
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_START_PROGRAM EFUSE_MISC_REGS_EFUSE_5_CONTROL_START_PROGRAM_Msk
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_FIRST_READ_COUNT_Pos 2
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_FIRST_READ_COUNT_Msk (0x1FFu << EFUSE_MISC_REGS_EFUSE_5_CONTROL_FIRST_READ_COUNT_Pos)
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_FIRST_READ_COUNT(value) (EFUSE_MISC_REGS_EFUSE_5_CONTROL_FIRST_READ_COUNT_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_5_CONTROL_FIRST_READ_COUNT_Pos))
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_FIRST_PROG_COUNT_Pos 11
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_FIRST_PROG_COUNT_Msk (0xFu << EFUSE_MISC_REGS_EFUSE_5_CONTROL_FIRST_PROG_COUNT_Pos)
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_FIRST_PROG_COUNT(value) (EFUSE_MISC_REGS_EFUSE_5_CONTROL_FIRST_PROG_COUNT_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_5_CONTROL_FIRST_PROG_COUNT_Pos))
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_PROG_CLK_H_COUNT_Pos 15
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_PROG_CLK_H_COUNT_Msk (0x1FFu << EFUSE_MISC_REGS_EFUSE_5_CONTROL_PROG_CLK_H_COUNT_Pos)
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_PROG_CLK_H_COUNT(value) (EFUSE_MISC_REGS_EFUSE_5_CONTROL_PROG_CLK_H_COUNT_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_5_CONTROL_PROG_CLK_H_COUNT_Pos))
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_DEBUG_BUS_SEL_Pos 24
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_DEBUG_BUS_SEL_Msk (0x7u << EFUSE_MISC_REGS_EFUSE_5_CONTROL_DEBUG_BUS_SEL_Pos)
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_DEBUG_BUS_SEL(value) (EFUSE_MISC_REGS_EFUSE_5_CONTROL_DEBUG_BUS_SEL_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_5_CONTROL_DEBUG_BUS_SEL_Pos))
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_EFUSE_LOAD_DONE_Pos 31
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_EFUSE_LOAD_DONE_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_5_CONTROL_EFUSE_LOAD_DONE_Pos)
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_EFUSE_LOAD_DONE EFUSE_MISC_REGS_EFUSE_5_CONTROL_EFUSE_LOAD_DONE_Msk
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_MASK 0x87FFFFFFu
#define EFUSE_MISC_REGS_EFUSE_5_CONTROL_Msk 0x87FFFFFFu



typedef union {
  struct {
    uint32_t FORCE_LOAD:1;
    uint32_t START_PROGRAM:1;
    uint32_t FIRST_READ_COUNT:9;
    uint32_t FIRST_PROG_COUNT:4;
    uint32_t PROG_CLK_H_COUNT:9;
    uint32_t DEBUG_BUS_SEL:3;
    uint32_t :4;
    uint32_t EFUSE_LOAD_DONE:1;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_6_CONTROL_Type;


#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_OFFSET 0x18
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_RESETVALUE 0x3FCu

#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_FORCE_LOAD_Pos 0
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_FORCE_LOAD_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_6_CONTROL_FORCE_LOAD_Pos)
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_FORCE_LOAD EFUSE_MISC_REGS_EFUSE_6_CONTROL_FORCE_LOAD_Msk
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_START_PROGRAM_Pos 1
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_START_PROGRAM_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_6_CONTROL_START_PROGRAM_Pos)
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_START_PROGRAM EFUSE_MISC_REGS_EFUSE_6_CONTROL_START_PROGRAM_Msk
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_FIRST_READ_COUNT_Pos 2
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_FIRST_READ_COUNT_Msk (0x1FFu << EFUSE_MISC_REGS_EFUSE_6_CONTROL_FIRST_READ_COUNT_Pos)
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_FIRST_READ_COUNT(value) (EFUSE_MISC_REGS_EFUSE_6_CONTROL_FIRST_READ_COUNT_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_6_CONTROL_FIRST_READ_COUNT_Pos))
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_FIRST_PROG_COUNT_Pos 11
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_FIRST_PROG_COUNT_Msk (0xFu << EFUSE_MISC_REGS_EFUSE_6_CONTROL_FIRST_PROG_COUNT_Pos)
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_FIRST_PROG_COUNT(value) (EFUSE_MISC_REGS_EFUSE_6_CONTROL_FIRST_PROG_COUNT_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_6_CONTROL_FIRST_PROG_COUNT_Pos))
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_PROG_CLK_H_COUNT_Pos 15
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_PROG_CLK_H_COUNT_Msk (0x1FFu << EFUSE_MISC_REGS_EFUSE_6_CONTROL_PROG_CLK_H_COUNT_Pos)
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_PROG_CLK_H_COUNT(value) (EFUSE_MISC_REGS_EFUSE_6_CONTROL_PROG_CLK_H_COUNT_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_6_CONTROL_PROG_CLK_H_COUNT_Pos))
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_DEBUG_BUS_SEL_Pos 24
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_DEBUG_BUS_SEL_Msk (0x7u << EFUSE_MISC_REGS_EFUSE_6_CONTROL_DEBUG_BUS_SEL_Pos)
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_DEBUG_BUS_SEL(value) (EFUSE_MISC_REGS_EFUSE_6_CONTROL_DEBUG_BUS_SEL_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_6_CONTROL_DEBUG_BUS_SEL_Pos))
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_EFUSE_LOAD_DONE_Pos 31
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_EFUSE_LOAD_DONE_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_6_CONTROL_EFUSE_LOAD_DONE_Pos)
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_EFUSE_LOAD_DONE EFUSE_MISC_REGS_EFUSE_6_CONTROL_EFUSE_LOAD_DONE_Msk
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_MASK 0x87FFFFFFu
#define EFUSE_MISC_REGS_EFUSE_6_CONTROL_Msk 0x87FFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_1_PROG_0:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_1_PROG_0_Type;


#define EFUSE_MISC_REGS_EFUSE_1_PROG_0_OFFSET 0x1C
#define EFUSE_MISC_REGS_EFUSE_1_PROG_0_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_1_PROG_0_EFUSE_1_PROG_0_Pos 0
#define EFUSE_MISC_REGS_EFUSE_1_PROG_0_EFUSE_1_PROG_0_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_1_PROG_0_EFUSE_1_PROG_0_Pos)
#define EFUSE_MISC_REGS_EFUSE_1_PROG_0_EFUSE_1_PROG_0(value) (EFUSE_MISC_REGS_EFUSE_1_PROG_0_EFUSE_1_PROG_0_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_1_PROG_0_EFUSE_1_PROG_0_Pos))
#define EFUSE_MISC_REGS_EFUSE_1_PROG_0_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_1_PROG_0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_1_PROG_1:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_1_PROG_1_Type;


#define EFUSE_MISC_REGS_EFUSE_1_PROG_1_OFFSET 0x20
#define EFUSE_MISC_REGS_EFUSE_1_PROG_1_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_1_PROG_1_EFUSE_1_PROG_1_Pos 0
#define EFUSE_MISC_REGS_EFUSE_1_PROG_1_EFUSE_1_PROG_1_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_1_PROG_1_EFUSE_1_PROG_1_Pos)
#define EFUSE_MISC_REGS_EFUSE_1_PROG_1_EFUSE_1_PROG_1(value) (EFUSE_MISC_REGS_EFUSE_1_PROG_1_EFUSE_1_PROG_1_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_1_PROG_1_EFUSE_1_PROG_1_Pos))
#define EFUSE_MISC_REGS_EFUSE_1_PROG_1_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_1_PROG_1_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_1_PROG_2:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_1_PROG_2_Type;


#define EFUSE_MISC_REGS_EFUSE_1_PROG_2_OFFSET 0x24
#define EFUSE_MISC_REGS_EFUSE_1_PROG_2_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_1_PROG_2_EFUSE_1_PROG_2_Pos 0
#define EFUSE_MISC_REGS_EFUSE_1_PROG_2_EFUSE_1_PROG_2_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_1_PROG_2_EFUSE_1_PROG_2_Pos)
#define EFUSE_MISC_REGS_EFUSE_1_PROG_2_EFUSE_1_PROG_2(value) (EFUSE_MISC_REGS_EFUSE_1_PROG_2_EFUSE_1_PROG_2_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_1_PROG_2_EFUSE_1_PROG_2_Pos))
#define EFUSE_MISC_REGS_EFUSE_1_PROG_2_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_1_PROG_2_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_1_PROG_3:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_1_PROG_3_Type;


#define EFUSE_MISC_REGS_EFUSE_1_PROG_3_OFFSET 0x28
#define EFUSE_MISC_REGS_EFUSE_1_PROG_3_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_1_PROG_3_EFUSE_1_PROG_3_Pos 0
#define EFUSE_MISC_REGS_EFUSE_1_PROG_3_EFUSE_1_PROG_3_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_1_PROG_3_EFUSE_1_PROG_3_Pos)
#define EFUSE_MISC_REGS_EFUSE_1_PROG_3_EFUSE_1_PROG_3(value) (EFUSE_MISC_REGS_EFUSE_1_PROG_3_EFUSE_1_PROG_3_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_1_PROG_3_EFUSE_1_PROG_3_Pos))
#define EFUSE_MISC_REGS_EFUSE_1_PROG_3_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_1_PROG_3_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_1_STATUS_0:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_1_STATUS_0_Type;


#define EFUSE_MISC_REGS_EFUSE_1_STATUS_0_OFFSET 0x2C
#define EFUSE_MISC_REGS_EFUSE_1_STATUS_0_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_1_STATUS_0_EFUSE_1_STATUS_0_Pos 0
#define EFUSE_MISC_REGS_EFUSE_1_STATUS_0_EFUSE_1_STATUS_0_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_1_STATUS_0_EFUSE_1_STATUS_0_Pos)
#define EFUSE_MISC_REGS_EFUSE_1_STATUS_0_EFUSE_1_STATUS_0(value) (EFUSE_MISC_REGS_EFUSE_1_STATUS_0_EFUSE_1_STATUS_0_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_1_STATUS_0_EFUSE_1_STATUS_0_Pos))
#define EFUSE_MISC_REGS_EFUSE_1_STATUS_0_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_1_STATUS_0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_1_STATUS_1:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_1_STATUS_1_Type;


#define EFUSE_MISC_REGS_EFUSE_1_STATUS_1_OFFSET 0x30
#define EFUSE_MISC_REGS_EFUSE_1_STATUS_1_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_1_STATUS_1_EFUSE_1_STATUS_1_Pos 0
#define EFUSE_MISC_REGS_EFUSE_1_STATUS_1_EFUSE_1_STATUS_1_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_1_STATUS_1_EFUSE_1_STATUS_1_Pos)
#define EFUSE_MISC_REGS_EFUSE_1_STATUS_1_EFUSE_1_STATUS_1(value) (EFUSE_MISC_REGS_EFUSE_1_STATUS_1_EFUSE_1_STATUS_1_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_1_STATUS_1_EFUSE_1_STATUS_1_Pos))
#define EFUSE_MISC_REGS_EFUSE_1_STATUS_1_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_1_STATUS_1_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_1_STATUS_2:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_1_STATUS_2_Type;


#define EFUSE_MISC_REGS_EFUSE_1_STATUS_2_OFFSET 0x34
#define EFUSE_MISC_REGS_EFUSE_1_STATUS_2_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_1_STATUS_2_EFUSE_1_STATUS_2_Pos 0
#define EFUSE_MISC_REGS_EFUSE_1_STATUS_2_EFUSE_1_STATUS_2_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_1_STATUS_2_EFUSE_1_STATUS_2_Pos)
#define EFUSE_MISC_REGS_EFUSE_1_STATUS_2_EFUSE_1_STATUS_2(value) (EFUSE_MISC_REGS_EFUSE_1_STATUS_2_EFUSE_1_STATUS_2_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_1_STATUS_2_EFUSE_1_STATUS_2_Pos))
#define EFUSE_MISC_REGS_EFUSE_1_STATUS_2_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_1_STATUS_2_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_1_STATUS_3:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_1_STATUS_3_Type;


#define EFUSE_MISC_REGS_EFUSE_1_STATUS_3_OFFSET 0x38
#define EFUSE_MISC_REGS_EFUSE_1_STATUS_3_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_1_STATUS_3_EFUSE_1_STATUS_3_Pos 0
#define EFUSE_MISC_REGS_EFUSE_1_STATUS_3_EFUSE_1_STATUS_3_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_1_STATUS_3_EFUSE_1_STATUS_3_Pos)
#define EFUSE_MISC_REGS_EFUSE_1_STATUS_3_EFUSE_1_STATUS_3(value) (EFUSE_MISC_REGS_EFUSE_1_STATUS_3_EFUSE_1_STATUS_3_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_1_STATUS_3_EFUSE_1_STATUS_3_Pos))
#define EFUSE_MISC_REGS_EFUSE_1_STATUS_3_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_1_STATUS_3_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_2_PROG_0:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_2_PROG_0_Type;


#define EFUSE_MISC_REGS_EFUSE_2_PROG_0_OFFSET 0x3C
#define EFUSE_MISC_REGS_EFUSE_2_PROG_0_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_2_PROG_0_EFUSE_2_PROG_0_Pos 0
#define EFUSE_MISC_REGS_EFUSE_2_PROG_0_EFUSE_2_PROG_0_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_2_PROG_0_EFUSE_2_PROG_0_Pos)
#define EFUSE_MISC_REGS_EFUSE_2_PROG_0_EFUSE_2_PROG_0(value) (EFUSE_MISC_REGS_EFUSE_2_PROG_0_EFUSE_2_PROG_0_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_2_PROG_0_EFUSE_2_PROG_0_Pos))
#define EFUSE_MISC_REGS_EFUSE_2_PROG_0_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_2_PROG_0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_2_PROG_1:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_2_PROG_1_Type;


#define EFUSE_MISC_REGS_EFUSE_2_PROG_1_OFFSET 0x40
#define EFUSE_MISC_REGS_EFUSE_2_PROG_1_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_2_PROG_1_EFUSE_2_PROG_1_Pos 0
#define EFUSE_MISC_REGS_EFUSE_2_PROG_1_EFUSE_2_PROG_1_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_2_PROG_1_EFUSE_2_PROG_1_Pos)
#define EFUSE_MISC_REGS_EFUSE_2_PROG_1_EFUSE_2_PROG_1(value) (EFUSE_MISC_REGS_EFUSE_2_PROG_1_EFUSE_2_PROG_1_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_2_PROG_1_EFUSE_2_PROG_1_Pos))
#define EFUSE_MISC_REGS_EFUSE_2_PROG_1_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_2_PROG_1_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_2_PROG_2:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_2_PROG_2_Type;


#define EFUSE_MISC_REGS_EFUSE_2_PROG_2_OFFSET 0x44
#define EFUSE_MISC_REGS_EFUSE_2_PROG_2_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_2_PROG_2_EFUSE_2_PROG_2_Pos 0
#define EFUSE_MISC_REGS_EFUSE_2_PROG_2_EFUSE_2_PROG_2_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_2_PROG_2_EFUSE_2_PROG_2_Pos)
#define EFUSE_MISC_REGS_EFUSE_2_PROG_2_EFUSE_2_PROG_2(value) (EFUSE_MISC_REGS_EFUSE_2_PROG_2_EFUSE_2_PROG_2_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_2_PROG_2_EFUSE_2_PROG_2_Pos))
#define EFUSE_MISC_REGS_EFUSE_2_PROG_2_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_2_PROG_2_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_2_PROG_3:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_2_PROG_3_Type;


#define EFUSE_MISC_REGS_EFUSE_2_PROG_3_OFFSET 0x48
#define EFUSE_MISC_REGS_EFUSE_2_PROG_3_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_2_PROG_3_EFUSE_2_PROG_3_Pos 0
#define EFUSE_MISC_REGS_EFUSE_2_PROG_3_EFUSE_2_PROG_3_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_2_PROG_3_EFUSE_2_PROG_3_Pos)
#define EFUSE_MISC_REGS_EFUSE_2_PROG_3_EFUSE_2_PROG_3(value) (EFUSE_MISC_REGS_EFUSE_2_PROG_3_EFUSE_2_PROG_3_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_2_PROG_3_EFUSE_2_PROG_3_Pos))
#define EFUSE_MISC_REGS_EFUSE_2_PROG_3_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_2_PROG_3_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_2_STATUS_0:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_2_STATUS_0_Type;


#define EFUSE_MISC_REGS_EFUSE_2_STATUS_0_OFFSET 0x4C
#define EFUSE_MISC_REGS_EFUSE_2_STATUS_0_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_2_STATUS_0_EFUSE_2_STATUS_0_Pos 0
#define EFUSE_MISC_REGS_EFUSE_2_STATUS_0_EFUSE_2_STATUS_0_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_2_STATUS_0_EFUSE_2_STATUS_0_Pos)
#define EFUSE_MISC_REGS_EFUSE_2_STATUS_0_EFUSE_2_STATUS_0(value) (EFUSE_MISC_REGS_EFUSE_2_STATUS_0_EFUSE_2_STATUS_0_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_2_STATUS_0_EFUSE_2_STATUS_0_Pos))
#define EFUSE_MISC_REGS_EFUSE_2_STATUS_0_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_2_STATUS_0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_2_STATUS_1:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_2_STATUS_1_Type;


#define EFUSE_MISC_REGS_EFUSE_2_STATUS_1_OFFSET 0x50
#define EFUSE_MISC_REGS_EFUSE_2_STATUS_1_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_2_STATUS_1_EFUSE_2_STATUS_1_Pos 0
#define EFUSE_MISC_REGS_EFUSE_2_STATUS_1_EFUSE_2_STATUS_1_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_2_STATUS_1_EFUSE_2_STATUS_1_Pos)
#define EFUSE_MISC_REGS_EFUSE_2_STATUS_1_EFUSE_2_STATUS_1(value) (EFUSE_MISC_REGS_EFUSE_2_STATUS_1_EFUSE_2_STATUS_1_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_2_STATUS_1_EFUSE_2_STATUS_1_Pos))
#define EFUSE_MISC_REGS_EFUSE_2_STATUS_1_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_2_STATUS_1_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_2_STATUS_2:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_2_STATUS_2_Type;


#define EFUSE_MISC_REGS_EFUSE_2_STATUS_2_OFFSET 0x54
#define EFUSE_MISC_REGS_EFUSE_2_STATUS_2_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_2_STATUS_2_EFUSE_2_STATUS_2_Pos 0
#define EFUSE_MISC_REGS_EFUSE_2_STATUS_2_EFUSE_2_STATUS_2_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_2_STATUS_2_EFUSE_2_STATUS_2_Pos)
#define EFUSE_MISC_REGS_EFUSE_2_STATUS_2_EFUSE_2_STATUS_2(value) (EFUSE_MISC_REGS_EFUSE_2_STATUS_2_EFUSE_2_STATUS_2_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_2_STATUS_2_EFUSE_2_STATUS_2_Pos))
#define EFUSE_MISC_REGS_EFUSE_2_STATUS_2_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_2_STATUS_2_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_2_STATUS_3:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_2_STATUS_3_Type;


#define EFUSE_MISC_REGS_EFUSE_2_STATUS_3_OFFSET 0x58
#define EFUSE_MISC_REGS_EFUSE_2_STATUS_3_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_2_STATUS_3_EFUSE_2_STATUS_3_Pos 0
#define EFUSE_MISC_REGS_EFUSE_2_STATUS_3_EFUSE_2_STATUS_3_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_2_STATUS_3_EFUSE_2_STATUS_3_Pos)
#define EFUSE_MISC_REGS_EFUSE_2_STATUS_3_EFUSE_2_STATUS_3(value) (EFUSE_MISC_REGS_EFUSE_2_STATUS_3_EFUSE_2_STATUS_3_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_2_STATUS_3_EFUSE_2_STATUS_3_Pos))
#define EFUSE_MISC_REGS_EFUSE_2_STATUS_3_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_2_STATUS_3_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_3_PROG_0:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_3_PROG_0_Type;


#define EFUSE_MISC_REGS_EFUSE_3_PROG_0_OFFSET 0x5C
#define EFUSE_MISC_REGS_EFUSE_3_PROG_0_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_3_PROG_0_EFUSE_3_PROG_0_Pos 0
#define EFUSE_MISC_REGS_EFUSE_3_PROG_0_EFUSE_3_PROG_0_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_3_PROG_0_EFUSE_3_PROG_0_Pos)
#define EFUSE_MISC_REGS_EFUSE_3_PROG_0_EFUSE_3_PROG_0(value) (EFUSE_MISC_REGS_EFUSE_3_PROG_0_EFUSE_3_PROG_0_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_3_PROG_0_EFUSE_3_PROG_0_Pos))
#define EFUSE_MISC_REGS_EFUSE_3_PROG_0_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_3_PROG_0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_3_PROG_1:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_3_PROG_1_Type;


#define EFUSE_MISC_REGS_EFUSE_3_PROG_1_OFFSET 0x60
#define EFUSE_MISC_REGS_EFUSE_3_PROG_1_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_3_PROG_1_EFUSE_3_PROG_1_Pos 0
#define EFUSE_MISC_REGS_EFUSE_3_PROG_1_EFUSE_3_PROG_1_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_3_PROG_1_EFUSE_3_PROG_1_Pos)
#define EFUSE_MISC_REGS_EFUSE_3_PROG_1_EFUSE_3_PROG_1(value) (EFUSE_MISC_REGS_EFUSE_3_PROG_1_EFUSE_3_PROG_1_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_3_PROG_1_EFUSE_3_PROG_1_Pos))
#define EFUSE_MISC_REGS_EFUSE_3_PROG_1_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_3_PROG_1_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_3_PROG_2:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_3_PROG_2_Type;


#define EFUSE_MISC_REGS_EFUSE_3_PROG_2_OFFSET 0x64
#define EFUSE_MISC_REGS_EFUSE_3_PROG_2_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_3_PROG_2_EFUSE_3_PROG_2_Pos 0
#define EFUSE_MISC_REGS_EFUSE_3_PROG_2_EFUSE_3_PROG_2_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_3_PROG_2_EFUSE_3_PROG_2_Pos)
#define EFUSE_MISC_REGS_EFUSE_3_PROG_2_EFUSE_3_PROG_2(value) (EFUSE_MISC_REGS_EFUSE_3_PROG_2_EFUSE_3_PROG_2_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_3_PROG_2_EFUSE_3_PROG_2_Pos))
#define EFUSE_MISC_REGS_EFUSE_3_PROG_2_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_3_PROG_2_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_3_PROG_3:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_3_PROG_3_Type;


#define EFUSE_MISC_REGS_EFUSE_3_PROG_3_OFFSET 0x68
#define EFUSE_MISC_REGS_EFUSE_3_PROG_3_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_3_PROG_3_EFUSE_3_PROG_3_Pos 0
#define EFUSE_MISC_REGS_EFUSE_3_PROG_3_EFUSE_3_PROG_3_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_3_PROG_3_EFUSE_3_PROG_3_Pos)
#define EFUSE_MISC_REGS_EFUSE_3_PROG_3_EFUSE_3_PROG_3(value) (EFUSE_MISC_REGS_EFUSE_3_PROG_3_EFUSE_3_PROG_3_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_3_PROG_3_EFUSE_3_PROG_3_Pos))
#define EFUSE_MISC_REGS_EFUSE_3_PROG_3_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_3_PROG_3_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_3_STATUS_0:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_3_STATUS_0_Type;


#define EFUSE_MISC_REGS_EFUSE_3_STATUS_0_OFFSET 0x6C
#define EFUSE_MISC_REGS_EFUSE_3_STATUS_0_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_3_STATUS_0_EFUSE_3_STATUS_0_Pos 0
#define EFUSE_MISC_REGS_EFUSE_3_STATUS_0_EFUSE_3_STATUS_0_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_3_STATUS_0_EFUSE_3_STATUS_0_Pos)
#define EFUSE_MISC_REGS_EFUSE_3_STATUS_0_EFUSE_3_STATUS_0(value) (EFUSE_MISC_REGS_EFUSE_3_STATUS_0_EFUSE_3_STATUS_0_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_3_STATUS_0_EFUSE_3_STATUS_0_Pos))
#define EFUSE_MISC_REGS_EFUSE_3_STATUS_0_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_3_STATUS_0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_3_STATUS_1:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_3_STATUS_1_Type;


#define EFUSE_MISC_REGS_EFUSE_3_STATUS_1_OFFSET 0x70
#define EFUSE_MISC_REGS_EFUSE_3_STATUS_1_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_3_STATUS_1_EFUSE_3_STATUS_1_Pos 0
#define EFUSE_MISC_REGS_EFUSE_3_STATUS_1_EFUSE_3_STATUS_1_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_3_STATUS_1_EFUSE_3_STATUS_1_Pos)
#define EFUSE_MISC_REGS_EFUSE_3_STATUS_1_EFUSE_3_STATUS_1(value) (EFUSE_MISC_REGS_EFUSE_3_STATUS_1_EFUSE_3_STATUS_1_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_3_STATUS_1_EFUSE_3_STATUS_1_Pos))
#define EFUSE_MISC_REGS_EFUSE_3_STATUS_1_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_3_STATUS_1_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_3_STATUS_2:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_3_STATUS_2_Type;


#define EFUSE_MISC_REGS_EFUSE_3_STATUS_2_OFFSET 0x74
#define EFUSE_MISC_REGS_EFUSE_3_STATUS_2_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_3_STATUS_2_EFUSE_3_STATUS_2_Pos 0
#define EFUSE_MISC_REGS_EFUSE_3_STATUS_2_EFUSE_3_STATUS_2_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_3_STATUS_2_EFUSE_3_STATUS_2_Pos)
#define EFUSE_MISC_REGS_EFUSE_3_STATUS_2_EFUSE_3_STATUS_2(value) (EFUSE_MISC_REGS_EFUSE_3_STATUS_2_EFUSE_3_STATUS_2_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_3_STATUS_2_EFUSE_3_STATUS_2_Pos))
#define EFUSE_MISC_REGS_EFUSE_3_STATUS_2_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_3_STATUS_2_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_3_STATUS_3:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_3_STATUS_3_Type;


#define EFUSE_MISC_REGS_EFUSE_3_STATUS_3_OFFSET 0x78
#define EFUSE_MISC_REGS_EFUSE_3_STATUS_3_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_3_STATUS_3_EFUSE_3_STATUS_3_Pos 0
#define EFUSE_MISC_REGS_EFUSE_3_STATUS_3_EFUSE_3_STATUS_3_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_3_STATUS_3_EFUSE_3_STATUS_3_Pos)
#define EFUSE_MISC_REGS_EFUSE_3_STATUS_3_EFUSE_3_STATUS_3(value) (EFUSE_MISC_REGS_EFUSE_3_STATUS_3_EFUSE_3_STATUS_3_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_3_STATUS_3_EFUSE_3_STATUS_3_Pos))
#define EFUSE_MISC_REGS_EFUSE_3_STATUS_3_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_3_STATUS_3_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_4_PROG_0:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_4_PROG_0_Type;


#define EFUSE_MISC_REGS_EFUSE_4_PROG_0_OFFSET 0x7C
#define EFUSE_MISC_REGS_EFUSE_4_PROG_0_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_4_PROG_0_EFUSE_4_PROG_0_Pos 0
#define EFUSE_MISC_REGS_EFUSE_4_PROG_0_EFUSE_4_PROG_0_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_4_PROG_0_EFUSE_4_PROG_0_Pos)
#define EFUSE_MISC_REGS_EFUSE_4_PROG_0_EFUSE_4_PROG_0(value) (EFUSE_MISC_REGS_EFUSE_4_PROG_0_EFUSE_4_PROG_0_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_4_PROG_0_EFUSE_4_PROG_0_Pos))
#define EFUSE_MISC_REGS_EFUSE_4_PROG_0_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_4_PROG_0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_4_PROG_1:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_4_PROG_1_Type;


#define EFUSE_MISC_REGS_EFUSE_4_PROG_1_OFFSET 0x80
#define EFUSE_MISC_REGS_EFUSE_4_PROG_1_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_4_PROG_1_EFUSE_4_PROG_1_Pos 0
#define EFUSE_MISC_REGS_EFUSE_4_PROG_1_EFUSE_4_PROG_1_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_4_PROG_1_EFUSE_4_PROG_1_Pos)
#define EFUSE_MISC_REGS_EFUSE_4_PROG_1_EFUSE_4_PROG_1(value) (EFUSE_MISC_REGS_EFUSE_4_PROG_1_EFUSE_4_PROG_1_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_4_PROG_1_EFUSE_4_PROG_1_Pos))
#define EFUSE_MISC_REGS_EFUSE_4_PROG_1_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_4_PROG_1_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_4_PROG_2:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_4_PROG_2_Type;


#define EFUSE_MISC_REGS_EFUSE_4_PROG_2_OFFSET 0x84
#define EFUSE_MISC_REGS_EFUSE_4_PROG_2_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_4_PROG_2_EFUSE_4_PROG_2_Pos 0
#define EFUSE_MISC_REGS_EFUSE_4_PROG_2_EFUSE_4_PROG_2_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_4_PROG_2_EFUSE_4_PROG_2_Pos)
#define EFUSE_MISC_REGS_EFUSE_4_PROG_2_EFUSE_4_PROG_2(value) (EFUSE_MISC_REGS_EFUSE_4_PROG_2_EFUSE_4_PROG_2_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_4_PROG_2_EFUSE_4_PROG_2_Pos))
#define EFUSE_MISC_REGS_EFUSE_4_PROG_2_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_4_PROG_2_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_4_PROG_3:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_4_PROG_3_Type;


#define EFUSE_MISC_REGS_EFUSE_4_PROG_3_OFFSET 0x88
#define EFUSE_MISC_REGS_EFUSE_4_PROG_3_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_4_PROG_3_EFUSE_4_PROG_3_Pos 0
#define EFUSE_MISC_REGS_EFUSE_4_PROG_3_EFUSE_4_PROG_3_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_4_PROG_3_EFUSE_4_PROG_3_Pos)
#define EFUSE_MISC_REGS_EFUSE_4_PROG_3_EFUSE_4_PROG_3(value) (EFUSE_MISC_REGS_EFUSE_4_PROG_3_EFUSE_4_PROG_3_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_4_PROG_3_EFUSE_4_PROG_3_Pos))
#define EFUSE_MISC_REGS_EFUSE_4_PROG_3_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_4_PROG_3_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_4_STATUS_0:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_4_STATUS_0_Type;


#define EFUSE_MISC_REGS_EFUSE_4_STATUS_0_OFFSET 0x8C
#define EFUSE_MISC_REGS_EFUSE_4_STATUS_0_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_4_STATUS_0_EFUSE_4_STATUS_0_Pos 0
#define EFUSE_MISC_REGS_EFUSE_4_STATUS_0_EFUSE_4_STATUS_0_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_4_STATUS_0_EFUSE_4_STATUS_0_Pos)
#define EFUSE_MISC_REGS_EFUSE_4_STATUS_0_EFUSE_4_STATUS_0(value) (EFUSE_MISC_REGS_EFUSE_4_STATUS_0_EFUSE_4_STATUS_0_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_4_STATUS_0_EFUSE_4_STATUS_0_Pos))
#define EFUSE_MISC_REGS_EFUSE_4_STATUS_0_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_4_STATUS_0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_4_STATUS_1:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_4_STATUS_1_Type;


#define EFUSE_MISC_REGS_EFUSE_4_STATUS_1_OFFSET 0x90
#define EFUSE_MISC_REGS_EFUSE_4_STATUS_1_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_4_STATUS_1_EFUSE_4_STATUS_1_Pos 0
#define EFUSE_MISC_REGS_EFUSE_4_STATUS_1_EFUSE_4_STATUS_1_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_4_STATUS_1_EFUSE_4_STATUS_1_Pos)
#define EFUSE_MISC_REGS_EFUSE_4_STATUS_1_EFUSE_4_STATUS_1(value) (EFUSE_MISC_REGS_EFUSE_4_STATUS_1_EFUSE_4_STATUS_1_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_4_STATUS_1_EFUSE_4_STATUS_1_Pos))
#define EFUSE_MISC_REGS_EFUSE_4_STATUS_1_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_4_STATUS_1_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_4_STATUS_2:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_4_STATUS_2_Type;


#define EFUSE_MISC_REGS_EFUSE_4_STATUS_2_OFFSET 0x94
#define EFUSE_MISC_REGS_EFUSE_4_STATUS_2_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_4_STATUS_2_EFUSE_4_STATUS_2_Pos 0
#define EFUSE_MISC_REGS_EFUSE_4_STATUS_2_EFUSE_4_STATUS_2_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_4_STATUS_2_EFUSE_4_STATUS_2_Pos)
#define EFUSE_MISC_REGS_EFUSE_4_STATUS_2_EFUSE_4_STATUS_2(value) (EFUSE_MISC_REGS_EFUSE_4_STATUS_2_EFUSE_4_STATUS_2_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_4_STATUS_2_EFUSE_4_STATUS_2_Pos))
#define EFUSE_MISC_REGS_EFUSE_4_STATUS_2_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_4_STATUS_2_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_4_STATUS_3:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_4_STATUS_3_Type;


#define EFUSE_MISC_REGS_EFUSE_4_STATUS_3_OFFSET 0x98
#define EFUSE_MISC_REGS_EFUSE_4_STATUS_3_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_4_STATUS_3_EFUSE_4_STATUS_3_Pos 0
#define EFUSE_MISC_REGS_EFUSE_4_STATUS_3_EFUSE_4_STATUS_3_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_4_STATUS_3_EFUSE_4_STATUS_3_Pos)
#define EFUSE_MISC_REGS_EFUSE_4_STATUS_3_EFUSE_4_STATUS_3(value) (EFUSE_MISC_REGS_EFUSE_4_STATUS_3_EFUSE_4_STATUS_3_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_4_STATUS_3_EFUSE_4_STATUS_3_Pos))
#define EFUSE_MISC_REGS_EFUSE_4_STATUS_3_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_4_STATUS_3_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_5_PROG_0:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_5_PROG_0_Type;


#define EFUSE_MISC_REGS_EFUSE_5_PROG_0_OFFSET 0x9C
#define EFUSE_MISC_REGS_EFUSE_5_PROG_0_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_5_PROG_0_EFUSE_5_PROG_0_Pos 0
#define EFUSE_MISC_REGS_EFUSE_5_PROG_0_EFUSE_5_PROG_0_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_5_PROG_0_EFUSE_5_PROG_0_Pos)
#define EFUSE_MISC_REGS_EFUSE_5_PROG_0_EFUSE_5_PROG_0(value) (EFUSE_MISC_REGS_EFUSE_5_PROG_0_EFUSE_5_PROG_0_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_5_PROG_0_EFUSE_5_PROG_0_Pos))
#define EFUSE_MISC_REGS_EFUSE_5_PROG_0_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_5_PROG_0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_5_PROG_1:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_5_PROG_1_Type;


#define EFUSE_MISC_REGS_EFUSE_5_PROG_1_OFFSET 0xA0
#define EFUSE_MISC_REGS_EFUSE_5_PROG_1_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_5_PROG_1_EFUSE_5_PROG_1_Pos 0
#define EFUSE_MISC_REGS_EFUSE_5_PROG_1_EFUSE_5_PROG_1_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_5_PROG_1_EFUSE_5_PROG_1_Pos)
#define EFUSE_MISC_REGS_EFUSE_5_PROG_1_EFUSE_5_PROG_1(value) (EFUSE_MISC_REGS_EFUSE_5_PROG_1_EFUSE_5_PROG_1_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_5_PROG_1_EFUSE_5_PROG_1_Pos))
#define EFUSE_MISC_REGS_EFUSE_5_PROG_1_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_5_PROG_1_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_5_PROG_2:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_5_PROG_2_Type;


#define EFUSE_MISC_REGS_EFUSE_5_PROG_2_OFFSET 0xA4
#define EFUSE_MISC_REGS_EFUSE_5_PROG_2_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_5_PROG_2_EFUSE_5_PROG_2_Pos 0
#define EFUSE_MISC_REGS_EFUSE_5_PROG_2_EFUSE_5_PROG_2_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_5_PROG_2_EFUSE_5_PROG_2_Pos)
#define EFUSE_MISC_REGS_EFUSE_5_PROG_2_EFUSE_5_PROG_2(value) (EFUSE_MISC_REGS_EFUSE_5_PROG_2_EFUSE_5_PROG_2_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_5_PROG_2_EFUSE_5_PROG_2_Pos))
#define EFUSE_MISC_REGS_EFUSE_5_PROG_2_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_5_PROG_2_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_5_PROG_3:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_5_PROG_3_Type;


#define EFUSE_MISC_REGS_EFUSE_5_PROG_3_OFFSET 0xA8
#define EFUSE_MISC_REGS_EFUSE_5_PROG_3_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_5_PROG_3_EFUSE_5_PROG_3_Pos 0
#define EFUSE_MISC_REGS_EFUSE_5_PROG_3_EFUSE_5_PROG_3_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_5_PROG_3_EFUSE_5_PROG_3_Pos)
#define EFUSE_MISC_REGS_EFUSE_5_PROG_3_EFUSE_5_PROG_3(value) (EFUSE_MISC_REGS_EFUSE_5_PROG_3_EFUSE_5_PROG_3_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_5_PROG_3_EFUSE_5_PROG_3_Pos))
#define EFUSE_MISC_REGS_EFUSE_5_PROG_3_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_5_PROG_3_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_5_STATUS_0:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_5_STATUS_0_Type;


#define EFUSE_MISC_REGS_EFUSE_5_STATUS_0_OFFSET 0xAC
#define EFUSE_MISC_REGS_EFUSE_5_STATUS_0_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_5_STATUS_0_EFUSE_5_STATUS_0_Pos 0
#define EFUSE_MISC_REGS_EFUSE_5_STATUS_0_EFUSE_5_STATUS_0_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_5_STATUS_0_EFUSE_5_STATUS_0_Pos)
#define EFUSE_MISC_REGS_EFUSE_5_STATUS_0_EFUSE_5_STATUS_0(value) (EFUSE_MISC_REGS_EFUSE_5_STATUS_0_EFUSE_5_STATUS_0_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_5_STATUS_0_EFUSE_5_STATUS_0_Pos))
#define EFUSE_MISC_REGS_EFUSE_5_STATUS_0_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_5_STATUS_0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_5_STATUS_1:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_5_STATUS_1_Type;


#define EFUSE_MISC_REGS_EFUSE_5_STATUS_1_OFFSET 0xB0
#define EFUSE_MISC_REGS_EFUSE_5_STATUS_1_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_5_STATUS_1_EFUSE_5_STATUS_1_Pos 0
#define EFUSE_MISC_REGS_EFUSE_5_STATUS_1_EFUSE_5_STATUS_1_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_5_STATUS_1_EFUSE_5_STATUS_1_Pos)
#define EFUSE_MISC_REGS_EFUSE_5_STATUS_1_EFUSE_5_STATUS_1(value) (EFUSE_MISC_REGS_EFUSE_5_STATUS_1_EFUSE_5_STATUS_1_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_5_STATUS_1_EFUSE_5_STATUS_1_Pos))
#define EFUSE_MISC_REGS_EFUSE_5_STATUS_1_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_5_STATUS_1_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_5_STATUS_2:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_5_STATUS_2_Type;


#define EFUSE_MISC_REGS_EFUSE_5_STATUS_2_OFFSET 0xB4
#define EFUSE_MISC_REGS_EFUSE_5_STATUS_2_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_5_STATUS_2_EFUSE_5_STATUS_2_Pos 0
#define EFUSE_MISC_REGS_EFUSE_5_STATUS_2_EFUSE_5_STATUS_2_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_5_STATUS_2_EFUSE_5_STATUS_2_Pos)
#define EFUSE_MISC_REGS_EFUSE_5_STATUS_2_EFUSE_5_STATUS_2(value) (EFUSE_MISC_REGS_EFUSE_5_STATUS_2_EFUSE_5_STATUS_2_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_5_STATUS_2_EFUSE_5_STATUS_2_Pos))
#define EFUSE_MISC_REGS_EFUSE_5_STATUS_2_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_5_STATUS_2_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_5_STATUS_3:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_5_STATUS_3_Type;


#define EFUSE_MISC_REGS_EFUSE_5_STATUS_3_OFFSET 0xB8
#define EFUSE_MISC_REGS_EFUSE_5_STATUS_3_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_5_STATUS_3_EFUSE_5_STATUS_3_Pos 0
#define EFUSE_MISC_REGS_EFUSE_5_STATUS_3_EFUSE_5_STATUS_3_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_5_STATUS_3_EFUSE_5_STATUS_3_Pos)
#define EFUSE_MISC_REGS_EFUSE_5_STATUS_3_EFUSE_5_STATUS_3(value) (EFUSE_MISC_REGS_EFUSE_5_STATUS_3_EFUSE_5_STATUS_3_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_5_STATUS_3_EFUSE_5_STATUS_3_Pos))
#define EFUSE_MISC_REGS_EFUSE_5_STATUS_3_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_5_STATUS_3_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_6_PROG_0:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_6_PROG_0_Type;


#define EFUSE_MISC_REGS_EFUSE_6_PROG_0_OFFSET 0xBC
#define EFUSE_MISC_REGS_EFUSE_6_PROG_0_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_6_PROG_0_EFUSE_6_PROG_0_Pos 0
#define EFUSE_MISC_REGS_EFUSE_6_PROG_0_EFUSE_6_PROG_0_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_6_PROG_0_EFUSE_6_PROG_0_Pos)
#define EFUSE_MISC_REGS_EFUSE_6_PROG_0_EFUSE_6_PROG_0(value) (EFUSE_MISC_REGS_EFUSE_6_PROG_0_EFUSE_6_PROG_0_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_6_PROG_0_EFUSE_6_PROG_0_Pos))
#define EFUSE_MISC_REGS_EFUSE_6_PROG_0_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_6_PROG_0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_6_PROG_1:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_6_PROG_1_Type;


#define EFUSE_MISC_REGS_EFUSE_6_PROG_1_OFFSET 0xC0
#define EFUSE_MISC_REGS_EFUSE_6_PROG_1_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_6_PROG_1_EFUSE_6_PROG_1_Pos 0
#define EFUSE_MISC_REGS_EFUSE_6_PROG_1_EFUSE_6_PROG_1_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_6_PROG_1_EFUSE_6_PROG_1_Pos)
#define EFUSE_MISC_REGS_EFUSE_6_PROG_1_EFUSE_6_PROG_1(value) (EFUSE_MISC_REGS_EFUSE_6_PROG_1_EFUSE_6_PROG_1_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_6_PROG_1_EFUSE_6_PROG_1_Pos))
#define EFUSE_MISC_REGS_EFUSE_6_PROG_1_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_6_PROG_1_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_6_PROG_2:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_6_PROG_2_Type;


#define EFUSE_MISC_REGS_EFUSE_6_PROG_2_OFFSET 0xC4
#define EFUSE_MISC_REGS_EFUSE_6_PROG_2_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_6_PROG_2_EFUSE_6_PROG_2_Pos 0
#define EFUSE_MISC_REGS_EFUSE_6_PROG_2_EFUSE_6_PROG_2_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_6_PROG_2_EFUSE_6_PROG_2_Pos)
#define EFUSE_MISC_REGS_EFUSE_6_PROG_2_EFUSE_6_PROG_2(value) (EFUSE_MISC_REGS_EFUSE_6_PROG_2_EFUSE_6_PROG_2_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_6_PROG_2_EFUSE_6_PROG_2_Pos))
#define EFUSE_MISC_REGS_EFUSE_6_PROG_2_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_6_PROG_2_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_6_PROG_3:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_6_PROG_3_Type;


#define EFUSE_MISC_REGS_EFUSE_6_PROG_3_OFFSET 0xC8
#define EFUSE_MISC_REGS_EFUSE_6_PROG_3_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_6_PROG_3_EFUSE_6_PROG_3_Pos 0
#define EFUSE_MISC_REGS_EFUSE_6_PROG_3_EFUSE_6_PROG_3_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_6_PROG_3_EFUSE_6_PROG_3_Pos)
#define EFUSE_MISC_REGS_EFUSE_6_PROG_3_EFUSE_6_PROG_3(value) (EFUSE_MISC_REGS_EFUSE_6_PROG_3_EFUSE_6_PROG_3_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_6_PROG_3_EFUSE_6_PROG_3_Pos))
#define EFUSE_MISC_REGS_EFUSE_6_PROG_3_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_6_PROG_3_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_6_STATUS_0:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_6_STATUS_0_Type;


#define EFUSE_MISC_REGS_EFUSE_6_STATUS_0_OFFSET 0xCC
#define EFUSE_MISC_REGS_EFUSE_6_STATUS_0_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_6_STATUS_0_EFUSE_6_STATUS_0_Pos 0
#define EFUSE_MISC_REGS_EFUSE_6_STATUS_0_EFUSE_6_STATUS_0_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_6_STATUS_0_EFUSE_6_STATUS_0_Pos)
#define EFUSE_MISC_REGS_EFUSE_6_STATUS_0_EFUSE_6_STATUS_0(value) (EFUSE_MISC_REGS_EFUSE_6_STATUS_0_EFUSE_6_STATUS_0_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_6_STATUS_0_EFUSE_6_STATUS_0_Pos))
#define EFUSE_MISC_REGS_EFUSE_6_STATUS_0_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_6_STATUS_0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_6_STATUS_1:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_6_STATUS_1_Type;


#define EFUSE_MISC_REGS_EFUSE_6_STATUS_1_OFFSET 0xD0
#define EFUSE_MISC_REGS_EFUSE_6_STATUS_1_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_6_STATUS_1_EFUSE_6_STATUS_1_Pos 0
#define EFUSE_MISC_REGS_EFUSE_6_STATUS_1_EFUSE_6_STATUS_1_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_6_STATUS_1_EFUSE_6_STATUS_1_Pos)
#define EFUSE_MISC_REGS_EFUSE_6_STATUS_1_EFUSE_6_STATUS_1(value) (EFUSE_MISC_REGS_EFUSE_6_STATUS_1_EFUSE_6_STATUS_1_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_6_STATUS_1_EFUSE_6_STATUS_1_Pos))
#define EFUSE_MISC_REGS_EFUSE_6_STATUS_1_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_6_STATUS_1_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_6_STATUS_2:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_6_STATUS_2_Type;


#define EFUSE_MISC_REGS_EFUSE_6_STATUS_2_OFFSET 0xD4
#define EFUSE_MISC_REGS_EFUSE_6_STATUS_2_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_6_STATUS_2_EFUSE_6_STATUS_2_Pos 0
#define EFUSE_MISC_REGS_EFUSE_6_STATUS_2_EFUSE_6_STATUS_2_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_6_STATUS_2_EFUSE_6_STATUS_2_Pos)
#define EFUSE_MISC_REGS_EFUSE_6_STATUS_2_EFUSE_6_STATUS_2(value) (EFUSE_MISC_REGS_EFUSE_6_STATUS_2_EFUSE_6_STATUS_2_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_6_STATUS_2_EFUSE_6_STATUS_2_Pos))
#define EFUSE_MISC_REGS_EFUSE_6_STATUS_2_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_6_STATUS_2_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t EFUSE_6_STATUS_3:32;
  } bit;
  uint32_t reg;
} EFUSE_MISC_REGS_EFUSE_6_STATUS_3_Type;


#define EFUSE_MISC_REGS_EFUSE_6_STATUS_3_OFFSET 0xD8
#define EFUSE_MISC_REGS_EFUSE_6_STATUS_3_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_6_STATUS_3_EFUSE_6_STATUS_3_Pos 0
#define EFUSE_MISC_REGS_EFUSE_6_STATUS_3_EFUSE_6_STATUS_3_Msk (0xFFFFFFFFu << EFUSE_MISC_REGS_EFUSE_6_STATUS_3_EFUSE_6_STATUS_3_Pos)
#define EFUSE_MISC_REGS_EFUSE_6_STATUS_3_EFUSE_6_STATUS_3(value) (EFUSE_MISC_REGS_EFUSE_6_STATUS_3_EFUSE_6_STATUS_3_Msk & ((value) << EFUSE_MISC_REGS_EFUSE_6_STATUS_3_EFUSE_6_STATUS_3_Pos))
#define EFUSE_MISC_REGS_EFUSE_6_STATUS_3_MASK 0xFFFFFFFFu
#define EFUSE_MISC_REGS_EFUSE_6_STATUS_3_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint8_t OUT_OF_RESET:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} EFUSE_MISC_REGS_EFUSE_MISC_CTRL_Type;


#define EFUSE_MISC_REGS_EFUSE_MISC_CTRL_OFFSET 0xDC
#define EFUSE_MISC_REGS_EFUSE_MISC_CTRL_RESETVALUE 0x00u

#define EFUSE_MISC_REGS_EFUSE_MISC_CTRL_OUT_OF_RESET_Pos 0
#define EFUSE_MISC_REGS_EFUSE_MISC_CTRL_OUT_OF_RESET_Msk (0x1u << EFUSE_MISC_REGS_EFUSE_MISC_CTRL_OUT_OF_RESET_Pos)
#define EFUSE_MISC_REGS_EFUSE_MISC_CTRL_OUT_OF_RESET EFUSE_MISC_REGS_EFUSE_MISC_CTRL_OUT_OF_RESET_Msk
#define EFUSE_MISC_REGS_EFUSE_MISC_CTRL_MASK 0x01u
#define EFUSE_MISC_REGS_EFUSE_MISC_CTRL_Msk 0x01u
# 1366 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/efuse_misc_regs.h"
typedef struct {
  volatile EFUSE_MISC_REGS_EFUSE_GLOBAL_RESET_Type EFUSE_GLOBAL_RESET;
       RoReg8 Reserved1[0x3];
  volatile EFUSE_MISC_REGS_EFUSE_1_CONTROL_Type EFUSE_1_CONTROL;
  volatile EFUSE_MISC_REGS_EFUSE_2_CONTROL_Type EFUSE_2_CONTROL;
  volatile EFUSE_MISC_REGS_EFUSE_3_CONTROL_Type EFUSE_3_CONTROL;
  volatile EFUSE_MISC_REGS_EFUSE_4_CONTROL_Type EFUSE_4_CONTROL;
  volatile EFUSE_MISC_REGS_EFUSE_5_CONTROL_Type EFUSE_5_CONTROL;
  volatile EFUSE_MISC_REGS_EFUSE_6_CONTROL_Type EFUSE_6_CONTROL;
  volatile EFUSE_MISC_REGS_EFUSE_1_PROG_0_Type EFUSE_1_PROG_0;
  volatile EFUSE_MISC_REGS_EFUSE_1_PROG_1_Type EFUSE_1_PROG_1;
  volatile EFUSE_MISC_REGS_EFUSE_1_PROG_2_Type EFUSE_1_PROG_2;
  volatile EFUSE_MISC_REGS_EFUSE_1_PROG_3_Type EFUSE_1_PROG_3;
  volatile const EFUSE_MISC_REGS_EFUSE_1_STATUS_0_Type EFUSE_1_STATUS_0;
  volatile const EFUSE_MISC_REGS_EFUSE_1_STATUS_1_Type EFUSE_1_STATUS_1;
  volatile const EFUSE_MISC_REGS_EFUSE_1_STATUS_2_Type EFUSE_1_STATUS_2;
  volatile const EFUSE_MISC_REGS_EFUSE_1_STATUS_3_Type EFUSE_1_STATUS_3;
  volatile EFUSE_MISC_REGS_EFUSE_2_PROG_0_Type EFUSE_2_PROG_0;
  volatile EFUSE_MISC_REGS_EFUSE_2_PROG_1_Type EFUSE_2_PROG_1;
  volatile EFUSE_MISC_REGS_EFUSE_2_PROG_2_Type EFUSE_2_PROG_2;
  volatile EFUSE_MISC_REGS_EFUSE_2_PROG_3_Type EFUSE_2_PROG_3;
  volatile const EFUSE_MISC_REGS_EFUSE_2_STATUS_0_Type EFUSE_2_STATUS_0;
  volatile const EFUSE_MISC_REGS_EFUSE_2_STATUS_1_Type EFUSE_2_STATUS_1;
  volatile const EFUSE_MISC_REGS_EFUSE_2_STATUS_2_Type EFUSE_2_STATUS_2;
  volatile const EFUSE_MISC_REGS_EFUSE_2_STATUS_3_Type EFUSE_2_STATUS_3;
  volatile EFUSE_MISC_REGS_EFUSE_3_PROG_0_Type EFUSE_3_PROG_0;
  volatile EFUSE_MISC_REGS_EFUSE_3_PROG_1_Type EFUSE_3_PROG_1;
  volatile EFUSE_MISC_REGS_EFUSE_3_PROG_2_Type EFUSE_3_PROG_2;
  volatile EFUSE_MISC_REGS_EFUSE_3_PROG_3_Type EFUSE_3_PROG_3;
  volatile const EFUSE_MISC_REGS_EFUSE_3_STATUS_0_Type EFUSE_3_STATUS_0;
  volatile const EFUSE_MISC_REGS_EFUSE_3_STATUS_1_Type EFUSE_3_STATUS_1;
  volatile const EFUSE_MISC_REGS_EFUSE_3_STATUS_2_Type EFUSE_3_STATUS_2;
  volatile const EFUSE_MISC_REGS_EFUSE_3_STATUS_3_Type EFUSE_3_STATUS_3;
  volatile EFUSE_MISC_REGS_EFUSE_4_PROG_0_Type EFUSE_4_PROG_0;
  volatile EFUSE_MISC_REGS_EFUSE_4_PROG_1_Type EFUSE_4_PROG_1;
  volatile EFUSE_MISC_REGS_EFUSE_4_PROG_2_Type EFUSE_4_PROG_2;
  volatile EFUSE_MISC_REGS_EFUSE_4_PROG_3_Type EFUSE_4_PROG_3;
  volatile const EFUSE_MISC_REGS_EFUSE_4_STATUS_0_Type EFUSE_4_STATUS_0;
  volatile const EFUSE_MISC_REGS_EFUSE_4_STATUS_1_Type EFUSE_4_STATUS_1;
  volatile const EFUSE_MISC_REGS_EFUSE_4_STATUS_2_Type EFUSE_4_STATUS_2;
  volatile const EFUSE_MISC_REGS_EFUSE_4_STATUS_3_Type EFUSE_4_STATUS_3;
  volatile EFUSE_MISC_REGS_EFUSE_5_PROG_0_Type EFUSE_5_PROG_0;
  volatile EFUSE_MISC_REGS_EFUSE_5_PROG_1_Type EFUSE_5_PROG_1;
  volatile EFUSE_MISC_REGS_EFUSE_5_PROG_2_Type EFUSE_5_PROG_2;
  volatile EFUSE_MISC_REGS_EFUSE_5_PROG_3_Type EFUSE_5_PROG_3;
  volatile const EFUSE_MISC_REGS_EFUSE_5_STATUS_0_Type EFUSE_5_STATUS_0;
  volatile const EFUSE_MISC_REGS_EFUSE_5_STATUS_1_Type EFUSE_5_STATUS_1;
  volatile const EFUSE_MISC_REGS_EFUSE_5_STATUS_2_Type EFUSE_5_STATUS_2;
  volatile const EFUSE_MISC_REGS_EFUSE_5_STATUS_3_Type EFUSE_5_STATUS_3;
  volatile EFUSE_MISC_REGS_EFUSE_6_PROG_0_Type EFUSE_6_PROG_0;
  volatile EFUSE_MISC_REGS_EFUSE_6_PROG_1_Type EFUSE_6_PROG_1;
  volatile EFUSE_MISC_REGS_EFUSE_6_PROG_2_Type EFUSE_6_PROG_2;
  volatile EFUSE_MISC_REGS_EFUSE_6_PROG_3_Type EFUSE_6_PROG_3;
  volatile const EFUSE_MISC_REGS_EFUSE_6_STATUS_0_Type EFUSE_6_STATUS_0;
  volatile const EFUSE_MISC_REGS_EFUSE_6_STATUS_1_Type EFUSE_6_STATUS_1;
  volatile const EFUSE_MISC_REGS_EFUSE_6_STATUS_2_Type EFUSE_6_STATUS_2;
  volatile const EFUSE_MISC_REGS_EFUSE_6_STATUS_3_Type EFUSE_6_STATUS_3;
  volatile const EFUSE_MISC_REGS_EFUSE_MISC_CTRL_Type EFUSE_MISC_CTRL;
} EfuseMiscRegs;
# 256 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/lpmcu_misc_regs.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/lpmcu_misc_regs.h"
#define _SAMB11_LPMCU_MISC_REGS_COMPONENT_ 
# 58 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/lpmcu_misc_regs.h"
#define LPMCU_MISC_REGS_LMR1234 
#define REV_LPMCU_MISC_REGS 0x100



typedef union {
  struct {
    uint32_t REV_ID:24;
    uint32_t :8;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_LPMCU_CHIP_ID_Type;


#define LPMCU_MISC_REGS_LPMCU_CHIP_ID_OFFSET 0x00
#define LPMCU_MISC_REGS_LPMCU_CHIP_ID_RESETVALUE 0x2000B0u

#define LPMCU_MISC_REGS_LPMCU_CHIP_ID_REV_ID_Pos 0
#define LPMCU_MISC_REGS_LPMCU_CHIP_ID_REV_ID_Msk (0xFFFFFFu << LPMCU_MISC_REGS_LPMCU_CHIP_ID_REV_ID_Pos)
#define LPMCU_MISC_REGS_LPMCU_CHIP_ID_REV_ID(value) (LPMCU_MISC_REGS_LPMCU_CHIP_ID_REV_ID_Msk & ((value) << LPMCU_MISC_REGS_LPMCU_CHIP_ID_REV_ID_Pos))
#define LPMCU_MISC_REGS_LPMCU_CHIP_ID_MASK 0xFFFFFFu
#define LPMCU_MISC_REGS_LPMCU_CHIP_ID_Msk 0xFFFFFFu



typedef union {
  struct {
    uint32_t GLOBAL_RSTN:1;
    uint32_t CPU_RSTN:1;
    uint32_t SPI_FLASH0_SYS_RSTN:1;
    uint32_t SPI_FLASH0_RSTN:1;
    uint32_t SPI0_CORE_RSTN:1;
    uint32_t SPI0_IF_RSTN:1;
    uint32_t SPI1_CORE_RESETN:1;
    uint32_t SPI1_IF_RSTN:1;
    uint32_t I2C0_CORE_RSTN:1;
    uint32_t I2C0_IF_RSTN:1;
    uint32_t GPIO_RSTN:1;
    uint32_t TIMER0_RSTN:1;
    uint32_t UART0_CORE_RSTN:1;
    uint32_t UART0_IF_RSTN:1;
    uint32_t UART1_CORE_RSTN:1;
    uint32_t UART1_IF_RSTN:1;
    uint32_t WDT0_RSTN:1;
    uint32_t WDT1_RSTN:1;
    uint32_t IRQ_CTRLR_CORE_RSTN:1;
    uint32_t MBIST_RSTN:1;
    uint32_t CALIB_RSTN:1;
    uint32_t CALIB_XBAR_IF_RSTN:1;
    uint32_t DBUG_RSTN:1;
    uint32_t ARM_FREE_CLK_RSTN:1;
    uint32_t ARM_PRESETN_RSTN:1;
    uint32_t QUAD_DEC0_RSTN:1;
    uint32_t QUAD_DEC1_RSTN:1;
    uint32_t QUAD_DEC2_RSTN:1;
    uint32_t PWM0_RSTN:1;
    uint32_t PWM1_RSTN:1;
    uint32_t PWM2_RSTN:1;
    uint32_t PWM3_RSTN:1;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_Type;


#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_OFFSET 0x04
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_RESETVALUE 0xFFFFFFFDu

#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GLOBAL_RSTN_Pos 0
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GLOBAL_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GLOBAL_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GLOBAL_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GLOBAL_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN_Pos 1
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN_Pos 2
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN_Pos 3
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN_Pos 4
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN_Pos 5
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN_Pos 6
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN_Pos 7
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN_Pos 8
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN_Pos 9
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN_Pos 10
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN_Pos 11
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN_Pos 12
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN_Pos 13
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN_Pos 14
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN_Pos 15
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT0_RSTN_Pos 16
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT0_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT0_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT0_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT0_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT1_RSTN_Pos 17
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT1_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT1_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT1_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT1_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN_Pos 18
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN_Pos 19
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN_Pos 20
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN_Pos 21
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN_Pos 22
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN_Pos 23
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN_Pos 24
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN_Pos 25
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN_Pos 26
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN_Pos 27
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM0_RSTN_Pos 28
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM0_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM0_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM0_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM0_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM1_RSTN_Pos 29
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM1_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM1_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM1_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM1_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM2_RSTN_Pos 30
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM2_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM2_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM2_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM2_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM3_RSTN_Pos 31
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM3_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM3_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM3_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM3_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MASK 0xFFFFFFFFu
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint16_t DUALTIMER0_RSTN:1;
    uint16_t I2C1_CORE_RSTN:1;
    uint16_t I2C1_IF_RSTN:1;
    uint16_t SECURITY_SHA_CORE_RSTN:1;
    uint16_t SECURITY_SHA_AHB_RSTN:1;
    uint16_t SECURITY_AES_CORE_RSTN:1;
    uint16_t SECURITY_AES_AHB_RSTN:1;
    uint16_t SPI0_SCK_CLK_RSTN:1;
    uint16_t SPI1_SCK_CLK_RSTN:1;
    uint16_t SPI0_SCK_PHASE_INT_CLK_RSTN:1;
    uint16_t SPI1_SCK_PHASE_INT_CLK_RSTN:1;
    uint16_t PROV_DMA_CTRL0_RSTN:1;
    uint16_t :4;
  } bit;
  uint16_t reg;
} LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_Type;


#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_OFFSET 0x08
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_RESETVALUE 0xFFFu

#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN_Pos 0
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN_Pos 1
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN_Pos 2
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN_Pos 3
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN_Pos 4
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN_Pos 5
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN_Pos 6
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN_Pos 7
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN_Pos 8
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN_Pos 9
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN_Pos 10
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN_Pos 11
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN_Pos)
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN_Msk
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_MASK 0xFFFu
#define LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_Msk 0xFFFu



typedef union {
  struct {
    uint32_t :1;
    uint32_t SPI_FLASH0_CLK_EN:1;
    uint32_t SPI0_CORE_CLK_EN:1;
    uint32_t SPI1_CORE_CLK_EN:1;
    uint32_t I2C0_CORE_CLK_EN:1;
    uint32_t DUALTIMER0_CLK_EN:1;
    uint32_t :1;
    uint32_t GPIO_CLK_EN:1;
    uint32_t TIMER0_CLK_EN:1;
    uint32_t :2;
    uint32_t WDT0_CLK_EN:1;
    uint32_t WDT1_CLK_EN:1;
    uint32_t UART0_CORE_CLK_EN:1;
    uint32_t UART0_IF_CLK_EN:1;
    uint32_t UART1_CORE_CLK_EN:1;
    uint32_t UART1_IF_CLK_EN:1;
    uint32_t IRQ_CTRLR_CORE_CLK_EN:1;
    uint32_t IDRAM_1_GL_MEM_CLK_EN:1;
    uint32_t IDRAM_2_GL_MEM_CLK_EN:1;
    uint32_t ROM_MEM_CLK_EN:1;
    uint32_t CALIB_XBAR_IF_CLK_EN:1;
    uint32_t AON_WRAPPER_CLK_EN:1;
    uint32_t ARM_PCLK_EN:1;
    uint32_t ARM_PCLKG_EN:1;
    uint32_t BLE_MEM_CLK_EN:1;
    uint32_t QUAD_DEC0_CLK_EN:1;
    uint32_t QUAD_DEC1_CLK_EN:1;
    uint32_t QUAD_DEC2_CLK_EN:1;
    uint32_t I2C1_CORE_CLK_EN:1;
    uint32_t CALIB_CLK_EN:1;
    uint32_t :1;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_Type;


#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_OFFSET 0x0C
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_RESETVALUE 0x627FF9BEu

#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI_FLASH0_CLK_EN_Pos 1
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI_FLASH0_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI_FLASH0_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI_FLASH0_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI_FLASH0_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI0_CORE_CLK_EN_Pos 2
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI0_CORE_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI0_CORE_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI0_CORE_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI0_CORE_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI1_CORE_CLK_EN_Pos 3
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI1_CORE_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI1_CORE_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI1_CORE_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI1_CORE_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C0_CORE_CLK_EN_Pos 4
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C0_CORE_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C0_CORE_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C0_CORE_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C0_CORE_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN_Pos 5
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_GPIO_CLK_EN_Pos 7
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_GPIO_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_GPIO_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_GPIO_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_GPIO_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_TIMER0_CLK_EN_Pos 8
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_TIMER0_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_TIMER0_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_TIMER0_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_TIMER0_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT0_CLK_EN_Pos 11
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT0_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT0_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT0_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT0_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT1_CLK_EN_Pos 12
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT1_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT1_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT1_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT1_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_CORE_CLK_EN_Pos 13
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_CORE_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_CORE_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_CORE_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_CORE_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_IF_CLK_EN_Pos 14
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_IF_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_IF_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_IF_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_IF_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_CORE_CLK_EN_Pos 15
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_CORE_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_CORE_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_CORE_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_CORE_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_IF_CLK_EN_Pos 16
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_IF_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_IF_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_IF_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_IF_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IRQ_CTRLR_CORE_CLK_EN_Pos 17
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IRQ_CTRLR_CORE_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IRQ_CTRLR_CORE_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IRQ_CTRLR_CORE_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IRQ_CTRLR_CORE_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_1_GL_MEM_CLK_EN_Pos 18
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_1_GL_MEM_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_1_GL_MEM_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_1_GL_MEM_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_1_GL_MEM_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_2_GL_MEM_CLK_EN_Pos 19
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_2_GL_MEM_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_2_GL_MEM_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_2_GL_MEM_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_2_GL_MEM_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ROM_MEM_CLK_EN_Pos 20
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ROM_MEM_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ROM_MEM_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ROM_MEM_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ROM_MEM_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_XBAR_IF_CLK_EN_Pos 21
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_XBAR_IF_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_XBAR_IF_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_XBAR_IF_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_XBAR_IF_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_AON_WRAPPER_CLK_EN_Pos 22
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_AON_WRAPPER_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_AON_WRAPPER_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_AON_WRAPPER_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_AON_WRAPPER_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLK_EN_Pos 23
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLKG_EN_Pos 24
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLKG_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLKG_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLKG_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLKG_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_BLE_MEM_CLK_EN_Pos 25
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_BLE_MEM_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_BLE_MEM_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_BLE_MEM_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_BLE_MEM_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC0_CLK_EN_Pos 26
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC0_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC0_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC0_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC0_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC1_CLK_EN_Pos 27
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC1_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC1_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC1_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC1_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC2_CLK_EN_Pos 28
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC2_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC2_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC2_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC2_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C1_CORE_CLK_EN_Pos 29
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C1_CORE_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C1_CORE_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C1_CORE_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C1_CORE_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_CLK_EN_Pos 30
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_MASK 0x7FFFF9BEu
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_Msk 0x7FFFF9BEu



typedef union {
  struct {
    uint32_t EFUSE0_CLK_EN:1;
    uint32_t EFUSE1_CLK_EN:1;
    uint32_t EFUSE2_CLK_EN:1;
    uint32_t EFUSE3_CLK_EN:1;
    uint32_t EFUSE4_CLK_EN:1;
    uint32_t EFUSE5_CLK_EN:1;
    uint32_t PWM0_CLK_EN:1;
    uint32_t PWM1_CLK_EN:1;
    uint32_t PWM2_CLK_EN:1;
    uint32_t PWM3_CLK_EN:1;
    uint32_t SENS_ADC_CLK_EN:1;
    uint32_t SPI0_SCK_PHASE_INT_CLK_EN:1;
    uint32_t SPI1_SCK_PHASE_INT_CLK_EN:1;
    uint32_t GPIO_GCLK_EN:1;
    uint32_t TIMER0_PGCLK_EN:1;
    uint32_t SHA_CORE_CLK_EN:1;
    uint32_t SHA_AHB_CLK_EN:1;
    uint32_t AES_CORE_CLK_EN:1;
    uint32_t AES_AHB_CLK_EN:1;
    uint32_t IDRAM_1_0_MEM_CLK_EN:1;
    uint32_t IDRAM_1_1_MEM_CLK_EN:1;
    uint32_t IDRAM_1_2_MEM_CLK_EN:1;
    uint32_t IDRAM_2_0_MEM_CLK_EN:1;
    uint32_t IDRAM_2_1_MEM_CLK_EN:1;
    uint32_t :8;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_Type;


#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_OFFSET 0x10
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_RESETVALUE 0xF8783Fu

#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE0_CLK_EN_Pos 0
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE0_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE0_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE0_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE0_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE1_CLK_EN_Pos 1
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE1_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE1_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE1_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE1_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE2_CLK_EN_Pos 2
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE2_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE2_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE2_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE2_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE3_CLK_EN_Pos 3
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE3_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE3_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE3_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE3_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE4_CLK_EN_Pos 4
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE4_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE4_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE4_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE4_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE5_CLK_EN_Pos 5
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE5_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE5_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE5_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE5_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM0_CLK_EN_Pos 6
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM0_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM0_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM0_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM0_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM1_CLK_EN_Pos 7
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM1_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM1_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM1_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM1_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM2_CLK_EN_Pos 8
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM2_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM2_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM2_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM2_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM3_CLK_EN_Pos 9
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM3_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM3_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM3_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM3_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SENS_ADC_CLK_EN_Pos 10
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SENS_ADC_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SENS_ADC_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SENS_ADC_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SENS_ADC_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN_Pos 11
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN_Pos 12
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_GPIO_GCLK_EN_Pos 13
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_GPIO_GCLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_GPIO_GCLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_GPIO_GCLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_GPIO_GCLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_TIMER0_PGCLK_EN_Pos 14
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_TIMER0_PGCLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_TIMER0_PGCLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_TIMER0_PGCLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_TIMER0_PGCLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_CORE_CLK_EN_Pos 15
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_CORE_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_CORE_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_CORE_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_CORE_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_AHB_CLK_EN_Pos 16
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_AHB_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_AHB_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_AHB_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_AHB_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_CORE_CLK_EN_Pos 17
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_CORE_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_CORE_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_CORE_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_CORE_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_AHB_CLK_EN_Pos 18
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_AHB_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_AHB_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_AHB_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_AHB_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_0_MEM_CLK_EN_Pos 19
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_0_MEM_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_0_MEM_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_0_MEM_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_0_MEM_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_1_MEM_CLK_EN_Pos 20
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_1_MEM_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_1_MEM_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_1_MEM_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_1_MEM_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_2_MEM_CLK_EN_Pos 21
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_2_MEM_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_2_MEM_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_2_MEM_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_2_MEM_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_0_MEM_CLK_EN_Pos 22
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_0_MEM_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_0_MEM_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_0_MEM_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_0_MEM_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_1_MEM_CLK_EN_Pos 23
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_1_MEM_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_1_MEM_CLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_1_MEM_CLK_EN LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_1_MEM_CLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_MASK 0xFFFFFFu
#define LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_Msk 0xFFFFFFu



typedef union {
  struct {
    uint8_t RXTX_SEQ_CLK_EN:1;
    uint8_t AHB_CLK_EN:1;
    uint8_t PERIPH_REGS_CLK_EN:1;
    uint8_t :5;
  } bit;
  uint8_t reg;
} LPMCU_MISC_REGS_BTMCU_CTRL_Type;


#define LPMCU_MISC_REGS_BTMCU_CTRL_OFFSET 0x14
#define LPMCU_MISC_REGS_BTMCU_CTRL_RESETVALUE 0x07u

#define LPMCU_MISC_REGS_BTMCU_CTRL_RXTX_SEQ_CLK_EN_Pos 0
#define LPMCU_MISC_REGS_BTMCU_CTRL_RXTX_SEQ_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_BTMCU_CTRL_RXTX_SEQ_CLK_EN_Pos)
#define LPMCU_MISC_REGS_BTMCU_CTRL_RXTX_SEQ_CLK_EN LPMCU_MISC_REGS_BTMCU_CTRL_RXTX_SEQ_CLK_EN_Msk
#define LPMCU_MISC_REGS_BTMCU_CTRL_AHB_CLK_EN_Pos 1
#define LPMCU_MISC_REGS_BTMCU_CTRL_AHB_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_BTMCU_CTRL_AHB_CLK_EN_Pos)
#define LPMCU_MISC_REGS_BTMCU_CTRL_AHB_CLK_EN LPMCU_MISC_REGS_BTMCU_CTRL_AHB_CLK_EN_Msk
#define LPMCU_MISC_REGS_BTMCU_CTRL_PERIPH_REGS_CLK_EN_Pos 2
#define LPMCU_MISC_REGS_BTMCU_CTRL_PERIPH_REGS_CLK_EN_Msk (0x1u << LPMCU_MISC_REGS_BTMCU_CTRL_PERIPH_REGS_CLK_EN_Pos)
#define LPMCU_MISC_REGS_BTMCU_CTRL_PERIPH_REGS_CLK_EN LPMCU_MISC_REGS_BTMCU_CTRL_PERIPH_REGS_CLK_EN_Msk
#define LPMCU_MISC_REGS_BTMCU_CTRL_MASK 0x07u
#define LPMCU_MISC_REGS_BTMCU_CTRL_Msk 0x07u



typedef union {
  struct {
    uint32_t LPMCU_CLK_SEL:2;
    uint32_t USE_BT26M_CLK:1;
    uint32_t USE_ARM_LP_CLK:1;
    uint32_t DUALTIMER0_CLK_SEL:2;
    uint32_t :2;
    uint32_t BYPASS_WIC:1;
    uint32_t USE_XO_FOR_LP_CAL_CLK:1;
    uint32_t :2;
    uint32_t SPI_FLASH0_CLKSEL:2;
    uint32_t :2;
    uint32_t SPI_FLASH0_DIV_CLK_SEL:1;
    uint32_t :2;
    uint32_t IDRAM_1_MEM_IQ_BYP_EN:1;
    uint32_t SPI_FLASH0_CLOCK_DIV_VALUE:8;
    uint32_t INVERT_UART0_IF_CLK:1;
    uint32_t INVERT_UART1_IF_CLK:1;
    uint32_t :2;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_LPMCU_CTRL_Type;


#define LPMCU_MISC_REGS_LPMCU_CTRL_OFFSET 0x18
#define LPMCU_MISC_REGS_LPMCU_CTRL_RESETVALUE 0x303100u

#define LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_Pos 0
#define LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_Msk (0x3u << LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL(value) (LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_Msk & ((value) << LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_Pos))
#define LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_0_Val 0x0u
#define LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_1_Val 0x1u
#define LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_2_Val 0x2u
#define LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_3_Val 0x3u
#define LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_0 (LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_0_Val << LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_1 (LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_1_Val << LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_2 (LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_2_Val << LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_3 (LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_3_Val << LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_USE_BT26M_CLK_Pos 2
#define LPMCU_MISC_REGS_LPMCU_CTRL_USE_BT26M_CLK_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CTRL_USE_BT26M_CLK_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_USE_BT26M_CLK LPMCU_MISC_REGS_LPMCU_CTRL_USE_BT26M_CLK_Msk
#define LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK_Pos 3
#define LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK_Msk
#define LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_Pos 4
#define LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_Msk (0x3u << LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL(value) (LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_Msk & ((value) << LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_Pos))
#define LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_0_Val 0x0u
#define LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_1_Val 0x1u
#define LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_2_Val 0x2u
#define LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_3_Val 0x3u
#define LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_0 (LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_0_Val << LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_1 (LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_1_Val << LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_2 (LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_2_Val << LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_3 (LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_3_Val << LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_BYPASS_WIC_Pos 8
#define LPMCU_MISC_REGS_LPMCU_CTRL_BYPASS_WIC_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CTRL_BYPASS_WIC_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_BYPASS_WIC LPMCU_MISC_REGS_LPMCU_CTRL_BYPASS_WIC_Msk
#define LPMCU_MISC_REGS_LPMCU_CTRL_USE_XO_FOR_LP_CAL_CLK_Pos 9
#define LPMCU_MISC_REGS_LPMCU_CTRL_USE_XO_FOR_LP_CAL_CLK_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CTRL_USE_XO_FOR_LP_CAL_CLK_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_USE_XO_FOR_LP_CAL_CLK LPMCU_MISC_REGS_LPMCU_CTRL_USE_XO_FOR_LP_CAL_CLK_Msk
#define LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_Pos 12
#define LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_Msk (0x3u << LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL(value) (LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_Msk & ((value) << LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_Pos))
#define LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_0_Val 0x0u
#define LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_1_Val 0x1u
#define LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_2_Val 0x2u
#define LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_3_Val 0x3u
#define LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_0 (LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_0_Val << LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_1 (LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_1_Val << LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_2 (LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_2_Val << LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_3 (LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_3_Val << LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_DIV_CLK_SEL_Pos 16
#define LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_DIV_CLK_SEL_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_DIV_CLK_SEL_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_DIV_CLK_SEL LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_DIV_CLK_SEL_Msk
#define LPMCU_MISC_REGS_LPMCU_CTRL_IDRAM_1_MEM_IQ_BYP_EN_Pos 19
#define LPMCU_MISC_REGS_LPMCU_CTRL_IDRAM_1_MEM_IQ_BYP_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CTRL_IDRAM_1_MEM_IQ_BYP_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_IDRAM_1_MEM_IQ_BYP_EN LPMCU_MISC_REGS_LPMCU_CTRL_IDRAM_1_MEM_IQ_BYP_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLOCK_DIV_VALUE_Pos 20
#define LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLOCK_DIV_VALUE_Msk (0xFFu << LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLOCK_DIV_VALUE_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLOCK_DIV_VALUE(value) (LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLOCK_DIV_VALUE_Msk & ((value) << LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLOCK_DIV_VALUE_Pos))
#define LPMCU_MISC_REGS_LPMCU_CTRL_INVERT_UART0_IF_CLK_Pos 28
#define LPMCU_MISC_REGS_LPMCU_CTRL_INVERT_UART0_IF_CLK_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CTRL_INVERT_UART0_IF_CLK_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_INVERT_UART0_IF_CLK LPMCU_MISC_REGS_LPMCU_CTRL_INVERT_UART0_IF_CLK_Msk
#define LPMCU_MISC_REGS_LPMCU_CTRL_INVERT_UART1_IF_CLK_Pos 29
#define LPMCU_MISC_REGS_LPMCU_CTRL_INVERT_UART1_IF_CLK_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_CTRL_INVERT_UART1_IF_CLK_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_INVERT_UART1_IF_CLK LPMCU_MISC_REGS_LPMCU_CTRL_INVERT_UART1_IF_CLK_Msk
#define LPMCU_MISC_REGS_LPMCU_CTRL_MASK 0x3FF9333Fu
#define LPMCU_MISC_REGS_LPMCU_CTRL_Msk 0x3FF9333Fu



typedef union {
  struct {
    uint8_t MBIST_MODE:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} LPMCU_MISC_REGS_LPMCU_MBIST_Type;


#define LPMCU_MISC_REGS_LPMCU_MBIST_OFFSET 0x1C
#define LPMCU_MISC_REGS_LPMCU_MBIST_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_LPMCU_MBIST_MBIST_MODE_Pos 0
#define LPMCU_MISC_REGS_LPMCU_MBIST_MBIST_MODE_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_MBIST_MBIST_MODE_Pos)
#define LPMCU_MISC_REGS_LPMCU_MBIST_MBIST_MODE LPMCU_MISC_REGS_LPMCU_MBIST_MBIST_MODE_Msk
#define LPMCU_MISC_REGS_LPMCU_MBIST_MASK 0x01u
#define LPMCU_MISC_REGS_LPMCU_MBIST_Msk 0x01u



typedef union {
  struct {
    uint8_t BLE_WAKEUP_REQ:1;
    uint8_t BLE_WAKEUP_REQ_CORE:1;
    uint8_t :6;
  } bit;
  uint8_t reg;
} LPMCU_MISC_REGS_BLE_CTRL_Type;


#define LPMCU_MISC_REGS_BLE_CTRL_OFFSET 0x20
#define LPMCU_MISC_REGS_BLE_CTRL_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_BLE_CTRL_BLE_WAKEUP_REQ_Pos 0
#define LPMCU_MISC_REGS_BLE_CTRL_BLE_WAKEUP_REQ_Msk (0x1u << LPMCU_MISC_REGS_BLE_CTRL_BLE_WAKEUP_REQ_Pos)
#define LPMCU_MISC_REGS_BLE_CTRL_BLE_WAKEUP_REQ LPMCU_MISC_REGS_BLE_CTRL_BLE_WAKEUP_REQ_Msk
#define LPMCU_MISC_REGS_BLE_CTRL_BLE_WAKEUP_REQ_CORE_Pos 1
#define LPMCU_MISC_REGS_BLE_CTRL_BLE_WAKEUP_REQ_CORE_Msk (0x1u << LPMCU_MISC_REGS_BLE_CTRL_BLE_WAKEUP_REQ_CORE_Pos)
#define LPMCU_MISC_REGS_BLE_CTRL_BLE_WAKEUP_REQ_CORE LPMCU_MISC_REGS_BLE_CTRL_BLE_WAKEUP_REQ_CORE_Msk
#define LPMCU_MISC_REGS_BLE_CTRL_MASK 0x03u
#define LPMCU_MISC_REGS_BLE_CTRL_Msk 0x03u



typedef union {
  struct {
    uint32_t MBIST_CONTROL:19;
    uint32_t :13;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_MBIST_CTRL_Type;


#define LPMCU_MISC_REGS_MBIST_CTRL_OFFSET 0x24
#define LPMCU_MISC_REGS_MBIST_CTRL_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_MBIST_CTRL_MBIST_CONTROL_Pos 0
#define LPMCU_MISC_REGS_MBIST_CTRL_MBIST_CONTROL_Msk (0x7FFFFu << LPMCU_MISC_REGS_MBIST_CTRL_MBIST_CONTROL_Pos)
#define LPMCU_MISC_REGS_MBIST_CTRL_MBIST_CONTROL(value) (LPMCU_MISC_REGS_MBIST_CTRL_MBIST_CONTROL_Msk & ((value) << LPMCU_MISC_REGS_MBIST_CTRL_MBIST_CONTROL_Pos))
#define LPMCU_MISC_REGS_MBIST_CTRL_MASK 0x7FFFFu
#define LPMCU_MISC_REGS_MBIST_CTRL_Msk 0x7FFFFu



typedef union {
  struct {
    uint32_t MBIST_BUS:21;
    uint32_t MBIST_BLOCK_SEL:5;
    uint32_t MBIST_WRAPPER_SEL:5;
    uint32_t MBIST_MODE:1;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_MBIST_STATUS_Type;


#define LPMCU_MISC_REGS_MBIST_STATUS_OFFSET 0x28
#define LPMCU_MISC_REGS_MBIST_STATUS_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_MBIST_STATUS_MBIST_BUS_Pos 0
#define LPMCU_MISC_REGS_MBIST_STATUS_MBIST_BUS_Msk (0x1FFFFFu << LPMCU_MISC_REGS_MBIST_STATUS_MBIST_BUS_Pos)
#define LPMCU_MISC_REGS_MBIST_STATUS_MBIST_BUS(value) (LPMCU_MISC_REGS_MBIST_STATUS_MBIST_BUS_Msk & ((value) << LPMCU_MISC_REGS_MBIST_STATUS_MBIST_BUS_Pos))
#define LPMCU_MISC_REGS_MBIST_STATUS_MBIST_BLOCK_SEL_Pos 21
#define LPMCU_MISC_REGS_MBIST_STATUS_MBIST_BLOCK_SEL_Msk (0x1Fu << LPMCU_MISC_REGS_MBIST_STATUS_MBIST_BLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_MBIST_STATUS_MBIST_BLOCK_SEL(value) (LPMCU_MISC_REGS_MBIST_STATUS_MBIST_BLOCK_SEL_Msk & ((value) << LPMCU_MISC_REGS_MBIST_STATUS_MBIST_BLOCK_SEL_Pos))
#define LPMCU_MISC_REGS_MBIST_STATUS_MBIST_WRAPPER_SEL_Pos 26
#define LPMCU_MISC_REGS_MBIST_STATUS_MBIST_WRAPPER_SEL_Msk (0x1Fu << LPMCU_MISC_REGS_MBIST_STATUS_MBIST_WRAPPER_SEL_Pos)
#define LPMCU_MISC_REGS_MBIST_STATUS_MBIST_WRAPPER_SEL(value) (LPMCU_MISC_REGS_MBIST_STATUS_MBIST_WRAPPER_SEL_Msk & ((value) << LPMCU_MISC_REGS_MBIST_STATUS_MBIST_WRAPPER_SEL_Pos))
#define LPMCU_MISC_REGS_MBIST_STATUS_MBIST_MODE_Pos 31
#define LPMCU_MISC_REGS_MBIST_STATUS_MBIST_MODE_Msk (0x1u << LPMCU_MISC_REGS_MBIST_STATUS_MBIST_MODE_Pos)
#define LPMCU_MISC_REGS_MBIST_STATUS_MBIST_MODE LPMCU_MISC_REGS_MBIST_STATUS_MBIST_MODE_Msk
#define LPMCU_MISC_REGS_MBIST_STATUS_MASK 0xFFFFFFFFu
#define LPMCU_MISC_REGS_MBIST_STATUS_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint16_t MARCH2_ENABLE:1;
    uint16_t UNIQUE_ENABLE:1;
    uint16_t CHECKERBOARD_ENABLE:1;
    uint16_t DIAGONAL_ENABLE:1;
    uint16_t ADDRDEC0_ENABLE:1;
    uint16_t ADDRDEC1_ENABLE:1;
    uint16_t COLMARCH1_ENABLE:1;
    uint16_t FILLWITH0_ENABLE:1;
    uint16_t RET_READ_ZEROS_ENABLE:1;
    uint16_t RET_WRITE_ZEROS_ENABLE:1;
    uint16_t RET_READ_ONES_ENABLE:1;
    uint16_t RET_WRITE_ONES_ENABLE:1;
    uint16_t RET_READ_CB_ENABLE:1;
    uint16_t RET_WRITE_CB_ENABLE:1;
    uint16_t RET_READ_INVCB_ENABLE:1;
    uint16_t RET_WRITE_INVCB_ENABLE:1;
  } bit;
  uint16_t reg;
} LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_Type;


#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_OFFSET 0x2C
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RESETVALUE 0x4Fu

#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_MARCH2_ENABLE_Pos 0
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_MARCH2_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_MARCH2_ENABLE_Pos)
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_MARCH2_ENABLE LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_MARCH2_ENABLE_Msk
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_UNIQUE_ENABLE_Pos 1
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_UNIQUE_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_UNIQUE_ENABLE_Pos)
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_UNIQUE_ENABLE LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_UNIQUE_ENABLE_Msk
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_CHECKERBOARD_ENABLE_Pos 2
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_CHECKERBOARD_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_CHECKERBOARD_ENABLE_Pos)
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_CHECKERBOARD_ENABLE LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_CHECKERBOARD_ENABLE_Msk
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_DIAGONAL_ENABLE_Pos 3
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_DIAGONAL_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_DIAGONAL_ENABLE_Pos)
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_DIAGONAL_ENABLE LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_DIAGONAL_ENABLE_Msk
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_ADDRDEC0_ENABLE_Pos 4
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_ADDRDEC0_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_ADDRDEC0_ENABLE_Pos)
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_ADDRDEC0_ENABLE LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_ADDRDEC0_ENABLE_Msk
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_ADDRDEC1_ENABLE_Pos 5
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_ADDRDEC1_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_ADDRDEC1_ENABLE_Pos)
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_ADDRDEC1_ENABLE LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_ADDRDEC1_ENABLE_Msk
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_COLMARCH1_ENABLE_Pos 6
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_COLMARCH1_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_COLMARCH1_ENABLE_Pos)
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_COLMARCH1_ENABLE LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_COLMARCH1_ENABLE_Msk
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_FILLWITH0_ENABLE_Pos 7
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_FILLWITH0_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_FILLWITH0_ENABLE_Pos)
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_FILLWITH0_ENABLE LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_FILLWITH0_ENABLE_Msk
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_READ_ZEROS_ENABLE_Pos 8
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_READ_ZEROS_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_READ_ZEROS_ENABLE_Pos)
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_READ_ZEROS_ENABLE LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_READ_ZEROS_ENABLE_Msk
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_WRITE_ZEROS_ENABLE_Pos 9
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_WRITE_ZEROS_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_WRITE_ZEROS_ENABLE_Pos)
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_WRITE_ZEROS_ENABLE LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_WRITE_ZEROS_ENABLE_Msk
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_READ_ONES_ENABLE_Pos 10
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_READ_ONES_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_READ_ONES_ENABLE_Pos)
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_READ_ONES_ENABLE LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_READ_ONES_ENABLE_Msk
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_WRITE_ONES_ENABLE_Pos 11
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_WRITE_ONES_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_WRITE_ONES_ENABLE_Pos)
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_WRITE_ONES_ENABLE LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_WRITE_ONES_ENABLE_Msk
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_READ_CB_ENABLE_Pos 12
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_READ_CB_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_READ_CB_ENABLE_Pos)
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_READ_CB_ENABLE LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_READ_CB_ENABLE_Msk
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_WRITE_CB_ENABLE_Pos 13
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_WRITE_CB_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_WRITE_CB_ENABLE_Pos)
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_WRITE_CB_ENABLE LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_WRITE_CB_ENABLE_Msk
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_READ_INVCB_ENABLE_Pos 14
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_READ_INVCB_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_READ_INVCB_ENABLE_Pos)
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_READ_INVCB_ENABLE LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_READ_INVCB_ENABLE_Msk
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_WRITE_INVCB_ENABLE_Pos 15
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_WRITE_INVCB_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_WRITE_INVCB_ENABLE_Pos)
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_WRITE_INVCB_ENABLE LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_RET_WRITE_INVCB_ENABLE_Msk
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_MASK 0xFFFFu
#define LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_Msk 0xFFFFu



typedef union {
  struct {
    uint32_t MBIST_BG:32;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_MBIST_BG_Type;


#define LPMCU_MISC_REGS_MBIST_BG_OFFSET 0x30
#define LPMCU_MISC_REGS_MBIST_BG_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_MBIST_BG_MBIST_BG_Pos 0
#define LPMCU_MISC_REGS_MBIST_BG_MBIST_BG_Msk (0xFFFFFFFFu << LPMCU_MISC_REGS_MBIST_BG_MBIST_BG_Pos)
#define LPMCU_MISC_REGS_MBIST_BG_MBIST_BG(value) (LPMCU_MISC_REGS_MBIST_BG_MBIST_BG_Msk & ((value) << LPMCU_MISC_REGS_MBIST_BG_MBIST_BG_Pos))
#define LPMCU_MISC_REGS_MBIST_BG_MASK 0xFFFFFFFFu
#define LPMCU_MISC_REGS_MBIST_BG_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint8_t TEST_ENABLE_ARM:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} LPMCU_MISC_REGS_TEST_BUS_CTRL_Type;


#define LPMCU_MISC_REGS_TEST_BUS_CTRL_OFFSET 0x38
#define LPMCU_MISC_REGS_TEST_BUS_CTRL_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_TEST_BUS_CTRL_TEST_ENABLE_ARM_Pos 0
#define LPMCU_MISC_REGS_TEST_BUS_CTRL_TEST_ENABLE_ARM_Msk (0x1u << LPMCU_MISC_REGS_TEST_BUS_CTRL_TEST_ENABLE_ARM_Pos)
#define LPMCU_MISC_REGS_TEST_BUS_CTRL_TEST_ENABLE_ARM LPMCU_MISC_REGS_TEST_BUS_CTRL_TEST_ENABLE_ARM_Msk
#define LPMCU_MISC_REGS_TEST_BUS_CTRL_MASK 0x01u
#define LPMCU_MISC_REGS_TEST_BUS_CTRL_Msk 0x01u



typedef union {
  struct {
    uint32_t WP3_MISR_DATAOUT:32;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_WP3_MISR_DATAOUT_Type;


#define LPMCU_MISC_REGS_WP3_MISR_DATAOUT_OFFSET 0x3C
#define LPMCU_MISC_REGS_WP3_MISR_DATAOUT_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_WP3_MISR_DATAOUT_WP3_MISR_DATAOUT_Pos 0
#define LPMCU_MISC_REGS_WP3_MISR_DATAOUT_WP3_MISR_DATAOUT_Msk (0xFFFFFFFFu << LPMCU_MISC_REGS_WP3_MISR_DATAOUT_WP3_MISR_DATAOUT_Pos)
#define LPMCU_MISC_REGS_WP3_MISR_DATAOUT_WP3_MISR_DATAOUT(value) (LPMCU_MISC_REGS_WP3_MISR_DATAOUT_WP3_MISR_DATAOUT_Msk & ((value) << LPMCU_MISC_REGS_WP3_MISR_DATAOUT_WP3_MISR_DATAOUT_Pos))
#define LPMCU_MISC_REGS_WP3_MISR_DATAOUT_MASK 0xFFFFFFFFu
#define LPMCU_MISC_REGS_WP3_MISR_DATAOUT_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t LP_GPIO_0:1;
    uint32_t LP_GPIO_1:1;
    uint32_t LP_GPIO_2:1;
    uint32_t LP_GPIO_3:1;
    uint32_t LP_GPIO_4:1;
    uint32_t LP_GPIO_5:1;
    uint32_t LP_GPIO_6:1;
    uint32_t LP_GPIO_7:1;
    uint32_t LP_GPIO_8:1;
    uint32_t LP_GPIO_9:1;
    uint32_t LP_GPIO_10:1;
    uint32_t LP_GPIO_11:1;
    uint32_t LP_GPIO_12:1;
    uint32_t LP_GPIO_13:1;
    uint32_t LP_GPIO_14:1;
    uint32_t LP_GPIO_15:1;
    uint32_t LP_GPIO_16:1;
    uint32_t LP_GPIO_17:1;
    uint32_t LP_GPIO_18:1;
    uint32_t LP_GPIO_19:1;
    uint32_t LP_GPIO_20:1;
    uint32_t LP_GPIO_21:1;
    uint32_t LP_GPIO_22:1;
    uint32_t LP_GPIO_23:1;
    uint32_t :3;
    uint32_t LP_SIP_0:1;
    uint32_t LP_SIP_1:1;
    uint32_t LP_SIP_2:1;
    uint32_t LP_SIP_3:1;
    uint32_t LP_SIP_4:1;
  } bit;
  struct {
    uint32_t LP_GPIO_:24;
    uint32_t :3;
    uint32_t LP_SIP_:5;
  } vec;
  uint32_t reg;
} LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_Type;


#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_OFFSET 0x40
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_0_Pos 0
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_0_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_0 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_0_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_1_Pos 1
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_1_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_1 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_1_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_2_Pos 2
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_2_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_2 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_2_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_3_Pos 3
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_3_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_3 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_3_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_4_Pos 4
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_4_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_4 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_4_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_5_Pos 5
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_5_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_5 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_5_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_6_Pos 6
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_6_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_6 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_6_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_7_Pos 7
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_7_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_7 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_7_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_8_Pos 8
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_8_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_8 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_8_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_9_Pos 9
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_9_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_9 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_9_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_10_Pos 10
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_10_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_10 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_10_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_11_Pos 11
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_11_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_11 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_11_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_12_Pos 12
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_12_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_12 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_12_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_13_Pos 13
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_13_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_13 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_13_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_14_Pos 14
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_14_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_14 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_14_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_15_Pos 15
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_15_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_15 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_15_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_16_Pos 16
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_16_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_16 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_16_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_17_Pos 17
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_17_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_17 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_17_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_18_Pos 18
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_18_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_18 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_18_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_19_Pos 19
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_19_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_19 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_19_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_20_Pos 20
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_20_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_20 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_20_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_21_Pos 21
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_21_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_21 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_21_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_22_Pos 22
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_22_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_22 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_22_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_23_Pos 23
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_23_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_23 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_23_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_0_Pos 27
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_0_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_0_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_0 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_0_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_1_Pos 28
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_1_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_1_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_1 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_1_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_2_Pos 29
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_2_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_2_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_2 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_2_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_3_Pos 30
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_3_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_3_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_3 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_3_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_4_Pos 31
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_4_Msk (0x1u << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_4_Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_4 LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_4_Msk
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO__Pos 0
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO__Msk (0xFFFFFFu << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO__Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO_(value) (LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO__Msk & ((value) << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_GPIO__Pos))
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP__Pos 27
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP__Msk (0x1Fu << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP__Pos)
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP_(value) (LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP__Msk & ((value) << LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_LP_SIP__Pos))
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_MASK 0xF8FFFFFFu
#define LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_Msk 0xF8FFFFFFu



typedef union {
  struct {
    uint32_t LP_GPIO_0_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_1_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_2_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_3_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_4_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_5_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_6_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_7_SEL:3;
    uint32_t :1;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_PINMUX_SEL_0_Type;


#define LPMCU_MISC_REGS_PINMUX_SEL_0_OFFSET 0x44
#define LPMCU_MISC_REGS_PINMUX_SEL_0_RESETVALUE 0x22u

#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_Pos 0
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_SWD_CLK_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_TEST_OUT_0_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_SWD_CLK (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_SWD_CLK_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_TEST_OUT_0 (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_TEST_OUT_0_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_Pos 4
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_SWD_IO_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_TEST_OUT_1_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_SWD_IO (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_SWD_IO_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_TEST_OUT_1 (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_TEST_OUT_1_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_Pos 8
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_UART0_RXD_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_SPI1_SCK_Val 0x4u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_SPI0_SCK_Val 0x5u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_SPI_FLASH0_SCK_Val 0x6u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_TEST_OUT_2_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_UART0_RXD (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_UART0_RXD_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_SPI1_SCK (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_SPI1_SCK_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_SPI0_SCK (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_SPI0_SCK_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_SPI_FLASH0_SCK (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_SPI_FLASH0_SCK_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_TEST_OUT_2 (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_TEST_OUT_2_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_Pos 12
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_UART0_TXD_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_SPI1_MOSI_Val 0x4u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_SPI0_MOSI_Val 0x5u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_SPI_FLASH0_TXD_Val 0x6u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_TEST_OUT_3_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_UART0_TXD (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_UART0_TXD_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_SPI1_MOSI (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_SPI1_MOSI_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_SPI0_MOSI (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_SPI0_MOSI_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_SPI_FLASH0_TXD (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_SPI_FLASH0_TXD_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_TEST_OUT_3 (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_TEST_OUT_3_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_Pos 16
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_SPI1_SSN_Val 0x4u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_SPI0_SSN_Val 0x5u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_SPI_FLASH0_SSN_Val 0x6u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_TEST_OUT_4_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_UART0_CTS (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_UART0_CTS_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_SPI1_SSN (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_SPI1_SSN_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_SPI0_SSN (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_SPI0_SSN_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_SPI_FLASH0_SSN (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_SPI_FLASH0_SSN_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_TEST_OUT_4 (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_TEST_OUT_4_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_Pos 20
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_UART0_RTS_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_SPI1_MISO_Val 0x4u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_SPI0_MISO_Val 0x5u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_SPI_FLASH0_RXD_Val 0x6u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_TEST_OUT_5_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_UART0_RTS (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_UART0_RTS_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_SPI1_MISO (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_SPI1_MISO_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_SPI0_MISO (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_SPI0_MISO_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_SPI_FLASH0_RXD (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_SPI_FLASH0_RXD_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_TEST_OUT_5 (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_TEST_OUT_5_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_Pos 24
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_UART1_RXD_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_SPI0_SCK_Val 0x5u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_SPI_FLASH0_SCK_Val 0x6u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_TEST_OUT_6_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_UART1_RXD (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_UART1_RXD_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_SPI0_SCK (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_SPI0_SCK_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_SPI_FLASH0_SCK (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_SPI_FLASH0_SCK_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_TEST_OUT_6 (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_TEST_OUT_6_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_Pos 28
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_UART1_TXD_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_SPI0_MOSI_Val 0x5u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_SPI_FLASH0_TXD_Val 0x6u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_TEST_OUT_7_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_UART1_TXD (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_UART1_TXD_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_SPI0_MOSI (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_SPI0_MOSI_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_SPI_FLASH0_TXD (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_SPI_FLASH0_TXD_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_TEST_OUT_7 (LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_TEST_OUT_7_Val << LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_0_MASK 0x77777777u
#define LPMCU_MISC_REGS_PINMUX_SEL_0_Msk 0x77777777u



typedef union {
  struct {
    uint32_t LP_GPIO_8_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_9_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_10_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_11_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_12_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_13_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_14_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_15_SEL:3;
    uint32_t :1;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_PINMUX_SEL_1_Type;


#define LPMCU_MISC_REGS_PINMUX_SEL_1_OFFSET 0x48
#define LPMCU_MISC_REGS_PINMUX_SEL_1_RESETVALUE 0x33u

#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_Pos 0
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_I2C0_SDA_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_SPI0_SSN_Val 0x5u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_SPI_FLASH0_SSN_Val 0x6u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_TEST_OUT_8_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_I2C0_SDA (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_I2C0_SDA_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_SPI0_SSN (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_SPI0_SSN_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_SPI_FLASH0_SSN (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_SPI_FLASH0_SSN_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_TEST_OUT_8 (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_TEST_OUT_8_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_Pos 4
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_I2C0_SCL_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_SPI0_MISO_Val 0x5u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_SPI_FLASH0_RXD_Val 0x6u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_TEST_OUT_9_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_I2C0_SCL (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_I2C0_SCL_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_SPI0_MISO (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_SPI0_MISO_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_SPI_FLASH0_RXD (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_SPI_FLASH0_RXD_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_TEST_OUT_9 (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_TEST_OUT_9_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_Pos 8
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_SPI0_SCK_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_SPI_FLASH0_SCK_Val 0x6u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_TEST_OUT_10_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_SPI0_SCK (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_SPI0_SCK_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_SPI_FLASH0_SCK (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_SPI_FLASH0_SCK_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_TEST_OUT_10 (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_TEST_OUT_10_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_Pos 12
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_SPI0_MOSI_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_SPI_FLASH0_TXD_Val 0x6u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_TEST_OUT_11_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_SPI0_MOSI (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_SPI0_MOSI_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_SPI_FLASH0_TXD (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_SPI_FLASH0_TXD_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_TEST_OUT_11 (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_TEST_OUT_11_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_Pos 16
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_SPI0_SSN_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_SPI_FLASH0_SSN_Val 0x6u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_TEST_OUT_12_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_SPI0_SSN (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_SPI0_SSN_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_SPI_FLASH0_SSN (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_SPI_FLASH0_SSN_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_TEST_OUT_12 (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_TEST_OUT_12_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_Pos 20
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_SPI0_MISO_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_SPI_FLASH0_RXD_Val 0x6u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_TEST_OUT_13_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_SPI0_MISO (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_SPI0_MISO_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_SPI_FLASH0_RXD (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_SPI_FLASH0_RXD_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_TEST_OUT_13 (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_TEST_OUT_13_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_Pos 24
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_UART1_CTS_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_I2C1_SDA_Val 0x4u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_TEST_OUT_14_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_UART1_CTS (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_UART1_CTS_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_I2C1_SDA (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_I2C1_SDA_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_TEST_OUT_14 (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_TEST_OUT_14_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_Pos 28
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_UART1_RTS_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_I2C1_SCL_Val 0x4u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_TEST_OUT_15_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_UART1_RTS (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_UART1_RTS_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_I2C1_SCL (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_I2C1_SCL_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_TEST_OUT_15 (LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_TEST_OUT_15_Val << LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_1_MASK 0x77777777u
#define LPMCU_MISC_REGS_PINMUX_SEL_1_Msk 0x77777777u



typedef union {
  struct {
    uint32_t LP_GPIO_16_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_17_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_18_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_19_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_20_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_21_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_22_SEL:3;
    uint32_t :1;
    uint32_t LP_GPIO_23_SEL:3;
    uint32_t :1;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_PINMUX_SEL_2_Type;


#define LPMCU_MISC_REGS_PINMUX_SEL_2_OFFSET 0x4C
#define LPMCU_MISC_REGS_PINMUX_SEL_2_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_Pos 0
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_SPI_FLASH0_SCK_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_SPI1_SSN_Val 0x4u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_SPI0_SCK_Val 0x5u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_SPI_FLASH0_SSN_Val 0x6u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_TEST_OUT_16_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_SPI_FLASH0_SCK (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_SPI_FLASH0_SCK_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_SPI1_SSN (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_SPI1_SSN_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_SPI0_SCK (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_SPI0_SCK_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_SPI_FLASH0_SSN (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_SPI_FLASH0_SSN_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_TEST_OUT_16 (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_TEST_OUT_16_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_Pos 4
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_SPI_FLASH0_TXD_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_SPI1_SCK_Val 0x4u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_SPI0_MOSI_Val 0x5u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_TEST_OUT_17_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_SPI_FLASH0_TXD (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_SPI_FLASH0_TXD_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_SPI1_SCK (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_SPI1_SCK_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_SPI0_MOSI (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_SPI0_MOSI_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_TEST_OUT_17 (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_TEST_OUT_17_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_Pos 8
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_SPI_FLASH0_SSN_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_SPI1_MISO_Val 0x4u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_SPI0_SSN_Val 0x5u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_SPI_FLASH0_RXD_Val 0x6u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_TEST_OUT_18_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_SPI_FLASH0_SSN (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_SPI_FLASH0_SSN_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_SPI1_MISO (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_SPI1_MISO_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_SPI0_SSN (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_SPI0_SSN_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_SPI_FLASH0_RXD (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_SPI_FLASH0_RXD_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_TEST_OUT_18 (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_TEST_OUT_18_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_Pos 12
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_SPI_FLASH0_RXD_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_SPI1_MOSI_Val 0x4u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_SPI0_MISO_Val 0x5u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_TEST_OUT_19_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_SPI_FLASH0_RXD (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_SPI_FLASH0_RXD_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_SPI1_MOSI (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_SPI1_MOSI_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_SPI0_MISO (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_SPI0_MISO_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_TEST_OUT_19 (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_TEST_OUT_19_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_20_SEL_Pos 16
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_20_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_20_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_20_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_20_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_20_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_20_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_20_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_20_SEL_TEST_OUT_20_Val 0x7u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_20_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_20_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_20_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_20_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_20_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_20_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_20_SEL_TEST_OUT_20 (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_20_SEL_TEST_OUT_20_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_20_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_21_SEL_Pos 20
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_21_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_21_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_21_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_21_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_21_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_21_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_21_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_21_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_21_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_21_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_21_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_21_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_21_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_22_SEL_Pos 24
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_22_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_22_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_22_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_22_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_22_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_22_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_22_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_22_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_22_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_22_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_22_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_22_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_22_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_23_SEL_Pos 28
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_23_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_23_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_23_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_23_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_23_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_23_SEL_GPIO_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_23_SEL_MEGAMUX_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_23_SEL_GPIO (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_23_SEL_GPIO_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_23_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_23_SEL_MEGAMUX (LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_23_SEL_MEGAMUX_Val << LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_23_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_2_MASK 0x77777777u
#define LPMCU_MISC_REGS_PINMUX_SEL_2_Msk 0x77777777u



typedef union {
  struct {
    uint32_t LP_GPIO_0:1;
    uint32_t LP_GPIO_1:1;
    uint32_t LP_GPIO_2:1;
    uint32_t LP_GPIO_3:1;
    uint32_t LP_GPIO_4:1;
    uint32_t LP_GPIO_5:1;
    uint32_t LP_GPIO_6:1;
    uint32_t LP_GPIO_7:1;
    uint32_t LP_GPIO_8:1;
    uint32_t LP_GPIO_9:1;
    uint32_t LP_GPIO_10:1;
    uint32_t LP_GPIO_11:1;
    uint32_t LP_GPIO_12:1;
    uint32_t LP_GPIO_13:1;
    uint32_t LP_GPIO_14:1;
    uint32_t LP_GPIO_15:1;
    uint32_t LP_GPIO_16:1;
    uint32_t LP_GPIO_17:1;
    uint32_t LP_GPIO_18:1;
    uint32_t LP_GPIO_19:1;
    uint32_t LP_GPIO_20:1;
    uint32_t LP_GPIO_21:1;
    uint32_t LP_GPIO_22:1;
    uint32_t LP_GPIO_23:1;
    uint32_t :3;
    uint32_t LP_SIP_0:1;
    uint32_t LP_SIP_1:1;
    uint32_t LP_SIP_2:1;
    uint32_t LP_SIP_3:1;
    uint32_t LP_SIP_4:1;
  } bit;
  struct {
    uint32_t LP_GPIO_:24;
    uint32_t :3;
    uint32_t LP_SIP_:5;
  } vec;
  uint32_t reg;
} LPMCU_MISC_REGS_PULL_ENABLE_Type;


#define LPMCU_MISC_REGS_PULL_ENABLE_OFFSET 0x50
#define LPMCU_MISC_REGS_PULL_ENABLE_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_0_Pos 0
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_0_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_0 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_0_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_1_Pos 1
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_1_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_1 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_1_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_2_Pos 2
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_2_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_2 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_2_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_3_Pos 3
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_3_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_3 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_3_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_4_Pos 4
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_4_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_4 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_4_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_5_Pos 5
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_5_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_5 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_5_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_6_Pos 6
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_6_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_6 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_6_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_7_Pos 7
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_7_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_7 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_7_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_8_Pos 8
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_8_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_8 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_8_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_9_Pos 9
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_9_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_9 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_9_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_10_Pos 10
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_10_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_10 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_10_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_11_Pos 11
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_11_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_11 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_11_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_12_Pos 12
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_12_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_12 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_12_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_13_Pos 13
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_13_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_13 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_13_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_14_Pos 14
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_14_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_14 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_14_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_15_Pos 15
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_15_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_15 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_15_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_16_Pos 16
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_16_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_16 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_16_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_17_Pos 17
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_17_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_17 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_17_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_18_Pos 18
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_18_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_18 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_18_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_19_Pos 19
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_19_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_19 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_19_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_20_Pos 20
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_20_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_20 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_20_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_21_Pos 21
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_21_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_21 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_21_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_22_Pos 22
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_22_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_22 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_22_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_23_Pos 23
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_23_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_23 LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_23_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_0_Pos 27
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_0_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_0_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_0 LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_0_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_1_Pos 28
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_1_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_1_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_1 LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_1_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_2_Pos 29
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_2_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_2_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_2 LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_2_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_3_Pos 30
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_3_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_3_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_3 LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_3_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_4_Pos 31
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_4_Msk (0x1u << LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_4_Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_4 LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_4_Msk
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO__Pos 0
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO__Msk (0xFFFFFFu << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO__Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO_(value) (LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO__Msk & ((value) << LPMCU_MISC_REGS_PULL_ENABLE_LP_GPIO__Pos))
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP__Pos 27
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP__Msk (0x1Fu << LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP__Pos)
#define LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP_(value) (LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP__Msk & ((value) << LPMCU_MISC_REGS_PULL_ENABLE_LP_SIP__Pos))
#define LPMCU_MISC_REGS_PULL_ENABLE_MASK 0xF8FFFFFFu
#define LPMCU_MISC_REGS_PULL_ENABLE_Msk 0xF8FFFFFFu



typedef union {
  struct {
    uint32_t LP_GPIO_0:1;
    uint32_t LP_GPIO_1:1;
    uint32_t LP_GPIO_2:1;
    uint32_t LP_GPIO_3:1;
    uint32_t LP_GPIO_4:1;
    uint32_t LP_GPIO_5:1;
    uint32_t LP_GPIO_6:1;
    uint32_t LP_GPIO_7:1;
    uint32_t LP_GPIO_8:1;
    uint32_t LP_GPIO_9:1;
    uint32_t LP_GPIO_10:1;
    uint32_t LP_GPIO_11:1;
    uint32_t LP_GPIO_12:1;
    uint32_t LP_GPIO_13:1;
    uint32_t LP_GPIO_14:1;
    uint32_t LP_GPIO_15:1;
    uint32_t LP_GPIO_16:1;
    uint32_t LP_GPIO_17:1;
    uint32_t LP_GPIO_18:1;
    uint32_t LP_GPIO_19:1;
    uint32_t LP_GPIO_20:1;
    uint32_t LP_GPIO_21:1;
    uint32_t LP_GPIO_22:1;
    uint32_t LP_GPIO_23:1;
    uint32_t :8;
  } bit;
  struct {
    uint32_t LP_GPIO_:24;
    uint32_t :8;
  } vec;
  uint32_t reg;
} LPMCU_MISC_REGS_RTYPE_PAD_0_Type;


#define LPMCU_MISC_REGS_RTYPE_PAD_0_OFFSET 0x54
#define LPMCU_MISC_REGS_RTYPE_PAD_0_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_0_Pos 0
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_0_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_0 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_0_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_1_Pos 1
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_1_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_1 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_1_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_2_Pos 2
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_2_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_2 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_2_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_3_Pos 3
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_3_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_3 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_3_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_4_Pos 4
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_4_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_4 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_4_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_5_Pos 5
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_5_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_5 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_5_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_6_Pos 6
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_6_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_6 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_6_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_7_Pos 7
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_7_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_7 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_7_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_8_Pos 8
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_8_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_8 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_8_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_9_Pos 9
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_9_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_9 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_9_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_10_Pos 10
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_10_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_10 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_10_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_11_Pos 11
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_11_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_11 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_11_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_12_Pos 12
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_12_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_12 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_12_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_13_Pos 13
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_13_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_13 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_13_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_14_Pos 14
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_14_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_14 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_14_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_15_Pos 15
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_15_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_15 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_15_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_16_Pos 16
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_16_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_16 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_16_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_17_Pos 17
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_17_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_17 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_17_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_18_Pos 18
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_18_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_18 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_18_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_19_Pos 19
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_19_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_19 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_19_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_20_Pos 20
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_20_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_20 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_20_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_21_Pos 21
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_21_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_21 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_21_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_22_Pos 22
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_22_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_22 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_22_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_23_Pos 23
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_23_Msk (0x1u << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_23 LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_23_Msk
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO__Pos 0
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO__Msk (0xFFFFFFu << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO__Pos)
#define LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO_(value) (LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO__Msk & ((value) << LPMCU_MISC_REGS_RTYPE_PAD_0_LP_GPIO__Pos))
#define LPMCU_MISC_REGS_RTYPE_PAD_0_MASK 0xFFFFFFu
#define LPMCU_MISC_REGS_RTYPE_PAD_0_Msk 0xFFFFFFu



typedef union {
  struct {
    uint32_t LP_SIP_0_SEL:3;
    uint32_t :1;
    uint32_t LP_SIP_1_SEL:3;
    uint32_t :1;
    uint32_t LP_SIP_2_SEL:3;
    uint32_t :1;
    uint32_t LP_SIP_3_SEL:3;
    uint32_t :1;
    uint32_t LP_SIP_4_SEL:3;
    uint32_t :13;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_PINMUX_SEL_3_Type;


#define LPMCU_MISC_REGS_PINMUX_SEL_3_OFFSET 0x68
#define LPMCU_MISC_REGS_PINMUX_SEL_3_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_0_SEL_Pos 0
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_0_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_0_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_0_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_0_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_0_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_0_SEL_SPI_FLASH0_SCK_Val 0x1u
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_0_SEL_SPI_FLASH0_SCK (LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_0_SEL_SPI_FLASH0_SCK_Val << LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_0_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_1_SEL_Pos 4
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_1_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_1_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_1_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_1_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_1_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_1_SEL_SPI_FLASH0_TXD_Val 0x3u
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_1_SEL_SPI_FLASH0_TXD (LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_1_SEL_SPI_FLASH0_TXD_Val << LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_1_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_2_SEL_Pos 8
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_2_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_2_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_2_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_2_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_2_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_2_SEL_SPI_FLASH0_SSN_Val 0x2u
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_2_SEL_SPI_FLASH0_SSN (LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_2_SEL_SPI_FLASH0_SSN_Val << LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_2_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_3_SEL_Pos 12
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_3_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_3_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_3_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_3_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_3_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_3_SEL_SPI_FLASH0_RXD_Val 0x4u
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_3_SEL_SPI_FLASH0_RXD (LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_3_SEL_SPI_FLASH0_RXD_Val << LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_3_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_4_SEL_Pos 16
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_4_SEL_Msk (0x7u << LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_4_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_4_SEL(value) (LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_4_SEL_Msk & ((value) << LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_4_SEL_Pos))
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_4_SEL_SPI_FLASH0_WP_Val 0x0u
#define LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_4_SEL_SPI_FLASH0_WP (LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_4_SEL_SPI_FLASH0_WP_Val << LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_4_SEL_Pos)
#define LPMCU_MISC_REGS_PINMUX_SEL_3_MASK 0x77777u
#define LPMCU_MISC_REGS_PINMUX_SEL_3_Msk 0x77777u



typedef union {
  struct {
    uint32_t LP_SIP_0:3;
    uint32_t :1;
    uint32_t LP_SIP_1:3;
    uint32_t :1;
    uint32_t LP_SIP_2:3;
    uint32_t :1;
    uint32_t LP_SIP_3:3;
    uint32_t :1;
    uint32_t LP_SIP_4:3;
    uint32_t :13;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_ISHAPE_PAD_3_Type;


#define LPMCU_MISC_REGS_ISHAPE_PAD_3_OFFSET 0x6C
#define LPMCU_MISC_REGS_ISHAPE_PAD_3_RESETVALUE 0x55555u

#define LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_0_Pos 0
#define LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_0_Msk (0x7u << LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_0_Pos)
#define LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_0(value) (LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_0_Msk & ((value) << LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_0_Pos))
#define LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_1_Pos 4
#define LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_1_Msk (0x7u << LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_1_Pos)
#define LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_1(value) (LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_1_Msk & ((value) << LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_1_Pos))
#define LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_2_Pos 8
#define LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_2_Msk (0x7u << LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_2_Pos)
#define LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_2(value) (LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_2_Msk & ((value) << LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_2_Pos))
#define LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_3_Pos 12
#define LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_3_Msk (0x7u << LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_3_Pos)
#define LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_3(value) (LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_3_Msk & ((value) << LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_3_Pos))
#define LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_4_Pos 16
#define LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_4_Msk (0x7u << LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_4_Pos)
#define LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_4(value) (LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_4_Msk & ((value) << LPMCU_MISC_REGS_ISHAPE_PAD_3_LP_SIP_4_Pos))
#define LPMCU_MISC_REGS_ISHAPE_PAD_3_MASK 0x77777u
#define LPMCU_MISC_REGS_ISHAPE_PAD_3_Msk 0x77777u



typedef union {
  struct {
    uint8_t SPI_FLASH0_CLOCK_FRAC_VALUE:8;
  } bit;
  uint8_t reg;
} LPMCU_MISC_REGS_LPMCU_CTRL_2_Type;


#define LPMCU_MISC_REGS_LPMCU_CTRL_2_OFFSET 0x90
#define LPMCU_MISC_REGS_LPMCU_CTRL_2_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_LPMCU_CTRL_2_SPI_FLASH0_CLOCK_FRAC_VALUE_Pos 0
#define LPMCU_MISC_REGS_LPMCU_CTRL_2_SPI_FLASH0_CLOCK_FRAC_VALUE_Msk (0xFFu << LPMCU_MISC_REGS_LPMCU_CTRL_2_SPI_FLASH0_CLOCK_FRAC_VALUE_Pos)
#define LPMCU_MISC_REGS_LPMCU_CTRL_2_SPI_FLASH0_CLOCK_FRAC_VALUE(value) (LPMCU_MISC_REGS_LPMCU_CTRL_2_SPI_FLASH0_CLOCK_FRAC_VALUE_Msk & ((value) << LPMCU_MISC_REGS_LPMCU_CTRL_2_SPI_FLASH0_CLOCK_FRAC_VALUE_Pos))
#define LPMCU_MISC_REGS_LPMCU_CTRL_2_MASK 0xFFu
#define LPMCU_MISC_REGS_LPMCU_CTRL_2_Msk 0xFFu



typedef union {
  struct {
    uint8_t ENABLE:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} LPMCU_MISC_REGS_SPIFLASH_VDDIO_CTRL_Type;


#define LPMCU_MISC_REGS_SPIFLASH_VDDIO_CTRL_OFFSET 0xA0
#define LPMCU_MISC_REGS_SPIFLASH_VDDIO_CTRL_RESETVALUE 0x01u

#define LPMCU_MISC_REGS_SPIFLASH_VDDIO_CTRL_ENABLE_Pos 0
#define LPMCU_MISC_REGS_SPIFLASH_VDDIO_CTRL_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_SPIFLASH_VDDIO_CTRL_ENABLE_Pos)
#define LPMCU_MISC_REGS_SPIFLASH_VDDIO_CTRL_ENABLE LPMCU_MISC_REGS_SPIFLASH_VDDIO_CTRL_ENABLE_Msk
#define LPMCU_MISC_REGS_SPIFLASH_VDDIO_CTRL_MASK 0x01u
#define LPMCU_MISC_REGS_SPIFLASH_VDDIO_CTRL_Msk 0x01u



typedef union {
  struct {
    uint8_t ENABLE:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} LPMCU_MISC_REGS_SPIFLASH_BYPASS_Type;


#define LPMCU_MISC_REGS_SPIFLASH_BYPASS_OFFSET 0xA4
#define LPMCU_MISC_REGS_SPIFLASH_BYPASS_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_SPIFLASH_BYPASS_ENABLE_Pos 0
#define LPMCU_MISC_REGS_SPIFLASH_BYPASS_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_SPIFLASH_BYPASS_ENABLE_Pos)
#define LPMCU_MISC_REGS_SPIFLASH_BYPASS_ENABLE LPMCU_MISC_REGS_SPIFLASH_BYPASS_ENABLE_Msk
#define LPMCU_MISC_REGS_SPIFLASH_BYPASS_MASK 0x01u
#define LPMCU_MISC_REGS_SPIFLASH_BYPASS_Msk 0x01u



typedef union {
  struct {
    uint32_t MUX_0:5;
    uint32_t :3;
    uint32_t MUX_1:5;
    uint32_t :3;
    uint32_t MUX_2:5;
    uint32_t :3;
    uint32_t MUX_3:5;
    uint32_t :3;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_Type;


#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_OFFSET 0xC0
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos 0
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos 8
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos 16
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos 24
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MASK 0x1F1F1F1Fu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_Msk 0x1F1F1F1Fu



typedef union {
  struct {
    uint32_t MUX_4:5;
    uint32_t :3;
    uint32_t MUX_5:5;
    uint32_t :3;
    uint32_t MUX_6:5;
    uint32_t :3;
    uint32_t MUX_7:5;
    uint32_t :3;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_Type;


#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_OFFSET 0xC4
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos 0
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos 8
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos 16
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos 24
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MASK 0x1F1F1F1Fu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_Msk 0x1F1F1F1Fu



typedef union {
  struct {
    uint32_t MUX_8:5;
    uint32_t :3;
    uint32_t MUX_9:5;
    uint32_t :3;
    uint32_t MUX_10:5;
    uint32_t :3;
    uint32_t MUX_11:5;
    uint32_t :3;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_Type;


#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_OFFSET 0xC8
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos 0
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos 8
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos 16
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos 24
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MASK 0x1F1F1F1Fu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_Msk 0x1F1F1F1Fu



typedef union {
  struct {
    uint32_t MUX_12:5;
    uint32_t :3;
    uint32_t MUX_13:5;
    uint32_t :3;
    uint32_t MUX_14:5;
    uint32_t :3;
    uint32_t MUX_15:5;
    uint32_t :3;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_Type;


#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_OFFSET 0xCC
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos 0
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos 8
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos 16
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos 24
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MASK 0x1F1F1F1Fu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_Msk 0x1F1F1F1Fu



typedef union {
  struct {
    uint32_t MUX_16:5;
    uint32_t :3;
    uint32_t MUX_17:5;
    uint32_t :3;
    uint32_t MUX_18:5;
    uint32_t :3;
    uint32_t MUX_19:5;
    uint32_t :3;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_Type;


#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_OFFSET 0xD0
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos 0
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos 8
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos 16
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos 24
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MASK 0x1F1F1F1Fu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_Msk 0x1F1F1F1Fu



typedef union {
  struct {
    uint8_t MUX_20:5;
    uint8_t :3;
  } bit;
  uint8_t reg;
} LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_Type;


#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_OFFSET 0xD4
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos 0
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Msk (0x1Fu << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20(value) (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Msk & ((value) << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos))
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_0_Val 0x0u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_1_Val 0x1u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_2_Val 0x2u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_3_Val 0x3u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_4_Val 0x4u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_5_Val 0x5u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_6_Val 0x6u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_7_Val 0x7u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_8_Val 0x8u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_9_Val 0x9u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_10_Val 0xAu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_11_Val 0xBu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_12_Val 0xCu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_13_Val 0xDu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_14_Val 0xEu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_15_Val 0xFu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_16_Val 0x10u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_17_Val 0x11u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_18_Val 0x12u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_19_Val 0x13u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_20_Val 0x14u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_21_Val 0x15u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_22_Val 0x16u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_23_Val 0x17u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_24_Val 0x18u
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_0 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_0_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_1 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_1_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_2 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_2_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_3 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_3_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_4 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_4_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_5 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_5_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_6 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_6_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_7 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_7_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_8 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_8_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_9 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_9_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_10 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_10_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_11 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_11_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_12 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_12_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_13 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_13_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_14 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_14_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_15 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_15_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_16 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_16_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_17 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_17_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_18 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_18_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_19 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_19_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_20 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_20_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_21 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_21_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_22 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_22_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_23 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_23_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_24 (LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_24_Val << LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20_Pos)
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MASK 0x1Fu
#define LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_Msk 0x1Fu



typedef union {
  struct {
    uint32_t PWM_EN:1;
    uint32_t OUTPUT_POLARITY:1;
    uint32_t AGCDATA_FMT:1;
    uint32_t SAMPLE_METHOD:1;
    uint32_t :1;
    uint32_t PWM_PERIOD:4;
    uint32_t AGCDATA_IN:10;
    uint32_t :2;
    uint32_t CLOCK_SEL:2;
    uint32_t :9;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_PWM0_CTRL_Type;


#define LPMCU_MISC_REGS_PWM0_CTRL_OFFSET 0x160
#define LPMCU_MISC_REGS_PWM0_CTRL_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_PWM0_CTRL_PWM_EN_Pos 0
#define LPMCU_MISC_REGS_PWM0_CTRL_PWM_EN_Msk (0x1u << LPMCU_MISC_REGS_PWM0_CTRL_PWM_EN_Pos)
#define LPMCU_MISC_REGS_PWM0_CTRL_PWM_EN LPMCU_MISC_REGS_PWM0_CTRL_PWM_EN_Msk
#define LPMCU_MISC_REGS_PWM0_CTRL_OUTPUT_POLARITY_Pos 1
#define LPMCU_MISC_REGS_PWM0_CTRL_OUTPUT_POLARITY_Msk (0x1u << LPMCU_MISC_REGS_PWM0_CTRL_OUTPUT_POLARITY_Pos)
#define LPMCU_MISC_REGS_PWM0_CTRL_OUTPUT_POLARITY LPMCU_MISC_REGS_PWM0_CTRL_OUTPUT_POLARITY_Msk
#define LPMCU_MISC_REGS_PWM0_CTRL_AGCDATA_FMT_Pos 2
#define LPMCU_MISC_REGS_PWM0_CTRL_AGCDATA_FMT_Msk (0x1u << LPMCU_MISC_REGS_PWM0_CTRL_AGCDATA_FMT_Pos)
#define LPMCU_MISC_REGS_PWM0_CTRL_AGCDATA_FMT LPMCU_MISC_REGS_PWM0_CTRL_AGCDATA_FMT_Msk
#define LPMCU_MISC_REGS_PWM0_CTRL_SAMPLE_METHOD_Pos 3
#define LPMCU_MISC_REGS_PWM0_CTRL_SAMPLE_METHOD_Msk (0x1u << LPMCU_MISC_REGS_PWM0_CTRL_SAMPLE_METHOD_Pos)
#define LPMCU_MISC_REGS_PWM0_CTRL_SAMPLE_METHOD LPMCU_MISC_REGS_PWM0_CTRL_SAMPLE_METHOD_Msk
#define LPMCU_MISC_REGS_PWM0_CTRL_SAMPLE_METHOD_0_Val 0x0u
#define LPMCU_MISC_REGS_PWM0_CTRL_SAMPLE_METHOD_1_Val 0x1u
#define LPMCU_MISC_REGS_PWM0_CTRL_SAMPLE_METHOD_0 (LPMCU_MISC_REGS_PWM0_CTRL_SAMPLE_METHOD_0_Val << LPMCU_MISC_REGS_PWM0_CTRL_SAMPLE_METHOD_Pos)
#define LPMCU_MISC_REGS_PWM0_CTRL_SAMPLE_METHOD_1 (LPMCU_MISC_REGS_PWM0_CTRL_SAMPLE_METHOD_1_Val << LPMCU_MISC_REGS_PWM0_CTRL_SAMPLE_METHOD_Pos)
#define LPMCU_MISC_REGS_PWM0_CTRL_PWM_PERIOD_Pos 5
#define LPMCU_MISC_REGS_PWM0_CTRL_PWM_PERIOD_Msk (0xFu << LPMCU_MISC_REGS_PWM0_CTRL_PWM_PERIOD_Pos)
#define LPMCU_MISC_REGS_PWM0_CTRL_PWM_PERIOD(value) (LPMCU_MISC_REGS_PWM0_CTRL_PWM_PERIOD_Msk & ((value) << LPMCU_MISC_REGS_PWM0_CTRL_PWM_PERIOD_Pos))
#define LPMCU_MISC_REGS_PWM0_CTRL_AGCDATA_IN_Pos 9
#define LPMCU_MISC_REGS_PWM0_CTRL_AGCDATA_IN_Msk (0x3FFu << LPMCU_MISC_REGS_PWM0_CTRL_AGCDATA_IN_Pos)
#define LPMCU_MISC_REGS_PWM0_CTRL_AGCDATA_IN(value) (LPMCU_MISC_REGS_PWM0_CTRL_AGCDATA_IN_Msk & ((value) << LPMCU_MISC_REGS_PWM0_CTRL_AGCDATA_IN_Pos))
#define LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_Pos 21
#define LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_Msk (0x3u << LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL(value) (LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_Msk & ((value) << LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_Pos))
#define LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_0_Val 0x0u
#define LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_1_Val 0x1u
#define LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_2_Val 0x2u
#define LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_3_Val 0x3u
#define LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_0 (LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_0_Val << LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_1 (LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_1_Val << LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_2 (LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_2_Val << LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_3 (LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_3_Val << LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_PWM0_CTRL_MASK 0x67FFEFu
#define LPMCU_MISC_REGS_PWM0_CTRL_Msk 0x67FFEFu



typedef union {
  struct {
    uint32_t PWM_EN:1;
    uint32_t OUTPUT_POLARITY:1;
    uint32_t AGCDATA_FMT:1;
    uint32_t SAMPLE_METHOD:1;
    uint32_t :1;
    uint32_t PWM_PERIOD:4;
    uint32_t AGCDATA_IN:10;
    uint32_t :2;
    uint32_t CLOCK_SEL:2;
    uint32_t :9;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_PWM1_CTRL_Type;


#define LPMCU_MISC_REGS_PWM1_CTRL_OFFSET 0x164
#define LPMCU_MISC_REGS_PWM1_CTRL_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_PWM1_CTRL_PWM_EN_Pos 0
#define LPMCU_MISC_REGS_PWM1_CTRL_PWM_EN_Msk (0x1u << LPMCU_MISC_REGS_PWM1_CTRL_PWM_EN_Pos)
#define LPMCU_MISC_REGS_PWM1_CTRL_PWM_EN LPMCU_MISC_REGS_PWM1_CTRL_PWM_EN_Msk
#define LPMCU_MISC_REGS_PWM1_CTRL_OUTPUT_POLARITY_Pos 1
#define LPMCU_MISC_REGS_PWM1_CTRL_OUTPUT_POLARITY_Msk (0x1u << LPMCU_MISC_REGS_PWM1_CTRL_OUTPUT_POLARITY_Pos)
#define LPMCU_MISC_REGS_PWM1_CTRL_OUTPUT_POLARITY LPMCU_MISC_REGS_PWM1_CTRL_OUTPUT_POLARITY_Msk
#define LPMCU_MISC_REGS_PWM1_CTRL_AGCDATA_FMT_Pos 2
#define LPMCU_MISC_REGS_PWM1_CTRL_AGCDATA_FMT_Msk (0x1u << LPMCU_MISC_REGS_PWM1_CTRL_AGCDATA_FMT_Pos)
#define LPMCU_MISC_REGS_PWM1_CTRL_AGCDATA_FMT LPMCU_MISC_REGS_PWM1_CTRL_AGCDATA_FMT_Msk
#define LPMCU_MISC_REGS_PWM1_CTRL_SAMPLE_METHOD_Pos 3
#define LPMCU_MISC_REGS_PWM1_CTRL_SAMPLE_METHOD_Msk (0x1u << LPMCU_MISC_REGS_PWM1_CTRL_SAMPLE_METHOD_Pos)
#define LPMCU_MISC_REGS_PWM1_CTRL_SAMPLE_METHOD LPMCU_MISC_REGS_PWM1_CTRL_SAMPLE_METHOD_Msk
#define LPMCU_MISC_REGS_PWM1_CTRL_SAMPLE_METHOD_0_Val 0x0u
#define LPMCU_MISC_REGS_PWM1_CTRL_SAMPLE_METHOD_1_Val 0x1u
#define LPMCU_MISC_REGS_PWM1_CTRL_SAMPLE_METHOD_0 (LPMCU_MISC_REGS_PWM1_CTRL_SAMPLE_METHOD_0_Val << LPMCU_MISC_REGS_PWM1_CTRL_SAMPLE_METHOD_Pos)
#define LPMCU_MISC_REGS_PWM1_CTRL_SAMPLE_METHOD_1 (LPMCU_MISC_REGS_PWM1_CTRL_SAMPLE_METHOD_1_Val << LPMCU_MISC_REGS_PWM1_CTRL_SAMPLE_METHOD_Pos)
#define LPMCU_MISC_REGS_PWM1_CTRL_PWM_PERIOD_Pos 5
#define LPMCU_MISC_REGS_PWM1_CTRL_PWM_PERIOD_Msk (0xFu << LPMCU_MISC_REGS_PWM1_CTRL_PWM_PERIOD_Pos)
#define LPMCU_MISC_REGS_PWM1_CTRL_PWM_PERIOD(value) (LPMCU_MISC_REGS_PWM1_CTRL_PWM_PERIOD_Msk & ((value) << LPMCU_MISC_REGS_PWM1_CTRL_PWM_PERIOD_Pos))
#define LPMCU_MISC_REGS_PWM1_CTRL_AGCDATA_IN_Pos 9
#define LPMCU_MISC_REGS_PWM1_CTRL_AGCDATA_IN_Msk (0x3FFu << LPMCU_MISC_REGS_PWM1_CTRL_AGCDATA_IN_Pos)
#define LPMCU_MISC_REGS_PWM1_CTRL_AGCDATA_IN(value) (LPMCU_MISC_REGS_PWM1_CTRL_AGCDATA_IN_Msk & ((value) << LPMCU_MISC_REGS_PWM1_CTRL_AGCDATA_IN_Pos))
#define LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_Pos 21
#define LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_Msk (0x3u << LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL(value) (LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_Msk & ((value) << LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_Pos))
#define LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_0_Val 0x0u
#define LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_1_Val 0x1u
#define LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_2_Val 0x2u
#define LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_3_Val 0x3u
#define LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_0 (LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_0_Val << LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_1 (LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_1_Val << LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_2 (LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_2_Val << LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_3 (LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_3_Val << LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_PWM1_CTRL_MASK 0x67FFEFu
#define LPMCU_MISC_REGS_PWM1_CTRL_Msk 0x67FFEFu



typedef union {
  struct {
    uint32_t PWM_EN:1;
    uint32_t OUTPUT_POLARITY:1;
    uint32_t AGCDATA_FMT:1;
    uint32_t SAMPLE_METHOD:1;
    uint32_t :1;
    uint32_t PWM_PERIOD:4;
    uint32_t AGCDATA_IN:10;
    uint32_t :2;
    uint32_t CLOCK_SEL:2;
    uint32_t :9;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_PWM2_CTRL_Type;


#define LPMCU_MISC_REGS_PWM2_CTRL_OFFSET 0x168
#define LPMCU_MISC_REGS_PWM2_CTRL_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_PWM2_CTRL_PWM_EN_Pos 0
#define LPMCU_MISC_REGS_PWM2_CTRL_PWM_EN_Msk (0x1u << LPMCU_MISC_REGS_PWM2_CTRL_PWM_EN_Pos)
#define LPMCU_MISC_REGS_PWM2_CTRL_PWM_EN LPMCU_MISC_REGS_PWM2_CTRL_PWM_EN_Msk
#define LPMCU_MISC_REGS_PWM2_CTRL_OUTPUT_POLARITY_Pos 1
#define LPMCU_MISC_REGS_PWM2_CTRL_OUTPUT_POLARITY_Msk (0x1u << LPMCU_MISC_REGS_PWM2_CTRL_OUTPUT_POLARITY_Pos)
#define LPMCU_MISC_REGS_PWM2_CTRL_OUTPUT_POLARITY LPMCU_MISC_REGS_PWM2_CTRL_OUTPUT_POLARITY_Msk
#define LPMCU_MISC_REGS_PWM2_CTRL_AGCDATA_FMT_Pos 2
#define LPMCU_MISC_REGS_PWM2_CTRL_AGCDATA_FMT_Msk (0x1u << LPMCU_MISC_REGS_PWM2_CTRL_AGCDATA_FMT_Pos)
#define LPMCU_MISC_REGS_PWM2_CTRL_AGCDATA_FMT LPMCU_MISC_REGS_PWM2_CTRL_AGCDATA_FMT_Msk
#define LPMCU_MISC_REGS_PWM2_CTRL_SAMPLE_METHOD_Pos 3
#define LPMCU_MISC_REGS_PWM2_CTRL_SAMPLE_METHOD_Msk (0x1u << LPMCU_MISC_REGS_PWM2_CTRL_SAMPLE_METHOD_Pos)
#define LPMCU_MISC_REGS_PWM2_CTRL_SAMPLE_METHOD LPMCU_MISC_REGS_PWM2_CTRL_SAMPLE_METHOD_Msk
#define LPMCU_MISC_REGS_PWM2_CTRL_SAMPLE_METHOD_0_Val 0x0u
#define LPMCU_MISC_REGS_PWM2_CTRL_SAMPLE_METHOD_1_Val 0x1u
#define LPMCU_MISC_REGS_PWM2_CTRL_SAMPLE_METHOD_0 (LPMCU_MISC_REGS_PWM2_CTRL_SAMPLE_METHOD_0_Val << LPMCU_MISC_REGS_PWM2_CTRL_SAMPLE_METHOD_Pos)
#define LPMCU_MISC_REGS_PWM2_CTRL_SAMPLE_METHOD_1 (LPMCU_MISC_REGS_PWM2_CTRL_SAMPLE_METHOD_1_Val << LPMCU_MISC_REGS_PWM2_CTRL_SAMPLE_METHOD_Pos)
#define LPMCU_MISC_REGS_PWM2_CTRL_PWM_PERIOD_Pos 5
#define LPMCU_MISC_REGS_PWM2_CTRL_PWM_PERIOD_Msk (0xFu << LPMCU_MISC_REGS_PWM2_CTRL_PWM_PERIOD_Pos)
#define LPMCU_MISC_REGS_PWM2_CTRL_PWM_PERIOD(value) (LPMCU_MISC_REGS_PWM2_CTRL_PWM_PERIOD_Msk & ((value) << LPMCU_MISC_REGS_PWM2_CTRL_PWM_PERIOD_Pos))
#define LPMCU_MISC_REGS_PWM2_CTRL_AGCDATA_IN_Pos 9
#define LPMCU_MISC_REGS_PWM2_CTRL_AGCDATA_IN_Msk (0x3FFu << LPMCU_MISC_REGS_PWM2_CTRL_AGCDATA_IN_Pos)
#define LPMCU_MISC_REGS_PWM2_CTRL_AGCDATA_IN(value) (LPMCU_MISC_REGS_PWM2_CTRL_AGCDATA_IN_Msk & ((value) << LPMCU_MISC_REGS_PWM2_CTRL_AGCDATA_IN_Pos))
#define LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_Pos 21
#define LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_Msk (0x3u << LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL(value) (LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_Msk & ((value) << LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_Pos))
#define LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_0_Val 0x0u
#define LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_1_Val 0x1u
#define LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_2_Val 0x2u
#define LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_3_Val 0x3u
#define LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_0 (LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_0_Val << LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_1 (LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_1_Val << LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_2 (LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_2_Val << LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_3 (LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_3_Val << LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_PWM2_CTRL_MASK 0x67FFEFu
#define LPMCU_MISC_REGS_PWM2_CTRL_Msk 0x67FFEFu



typedef union {
  struct {
    uint32_t PWM_EN:1;
    uint32_t OUTPUT_POLARITY:1;
    uint32_t AGCDATA_FMT:1;
    uint32_t SAMPLE_METHOD:1;
    uint32_t :1;
    uint32_t PWM_PERIOD:4;
    uint32_t AGCDATA_IN:10;
    uint32_t :2;
    uint32_t CLOCK_SEL:2;
    uint32_t :9;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_PWM3_CTRL_Type;


#define LPMCU_MISC_REGS_PWM3_CTRL_OFFSET 0x16C
#define LPMCU_MISC_REGS_PWM3_CTRL_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_PWM3_CTRL_PWM_EN_Pos 0
#define LPMCU_MISC_REGS_PWM3_CTRL_PWM_EN_Msk (0x1u << LPMCU_MISC_REGS_PWM3_CTRL_PWM_EN_Pos)
#define LPMCU_MISC_REGS_PWM3_CTRL_PWM_EN LPMCU_MISC_REGS_PWM3_CTRL_PWM_EN_Msk
#define LPMCU_MISC_REGS_PWM3_CTRL_OUTPUT_POLARITY_Pos 1
#define LPMCU_MISC_REGS_PWM3_CTRL_OUTPUT_POLARITY_Msk (0x1u << LPMCU_MISC_REGS_PWM3_CTRL_OUTPUT_POLARITY_Pos)
#define LPMCU_MISC_REGS_PWM3_CTRL_OUTPUT_POLARITY LPMCU_MISC_REGS_PWM3_CTRL_OUTPUT_POLARITY_Msk
#define LPMCU_MISC_REGS_PWM3_CTRL_AGCDATA_FMT_Pos 2
#define LPMCU_MISC_REGS_PWM3_CTRL_AGCDATA_FMT_Msk (0x1u << LPMCU_MISC_REGS_PWM3_CTRL_AGCDATA_FMT_Pos)
#define LPMCU_MISC_REGS_PWM3_CTRL_AGCDATA_FMT LPMCU_MISC_REGS_PWM3_CTRL_AGCDATA_FMT_Msk
#define LPMCU_MISC_REGS_PWM3_CTRL_SAMPLE_METHOD_Pos 3
#define LPMCU_MISC_REGS_PWM3_CTRL_SAMPLE_METHOD_Msk (0x1u << LPMCU_MISC_REGS_PWM3_CTRL_SAMPLE_METHOD_Pos)
#define LPMCU_MISC_REGS_PWM3_CTRL_SAMPLE_METHOD LPMCU_MISC_REGS_PWM3_CTRL_SAMPLE_METHOD_Msk
#define LPMCU_MISC_REGS_PWM3_CTRL_SAMPLE_METHOD_0_Val 0x0u
#define LPMCU_MISC_REGS_PWM3_CTRL_SAMPLE_METHOD_1_Val 0x1u
#define LPMCU_MISC_REGS_PWM3_CTRL_SAMPLE_METHOD_0 (LPMCU_MISC_REGS_PWM3_CTRL_SAMPLE_METHOD_0_Val << LPMCU_MISC_REGS_PWM3_CTRL_SAMPLE_METHOD_Pos)
#define LPMCU_MISC_REGS_PWM3_CTRL_SAMPLE_METHOD_1 (LPMCU_MISC_REGS_PWM3_CTRL_SAMPLE_METHOD_1_Val << LPMCU_MISC_REGS_PWM3_CTRL_SAMPLE_METHOD_Pos)
#define LPMCU_MISC_REGS_PWM3_CTRL_PWM_PERIOD_Pos 5
#define LPMCU_MISC_REGS_PWM3_CTRL_PWM_PERIOD_Msk (0xFu << LPMCU_MISC_REGS_PWM3_CTRL_PWM_PERIOD_Pos)
#define LPMCU_MISC_REGS_PWM3_CTRL_PWM_PERIOD(value) (LPMCU_MISC_REGS_PWM3_CTRL_PWM_PERIOD_Msk & ((value) << LPMCU_MISC_REGS_PWM3_CTRL_PWM_PERIOD_Pos))
#define LPMCU_MISC_REGS_PWM3_CTRL_AGCDATA_IN_Pos 9
#define LPMCU_MISC_REGS_PWM3_CTRL_AGCDATA_IN_Msk (0x3FFu << LPMCU_MISC_REGS_PWM3_CTRL_AGCDATA_IN_Pos)
#define LPMCU_MISC_REGS_PWM3_CTRL_AGCDATA_IN(value) (LPMCU_MISC_REGS_PWM3_CTRL_AGCDATA_IN_Msk & ((value) << LPMCU_MISC_REGS_PWM3_CTRL_AGCDATA_IN_Pos))
#define LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_Pos 21
#define LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_Msk (0x3u << LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL(value) (LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_Msk & ((value) << LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_Pos))
#define LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_0_Val 0x0u
#define LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_1_Val 0x1u
#define LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_2_Val 0x2u
#define LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_3_Val 0x3u
#define LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_0 (LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_0_Val << LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_1 (LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_1_Val << LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_2 (LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_2_Val << LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_3 (LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_3_Val << LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_PWM3_CTRL_MASK 0x67FFEFu
#define LPMCU_MISC_REGS_PWM3_CTRL_Msk 0x67FFEFu



typedef union {
  struct {
    uint32_t MBIST_BUS:21;
    uint32_t :11;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_MBIST_DUAL_STATUS_Type;


#define LPMCU_MISC_REGS_MBIST_DUAL_STATUS_OFFSET 0x170
#define LPMCU_MISC_REGS_MBIST_DUAL_STATUS_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_MBIST_DUAL_STATUS_MBIST_BUS_Pos 0
#define LPMCU_MISC_REGS_MBIST_DUAL_STATUS_MBIST_BUS_Msk (0x1FFFFFu << LPMCU_MISC_REGS_MBIST_DUAL_STATUS_MBIST_BUS_Pos)
#define LPMCU_MISC_REGS_MBIST_DUAL_STATUS_MBIST_BUS(value) (LPMCU_MISC_REGS_MBIST_DUAL_STATUS_MBIST_BUS_Msk & ((value) << LPMCU_MISC_REGS_MBIST_DUAL_STATUS_MBIST_BUS_Pos))
#define LPMCU_MISC_REGS_MBIST_DUAL_STATUS_MASK 0x1FFFFFu
#define LPMCU_MISC_REGS_MBIST_DUAL_STATUS_Msk 0x1FFFFFu



typedef union {
  struct {
    uint8_t CNTR_1_ENABLE:1;
    uint8_t CNTR_2_ENABLE:1;
    uint8_t :6;
  } bit;
  uint8_t reg;
} LPMCU_MISC_REGS_DUALTIMER0_CTRL_Type;


#define LPMCU_MISC_REGS_DUALTIMER0_CTRL_OFFSET 0x188
#define LPMCU_MISC_REGS_DUALTIMER0_CTRL_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_1_ENABLE_Pos 0
#define LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_1_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_1_ENABLE_Pos)
#define LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_1_ENABLE LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_1_ENABLE_Msk
#define LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_2_ENABLE_Pos 1
#define LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_2_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_2_ENABLE_Pos)
#define LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_2_ENABLE LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_2_ENABLE_Msk
#define LPMCU_MISC_REGS_DUALTIMER0_CTRL_MASK 0x03u
#define LPMCU_MISC_REGS_DUALTIMER0_CTRL_Msk 0x03u



typedef union {
  struct {
    uint32_t SLEEP_1:1;
    uint32_t :15;
    uint32_t WAKEUP:1;
    uint32_t :7;
    uint32_t RXTX_WAKEUP:1;
    uint32_t :7;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_Type;


#define LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_OFFSET 0x190
#define LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_RESETVALUE 0x1000000u

#define LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_SLEEP_1_Pos 0
#define LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_SLEEP_1_Msk (0x1u << LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_SLEEP_1_Pos)
#define LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_SLEEP_1 LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_SLEEP_1_Msk
#define LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_WAKEUP_Pos 16
#define LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_WAKEUP_Msk (0x1u << LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_WAKEUP_Pos)
#define LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_WAKEUP LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_WAKEUP_Msk
#define LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_RXTX_WAKEUP_Pos 24
#define LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_RXTX_WAKEUP_Msk (0x1u << LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_RXTX_WAKEUP_Pos)
#define LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_RXTX_WAKEUP LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_RXTX_WAKEUP_Msk
#define LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_MASK 0x1010001u
#define LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_Msk 0x1010001u



typedef union {
  struct {
    uint32_t LP_GPIO_0:6;
    uint32_t :2;
    uint32_t LP_GPIO_1:6;
    uint32_t :2;
    uint32_t LP_GPIO_2:6;
    uint32_t :2;
    uint32_t LP_GPIO_3:6;
    uint32_t :2;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_Type;


#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_OFFSET 0x1A0
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_RESETVALUE 0x3F3F3F3Fu

#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos 0
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos 8
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos 16
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos 24
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_MASK 0x3F3F3F3Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_Msk 0x3F3F3F3Fu



typedef union {
  struct {
    uint32_t LP_GPIO_4:6;
    uint32_t :2;
    uint32_t LP_GPIO_5:6;
    uint32_t :2;
    uint32_t LP_GPIO_6:6;
    uint32_t :2;
    uint32_t LP_GPIO_7:6;
    uint32_t :2;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_Type;


#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_OFFSET 0x1A4
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_RESETVALUE 0x3F3F3F3Fu

#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos 0
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos 8
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos 16
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos 24
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_MASK 0x3F3F3F3Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_Msk 0x3F3F3F3Fu



typedef union {
  struct {
    uint32_t LP_GPIO_8:6;
    uint32_t :2;
    uint32_t LP_GPIO_9:6;
    uint32_t :2;
    uint32_t LP_GPIO_10:6;
    uint32_t :2;
    uint32_t LP_GPIO_11:6;
    uint32_t :2;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_Type;


#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_OFFSET 0x1A8
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_RESETVALUE 0x3F3F3F3Fu

#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos 0
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos 8
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos 16
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos 24
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_MASK 0x3F3F3F3Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_Msk 0x3F3F3F3Fu



typedef union {
  struct {
    uint32_t LP_GPIO_12:6;
    uint32_t :2;
    uint32_t LP_GPIO_13:6;
    uint32_t :2;
    uint32_t LP_GPIO_14:6;
    uint32_t :2;
    uint32_t LP_GPIO_15:6;
    uint32_t :2;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_Type;


#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_OFFSET 0x1AC
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_RESETVALUE 0x3F3F3F3Fu

#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos 0
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos 8
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos 16
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos 24
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_MASK 0x3F3F3F3Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_Msk 0x3F3F3F3Fu



typedef union {
  struct {
    uint32_t LP_GPIO_16:6;
    uint32_t :2;
    uint32_t LP_GPIO_17:6;
    uint32_t :2;
    uint32_t LP_GPIO_18:6;
    uint32_t :2;
    uint32_t LP_GPIO_19:6;
    uint32_t :2;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_Type;


#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_OFFSET 0x1B0
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_RESETVALUE 0x3F3F3F3Fu

#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos 0
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos 8
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos 16
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos 24
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_MASK 0x3F3F3F3Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_Msk 0x3F3F3F3Fu



typedef union {
  struct {
    uint32_t LP_GPIO_20:6;
    uint32_t :2;
    uint32_t LP_GPIO_21:6;
    uint32_t :2;
    uint32_t LP_GPIO_22:6;
    uint32_t :2;
    uint32_t LP_GPIO_23:6;
    uint32_t :2;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_Type;


#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_OFFSET 0x1B4
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_RESETVALUE 0x3F3F3F3Fu

#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos 0
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos 8
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos 16
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos 24
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Msk (0x3Fu << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23(value) (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Msk & ((value) << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos))
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART0_RXD_Val 0x0u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART0_TXD_Val 0x1u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART0_CTS_Val 0x2u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART0_RTS_Val 0x3u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART1_RXD_Val 0x4u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART1_TXD_Val 0x5u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART1_CTS_Val 0x6u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART1_RTS_Val 0x7u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_I2C0_SDA_Val 0x8u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_I2C0_SCL_Val 0x9u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_I2C1_SDA_Val 0xAu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_I2C1_SCL_Val 0xBu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_PWM0_OUT_Val 0xCu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_PWM1_OUT_Val 0xDu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_PWM2_OUT_Val 0xEu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_PWM3_OUT_Val 0xFu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_32KHZ_CLK_Val 0x10u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_WLAN_TX_Val 0x11u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_WLAN_RX_Val 0x12u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_TX_Val 0x13u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_RX_Val 0x14u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_IN_PROCESS_Val 0x15u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_MBSY_Val 0x16u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_SYNC_Val 0x17u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_RXNTX_Val 0x18u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_PTI_0_Val 0x19u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_PTI_1_Val 0x1Au
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_PTI_2_Val 0x1Bu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_PTI_3_Val 0x1Cu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_QUAD_DEC0_A_Val 0x1Du
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_QUAD_DEC0_B_Val 0x1Eu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_QUAD_DEC1_A_Val 0x1Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_QUAD_DEC1_B_Val 0x20u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_QUAD_DEC2_A_Val 0x21u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_QUAD_DEC2_B_Val 0x22u
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART0_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART0_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART0_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART0_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART0_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART0_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART0_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART0_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART1_RXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART1_RXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART1_TXD (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART1_TXD_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART1_CTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART1_CTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART1_RTS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_UART1_RTS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_I2C0_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_I2C0_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_I2C0_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_I2C0_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_I2C1_SDA (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_I2C1_SDA_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_I2C1_SCL (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_I2C1_SCL_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_PWM0_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_PWM0_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_PWM1_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_PWM1_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_PWM2_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_PWM2_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_PWM3_OUT (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_PWM3_OUT_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_32KHZ_CLK (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_32KHZ_CLK_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_WLAN_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_WLAN_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_WLAN_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_WLAN_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_TX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_TX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_RX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_RX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_IN_PROCESS (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_IN_PROCESS_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_MBSY (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_MBSY_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_SYNC (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_SYNC_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_RXNTX (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_RXNTX_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_PTI_0 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_PTI_0_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_PTI_1 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_PTI_1_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_PTI_2 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_PTI_2_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_PTI_3 (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_COEX_BLE_PTI_3_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_QUAD_DEC0_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_QUAD_DEC0_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_QUAD_DEC0_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_QUAD_DEC0_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_QUAD_DEC1_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_QUAD_DEC1_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_QUAD_DEC1_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_QUAD_DEC1_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_QUAD_DEC2_A (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_QUAD_DEC2_A_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_QUAD_DEC2_B (LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_QUAD_DEC2_B_Val << LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23_Pos)
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_MASK 0x3F3F3F3Fu
#define LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_Msk 0x3F3F3F3Fu



typedef union {
  struct {
    uint32_t FRAC_PART:8;
    uint32_t INT_PART:12;
    uint32_t INVERT:1;
    uint32_t :11;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_Type;


#define LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_OFFSET 0x1C0
#define LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_RESETVALUE 0x1A00u

#define LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_FRAC_PART_Pos 0
#define LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_FRAC_PART_Msk (0xFFu << LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_FRAC_PART_Pos)
#define LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_FRAC_PART(value) (LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_FRAC_PART_Msk & ((value) << LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_FRAC_PART_Pos))
#define LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_INT_PART_Pos 8
#define LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_INT_PART_Msk (0xFFFu << LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_INT_PART_Pos)
#define LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_INT_PART(value) (LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_INT_PART_Msk & ((value) << LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_INT_PART_Pos))
#define LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_INVERT_Pos 20
#define LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_INVERT_Msk (0x1u << LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_INVERT_Pos)
#define LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_INVERT LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_INVERT_Msk
#define LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_MASK 0x1FFFFFu
#define LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_Msk 0x1FFFFFu



typedef union {
  struct {
    uint32_t ADC_OUT:11;
    uint32_t :1;
    uint32_t ADC_CH:2;
    uint32_t :2;
    uint32_t ADC_DONE:1;
    uint32_t :15;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_Type;


#define LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_OFFSET 0x1C4
#define LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_ADC_OUT_Pos 0
#define LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_ADC_OUT_Msk (0x7FFu << LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_ADC_OUT_Pos)
#define LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_ADC_OUT(value) (LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_ADC_OUT_Msk & ((value) << LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_ADC_OUT_Pos))
#define LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_ADC_CH_Pos 12
#define LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_ADC_CH_Msk (0x3u << LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_ADC_CH_Pos)
#define LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_ADC_CH(value) (LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_ADC_CH_Msk & ((value) << LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_ADC_CH_Pos))
#define LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_ADC_DONE_Pos 16
#define LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_ADC_DONE_Msk (0x1u << LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_ADC_DONE_Pos)
#define LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_ADC_DONE LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_ADC_DONE_Msk
#define LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_MASK 0x137FFu
#define LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_Msk 0x137FFu



typedef union {
  struct {
    uint16_t SENS_ADC_CH0_DATA:11;
    uint16_t :5;
  } bit;
  uint16_t reg;
} LPMCU_MISC_REGS_SENS_ADC_CH0_DATA_Type;


#define LPMCU_MISC_REGS_SENS_ADC_CH0_DATA_OFFSET 0x1C8
#define LPMCU_MISC_REGS_SENS_ADC_CH0_DATA_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_SENS_ADC_CH0_DATA_SENS_ADC_CH0_DATA_Pos 0
#define LPMCU_MISC_REGS_SENS_ADC_CH0_DATA_SENS_ADC_CH0_DATA_Msk (0x7FFu << LPMCU_MISC_REGS_SENS_ADC_CH0_DATA_SENS_ADC_CH0_DATA_Pos)
#define LPMCU_MISC_REGS_SENS_ADC_CH0_DATA_SENS_ADC_CH0_DATA(value) (LPMCU_MISC_REGS_SENS_ADC_CH0_DATA_SENS_ADC_CH0_DATA_Msk & ((value) << LPMCU_MISC_REGS_SENS_ADC_CH0_DATA_SENS_ADC_CH0_DATA_Pos))
#define LPMCU_MISC_REGS_SENS_ADC_CH0_DATA_MASK 0x7FFu
#define LPMCU_MISC_REGS_SENS_ADC_CH0_DATA_Msk 0x7FFu



typedef union {
  struct {
    uint16_t SENS_ADC_CH1_DATA:11;
    uint16_t :5;
  } bit;
  uint16_t reg;
} LPMCU_MISC_REGS_SENS_ADC_CH1_DATA_Type;


#define LPMCU_MISC_REGS_SENS_ADC_CH1_DATA_OFFSET 0x1CC
#define LPMCU_MISC_REGS_SENS_ADC_CH1_DATA_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_SENS_ADC_CH1_DATA_SENS_ADC_CH1_DATA_Pos 0
#define LPMCU_MISC_REGS_SENS_ADC_CH1_DATA_SENS_ADC_CH1_DATA_Msk (0x7FFu << LPMCU_MISC_REGS_SENS_ADC_CH1_DATA_SENS_ADC_CH1_DATA_Pos)
#define LPMCU_MISC_REGS_SENS_ADC_CH1_DATA_SENS_ADC_CH1_DATA(value) (LPMCU_MISC_REGS_SENS_ADC_CH1_DATA_SENS_ADC_CH1_DATA_Msk & ((value) << LPMCU_MISC_REGS_SENS_ADC_CH1_DATA_SENS_ADC_CH1_DATA_Pos))
#define LPMCU_MISC_REGS_SENS_ADC_CH1_DATA_MASK 0x7FFu
#define LPMCU_MISC_REGS_SENS_ADC_CH1_DATA_Msk 0x7FFu



typedef union {
  struct {
    uint16_t SENS_ADC_CH2_DATA:11;
    uint16_t :5;
  } bit;
  uint16_t reg;
} LPMCU_MISC_REGS_SENS_ADC_CH2_DATA_Type;


#define LPMCU_MISC_REGS_SENS_ADC_CH2_DATA_OFFSET 0x1D0
#define LPMCU_MISC_REGS_SENS_ADC_CH2_DATA_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_SENS_ADC_CH2_DATA_SENS_ADC_CH2_DATA_Pos 0
#define LPMCU_MISC_REGS_SENS_ADC_CH2_DATA_SENS_ADC_CH2_DATA_Msk (0x7FFu << LPMCU_MISC_REGS_SENS_ADC_CH2_DATA_SENS_ADC_CH2_DATA_Pos)
#define LPMCU_MISC_REGS_SENS_ADC_CH2_DATA_SENS_ADC_CH2_DATA(value) (LPMCU_MISC_REGS_SENS_ADC_CH2_DATA_SENS_ADC_CH2_DATA_Msk & ((value) << LPMCU_MISC_REGS_SENS_ADC_CH2_DATA_SENS_ADC_CH2_DATA_Pos))
#define LPMCU_MISC_REGS_SENS_ADC_CH2_DATA_MASK 0x7FFu
#define LPMCU_MISC_REGS_SENS_ADC_CH2_DATA_Msk 0x7FFu



typedef union {
  struct {
    uint16_t SENS_ADC_CH3_DATA:11;
    uint16_t :5;
  } bit;
  uint16_t reg;
} LPMCU_MISC_REGS_SENS_ADC_CH3_DATA_Type;


#define LPMCU_MISC_REGS_SENS_ADC_CH3_DATA_OFFSET 0x1D4
#define LPMCU_MISC_REGS_SENS_ADC_CH3_DATA_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_SENS_ADC_CH3_DATA_SENS_ADC_CH3_DATA_Pos 0
#define LPMCU_MISC_REGS_SENS_ADC_CH3_DATA_SENS_ADC_CH3_DATA_Msk (0x7FFu << LPMCU_MISC_REGS_SENS_ADC_CH3_DATA_SENS_ADC_CH3_DATA_Pos)
#define LPMCU_MISC_REGS_SENS_ADC_CH3_DATA_SENS_ADC_CH3_DATA(value) (LPMCU_MISC_REGS_SENS_ADC_CH3_DATA_SENS_ADC_CH3_DATA_Msk & ((value) << LPMCU_MISC_REGS_SENS_ADC_CH3_DATA_SENS_ADC_CH3_DATA_Pos))
#define LPMCU_MISC_REGS_SENS_ADC_CH3_DATA_MASK 0x7FFu
#define LPMCU_MISC_REGS_SENS_ADC_CH3_DATA_Msk 0x7FFu



typedef union {
  struct {
    uint16_t BLE_LVL_OSC_EN_IRQ_EN:1;
    uint16_t BLE_LVL_OSC_EN_IRQ_CLR:1;
    uint16_t BLE_LVL_WAKEUP_LP_IRQ_EN:1;
    uint16_t BLE_LVL_WAKEUP_LP_IRQ_CLR:1;
    uint16_t BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_EN:1;
    uint16_t BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_CLR:1;
    uint16_t BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_EN:1;
    uint16_t BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_CLR:1;
    uint16_t RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_EN:1;
    uint16_t RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_CLR:1;
    uint16_t :6;
  } bit;
  uint16_t reg;
} LPMCU_MISC_REGS_IRQ_CTRL_Type;


#define LPMCU_MISC_REGS_IRQ_CTRL_OFFSET 0x1E8
#define LPMCU_MISC_REGS_IRQ_CTRL_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_OSC_EN_IRQ_EN_Pos 0
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_OSC_EN_IRQ_EN_Msk (0x1u << LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_OSC_EN_IRQ_EN_Pos)
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_OSC_EN_IRQ_EN LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_OSC_EN_IRQ_EN_Msk
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_OSC_EN_IRQ_CLR_Pos 1
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_OSC_EN_IRQ_CLR_Msk (0x1u << LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_OSC_EN_IRQ_CLR_Pos)
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_OSC_EN_IRQ_CLR LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_OSC_EN_IRQ_CLR_Msk
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_WAKEUP_LP_IRQ_EN_Pos 2
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_WAKEUP_LP_IRQ_EN_Msk (0x1u << LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_WAKEUP_LP_IRQ_EN_Pos)
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_WAKEUP_LP_IRQ_EN LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_WAKEUP_LP_IRQ_EN_Msk
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_WAKEUP_LP_IRQ_CLR_Pos 3
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_WAKEUP_LP_IRQ_CLR_Msk (0x1u << LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_WAKEUP_LP_IRQ_CLR_Pos)
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_WAKEUP_LP_IRQ_CLR LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_WAKEUP_LP_IRQ_CLR_Msk
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_EN_Pos 4
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_EN_Msk (0x1u << LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_EN_Pos)
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_EN LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_EN_Msk
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_CLR_Pos 5
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_CLR_Msk (0x1u << LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_CLR_Pos)
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_CLR LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_CLR_Msk
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_EN_Pos 6
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_EN_Msk (0x1u << LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_EN_Pos)
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_EN LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_EN_Msk
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_CLR_Pos 7
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_CLR_Msk (0x1u << LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_CLR_Pos)
#define LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_CLR LPMCU_MISC_REGS_IRQ_CTRL_BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_CLR_Msk
#define LPMCU_MISC_REGS_IRQ_CTRL_RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_EN_Pos 8
#define LPMCU_MISC_REGS_IRQ_CTRL_RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_EN_Msk (0x1u << LPMCU_MISC_REGS_IRQ_CTRL_RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_EN_Pos)
#define LPMCU_MISC_REGS_IRQ_CTRL_RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_EN LPMCU_MISC_REGS_IRQ_CTRL_RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_EN_Msk
#define LPMCU_MISC_REGS_IRQ_CTRL_RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_CLR_Pos 9
#define LPMCU_MISC_REGS_IRQ_CTRL_RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_CLR_Msk (0x1u << LPMCU_MISC_REGS_IRQ_CTRL_RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_CLR_Pos)
#define LPMCU_MISC_REGS_IRQ_CTRL_RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_CLR LPMCU_MISC_REGS_IRQ_CTRL_RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_CLR_Msk
#define LPMCU_MISC_REGS_IRQ_CTRL_MASK 0x3FFu
#define LPMCU_MISC_REGS_IRQ_CTRL_Msk 0x3FFu



typedef union {
  struct {
    uint8_t BLE_OSC_EN_IRQ:1;
    uint8_t BLE_WAKEUP_LP_IRQ:1;
    uint8_t BLE_LP_OUT_OF_RESET_IRQ:1;
    uint8_t BLE_CORE_OUT_OF_RESET_IRQ_EN:1;
    uint8_t EFUSE_OUT_OF_RESET:1;
    uint8_t :3;
  } bit;
  uint8_t reg;
} LPMCU_MISC_REGS_IRQ_STS_Type;


#define LPMCU_MISC_REGS_IRQ_STS_OFFSET 0x1EC
#define LPMCU_MISC_REGS_IRQ_STS_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_IRQ_STS_BLE_OSC_EN_IRQ_Pos 0
#define LPMCU_MISC_REGS_IRQ_STS_BLE_OSC_EN_IRQ_Msk (0x1u << LPMCU_MISC_REGS_IRQ_STS_BLE_OSC_EN_IRQ_Pos)
#define LPMCU_MISC_REGS_IRQ_STS_BLE_OSC_EN_IRQ LPMCU_MISC_REGS_IRQ_STS_BLE_OSC_EN_IRQ_Msk
#define LPMCU_MISC_REGS_IRQ_STS_BLE_WAKEUP_LP_IRQ_Pos 1
#define LPMCU_MISC_REGS_IRQ_STS_BLE_WAKEUP_LP_IRQ_Msk (0x1u << LPMCU_MISC_REGS_IRQ_STS_BLE_WAKEUP_LP_IRQ_Pos)
#define LPMCU_MISC_REGS_IRQ_STS_BLE_WAKEUP_LP_IRQ LPMCU_MISC_REGS_IRQ_STS_BLE_WAKEUP_LP_IRQ_Msk
#define LPMCU_MISC_REGS_IRQ_STS_BLE_LP_OUT_OF_RESET_IRQ_Pos 2
#define LPMCU_MISC_REGS_IRQ_STS_BLE_LP_OUT_OF_RESET_IRQ_Msk (0x1u << LPMCU_MISC_REGS_IRQ_STS_BLE_LP_OUT_OF_RESET_IRQ_Pos)
#define LPMCU_MISC_REGS_IRQ_STS_BLE_LP_OUT_OF_RESET_IRQ LPMCU_MISC_REGS_IRQ_STS_BLE_LP_OUT_OF_RESET_IRQ_Msk
#define LPMCU_MISC_REGS_IRQ_STS_BLE_CORE_OUT_OF_RESET_IRQ_EN_Pos 3
#define LPMCU_MISC_REGS_IRQ_STS_BLE_CORE_OUT_OF_RESET_IRQ_EN_Msk (0x1u << LPMCU_MISC_REGS_IRQ_STS_BLE_CORE_OUT_OF_RESET_IRQ_EN_Pos)
#define LPMCU_MISC_REGS_IRQ_STS_BLE_CORE_OUT_OF_RESET_IRQ_EN LPMCU_MISC_REGS_IRQ_STS_BLE_CORE_OUT_OF_RESET_IRQ_EN_Msk
#define LPMCU_MISC_REGS_IRQ_STS_EFUSE_OUT_OF_RESET_Pos 4
#define LPMCU_MISC_REGS_IRQ_STS_EFUSE_OUT_OF_RESET_Msk (0x1u << LPMCU_MISC_REGS_IRQ_STS_EFUSE_OUT_OF_RESET_Pos)
#define LPMCU_MISC_REGS_IRQ_STS_EFUSE_OUT_OF_RESET LPMCU_MISC_REGS_IRQ_STS_EFUSE_OUT_OF_RESET_Msk
#define LPMCU_MISC_REGS_IRQ_STS_MASK 0x1Fu
#define LPMCU_MISC_REGS_IRQ_STS_Msk 0x1Fu



typedef union {
  struct {
    uint32_t PD2A_MEM_RWM_EN:1;
    uint32_t PD2A_MEM_WM_EN:1;
    uint32_t PD2A_MEM_RM_EN:1;
    uint32_t :1;
    uint32_t PD2B_MEM_RWM_EN:1;
    uint32_t PD2B_MEM_WM_EN:1;
    uint32_t PD2B_MEM_RM_EN:1;
    uint32_t :1;
    uint32_t PD3A_MEM_RWM_EN:1;
    uint32_t PD3A_MEM_WM_EN:1;
    uint32_t PD3A_MEM_RM_EN:1;
    uint32_t :1;
    uint32_t PD3B_MEM_RWM_EN:1;
    uint32_t PD3B_MEM_WM_EN:1;
    uint32_t PD3B_MEM_RM_EN:1;
    uint32_t :1;
    uint32_t PD3C_MEM_RWM_EN:1;
    uint32_t PD3C_MEM_WM_EN:1;
    uint32_t PD3C_MEM_RM_EN:1;
    uint32_t :1;
    uint32_t PD5_MEM_RWM_EN:1;
    uint32_t PD5_MEM_WM_EN:1;
    uint32_t PD5_MEM_RM_EN:1;
    uint32_t :1;
    uint32_t PD8_MEM_RWM_EN:1;
    uint32_t PD8_MEM_WM_EN:1;
    uint32_t PD8_MEM_RM_EN:1;
    uint32_t :5;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_MSEMI_MEM_CTRL_Type;


#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_OFFSET 0x200
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2A_MEM_RWM_EN_Pos 0
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2A_MEM_RWM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2A_MEM_RWM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2A_MEM_RWM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2A_MEM_RWM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2A_MEM_WM_EN_Pos 1
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2A_MEM_WM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2A_MEM_WM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2A_MEM_WM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2A_MEM_WM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2A_MEM_RM_EN_Pos 2
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2A_MEM_RM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2A_MEM_RM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2A_MEM_RM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2A_MEM_RM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2B_MEM_RWM_EN_Pos 4
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2B_MEM_RWM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2B_MEM_RWM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2B_MEM_RWM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2B_MEM_RWM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2B_MEM_WM_EN_Pos 5
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2B_MEM_WM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2B_MEM_WM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2B_MEM_WM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2B_MEM_WM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2B_MEM_RM_EN_Pos 6
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2B_MEM_RM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2B_MEM_RM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2B_MEM_RM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD2B_MEM_RM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3A_MEM_RWM_EN_Pos 8
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3A_MEM_RWM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3A_MEM_RWM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3A_MEM_RWM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3A_MEM_RWM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3A_MEM_WM_EN_Pos 9
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3A_MEM_WM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3A_MEM_WM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3A_MEM_WM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3A_MEM_WM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3A_MEM_RM_EN_Pos 10
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3A_MEM_RM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3A_MEM_RM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3A_MEM_RM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3A_MEM_RM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3B_MEM_RWM_EN_Pos 12
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3B_MEM_RWM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3B_MEM_RWM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3B_MEM_RWM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3B_MEM_RWM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3B_MEM_WM_EN_Pos 13
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3B_MEM_WM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3B_MEM_WM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3B_MEM_WM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3B_MEM_WM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3B_MEM_RM_EN_Pos 14
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3B_MEM_RM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3B_MEM_RM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3B_MEM_RM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3B_MEM_RM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3C_MEM_RWM_EN_Pos 16
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3C_MEM_RWM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3C_MEM_RWM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3C_MEM_RWM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3C_MEM_RWM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3C_MEM_WM_EN_Pos 17
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3C_MEM_WM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3C_MEM_WM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3C_MEM_WM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3C_MEM_WM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3C_MEM_RM_EN_Pos 18
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3C_MEM_RM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3C_MEM_RM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3C_MEM_RM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD3C_MEM_RM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD5_MEM_RWM_EN_Pos 20
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD5_MEM_RWM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD5_MEM_RWM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD5_MEM_RWM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD5_MEM_RWM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD5_MEM_WM_EN_Pos 21
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD5_MEM_WM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD5_MEM_WM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD5_MEM_WM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD5_MEM_WM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD5_MEM_RM_EN_Pos 22
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD5_MEM_RM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD5_MEM_RM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD5_MEM_RM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD5_MEM_RM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD8_MEM_RWM_EN_Pos 24
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD8_MEM_RWM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD8_MEM_RWM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD8_MEM_RWM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD8_MEM_RWM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD8_MEM_WM_EN_Pos 25
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD8_MEM_WM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD8_MEM_WM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD8_MEM_WM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD8_MEM_WM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD8_MEM_RM_EN_Pos 26
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD8_MEM_RM_EN_Msk (0x1u << LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD8_MEM_RM_EN_Pos)
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD8_MEM_RM_EN LPMCU_MISC_REGS_MSEMI_MEM_CTRL_PD8_MEM_RM_EN_Msk
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_MASK 0x7777777u
#define LPMCU_MISC_REGS_MSEMI_MEM_CTRL_Msk 0x7777777u



typedef union {
  struct {
    uint32_t EFUSE_1_STATUS_3:32;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_EFUSE_1_STATUS_3_Type;


#define LPMCU_MISC_REGS_EFUSE_1_STATUS_3_OFFSET 0x204
#define LPMCU_MISC_REGS_EFUSE_1_STATUS_3_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_EFUSE_1_STATUS_3_EFUSE_1_STATUS_3_Pos 0
#define LPMCU_MISC_REGS_EFUSE_1_STATUS_3_EFUSE_1_STATUS_3_Msk (0xFFFFFFFFu << LPMCU_MISC_REGS_EFUSE_1_STATUS_3_EFUSE_1_STATUS_3_Pos)
#define LPMCU_MISC_REGS_EFUSE_1_STATUS_3_EFUSE_1_STATUS_3(value) (LPMCU_MISC_REGS_EFUSE_1_STATUS_3_EFUSE_1_STATUS_3_Msk & ((value) << LPMCU_MISC_REGS_EFUSE_1_STATUS_3_EFUSE_1_STATUS_3_Pos))
#define LPMCU_MISC_REGS_EFUSE_1_STATUS_3_MASK 0xFFFFFFFFu
#define LPMCU_MISC_REGS_EFUSE_1_STATUS_3_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint16_t SCLK_EN:1;
    uint16_t SCLK_VAL:1;
    uint16_t DCLK_EN:1;
    uint16_t DCLK_VAL:1;
    uint16_t PCLKG_EN:1;
    uint16_t PCLKG_VAL:1;
    uint16_t WICENREQ_EN:1;
    uint16_t WICENREQ_VAL:1;
    uint16_t GPIO_GCLK_EN:1;
    uint16_t COUNTER_PGCLK_EN:1;
    uint16_t DUALTIMER_PGCLK_EN:1;
    uint16_t WICENACK_EN:1;
    uint16_t WICENACK_VAL:1;
    uint16_t :3;
  } bit;
  uint16_t reg;
} LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_Type;


#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_OFFSET 0x210
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_RESETVALUE 0xF7Fu

#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_SCLK_EN_Pos 0
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_SCLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_SCLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_SCLK_EN LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_SCLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_SCLK_VAL_Pos 1
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_SCLK_VAL_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_SCLK_VAL_Pos)
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_SCLK_VAL LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_SCLK_VAL_Msk
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_DCLK_EN_Pos 2
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_DCLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_DCLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_DCLK_EN LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_DCLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_DCLK_VAL_Pos 3
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_DCLK_VAL_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_DCLK_VAL_Pos)
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_DCLK_VAL LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_DCLK_VAL_Msk
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_PCLKG_EN_Pos 4
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_PCLKG_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_PCLKG_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_PCLKG_EN LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_PCLKG_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_PCLKG_VAL_Pos 5
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_PCLKG_VAL_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_PCLKG_VAL_Pos)
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_PCLKG_VAL LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_PCLKG_VAL_Msk
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_WICENREQ_EN_Pos 6
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_WICENREQ_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_WICENREQ_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_WICENREQ_EN LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_WICENREQ_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_WICENREQ_VAL_Pos 7
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_WICENREQ_VAL_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_WICENREQ_VAL_Pos)
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_WICENREQ_VAL LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_WICENREQ_VAL_Msk
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_GPIO_GCLK_EN_Pos 8
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_GPIO_GCLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_GPIO_GCLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_GPIO_GCLK_EN LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_GPIO_GCLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_COUNTER_PGCLK_EN_Pos 9
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_COUNTER_PGCLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_COUNTER_PGCLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_COUNTER_PGCLK_EN LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_COUNTER_PGCLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_DUALTIMER_PGCLK_EN_Pos 10
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_DUALTIMER_PGCLK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_DUALTIMER_PGCLK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_DUALTIMER_PGCLK_EN LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_DUALTIMER_PGCLK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_WICENACK_EN_Pos 11
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_WICENACK_EN_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_WICENACK_EN_Pos)
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_WICENACK_EN LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_WICENACK_EN_Msk
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_WICENACK_VAL_Pos 12
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_WICENACK_VAL_Msk (0x1u << LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_WICENACK_VAL_Pos)
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_WICENACK_VAL LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_WICENACK_VAL_Msk
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_MASK 0x1FFFu
#define LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_Msk 0x1FFFu



typedef union {
  struct {
    uint32_t ARM_IRQ_STATUS_0:32;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_ARM_IRQ_STATUS_0_Type;


#define LPMCU_MISC_REGS_ARM_IRQ_STATUS_0_OFFSET 0x214
#define LPMCU_MISC_REGS_ARM_IRQ_STATUS_0_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_ARM_IRQ_STATUS_0_ARM_IRQ_STATUS_0_Pos 0
#define LPMCU_MISC_REGS_ARM_IRQ_STATUS_0_ARM_IRQ_STATUS_0_Msk (0xFFFFFFFFu << LPMCU_MISC_REGS_ARM_IRQ_STATUS_0_ARM_IRQ_STATUS_0_Pos)
#define LPMCU_MISC_REGS_ARM_IRQ_STATUS_0_ARM_IRQ_STATUS_0(value) (LPMCU_MISC_REGS_ARM_IRQ_STATUS_0_ARM_IRQ_STATUS_0_Msk & ((value) << LPMCU_MISC_REGS_ARM_IRQ_STATUS_0_ARM_IRQ_STATUS_0_Pos))
#define LPMCU_MISC_REGS_ARM_IRQ_STATUS_0_MASK 0xFFFFFFFFu
#define LPMCU_MISC_REGS_ARM_IRQ_STATUS_0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t ARM_IRQ_STATUS_1:32;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_ARM_IRQ_STATUS_1_Type;


#define LPMCU_MISC_REGS_ARM_IRQ_STATUS_1_OFFSET 0x218
#define LPMCU_MISC_REGS_ARM_IRQ_STATUS_1_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_ARM_IRQ_STATUS_1_ARM_IRQ_STATUS_1_Pos 0
#define LPMCU_MISC_REGS_ARM_IRQ_STATUS_1_ARM_IRQ_STATUS_1_Msk (0xFFFFFFFFu << LPMCU_MISC_REGS_ARM_IRQ_STATUS_1_ARM_IRQ_STATUS_1_Pos)
#define LPMCU_MISC_REGS_ARM_IRQ_STATUS_1_ARM_IRQ_STATUS_1(value) (LPMCU_MISC_REGS_ARM_IRQ_STATUS_1_ARM_IRQ_STATUS_1_Msk & ((value) << LPMCU_MISC_REGS_ARM_IRQ_STATUS_1_ARM_IRQ_STATUS_1_Pos))
#define LPMCU_MISC_REGS_ARM_IRQ_STATUS_1_MASK 0xFFFFFFFFu
#define LPMCU_MISC_REGS_ARM_IRQ_STATUS_1_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint8_t FW_TIMER_CORR_EN:1;
    uint8_t HW_TIMER_CORR_EN:1;
    uint8_t :6;
  } bit;
  uint8_t reg;
} LPMCU_MISC_REGS_BLE_DEEP_SLEEP_ENABLES_Type;


#define LPMCU_MISC_REGS_BLE_DEEP_SLEEP_ENABLES_OFFSET 0x240
#define LPMCU_MISC_REGS_BLE_DEEP_SLEEP_ENABLES_RESETVALUE 0x01u

#define LPMCU_MISC_REGS_BLE_DEEP_SLEEP_ENABLES_FW_TIMER_CORR_EN_Pos 0
#define LPMCU_MISC_REGS_BLE_DEEP_SLEEP_ENABLES_FW_TIMER_CORR_EN_Msk (0x1u << LPMCU_MISC_REGS_BLE_DEEP_SLEEP_ENABLES_FW_TIMER_CORR_EN_Pos)
#define LPMCU_MISC_REGS_BLE_DEEP_SLEEP_ENABLES_FW_TIMER_CORR_EN LPMCU_MISC_REGS_BLE_DEEP_SLEEP_ENABLES_FW_TIMER_CORR_EN_Msk
#define LPMCU_MISC_REGS_BLE_DEEP_SLEEP_ENABLES_HW_TIMER_CORR_EN_Pos 1
#define LPMCU_MISC_REGS_BLE_DEEP_SLEEP_ENABLES_HW_TIMER_CORR_EN_Msk (0x1u << LPMCU_MISC_REGS_BLE_DEEP_SLEEP_ENABLES_HW_TIMER_CORR_EN_Pos)
#define LPMCU_MISC_REGS_BLE_DEEP_SLEEP_ENABLES_HW_TIMER_CORR_EN LPMCU_MISC_REGS_BLE_DEEP_SLEEP_ENABLES_HW_TIMER_CORR_EN_Msk
#define LPMCU_MISC_REGS_BLE_DEEP_SLEEP_ENABLES_MASK 0x03u
#define LPMCU_MISC_REGS_BLE_DEEP_SLEEP_ENABLES_Msk 0x03u



typedef union {
  struct {
    uint32_t WAIT:10;
    uint32_t :2;
    uint32_t RTC_TOSC:18;
    uint32_t :2;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_DEEP_SLEEP_HW_TIMER_CORR_Type;


#define LPMCU_MISC_REGS_DEEP_SLEEP_HW_TIMER_CORR_OFFSET 0x244
#define LPMCU_MISC_REGS_DEEP_SLEEP_HW_TIMER_CORR_RESETVALUE 0xF424000u

#define LPMCU_MISC_REGS_DEEP_SLEEP_HW_TIMER_CORR_WAIT_Pos 0
#define LPMCU_MISC_REGS_DEEP_SLEEP_HW_TIMER_CORR_WAIT_Msk (0x3FFu << LPMCU_MISC_REGS_DEEP_SLEEP_HW_TIMER_CORR_WAIT_Pos)
#define LPMCU_MISC_REGS_DEEP_SLEEP_HW_TIMER_CORR_WAIT(value) (LPMCU_MISC_REGS_DEEP_SLEEP_HW_TIMER_CORR_WAIT_Msk & ((value) << LPMCU_MISC_REGS_DEEP_SLEEP_HW_TIMER_CORR_WAIT_Pos))
#define LPMCU_MISC_REGS_DEEP_SLEEP_HW_TIMER_CORR_RTC_TOSC_Pos 12
#define LPMCU_MISC_REGS_DEEP_SLEEP_HW_TIMER_CORR_RTC_TOSC_Msk (0x3FFFFu << LPMCU_MISC_REGS_DEEP_SLEEP_HW_TIMER_CORR_RTC_TOSC_Pos)
#define LPMCU_MISC_REGS_DEEP_SLEEP_HW_TIMER_CORR_RTC_TOSC(value) (LPMCU_MISC_REGS_DEEP_SLEEP_HW_TIMER_CORR_RTC_TOSC_Msk & ((value) << LPMCU_MISC_REGS_DEEP_SLEEP_HW_TIMER_CORR_RTC_TOSC_Pos))
#define LPMCU_MISC_REGS_DEEP_SLEEP_HW_TIMER_CORR_MASK 0x3FFFF3FFu
#define LPMCU_MISC_REGS_DEEP_SLEEP_HW_TIMER_CORR_Msk 0x3FFFF3FFu



typedef union {
  struct {
    uint32_t REMAP_IDRAM1_BASE_ADDR:32;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_REMAP_IDRAM1_BASE_ADDR_Type;


#define LPMCU_MISC_REGS_REMAP_IDRAM1_BASE_ADDR_OFFSET 0x254
#define LPMCU_MISC_REGS_REMAP_IDRAM1_BASE_ADDR_RESETVALUE 0x8000u

#define LPMCU_MISC_REGS_REMAP_IDRAM1_BASE_ADDR_REMAP_IDRAM1_BASE_ADDR_Pos 0
#define LPMCU_MISC_REGS_REMAP_IDRAM1_BASE_ADDR_REMAP_IDRAM1_BASE_ADDR_Msk (0xFFFFFFFFu << LPMCU_MISC_REGS_REMAP_IDRAM1_BASE_ADDR_REMAP_IDRAM1_BASE_ADDR_Pos)
#define LPMCU_MISC_REGS_REMAP_IDRAM1_BASE_ADDR_REMAP_IDRAM1_BASE_ADDR(value) (LPMCU_MISC_REGS_REMAP_IDRAM1_BASE_ADDR_REMAP_IDRAM1_BASE_ADDR_Msk & ((value) << LPMCU_MISC_REGS_REMAP_IDRAM1_BASE_ADDR_REMAP_IDRAM1_BASE_ADDR_Pos))
#define LPMCU_MISC_REGS_REMAP_IDRAM1_BASE_ADDR_MASK 0xFFFFFFFFu
#define LPMCU_MISC_REGS_REMAP_IDRAM1_BASE_ADDR_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t REMAP_IDRAM1_END_ADDR:32;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_REMAP_IDRAM1_END_ADDR_Type;


#define LPMCU_MISC_REGS_REMAP_IDRAM1_END_ADDR_OFFSET 0x258
#define LPMCU_MISC_REGS_REMAP_IDRAM1_END_ADDR_RESETVALUE 0x1FFFFu

#define LPMCU_MISC_REGS_REMAP_IDRAM1_END_ADDR_REMAP_IDRAM1_END_ADDR_Pos 0
#define LPMCU_MISC_REGS_REMAP_IDRAM1_END_ADDR_REMAP_IDRAM1_END_ADDR_Msk (0xFFFFFFFFu << LPMCU_MISC_REGS_REMAP_IDRAM1_END_ADDR_REMAP_IDRAM1_END_ADDR_Pos)
#define LPMCU_MISC_REGS_REMAP_IDRAM1_END_ADDR_REMAP_IDRAM1_END_ADDR(value) (LPMCU_MISC_REGS_REMAP_IDRAM1_END_ADDR_REMAP_IDRAM1_END_ADDR_Msk & ((value) << LPMCU_MISC_REGS_REMAP_IDRAM1_END_ADDR_REMAP_IDRAM1_END_ADDR_Pos))
#define LPMCU_MISC_REGS_REMAP_IDRAM1_END_ADDR_MASK 0xFFFFFFFFu
#define LPMCU_MISC_REGS_REMAP_IDRAM1_END_ADDR_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t REMAP_IDRAM2_BASE_ADDR:32;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_REMAP_IDRAM2_BASE_ADDR_Type;


#define LPMCU_MISC_REGS_REMAP_IDRAM2_BASE_ADDR_OFFSET 0x25C
#define LPMCU_MISC_REGS_REMAP_IDRAM2_BASE_ADDR_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_REMAP_IDRAM2_BASE_ADDR_REMAP_IDRAM2_BASE_ADDR_Pos 0
#define LPMCU_MISC_REGS_REMAP_IDRAM2_BASE_ADDR_REMAP_IDRAM2_BASE_ADDR_Msk (0xFFFFFFFFu << LPMCU_MISC_REGS_REMAP_IDRAM2_BASE_ADDR_REMAP_IDRAM2_BASE_ADDR_Pos)
#define LPMCU_MISC_REGS_REMAP_IDRAM2_BASE_ADDR_REMAP_IDRAM2_BASE_ADDR(value) (LPMCU_MISC_REGS_REMAP_IDRAM2_BASE_ADDR_REMAP_IDRAM2_BASE_ADDR_Msk & ((value) << LPMCU_MISC_REGS_REMAP_IDRAM2_BASE_ADDR_REMAP_IDRAM2_BASE_ADDR_Pos))
#define LPMCU_MISC_REGS_REMAP_IDRAM2_BASE_ADDR_MASK 0xFFFFFFFFu
#define LPMCU_MISC_REGS_REMAP_IDRAM2_BASE_ADDR_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t REMAP_IDRAM2_END_ADDR:32;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_REMAP_IDRAM2_END_ADDR_Type;


#define LPMCU_MISC_REGS_REMAP_IDRAM2_END_ADDR_OFFSET 0x260
#define LPMCU_MISC_REGS_REMAP_IDRAM2_END_ADDR_RESETVALUE 0x7FFFu

#define LPMCU_MISC_REGS_REMAP_IDRAM2_END_ADDR_REMAP_IDRAM2_END_ADDR_Pos 0
#define LPMCU_MISC_REGS_REMAP_IDRAM2_END_ADDR_REMAP_IDRAM2_END_ADDR_Msk (0xFFFFFFFFu << LPMCU_MISC_REGS_REMAP_IDRAM2_END_ADDR_REMAP_IDRAM2_END_ADDR_Pos)
#define LPMCU_MISC_REGS_REMAP_IDRAM2_END_ADDR_REMAP_IDRAM2_END_ADDR(value) (LPMCU_MISC_REGS_REMAP_IDRAM2_END_ADDR_REMAP_IDRAM2_END_ADDR_Msk & ((value) << LPMCU_MISC_REGS_REMAP_IDRAM2_END_ADDR_REMAP_IDRAM2_END_ADDR_Pos))
#define LPMCU_MISC_REGS_REMAP_IDRAM2_END_ADDR_MASK 0xFFFFFFFFu
#define LPMCU_MISC_REGS_REMAP_IDRAM2_END_ADDR_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t REMAP_BOOT_BASE_ADDR:32;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_REMAP_BOOT_BASE_ADDR_Type;


#define LPMCU_MISC_REGS_REMAP_BOOT_BASE_ADDR_OFFSET 0x264
#define LPMCU_MISC_REGS_REMAP_BOOT_BASE_ADDR_RESETVALUE 0x10000000u

#define LPMCU_MISC_REGS_REMAP_BOOT_BASE_ADDR_REMAP_BOOT_BASE_ADDR_Pos 0
#define LPMCU_MISC_REGS_REMAP_BOOT_BASE_ADDR_REMAP_BOOT_BASE_ADDR_Msk (0xFFFFFFFFu << LPMCU_MISC_REGS_REMAP_BOOT_BASE_ADDR_REMAP_BOOT_BASE_ADDR_Pos)
#define LPMCU_MISC_REGS_REMAP_BOOT_BASE_ADDR_REMAP_BOOT_BASE_ADDR(value) (LPMCU_MISC_REGS_REMAP_BOOT_BASE_ADDR_REMAP_BOOT_BASE_ADDR_Msk & ((value) << LPMCU_MISC_REGS_REMAP_BOOT_BASE_ADDR_REMAP_BOOT_BASE_ADDR_Pos))
#define LPMCU_MISC_REGS_REMAP_BOOT_BASE_ADDR_MASK 0xFFFFFFFFu
#define LPMCU_MISC_REGS_REMAP_BOOT_BASE_ADDR_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t REMAP_BOOT_END_ADDR:32;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_REMAP_BOOT_END_ADDR_Type;


#define LPMCU_MISC_REGS_REMAP_BOOT_END_ADDR_OFFSET 0x268
#define LPMCU_MISC_REGS_REMAP_BOOT_END_ADDR_RESETVALUE 0x1001FFFFu

#define LPMCU_MISC_REGS_REMAP_BOOT_END_ADDR_REMAP_BOOT_END_ADDR_Pos 0
#define LPMCU_MISC_REGS_REMAP_BOOT_END_ADDR_REMAP_BOOT_END_ADDR_Msk (0xFFFFFFFFu << LPMCU_MISC_REGS_REMAP_BOOT_END_ADDR_REMAP_BOOT_END_ADDR_Pos)
#define LPMCU_MISC_REGS_REMAP_BOOT_END_ADDR_REMAP_BOOT_END_ADDR(value) (LPMCU_MISC_REGS_REMAP_BOOT_END_ADDR_REMAP_BOOT_END_ADDR_Msk & ((value) << LPMCU_MISC_REGS_REMAP_BOOT_END_ADDR_REMAP_BOOT_END_ADDR_Pos))
#define LPMCU_MISC_REGS_REMAP_BOOT_END_ADDR_MASK 0xFFFFFFFFu
#define LPMCU_MISC_REGS_REMAP_BOOT_END_ADDR_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint8_t QUAD_DEC0_IRQ:1;
    uint8_t QUAD_DEC1_IRQ:1;
    uint8_t QUAD_DEC2_IRQ:1;
    uint8_t :5;
  } bit;
  uint8_t reg;
} LPMCU_MISC_REGS_QUAD_DEC_IRQS_Type;


#define LPMCU_MISC_REGS_QUAD_DEC_IRQS_OFFSET 0x280
#define LPMCU_MISC_REGS_QUAD_DEC_IRQS_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_QUAD_DEC_IRQS_QUAD_DEC0_IRQ_Pos 0
#define LPMCU_MISC_REGS_QUAD_DEC_IRQS_QUAD_DEC0_IRQ_Msk (0x1u << LPMCU_MISC_REGS_QUAD_DEC_IRQS_QUAD_DEC0_IRQ_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC_IRQS_QUAD_DEC0_IRQ LPMCU_MISC_REGS_QUAD_DEC_IRQS_QUAD_DEC0_IRQ_Msk
#define LPMCU_MISC_REGS_QUAD_DEC_IRQS_QUAD_DEC1_IRQ_Pos 1
#define LPMCU_MISC_REGS_QUAD_DEC_IRQS_QUAD_DEC1_IRQ_Msk (0x1u << LPMCU_MISC_REGS_QUAD_DEC_IRQS_QUAD_DEC1_IRQ_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC_IRQS_QUAD_DEC1_IRQ LPMCU_MISC_REGS_QUAD_DEC_IRQS_QUAD_DEC1_IRQ_Msk
#define LPMCU_MISC_REGS_QUAD_DEC_IRQS_QUAD_DEC2_IRQ_Pos 2
#define LPMCU_MISC_REGS_QUAD_DEC_IRQS_QUAD_DEC2_IRQ_Msk (0x1u << LPMCU_MISC_REGS_QUAD_DEC_IRQS_QUAD_DEC2_IRQ_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC_IRQS_QUAD_DEC2_IRQ LPMCU_MISC_REGS_QUAD_DEC_IRQS_QUAD_DEC2_IRQ_Msk
#define LPMCU_MISC_REGS_QUAD_DEC_IRQS_MASK 0x07u
#define LPMCU_MISC_REGS_QUAD_DEC_IRQS_Msk 0x07u



typedef union {
  struct {
    uint16_t COUNT:16;
  } bit;
  uint16_t reg;
} LPMCU_MISC_REGS_QUAD_DEC0_STATUS_Type;


#define LPMCU_MISC_REGS_QUAD_DEC0_STATUS_OFFSET 0x284
#define LPMCU_MISC_REGS_QUAD_DEC0_STATUS_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_QUAD_DEC0_STATUS_COUNT_Pos 0
#define LPMCU_MISC_REGS_QUAD_DEC0_STATUS_COUNT_Msk (0xFFFFu << LPMCU_MISC_REGS_QUAD_DEC0_STATUS_COUNT_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC0_STATUS_COUNT(value) (LPMCU_MISC_REGS_QUAD_DEC0_STATUS_COUNT_Msk & ((value) << LPMCU_MISC_REGS_QUAD_DEC0_STATUS_COUNT_Pos))
#define LPMCU_MISC_REGS_QUAD_DEC0_STATUS_MASK 0xFFFFu
#define LPMCU_MISC_REGS_QUAD_DEC0_STATUS_Msk 0xFFFFu



typedef union {
  struct {
    uint16_t COUNT:16;
  } bit;
  uint16_t reg;
} LPMCU_MISC_REGS_QUAD_DEC1_STATUS_Type;


#define LPMCU_MISC_REGS_QUAD_DEC1_STATUS_OFFSET 0x288
#define LPMCU_MISC_REGS_QUAD_DEC1_STATUS_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_QUAD_DEC1_STATUS_COUNT_Pos 0
#define LPMCU_MISC_REGS_QUAD_DEC1_STATUS_COUNT_Msk (0xFFFFu << LPMCU_MISC_REGS_QUAD_DEC1_STATUS_COUNT_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC1_STATUS_COUNT(value) (LPMCU_MISC_REGS_QUAD_DEC1_STATUS_COUNT_Msk & ((value) << LPMCU_MISC_REGS_QUAD_DEC1_STATUS_COUNT_Pos))
#define LPMCU_MISC_REGS_QUAD_DEC1_STATUS_MASK 0xFFFFu
#define LPMCU_MISC_REGS_QUAD_DEC1_STATUS_Msk 0xFFFFu



typedef union {
  struct {
    uint16_t COUNT:16;
  } bit;
  uint16_t reg;
} LPMCU_MISC_REGS_QUAD_DEC2_STATUS_Type;


#define LPMCU_MISC_REGS_QUAD_DEC2_STATUS_OFFSET 0x28C
#define LPMCU_MISC_REGS_QUAD_DEC2_STATUS_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_QUAD_DEC2_STATUS_COUNT_Pos 0
#define LPMCU_MISC_REGS_QUAD_DEC2_STATUS_COUNT_Msk (0xFFFFu << LPMCU_MISC_REGS_QUAD_DEC2_STATUS_COUNT_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC2_STATUS_COUNT(value) (LPMCU_MISC_REGS_QUAD_DEC2_STATUS_COUNT_Msk & ((value) << LPMCU_MISC_REGS_QUAD_DEC2_STATUS_COUNT_Pos))
#define LPMCU_MISC_REGS_QUAD_DEC2_STATUS_MASK 0xFFFFu
#define LPMCU_MISC_REGS_QUAD_DEC2_STATUS_Msk 0xFFFFu



typedef union {
  struct {
    uint32_t UPPER:16;
    uint32_t LOWER:16;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_QUAD_DEC0_THRESHOLD_Type;


#define LPMCU_MISC_REGS_QUAD_DEC0_THRESHOLD_OFFSET 0x290
#define LPMCU_MISC_REGS_QUAD_DEC0_THRESHOLD_RESETVALUE 0xFFFF00u

#define LPMCU_MISC_REGS_QUAD_DEC0_THRESHOLD_UPPER_Pos 0
#define LPMCU_MISC_REGS_QUAD_DEC0_THRESHOLD_UPPER_Msk (0xFFFFu << LPMCU_MISC_REGS_QUAD_DEC0_THRESHOLD_UPPER_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC0_THRESHOLD_UPPER(value) (LPMCU_MISC_REGS_QUAD_DEC0_THRESHOLD_UPPER_Msk & ((value) << LPMCU_MISC_REGS_QUAD_DEC0_THRESHOLD_UPPER_Pos))
#define LPMCU_MISC_REGS_QUAD_DEC0_THRESHOLD_LOWER_Pos 16
#define LPMCU_MISC_REGS_QUAD_DEC0_THRESHOLD_LOWER_Msk (0xFFFFu << LPMCU_MISC_REGS_QUAD_DEC0_THRESHOLD_LOWER_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC0_THRESHOLD_LOWER(value) (LPMCU_MISC_REGS_QUAD_DEC0_THRESHOLD_LOWER_Msk & ((value) << LPMCU_MISC_REGS_QUAD_DEC0_THRESHOLD_LOWER_Pos))
#define LPMCU_MISC_REGS_QUAD_DEC0_THRESHOLD_MASK 0xFFFFFFFFu
#define LPMCU_MISC_REGS_QUAD_DEC0_THRESHOLD_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint8_t ENABLE:1;
    uint8_t CLR_IRQ:1;
    uint8_t CLOCK_SEL:2;
    uint8_t :4;
  } bit;
  uint8_t reg;
} LPMCU_MISC_REGS_QUAD_DEC0_CTRL_Type;


#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_OFFSET 0x294
#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_ENABLE_Pos 0
#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_QUAD_DEC0_CTRL_ENABLE_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_ENABLE LPMCU_MISC_REGS_QUAD_DEC0_CTRL_ENABLE_Msk
#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLR_IRQ_Pos 1
#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLR_IRQ_Msk (0x1u << LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLR_IRQ_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLR_IRQ LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLR_IRQ_Msk
#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_Pos 2
#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_Msk (0x3u << LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL(value) (LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_Msk & ((value) << LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_Pos))
#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_0_Val 0x0u
#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_1_Val 0x1u
#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_2_Val 0x2u
#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_3_Val 0x3u
#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_0 (LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_0_Val << LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_1 (LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_1_Val << LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_2 (LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_2_Val << LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_3 (LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_3_Val << LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_MASK 0x0Fu
#define LPMCU_MISC_REGS_QUAD_DEC0_CTRL_Msk 0x0Fu



typedef union {
  struct {
    uint32_t UPPER:16;
    uint32_t LOWER:16;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_QUAD_DEC1_THRESHOLD_Type;


#define LPMCU_MISC_REGS_QUAD_DEC1_THRESHOLD_OFFSET 0x2A0
#define LPMCU_MISC_REGS_QUAD_DEC1_THRESHOLD_RESETVALUE 0xFFFF00u

#define LPMCU_MISC_REGS_QUAD_DEC1_THRESHOLD_UPPER_Pos 0
#define LPMCU_MISC_REGS_QUAD_DEC1_THRESHOLD_UPPER_Msk (0xFFFFu << LPMCU_MISC_REGS_QUAD_DEC1_THRESHOLD_UPPER_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC1_THRESHOLD_UPPER(value) (LPMCU_MISC_REGS_QUAD_DEC1_THRESHOLD_UPPER_Msk & ((value) << LPMCU_MISC_REGS_QUAD_DEC1_THRESHOLD_UPPER_Pos))
#define LPMCU_MISC_REGS_QUAD_DEC1_THRESHOLD_LOWER_Pos 16
#define LPMCU_MISC_REGS_QUAD_DEC1_THRESHOLD_LOWER_Msk (0xFFFFu << LPMCU_MISC_REGS_QUAD_DEC1_THRESHOLD_LOWER_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC1_THRESHOLD_LOWER(value) (LPMCU_MISC_REGS_QUAD_DEC1_THRESHOLD_LOWER_Msk & ((value) << LPMCU_MISC_REGS_QUAD_DEC1_THRESHOLD_LOWER_Pos))
#define LPMCU_MISC_REGS_QUAD_DEC1_THRESHOLD_MASK 0xFFFFFFFFu
#define LPMCU_MISC_REGS_QUAD_DEC1_THRESHOLD_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint8_t ENABLE:1;
    uint8_t CLR_IRQ:1;
    uint8_t CLOCK_SEL:2;
    uint8_t :4;
  } bit;
  uint8_t reg;
} LPMCU_MISC_REGS_QUAD_DEC1_CTRL_Type;


#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_OFFSET 0x2A4
#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_ENABLE_Pos 0
#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_QUAD_DEC1_CTRL_ENABLE_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_ENABLE LPMCU_MISC_REGS_QUAD_DEC1_CTRL_ENABLE_Msk
#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLR_IRQ_Pos 1
#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLR_IRQ_Msk (0x1u << LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLR_IRQ_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLR_IRQ LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLR_IRQ_Msk
#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_Pos 2
#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_Msk (0x3u << LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL(value) (LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_Msk & ((value) << LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_Pos))
#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_0_Val 0x0u
#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_1_Val 0x1u
#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_2_Val 0x2u
#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_3_Val 0x3u
#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_0 (LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_0_Val << LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_1 (LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_1_Val << LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_2 (LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_2_Val << LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_3 (LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_3_Val << LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_MASK 0x0Fu
#define LPMCU_MISC_REGS_QUAD_DEC1_CTRL_Msk 0x0Fu



typedef union {
  struct {
    uint32_t UPPER:16;
    uint32_t LOWER:16;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_QUAD_DEC2_THRESHOLD_Type;


#define LPMCU_MISC_REGS_QUAD_DEC2_THRESHOLD_OFFSET 0x2B0
#define LPMCU_MISC_REGS_QUAD_DEC2_THRESHOLD_RESETVALUE 0xFFFF00u

#define LPMCU_MISC_REGS_QUAD_DEC2_THRESHOLD_UPPER_Pos 0
#define LPMCU_MISC_REGS_QUAD_DEC2_THRESHOLD_UPPER_Msk (0xFFFFu << LPMCU_MISC_REGS_QUAD_DEC2_THRESHOLD_UPPER_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC2_THRESHOLD_UPPER(value) (LPMCU_MISC_REGS_QUAD_DEC2_THRESHOLD_UPPER_Msk & ((value) << LPMCU_MISC_REGS_QUAD_DEC2_THRESHOLD_UPPER_Pos))
#define LPMCU_MISC_REGS_QUAD_DEC2_THRESHOLD_LOWER_Pos 16
#define LPMCU_MISC_REGS_QUAD_DEC2_THRESHOLD_LOWER_Msk (0xFFFFu << LPMCU_MISC_REGS_QUAD_DEC2_THRESHOLD_LOWER_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC2_THRESHOLD_LOWER(value) (LPMCU_MISC_REGS_QUAD_DEC2_THRESHOLD_LOWER_Msk & ((value) << LPMCU_MISC_REGS_QUAD_DEC2_THRESHOLD_LOWER_Pos))
#define LPMCU_MISC_REGS_QUAD_DEC2_THRESHOLD_MASK 0xFFFFFFFFu
#define LPMCU_MISC_REGS_QUAD_DEC2_THRESHOLD_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint8_t ENABLE:1;
    uint8_t CLR_IRQ:1;
    uint8_t CLOCK_SEL:2;
    uint8_t :4;
  } bit;
  uint8_t reg;
} LPMCU_MISC_REGS_QUAD_DEC2_CTRL_Type;


#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_OFFSET 0x2B4
#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_ENABLE_Pos 0
#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_ENABLE_Msk (0x1u << LPMCU_MISC_REGS_QUAD_DEC2_CTRL_ENABLE_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_ENABLE LPMCU_MISC_REGS_QUAD_DEC2_CTRL_ENABLE_Msk
#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLR_IRQ_Pos 1
#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLR_IRQ_Msk (0x1u << LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLR_IRQ_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLR_IRQ LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLR_IRQ_Msk
#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_Pos 2
#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_Msk (0x3u << LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL(value) (LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_Msk & ((value) << LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_Pos))
#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_0_Val 0x0u
#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_1_Val 0x1u
#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_2_Val 0x2u
#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_3_Val 0x3u
#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_0 (LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_0_Val << LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_1 (LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_1_Val << LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_2 (LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_2_Val << LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_3 (LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_3_Val << LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL_Pos)
#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_MASK 0x0Fu
#define LPMCU_MISC_REGS_QUAD_DEC2_CTRL_Msk 0x0Fu



typedef union {
  struct {
    uint32_t FP_COMP0_COMP:17;
    uint32_t :15;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP0_COMP_Type;


#define LPMCU_MISC_REGS_FP_COMP0_COMP_OFFSET 0x2C0
#define LPMCU_MISC_REGS_FP_COMP0_COMP_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP0_COMP_FP_COMP0_COMP_Pos 0
#define LPMCU_MISC_REGS_FP_COMP0_COMP_FP_COMP0_COMP_Msk (0x1FFFFu << LPMCU_MISC_REGS_FP_COMP0_COMP_FP_COMP0_COMP_Pos)
#define LPMCU_MISC_REGS_FP_COMP0_COMP_FP_COMP0_COMP(value) (LPMCU_MISC_REGS_FP_COMP0_COMP_FP_COMP0_COMP_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP0_COMP_FP_COMP0_COMP_Pos))
#define LPMCU_MISC_REGS_FP_COMP0_COMP_MASK 0x1FFFFu
#define LPMCU_MISC_REGS_FP_COMP0_COMP_Msk 0x1FFFFu



typedef union {
  struct {
    uint32_t FP_COMP1_COMP:17;
    uint32_t :15;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP1_COMP_Type;


#define LPMCU_MISC_REGS_FP_COMP1_COMP_OFFSET 0x2C4
#define LPMCU_MISC_REGS_FP_COMP1_COMP_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP1_COMP_FP_COMP1_COMP_Pos 0
#define LPMCU_MISC_REGS_FP_COMP1_COMP_FP_COMP1_COMP_Msk (0x1FFFFu << LPMCU_MISC_REGS_FP_COMP1_COMP_FP_COMP1_COMP_Pos)
#define LPMCU_MISC_REGS_FP_COMP1_COMP_FP_COMP1_COMP(value) (LPMCU_MISC_REGS_FP_COMP1_COMP_FP_COMP1_COMP_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP1_COMP_FP_COMP1_COMP_Pos))
#define LPMCU_MISC_REGS_FP_COMP1_COMP_MASK 0x1FFFFu
#define LPMCU_MISC_REGS_FP_COMP1_COMP_Msk 0x1FFFFu



typedef union {
  struct {
    uint32_t FP_COMP2_COMP:17;
    uint32_t :15;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP2_COMP_Type;


#define LPMCU_MISC_REGS_FP_COMP2_COMP_OFFSET 0x2C8
#define LPMCU_MISC_REGS_FP_COMP2_COMP_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP2_COMP_FP_COMP2_COMP_Pos 0
#define LPMCU_MISC_REGS_FP_COMP2_COMP_FP_COMP2_COMP_Msk (0x1FFFFu << LPMCU_MISC_REGS_FP_COMP2_COMP_FP_COMP2_COMP_Pos)
#define LPMCU_MISC_REGS_FP_COMP2_COMP_FP_COMP2_COMP(value) (LPMCU_MISC_REGS_FP_COMP2_COMP_FP_COMP2_COMP_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP2_COMP_FP_COMP2_COMP_Pos))
#define LPMCU_MISC_REGS_FP_COMP2_COMP_MASK 0x1FFFFu
#define LPMCU_MISC_REGS_FP_COMP2_COMP_Msk 0x1FFFFu



typedef union {
  struct {
    uint32_t FP_COMP3_COMP:17;
    uint32_t :15;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP3_COMP_Type;


#define LPMCU_MISC_REGS_FP_COMP3_COMP_OFFSET 0x2CC
#define LPMCU_MISC_REGS_FP_COMP3_COMP_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP3_COMP_FP_COMP3_COMP_Pos 0
#define LPMCU_MISC_REGS_FP_COMP3_COMP_FP_COMP3_COMP_Msk (0x1FFFFu << LPMCU_MISC_REGS_FP_COMP3_COMP_FP_COMP3_COMP_Pos)
#define LPMCU_MISC_REGS_FP_COMP3_COMP_FP_COMP3_COMP(value) (LPMCU_MISC_REGS_FP_COMP3_COMP_FP_COMP3_COMP_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP3_COMP_FP_COMP3_COMP_Pos))
#define LPMCU_MISC_REGS_FP_COMP3_COMP_MASK 0x1FFFFu
#define LPMCU_MISC_REGS_FP_COMP3_COMP_Msk 0x1FFFFu



typedef union {
  struct {
    uint32_t FP_COMP4_COMP:17;
    uint32_t :15;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP4_COMP_Type;


#define LPMCU_MISC_REGS_FP_COMP4_COMP_OFFSET 0x2D0
#define LPMCU_MISC_REGS_FP_COMP4_COMP_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP4_COMP_FP_COMP4_COMP_Pos 0
#define LPMCU_MISC_REGS_FP_COMP4_COMP_FP_COMP4_COMP_Msk (0x1FFFFu << LPMCU_MISC_REGS_FP_COMP4_COMP_FP_COMP4_COMP_Pos)
#define LPMCU_MISC_REGS_FP_COMP4_COMP_FP_COMP4_COMP(value) (LPMCU_MISC_REGS_FP_COMP4_COMP_FP_COMP4_COMP_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP4_COMP_FP_COMP4_COMP_Pos))
#define LPMCU_MISC_REGS_FP_COMP4_COMP_MASK 0x1FFFFu
#define LPMCU_MISC_REGS_FP_COMP4_COMP_Msk 0x1FFFFu



typedef union {
  struct {
    uint32_t FP_COMP5_COMP:17;
    uint32_t :15;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP5_COMP_Type;


#define LPMCU_MISC_REGS_FP_COMP5_COMP_OFFSET 0x2D4
#define LPMCU_MISC_REGS_FP_COMP5_COMP_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP5_COMP_FP_COMP5_COMP_Pos 0
#define LPMCU_MISC_REGS_FP_COMP5_COMP_FP_COMP5_COMP_Msk (0x1FFFFu << LPMCU_MISC_REGS_FP_COMP5_COMP_FP_COMP5_COMP_Pos)
#define LPMCU_MISC_REGS_FP_COMP5_COMP_FP_COMP5_COMP(value) (LPMCU_MISC_REGS_FP_COMP5_COMP_FP_COMP5_COMP_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP5_COMP_FP_COMP5_COMP_Pos))
#define LPMCU_MISC_REGS_FP_COMP5_COMP_MASK 0x1FFFFu
#define LPMCU_MISC_REGS_FP_COMP5_COMP_Msk 0x1FFFFu



typedef union {
  struct {
    uint32_t FP_COMP6_COMP:17;
    uint32_t :15;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP6_COMP_Type;


#define LPMCU_MISC_REGS_FP_COMP6_COMP_OFFSET 0x2D8
#define LPMCU_MISC_REGS_FP_COMP6_COMP_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP6_COMP_FP_COMP6_COMP_Pos 0
#define LPMCU_MISC_REGS_FP_COMP6_COMP_FP_COMP6_COMP_Msk (0x1FFFFu << LPMCU_MISC_REGS_FP_COMP6_COMP_FP_COMP6_COMP_Pos)
#define LPMCU_MISC_REGS_FP_COMP6_COMP_FP_COMP6_COMP(value) (LPMCU_MISC_REGS_FP_COMP6_COMP_FP_COMP6_COMP_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP6_COMP_FP_COMP6_COMP_Pos))
#define LPMCU_MISC_REGS_FP_COMP6_COMP_MASK 0x1FFFFu
#define LPMCU_MISC_REGS_FP_COMP6_COMP_Msk 0x1FFFFu



typedef union {
  struct {
    uint32_t FP_COMP7_COMP:17;
    uint32_t :15;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP7_COMP_Type;


#define LPMCU_MISC_REGS_FP_COMP7_COMP_OFFSET 0x2DC
#define LPMCU_MISC_REGS_FP_COMP7_COMP_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP7_COMP_FP_COMP7_COMP_Pos 0
#define LPMCU_MISC_REGS_FP_COMP7_COMP_FP_COMP7_COMP_Msk (0x1FFFFu << LPMCU_MISC_REGS_FP_COMP7_COMP_FP_COMP7_COMP_Pos)
#define LPMCU_MISC_REGS_FP_COMP7_COMP_FP_COMP7_COMP(value) (LPMCU_MISC_REGS_FP_COMP7_COMP_FP_COMP7_COMP_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP7_COMP_FP_COMP7_COMP_Pos))
#define LPMCU_MISC_REGS_FP_COMP7_COMP_MASK 0x1FFFFu
#define LPMCU_MISC_REGS_FP_COMP7_COMP_Msk 0x1FFFFu



typedef union {
  struct {
    uint32_t FP_COMP8_COMP:17;
    uint32_t :15;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP8_COMP_Type;


#define LPMCU_MISC_REGS_FP_COMP8_COMP_OFFSET 0x2E0
#define LPMCU_MISC_REGS_FP_COMP8_COMP_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP8_COMP_FP_COMP8_COMP_Pos 0
#define LPMCU_MISC_REGS_FP_COMP8_COMP_FP_COMP8_COMP_Msk (0x1FFFFu << LPMCU_MISC_REGS_FP_COMP8_COMP_FP_COMP8_COMP_Pos)
#define LPMCU_MISC_REGS_FP_COMP8_COMP_FP_COMP8_COMP(value) (LPMCU_MISC_REGS_FP_COMP8_COMP_FP_COMP8_COMP_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP8_COMP_FP_COMP8_COMP_Pos))
#define LPMCU_MISC_REGS_FP_COMP8_COMP_MASK 0x1FFFFu
#define LPMCU_MISC_REGS_FP_COMP8_COMP_Msk 0x1FFFFu



typedef union {
  struct {
    uint32_t FP_COMP9_COMP:17;
    uint32_t :15;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP9_COMP_Type;


#define LPMCU_MISC_REGS_FP_COMP9_COMP_OFFSET 0x2E4
#define LPMCU_MISC_REGS_FP_COMP9_COMP_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP9_COMP_FP_COMP9_COMP_Pos 0
#define LPMCU_MISC_REGS_FP_COMP9_COMP_FP_COMP9_COMP_Msk (0x1FFFFu << LPMCU_MISC_REGS_FP_COMP9_COMP_FP_COMP9_COMP_Pos)
#define LPMCU_MISC_REGS_FP_COMP9_COMP_FP_COMP9_COMP(value) (LPMCU_MISC_REGS_FP_COMP9_COMP_FP_COMP9_COMP_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP9_COMP_FP_COMP9_COMP_Pos))
#define LPMCU_MISC_REGS_FP_COMP9_COMP_MASK 0x1FFFFu
#define LPMCU_MISC_REGS_FP_COMP9_COMP_Msk 0x1FFFFu



typedef union {
  struct {
    uint32_t FP_COMP10_COMP:17;
    uint32_t :15;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP10_COMP_Type;


#define LPMCU_MISC_REGS_FP_COMP10_COMP_OFFSET 0x2E8
#define LPMCU_MISC_REGS_FP_COMP10_COMP_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP10_COMP_FP_COMP10_COMP_Pos 0
#define LPMCU_MISC_REGS_FP_COMP10_COMP_FP_COMP10_COMP_Msk (0x1FFFFu << LPMCU_MISC_REGS_FP_COMP10_COMP_FP_COMP10_COMP_Pos)
#define LPMCU_MISC_REGS_FP_COMP10_COMP_FP_COMP10_COMP(value) (LPMCU_MISC_REGS_FP_COMP10_COMP_FP_COMP10_COMP_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP10_COMP_FP_COMP10_COMP_Pos))
#define LPMCU_MISC_REGS_FP_COMP10_COMP_MASK 0x1FFFFu
#define LPMCU_MISC_REGS_FP_COMP10_COMP_Msk 0x1FFFFu



typedef union {
  struct {
    uint32_t FP_COMP11_COMP:17;
    uint32_t :15;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP11_COMP_Type;


#define LPMCU_MISC_REGS_FP_COMP11_COMP_OFFSET 0x2EC
#define LPMCU_MISC_REGS_FP_COMP11_COMP_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP11_COMP_FP_COMP11_COMP_Pos 0
#define LPMCU_MISC_REGS_FP_COMP11_COMP_FP_COMP11_COMP_Msk (0x1FFFFu << LPMCU_MISC_REGS_FP_COMP11_COMP_FP_COMP11_COMP_Pos)
#define LPMCU_MISC_REGS_FP_COMP11_COMP_FP_COMP11_COMP(value) (LPMCU_MISC_REGS_FP_COMP11_COMP_FP_COMP11_COMP_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP11_COMP_FP_COMP11_COMP_Pos))
#define LPMCU_MISC_REGS_FP_COMP11_COMP_MASK 0x1FFFFu
#define LPMCU_MISC_REGS_FP_COMP11_COMP_Msk 0x1FFFFu



typedef union {
  struct {
    uint32_t FP_COMP12_COMP:17;
    uint32_t :15;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP12_COMP_Type;


#define LPMCU_MISC_REGS_FP_COMP12_COMP_OFFSET 0x2F0
#define LPMCU_MISC_REGS_FP_COMP12_COMP_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP12_COMP_FP_COMP12_COMP_Pos 0
#define LPMCU_MISC_REGS_FP_COMP12_COMP_FP_COMP12_COMP_Msk (0x1FFFFu << LPMCU_MISC_REGS_FP_COMP12_COMP_FP_COMP12_COMP_Pos)
#define LPMCU_MISC_REGS_FP_COMP12_COMP_FP_COMP12_COMP(value) (LPMCU_MISC_REGS_FP_COMP12_COMP_FP_COMP12_COMP_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP12_COMP_FP_COMP12_COMP_Pos))
#define LPMCU_MISC_REGS_FP_COMP12_COMP_MASK 0x1FFFFu
#define LPMCU_MISC_REGS_FP_COMP12_COMP_Msk 0x1FFFFu



typedef union {
  struct {
    uint32_t FP_COMP13_COMP:17;
    uint32_t :15;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP13_COMP_Type;


#define LPMCU_MISC_REGS_FP_COMP13_COMP_OFFSET 0x2F4
#define LPMCU_MISC_REGS_FP_COMP13_COMP_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP13_COMP_FP_COMP13_COMP_Pos 0
#define LPMCU_MISC_REGS_FP_COMP13_COMP_FP_COMP13_COMP_Msk (0x1FFFFu << LPMCU_MISC_REGS_FP_COMP13_COMP_FP_COMP13_COMP_Pos)
#define LPMCU_MISC_REGS_FP_COMP13_COMP_FP_COMP13_COMP(value) (LPMCU_MISC_REGS_FP_COMP13_COMP_FP_COMP13_COMP_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP13_COMP_FP_COMP13_COMP_Pos))
#define LPMCU_MISC_REGS_FP_COMP13_COMP_MASK 0x1FFFFu
#define LPMCU_MISC_REGS_FP_COMP13_COMP_Msk 0x1FFFFu



typedef union {
  struct {
    uint32_t FP_COMP14_COMP:17;
    uint32_t :15;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP14_COMP_Type;


#define LPMCU_MISC_REGS_FP_COMP14_COMP_OFFSET 0x2F8
#define LPMCU_MISC_REGS_FP_COMP14_COMP_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP14_COMP_FP_COMP14_COMP_Pos 0
#define LPMCU_MISC_REGS_FP_COMP14_COMP_FP_COMP14_COMP_Msk (0x1FFFFu << LPMCU_MISC_REGS_FP_COMP14_COMP_FP_COMP14_COMP_Pos)
#define LPMCU_MISC_REGS_FP_COMP14_COMP_FP_COMP14_COMP(value) (LPMCU_MISC_REGS_FP_COMP14_COMP_FP_COMP14_COMP_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP14_COMP_FP_COMP14_COMP_Pos))
#define LPMCU_MISC_REGS_FP_COMP14_COMP_MASK 0x1FFFFu
#define LPMCU_MISC_REGS_FP_COMP14_COMP_Msk 0x1FFFFu



typedef union {
  struct {
    uint32_t FP_COMP15_COMP:17;
    uint32_t :15;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP15_COMP_Type;


#define LPMCU_MISC_REGS_FP_COMP15_COMP_OFFSET 0x2FC
#define LPMCU_MISC_REGS_FP_COMP15_COMP_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP15_COMP_FP_COMP15_COMP_Pos 0
#define LPMCU_MISC_REGS_FP_COMP15_COMP_FP_COMP15_COMP_Msk (0x1FFFFu << LPMCU_MISC_REGS_FP_COMP15_COMP_FP_COMP15_COMP_Pos)
#define LPMCU_MISC_REGS_FP_COMP15_COMP_FP_COMP15_COMP(value) (LPMCU_MISC_REGS_FP_COMP15_COMP_FP_COMP15_COMP_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP15_COMP_FP_COMP15_COMP_Pos))
#define LPMCU_MISC_REGS_FP_COMP15_COMP_MASK 0x1FFFFu
#define LPMCU_MISC_REGS_FP_COMP15_COMP_Msk 0x1FFFFu



typedef union {
  struct {
    uint32_t FP_COMP0_REPLACE:19;
    uint32_t :13;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP0_REPLACE_Type;


#define LPMCU_MISC_REGS_FP_COMP0_REPLACE_OFFSET 0x300
#define LPMCU_MISC_REGS_FP_COMP0_REPLACE_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP0_REPLACE_FP_COMP0_REPLACE_Pos 0
#define LPMCU_MISC_REGS_FP_COMP0_REPLACE_FP_COMP0_REPLACE_Msk (0x7FFFFu << LPMCU_MISC_REGS_FP_COMP0_REPLACE_FP_COMP0_REPLACE_Pos)
#define LPMCU_MISC_REGS_FP_COMP0_REPLACE_FP_COMP0_REPLACE(value) (LPMCU_MISC_REGS_FP_COMP0_REPLACE_FP_COMP0_REPLACE_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP0_REPLACE_FP_COMP0_REPLACE_Pos))
#define LPMCU_MISC_REGS_FP_COMP0_REPLACE_MASK 0x7FFFFu
#define LPMCU_MISC_REGS_FP_COMP0_REPLACE_Msk 0x7FFFFu



typedef union {
  struct {
    uint32_t FP_COMP1_REPLACE:19;
    uint32_t :13;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP1_REPLACE_Type;


#define LPMCU_MISC_REGS_FP_COMP1_REPLACE_OFFSET 0x304
#define LPMCU_MISC_REGS_FP_COMP1_REPLACE_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP1_REPLACE_FP_COMP1_REPLACE_Pos 0
#define LPMCU_MISC_REGS_FP_COMP1_REPLACE_FP_COMP1_REPLACE_Msk (0x7FFFFu << LPMCU_MISC_REGS_FP_COMP1_REPLACE_FP_COMP1_REPLACE_Pos)
#define LPMCU_MISC_REGS_FP_COMP1_REPLACE_FP_COMP1_REPLACE(value) (LPMCU_MISC_REGS_FP_COMP1_REPLACE_FP_COMP1_REPLACE_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP1_REPLACE_FP_COMP1_REPLACE_Pos))
#define LPMCU_MISC_REGS_FP_COMP1_REPLACE_MASK 0x7FFFFu
#define LPMCU_MISC_REGS_FP_COMP1_REPLACE_Msk 0x7FFFFu



typedef union {
  struct {
    uint32_t FP_COMP2_REPLACE:19;
    uint32_t :13;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP2_REPLACE_Type;


#define LPMCU_MISC_REGS_FP_COMP2_REPLACE_OFFSET 0x308
#define LPMCU_MISC_REGS_FP_COMP2_REPLACE_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP2_REPLACE_FP_COMP2_REPLACE_Pos 0
#define LPMCU_MISC_REGS_FP_COMP2_REPLACE_FP_COMP2_REPLACE_Msk (0x7FFFFu << LPMCU_MISC_REGS_FP_COMP2_REPLACE_FP_COMP2_REPLACE_Pos)
#define LPMCU_MISC_REGS_FP_COMP2_REPLACE_FP_COMP2_REPLACE(value) (LPMCU_MISC_REGS_FP_COMP2_REPLACE_FP_COMP2_REPLACE_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP2_REPLACE_FP_COMP2_REPLACE_Pos))
#define LPMCU_MISC_REGS_FP_COMP2_REPLACE_MASK 0x7FFFFu
#define LPMCU_MISC_REGS_FP_COMP2_REPLACE_Msk 0x7FFFFu



typedef union {
  struct {
    uint32_t FP_COMP3_REPLACE:19;
    uint32_t :13;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP3_REPLACE_Type;


#define LPMCU_MISC_REGS_FP_COMP3_REPLACE_OFFSET 0x30C
#define LPMCU_MISC_REGS_FP_COMP3_REPLACE_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP3_REPLACE_FP_COMP3_REPLACE_Pos 0
#define LPMCU_MISC_REGS_FP_COMP3_REPLACE_FP_COMP3_REPLACE_Msk (0x7FFFFu << LPMCU_MISC_REGS_FP_COMP3_REPLACE_FP_COMP3_REPLACE_Pos)
#define LPMCU_MISC_REGS_FP_COMP3_REPLACE_FP_COMP3_REPLACE(value) (LPMCU_MISC_REGS_FP_COMP3_REPLACE_FP_COMP3_REPLACE_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP3_REPLACE_FP_COMP3_REPLACE_Pos))
#define LPMCU_MISC_REGS_FP_COMP3_REPLACE_MASK 0x7FFFFu
#define LPMCU_MISC_REGS_FP_COMP3_REPLACE_Msk 0x7FFFFu



typedef union {
  struct {
    uint32_t FP_COMP4_REPLACE:19;
    uint32_t :13;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP4_REPLACE_Type;


#define LPMCU_MISC_REGS_FP_COMP4_REPLACE_OFFSET 0x310
#define LPMCU_MISC_REGS_FP_COMP4_REPLACE_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP4_REPLACE_FP_COMP4_REPLACE_Pos 0
#define LPMCU_MISC_REGS_FP_COMP4_REPLACE_FP_COMP4_REPLACE_Msk (0x7FFFFu << LPMCU_MISC_REGS_FP_COMP4_REPLACE_FP_COMP4_REPLACE_Pos)
#define LPMCU_MISC_REGS_FP_COMP4_REPLACE_FP_COMP4_REPLACE(value) (LPMCU_MISC_REGS_FP_COMP4_REPLACE_FP_COMP4_REPLACE_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP4_REPLACE_FP_COMP4_REPLACE_Pos))
#define LPMCU_MISC_REGS_FP_COMP4_REPLACE_MASK 0x7FFFFu
#define LPMCU_MISC_REGS_FP_COMP4_REPLACE_Msk 0x7FFFFu



typedef union {
  struct {
    uint32_t FP_COMP5_REPLACE:19;
    uint32_t :13;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP5_REPLACE_Type;


#define LPMCU_MISC_REGS_FP_COMP5_REPLACE_OFFSET 0x314
#define LPMCU_MISC_REGS_FP_COMP5_REPLACE_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP5_REPLACE_FP_COMP5_REPLACE_Pos 0
#define LPMCU_MISC_REGS_FP_COMP5_REPLACE_FP_COMP5_REPLACE_Msk (0x7FFFFu << LPMCU_MISC_REGS_FP_COMP5_REPLACE_FP_COMP5_REPLACE_Pos)
#define LPMCU_MISC_REGS_FP_COMP5_REPLACE_FP_COMP5_REPLACE(value) (LPMCU_MISC_REGS_FP_COMP5_REPLACE_FP_COMP5_REPLACE_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP5_REPLACE_FP_COMP5_REPLACE_Pos))
#define LPMCU_MISC_REGS_FP_COMP5_REPLACE_MASK 0x7FFFFu
#define LPMCU_MISC_REGS_FP_COMP5_REPLACE_Msk 0x7FFFFu



typedef union {
  struct {
    uint32_t FP_COMP6_REPLACE:19;
    uint32_t :13;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP6_REPLACE_Type;


#define LPMCU_MISC_REGS_FP_COMP6_REPLACE_OFFSET 0x318
#define LPMCU_MISC_REGS_FP_COMP6_REPLACE_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP6_REPLACE_FP_COMP6_REPLACE_Pos 0
#define LPMCU_MISC_REGS_FP_COMP6_REPLACE_FP_COMP6_REPLACE_Msk (0x7FFFFu << LPMCU_MISC_REGS_FP_COMP6_REPLACE_FP_COMP6_REPLACE_Pos)
#define LPMCU_MISC_REGS_FP_COMP6_REPLACE_FP_COMP6_REPLACE(value) (LPMCU_MISC_REGS_FP_COMP6_REPLACE_FP_COMP6_REPLACE_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP6_REPLACE_FP_COMP6_REPLACE_Pos))
#define LPMCU_MISC_REGS_FP_COMP6_REPLACE_MASK 0x7FFFFu
#define LPMCU_MISC_REGS_FP_COMP6_REPLACE_Msk 0x7FFFFu



typedef union {
  struct {
    uint32_t FP_COMP7_REPLACE:19;
    uint32_t :13;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP7_REPLACE_Type;


#define LPMCU_MISC_REGS_FP_COMP7_REPLACE_OFFSET 0x31C
#define LPMCU_MISC_REGS_FP_COMP7_REPLACE_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP7_REPLACE_FP_COMP7_REPLACE_Pos 0
#define LPMCU_MISC_REGS_FP_COMP7_REPLACE_FP_COMP7_REPLACE_Msk (0x7FFFFu << LPMCU_MISC_REGS_FP_COMP7_REPLACE_FP_COMP7_REPLACE_Pos)
#define LPMCU_MISC_REGS_FP_COMP7_REPLACE_FP_COMP7_REPLACE(value) (LPMCU_MISC_REGS_FP_COMP7_REPLACE_FP_COMP7_REPLACE_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP7_REPLACE_FP_COMP7_REPLACE_Pos))
#define LPMCU_MISC_REGS_FP_COMP7_REPLACE_MASK 0x7FFFFu
#define LPMCU_MISC_REGS_FP_COMP7_REPLACE_Msk 0x7FFFFu



typedef union {
  struct {
    uint32_t FP_COMP8_REPLACE:19;
    uint32_t :13;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP8_REPLACE_Type;


#define LPMCU_MISC_REGS_FP_COMP8_REPLACE_OFFSET 0x320
#define LPMCU_MISC_REGS_FP_COMP8_REPLACE_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP8_REPLACE_FP_COMP8_REPLACE_Pos 0
#define LPMCU_MISC_REGS_FP_COMP8_REPLACE_FP_COMP8_REPLACE_Msk (0x7FFFFu << LPMCU_MISC_REGS_FP_COMP8_REPLACE_FP_COMP8_REPLACE_Pos)
#define LPMCU_MISC_REGS_FP_COMP8_REPLACE_FP_COMP8_REPLACE(value) (LPMCU_MISC_REGS_FP_COMP8_REPLACE_FP_COMP8_REPLACE_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP8_REPLACE_FP_COMP8_REPLACE_Pos))
#define LPMCU_MISC_REGS_FP_COMP8_REPLACE_MASK 0x7FFFFu
#define LPMCU_MISC_REGS_FP_COMP8_REPLACE_Msk 0x7FFFFu



typedef union {
  struct {
    uint32_t FP_COMP9_REPLACE:19;
    uint32_t :13;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP9_REPLACE_Type;


#define LPMCU_MISC_REGS_FP_COMP9_REPLACE_OFFSET 0x324
#define LPMCU_MISC_REGS_FP_COMP9_REPLACE_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP9_REPLACE_FP_COMP9_REPLACE_Pos 0
#define LPMCU_MISC_REGS_FP_COMP9_REPLACE_FP_COMP9_REPLACE_Msk (0x7FFFFu << LPMCU_MISC_REGS_FP_COMP9_REPLACE_FP_COMP9_REPLACE_Pos)
#define LPMCU_MISC_REGS_FP_COMP9_REPLACE_FP_COMP9_REPLACE(value) (LPMCU_MISC_REGS_FP_COMP9_REPLACE_FP_COMP9_REPLACE_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP9_REPLACE_FP_COMP9_REPLACE_Pos))
#define LPMCU_MISC_REGS_FP_COMP9_REPLACE_MASK 0x7FFFFu
#define LPMCU_MISC_REGS_FP_COMP9_REPLACE_Msk 0x7FFFFu



typedef union {
  struct {
    uint32_t FP_COMP10_REPLACE:19;
    uint32_t :13;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP10_REPLACE_Type;


#define LPMCU_MISC_REGS_FP_COMP10_REPLACE_OFFSET 0x328
#define LPMCU_MISC_REGS_FP_COMP10_REPLACE_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP10_REPLACE_FP_COMP10_REPLACE_Pos 0
#define LPMCU_MISC_REGS_FP_COMP10_REPLACE_FP_COMP10_REPLACE_Msk (0x7FFFFu << LPMCU_MISC_REGS_FP_COMP10_REPLACE_FP_COMP10_REPLACE_Pos)
#define LPMCU_MISC_REGS_FP_COMP10_REPLACE_FP_COMP10_REPLACE(value) (LPMCU_MISC_REGS_FP_COMP10_REPLACE_FP_COMP10_REPLACE_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP10_REPLACE_FP_COMP10_REPLACE_Pos))
#define LPMCU_MISC_REGS_FP_COMP10_REPLACE_MASK 0x7FFFFu
#define LPMCU_MISC_REGS_FP_COMP10_REPLACE_Msk 0x7FFFFu



typedef union {
  struct {
    uint32_t FP_COMP11_REPLACE:19;
    uint32_t :13;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP11_REPLACE_Type;


#define LPMCU_MISC_REGS_FP_COMP11_REPLACE_OFFSET 0x32C
#define LPMCU_MISC_REGS_FP_COMP11_REPLACE_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP11_REPLACE_FP_COMP11_REPLACE_Pos 0
#define LPMCU_MISC_REGS_FP_COMP11_REPLACE_FP_COMP11_REPLACE_Msk (0x7FFFFu << LPMCU_MISC_REGS_FP_COMP11_REPLACE_FP_COMP11_REPLACE_Pos)
#define LPMCU_MISC_REGS_FP_COMP11_REPLACE_FP_COMP11_REPLACE(value) (LPMCU_MISC_REGS_FP_COMP11_REPLACE_FP_COMP11_REPLACE_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP11_REPLACE_FP_COMP11_REPLACE_Pos))
#define LPMCU_MISC_REGS_FP_COMP11_REPLACE_MASK 0x7FFFFu
#define LPMCU_MISC_REGS_FP_COMP11_REPLACE_Msk 0x7FFFFu



typedef union {
  struct {
    uint32_t FP_COMP12_REPLACE:19;
    uint32_t :13;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP12_REPLACE_Type;


#define LPMCU_MISC_REGS_FP_COMP12_REPLACE_OFFSET 0x330
#define LPMCU_MISC_REGS_FP_COMP12_REPLACE_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP12_REPLACE_FP_COMP12_REPLACE_Pos 0
#define LPMCU_MISC_REGS_FP_COMP12_REPLACE_FP_COMP12_REPLACE_Msk (0x7FFFFu << LPMCU_MISC_REGS_FP_COMP12_REPLACE_FP_COMP12_REPLACE_Pos)
#define LPMCU_MISC_REGS_FP_COMP12_REPLACE_FP_COMP12_REPLACE(value) (LPMCU_MISC_REGS_FP_COMP12_REPLACE_FP_COMP12_REPLACE_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP12_REPLACE_FP_COMP12_REPLACE_Pos))
#define LPMCU_MISC_REGS_FP_COMP12_REPLACE_MASK 0x7FFFFu
#define LPMCU_MISC_REGS_FP_COMP12_REPLACE_Msk 0x7FFFFu



typedef union {
  struct {
    uint32_t FP_COMP13_REPLACE:19;
    uint32_t :13;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP13_REPLACE_Type;


#define LPMCU_MISC_REGS_FP_COMP13_REPLACE_OFFSET 0x334
#define LPMCU_MISC_REGS_FP_COMP13_REPLACE_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP13_REPLACE_FP_COMP13_REPLACE_Pos 0
#define LPMCU_MISC_REGS_FP_COMP13_REPLACE_FP_COMP13_REPLACE_Msk (0x7FFFFu << LPMCU_MISC_REGS_FP_COMP13_REPLACE_FP_COMP13_REPLACE_Pos)
#define LPMCU_MISC_REGS_FP_COMP13_REPLACE_FP_COMP13_REPLACE(value) (LPMCU_MISC_REGS_FP_COMP13_REPLACE_FP_COMP13_REPLACE_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP13_REPLACE_FP_COMP13_REPLACE_Pos))
#define LPMCU_MISC_REGS_FP_COMP13_REPLACE_MASK 0x7FFFFu
#define LPMCU_MISC_REGS_FP_COMP13_REPLACE_Msk 0x7FFFFu



typedef union {
  struct {
    uint32_t FP_COMP14_REPLACE:19;
    uint32_t :13;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP14_REPLACE_Type;


#define LPMCU_MISC_REGS_FP_COMP14_REPLACE_OFFSET 0x338
#define LPMCU_MISC_REGS_FP_COMP14_REPLACE_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP14_REPLACE_FP_COMP14_REPLACE_Pos 0
#define LPMCU_MISC_REGS_FP_COMP14_REPLACE_FP_COMP14_REPLACE_Msk (0x7FFFFu << LPMCU_MISC_REGS_FP_COMP14_REPLACE_FP_COMP14_REPLACE_Pos)
#define LPMCU_MISC_REGS_FP_COMP14_REPLACE_FP_COMP14_REPLACE(value) (LPMCU_MISC_REGS_FP_COMP14_REPLACE_FP_COMP14_REPLACE_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP14_REPLACE_FP_COMP14_REPLACE_Pos))
#define LPMCU_MISC_REGS_FP_COMP14_REPLACE_MASK 0x7FFFFu
#define LPMCU_MISC_REGS_FP_COMP14_REPLACE_Msk 0x7FFFFu



typedef union {
  struct {
    uint32_t FP_COMP15_REPLACE:19;
    uint32_t :13;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_FP_COMP15_REPLACE_Type;


#define LPMCU_MISC_REGS_FP_COMP15_REPLACE_OFFSET 0x33C
#define LPMCU_MISC_REGS_FP_COMP15_REPLACE_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP15_REPLACE_FP_COMP15_REPLACE_Pos 0
#define LPMCU_MISC_REGS_FP_COMP15_REPLACE_FP_COMP15_REPLACE_Msk (0x7FFFFu << LPMCU_MISC_REGS_FP_COMP15_REPLACE_FP_COMP15_REPLACE_Pos)
#define LPMCU_MISC_REGS_FP_COMP15_REPLACE_FP_COMP15_REPLACE(value) (LPMCU_MISC_REGS_FP_COMP15_REPLACE_FP_COMP15_REPLACE_Msk & ((value) << LPMCU_MISC_REGS_FP_COMP15_REPLACE_FP_COMP15_REPLACE_Pos))
#define LPMCU_MISC_REGS_FP_COMP15_REPLACE_MASK 0x7FFFFu
#define LPMCU_MISC_REGS_FP_COMP15_REPLACE_Msk 0x7FFFFu



typedef union {
  struct {
    uint16_t CMP_0_EN:1;
    uint16_t CMP_1_EN:1;
    uint16_t CMP_2_EN:1;
    uint16_t CMP_3_EN:1;
    uint16_t CMP_4_EN:1;
    uint16_t CMP_5_EN:1;
    uint16_t CMP_6_EN:1;
    uint16_t CMP_7_EN:1;
    uint16_t CMP_8_EN:1;
    uint16_t CMP_9_EN:1;
    uint16_t CMP_10_EN:1;
    uint16_t CMP_11_EN:1;
    uint16_t CMP_12_EN:1;
    uint16_t CMP_13_EN:1;
    uint16_t CMP_14_EN:1;
    uint16_t CMP_15_EN:1;
  } bit;
  uint16_t reg;
} LPMCU_MISC_REGS_FP_COMP_ENABLE_Type;


#define LPMCU_MISC_REGS_FP_COMP_ENABLE_OFFSET 0x340
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_0_EN_Pos 0
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_0_EN_Msk (0x1u << LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_0_EN_Pos)
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_0_EN LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_0_EN_Msk
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_1_EN_Pos 1
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_1_EN_Msk (0x1u << LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_1_EN_Pos)
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_1_EN LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_1_EN_Msk
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_2_EN_Pos 2
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_2_EN_Msk (0x1u << LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_2_EN_Pos)
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_2_EN LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_2_EN_Msk
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_3_EN_Pos 3
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_3_EN_Msk (0x1u << LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_3_EN_Pos)
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_3_EN LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_3_EN_Msk
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_4_EN_Pos 4
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_4_EN_Msk (0x1u << LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_4_EN_Pos)
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_4_EN LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_4_EN_Msk
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_5_EN_Pos 5
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_5_EN_Msk (0x1u << LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_5_EN_Pos)
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_5_EN LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_5_EN_Msk
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_6_EN_Pos 6
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_6_EN_Msk (0x1u << LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_6_EN_Pos)
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_6_EN LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_6_EN_Msk
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_7_EN_Pos 7
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_7_EN_Msk (0x1u << LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_7_EN_Pos)
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_7_EN LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_7_EN_Msk
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_8_EN_Pos 8
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_8_EN_Msk (0x1u << LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_8_EN_Pos)
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_8_EN LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_8_EN_Msk
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_9_EN_Pos 9
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_9_EN_Msk (0x1u << LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_9_EN_Pos)
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_9_EN LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_9_EN_Msk
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_10_EN_Pos 10
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_10_EN_Msk (0x1u << LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_10_EN_Pos)
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_10_EN LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_10_EN_Msk
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_11_EN_Pos 11
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_11_EN_Msk (0x1u << LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_11_EN_Pos)
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_11_EN LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_11_EN_Msk
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_12_EN_Pos 12
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_12_EN_Msk (0x1u << LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_12_EN_Pos)
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_12_EN LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_12_EN_Msk
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_13_EN_Pos 13
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_13_EN_Msk (0x1u << LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_13_EN_Pos)
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_13_EN LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_13_EN_Msk
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_14_EN_Pos 14
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_14_EN_Msk (0x1u << LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_14_EN_Pos)
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_14_EN LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_14_EN_Msk
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_15_EN_Pos 15
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_15_EN_Msk (0x1u << LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_15_EN_Pos)
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_15_EN LPMCU_MISC_REGS_FP_COMP_ENABLE_CMP_15_EN_Msk
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_MASK 0xFFFFu
#define LPMCU_MISC_REGS_FP_COMP_ENABLE_Msk 0xFFFFu



typedef union {
  struct {
    uint32_t READREG1:8;
    uint32_t READREG2:8;
    uint32_t READREG3:8;
    uint32_t :8;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_PMU_READ_REGS_Type;


#define LPMCU_MISC_REGS_PMU_READ_REGS_OFFSET 0x410
#define LPMCU_MISC_REGS_PMU_READ_REGS_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_PMU_READ_REGS_READREG1_Pos 0
#define LPMCU_MISC_REGS_PMU_READ_REGS_READREG1_Msk (0xFFu << LPMCU_MISC_REGS_PMU_READ_REGS_READREG1_Pos)
#define LPMCU_MISC_REGS_PMU_READ_REGS_READREG1(value) (LPMCU_MISC_REGS_PMU_READ_REGS_READREG1_Msk & ((value) << LPMCU_MISC_REGS_PMU_READ_REGS_READREG1_Pos))
#define LPMCU_MISC_REGS_PMU_READ_REGS_READREG2_Pos 8
#define LPMCU_MISC_REGS_PMU_READ_REGS_READREG2_Msk (0xFFu << LPMCU_MISC_REGS_PMU_READ_REGS_READREG2_Pos)
#define LPMCU_MISC_REGS_PMU_READ_REGS_READREG2(value) (LPMCU_MISC_REGS_PMU_READ_REGS_READREG2_Msk & ((value) << LPMCU_MISC_REGS_PMU_READ_REGS_READREG2_Pos))
#define LPMCU_MISC_REGS_PMU_READ_REGS_READREG3_Pos 16
#define LPMCU_MISC_REGS_PMU_READ_REGS_READREG3_Msk (0xFFu << LPMCU_MISC_REGS_PMU_READ_REGS_READREG3_Pos)
#define LPMCU_MISC_REGS_PMU_READ_REGS_READREG3(value) (LPMCU_MISC_REGS_PMU_READ_REGS_READREG3_Msk & ((value) << LPMCU_MISC_REGS_PMU_READ_REGS_READREG3_Pos))
#define LPMCU_MISC_REGS_PMU_READ_REGS_MASK 0xFFFFFFu
#define LPMCU_MISC_REGS_PMU_READ_REGS_Msk 0xFFFFFFu



typedef union {
  struct {
    uint8_t PULL_TYPE_44:1;
    uint8_t PULL_TYPE_45:1;
    uint8_t PULL_TYPE_46:1;
    uint8_t PULL_TYPE_47:1;
    uint8_t PULL_ENABLE_44:1;
    uint8_t PULL_ENABLE_45:1;
    uint8_t PULL_ENABLE_46:1;
    uint8_t PULL_ENABLE_47:1;
  } bit;
  struct {
    uint8_t PULL_TYPE_:4;
    uint8_t PULL_ENABLE_:4;
  } vec;
  uint8_t reg;
} LPMCU_MISC_REGS_MS_GPIO_Type;


#define LPMCU_MISC_REGS_MS_GPIO_OFFSET 0x414
#define LPMCU_MISC_REGS_MS_GPIO_RESETVALUE 0xF0u

#define LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_44_Pos 0
#define LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_44_Msk (0x1u << LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_44_Pos)
#define LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_44 LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_44_Msk
#define LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_45_Pos 1
#define LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_45_Msk (0x1u << LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_45_Pos)
#define LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_45 LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_45_Msk
#define LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_46_Pos 2
#define LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_46_Msk (0x1u << LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_46_Pos)
#define LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_46 LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_46_Msk
#define LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_47_Pos 3
#define LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_47_Msk (0x1u << LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_47_Pos)
#define LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_47 LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_47_Msk
#define LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_44_Pos 4
#define LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_44_Msk (0x1u << LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_44_Pos)
#define LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_44 LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_44_Msk
#define LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_45_Pos 5
#define LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_45_Msk (0x1u << LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_45_Pos)
#define LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_45 LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_45_Msk
#define LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_46_Pos 6
#define LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_46_Msk (0x1u << LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_46_Pos)
#define LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_46 LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_46_Msk
#define LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_47_Pos 7
#define LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_47_Msk (0x1u << LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_47_Pos)
#define LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_47 LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_47_Msk
#define LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE__Pos 0
#define LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE__Msk (0xFu << LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE__Pos)
#define LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE_(value) (LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE__Msk & ((value) << LPMCU_MISC_REGS_MS_GPIO_PULL_TYPE__Pos))
#define LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE__Pos 4
#define LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE__Msk (0xFu << LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE__Pos)
#define LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE_(value) (LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE__Msk & ((value) << LPMCU_MISC_REGS_MS_GPIO_PULL_ENABLE__Pos))
#define LPMCU_MISC_REGS_MS_GPIO_MASK 0xFFu
#define LPMCU_MISC_REGS_MS_GPIO_Msk 0xFFu



typedef union {
  struct {
    uint32_t AON_SLEEP_TIMER_COUNTER:32;
  } bit;
  uint32_t reg;
} LPMCU_MISC_REGS_AON_SLEEP_TIMER_COUNTER_Type;


#define LPMCU_MISC_REGS_AON_SLEEP_TIMER_COUNTER_OFFSET 0x420
#define LPMCU_MISC_REGS_AON_SLEEP_TIMER_COUNTER_RESETVALUE 0x00u

#define LPMCU_MISC_REGS_AON_SLEEP_TIMER_COUNTER_AON_SLEEP_TIMER_COUNTER_Pos 0
#define LPMCU_MISC_REGS_AON_SLEEP_TIMER_COUNTER_AON_SLEEP_TIMER_COUNTER_Msk (0xFFFFFFFFu << LPMCU_MISC_REGS_AON_SLEEP_TIMER_COUNTER_AON_SLEEP_TIMER_COUNTER_Pos)
#define LPMCU_MISC_REGS_AON_SLEEP_TIMER_COUNTER_AON_SLEEP_TIMER_COUNTER(value) (LPMCU_MISC_REGS_AON_SLEEP_TIMER_COUNTER_AON_SLEEP_TIMER_COUNTER_Msk & ((value) << LPMCU_MISC_REGS_AON_SLEEP_TIMER_COUNTER_AON_SLEEP_TIMER_COUNTER_Pos))
#define LPMCU_MISC_REGS_AON_SLEEP_TIMER_COUNTER_MASK 0xFFFFFFFFu
#define LPMCU_MISC_REGS_AON_SLEEP_TIMER_COUNTER_Msk 0xFFFFFFFFu
# 7156 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/lpmcu_misc_regs.h"
typedef struct {
  volatile const LPMCU_MISC_REGS_LPMCU_CHIP_ID_Type LPMCU_CHIP_ID;
  volatile LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_Type LPMCU_GLOBAL_RESET_0;
  volatile LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_Type LPMCU_GLOBAL_RESET_1;
       RoReg8 Reserved1[0x2];
  volatile LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_Type LPMCU_CLOCK_ENABLES_0;
  volatile LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_Type LPMCU_CLOCK_ENABLES_1;
  volatile LPMCU_MISC_REGS_BTMCU_CTRL_Type BTMCU_CTRL;
       RoReg8 Reserved2[0x3];
  volatile LPMCU_MISC_REGS_LPMCU_CTRL_Type LPMCU_CTRL;
  volatile LPMCU_MISC_REGS_LPMCU_MBIST_Type LPMCU_MBIST;
       RoReg8 Reserved3[0x3];
  volatile LPMCU_MISC_REGS_BLE_CTRL_Type BLE_CTRL;
       RoReg8 Reserved4[0x3];
  volatile LPMCU_MISC_REGS_MBIST_CTRL_Type MBIST_CTRL;
  volatile const LPMCU_MISC_REGS_MBIST_STATUS_Type MBIST_STATUS;
  volatile LPMCU_MISC_REGS_MBIST_SRAM_ALG_SEL_Type MBIST_SRAM_ALG_SEL;
       RoReg8 Reserved5[0x2];
  volatile LPMCU_MISC_REGS_MBIST_BG_Type MBIST_BG;
       RoReg8 Reserved6[0x4];
  volatile LPMCU_MISC_REGS_TEST_BUS_CTRL_Type TEST_BUS_CTRL;
       RoReg8 Reserved7[0x3];
  volatile const LPMCU_MISC_REGS_WP3_MISR_DATAOUT_Type WP3_MISR_DATAOUT;
  volatile LPMCU_MISC_REGS_INVERT_OUTPUT_CTRL_Type INVERT_OUTPUT_CTRL;
  volatile LPMCU_MISC_REGS_PINMUX_SEL_0_Type PINMUX_SEL_0;
  volatile LPMCU_MISC_REGS_PINMUX_SEL_1_Type PINMUX_SEL_1;
  volatile LPMCU_MISC_REGS_PINMUX_SEL_2_Type PINMUX_SEL_2;
  volatile LPMCU_MISC_REGS_PULL_ENABLE_Type PULL_ENABLE;
  volatile LPMCU_MISC_REGS_RTYPE_PAD_0_Type RTYPE_PAD_0;
       RoReg8 Reserved8[0x10];
  volatile LPMCU_MISC_REGS_PINMUX_SEL_3_Type PINMUX_SEL_3;
  volatile LPMCU_MISC_REGS_ISHAPE_PAD_3_Type ISHAPE_PAD_3;
       RoReg8 Reserved9[0x20];
  volatile LPMCU_MISC_REGS_LPMCU_CTRL_2_Type LPMCU_CTRL_2;
       RoReg8 Reserved10[0xF];
  volatile LPMCU_MISC_REGS_SPIFLASH_VDDIO_CTRL_Type SPIFLASH_VDDIO_CTRL;
       RoReg8 Reserved11[0x3];
  volatile LPMCU_MISC_REGS_SPIFLASH_BYPASS_Type SPIFLASH_BYPASS;
       RoReg8 Reserved12[0x1B];
  volatile LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_Type IRQ_MUX_IO_SEL_0;
  volatile LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_Type IRQ_MUX_IO_SEL_1;
  volatile LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_Type IRQ_MUX_IO_SEL_2;
  volatile LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_Type IRQ_MUX_IO_SEL_3;
  volatile LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_Type IRQ_MUX_IO_SEL_4;
  volatile LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_Type IRQ_MUX_IO_SEL_5;
       RoReg8 Reserved13[0x8B];
  volatile LPMCU_MISC_REGS_PWM0_CTRL_Type PWM0_CTRL;
  volatile LPMCU_MISC_REGS_PWM1_CTRL_Type PWM1_CTRL;
  volatile LPMCU_MISC_REGS_PWM2_CTRL_Type PWM2_CTRL;
  volatile LPMCU_MISC_REGS_PWM3_CTRL_Type PWM3_CTRL;
  volatile const LPMCU_MISC_REGS_MBIST_DUAL_STATUS_Type MBIST_DUAL_STATUS;
       RoReg8 Reserved14[0x14];
  volatile LPMCU_MISC_REGS_DUALTIMER0_CTRL_Type DUALTIMER0_CTRL;
       RoReg8 Reserved15[0x7];
  volatile LPMCU_MISC_REGS_ARM_SLEEP_WAKEUP_CTRL_Type ARM_SLEEP_WAKEUP_CTRL;
       RoReg8 Reserved16[0xC];
  volatile LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_Type MEGA_MUX_IO_SEL_0;
  volatile LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_Type MEGA_MUX_IO_SEL_1;
  volatile LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_Type MEGA_MUX_IO_SEL_2;
  volatile LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_Type MEGA_MUX_IO_SEL_3;
  volatile LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_Type MEGA_MUX_IO_SEL_4;
  volatile LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_Type MEGA_MUX_IO_SEL_5;
       RoReg8 Reserved17[0x8];
  volatile LPMCU_MISC_REGS_SENS_ADC_CLK_CTRL_Type SENS_ADC_CLK_CTRL;
  volatile const LPMCU_MISC_REGS_SENS_ADC_RAW_STATUS_Type SENS_ADC_RAW_STATUS;
  volatile const LPMCU_MISC_REGS_SENS_ADC_CH0_DATA_Type SENS_ADC_CH0_DATA;
       RoReg8 Reserved18[0x2];
  volatile const LPMCU_MISC_REGS_SENS_ADC_CH1_DATA_Type SENS_ADC_CH1_DATA;
       RoReg8 Reserved19[0x2];
  volatile const LPMCU_MISC_REGS_SENS_ADC_CH2_DATA_Type SENS_ADC_CH2_DATA;
       RoReg8 Reserved20[0x2];
  volatile const LPMCU_MISC_REGS_SENS_ADC_CH3_DATA_Type SENS_ADC_CH3_DATA;
       RoReg8 Reserved21[0x12];
  volatile LPMCU_MISC_REGS_IRQ_CTRL_Type IRQ_CTRL;
       RoReg8 Reserved22[0x2];
  volatile const LPMCU_MISC_REGS_IRQ_STS_Type IRQ_STS;
       RoReg8 Reserved23[0x13];
  volatile LPMCU_MISC_REGS_MSEMI_MEM_CTRL_Type MSEMI_MEM_CTRL;
  volatile LPMCU_MISC_REGS_EFUSE_1_STATUS_3_Type EFUSE_1_STATUS_3;
       RoReg8 Reserved24[0x8];
  volatile LPMCU_MISC_REGS_LPMCU_FORCE_CTRL_Type LPMCU_FORCE_CTRL;
       RoReg8 Reserved25[0x2];
  volatile const LPMCU_MISC_REGS_ARM_IRQ_STATUS_0_Type ARM_IRQ_STATUS_0;
  volatile const LPMCU_MISC_REGS_ARM_IRQ_STATUS_1_Type ARM_IRQ_STATUS_1;
       RoReg8 Reserved26[0x24];
  volatile LPMCU_MISC_REGS_BLE_DEEP_SLEEP_ENABLES_Type BLE_DEEP_SLEEP_ENABLES;
       RoReg8 Reserved27[0x3];
  volatile LPMCU_MISC_REGS_DEEP_SLEEP_HW_TIMER_CORR_Type DEEP_SLEEP_HW_TIMER_CORR;
       RoReg8 Reserved28[0xC];
  volatile LPMCU_MISC_REGS_REMAP_IDRAM1_BASE_ADDR_Type REMAP_IDRAM1_BASE_ADDR;
  volatile LPMCU_MISC_REGS_REMAP_IDRAM1_END_ADDR_Type REMAP_IDRAM1_END_ADDR;
  volatile LPMCU_MISC_REGS_REMAP_IDRAM2_BASE_ADDR_Type REMAP_IDRAM2_BASE_ADDR;
  volatile LPMCU_MISC_REGS_REMAP_IDRAM2_END_ADDR_Type REMAP_IDRAM2_END_ADDR;
  volatile LPMCU_MISC_REGS_REMAP_BOOT_BASE_ADDR_Type REMAP_BOOT_BASE_ADDR;
  volatile LPMCU_MISC_REGS_REMAP_BOOT_END_ADDR_Type REMAP_BOOT_END_ADDR;
       RoReg8 Reserved29[0x14];
  volatile const LPMCU_MISC_REGS_QUAD_DEC_IRQS_Type QUAD_DEC_IRQS;
       RoReg8 Reserved30[0x3];
  volatile const LPMCU_MISC_REGS_QUAD_DEC0_STATUS_Type QUAD_DEC0_STATUS;
       RoReg8 Reserved31[0x2];
  volatile const LPMCU_MISC_REGS_QUAD_DEC1_STATUS_Type QUAD_DEC1_STATUS;
       RoReg8 Reserved32[0x2];
  volatile const LPMCU_MISC_REGS_QUAD_DEC2_STATUS_Type QUAD_DEC2_STATUS;
       RoReg8 Reserved33[0x2];
  volatile LPMCU_MISC_REGS_QUAD_DEC0_THRESHOLD_Type QUAD_DEC0_THRESHOLD;
  volatile LPMCU_MISC_REGS_QUAD_DEC0_CTRL_Type QUAD_DEC0_CTRL;
       RoReg8 Reserved34[0xB];
  volatile LPMCU_MISC_REGS_QUAD_DEC1_THRESHOLD_Type QUAD_DEC1_THRESHOLD;
  volatile LPMCU_MISC_REGS_QUAD_DEC1_CTRL_Type QUAD_DEC1_CTRL;
       RoReg8 Reserved35[0xB];
  volatile LPMCU_MISC_REGS_QUAD_DEC2_THRESHOLD_Type QUAD_DEC2_THRESHOLD;
  volatile LPMCU_MISC_REGS_QUAD_DEC2_CTRL_Type QUAD_DEC2_CTRL;
       RoReg8 Reserved36[0xB];
  volatile LPMCU_MISC_REGS_FP_COMP0_COMP_Type FP_COMP0_COMP;
  volatile LPMCU_MISC_REGS_FP_COMP1_COMP_Type FP_COMP1_COMP;
  volatile LPMCU_MISC_REGS_FP_COMP2_COMP_Type FP_COMP2_COMP;
  volatile LPMCU_MISC_REGS_FP_COMP3_COMP_Type FP_COMP3_COMP;
  volatile LPMCU_MISC_REGS_FP_COMP4_COMP_Type FP_COMP4_COMP;
  volatile LPMCU_MISC_REGS_FP_COMP5_COMP_Type FP_COMP5_COMP;
  volatile LPMCU_MISC_REGS_FP_COMP6_COMP_Type FP_COMP6_COMP;
  volatile LPMCU_MISC_REGS_FP_COMP7_COMP_Type FP_COMP7_COMP;
  volatile LPMCU_MISC_REGS_FP_COMP8_COMP_Type FP_COMP8_COMP;
  volatile LPMCU_MISC_REGS_FP_COMP9_COMP_Type FP_COMP9_COMP;
  volatile LPMCU_MISC_REGS_FP_COMP10_COMP_Type FP_COMP10_COMP;
  volatile LPMCU_MISC_REGS_FP_COMP11_COMP_Type FP_COMP11_COMP;
  volatile LPMCU_MISC_REGS_FP_COMP12_COMP_Type FP_COMP12_COMP;
  volatile LPMCU_MISC_REGS_FP_COMP13_COMP_Type FP_COMP13_COMP;
  volatile LPMCU_MISC_REGS_FP_COMP14_COMP_Type FP_COMP14_COMP;
  volatile LPMCU_MISC_REGS_FP_COMP15_COMP_Type FP_COMP15_COMP;
  volatile LPMCU_MISC_REGS_FP_COMP0_REPLACE_Type FP_COMP0_REPLACE;
  volatile LPMCU_MISC_REGS_FP_COMP1_REPLACE_Type FP_COMP1_REPLACE;
  volatile LPMCU_MISC_REGS_FP_COMP2_REPLACE_Type FP_COMP2_REPLACE;
  volatile LPMCU_MISC_REGS_FP_COMP3_REPLACE_Type FP_COMP3_REPLACE;
  volatile LPMCU_MISC_REGS_FP_COMP4_REPLACE_Type FP_COMP4_REPLACE;
  volatile LPMCU_MISC_REGS_FP_COMP5_REPLACE_Type FP_COMP5_REPLACE;
  volatile LPMCU_MISC_REGS_FP_COMP6_REPLACE_Type FP_COMP6_REPLACE;
  volatile LPMCU_MISC_REGS_FP_COMP7_REPLACE_Type FP_COMP7_REPLACE;
  volatile LPMCU_MISC_REGS_FP_COMP8_REPLACE_Type FP_COMP8_REPLACE;
  volatile LPMCU_MISC_REGS_FP_COMP9_REPLACE_Type FP_COMP9_REPLACE;
  volatile LPMCU_MISC_REGS_FP_COMP10_REPLACE_Type FP_COMP10_REPLACE;
  volatile LPMCU_MISC_REGS_FP_COMP11_REPLACE_Type FP_COMP11_REPLACE;
  volatile LPMCU_MISC_REGS_FP_COMP12_REPLACE_Type FP_COMP12_REPLACE;
  volatile LPMCU_MISC_REGS_FP_COMP13_REPLACE_Type FP_COMP13_REPLACE;
  volatile LPMCU_MISC_REGS_FP_COMP14_REPLACE_Type FP_COMP14_REPLACE;
  volatile LPMCU_MISC_REGS_FP_COMP15_REPLACE_Type FP_COMP15_REPLACE;
  volatile LPMCU_MISC_REGS_FP_COMP_ENABLE_Type FP_COMP_ENABLE;
       RoReg8 Reserved37[0xCE];
  volatile const LPMCU_MISC_REGS_PMU_READ_REGS_Type PMU_READ_REGS;
  volatile LPMCU_MISC_REGS_MS_GPIO_Type MS_GPIO;
       RoReg8 Reserved38[0xB];
  volatile const LPMCU_MISC_REGS_AON_SLEEP_TIMER_COUNTER_Type AON_SLEEP_TIMER_COUNTER;
} LpmcuMiscRegs;
# 257 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/lp_clk_cal_regs.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/lp_clk_cal_regs.h"
#define _SAMB11_LP_CLK_CAL_REGS_COMPONENT_ 
# 58 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/lp_clk_cal_regs.h"
#define LP_CLK_CAL_REGS_LPCCR1234 
#define REV_LP_CLK_CAL_REGS 0x100



typedef union {
  struct {
    uint16_t NUMBER_CALIB_CLKS:4;
    uint16_t :2;
    uint16_t START_RTC_CALIB:1;
    uint16_t START_OSC_CALIB:1;
    uint16_t :6;
    uint16_t IRQ_CONTROL:2;
  } bit;
  uint16_t reg;
} LP_CLK_CAL_REGS_CONFIG_REG_Type;


#define LP_CLK_CAL_REGS_CONFIG_REG_OFFSET 0x00
#define LP_CLK_CAL_REGS_CONFIG_REG_RESETVALUE 0x00u

#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Pos 0
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Msk (0xFu << LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS(value) (LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Msk & ((value) << LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Pos))
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_0_Val 0x0u
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_1_Val 0x1u
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_2_Val 0x2u
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_3_Val 0x3u
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_4_Val 0x4u
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_5_Val 0x5u
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_6_Val 0x6u
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_7_Val 0x7u
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_8_Val 0x8u
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_9_Val 0x9u
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_10_Val 0xAu
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_11_Val 0xBu
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_12_Val 0xCu
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_13_Val 0xDu
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_14_Val 0xEu
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_15_Val 0xFu
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_0 (LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_0_Val << LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_1 (LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_1_Val << LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_2 (LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_2_Val << LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_3 (LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_3_Val << LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_4 (LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_4_Val << LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_5 (LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_5_Val << LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_6 (LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_6_Val << LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_7 (LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_7_Val << LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_8 (LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_8_Val << LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_9 (LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_9_Val << LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_10 (LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_10_Val << LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_11 (LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_11_Val << LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_12 (LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_12_Val << LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_13 (LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_13_Val << LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_14 (LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_14_Val << LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_15 (LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_15_Val << LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_START_RTC_CALIB_Pos 6
#define LP_CLK_CAL_REGS_CONFIG_REG_START_RTC_CALIB_Msk (0x1u << LP_CLK_CAL_REGS_CONFIG_REG_START_RTC_CALIB_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_START_RTC_CALIB LP_CLK_CAL_REGS_CONFIG_REG_START_RTC_CALIB_Msk
#define LP_CLK_CAL_REGS_CONFIG_REG_START_OSC_CALIB_Pos 7
#define LP_CLK_CAL_REGS_CONFIG_REG_START_OSC_CALIB_Msk (0x1u << LP_CLK_CAL_REGS_CONFIG_REG_START_OSC_CALIB_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_START_OSC_CALIB LP_CLK_CAL_REGS_CONFIG_REG_START_OSC_CALIB_Msk
#define LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_Pos 14
#define LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_Msk (0x3u << LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL(value) (LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_Msk & ((value) << LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_Pos))
#define LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_0_Val 0x0u
#define LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_1_Val 0x1u
#define LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_2_Val 0x2u
#define LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_3_Val 0x3u
#define LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_0 (LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_0_Val << LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_1 (LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_1_Val << LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_2 (LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_2_Val << LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_3 (LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_3_Val << LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL_Pos)
#define LP_CLK_CAL_REGS_CONFIG_REG_MASK 0xC0CFu
#define LP_CLK_CAL_REGS_CONFIG_REG_Msk 0xC0CFu



typedef union {
  struct {
    uint32_t CAL_FRAC_COUNT:15;
    uint32_t NO_CAL_IN_PROGRESS:1;
    uint32_t CAL_INT_COUNT:15;
    uint32_t CAL_DONE:1;
  } bit;
  uint32_t reg;
} LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_Type;


#define LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_OFFSET 0x04
#define LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_RESETVALUE 0x8000u

#define LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_CAL_FRAC_COUNT_Pos 0
#define LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_CAL_FRAC_COUNT_Msk (0x7FFFu << LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_CAL_FRAC_COUNT_Pos)
#define LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_CAL_FRAC_COUNT(value) (LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_CAL_FRAC_COUNT_Msk & ((value) << LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_CAL_FRAC_COUNT_Pos))
#define LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_NO_CAL_IN_PROGRESS_Pos 15
#define LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_NO_CAL_IN_PROGRESS_Msk (0x1u << LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_NO_CAL_IN_PROGRESS_Pos)
#define LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_NO_CAL_IN_PROGRESS LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_NO_CAL_IN_PROGRESS_Msk
#define LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_CAL_INT_COUNT_Pos 16
#define LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_CAL_INT_COUNT_Msk (0x7FFFu << LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_CAL_INT_COUNT_Pos)
#define LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_CAL_INT_COUNT(value) (LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_CAL_INT_COUNT_Msk & ((value) << LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_CAL_INT_COUNT_Pos))
#define LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_CAL_DONE_Pos 31
#define LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_CAL_DONE_Msk (0x1u << LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_CAL_DONE_Pos)
#define LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_CAL_DONE LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_CAL_DONE_Msk
#define LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_MASK 0xFFFFFFFFu
#define LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t CAL_FRAC_COUNT:15;
    uint32_t NO_CAL_IN_PROGRESS:1;
    uint32_t CAL_INT_COUNT:15;
    uint32_t CAL_DONE:1;
  } bit;
  uint32_t reg;
} LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_Type;


#define LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_OFFSET 0x08
#define LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_RESETVALUE 0x8000u

#define LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_CAL_FRAC_COUNT_Pos 0
#define LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_CAL_FRAC_COUNT_Msk (0x7FFFu << LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_CAL_FRAC_COUNT_Pos)
#define LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_CAL_FRAC_COUNT(value) (LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_CAL_FRAC_COUNT_Msk & ((value) << LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_CAL_FRAC_COUNT_Pos))
#define LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_NO_CAL_IN_PROGRESS_Pos 15
#define LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_NO_CAL_IN_PROGRESS_Msk (0x1u << LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_NO_CAL_IN_PROGRESS_Pos)
#define LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_NO_CAL_IN_PROGRESS LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_NO_CAL_IN_PROGRESS_Msk
#define LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_CAL_INT_COUNT_Pos 16
#define LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_CAL_INT_COUNT_Msk (0x7FFFu << LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_CAL_INT_COUNT_Pos)
#define LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_CAL_INT_COUNT(value) (LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_CAL_INT_COUNT_Msk & ((value) << LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_CAL_INT_COUNT_Pos))
#define LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_CAL_DONE_Pos 31
#define LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_CAL_DONE_Msk (0x1u << LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_CAL_DONE_Pos)
#define LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_CAL_DONE LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_CAL_DONE_Msk
#define LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_MASK 0xFFFFFFFFu
#define LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint8_t CALIBRATION_OSC_DONE:1;
    uint8_t CALIBRATION_RTC_DONE:1;
    uint8_t :2;
    uint8_t OSC_CAL_RUNNING:1;
    uint8_t RTC_CAL_RUNNING:1;
    uint8_t :2;
  } bit;
  uint8_t reg;
} LP_CLK_CAL_REGS_CALIB_STATUS_REG_Type;


#define LP_CLK_CAL_REGS_CALIB_STATUS_REG_OFFSET 0x0C
#define LP_CLK_CAL_REGS_CALIB_STATUS_REG_RESETVALUE 0x00u

#define LP_CLK_CAL_REGS_CALIB_STATUS_REG_CALIBRATION_OSC_DONE_Pos 0
#define LP_CLK_CAL_REGS_CALIB_STATUS_REG_CALIBRATION_OSC_DONE_Msk (0x1u << LP_CLK_CAL_REGS_CALIB_STATUS_REG_CALIBRATION_OSC_DONE_Pos)
#define LP_CLK_CAL_REGS_CALIB_STATUS_REG_CALIBRATION_OSC_DONE LP_CLK_CAL_REGS_CALIB_STATUS_REG_CALIBRATION_OSC_DONE_Msk
#define LP_CLK_CAL_REGS_CALIB_STATUS_REG_CALIBRATION_RTC_DONE_Pos 1
#define LP_CLK_CAL_REGS_CALIB_STATUS_REG_CALIBRATION_RTC_DONE_Msk (0x1u << LP_CLK_CAL_REGS_CALIB_STATUS_REG_CALIBRATION_RTC_DONE_Pos)
#define LP_CLK_CAL_REGS_CALIB_STATUS_REG_CALIBRATION_RTC_DONE LP_CLK_CAL_REGS_CALIB_STATUS_REG_CALIBRATION_RTC_DONE_Msk
#define LP_CLK_CAL_REGS_CALIB_STATUS_REG_OSC_CAL_RUNNING_Pos 4
#define LP_CLK_CAL_REGS_CALIB_STATUS_REG_OSC_CAL_RUNNING_Msk (0x1u << LP_CLK_CAL_REGS_CALIB_STATUS_REG_OSC_CAL_RUNNING_Pos)
#define LP_CLK_CAL_REGS_CALIB_STATUS_REG_OSC_CAL_RUNNING LP_CLK_CAL_REGS_CALIB_STATUS_REG_OSC_CAL_RUNNING_Msk
#define LP_CLK_CAL_REGS_CALIB_STATUS_REG_RTC_CAL_RUNNING_Pos 5
#define LP_CLK_CAL_REGS_CALIB_STATUS_REG_RTC_CAL_RUNNING_Msk (0x1u << LP_CLK_CAL_REGS_CALIB_STATUS_REG_RTC_CAL_RUNNING_Pos)
#define LP_CLK_CAL_REGS_CALIB_STATUS_REG_RTC_CAL_RUNNING LP_CLK_CAL_REGS_CALIB_STATUS_REG_RTC_CAL_RUNNING_Msk
#define LP_CLK_CAL_REGS_CALIB_STATUS_REG_MASK 0x33u
#define LP_CLK_CAL_REGS_CALIB_STATUS_REG_Msk 0x33u
# 242 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/lp_clk_cal_regs.h"
typedef struct {
  volatile LP_CLK_CAL_REGS_CONFIG_REG_Type CONFIG_REG;
       RoReg8 Reserved1[0x2];
  volatile const LP_CLK_CAL_REGS_CALIB_OSC_COUNT_REG_Type CALIB_OSC_COUNT_REG;
  volatile const LP_CLK_CAL_REGS_CALIB_RTC_COUNT_REG_Type CALIB_RTC_COUNT_REG;
  volatile const LP_CLK_CAL_REGS_CALIB_STATUS_REG_Type CALIB_STATUS_REG;
} LpClkCalRegs;
# 258 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/aon_sleep_timer.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/aon_sleep_timer.h"
#define _SAMB11_AON_SLEEP_TIMER_COMPONENT_ 
# 58 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/aon_sleep_timer.h"
#define AON_SLEEP_TIMER_AONST1234 
#define REV_AON_SLEEP_TIMER 0x100



typedef union {
  struct {
    uint32_t RELOAD_ENABLE:1;
    uint32_t SINGLE_COUNT_ENABLE:1;
    uint32_t :2;
    uint32_t IRQ_CLEAR:1;
    uint32_t :3;
    uint32_t SLP_TIMER_CLK_RELOAD_DLY:2;
    uint32_t :2;
    uint32_t SLP_TIMER_SINGLE_COUNT_ENABLE_DLY:3;
    uint32_t :15;
    uint32_t SLEEP_TIMER_ACTIVE:1;
    uint32_t SLEEP_TIMER_NOT_ACTIVE:1;
  } bit;
  uint32_t reg;
} AON_SLEEP_TIMER_CONTROL_Type;


#define AON_SLEEP_TIMER_CONTROL_OFFSET 0x00
#define AON_SLEEP_TIMER_CONTROL_RESETVALUE 0x00u

#define AON_SLEEP_TIMER_CONTROL_RELOAD_ENABLE_Pos 0
#define AON_SLEEP_TIMER_CONTROL_RELOAD_ENABLE_Msk (0x1u << AON_SLEEP_TIMER_CONTROL_RELOAD_ENABLE_Pos)
#define AON_SLEEP_TIMER_CONTROL_RELOAD_ENABLE AON_SLEEP_TIMER_CONTROL_RELOAD_ENABLE_Msk
#define AON_SLEEP_TIMER_CONTROL_SINGLE_COUNT_ENABLE_Pos 1
#define AON_SLEEP_TIMER_CONTROL_SINGLE_COUNT_ENABLE_Msk (0x1u << AON_SLEEP_TIMER_CONTROL_SINGLE_COUNT_ENABLE_Pos)
#define AON_SLEEP_TIMER_CONTROL_SINGLE_COUNT_ENABLE AON_SLEEP_TIMER_CONTROL_SINGLE_COUNT_ENABLE_Msk
#define AON_SLEEP_TIMER_CONTROL_IRQ_CLEAR_Pos 4
#define AON_SLEEP_TIMER_CONTROL_IRQ_CLEAR_Msk (0x1u << AON_SLEEP_TIMER_CONTROL_IRQ_CLEAR_Pos)
#define AON_SLEEP_TIMER_CONTROL_IRQ_CLEAR AON_SLEEP_TIMER_CONTROL_IRQ_CLEAR_Msk
#define AON_SLEEP_TIMER_CONTROL_SLP_TIMER_CLK_RELOAD_DLY_Pos 8
#define AON_SLEEP_TIMER_CONTROL_SLP_TIMER_CLK_RELOAD_DLY_Msk (0x3u << AON_SLEEP_TIMER_CONTROL_SLP_TIMER_CLK_RELOAD_DLY_Pos)
#define AON_SLEEP_TIMER_CONTROL_SLP_TIMER_CLK_RELOAD_DLY(value) (AON_SLEEP_TIMER_CONTROL_SLP_TIMER_CLK_RELOAD_DLY_Msk & ((value) << AON_SLEEP_TIMER_CONTROL_SLP_TIMER_CLK_RELOAD_DLY_Pos))
#define AON_SLEEP_TIMER_CONTROL_SLP_TIMER_SINGLE_COUNT_ENABLE_DLY_Pos 12
#define AON_SLEEP_TIMER_CONTROL_SLP_TIMER_SINGLE_COUNT_ENABLE_DLY_Msk (0x7u << AON_SLEEP_TIMER_CONTROL_SLP_TIMER_SINGLE_COUNT_ENABLE_DLY_Pos)
#define AON_SLEEP_TIMER_CONTROL_SLP_TIMER_SINGLE_COUNT_ENABLE_DLY(value) (AON_SLEEP_TIMER_CONTROL_SLP_TIMER_SINGLE_COUNT_ENABLE_DLY_Msk & ((value) << AON_SLEEP_TIMER_CONTROL_SLP_TIMER_SINGLE_COUNT_ENABLE_DLY_Pos))
#define AON_SLEEP_TIMER_CONTROL_SLEEP_TIMER_ACTIVE_Pos 30
#define AON_SLEEP_TIMER_CONTROL_SLEEP_TIMER_ACTIVE_Msk (0x1u << AON_SLEEP_TIMER_CONTROL_SLEEP_TIMER_ACTIVE_Pos)
#define AON_SLEEP_TIMER_CONTROL_SLEEP_TIMER_ACTIVE AON_SLEEP_TIMER_CONTROL_SLEEP_TIMER_ACTIVE_Msk
#define AON_SLEEP_TIMER_CONTROL_SLEEP_TIMER_NOT_ACTIVE_Pos 31
#define AON_SLEEP_TIMER_CONTROL_SLEEP_TIMER_NOT_ACTIVE_Msk (0x1u << AON_SLEEP_TIMER_CONTROL_SLEEP_TIMER_NOT_ACTIVE_Pos)
#define AON_SLEEP_TIMER_CONTROL_SLEEP_TIMER_NOT_ACTIVE AON_SLEEP_TIMER_CONTROL_SLEEP_TIMER_NOT_ACTIVE_Msk
#define AON_SLEEP_TIMER_CONTROL_MASK 0xC0007313u
#define AON_SLEEP_TIMER_CONTROL_Msk 0xC0007313u



typedef union {
  struct {
    uint32_t SINGLE_COUNT_DURATION:32;
  } bit;
  uint32_t reg;
} AON_SLEEP_TIMER_SINGLE_COUNT_DURATION_Type;


#define AON_SLEEP_TIMER_SINGLE_COUNT_DURATION_OFFSET 0x04
#define AON_SLEEP_TIMER_SINGLE_COUNT_DURATION_RESETVALUE 0x00u

#define AON_SLEEP_TIMER_SINGLE_COUNT_DURATION_SINGLE_COUNT_DURATION_Pos 0
#define AON_SLEEP_TIMER_SINGLE_COUNT_DURATION_SINGLE_COUNT_DURATION_Msk (0xFFFFFFFFu << AON_SLEEP_TIMER_SINGLE_COUNT_DURATION_SINGLE_COUNT_DURATION_Pos)
#define AON_SLEEP_TIMER_SINGLE_COUNT_DURATION_SINGLE_COUNT_DURATION(value) (AON_SLEEP_TIMER_SINGLE_COUNT_DURATION_SINGLE_COUNT_DURATION_Msk & ((value) << AON_SLEEP_TIMER_SINGLE_COUNT_DURATION_SINGLE_COUNT_DURATION_Pos))
#define AON_SLEEP_TIMER_SINGLE_COUNT_DURATION_MASK 0xFFFFFFFFu
#define AON_SLEEP_TIMER_SINGLE_COUNT_DURATION_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t CURRENT_COUNT_VALUE:32;
  } bit;
  uint32_t reg;
} AON_SLEEP_TIMER_CURRENT_COUNT_VALUE_Type;


#define AON_SLEEP_TIMER_CURRENT_COUNT_VALUE_OFFSET 0x0C
#define AON_SLEEP_TIMER_CURRENT_COUNT_VALUE_RESETVALUE 0x00u

#define AON_SLEEP_TIMER_CURRENT_COUNT_VALUE_CURRENT_COUNT_VALUE_Pos 0
#define AON_SLEEP_TIMER_CURRENT_COUNT_VALUE_CURRENT_COUNT_VALUE_Msk (0xFFFFFFFFu << AON_SLEEP_TIMER_CURRENT_COUNT_VALUE_CURRENT_COUNT_VALUE_Pos)
#define AON_SLEEP_TIMER_CURRENT_COUNT_VALUE_CURRENT_COUNT_VALUE(value) (AON_SLEEP_TIMER_CURRENT_COUNT_VALUE_CURRENT_COUNT_VALUE_Msk & ((value) << AON_SLEEP_TIMER_CURRENT_COUNT_VALUE_CURRENT_COUNT_VALUE_Pos))
#define AON_SLEEP_TIMER_CURRENT_COUNT_VALUE_MASK 0xFFFFFFFFu
#define AON_SLEEP_TIMER_CURRENT_COUNT_VALUE_Msk 0xFFFFFFFFu
# 158 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/aon_sleep_timer.h"
typedef struct {
  volatile AON_SLEEP_TIMER_CONTROL_Type CONTROL;
  volatile AON_SLEEP_TIMER_SINGLE_COUNT_DURATION_Type SINGLE_COUNT_DURATION;
       RoReg8 Reserved1[0x4];
  volatile const AON_SLEEP_TIMER_CURRENT_COUNT_VALUE_Type CURRENT_COUNT_VALUE;
} AonSleepTimer;
# 259 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/aon_pwr_seq.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/aon_pwr_seq.h"
#define _SAMB11_AON_PWR_SEQ_COMPONENT_ 
# 58 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/aon_pwr_seq.h"
#define AON_PWR_SEQ_AONPS1234 
#define REV_AON_PWR_SEQ 0x100



typedef union {
  struct {
    uint8_t :1;
    uint8_t BLE_ENABLE:1;
    uint8_t :6;
  } bit;
  uint8_t reg;
} AON_PWR_SEQ_GPIO_WAKEUP_CTRL_Type;


#define AON_PWR_SEQ_GPIO_WAKEUP_CTRL_OFFSET 0x00
#define AON_PWR_SEQ_GPIO_WAKEUP_CTRL_RESETVALUE 0x02u

#define AON_PWR_SEQ_GPIO_WAKEUP_CTRL_BLE_ENABLE_Pos 1
#define AON_PWR_SEQ_GPIO_WAKEUP_CTRL_BLE_ENABLE_Msk (0x1u << AON_PWR_SEQ_GPIO_WAKEUP_CTRL_BLE_ENABLE_Pos)
#define AON_PWR_SEQ_GPIO_WAKEUP_CTRL_BLE_ENABLE AON_PWR_SEQ_GPIO_WAKEUP_CTRL_BLE_ENABLE_Msk
#define AON_PWR_SEQ_GPIO_WAKEUP_CTRL_MASK 0x02u
#define AON_PWR_SEQ_GPIO_WAKEUP_CTRL_Msk 0x02u



typedef union {
  struct {
    uint8_t ARM_ENABLE:1;
    uint8_t BLE_ENABLE:1;
    uint8_t :6;
  } bit;
  uint8_t reg;
} AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_Type;


#define AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_OFFSET 0x0C
#define AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_RESETVALUE 0x00u

#define AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE_Pos 0
#define AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE_Msk (0x1u << AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE_Pos)
#define AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE_Msk
#define AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_BLE_ENABLE_Pos 1
#define AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_BLE_ENABLE_Msk (0x1u << AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_BLE_ENABLE_Pos)
#define AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_BLE_ENABLE AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_BLE_ENABLE_Msk
#define AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_MASK 0x03u
#define AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_Msk 0x03u



typedef union {
  struct {
    uint16_t :6;
    uint16_t BLE_ENABLE:1;
    uint16_t :2;
    uint16_t PD7_ENABLE:1;
    uint16_t :6;
  } bit;
  uint16_t reg;
} AON_PWR_SEQ_LPMCU_WAKEUP_CTRL_Type;


#define AON_PWR_SEQ_LPMCU_WAKEUP_CTRL_OFFSET 0x10
#define AON_PWR_SEQ_LPMCU_WAKEUP_CTRL_RESETVALUE 0x00u

#define AON_PWR_SEQ_LPMCU_WAKEUP_CTRL_BLE_ENABLE_Pos 6
#define AON_PWR_SEQ_LPMCU_WAKEUP_CTRL_BLE_ENABLE_Msk (0x1u << AON_PWR_SEQ_LPMCU_WAKEUP_CTRL_BLE_ENABLE_Pos)
#define AON_PWR_SEQ_LPMCU_WAKEUP_CTRL_BLE_ENABLE AON_PWR_SEQ_LPMCU_WAKEUP_CTRL_BLE_ENABLE_Msk
#define AON_PWR_SEQ_LPMCU_WAKEUP_CTRL_PD7_ENABLE_Pos 9
#define AON_PWR_SEQ_LPMCU_WAKEUP_CTRL_PD7_ENABLE_Msk (0x1u << AON_PWR_SEQ_LPMCU_WAKEUP_CTRL_PD7_ENABLE_Pos)
#define AON_PWR_SEQ_LPMCU_WAKEUP_CTRL_PD7_ENABLE AON_PWR_SEQ_LPMCU_WAKEUP_CTRL_PD7_ENABLE_Msk
#define AON_PWR_SEQ_LPMCU_WAKEUP_CTRL_MASK 0x240u
#define AON_PWR_SEQ_LPMCU_WAKEUP_CTRL_Msk 0x240u



typedef union {
  struct {
    uint8_t ARM_ENABLE:1;
    uint8_t BLE_ENABLE:1;
    uint8_t :6;
  } bit;
  uint8_t reg;
} AON_PWR_SEQ_BLE_ST_WAKEUP_CTRL_Type;


#define AON_PWR_SEQ_BLE_ST_WAKEUP_CTRL_OFFSET 0x14
#define AON_PWR_SEQ_BLE_ST_WAKEUP_CTRL_RESETVALUE 0x00u

#define AON_PWR_SEQ_BLE_ST_WAKEUP_CTRL_ARM_ENABLE_Pos 0
#define AON_PWR_SEQ_BLE_ST_WAKEUP_CTRL_ARM_ENABLE_Msk (0x1u << AON_PWR_SEQ_BLE_ST_WAKEUP_CTRL_ARM_ENABLE_Pos)
#define AON_PWR_SEQ_BLE_ST_WAKEUP_CTRL_ARM_ENABLE AON_PWR_SEQ_BLE_ST_WAKEUP_CTRL_ARM_ENABLE_Msk
#define AON_PWR_SEQ_BLE_ST_WAKEUP_CTRL_BLE_ENABLE_Pos 1
#define AON_PWR_SEQ_BLE_ST_WAKEUP_CTRL_BLE_ENABLE_Msk (0x1u << AON_PWR_SEQ_BLE_ST_WAKEUP_CTRL_BLE_ENABLE_Pos)
#define AON_PWR_SEQ_BLE_ST_WAKEUP_CTRL_BLE_ENABLE AON_PWR_SEQ_BLE_ST_WAKEUP_CTRL_BLE_ENABLE_Msk
#define AON_PWR_SEQ_BLE_ST_WAKEUP_CTRL_MASK 0x03u
#define AON_PWR_SEQ_BLE_ST_WAKEUP_CTRL_Msk 0x03u



typedef union {
  struct {
    uint32_t ARM_SLEEP_EN:1;
    uint32_t :5;
    uint32_t BLE_SLEEP_EN:1;
    uint32_t :1;
    uint32_t PD6_SLEEP_EN:1;
    uint32_t PD7_SLEEP_EN:1;
    uint32_t :6;
    uint32_t PD2A_RETENTION_EN:1;
    uint32_t PD2B_RETENTION_EN:1;
    uint32_t PD3_RETENTION_EN:1;
    uint32_t :2;
    uint32_t PD5_RETENTION_EN:1;
    uint32_t PD8_RETENTION_EN:1;
    uint32_t :9;
  } bit;
  uint32_t reg;
} AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_Type;


#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_OFFSET 0x20
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_RESETVALUE 0x00u

#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_ARM_SLEEP_EN_Pos 0
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_ARM_SLEEP_EN_Msk (0x1u << AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_ARM_SLEEP_EN_Pos)
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_ARM_SLEEP_EN AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_ARM_SLEEP_EN_Msk
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_BLE_SLEEP_EN_Pos 6
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_BLE_SLEEP_EN_Msk (0x1u << AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_BLE_SLEEP_EN_Pos)
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_BLE_SLEEP_EN AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_BLE_SLEEP_EN_Msk
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD6_SLEEP_EN_Pos 8
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD6_SLEEP_EN_Msk (0x1u << AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD6_SLEEP_EN_Pos)
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD6_SLEEP_EN AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD6_SLEEP_EN_Msk
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD7_SLEEP_EN_Pos 9
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD7_SLEEP_EN_Msk (0x1u << AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD7_SLEEP_EN_Pos)
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD7_SLEEP_EN AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD7_SLEEP_EN_Msk
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD2A_RETENTION_EN_Pos 16
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD2A_RETENTION_EN_Msk (0x1u << AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD2A_RETENTION_EN_Pos)
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD2A_RETENTION_EN AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD2A_RETENTION_EN_Msk
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD2B_RETENTION_EN_Pos 17
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD2B_RETENTION_EN_Msk (0x1u << AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD2B_RETENTION_EN_Pos)
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD2B_RETENTION_EN AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD2B_RETENTION_EN_Msk
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD3_RETENTION_EN_Pos 18
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD3_RETENTION_EN_Msk (0x1u << AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD3_RETENTION_EN_Pos)
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD3_RETENTION_EN AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD3_RETENTION_EN_Msk
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD5_RETENTION_EN_Pos 21
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD5_RETENTION_EN_Msk (0x1u << AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD5_RETENTION_EN_Pos)
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD5_RETENTION_EN AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD5_RETENTION_EN_Msk
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD8_RETENTION_EN_Pos 22
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD8_RETENTION_EN_Msk (0x1u << AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD8_RETENTION_EN_Pos)
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD8_RETENTION_EN AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_PD8_RETENTION_EN_Msk
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_MASK 0x670341u
#define AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_Msk 0x670341u



typedef union {
  struct {
    uint32_t CLOCK_EN_EARLY:6;
    uint32_t :10;
    uint32_t ISOLATE:6;
    uint32_t :2;
    uint32_t RESETN:6;
    uint32_t :2;
  } bit;
  uint32_t reg;
} AON_PWR_SEQ_OFF_DELAY_0_CTRL_Type;


#define AON_PWR_SEQ_OFF_DELAY_0_CTRL_OFFSET 0x40
#define AON_PWR_SEQ_OFF_DELAY_0_CTRL_RESETVALUE 0x4030001u

#define AON_PWR_SEQ_OFF_DELAY_0_CTRL_CLOCK_EN_EARLY_Pos 0
#define AON_PWR_SEQ_OFF_DELAY_0_CTRL_CLOCK_EN_EARLY_Msk (0x3Fu << AON_PWR_SEQ_OFF_DELAY_0_CTRL_CLOCK_EN_EARLY_Pos)
#define AON_PWR_SEQ_OFF_DELAY_0_CTRL_CLOCK_EN_EARLY(value) (AON_PWR_SEQ_OFF_DELAY_0_CTRL_CLOCK_EN_EARLY_Msk & ((value) << AON_PWR_SEQ_OFF_DELAY_0_CTRL_CLOCK_EN_EARLY_Pos))
#define AON_PWR_SEQ_OFF_DELAY_0_CTRL_ISOLATE_Pos 16
#define AON_PWR_SEQ_OFF_DELAY_0_CTRL_ISOLATE_Msk (0x3Fu << AON_PWR_SEQ_OFF_DELAY_0_CTRL_ISOLATE_Pos)
#define AON_PWR_SEQ_OFF_DELAY_0_CTRL_ISOLATE(value) (AON_PWR_SEQ_OFF_DELAY_0_CTRL_ISOLATE_Msk & ((value) << AON_PWR_SEQ_OFF_DELAY_0_CTRL_ISOLATE_Pos))
#define AON_PWR_SEQ_OFF_DELAY_0_CTRL_RESETN_Pos 24
#define AON_PWR_SEQ_OFF_DELAY_0_CTRL_RESETN_Msk (0x3Fu << AON_PWR_SEQ_OFF_DELAY_0_CTRL_RESETN_Pos)
#define AON_PWR_SEQ_OFF_DELAY_0_CTRL_RESETN(value) (AON_PWR_SEQ_OFF_DELAY_0_CTRL_RESETN_Msk & ((value) << AON_PWR_SEQ_OFF_DELAY_0_CTRL_RESETN_Pos))
#define AON_PWR_SEQ_OFF_DELAY_0_CTRL_MASK 0x3F3F003Fu
#define AON_PWR_SEQ_OFF_DELAY_0_CTRL_Msk 0x3F3F003Fu



typedef union {
  struct {
    uint32_t BTRIM:6;
    uint32_t :2;
    uint32_t STDBY_N:6;
    uint32_t :2;
    uint32_t POWER_VDD:6;
    uint32_t :2;
    uint32_t POWER_VDM:6;
    uint32_t :2;
  } bit;
  uint32_t reg;
} AON_PWR_SEQ_OFF_DELAY_1_CTRL_Type;


#define AON_PWR_SEQ_OFF_DELAY_1_CTRL_OFFSET 0x44
#define AON_PWR_SEQ_OFF_DELAY_1_CTRL_RESETVALUE 0x8070605u

#define AON_PWR_SEQ_OFF_DELAY_1_CTRL_BTRIM_Pos 0
#define AON_PWR_SEQ_OFF_DELAY_1_CTRL_BTRIM_Msk (0x3Fu << AON_PWR_SEQ_OFF_DELAY_1_CTRL_BTRIM_Pos)
#define AON_PWR_SEQ_OFF_DELAY_1_CTRL_BTRIM(value) (AON_PWR_SEQ_OFF_DELAY_1_CTRL_BTRIM_Msk & ((value) << AON_PWR_SEQ_OFF_DELAY_1_CTRL_BTRIM_Pos))
#define AON_PWR_SEQ_OFF_DELAY_1_CTRL_STDBY_N_Pos 8
#define AON_PWR_SEQ_OFF_DELAY_1_CTRL_STDBY_N_Msk (0x3Fu << AON_PWR_SEQ_OFF_DELAY_1_CTRL_STDBY_N_Pos)
#define AON_PWR_SEQ_OFF_DELAY_1_CTRL_STDBY_N(value) (AON_PWR_SEQ_OFF_DELAY_1_CTRL_STDBY_N_Msk & ((value) << AON_PWR_SEQ_OFF_DELAY_1_CTRL_STDBY_N_Pos))
#define AON_PWR_SEQ_OFF_DELAY_1_CTRL_POWER_VDD_Pos 16
#define AON_PWR_SEQ_OFF_DELAY_1_CTRL_POWER_VDD_Msk (0x3Fu << AON_PWR_SEQ_OFF_DELAY_1_CTRL_POWER_VDD_Pos)
#define AON_PWR_SEQ_OFF_DELAY_1_CTRL_POWER_VDD(value) (AON_PWR_SEQ_OFF_DELAY_1_CTRL_POWER_VDD_Msk & ((value) << AON_PWR_SEQ_OFF_DELAY_1_CTRL_POWER_VDD_Pos))
#define AON_PWR_SEQ_OFF_DELAY_1_CTRL_POWER_VDM_Pos 24
#define AON_PWR_SEQ_OFF_DELAY_1_CTRL_POWER_VDM_Msk (0x3Fu << AON_PWR_SEQ_OFF_DELAY_1_CTRL_POWER_VDM_Pos)
#define AON_PWR_SEQ_OFF_DELAY_1_CTRL_POWER_VDM(value) (AON_PWR_SEQ_OFF_DELAY_1_CTRL_POWER_VDM_Msk & ((value) << AON_PWR_SEQ_OFF_DELAY_1_CTRL_POWER_VDM_Pos))
#define AON_PWR_SEQ_OFF_DELAY_1_CTRL_MASK 0x3F3F3F3Fu
#define AON_PWR_SEQ_OFF_DELAY_1_CTRL_Msk 0x3F3F3F3Fu



typedef union {
  struct {
    uint16_t CLOCK_EN_EARLY_ARM:6;
    uint16_t :2;
    uint16_t CLOCK_EN_EARLY_BLE:6;
    uint16_t :2;
  } bit;
  uint16_t reg;
} AON_PWR_SEQ_ON_DELAY_0_CTRL_Type;


#define AON_PWR_SEQ_ON_DELAY_0_CTRL_OFFSET 0x48
#define AON_PWR_SEQ_ON_DELAY_0_CTRL_RESETVALUE 0x2727u

#define AON_PWR_SEQ_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_ARM_Pos 0
#define AON_PWR_SEQ_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_ARM_Msk (0x3Fu << AON_PWR_SEQ_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_ARM_Pos)
#define AON_PWR_SEQ_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_ARM(value) (AON_PWR_SEQ_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_ARM_Msk & ((value) << AON_PWR_SEQ_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_ARM_Pos))
#define AON_PWR_SEQ_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_BLE_Pos 8
#define AON_PWR_SEQ_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_BLE_Msk (0x3Fu << AON_PWR_SEQ_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_BLE_Pos)
#define AON_PWR_SEQ_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_BLE(value) (AON_PWR_SEQ_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_BLE_Msk & ((value) << AON_PWR_SEQ_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_BLE_Pos))
#define AON_PWR_SEQ_ON_DELAY_0_CTRL_MASK 0x3F3Fu
#define AON_PWR_SEQ_ON_DELAY_0_CTRL_Msk 0x3F3Fu



typedef union {
  struct {
    uint32_t BTRIM:6;
    uint32_t :2;
    uint32_t STDBY_N:6;
    uint32_t :2;
    uint32_t POWER_VDD:6;
    uint32_t :2;
    uint32_t POWER_VDM:6;
    uint32_t :2;
  } bit;
  uint32_t reg;
} AON_PWR_SEQ_ON_DELAY_1_CTRL_Type;


#define AON_PWR_SEQ_ON_DELAY_1_CTRL_OFFSET 0x4C
#define AON_PWR_SEQ_ON_DELAY_1_CTRL_RESETVALUE 0x1020304u

#define AON_PWR_SEQ_ON_DELAY_1_CTRL_BTRIM_Pos 0
#define AON_PWR_SEQ_ON_DELAY_1_CTRL_BTRIM_Msk (0x3Fu << AON_PWR_SEQ_ON_DELAY_1_CTRL_BTRIM_Pos)
#define AON_PWR_SEQ_ON_DELAY_1_CTRL_BTRIM(value) (AON_PWR_SEQ_ON_DELAY_1_CTRL_BTRIM_Msk & ((value) << AON_PWR_SEQ_ON_DELAY_1_CTRL_BTRIM_Pos))
#define AON_PWR_SEQ_ON_DELAY_1_CTRL_STDBY_N_Pos 8
#define AON_PWR_SEQ_ON_DELAY_1_CTRL_STDBY_N_Msk (0x3Fu << AON_PWR_SEQ_ON_DELAY_1_CTRL_STDBY_N_Pos)
#define AON_PWR_SEQ_ON_DELAY_1_CTRL_STDBY_N(value) (AON_PWR_SEQ_ON_DELAY_1_CTRL_STDBY_N_Msk & ((value) << AON_PWR_SEQ_ON_DELAY_1_CTRL_STDBY_N_Pos))
#define AON_PWR_SEQ_ON_DELAY_1_CTRL_POWER_VDD_Pos 16
#define AON_PWR_SEQ_ON_DELAY_1_CTRL_POWER_VDD_Msk (0x3Fu << AON_PWR_SEQ_ON_DELAY_1_CTRL_POWER_VDD_Pos)
#define AON_PWR_SEQ_ON_DELAY_1_CTRL_POWER_VDD(value) (AON_PWR_SEQ_ON_DELAY_1_CTRL_POWER_VDD_Msk & ((value) << AON_PWR_SEQ_ON_DELAY_1_CTRL_POWER_VDD_Pos))
#define AON_PWR_SEQ_ON_DELAY_1_CTRL_POWER_VDM_Pos 24
#define AON_PWR_SEQ_ON_DELAY_1_CTRL_POWER_VDM_Msk (0x3Fu << AON_PWR_SEQ_ON_DELAY_1_CTRL_POWER_VDM_Pos)
#define AON_PWR_SEQ_ON_DELAY_1_CTRL_POWER_VDM(value) (AON_PWR_SEQ_ON_DELAY_1_CTRL_POWER_VDM_Msk & ((value) << AON_PWR_SEQ_ON_DELAY_1_CTRL_POWER_VDM_Pos))
#define AON_PWR_SEQ_ON_DELAY_1_CTRL_MASK 0x3F3F3F3Fu
#define AON_PWR_SEQ_ON_DELAY_1_CTRL_Msk 0x3F3F3F3Fu



typedef union {
  struct {
    uint16_t OFF:6;
    uint16_t :2;
    uint16_t ON:6;
    uint16_t :2;
  } bit;
  uint16_t reg;
} AON_PWR_SEQ_VDD_DCDC_EN_DELAY_CTRL_Type;


#define AON_PWR_SEQ_VDD_DCDC_EN_DELAY_CTRL_OFFSET 0x50
#define AON_PWR_SEQ_VDD_DCDC_EN_DELAY_CTRL_RESETVALUE 0x2106u

#define AON_PWR_SEQ_VDD_DCDC_EN_DELAY_CTRL_OFF_Pos 0
#define AON_PWR_SEQ_VDD_DCDC_EN_DELAY_CTRL_OFF_Msk (0x3Fu << AON_PWR_SEQ_VDD_DCDC_EN_DELAY_CTRL_OFF_Pos)
#define AON_PWR_SEQ_VDD_DCDC_EN_DELAY_CTRL_OFF(value) (AON_PWR_SEQ_VDD_DCDC_EN_DELAY_CTRL_OFF_Msk & ((value) << AON_PWR_SEQ_VDD_DCDC_EN_DELAY_CTRL_OFF_Pos))
#define AON_PWR_SEQ_VDD_DCDC_EN_DELAY_CTRL_ON_Pos 8
#define AON_PWR_SEQ_VDD_DCDC_EN_DELAY_CTRL_ON_Msk (0x3Fu << AON_PWR_SEQ_VDD_DCDC_EN_DELAY_CTRL_ON_Pos)
#define AON_PWR_SEQ_VDD_DCDC_EN_DELAY_CTRL_ON(value) (AON_PWR_SEQ_VDD_DCDC_EN_DELAY_CTRL_ON_Msk & ((value) << AON_PWR_SEQ_VDD_DCDC_EN_DELAY_CTRL_ON_Pos))
#define AON_PWR_SEQ_VDD_DCDC_EN_DELAY_CTRL_MASK 0x3F3Fu
#define AON_PWR_SEQ_VDD_DCDC_EN_DELAY_CTRL_Msk 0x3F3Fu



typedef union {
  struct {
    uint16_t :2;
    uint16_t PD0_LOW_VOLTAGE_EN_VAL:1;
    uint16_t PD0_LOW_VOLTAGE_EN_EN:1;
    uint16_t ENABLE_CLOCK_GATE:1;
    uint16_t :1;
    uint16_t VDD_DCDC_EN_VAL:1;
    uint16_t VDD_DCDC_EN_EN:1;
    uint16_t FORCE_ON_BLE_CORE:1;
    uint16_t FORCE_ON_BLE_MEMORIES:1;
    uint16_t :6;
  } bit;
  uint16_t reg;
} AON_PWR_SEQ_MISC_BYPASS_0_CTRL_Type;


#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_OFFSET 0x218
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_RESETVALUE 0x88u

#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_PD0_LOW_VOLTAGE_EN_VAL_Pos 2
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_PD0_LOW_VOLTAGE_EN_VAL_Msk (0x1u << AON_PWR_SEQ_MISC_BYPASS_0_CTRL_PD0_LOW_VOLTAGE_EN_VAL_Pos)
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_PD0_LOW_VOLTAGE_EN_VAL AON_PWR_SEQ_MISC_BYPASS_0_CTRL_PD0_LOW_VOLTAGE_EN_VAL_Msk
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_PD0_LOW_VOLTAGE_EN_EN_Pos 3
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_PD0_LOW_VOLTAGE_EN_EN_Msk (0x1u << AON_PWR_SEQ_MISC_BYPASS_0_CTRL_PD0_LOW_VOLTAGE_EN_EN_Pos)
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_PD0_LOW_VOLTAGE_EN_EN AON_PWR_SEQ_MISC_BYPASS_0_CTRL_PD0_LOW_VOLTAGE_EN_EN_Msk
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_ENABLE_CLOCK_GATE_Pos 4
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_ENABLE_CLOCK_GATE_Msk (0x1u << AON_PWR_SEQ_MISC_BYPASS_0_CTRL_ENABLE_CLOCK_GATE_Pos)
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_ENABLE_CLOCK_GATE AON_PWR_SEQ_MISC_BYPASS_0_CTRL_ENABLE_CLOCK_GATE_Msk
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_VDD_DCDC_EN_VAL_Pos 6
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_VDD_DCDC_EN_VAL_Msk (0x1u << AON_PWR_SEQ_MISC_BYPASS_0_CTRL_VDD_DCDC_EN_VAL_Pos)
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_VDD_DCDC_EN_VAL AON_PWR_SEQ_MISC_BYPASS_0_CTRL_VDD_DCDC_EN_VAL_Msk
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_VDD_DCDC_EN_EN_Pos 7
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_VDD_DCDC_EN_EN_Msk (0x1u << AON_PWR_SEQ_MISC_BYPASS_0_CTRL_VDD_DCDC_EN_EN_Pos)
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_VDD_DCDC_EN_EN AON_PWR_SEQ_MISC_BYPASS_0_CTRL_VDD_DCDC_EN_EN_Msk
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_FORCE_ON_BLE_CORE_Pos 8
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_FORCE_ON_BLE_CORE_Msk (0x1u << AON_PWR_SEQ_MISC_BYPASS_0_CTRL_FORCE_ON_BLE_CORE_Pos)
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_FORCE_ON_BLE_CORE AON_PWR_SEQ_MISC_BYPASS_0_CTRL_FORCE_ON_BLE_CORE_Msk
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_FORCE_ON_BLE_MEMORIES_Pos 9
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_FORCE_ON_BLE_MEMORIES_Msk (0x1u << AON_PWR_SEQ_MISC_BYPASS_0_CTRL_FORCE_ON_BLE_MEMORIES_Pos)
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_FORCE_ON_BLE_MEMORIES AON_PWR_SEQ_MISC_BYPASS_0_CTRL_FORCE_ON_BLE_MEMORIES_Msk
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_MASK 0x3DCu
#define AON_PWR_SEQ_MISC_BYPASS_0_CTRL_Msk 0x3DCu



typedef union {
  struct {
    uint8_t GPIO_0:1;
    uint8_t GPIO_1:1;
    uint8_t GPIO_2:1;
    uint8_t AON_ST:1;
    uint8_t LPMCU:1;
    uint8_t BLE_ST:1;
    uint8_t :2;
  } bit;
  struct {
    uint8_t GPIO_:3;
    uint8_t :5;
  } vec;
  uint8_t reg;
} AON_PWR_SEQ_RAW_WAKEUP_BITS_Type;


#define AON_PWR_SEQ_RAW_WAKEUP_BITS_OFFSET 0x300
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_RESETVALUE 0x00u

#define AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO_0_Pos 0
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO_0_Msk (0x1u << AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO_0_Pos)
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO_0 AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO_0_Msk
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO_1_Pos 1
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO_1_Msk (0x1u << AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO_1_Pos)
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO_1 AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO_1_Msk
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO_2_Pos 2
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO_2_Msk (0x1u << AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO_2_Pos)
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO_2 AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO_2_Msk
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_AON_ST_Pos 3
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_AON_ST_Msk (0x1u << AON_PWR_SEQ_RAW_WAKEUP_BITS_AON_ST_Pos)
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_AON_ST AON_PWR_SEQ_RAW_WAKEUP_BITS_AON_ST_Msk
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_LPMCU_Pos 4
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_LPMCU_Msk (0x1u << AON_PWR_SEQ_RAW_WAKEUP_BITS_LPMCU_Pos)
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_LPMCU AON_PWR_SEQ_RAW_WAKEUP_BITS_LPMCU_Msk
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_BLE_ST_Pos 5
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_BLE_ST_Msk (0x1u << AON_PWR_SEQ_RAW_WAKEUP_BITS_BLE_ST_Pos)
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_BLE_ST AON_PWR_SEQ_RAW_WAKEUP_BITS_BLE_ST_Msk
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO__Pos 0
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO__Msk (0x7u << AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO__Pos)
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO_(value) (AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO__Msk & ((value) << AON_PWR_SEQ_RAW_WAKEUP_BITS_GPIO__Pos))
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_MASK 0x3Fu
#define AON_PWR_SEQ_RAW_WAKEUP_BITS_Msk 0x3Fu



typedef union {
  struct {
    uint16_t ARM:1;
    uint16_t :5;
    uint16_t BLE:1;
    uint16_t :1;
    uint16_t PD6:1;
    uint16_t PD7:1;
    uint16_t :6;
  } bit;
  struct {
    uint16_t :8;
    uint16_t PD:2;
    uint16_t :6;
  } vec;
  uint16_t reg;
} AON_PWR_SEQ_PD_WAKEUP_BITS_Type;


#define AON_PWR_SEQ_PD_WAKEUP_BITS_OFFSET 0x304
#define AON_PWR_SEQ_PD_WAKEUP_BITS_RESETVALUE 0x00u

#define AON_PWR_SEQ_PD_WAKEUP_BITS_ARM_Pos 0
#define AON_PWR_SEQ_PD_WAKEUP_BITS_ARM_Msk (0x1u << AON_PWR_SEQ_PD_WAKEUP_BITS_ARM_Pos)
#define AON_PWR_SEQ_PD_WAKEUP_BITS_ARM AON_PWR_SEQ_PD_WAKEUP_BITS_ARM_Msk
#define AON_PWR_SEQ_PD_WAKEUP_BITS_BLE_Pos 6
#define AON_PWR_SEQ_PD_WAKEUP_BITS_BLE_Msk (0x1u << AON_PWR_SEQ_PD_WAKEUP_BITS_BLE_Pos)
#define AON_PWR_SEQ_PD_WAKEUP_BITS_BLE AON_PWR_SEQ_PD_WAKEUP_BITS_BLE_Msk
#define AON_PWR_SEQ_PD_WAKEUP_BITS_PD6_Pos 8
#define AON_PWR_SEQ_PD_WAKEUP_BITS_PD6_Msk (0x1u << AON_PWR_SEQ_PD_WAKEUP_BITS_PD6_Pos)
#define AON_PWR_SEQ_PD_WAKEUP_BITS_PD6 AON_PWR_SEQ_PD_WAKEUP_BITS_PD6_Msk
#define AON_PWR_SEQ_PD_WAKEUP_BITS_PD7_Pos 9
#define AON_PWR_SEQ_PD_WAKEUP_BITS_PD7_Msk (0x1u << AON_PWR_SEQ_PD_WAKEUP_BITS_PD7_Pos)
#define AON_PWR_SEQ_PD_WAKEUP_BITS_PD7 AON_PWR_SEQ_PD_WAKEUP_BITS_PD7_Msk
#define AON_PWR_SEQ_PD_WAKEUP_BITS_PD_Pos 8
#define AON_PWR_SEQ_PD_WAKEUP_BITS_PD_Msk (0x3u << AON_PWR_SEQ_PD_WAKEUP_BITS_PD_Pos)
#define AON_PWR_SEQ_PD_WAKEUP_BITS_PD(value) (AON_PWR_SEQ_PD_WAKEUP_BITS_PD_Msk & ((value) << AON_PWR_SEQ_PD_WAKEUP_BITS_PD_Pos))
#define AON_PWR_SEQ_PD_WAKEUP_BITS_MASK 0x341u
#define AON_PWR_SEQ_PD_WAKEUP_BITS_Msk 0x341u



typedef union {
  struct {
    uint16_t GPIO_WAKEUP:1;
    uint16_t :2;
    uint16_t AON_ST_WAKEUP:1;
    uint16_t LPMCU_WAKEUP:1;
    uint16_t BLE_ST_WAKEUP:1;
    uint16_t :2;
    uint16_t SLEEP_1:1;
    uint16_t :7;
  } bit;
  uint16_t reg;
} AON_PWR_SEQ_SERVICED_REQUEST_Type;


#define AON_PWR_SEQ_SERVICED_REQUEST_OFFSET 0x308
#define AON_PWR_SEQ_SERVICED_REQUEST_RESETVALUE 0x00u

#define AON_PWR_SEQ_SERVICED_REQUEST_GPIO_WAKEUP_Pos 0
#define AON_PWR_SEQ_SERVICED_REQUEST_GPIO_WAKEUP_Msk (0x1u << AON_PWR_SEQ_SERVICED_REQUEST_GPIO_WAKEUP_Pos)
#define AON_PWR_SEQ_SERVICED_REQUEST_GPIO_WAKEUP AON_PWR_SEQ_SERVICED_REQUEST_GPIO_WAKEUP_Msk
#define AON_PWR_SEQ_SERVICED_REQUEST_AON_ST_WAKEUP_Pos 3
#define AON_PWR_SEQ_SERVICED_REQUEST_AON_ST_WAKEUP_Msk (0x1u << AON_PWR_SEQ_SERVICED_REQUEST_AON_ST_WAKEUP_Pos)
#define AON_PWR_SEQ_SERVICED_REQUEST_AON_ST_WAKEUP AON_PWR_SEQ_SERVICED_REQUEST_AON_ST_WAKEUP_Msk
#define AON_PWR_SEQ_SERVICED_REQUEST_LPMCU_WAKEUP_Pos 4
#define AON_PWR_SEQ_SERVICED_REQUEST_LPMCU_WAKEUP_Msk (0x1u << AON_PWR_SEQ_SERVICED_REQUEST_LPMCU_WAKEUP_Pos)
#define AON_PWR_SEQ_SERVICED_REQUEST_LPMCU_WAKEUP AON_PWR_SEQ_SERVICED_REQUEST_LPMCU_WAKEUP_Msk
#define AON_PWR_SEQ_SERVICED_REQUEST_BLE_ST_WAKEUP_Pos 5
#define AON_PWR_SEQ_SERVICED_REQUEST_BLE_ST_WAKEUP_Msk (0x1u << AON_PWR_SEQ_SERVICED_REQUEST_BLE_ST_WAKEUP_Pos)
#define AON_PWR_SEQ_SERVICED_REQUEST_BLE_ST_WAKEUP AON_PWR_SEQ_SERVICED_REQUEST_BLE_ST_WAKEUP_Msk
#define AON_PWR_SEQ_SERVICED_REQUEST_SLEEP_1_Pos 8
#define AON_PWR_SEQ_SERVICED_REQUEST_SLEEP_1_Msk (0x1u << AON_PWR_SEQ_SERVICED_REQUEST_SLEEP_1_Pos)
#define AON_PWR_SEQ_SERVICED_REQUEST_SLEEP_1 AON_PWR_SEQ_SERVICED_REQUEST_SLEEP_1_Msk
#define AON_PWR_SEQ_SERVICED_REQUEST_MASK 0x139u
#define AON_PWR_SEQ_SERVICED_REQUEST_Msk 0x139u



typedef union {
  struct {
    uint16_t GPIO_WAKEUP:1;
    uint16_t :2;
    uint16_t AON_ST_WAKEUP:1;
    uint16_t LPMCU_WAKEUP:1;
    uint16_t BLE_ST_WAKEUP:1;
    uint16_t :2;
    uint16_t SLEEP_1:1;
    uint16_t :7;
  } bit;
  uint16_t reg;
} AON_PWR_SEQ_ACTIVE_REQUEST_Type;


#define AON_PWR_SEQ_ACTIVE_REQUEST_OFFSET 0x30C
#define AON_PWR_SEQ_ACTIVE_REQUEST_RESETVALUE 0x00u

#define AON_PWR_SEQ_ACTIVE_REQUEST_GPIO_WAKEUP_Pos 0
#define AON_PWR_SEQ_ACTIVE_REQUEST_GPIO_WAKEUP_Msk (0x1u << AON_PWR_SEQ_ACTIVE_REQUEST_GPIO_WAKEUP_Pos)
#define AON_PWR_SEQ_ACTIVE_REQUEST_GPIO_WAKEUP AON_PWR_SEQ_ACTIVE_REQUEST_GPIO_WAKEUP_Msk
#define AON_PWR_SEQ_ACTIVE_REQUEST_AON_ST_WAKEUP_Pos 3
#define AON_PWR_SEQ_ACTIVE_REQUEST_AON_ST_WAKEUP_Msk (0x1u << AON_PWR_SEQ_ACTIVE_REQUEST_AON_ST_WAKEUP_Pos)
#define AON_PWR_SEQ_ACTIVE_REQUEST_AON_ST_WAKEUP AON_PWR_SEQ_ACTIVE_REQUEST_AON_ST_WAKEUP_Msk
#define AON_PWR_SEQ_ACTIVE_REQUEST_LPMCU_WAKEUP_Pos 4
#define AON_PWR_SEQ_ACTIVE_REQUEST_LPMCU_WAKEUP_Msk (0x1u << AON_PWR_SEQ_ACTIVE_REQUEST_LPMCU_WAKEUP_Pos)
#define AON_PWR_SEQ_ACTIVE_REQUEST_LPMCU_WAKEUP AON_PWR_SEQ_ACTIVE_REQUEST_LPMCU_WAKEUP_Msk
#define AON_PWR_SEQ_ACTIVE_REQUEST_BLE_ST_WAKEUP_Pos 5
#define AON_PWR_SEQ_ACTIVE_REQUEST_BLE_ST_WAKEUP_Msk (0x1u << AON_PWR_SEQ_ACTIVE_REQUEST_BLE_ST_WAKEUP_Pos)
#define AON_PWR_SEQ_ACTIVE_REQUEST_BLE_ST_WAKEUP AON_PWR_SEQ_ACTIVE_REQUEST_BLE_ST_WAKEUP_Msk
#define AON_PWR_SEQ_ACTIVE_REQUEST_SLEEP_1_Pos 8
#define AON_PWR_SEQ_ACTIVE_REQUEST_SLEEP_1_Msk (0x1u << AON_PWR_SEQ_ACTIVE_REQUEST_SLEEP_1_Pos)
#define AON_PWR_SEQ_ACTIVE_REQUEST_SLEEP_1 AON_PWR_SEQ_ACTIVE_REQUEST_SLEEP_1_Msk
#define AON_PWR_SEQ_ACTIVE_REQUEST_MASK 0x139u
#define AON_PWR_SEQ_ACTIVE_REQUEST_Msk 0x139u



typedef union {
  struct {
    uint32_t MAIN_FSM_STATE:3;
    uint32_t :5;
    uint32_t BLE_ON_STATE:1;
    uint32_t BLE_OFF_STATE:1;
    uint32_t :2;
    uint32_t PD6_ON_STATE:1;
    uint32_t PD6_OFF_STATE:1;
    uint32_t :2;
    uint32_t PD7_ON_STATE:1;
    uint32_t PD7_OFF_STATE:1;
    uint32_t :14;
  } bit;
  uint32_t reg;
} AON_PWR_SEQ_LOGIC_FSM_STATES_Type;


#define AON_PWR_SEQ_LOGIC_FSM_STATES_OFFSET 0x3F0
#define AON_PWR_SEQ_LOGIC_FSM_STATES_RESETVALUE 0x00u

#define AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_Pos 0
#define AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_Msk (0x7u << AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_Pos)
#define AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE(value) (AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_Msk & ((value) << AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_Pos))
#define AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_0_Val 0x0u
#define AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_1_Val 0x1u
#define AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_2_Val 0x2u
#define AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_3_Val 0x3u
#define AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_4_Val 0x4u
#define AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_5_Val 0x5u
#define AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_0 (AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_0_Val << AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_Pos)
#define AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_1 (AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_1_Val << AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_Pos)
#define AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_2 (AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_2_Val << AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_Pos)
#define AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_3 (AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_3_Val << AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_Pos)
#define AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_4 (AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_4_Val << AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_Pos)
#define AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_5 (AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_5_Val << AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE_Pos)
#define AON_PWR_SEQ_LOGIC_FSM_STATES_BLE_ON_STATE_Pos 8
#define AON_PWR_SEQ_LOGIC_FSM_STATES_BLE_ON_STATE_Msk (0x1u << AON_PWR_SEQ_LOGIC_FSM_STATES_BLE_ON_STATE_Pos)
#define AON_PWR_SEQ_LOGIC_FSM_STATES_BLE_ON_STATE AON_PWR_SEQ_LOGIC_FSM_STATES_BLE_ON_STATE_Msk
#define AON_PWR_SEQ_LOGIC_FSM_STATES_BLE_OFF_STATE_Pos 9
#define AON_PWR_SEQ_LOGIC_FSM_STATES_BLE_OFF_STATE_Msk (0x1u << AON_PWR_SEQ_LOGIC_FSM_STATES_BLE_OFF_STATE_Pos)
#define AON_PWR_SEQ_LOGIC_FSM_STATES_BLE_OFF_STATE AON_PWR_SEQ_LOGIC_FSM_STATES_BLE_OFF_STATE_Msk
#define AON_PWR_SEQ_LOGIC_FSM_STATES_PD6_ON_STATE_Pos 12
#define AON_PWR_SEQ_LOGIC_FSM_STATES_PD6_ON_STATE_Msk (0x1u << AON_PWR_SEQ_LOGIC_FSM_STATES_PD6_ON_STATE_Pos)
#define AON_PWR_SEQ_LOGIC_FSM_STATES_PD6_ON_STATE AON_PWR_SEQ_LOGIC_FSM_STATES_PD6_ON_STATE_Msk
#define AON_PWR_SEQ_LOGIC_FSM_STATES_PD6_OFF_STATE_Pos 13
#define AON_PWR_SEQ_LOGIC_FSM_STATES_PD6_OFF_STATE_Msk (0x1u << AON_PWR_SEQ_LOGIC_FSM_STATES_PD6_OFF_STATE_Pos)
#define AON_PWR_SEQ_LOGIC_FSM_STATES_PD6_OFF_STATE AON_PWR_SEQ_LOGIC_FSM_STATES_PD6_OFF_STATE_Msk
#define AON_PWR_SEQ_LOGIC_FSM_STATES_PD7_ON_STATE_Pos 16
#define AON_PWR_SEQ_LOGIC_FSM_STATES_PD7_ON_STATE_Msk (0x1u << AON_PWR_SEQ_LOGIC_FSM_STATES_PD7_ON_STATE_Pos)
#define AON_PWR_SEQ_LOGIC_FSM_STATES_PD7_ON_STATE AON_PWR_SEQ_LOGIC_FSM_STATES_PD7_ON_STATE_Msk
#define AON_PWR_SEQ_LOGIC_FSM_STATES_PD7_OFF_STATE_Pos 17
#define AON_PWR_SEQ_LOGIC_FSM_STATES_PD7_OFF_STATE_Msk (0x1u << AON_PWR_SEQ_LOGIC_FSM_STATES_PD7_OFF_STATE_Pos)
#define AON_PWR_SEQ_LOGIC_FSM_STATES_PD7_OFF_STATE AON_PWR_SEQ_LOGIC_FSM_STATES_PD7_OFF_STATE_Msk
#define AON_PWR_SEQ_LOGIC_FSM_STATES_MASK 0x33307u
#define AON_PWR_SEQ_LOGIC_FSM_STATES_Msk 0x33307u
# 668 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/aon_pwr_seq.h"
typedef struct {
  volatile AON_PWR_SEQ_GPIO_WAKEUP_CTRL_Type GPIO_WAKEUP_CTRL;
       RoReg8 Reserved1[0xB];
  volatile AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_Type AON_ST_WAKEUP_CTRL;
       RoReg8 Reserved2[0x3];
  volatile AON_PWR_SEQ_LPMCU_WAKEUP_CTRL_Type LPMCU_WAKEUP_CTRL;
       RoReg8 Reserved3[0x2];
  volatile AON_PWR_SEQ_BLE_ST_WAKEUP_CTRL_Type BLE_ST_WAKEUP_CTRL;
       RoReg8 Reserved4[0xB];
  volatile AON_PWR_SEQ_LPMCU_SLEEP_1_CTRL_Type LPMCU_SLEEP_1_CTRL;
       RoReg8 Reserved5[0x1C];
  volatile AON_PWR_SEQ_OFF_DELAY_0_CTRL_Type OFF_DELAY_0_CTRL;
  volatile AON_PWR_SEQ_OFF_DELAY_1_CTRL_Type OFF_DELAY_1_CTRL;
  volatile AON_PWR_SEQ_ON_DELAY_0_CTRL_Type ON_DELAY_0_CTRL;
       RoReg8 Reserved6[0x2];
  volatile AON_PWR_SEQ_ON_DELAY_1_CTRL_Type ON_DELAY_1_CTRL;
  volatile AON_PWR_SEQ_VDD_DCDC_EN_DELAY_CTRL_Type VDD_DCDC_EN_DELAY_CTRL;
       RoReg8 Reserved7[0x1C6];
  volatile AON_PWR_SEQ_MISC_BYPASS_0_CTRL_Type MISC_BYPASS_0_CTRL;
       RoReg8 Reserved8[0xE6];
  volatile const AON_PWR_SEQ_RAW_WAKEUP_BITS_Type RAW_WAKEUP_BITS;
       RoReg8 Reserved9[0x3];
  volatile const AON_PWR_SEQ_PD_WAKEUP_BITS_Type PD_WAKEUP_BITS;
       RoReg8 Reserved10[0x2];
  volatile const AON_PWR_SEQ_SERVICED_REQUEST_Type SERVICED_REQUEST;
       RoReg8 Reserved11[0x2];
  volatile const AON_PWR_SEQ_ACTIVE_REQUEST_Type ACTIVE_REQUEST;
       RoReg8 Reserved12[0xE2];
  volatile const AON_PWR_SEQ_LOGIC_FSM_STATES_Type LOGIC_FSM_STATES;
} AonPwrSeq;
# 260 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/aon_gp_regs.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/aon_gp_regs.h"
#define _SAMB11_AON_GP_REGS_COMPONENT_ 
# 58 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/aon_gp_regs.h"
#define AON_GP_REGS_AGR1234 
#define REV_AON_GP_REGS 0x100



typedef union {
  struct {
    uint16_t AO_GPIO_0_SEL:2;
    uint16_t :2;
    uint16_t AO_GPIO_1_SEL:2;
    uint16_t :2;
    uint16_t AO_GPIO_2_SEL:2;
    uint16_t :6;
  } bit;
  uint16_t reg;
} AON_GP_REGS_AON_PINMUX_SEL_Type;


#define AON_GP_REGS_AON_PINMUX_SEL_OFFSET 0x00
#define AON_GP_REGS_AON_PINMUX_SEL_RESETVALUE 0x01u

#define AON_GP_REGS_AON_PINMUX_SEL_AO_GPIO_0_SEL_Pos 0
#define AON_GP_REGS_AON_PINMUX_SEL_AO_GPIO_0_SEL_Msk (0x3u << AON_GP_REGS_AON_PINMUX_SEL_AO_GPIO_0_SEL_Pos)
#define AON_GP_REGS_AON_PINMUX_SEL_AO_GPIO_0_SEL(value) (AON_GP_REGS_AON_PINMUX_SEL_AO_GPIO_0_SEL_Msk & ((value) << AON_GP_REGS_AON_PINMUX_SEL_AO_GPIO_0_SEL_Pos))
#define AON_GP_REGS_AON_PINMUX_SEL_AO_GPIO_1_SEL_Pos 4
#define AON_GP_REGS_AON_PINMUX_SEL_AO_GPIO_1_SEL_Msk (0x3u << AON_GP_REGS_AON_PINMUX_SEL_AO_GPIO_1_SEL_Pos)
#define AON_GP_REGS_AON_PINMUX_SEL_AO_GPIO_1_SEL(value) (AON_GP_REGS_AON_PINMUX_SEL_AO_GPIO_1_SEL_Msk & ((value) << AON_GP_REGS_AON_PINMUX_SEL_AO_GPIO_1_SEL_Pos))
#define AON_GP_REGS_AON_PINMUX_SEL_AO_GPIO_2_SEL_Pos 8
#define AON_GP_REGS_AON_PINMUX_SEL_AO_GPIO_2_SEL_Msk (0x3u << AON_GP_REGS_AON_PINMUX_SEL_AO_GPIO_2_SEL_Pos)
#define AON_GP_REGS_AON_PINMUX_SEL_AO_GPIO_2_SEL(value) (AON_GP_REGS_AON_PINMUX_SEL_AO_GPIO_2_SEL_Msk & ((value) << AON_GP_REGS_AON_PINMUX_SEL_AO_GPIO_2_SEL_Pos))
#define AON_GP_REGS_AON_PINMUX_SEL_MASK 0x333u
#define AON_GP_REGS_AON_PINMUX_SEL_Msk 0x333u



typedef union {
  struct {
    uint32_t PMU_REGS_4TO1_SEL:1;
    uint32_t PMU_RTC_CLK_EN:1;
    uint32_t :2;
    uint32_t PMU_RETN_VAL_SEL:2;
    uint32_t :1;
    uint32_t EFUSE_LDO_EN:1;
    uint32_t PMU_MUX_EN:1;
    uint32_t PMU_MUX_A:3;
    uint32_t PMU_MUX_SEL:4;
    uint32_t PMU_SENS_ADC_EN:1;
    uint32_t PMU_SENS_ADC_RST:1;
    uint32_t PMU_BGR_EN:1;
    uint32_t PMU_2MHZ_CLK_EN:1;
    uint32_t PMU_26MHZ_CLK_FORCE_OFF:1;
    uint32_t :11;
  } bit;
  uint32_t reg;
} AON_GP_REGS_AON_PMU_CTRL_Type;


#define AON_GP_REGS_AON_PMU_CTRL_OFFSET 0x04
#define AON_GP_REGS_AON_PMU_CTRL_RESETVALUE 0xA0022u

#define AON_GP_REGS_AON_PMU_CTRL_PMU_REGS_4TO1_SEL_Pos 0
#define AON_GP_REGS_AON_PMU_CTRL_PMU_REGS_4TO1_SEL_Msk (0x1u << AON_GP_REGS_AON_PMU_CTRL_PMU_REGS_4TO1_SEL_Pos)
#define AON_GP_REGS_AON_PMU_CTRL_PMU_REGS_4TO1_SEL AON_GP_REGS_AON_PMU_CTRL_PMU_REGS_4TO1_SEL_Msk
#define AON_GP_REGS_AON_PMU_CTRL_PMU_RTC_CLK_EN_Pos 1
#define AON_GP_REGS_AON_PMU_CTRL_PMU_RTC_CLK_EN_Msk (0x1u << AON_GP_REGS_AON_PMU_CTRL_PMU_RTC_CLK_EN_Pos)
#define AON_GP_REGS_AON_PMU_CTRL_PMU_RTC_CLK_EN AON_GP_REGS_AON_PMU_CTRL_PMU_RTC_CLK_EN_Msk
#define AON_GP_REGS_AON_PMU_CTRL_PMU_RETN_VAL_SEL_Pos 4
#define AON_GP_REGS_AON_PMU_CTRL_PMU_RETN_VAL_SEL_Msk (0x3u << AON_GP_REGS_AON_PMU_CTRL_PMU_RETN_VAL_SEL_Pos)
#define AON_GP_REGS_AON_PMU_CTRL_PMU_RETN_VAL_SEL(value) (AON_GP_REGS_AON_PMU_CTRL_PMU_RETN_VAL_SEL_Msk & ((value) << AON_GP_REGS_AON_PMU_CTRL_PMU_RETN_VAL_SEL_Pos))
#define AON_GP_REGS_AON_PMU_CTRL_EFUSE_LDO_EN_Pos 7
#define AON_GP_REGS_AON_PMU_CTRL_EFUSE_LDO_EN_Msk (0x1u << AON_GP_REGS_AON_PMU_CTRL_EFUSE_LDO_EN_Pos)
#define AON_GP_REGS_AON_PMU_CTRL_EFUSE_LDO_EN AON_GP_REGS_AON_PMU_CTRL_EFUSE_LDO_EN_Msk
#define AON_GP_REGS_AON_PMU_CTRL_PMU_MUX_EN_Pos 8
#define AON_GP_REGS_AON_PMU_CTRL_PMU_MUX_EN_Msk (0x1u << AON_GP_REGS_AON_PMU_CTRL_PMU_MUX_EN_Pos)
#define AON_GP_REGS_AON_PMU_CTRL_PMU_MUX_EN AON_GP_REGS_AON_PMU_CTRL_PMU_MUX_EN_Msk
#define AON_GP_REGS_AON_PMU_CTRL_PMU_MUX_A_Pos 9
#define AON_GP_REGS_AON_PMU_CTRL_PMU_MUX_A_Msk (0x7u << AON_GP_REGS_AON_PMU_CTRL_PMU_MUX_A_Pos)
#define AON_GP_REGS_AON_PMU_CTRL_PMU_MUX_A(value) (AON_GP_REGS_AON_PMU_CTRL_PMU_MUX_A_Msk & ((value) << AON_GP_REGS_AON_PMU_CTRL_PMU_MUX_A_Pos))
#define AON_GP_REGS_AON_PMU_CTRL_PMU_MUX_SEL_Pos 12
#define AON_GP_REGS_AON_PMU_CTRL_PMU_MUX_SEL_Msk (0xFu << AON_GP_REGS_AON_PMU_CTRL_PMU_MUX_SEL_Pos)
#define AON_GP_REGS_AON_PMU_CTRL_PMU_MUX_SEL(value) (AON_GP_REGS_AON_PMU_CTRL_PMU_MUX_SEL_Msk & ((value) << AON_GP_REGS_AON_PMU_CTRL_PMU_MUX_SEL_Pos))
#define AON_GP_REGS_AON_PMU_CTRL_PMU_SENS_ADC_EN_Pos 16
#define AON_GP_REGS_AON_PMU_CTRL_PMU_SENS_ADC_EN_Msk (0x1u << AON_GP_REGS_AON_PMU_CTRL_PMU_SENS_ADC_EN_Pos)
#define AON_GP_REGS_AON_PMU_CTRL_PMU_SENS_ADC_EN AON_GP_REGS_AON_PMU_CTRL_PMU_SENS_ADC_EN_Msk
#define AON_GP_REGS_AON_PMU_CTRL_PMU_SENS_ADC_RST_Pos 17
#define AON_GP_REGS_AON_PMU_CTRL_PMU_SENS_ADC_RST_Msk (0x1u << AON_GP_REGS_AON_PMU_CTRL_PMU_SENS_ADC_RST_Pos)
#define AON_GP_REGS_AON_PMU_CTRL_PMU_SENS_ADC_RST AON_GP_REGS_AON_PMU_CTRL_PMU_SENS_ADC_RST_Msk
#define AON_GP_REGS_AON_PMU_CTRL_PMU_BGR_EN_Pos 18
#define AON_GP_REGS_AON_PMU_CTRL_PMU_BGR_EN_Msk (0x1u << AON_GP_REGS_AON_PMU_CTRL_PMU_BGR_EN_Pos)
#define AON_GP_REGS_AON_PMU_CTRL_PMU_BGR_EN AON_GP_REGS_AON_PMU_CTRL_PMU_BGR_EN_Msk
#define AON_GP_REGS_AON_PMU_CTRL_PMU_2MHZ_CLK_EN_Pos 19
#define AON_GP_REGS_AON_PMU_CTRL_PMU_2MHZ_CLK_EN_Msk (0x1u << AON_GP_REGS_AON_PMU_CTRL_PMU_2MHZ_CLK_EN_Pos)
#define AON_GP_REGS_AON_PMU_CTRL_PMU_2MHZ_CLK_EN AON_GP_REGS_AON_PMU_CTRL_PMU_2MHZ_CLK_EN_Msk
#define AON_GP_REGS_AON_PMU_CTRL_PMU_26MHZ_CLK_FORCE_OFF_Pos 20
#define AON_GP_REGS_AON_PMU_CTRL_PMU_26MHZ_CLK_FORCE_OFF_Msk (0x1u << AON_GP_REGS_AON_PMU_CTRL_PMU_26MHZ_CLK_FORCE_OFF_Pos)
#define AON_GP_REGS_AON_PMU_CTRL_PMU_26MHZ_CLK_FORCE_OFF AON_GP_REGS_AON_PMU_CTRL_PMU_26MHZ_CLK_FORCE_OFF_Msk
#define AON_GP_REGS_AON_PMU_CTRL_MASK 0x1FFFB3u
#define AON_GP_REGS_AON_PMU_CTRL_Msk 0x1FFFB3u



typedef union {
  struct {
    uint8_t WAKEUP_LP_LATCH:1;
    uint8_t DEEP_SLEEP_STAT_SYNC_EN:1;
    uint8_t :6;
  } bit;
  uint8_t reg;
} AON_GP_REGS_AON_BLE_LP_CTRL_Type;


#define AON_GP_REGS_AON_BLE_LP_CTRL_OFFSET 0x08
#define AON_GP_REGS_AON_BLE_LP_CTRL_RESETVALUE 0x00u

#define AON_GP_REGS_AON_BLE_LP_CTRL_WAKEUP_LP_LATCH_Pos 0
#define AON_GP_REGS_AON_BLE_LP_CTRL_WAKEUP_LP_LATCH_Msk (0x1u << AON_GP_REGS_AON_BLE_LP_CTRL_WAKEUP_LP_LATCH_Pos)
#define AON_GP_REGS_AON_BLE_LP_CTRL_WAKEUP_LP_LATCH AON_GP_REGS_AON_BLE_LP_CTRL_WAKEUP_LP_LATCH_Msk
#define AON_GP_REGS_AON_BLE_LP_CTRL_DEEP_SLEEP_STAT_SYNC_EN_Pos 1
#define AON_GP_REGS_AON_BLE_LP_CTRL_DEEP_SLEEP_STAT_SYNC_EN_Msk (0x1u << AON_GP_REGS_AON_BLE_LP_CTRL_DEEP_SLEEP_STAT_SYNC_EN_Pos)
#define AON_GP_REGS_AON_BLE_LP_CTRL_DEEP_SLEEP_STAT_SYNC_EN AON_GP_REGS_AON_BLE_LP_CTRL_DEEP_SLEEP_STAT_SYNC_EN_Msk
#define AON_GP_REGS_AON_BLE_LP_CTRL_MASK 0x03u
#define AON_GP_REGS_AON_BLE_LP_CTRL_Msk 0x03u



typedef union {
  struct {
    uint32_t :1;
    uint32_t USE_RTC_32KHZ_CLK_SLEEP_TIMER:1;
    uint32_t USE_EXT_32KHZ_CLK_SLEEP_TIMER:1;
    uint32_t LPMCU_BOOT_RESET_MUXSEL:1;
    uint32_t LPMCU_USE_BOOT_REGS:1;
    uint32_t LPMCU_CPU_RESET_OVERRIDE_EN:1;
    uint32_t LPMCU_CPU_RESET_OVERRIDE_VAL:1;
    uint32_t :7;
    uint32_t USE_2M_AON_PWR_SEQ_CLK:1;
    uint32_t USE_OSC2M_AS_TB_CLK:1;
    uint32_t AON_SLEEP_TIMER_CLK_EN:1;
    uint32_t AON_EXT_32KHZ_OUT_EN:1;
    uint32_t USE_RTC_AON_PWR_SEQ_CLK:1;
    uint32_t INVERT_WAKEUP_GPIO_0:1;
    uint32_t FORCE_OFF_XO:1;
    uint32_t FORCE_XO_TO_BYPASS_MODE:1;
    uint32_t :10;
  } bit;
  uint32_t reg;
} AON_GP_REGS_AON_MISC_CTRL_Type;


#define AON_GP_REGS_AON_MISC_CTRL_OFFSET 0x0C
#define AON_GP_REGS_AON_MISC_CTRL_RESETVALUE 0x10000u

#define AON_GP_REGS_AON_MISC_CTRL_USE_RTC_32KHZ_CLK_SLEEP_TIMER_Pos 1
#define AON_GP_REGS_AON_MISC_CTRL_USE_RTC_32KHZ_CLK_SLEEP_TIMER_Msk (0x1u << AON_GP_REGS_AON_MISC_CTRL_USE_RTC_32KHZ_CLK_SLEEP_TIMER_Pos)
#define AON_GP_REGS_AON_MISC_CTRL_USE_RTC_32KHZ_CLK_SLEEP_TIMER AON_GP_REGS_AON_MISC_CTRL_USE_RTC_32KHZ_CLK_SLEEP_TIMER_Msk
#define AON_GP_REGS_AON_MISC_CTRL_USE_EXT_32KHZ_CLK_SLEEP_TIMER_Pos 2
#define AON_GP_REGS_AON_MISC_CTRL_USE_EXT_32KHZ_CLK_SLEEP_TIMER_Msk (0x1u << AON_GP_REGS_AON_MISC_CTRL_USE_EXT_32KHZ_CLK_SLEEP_TIMER_Pos)
#define AON_GP_REGS_AON_MISC_CTRL_USE_EXT_32KHZ_CLK_SLEEP_TIMER AON_GP_REGS_AON_MISC_CTRL_USE_EXT_32KHZ_CLK_SLEEP_TIMER_Msk
#define AON_GP_REGS_AON_MISC_CTRL_LPMCU_BOOT_RESET_MUXSEL_Pos 3
#define AON_GP_REGS_AON_MISC_CTRL_LPMCU_BOOT_RESET_MUXSEL_Msk (0x1u << AON_GP_REGS_AON_MISC_CTRL_LPMCU_BOOT_RESET_MUXSEL_Pos)
#define AON_GP_REGS_AON_MISC_CTRL_LPMCU_BOOT_RESET_MUXSEL AON_GP_REGS_AON_MISC_CTRL_LPMCU_BOOT_RESET_MUXSEL_Msk
#define AON_GP_REGS_AON_MISC_CTRL_LPMCU_USE_BOOT_REGS_Pos 4
#define AON_GP_REGS_AON_MISC_CTRL_LPMCU_USE_BOOT_REGS_Msk (0x1u << AON_GP_REGS_AON_MISC_CTRL_LPMCU_USE_BOOT_REGS_Pos)
#define AON_GP_REGS_AON_MISC_CTRL_LPMCU_USE_BOOT_REGS AON_GP_REGS_AON_MISC_CTRL_LPMCU_USE_BOOT_REGS_Msk
#define AON_GP_REGS_AON_MISC_CTRL_LPMCU_CPU_RESET_OVERRIDE_EN_Pos 5
#define AON_GP_REGS_AON_MISC_CTRL_LPMCU_CPU_RESET_OVERRIDE_EN_Msk (0x1u << AON_GP_REGS_AON_MISC_CTRL_LPMCU_CPU_RESET_OVERRIDE_EN_Pos)
#define AON_GP_REGS_AON_MISC_CTRL_LPMCU_CPU_RESET_OVERRIDE_EN AON_GP_REGS_AON_MISC_CTRL_LPMCU_CPU_RESET_OVERRIDE_EN_Msk
#define AON_GP_REGS_AON_MISC_CTRL_LPMCU_CPU_RESET_OVERRIDE_VAL_Pos 6
#define AON_GP_REGS_AON_MISC_CTRL_LPMCU_CPU_RESET_OVERRIDE_VAL_Msk (0x1u << AON_GP_REGS_AON_MISC_CTRL_LPMCU_CPU_RESET_OVERRIDE_VAL_Pos)
#define AON_GP_REGS_AON_MISC_CTRL_LPMCU_CPU_RESET_OVERRIDE_VAL AON_GP_REGS_AON_MISC_CTRL_LPMCU_CPU_RESET_OVERRIDE_VAL_Msk
#define AON_GP_REGS_AON_MISC_CTRL_USE_2M_AON_PWR_SEQ_CLK_Pos 14
#define AON_GP_REGS_AON_MISC_CTRL_USE_2M_AON_PWR_SEQ_CLK_Msk (0x1u << AON_GP_REGS_AON_MISC_CTRL_USE_2M_AON_PWR_SEQ_CLK_Pos)
#define AON_GP_REGS_AON_MISC_CTRL_USE_2M_AON_PWR_SEQ_CLK AON_GP_REGS_AON_MISC_CTRL_USE_2M_AON_PWR_SEQ_CLK_Msk
#define AON_GP_REGS_AON_MISC_CTRL_USE_OSC2M_AS_TB_CLK_Pos 15
#define AON_GP_REGS_AON_MISC_CTRL_USE_OSC2M_AS_TB_CLK_Msk (0x1u << AON_GP_REGS_AON_MISC_CTRL_USE_OSC2M_AS_TB_CLK_Pos)
#define AON_GP_REGS_AON_MISC_CTRL_USE_OSC2M_AS_TB_CLK AON_GP_REGS_AON_MISC_CTRL_USE_OSC2M_AS_TB_CLK_Msk
#define AON_GP_REGS_AON_MISC_CTRL_AON_SLEEP_TIMER_CLK_EN_Pos 16
#define AON_GP_REGS_AON_MISC_CTRL_AON_SLEEP_TIMER_CLK_EN_Msk (0x1u << AON_GP_REGS_AON_MISC_CTRL_AON_SLEEP_TIMER_CLK_EN_Pos)
#define AON_GP_REGS_AON_MISC_CTRL_AON_SLEEP_TIMER_CLK_EN AON_GP_REGS_AON_MISC_CTRL_AON_SLEEP_TIMER_CLK_EN_Msk
#define AON_GP_REGS_AON_MISC_CTRL_AON_EXT_32KHZ_OUT_EN_Pos 17
#define AON_GP_REGS_AON_MISC_CTRL_AON_EXT_32KHZ_OUT_EN_Msk (0x1u << AON_GP_REGS_AON_MISC_CTRL_AON_EXT_32KHZ_OUT_EN_Pos)
#define AON_GP_REGS_AON_MISC_CTRL_AON_EXT_32KHZ_OUT_EN AON_GP_REGS_AON_MISC_CTRL_AON_EXT_32KHZ_OUT_EN_Msk
#define AON_GP_REGS_AON_MISC_CTRL_USE_RTC_AON_PWR_SEQ_CLK_Pos 18
#define AON_GP_REGS_AON_MISC_CTRL_USE_RTC_AON_PWR_SEQ_CLK_Msk (0x1u << AON_GP_REGS_AON_MISC_CTRL_USE_RTC_AON_PWR_SEQ_CLK_Pos)
#define AON_GP_REGS_AON_MISC_CTRL_USE_RTC_AON_PWR_SEQ_CLK AON_GP_REGS_AON_MISC_CTRL_USE_RTC_AON_PWR_SEQ_CLK_Msk
#define AON_GP_REGS_AON_MISC_CTRL_INVERT_WAKEUP_GPIO_0_Pos 19
#define AON_GP_REGS_AON_MISC_CTRL_INVERT_WAKEUP_GPIO_0_Msk (0x1u << AON_GP_REGS_AON_MISC_CTRL_INVERT_WAKEUP_GPIO_0_Pos)
#define AON_GP_REGS_AON_MISC_CTRL_INVERT_WAKEUP_GPIO_0 AON_GP_REGS_AON_MISC_CTRL_INVERT_WAKEUP_GPIO_0_Msk
#define AON_GP_REGS_AON_MISC_CTRL_FORCE_OFF_XO_Pos 20
#define AON_GP_REGS_AON_MISC_CTRL_FORCE_OFF_XO_Msk (0x1u << AON_GP_REGS_AON_MISC_CTRL_FORCE_OFF_XO_Pos)
#define AON_GP_REGS_AON_MISC_CTRL_FORCE_OFF_XO AON_GP_REGS_AON_MISC_CTRL_FORCE_OFF_XO_Msk
#define AON_GP_REGS_AON_MISC_CTRL_FORCE_XO_TO_BYPASS_MODE_Pos 21
#define AON_GP_REGS_AON_MISC_CTRL_FORCE_XO_TO_BYPASS_MODE_Msk (0x1u << AON_GP_REGS_AON_MISC_CTRL_FORCE_XO_TO_BYPASS_MODE_Pos)
#define AON_GP_REGS_AON_MISC_CTRL_FORCE_XO_TO_BYPASS_MODE AON_GP_REGS_AON_MISC_CTRL_FORCE_XO_TO_BYPASS_MODE_Msk
#define AON_GP_REGS_AON_MISC_CTRL_MASK 0x3FC07Eu
#define AON_GP_REGS_AON_MISC_CTRL_Msk 0x3FC07Eu



typedef union {
  struct {
    uint8_t GLOBAL_RSTN:1;
    uint8_t SLEEP_TIMER_RSTN:1;
    uint8_t :1;
    uint8_t BLE_LP_RSTN:1;
    uint8_t PD4_RSTN:1;
    uint8_t :3;
  } bit;
  uint8_t reg;
} AON_GP_REGS_AON_GLOBAL_RESET_Type;


#define AON_GP_REGS_AON_GLOBAL_RESET_OFFSET 0x10
#define AON_GP_REGS_AON_GLOBAL_RESET_RESETVALUE 0x1Bu

#define AON_GP_REGS_AON_GLOBAL_RESET_GLOBAL_RSTN_Pos 0
#define AON_GP_REGS_AON_GLOBAL_RESET_GLOBAL_RSTN_Msk (0x1u << AON_GP_REGS_AON_GLOBAL_RESET_GLOBAL_RSTN_Pos)
#define AON_GP_REGS_AON_GLOBAL_RESET_GLOBAL_RSTN AON_GP_REGS_AON_GLOBAL_RESET_GLOBAL_RSTN_Msk
#define AON_GP_REGS_AON_GLOBAL_RESET_SLEEP_TIMER_RSTN_Pos 1
#define AON_GP_REGS_AON_GLOBAL_RESET_SLEEP_TIMER_RSTN_Msk (0x1u << AON_GP_REGS_AON_GLOBAL_RESET_SLEEP_TIMER_RSTN_Pos)
#define AON_GP_REGS_AON_GLOBAL_RESET_SLEEP_TIMER_RSTN AON_GP_REGS_AON_GLOBAL_RESET_SLEEP_TIMER_RSTN_Msk
#define AON_GP_REGS_AON_GLOBAL_RESET_BLE_LP_RSTN_Pos 3
#define AON_GP_REGS_AON_GLOBAL_RESET_BLE_LP_RSTN_Msk (0x1u << AON_GP_REGS_AON_GLOBAL_RESET_BLE_LP_RSTN_Pos)
#define AON_GP_REGS_AON_GLOBAL_RESET_BLE_LP_RSTN AON_GP_REGS_AON_GLOBAL_RESET_BLE_LP_RSTN_Msk
#define AON_GP_REGS_AON_GLOBAL_RESET_PD4_RSTN_Pos 4
#define AON_GP_REGS_AON_GLOBAL_RESET_PD4_RSTN_Msk (0x1u << AON_GP_REGS_AON_GLOBAL_RESET_PD4_RSTN_Pos)
#define AON_GP_REGS_AON_GLOBAL_RESET_PD4_RSTN AON_GP_REGS_AON_GLOBAL_RESET_PD4_RSTN_Msk
#define AON_GP_REGS_AON_GLOBAL_RESET_MASK 0x1Bu
#define AON_GP_REGS_AON_GLOBAL_RESET_Msk 0x1Bu



typedef union {
  struct {
    uint8_t AO_GPIO_0:1;
    uint8_t AO_GPIO_1:1;
    uint8_t AO_GPIO_2:1;
    uint8_t :5;
  } bit;
  struct {
    uint8_t AO_GPIO_:3;
    uint8_t :5;
  } vec;
  uint8_t reg;
} AON_GP_REGS_AON_PULL_ENABLE_Type;


#define AON_GP_REGS_AON_PULL_ENABLE_OFFSET 0x14
#define AON_GP_REGS_AON_PULL_ENABLE_RESETVALUE 0x00u

#define AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO_0_Pos 0
#define AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO_0_Msk (0x1u << AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO_0_Pos)
#define AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO_0 AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO_0_Msk
#define AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO_1_Pos 1
#define AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO_1_Msk (0x1u << AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO_1_Pos)
#define AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO_1 AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO_1_Msk
#define AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO_2_Pos 2
#define AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO_2_Msk (0x1u << AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO_2_Pos)
#define AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO_2 AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO_2_Msk
#define AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO__Pos 0
#define AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO__Msk (0x7u << AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO__Pos)
#define AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO_(value) (AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO__Msk & ((value) << AON_GP_REGS_AON_PULL_ENABLE_AO_GPIO__Pos))
#define AON_GP_REGS_AON_PULL_ENABLE_MASK 0x07u
#define AON_GP_REGS_AON_PULL_ENABLE_Msk 0x07u



typedef union {
  struct {
    uint32_t :4;
    uint32_t PD1_COUNT:4;
    uint32_t :4;
    uint32_t PD4_COUNT:4;
    uint32_t PD6_COUNT:4;
    uint32_t :12;
  } bit;
  uint32_t reg;
} AON_GP_REGS_AON_RESET_CTRL_Type;


#define AON_GP_REGS_AON_RESET_CTRL_OFFSET 0x1C
#define AON_GP_REGS_AON_RESET_CTRL_RESETVALUE 0x3A0A0u

#define AON_GP_REGS_AON_RESET_CTRL_PD1_COUNT_Pos 4
#define AON_GP_REGS_AON_RESET_CTRL_PD1_COUNT_Msk (0xFu << AON_GP_REGS_AON_RESET_CTRL_PD1_COUNT_Pos)
#define AON_GP_REGS_AON_RESET_CTRL_PD1_COUNT(value) (AON_GP_REGS_AON_RESET_CTRL_PD1_COUNT_Msk & ((value) << AON_GP_REGS_AON_RESET_CTRL_PD1_COUNT_Pos))
#define AON_GP_REGS_AON_RESET_CTRL_PD4_COUNT_Pos 12
#define AON_GP_REGS_AON_RESET_CTRL_PD4_COUNT_Msk (0xFu << AON_GP_REGS_AON_RESET_CTRL_PD4_COUNT_Pos)
#define AON_GP_REGS_AON_RESET_CTRL_PD4_COUNT(value) (AON_GP_REGS_AON_RESET_CTRL_PD4_COUNT_Msk & ((value) << AON_GP_REGS_AON_RESET_CTRL_PD4_COUNT_Pos))
#define AON_GP_REGS_AON_RESET_CTRL_PD6_COUNT_Pos 16
#define AON_GP_REGS_AON_RESET_CTRL_PD6_COUNT_Msk (0xFu << AON_GP_REGS_AON_RESET_CTRL_PD6_COUNT_Pos)
#define AON_GP_REGS_AON_RESET_CTRL_PD6_COUNT(value) (AON_GP_REGS_AON_RESET_CTRL_PD6_COUNT_Msk & ((value) << AON_GP_REGS_AON_RESET_CTRL_PD6_COUNT_Pos))
#define AON_GP_REGS_AON_RESET_CTRL_MASK 0xFF0F0u
#define AON_GP_REGS_AON_RESET_CTRL_Msk 0xFF0F0u



typedef union {
  struct {
    uint8_t AON_BTRIM_ACTIVE:4;
    uint8_t :4;
  } bit;
  uint8_t reg;
} AON_GP_REGS_AON_BTRIM_ACTIVE_Type;


#define AON_GP_REGS_AON_BTRIM_ACTIVE_OFFSET 0x20
#define AON_GP_REGS_AON_BTRIM_ACTIVE_RESETVALUE 0x08u

#define AON_GP_REGS_AON_BTRIM_ACTIVE_AON_BTRIM_ACTIVE_Pos 0
#define AON_GP_REGS_AON_BTRIM_ACTIVE_AON_BTRIM_ACTIVE_Msk (0xFu << AON_GP_REGS_AON_BTRIM_ACTIVE_AON_BTRIM_ACTIVE_Pos)
#define AON_GP_REGS_AON_BTRIM_ACTIVE_AON_BTRIM_ACTIVE(value) (AON_GP_REGS_AON_BTRIM_ACTIVE_AON_BTRIM_ACTIVE_Msk & ((value) << AON_GP_REGS_AON_BTRIM_ACTIVE_AON_BTRIM_ACTIVE_Pos))
#define AON_GP_REGS_AON_BTRIM_ACTIVE_MASK 0x0Fu
#define AON_GP_REGS_AON_BTRIM_ACTIVE_Msk 0x0Fu



typedef union {
  struct {
    uint8_t AON_BTRIM_RETENTION:4;
    uint8_t :4;
  } bit;
  uint8_t reg;
} AON_GP_REGS_AON_BTRIM_RETENTION_Type;


#define AON_GP_REGS_AON_BTRIM_RETENTION_OFFSET 0x24
#define AON_GP_REGS_AON_BTRIM_RETENTION_RESETVALUE 0x08u

#define AON_GP_REGS_AON_BTRIM_RETENTION_AON_BTRIM_RETENTION_Pos 0
#define AON_GP_REGS_AON_BTRIM_RETENTION_AON_BTRIM_RETENTION_Msk (0xFu << AON_GP_REGS_AON_BTRIM_RETENTION_AON_BTRIM_RETENTION_Pos)
#define AON_GP_REGS_AON_BTRIM_RETENTION_AON_BTRIM_RETENTION(value) (AON_GP_REGS_AON_BTRIM_RETENTION_AON_BTRIM_RETENTION_Msk & ((value) << AON_GP_REGS_AON_BTRIM_RETENTION_AON_BTRIM_RETENTION_Pos))
#define AON_GP_REGS_AON_BTRIM_RETENTION_MASK 0x0Fu
#define AON_GP_REGS_AON_BTRIM_RETENTION_Msk 0x0Fu



typedef union {
  struct {
    uint8_t AON_LPMCU_SCRATCH_PAD:8;
  } bit;
  uint8_t reg;
} AON_GP_REGS_AON_LPMCU_SCRATCH_PAD_Type;


#define AON_GP_REGS_AON_LPMCU_SCRATCH_PAD_OFFSET 0x40
#define AON_GP_REGS_AON_LPMCU_SCRATCH_PAD_RESETVALUE 0x00u

#define AON_GP_REGS_AON_LPMCU_SCRATCH_PAD_AON_LPMCU_SCRATCH_PAD_Pos 0
#define AON_GP_REGS_AON_LPMCU_SCRATCH_PAD_AON_LPMCU_SCRATCH_PAD_Msk (0xFFu << AON_GP_REGS_AON_LPMCU_SCRATCH_PAD_AON_LPMCU_SCRATCH_PAD_Pos)
#define AON_GP_REGS_AON_LPMCU_SCRATCH_PAD_AON_LPMCU_SCRATCH_PAD(value) (AON_GP_REGS_AON_LPMCU_SCRATCH_PAD_AON_LPMCU_SCRATCH_PAD_Msk & ((value) << AON_GP_REGS_AON_LPMCU_SCRATCH_PAD_AON_LPMCU_SCRATCH_PAD_Pos))
#define AON_GP_REGS_AON_LPMCU_SCRATCH_PAD_MASK 0xFFu
#define AON_GP_REGS_AON_LPMCU_SCRATCH_PAD_Msk 0xFFu



typedef union {
  struct {
    uint8_t AON_LPMCU_COLD_BOOT:8;
  } bit;
  uint8_t reg;
} AON_GP_REGS_AON_LPMCU_COLD_BOOT_Type;


#define AON_GP_REGS_AON_LPMCU_COLD_BOOT_OFFSET 0x44
#define AON_GP_REGS_AON_LPMCU_COLD_BOOT_RESETVALUE 0x78u

#define AON_GP_REGS_AON_LPMCU_COLD_BOOT_AON_LPMCU_COLD_BOOT_Pos 0
#define AON_GP_REGS_AON_LPMCU_COLD_BOOT_AON_LPMCU_COLD_BOOT_Msk (0xFFu << AON_GP_REGS_AON_LPMCU_COLD_BOOT_AON_LPMCU_COLD_BOOT_Pos)
#define AON_GP_REGS_AON_LPMCU_COLD_BOOT_AON_LPMCU_COLD_BOOT(value) (AON_GP_REGS_AON_LPMCU_COLD_BOOT_AON_LPMCU_COLD_BOOT_Msk & ((value) << AON_GP_REGS_AON_LPMCU_COLD_BOOT_AON_LPMCU_COLD_BOOT_Pos))
#define AON_GP_REGS_AON_LPMCU_COLD_BOOT_MASK 0xFFu
#define AON_GP_REGS_AON_LPMCU_COLD_BOOT_Msk 0xFFu



typedef union {
  struct {
    uint8_t AON_BO_OUT_STATUS:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} AON_GP_REGS_AON_BO_OUT_STATUS_Type;


#define AON_GP_REGS_AON_BO_OUT_STATUS_OFFSET 0x80
#define AON_GP_REGS_AON_BO_OUT_STATUS_RESETVALUE 0x00u

#define AON_GP_REGS_AON_BO_OUT_STATUS_AON_BO_OUT_STATUS_Pos 0
#define AON_GP_REGS_AON_BO_OUT_STATUS_AON_BO_OUT_STATUS_Msk (0x1u << AON_GP_REGS_AON_BO_OUT_STATUS_AON_BO_OUT_STATUS_Pos)
#define AON_GP_REGS_AON_BO_OUT_STATUS_AON_BO_OUT_STATUS AON_GP_REGS_AON_BO_OUT_STATUS_AON_BO_OUT_STATUS_Msk
#define AON_GP_REGS_AON_BO_OUT_STATUS_MASK 0x01u
#define AON_GP_REGS_AON_BO_OUT_STATUS_Msk 0x01u



typedef union {
  struct {
    uint8_t CLEAR_BROWN_OUT_REG:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} AON_GP_REGS_CLEAR_BROWN_OUT_REG_Type;


#define AON_GP_REGS_CLEAR_BROWN_OUT_REG_OFFSET 0x84
#define AON_GP_REGS_CLEAR_BROWN_OUT_REG_RESETVALUE 0x00u

#define AON_GP_REGS_CLEAR_BROWN_OUT_REG_CLEAR_BROWN_OUT_REG_Pos 0
#define AON_GP_REGS_CLEAR_BROWN_OUT_REG_CLEAR_BROWN_OUT_REG_Msk (0x1u << AON_GP_REGS_CLEAR_BROWN_OUT_REG_CLEAR_BROWN_OUT_REG_Pos)
#define AON_GP_REGS_CLEAR_BROWN_OUT_REG_CLEAR_BROWN_OUT_REG AON_GP_REGS_CLEAR_BROWN_OUT_REG_CLEAR_BROWN_OUT_REG_Msk
#define AON_GP_REGS_CLEAR_BROWN_OUT_REG_MASK 0x01u
#define AON_GP_REGS_CLEAR_BROWN_OUT_REG_Msk 0x01u



typedef union {
  struct {
    uint32_t CLK_EDGE_SEL:1;
    uint32_t VOUT_CTRL_BUCK:4;
    uint32_t CLK_2_4:1;
    uint32_t VREG_FILT_CTRL:2;
    uint32_t CLK_DIV:3;
    uint32_t RESET_FSM:1;
    uint32_t EN_TRISTATE:1;
    uint32_t TRISTATE_CTRL:3;
    uint32_t OFFSETP_CTRL:4;
    uint32_t OFFSETN_CTRL:4;
    uint32_t P_SW_CTRL:7;
    uint32_t CLK_SEL:1;
  } bit;
  uint32_t reg;
} AON_GP_REGS_RF_PMU_REGS_0_Type;


#define AON_GP_REGS_RF_PMU_REGS_0_OFFSET 0x400
#define AON_GP_REGS_RF_PMU_REGS_0_RESETVALUE 0xF600409u

#define AON_GP_REGS_RF_PMU_REGS_0_CLK_EDGE_SEL_Pos 0
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_EDGE_SEL_Msk (0x1u << AON_GP_REGS_RF_PMU_REGS_0_CLK_EDGE_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_EDGE_SEL AON_GP_REGS_RF_PMU_REGS_0_CLK_EDGE_SEL_Msk
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_EDGE_SEL_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_EDGE_SEL_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_EDGE_SEL_0 (AON_GP_REGS_RF_PMU_REGS_0_CLK_EDGE_SEL_0_Val << AON_GP_REGS_RF_PMU_REGS_0_CLK_EDGE_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_EDGE_SEL_1 (AON_GP_REGS_RF_PMU_REGS_0_CLK_EDGE_SEL_1_Val << AON_GP_REGS_RF_PMU_REGS_0_CLK_EDGE_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Pos 1
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Msk (0xFu << AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK(value) (AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Msk & ((value) << AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Pos))
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_2_Val 0x2u
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_3_Val 0x3u
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_4_Val 0x4u
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_5_Val 0x5u
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_6_Val 0x6u
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_7_Val 0x7u
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_8_Val 0x8u
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_9_Val 0x9u
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_10_Val 0xAu
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_11_Val 0xBu
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_12_Val 0xCu
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_13_Val 0xDu
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_14_Val 0xEu
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_15_Val 0xFu
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_0 (AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_0_Val << AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_1 (AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_1_Val << AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_2 (AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_2_Val << AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_3 (AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_3_Val << AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_4 (AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_4_Val << AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_5 (AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_5_Val << AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_6 (AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_6_Val << AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_7 (AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_7_Val << AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_8 (AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_8_Val << AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_9 (AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_9_Val << AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_10 (AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_10_Val << AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_11 (AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_11_Val << AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_12 (AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_12_Val << AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_13 (AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_13_Val << AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_14 (AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_14_Val << AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_15 (AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_15_Val << AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_2_4_Pos 5
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_2_4_Msk (0x1u << AON_GP_REGS_RF_PMU_REGS_0_CLK_2_4_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_2_4 AON_GP_REGS_RF_PMU_REGS_0_CLK_2_4_Msk
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_2_4_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_2_4_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_2_4_0 (AON_GP_REGS_RF_PMU_REGS_0_CLK_2_4_0_Val << AON_GP_REGS_RF_PMU_REGS_0_CLK_2_4_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_2_4_1 (AON_GP_REGS_RF_PMU_REGS_0_CLK_2_4_1_Val << AON_GP_REGS_RF_PMU_REGS_0_CLK_2_4_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_VREG_FILT_CTRL_Pos 6
#define AON_GP_REGS_RF_PMU_REGS_0_VREG_FILT_CTRL_Msk (0x3u << AON_GP_REGS_RF_PMU_REGS_0_VREG_FILT_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_VREG_FILT_CTRL(value) (AON_GP_REGS_RF_PMU_REGS_0_VREG_FILT_CTRL_Msk & ((value) << AON_GP_REGS_RF_PMU_REGS_0_VREG_FILT_CTRL_Pos))
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_Pos 8
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_Msk (0x7u << AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV(value) (AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_Msk & ((value) << AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_Pos))
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_2_Val 0x2u
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_3_Val 0x3u
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_4_Val 0x4u
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_5_Val 0x5u
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_6_Val 0x6u
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_0 (AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_0_Val << AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_1 (AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_1_Val << AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_2 (AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_2_Val << AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_3 (AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_3_Val << AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_4 (AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_4_Val << AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_5 (AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_5_Val << AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_6 (AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_6_Val << AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_RESET_FSM_Pos 11
#define AON_GP_REGS_RF_PMU_REGS_0_RESET_FSM_Msk (0x1u << AON_GP_REGS_RF_PMU_REGS_0_RESET_FSM_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_RESET_FSM AON_GP_REGS_RF_PMU_REGS_0_RESET_FSM_Msk
#define AON_GP_REGS_RF_PMU_REGS_0_RESET_FSM_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_0_RESET_FSM_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_0_RESET_FSM_0 (AON_GP_REGS_RF_PMU_REGS_0_RESET_FSM_0_Val << AON_GP_REGS_RF_PMU_REGS_0_RESET_FSM_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_RESET_FSM_1 (AON_GP_REGS_RF_PMU_REGS_0_RESET_FSM_1_Val << AON_GP_REGS_RF_PMU_REGS_0_RESET_FSM_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_EN_TRISTATE_Pos 12
#define AON_GP_REGS_RF_PMU_REGS_0_EN_TRISTATE_Msk (0x1u << AON_GP_REGS_RF_PMU_REGS_0_EN_TRISTATE_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_EN_TRISTATE AON_GP_REGS_RF_PMU_REGS_0_EN_TRISTATE_Msk
#define AON_GP_REGS_RF_PMU_REGS_0_EN_TRISTATE_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_0_EN_TRISTATE_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_0_EN_TRISTATE_0 (AON_GP_REGS_RF_PMU_REGS_0_EN_TRISTATE_0_Val << AON_GP_REGS_RF_PMU_REGS_0_EN_TRISTATE_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_EN_TRISTATE_1 (AON_GP_REGS_RF_PMU_REGS_0_EN_TRISTATE_1_Val << AON_GP_REGS_RF_PMU_REGS_0_EN_TRISTATE_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_Pos 13
#define AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_Msk (0x7u << AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL(value) (AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_Msk & ((value) << AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_Pos))
#define AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_2_Val 0x2u
#define AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_3_Val 0x3u
#define AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_4_Val 0x4u
#define AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_5_Val 0x5u
#define AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_6_Val 0x6u
#define AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_0 (AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_0_Val << AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_1 (AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_1_Val << AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_2 (AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_2_Val << AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_3 (AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_3_Val << AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_4 (AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_4_Val << AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_5 (AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_5_Val << AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_6 (AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_6_Val << AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Pos 16
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Msk (0xFu << AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL(value) (AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Msk & ((value) << AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Pos))
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_2_Val 0x2u
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_3_Val 0x3u
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_4_Val 0x4u
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_5_Val 0x5u
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_6_Val 0x6u
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_7_Val 0x7u
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_8_Val 0x8u
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_9_Val 0x9u
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_10_Val 0xAu
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_11_Val 0xBu
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_12_Val 0xCu
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_13_Val 0xDu
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_14_Val 0xEu
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_15_Val 0xFu
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_0 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_0_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_1 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_1_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_2 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_2_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_3 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_3_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_4 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_4_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_5 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_5_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_6 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_6_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_7 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_7_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_8 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_8_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_9 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_9_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_10 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_10_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_11 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_11_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_12 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_12_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_13 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_13_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_14 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_14_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_15 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_15_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Pos 20
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Msk (0xFu << AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL(value) (AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Msk & ((value) << AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Pos))
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_2_Val 0x2u
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_3_Val 0x3u
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_4_Val 0x4u
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_5_Val 0x5u
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_6_Val 0x6u
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_7_Val 0x7u
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_8_Val 0x8u
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_9_Val 0x9u
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_10_Val 0xAu
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_11_Val 0xBu
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_12_Val 0xCu
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_13_Val 0xDu
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_14_Val 0xEu
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_15_Val 0xFu
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_0 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_0_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_1 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_1_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_2 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_2_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_3 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_3_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_4 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_4_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_5 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_5_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_6 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_6_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_7 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_7_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_8 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_8_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_9 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_9_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_10 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_10_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_11 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_11_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_12 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_12_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_13 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_13_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_14 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_14_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_15 (AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_15_Val << AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_Pos 24
#define AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_Msk (0x7Fu << AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL(value) (AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_Msk & ((value) << AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_Pos))
#define AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_3_Val 0x3u
#define AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_7_Val 0x7u
#define AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_15_Val 0xFu
#define AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_31_Val 0x1Fu
#define AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_63_Val 0x3Fu
#define AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_0 (AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_0_Val << AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_1 (AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_1_Val << AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_3 (AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_3_Val << AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_7 (AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_7_Val << AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_15 (AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_15_Val << AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_31 (AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_31_Val << AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_63 (AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_63_Val << AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_SEL_Pos 31
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_SEL_Msk (0x1u << AON_GP_REGS_RF_PMU_REGS_0_CLK_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_SEL AON_GP_REGS_RF_PMU_REGS_0_CLK_SEL_Msk
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_SEL_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_SEL_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_SEL_0 (AON_GP_REGS_RF_PMU_REGS_0_CLK_SEL_0_Val << AON_GP_REGS_RF_PMU_REGS_0_CLK_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_CLK_SEL_1 (AON_GP_REGS_RF_PMU_REGS_0_CLK_SEL_1_Val << AON_GP_REGS_RF_PMU_REGS_0_CLK_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_0_MASK 0xFFFFFFFFu
#define AON_GP_REGS_RF_PMU_REGS_0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t SADC_BIAS_RES_CTRL:4;
    uint32_t SADC_REF_SEL:3;
    uint32_t BOD_EN:1;
    uint32_t LPD_CLK_INJECT_EN:1;
    uint32_t EFUSE_LDO_BYP:1;
    uint32_t EFUSE_LDO_VOUT_CTRL:3;
    uint32_t EFUSE_LDO_IBIAS_CTRL:2;
    uint32_t PIERCE_RES_CTRL:1;
    uint32_t PIERCE_GM_CTRL:4;
    uint32_t PIERCE_CAP_CTRL:4;
    uint32_t SADC_CHN_CTRL:1;
    uint32_t SADC_CHN_SEL:3;
    uint32_t CODE_IN:2;
    uint32_t SADC_LP_CTRL:2;
  } bit;
  uint32_t reg;
} AON_GP_REGS_RF_PMU_REGS_1_Type;


#define AON_GP_REGS_RF_PMU_REGS_1_OFFSET 0x404
#define AON_GP_REGS_RF_PMU_REGS_1_RESETVALUE 0x31888C82u

#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Pos 0
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Msk (0xFu << AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL(value) (AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Msk & ((value) << AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Pos))
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_2_Val 0x2u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_3_Val 0x3u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_4_Val 0x4u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_5_Val 0x5u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_6_Val 0x6u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_7_Val 0x7u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_8_Val 0x8u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_9_Val 0x9u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_10_Val 0xAu
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_11_Val 0xBu
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_12_Val 0xCu
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_13_Val 0xDu
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_14_Val 0xEu
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_15_Val 0xFu
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_0 (AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_0_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_1 (AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_1_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_2 (AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_2_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_3 (AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_3_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_4 (AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_4_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_5 (AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_5_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_6 (AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_6_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_7 (AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_7_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_8 (AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_8_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_9 (AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_9_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_10 (AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_10_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_11 (AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_11_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_12 (AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_12_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_13 (AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_13_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_14 (AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_14_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_15 (AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_15_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_Pos 4
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_Msk (0x7u << AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL(value) (AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_Msk & ((value) << AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_Pos))
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_2_Val 0x2u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_3_Val 0x3u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_4_Val 0x4u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_5_Val 0x5u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_6_Val 0x6u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_7_Val 0x7u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_0 (AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_0_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_1 (AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_1_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_2 (AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_2_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_3 (AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_3_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_4 (AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_4_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_5 (AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_5_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_6 (AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_6_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_7 (AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_7_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_BOD_EN_Pos 7
#define AON_GP_REGS_RF_PMU_REGS_1_BOD_EN_Msk (0x1u << AON_GP_REGS_RF_PMU_REGS_1_BOD_EN_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_BOD_EN AON_GP_REGS_RF_PMU_REGS_1_BOD_EN_Msk
#define AON_GP_REGS_RF_PMU_REGS_1_BOD_EN_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_1_BOD_EN_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_1_BOD_EN_0 (AON_GP_REGS_RF_PMU_REGS_1_BOD_EN_0_Val << AON_GP_REGS_RF_PMU_REGS_1_BOD_EN_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_BOD_EN_1 (AON_GP_REGS_RF_PMU_REGS_1_BOD_EN_1_Val << AON_GP_REGS_RF_PMU_REGS_1_BOD_EN_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_LPD_CLK_INJECT_EN_Pos 8
#define AON_GP_REGS_RF_PMU_REGS_1_LPD_CLK_INJECT_EN_Msk (0x1u << AON_GP_REGS_RF_PMU_REGS_1_LPD_CLK_INJECT_EN_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_LPD_CLK_INJECT_EN AON_GP_REGS_RF_PMU_REGS_1_LPD_CLK_INJECT_EN_Msk
#define AON_GP_REGS_RF_PMU_REGS_1_LPD_CLK_INJECT_EN_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_1_LPD_CLK_INJECT_EN_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_1_LPD_CLK_INJECT_EN_0 (AON_GP_REGS_RF_PMU_REGS_1_LPD_CLK_INJECT_EN_0_Val << AON_GP_REGS_RF_PMU_REGS_1_LPD_CLK_INJECT_EN_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_LPD_CLK_INJECT_EN_1 (AON_GP_REGS_RF_PMU_REGS_1_LPD_CLK_INJECT_EN_1_Val << AON_GP_REGS_RF_PMU_REGS_1_LPD_CLK_INJECT_EN_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_BYP_Pos 9
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_BYP_Msk (0x1u << AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_BYP_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_BYP AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_BYP_Msk
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_BYP_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_BYP_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_BYP_0 (AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_BYP_0_Val << AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_BYP_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_BYP_1 (AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_BYP_1_Val << AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_BYP_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_Pos 10
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_Msk (0x7u << AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL(value) (AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_Msk & ((value) << AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_Pos))
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_2_Val 0x2u
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_3_Val 0x3u
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_4_Val 0x4u
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_5_Val 0x5u
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_6_Val 0x6u
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_7_Val 0x7u
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_0 (AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_0_Val << AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_1 (AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_1_Val << AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_2 (AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_2_Val << AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_3 (AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_3_Val << AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_4 (AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_4_Val << AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_5 (AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_5_Val << AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_6 (AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_6_Val << AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_7 (AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_7_Val << AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_Pos 13
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_Msk (0x3u << AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL(value) (AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_Msk & ((value) << AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_Pos))
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_2_Val 0x2u
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_3_Val 0x3u
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_0 (AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_0_Val << AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_1 (AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_1_Val << AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_2 (AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_2_Val << AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_3 (AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_3_Val << AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_RES_CTRL_Pos 15
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_RES_CTRL_Msk (0x1u << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_RES_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_RES_CTRL AON_GP_REGS_RF_PMU_REGS_1_PIERCE_RES_CTRL_Msk
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_RES_CTRL_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_RES_CTRL_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_RES_CTRL_0 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_RES_CTRL_0_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_RES_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_RES_CTRL_1 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_RES_CTRL_1_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_RES_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Pos 16
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Msk (0xFu << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL(value) (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Msk & ((value) << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Pos))
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_2_Val 0x2u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_3_Val 0x3u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_4_Val 0x4u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_5_Val 0x5u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_6_Val 0x6u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_7_Val 0x7u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_8_Val 0x8u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_9_Val 0x9u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_10_Val 0xAu
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_11_Val 0xBu
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_12_Val 0xCu
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_13_Val 0xDu
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_14_Val 0xEu
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_15_Val 0xFu
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_0 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_0_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_1 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_1_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_2 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_2_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_3 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_3_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_4 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_4_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_5 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_5_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_6 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_6_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_7 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_7_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_8 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_8_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_9 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_9_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_10 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_10_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_11 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_11_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_12 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_12_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_13 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_13_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_14 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_14_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_15 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_15_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Pos 20
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Msk (0xFu << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL(value) (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Msk & ((value) << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Pos))
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_2_Val 0x2u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_3_Val 0x3u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_4_Val 0x4u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_5_Val 0x5u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_6_Val 0x6u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_7_Val 0x7u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_8_Val 0x8u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_9_Val 0x9u
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_10_Val 0xAu
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_11_Val 0xBu
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_12_Val 0xCu
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_13_Val 0xDu
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_14_Val 0xEu
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_15_Val 0xFu
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_0 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_0_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_1 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_1_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_2 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_2_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_3 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_3_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_4 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_4_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_5 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_5_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_6 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_6_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_7 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_7_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_8 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_8_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_9 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_9_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_10 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_10_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_11 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_11_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_12 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_12_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_13 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_13_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_14 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_14_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_15 (AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_15_Val << AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_CTRL_Pos 24
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_CTRL_Msk (0x1u << AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_CTRL AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_CTRL_Msk
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_CTRL_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_CTRL_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_CTRL_0 (AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_CTRL_0_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_CTRL_1 (AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_CTRL_1_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_Pos 25
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_Msk (0x7u << AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL(value) (AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_Msk & ((value) << AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_Pos))
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_2_Val 0x2u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_3_Val 0x3u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_4_Val 0x4u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_5_Val 0x5u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_6_Val 0x6u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_7_Val 0x7u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_0 (AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_0_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_1 (AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_1_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_2 (AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_2_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_3 (AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_3_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_4 (AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_4_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_5 (AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_5_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_6 (AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_6_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_7 (AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_7_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_Pos 28
#define AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_Msk (0x3u << AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_CODE_IN(value) (AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_Msk & ((value) << AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_Pos))
#define AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_2_Val 0x2u
#define AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_3_Val 0x3u
#define AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_0 (AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_0_Val << AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_1 (AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_1_Val << AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_2 (AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_2_Val << AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_3 (AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_3_Val << AON_GP_REGS_RF_PMU_REGS_1_CODE_IN_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_Pos 30
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_Msk (0x3u << AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL(value) (AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_Msk & ((value) << AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_Pos))
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_2_Val 0x2u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_3_Val 0x3u
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_0 (AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_0_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_1 (AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_1_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_2 (AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_2_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_3 (AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_3_Val << AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_1_MASK 0xFFFFFFFFu
#define AON_GP_REGS_RF_PMU_REGS_1_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint16_t DIG_CORE_LDO_BYP:1;
    uint16_t DIG_CORE_LDO_VCTRL:2;
    uint16_t REF_HP_MODE:3;
    uint16_t OFFSET_CAL_EN:1;
    uint16_t RESERVED_7:1;
    uint16_t CLK_CTRL_26MHZ:5;
    uint16_t RESERVED_15_13:3;
  } bit;
  uint16_t reg;
} AON_GP_REGS_RF_PMU_REGS_2_Type;


#define AON_GP_REGS_RF_PMU_REGS_2_OFFSET 0x408
#define AON_GP_REGS_RF_PMU_REGS_2_RESETVALUE 0x05u

#define AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_BYP_Pos 0
#define AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_BYP_Msk (0x1u << AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_BYP_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_BYP AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_BYP_Msk
#define AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_BYP_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_BYP_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_BYP_0 (AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_BYP_0_Val << AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_BYP_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_BYP_1 (AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_BYP_1_Val << AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_BYP_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_Pos 1
#define AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_Msk (0x3u << AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL(value) (AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_Msk & ((value) << AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_Pos))
#define AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_2_Val 0x2u
#define AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_3_Val 0x3u
#define AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_0 (AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_0_Val << AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_1 (AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_1_Val << AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_2 (AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_2_Val << AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_3 (AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_3_Val << AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_Pos 3
#define AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_Msk (0x7u << AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE(value) (AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_Msk & ((value) << AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_Pos))
#define AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_2_Val 0x2u
#define AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_3_Val 0x3u
#define AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_4_Val 0x4u
#define AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_5_Val 0x5u
#define AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_6_Val 0x6u
#define AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_0 (AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_0_Val << AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_1 (AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_1_Val << AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_2 (AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_2_Val << AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_3 (AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_3_Val << AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_4 (AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_4_Val << AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_5 (AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_5_Val << AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_6 (AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_6_Val << AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_OFFSET_CAL_EN_Pos 6
#define AON_GP_REGS_RF_PMU_REGS_2_OFFSET_CAL_EN_Msk (0x1u << AON_GP_REGS_RF_PMU_REGS_2_OFFSET_CAL_EN_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_OFFSET_CAL_EN AON_GP_REGS_RF_PMU_REGS_2_OFFSET_CAL_EN_Msk
#define AON_GP_REGS_RF_PMU_REGS_2_OFFSET_CAL_EN_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_2_OFFSET_CAL_EN_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_2_OFFSET_CAL_EN_0 (AON_GP_REGS_RF_PMU_REGS_2_OFFSET_CAL_EN_0_Val << AON_GP_REGS_RF_PMU_REGS_2_OFFSET_CAL_EN_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_OFFSET_CAL_EN_1 (AON_GP_REGS_RF_PMU_REGS_2_OFFSET_CAL_EN_1_Val << AON_GP_REGS_RF_PMU_REGS_2_OFFSET_CAL_EN_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_RESERVED_7_Pos 7
#define AON_GP_REGS_RF_PMU_REGS_2_RESERVED_7_Msk (0x1u << AON_GP_REGS_RF_PMU_REGS_2_RESERVED_7_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_RESERVED_7 AON_GP_REGS_RF_PMU_REGS_2_RESERVED_7_Msk
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos 8
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Msk (0x1Fu << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ(value) (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Msk & ((value) << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos))
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_0_Val 0x0u
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_1_Val 0x1u
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_2_Val 0x2u
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_3_Val 0x3u
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_4_Val 0x4u
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_5_Val 0x5u
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_6_Val 0x6u
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_7_Val 0x7u
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_8_Val 0x8u
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_9_Val 0x9u
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_10_Val 0xAu
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_11_Val 0xBu
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_12_Val 0xCu
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_13_Val 0xDu
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_14_Val 0xEu
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_15_Val 0xFu
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_16_Val 0x10u
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_17_Val 0x11u
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_18_Val 0x12u
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_19_Val 0x13u
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_20_Val 0x14u
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_21_Val 0x15u
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_22_Val 0x16u
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_23_Val 0x17u
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_24_Val 0x18u
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_25_Val 0x19u
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_26_Val 0x1Au
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_27_Val 0x1Bu
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_28_Val 0x1Cu
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_29_Val 0x1Du
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_30_Val 0x1Eu
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_31_Val 0x1Fu
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_0 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_0_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_1 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_1_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_2 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_2_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_3 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_3_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_4 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_4_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_5 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_5_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_6 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_6_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_7 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_7_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_8 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_8_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_9 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_9_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_10 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_10_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_11 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_11_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_12 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_12_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_13 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_13_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_14 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_14_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_15 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_15_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_16 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_16_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_17 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_17_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_18 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_18_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_19 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_19_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_20 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_20_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_21 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_21_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_22 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_22_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_23 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_23_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_24 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_24_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_25 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_25_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_26 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_26_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_27 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_27_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_28 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_28_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_29 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_29_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_30 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_30_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_31 (AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_31_Val << AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_RESERVED_15_13_Pos 13
#define AON_GP_REGS_RF_PMU_REGS_2_RESERVED_15_13_Msk (0x7u << AON_GP_REGS_RF_PMU_REGS_2_RESERVED_15_13_Pos)
#define AON_GP_REGS_RF_PMU_REGS_2_RESERVED_15_13(value) (AON_GP_REGS_RF_PMU_REGS_2_RESERVED_15_13_Msk & ((value) << AON_GP_REGS_RF_PMU_REGS_2_RESERVED_15_13_Pos))
#define AON_GP_REGS_RF_PMU_REGS_2_MASK 0xFFFFu
#define AON_GP_REGS_RF_PMU_REGS_2_Msk 0xFFFFu



typedef union {
  struct {
    uint8_t ANALOG_ENABLE_44:1;
    uint8_t ANALOG_ENABLE_45:1;
    uint8_t ANALOG_ENABLE_46:1;
    uint8_t ANALOG_ENABLE_47:1;
    uint8_t :4;
  } bit;
  struct {
    uint8_t ANALOG_ENABLE_:4;
    uint8_t :4;
  } vec;
  uint8_t reg;
} AON_GP_REGS_MS_GPIO_MODE_Type;


#define AON_GP_REGS_MS_GPIO_MODE_OFFSET 0x410
#define AON_GP_REGS_MS_GPIO_MODE_RESETVALUE 0x0Fu

#define AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_44_Pos 0
#define AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_44_Msk (0x1u << AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_44_Pos)
#define AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_44 AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_44_Msk
#define AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_45_Pos 1
#define AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_45_Msk (0x1u << AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_45_Pos)
#define AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_45 AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_45_Msk
#define AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_46_Pos 2
#define AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_46_Msk (0x1u << AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_46_Pos)
#define AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_46 AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_46_Msk
#define AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_47_Pos 3
#define AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_47_Msk (0x1u << AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_47_Pos)
#define AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_47 AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_47_Msk
#define AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE__Pos 0
#define AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE__Msk (0xFu << AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE__Pos)
#define AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE_(value) (AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE__Msk & ((value) << AON_GP_REGS_MS_GPIO_MODE_ANALOG_ENABLE__Pos))
#define AON_GP_REGS_MS_GPIO_MODE_MASK 0x0Fu
#define AON_GP_REGS_MS_GPIO_MODE_Msk 0x0Fu



typedef union {
  struct {
    uint8_t LATCH_ENABLE:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} AON_GP_REGS_IO_PADS_CONTROL_Type;


#define AON_GP_REGS_IO_PADS_CONTROL_OFFSET 0x414
#define AON_GP_REGS_IO_PADS_CONTROL_RESETVALUE 0x01u

#define AON_GP_REGS_IO_PADS_CONTROL_LATCH_ENABLE_Pos 0
#define AON_GP_REGS_IO_PADS_CONTROL_LATCH_ENABLE_Msk (0x1u << AON_GP_REGS_IO_PADS_CONTROL_LATCH_ENABLE_Pos)
#define AON_GP_REGS_IO_PADS_CONTROL_LATCH_ENABLE AON_GP_REGS_IO_PADS_CONTROL_LATCH_ENABLE_Msk
#define AON_GP_REGS_IO_PADS_CONTROL_MASK 0x01u
#define AON_GP_REGS_IO_PADS_CONTROL_Msk 0x01u
# 1185 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/aon_gp_regs.h"
typedef struct {
  volatile AON_GP_REGS_AON_PINMUX_SEL_Type AON_PINMUX_SEL;
       RoReg8 Reserved1[0x2];
  volatile AON_GP_REGS_AON_PMU_CTRL_Type AON_PMU_CTRL;
  volatile AON_GP_REGS_AON_BLE_LP_CTRL_Type AON_BLE_LP_CTRL;
       RoReg8 Reserved2[0x3];
  volatile AON_GP_REGS_AON_MISC_CTRL_Type AON_MISC_CTRL;
  volatile AON_GP_REGS_AON_GLOBAL_RESET_Type AON_GLOBAL_RESET;
       RoReg8 Reserved3[0x3];
  volatile AON_GP_REGS_AON_PULL_ENABLE_Type AON_PULL_ENABLE;
       RoReg8 Reserved4[0x7];
  volatile AON_GP_REGS_AON_RESET_CTRL_Type AON_RESET_CTRL;
  volatile AON_GP_REGS_AON_BTRIM_ACTIVE_Type AON_BTRIM_ACTIVE;
       RoReg8 Reserved5[0x3];
  volatile AON_GP_REGS_AON_BTRIM_RETENTION_Type AON_BTRIM_RETENTION;
       RoReg8 Reserved6[0x1B];
  volatile AON_GP_REGS_AON_LPMCU_SCRATCH_PAD_Type AON_LPMCU_SCRATCH_PAD;
       RoReg8 Reserved7[0x3];
  volatile AON_GP_REGS_AON_LPMCU_COLD_BOOT_Type AON_LPMCU_COLD_BOOT;
       RoReg8 Reserved8[0x3B];
  volatile const AON_GP_REGS_AON_BO_OUT_STATUS_Type AON_BO_OUT_STATUS;
       RoReg8 Reserved9[0x3];
  volatile AON_GP_REGS_CLEAR_BROWN_OUT_REG_Type CLEAR_BROWN_OUT_REG;
       RoReg8 Reserved10[0x37B];
  volatile AON_GP_REGS_RF_PMU_REGS_0_Type RF_PMU_REGS_0;
  volatile AON_GP_REGS_RF_PMU_REGS_1_Type RF_PMU_REGS_1;
  volatile AON_GP_REGS_RF_PMU_REGS_2_Type RF_PMU_REGS_2;
       RoReg8 Reserved11[0x6];
  volatile AON_GP_REGS_MS_GPIO_MODE_Type MS_GPIO_MODE;
       RoReg8 Reserved12[0x3];
  volatile AON_GP_REGS_IO_PADS_CONTROL_Type IO_PADS_CONTROL;
} AonGpRegs;
# 261 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/gpio.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/gpio.h"
#define _SAMB11_GPIO_COMPONENT_ 
# 58 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/gpio.h"
#define GPIO_G1234 
#define REV_GPIO 0x100



typedef union {
  struct {
    uint16_t VALUE:16;
  } bit;
  uint16_t reg;
} GPIO_DATA_Type;


#define GPIO_DATA_OFFSET 0x00
#define GPIO_DATA_RESETVALUE 0x00u

#define GPIO_DATA_VALUE_Pos 0
#define GPIO_DATA_VALUE_Msk (0xFFFFu << GPIO_DATA_VALUE_Pos)
#define GPIO_DATA_VALUE(value) (GPIO_DATA_VALUE_Msk & ((value) << GPIO_DATA_VALUE_Pos))
#define GPIO_DATA_MASK 0xFFFFu
#define GPIO_DATA_Msk 0xFFFFu



typedef union {
  struct {
    uint16_t VALUE:16;
  } bit;
  uint16_t reg;
} GPIO_DATAOUT_Type;


#define GPIO_DATAOUT_OFFSET 0x04
#define GPIO_DATAOUT_RESETVALUE 0x00u

#define GPIO_DATAOUT_VALUE_Pos 0
#define GPIO_DATAOUT_VALUE_Msk (0xFFFFu << GPIO_DATAOUT_VALUE_Pos)
#define GPIO_DATAOUT_VALUE(value) (GPIO_DATAOUT_VALUE_Msk & ((value) << GPIO_DATAOUT_VALUE_Pos))
#define GPIO_DATAOUT_MASK 0xFFFFu
#define GPIO_DATAOUT_Msk 0xFFFFu



typedef union {
  struct {
    uint16_t VALUE:16;
  } bit;
  uint16_t reg;
} GPIO_OUTENSET_Type;


#define GPIO_OUTENSET_OFFSET 0x10
#define GPIO_OUTENSET_RESETVALUE 0x00u

#define GPIO_OUTENSET_VALUE_Pos 0
#define GPIO_OUTENSET_VALUE_Msk (0xFFFFu << GPIO_OUTENSET_VALUE_Pos)
#define GPIO_OUTENSET_VALUE(value) (GPIO_OUTENSET_VALUE_Msk & ((value) << GPIO_OUTENSET_VALUE_Pos))
#define GPIO_OUTENSET_MASK 0xFFFFu
#define GPIO_OUTENSET_Msk 0xFFFFu



typedef union {
  struct {
    uint16_t VALUE:16;
  } bit;
  uint16_t reg;
} GPIO_OUTENCLR_Type;


#define GPIO_OUTENCLR_OFFSET 0x14
#define GPIO_OUTENCLR_RESETVALUE 0x00u

#define GPIO_OUTENCLR_VALUE_Pos 0
#define GPIO_OUTENCLR_VALUE_Msk (0xFFFFu << GPIO_OUTENCLR_VALUE_Pos)
#define GPIO_OUTENCLR_VALUE(value) (GPIO_OUTENCLR_VALUE_Msk & ((value) << GPIO_OUTENCLR_VALUE_Pos))
#define GPIO_OUTENCLR_MASK 0xFFFFu
#define GPIO_OUTENCLR_Msk 0xFFFFu



typedef union {
  struct {
    uint16_t VALUE:16;
  } bit;
  uint16_t reg;
} GPIO_INTENSET_Type;


#define GPIO_INTENSET_OFFSET 0x20
#define GPIO_INTENSET_RESETVALUE 0x00u

#define GPIO_INTENSET_VALUE_Pos 0
#define GPIO_INTENSET_VALUE_Msk (0xFFFFu << GPIO_INTENSET_VALUE_Pos)
#define GPIO_INTENSET_VALUE(value) (GPIO_INTENSET_VALUE_Msk & ((value) << GPIO_INTENSET_VALUE_Pos))
#define GPIO_INTENSET_MASK 0xFFFFu
#define GPIO_INTENSET_Msk 0xFFFFu



typedef union {
  struct {
    uint16_t VALUE:16;
  } bit;
  uint16_t reg;
} GPIO_INTENCLR_Type;


#define GPIO_INTENCLR_OFFSET 0x24
#define GPIO_INTENCLR_RESETVALUE 0x00u

#define GPIO_INTENCLR_VALUE_Pos 0
#define GPIO_INTENCLR_VALUE_Msk (0xFFFFu << GPIO_INTENCLR_VALUE_Pos)
#define GPIO_INTENCLR_VALUE(value) (GPIO_INTENCLR_VALUE_Msk & ((value) << GPIO_INTENCLR_VALUE_Pos))
#define GPIO_INTENCLR_MASK 0xFFFFu
#define GPIO_INTENCLR_Msk 0xFFFFu



typedef union {
  struct {
    uint16_t VALUE:16;
  } bit;
  uint16_t reg;
} GPIO_INTTYPESET_Type;


#define GPIO_INTTYPESET_OFFSET 0x28
#define GPIO_INTTYPESET_RESETVALUE 0x00u

#define GPIO_INTTYPESET_VALUE_Pos 0
#define GPIO_INTTYPESET_VALUE_Msk (0xFFFFu << GPIO_INTTYPESET_VALUE_Pos)
#define GPIO_INTTYPESET_VALUE(value) (GPIO_INTTYPESET_VALUE_Msk & ((value) << GPIO_INTTYPESET_VALUE_Pos))
#define GPIO_INTTYPESET_MASK 0xFFFFu
#define GPIO_INTTYPESET_Msk 0xFFFFu



typedef union {
  struct {
    uint16_t VALUE:16;
  } bit;
  uint16_t reg;
} GPIO_INTTYPECLR_Type;


#define GPIO_INTTYPECLR_OFFSET 0x2C
#define GPIO_INTTYPECLR_RESETVALUE 0x00u

#define GPIO_INTTYPECLR_VALUE_Pos 0
#define GPIO_INTTYPECLR_VALUE_Msk (0xFFFFu << GPIO_INTTYPECLR_VALUE_Pos)
#define GPIO_INTTYPECLR_VALUE(value) (GPIO_INTTYPECLR_VALUE_Msk & ((value) << GPIO_INTTYPECLR_VALUE_Pos))
#define GPIO_INTTYPECLR_MASK 0xFFFFu
#define GPIO_INTTYPECLR_Msk 0xFFFFu



typedef union {
  struct {
    uint16_t VALUE:16;
  } bit;
  uint16_t reg;
} GPIO_INTPOLSET_Type;


#define GPIO_INTPOLSET_OFFSET 0x30
#define GPIO_INTPOLSET_RESETVALUE 0x00u

#define GPIO_INTPOLSET_VALUE_Pos 0
#define GPIO_INTPOLSET_VALUE_Msk (0xFFFFu << GPIO_INTPOLSET_VALUE_Pos)
#define GPIO_INTPOLSET_VALUE(value) (GPIO_INTPOLSET_VALUE_Msk & ((value) << GPIO_INTPOLSET_VALUE_Pos))
#define GPIO_INTPOLSET_MASK 0xFFFFu
#define GPIO_INTPOLSET_Msk 0xFFFFu



typedef union {
  struct {
    uint16_t VALUE:16;
  } bit;
  uint16_t reg;
} GPIO_INTPOLCLR_Type;


#define GPIO_INTPOLCLR_OFFSET 0x34
#define GPIO_INTPOLCLR_RESETVALUE 0x00u

#define GPIO_INTPOLCLR_VALUE_Pos 0
#define GPIO_INTPOLCLR_VALUE_Msk (0xFFFFu << GPIO_INTPOLCLR_VALUE_Pos)
#define GPIO_INTPOLCLR_VALUE(value) (GPIO_INTPOLCLR_VALUE_Msk & ((value) << GPIO_INTPOLCLR_VALUE_Pos))
#define GPIO_INTPOLCLR_MASK 0xFFFFu
#define GPIO_INTPOLCLR_Msk 0xFFFFu



typedef union {
  struct {
    uint16_t VALUE:16;
  } bit;
  uint16_t reg;
} GPIO_INTSTATUSCLEAR_Type;


#define GPIO_INTSTATUSCLEAR_OFFSET 0x38
#define GPIO_INTSTATUSCLEAR_RESETVALUE 0x00u

#define GPIO_INTSTATUSCLEAR_VALUE_Pos 0
#define GPIO_INTSTATUSCLEAR_VALUE_Msk (0xFFFFu << GPIO_INTSTATUSCLEAR_VALUE_Pos)
#define GPIO_INTSTATUSCLEAR_VALUE(value) (GPIO_INTSTATUSCLEAR_VALUE_Msk & ((value) << GPIO_INTSTATUSCLEAR_VALUE_Pos))
#define GPIO_INTSTATUSCLEAR_MASK 0xFFFFu
#define GPIO_INTSTATUSCLEAR_Msk 0xFFFFu



typedef union {
  struct {
    uint8_t JEP106_C_CODE:4;
    uint8_t BLOCK_COUNT:4;
  } bit;
  uint8_t reg;
} GPIO_PID4_Type;


#define GPIO_PID4_OFFSET 0xFD0
#define GPIO_PID4_RESETVALUE 0x04u

#define GPIO_PID4_JEP106_C_CODE_Pos 0
#define GPIO_PID4_JEP106_C_CODE_Msk (0xFu << GPIO_PID4_JEP106_C_CODE_Pos)
#define GPIO_PID4_JEP106_C_CODE(value) (GPIO_PID4_JEP106_C_CODE_Msk & ((value) << GPIO_PID4_JEP106_C_CODE_Pos))
#define GPIO_PID4_BLOCK_COUNT_Pos 4
#define GPIO_PID4_BLOCK_COUNT_Msk (0xFu << GPIO_PID4_BLOCK_COUNT_Pos)
#define GPIO_PID4_BLOCK_COUNT(value) (GPIO_PID4_BLOCK_COUNT_Msk & ((value) << GPIO_PID4_BLOCK_COUNT_Pos))
#define GPIO_PID4_MASK 0xFFu
#define GPIO_PID4_Msk 0xFFu



typedef union {
  struct {
    uint8_t PID5:8;
  } bit;
  uint8_t reg;
} GPIO_PID5_Type;


#define GPIO_PID5_OFFSET 0xFD4
#define GPIO_PID5_RESETVALUE 0x00u

#define GPIO_PID5_PID5_Pos 0
#define GPIO_PID5_PID5_Msk (0xFFu << GPIO_PID5_PID5_Pos)
#define GPIO_PID5_PID5(value) (GPIO_PID5_PID5_Msk & ((value) << GPIO_PID5_PID5_Pos))
#define GPIO_PID5_MASK 0xFFu
#define GPIO_PID5_Msk 0xFFu



typedef union {
  struct {
    uint8_t PID6:8;
  } bit;
  uint8_t reg;
} GPIO_PID6_Type;


#define GPIO_PID6_OFFSET 0xFD8
#define GPIO_PID6_RESETVALUE 0x00u

#define GPIO_PID6_PID6_Pos 0
#define GPIO_PID6_PID6_Msk (0xFFu << GPIO_PID6_PID6_Pos)
#define GPIO_PID6_PID6(value) (GPIO_PID6_PID6_Msk & ((value) << GPIO_PID6_PID6_Pos))
#define GPIO_PID6_MASK 0xFFu
#define GPIO_PID6_Msk 0xFFu



typedef union {
  struct {
    uint8_t PID7:8;
  } bit;
  uint8_t reg;
} GPIO_PID7_Type;


#define GPIO_PID7_OFFSET 0xFDC
#define GPIO_PID7_RESETVALUE 0x00u

#define GPIO_PID7_PID7_Pos 0
#define GPIO_PID7_PID7_Msk (0xFFu << GPIO_PID7_PID7_Pos)
#define GPIO_PID7_PID7(value) (GPIO_PID7_PID7_Msk & ((value) << GPIO_PID7_PID7_Pos))
#define GPIO_PID7_MASK 0xFFu
#define GPIO_PID7_Msk 0xFFu



typedef union {
  struct {
    uint8_t PART_NUMBER:8;
  } bit;
  uint8_t reg;
} GPIO_PID0_Type;


#define GPIO_PID0_OFFSET 0xFE0
#define GPIO_PID0_RESETVALUE 0x20u

#define GPIO_PID0_PART_NUMBER_Pos 0
#define GPIO_PID0_PART_NUMBER_Msk (0xFFu << GPIO_PID0_PART_NUMBER_Pos)
#define GPIO_PID0_PART_NUMBER(value) (GPIO_PID0_PART_NUMBER_Msk & ((value) << GPIO_PID0_PART_NUMBER_Pos))
#define GPIO_PID0_MASK 0xFFu
#define GPIO_PID0_Msk 0xFFu



typedef union {
  struct {
    uint8_t PART_NUMBER:4;
    uint8_t JEP106_ID_3_0:4;
  } bit;
  uint8_t reg;
} GPIO_PID1_Type;


#define GPIO_PID1_OFFSET 0xFE4
#define GPIO_PID1_RESETVALUE 0xB8u

#define GPIO_PID1_PART_NUMBER_Pos 0
#define GPIO_PID1_PART_NUMBER_Msk (0xFu << GPIO_PID1_PART_NUMBER_Pos)
#define GPIO_PID1_PART_NUMBER(value) (GPIO_PID1_PART_NUMBER_Msk & ((value) << GPIO_PID1_PART_NUMBER_Pos))
#define GPIO_PID1_JEP106_ID_3_0_Pos 4
#define GPIO_PID1_JEP106_ID_3_0_Msk (0xFu << GPIO_PID1_JEP106_ID_3_0_Pos)
#define GPIO_PID1_JEP106_ID_3_0(value) (GPIO_PID1_JEP106_ID_3_0_Msk & ((value) << GPIO_PID1_JEP106_ID_3_0_Pos))
#define GPIO_PID1_MASK 0xFFu
#define GPIO_PID1_Msk 0xFFu



typedef union {
  struct {
    uint8_t JEP106_ID_6_4:3;
    uint8_t JEDEC_USED:1;
    uint8_t REVISION:4;
  } bit;
  uint8_t reg;
} GPIO_PID2_Type;


#define GPIO_PID2_OFFSET 0xFE8
#define GPIO_PID2_RESETVALUE 0x1Bu

#define GPIO_PID2_JEP106_ID_6_4_Pos 0
#define GPIO_PID2_JEP106_ID_6_4_Msk (0x7u << GPIO_PID2_JEP106_ID_6_4_Pos)
#define GPIO_PID2_JEP106_ID_6_4(value) (GPIO_PID2_JEP106_ID_6_4_Msk & ((value) << GPIO_PID2_JEP106_ID_6_4_Pos))
#define GPIO_PID2_JEDEC_USED_Pos 3
#define GPIO_PID2_JEDEC_USED_Msk (0x1u << GPIO_PID2_JEDEC_USED_Pos)
#define GPIO_PID2_JEDEC_USED GPIO_PID2_JEDEC_USED_Msk
#define GPIO_PID2_REVISION_Pos 4
#define GPIO_PID2_REVISION_Msk (0xFu << GPIO_PID2_REVISION_Pos)
#define GPIO_PID2_REVISION(value) (GPIO_PID2_REVISION_Msk & ((value) << GPIO_PID2_REVISION_Pos))
#define GPIO_PID2_MASK 0xFFu
#define GPIO_PID2_Msk 0xFFu



typedef union {
  struct {
    uint8_t CUSTOMER_MOD_NUMBER:4;
    uint8_t ECO_REV_NUMBER:4;
  } bit;
  uint8_t reg;
} GPIO_PID3_Type;


#define GPIO_PID3_OFFSET 0xFEC
#define GPIO_PID3_RESETVALUE 0x00u

#define GPIO_PID3_CUSTOMER_MOD_NUMBER_Pos 0
#define GPIO_PID3_CUSTOMER_MOD_NUMBER_Msk (0xFu << GPIO_PID3_CUSTOMER_MOD_NUMBER_Pos)
#define GPIO_PID3_CUSTOMER_MOD_NUMBER(value) (GPIO_PID3_CUSTOMER_MOD_NUMBER_Msk & ((value) << GPIO_PID3_CUSTOMER_MOD_NUMBER_Pos))
#define GPIO_PID3_ECO_REV_NUMBER_Pos 4
#define GPIO_PID3_ECO_REV_NUMBER_Msk (0xFu << GPIO_PID3_ECO_REV_NUMBER_Pos)
#define GPIO_PID3_ECO_REV_NUMBER(value) (GPIO_PID3_ECO_REV_NUMBER_Msk & ((value) << GPIO_PID3_ECO_REV_NUMBER_Pos))
#define GPIO_PID3_MASK 0xFFu
#define GPIO_PID3_Msk 0xFFu



typedef union {
  struct {
    uint8_t CID0:8;
  } bit;
  uint8_t reg;
} GPIO_CID0_Type;


#define GPIO_CID0_OFFSET 0xFF0
#define GPIO_CID0_RESETVALUE 0x0Du

#define GPIO_CID0_CID0_Pos 0
#define GPIO_CID0_CID0_Msk (0xFFu << GPIO_CID0_CID0_Pos)
#define GPIO_CID0_CID0(value) (GPIO_CID0_CID0_Msk & ((value) << GPIO_CID0_CID0_Pos))
#define GPIO_CID0_MASK 0xFFu
#define GPIO_CID0_Msk 0xFFu



typedef union {
  struct {
    uint8_t CID1:8;
  } bit;
  uint8_t reg;
} GPIO_CID1_Type;


#define GPIO_CID1_OFFSET 0xFF4
#define GPIO_CID1_RESETVALUE 0xF0u

#define GPIO_CID1_CID1_Pos 0
#define GPIO_CID1_CID1_Msk (0xFFu << GPIO_CID1_CID1_Pos)
#define GPIO_CID1_CID1(value) (GPIO_CID1_CID1_Msk & ((value) << GPIO_CID1_CID1_Pos))
#define GPIO_CID1_MASK 0xFFu
#define GPIO_CID1_Msk 0xFFu



typedef union {
  struct {
    uint8_t CID2:8;
  } bit;
  uint8_t reg;
} GPIO_CID2_Type;


#define GPIO_CID2_OFFSET 0xFF8
#define GPIO_CID2_RESETVALUE 0x05u

#define GPIO_CID2_CID2_Pos 0
#define GPIO_CID2_CID2_Msk (0xFFu << GPIO_CID2_CID2_Pos)
#define GPIO_CID2_CID2(value) (GPIO_CID2_CID2_Msk & ((value) << GPIO_CID2_CID2_Pos))
#define GPIO_CID2_MASK 0xFFu
#define GPIO_CID2_Msk 0xFFu



typedef union {
  struct {
    uint8_t CID3:8;
  } bit;
  uint8_t reg;
} GPIO_CID3_Type;


#define GPIO_CID3_OFFSET 0xFFC
#define GPIO_CID3_RESETVALUE 0xB1u

#define GPIO_CID3_CID3_Pos 0
#define GPIO_CID3_CID3_Msk (0xFFu << GPIO_CID3_CID3_Pos)
#define GPIO_CID3_CID3(value) (GPIO_CID3_CID3_Msk & ((value) << GPIO_CID3_CID3_Pos))
#define GPIO_CID3_MASK 0xFFu
#define GPIO_CID3_Msk 0xFFu
# 571 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/gpio.h"
typedef struct {
  volatile GPIO_DATA_Type DATA;
       RoReg8 Reserved1[0x2];
  volatile GPIO_DATAOUT_Type DATAOUT;
       RoReg8 Reserved2[0xA];
  volatile GPIO_OUTENSET_Type OUTENSET;
       RoReg8 Reserved3[0x2];
  volatile GPIO_OUTENCLR_Type OUTENCLR;
       RoReg8 Reserved4[0xA];
  volatile GPIO_INTENSET_Type INTENSET;
       RoReg8 Reserved5[0x2];
  volatile GPIO_INTENCLR_Type INTENCLR;
       RoReg8 Reserved6[0x2];
  volatile GPIO_INTTYPESET_Type INTTYPESET;
       RoReg8 Reserved7[0x2];
  volatile GPIO_INTTYPECLR_Type INTTYPECLR;
       RoReg8 Reserved8[0x2];
  volatile GPIO_INTPOLSET_Type INTPOLSET;
       RoReg8 Reserved9[0x2];
  volatile GPIO_INTPOLCLR_Type INTPOLCLR;
       RoReg8 Reserved10[0x2];
  volatile GPIO_INTSTATUSCLEAR_Type INTSTATUSCLEAR;
       RoReg8 Reserved11[0xF96];
  volatile const GPIO_PID4_Type PID4;
       RoReg8 Reserved12[0x3];
  volatile const GPIO_PID5_Type PID5;
       RoReg8 Reserved13[0x3];
  volatile const GPIO_PID6_Type PID6;
       RoReg8 Reserved14[0x3];
  volatile const GPIO_PID7_Type PID7;
       RoReg8 Reserved15[0x3];
  volatile const GPIO_PID0_Type PID0;
       RoReg8 Reserved16[0x3];
  volatile const GPIO_PID1_Type PID1;
       RoReg8 Reserved17[0x3];
  volatile const GPIO_PID2_Type PID2;
       RoReg8 Reserved18[0x3];
  volatile const GPIO_PID3_Type PID3;
       RoReg8 Reserved19[0x3];
  volatile const GPIO_CID0_Type CID0;
       RoReg8 Reserved20[0x3];
  volatile const GPIO_CID1_Type CID1;
       RoReg8 Reserved21[0x3];
  volatile const GPIO_CID2_Type CID2;
       RoReg8 Reserved22[0x3];
  volatile const GPIO_CID3_Type CID3;
} Gpio;
# 262 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/spi_flash.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/spi_flash.h"
#define _SAMB11_SPI_FLASH_COMPONENT_ 
# 58 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/spi_flash.h"
#define SPI_FLASH_SF1234 
#define REV_SPI_FLASH 0x100



typedef union {
  struct {
    uint8_t MODE:2;
    uint8_t BYPASS_CS_PRE:1;
    uint8_t BYPASS_CS_POST:1;
    uint8_t :3;
    uint8_t MODE_SELECT:1;
  } bit;
  uint8_t reg;
} SPI_FLASH_MODE_CTRL_Type;


#define SPI_FLASH_MODE_CTRL_OFFSET 0x00
#define SPI_FLASH_MODE_CTRL_RESETVALUE 0x00u

#define SPI_FLASH_MODE_CTRL_MODE_Pos 0
#define SPI_FLASH_MODE_CTRL_MODE_Msk (0x3u << SPI_FLASH_MODE_CTRL_MODE_Pos)
#define SPI_FLASH_MODE_CTRL_MODE(value) (SPI_FLASH_MODE_CTRL_MODE_Msk & ((value) << SPI_FLASH_MODE_CTRL_MODE_Pos))
#define SPI_FLASH_MODE_CTRL_MODE_0_Val 0x0u
#define SPI_FLASH_MODE_CTRL_MODE_1_Val 0x1u
#define SPI_FLASH_MODE_CTRL_MODE_2_Val 0x2u
#define SPI_FLASH_MODE_CTRL_MODE_3_Val 0x3u
#define SPI_FLASH_MODE_CTRL_MODE_0 (SPI_FLASH_MODE_CTRL_MODE_0_Val << SPI_FLASH_MODE_CTRL_MODE_Pos)
#define SPI_FLASH_MODE_CTRL_MODE_1 (SPI_FLASH_MODE_CTRL_MODE_1_Val << SPI_FLASH_MODE_CTRL_MODE_Pos)
#define SPI_FLASH_MODE_CTRL_MODE_2 (SPI_FLASH_MODE_CTRL_MODE_2_Val << SPI_FLASH_MODE_CTRL_MODE_Pos)
#define SPI_FLASH_MODE_CTRL_MODE_3 (SPI_FLASH_MODE_CTRL_MODE_3_Val << SPI_FLASH_MODE_CTRL_MODE_Pos)
#define SPI_FLASH_MODE_CTRL_BYPASS_CS_PRE_Pos 2
#define SPI_FLASH_MODE_CTRL_BYPASS_CS_PRE_Msk (0x1u << SPI_FLASH_MODE_CTRL_BYPASS_CS_PRE_Pos)
#define SPI_FLASH_MODE_CTRL_BYPASS_CS_PRE SPI_FLASH_MODE_CTRL_BYPASS_CS_PRE_Msk
#define SPI_FLASH_MODE_CTRL_BYPASS_CS_POST_Pos 3
#define SPI_FLASH_MODE_CTRL_BYPASS_CS_POST_Msk (0x1u << SPI_FLASH_MODE_CTRL_BYPASS_CS_POST_Pos)
#define SPI_FLASH_MODE_CTRL_BYPASS_CS_POST SPI_FLASH_MODE_CTRL_BYPASS_CS_POST_Msk
#define SPI_FLASH_MODE_CTRL_MODE_SELECT_Pos 7
#define SPI_FLASH_MODE_CTRL_MODE_SELECT_Msk (0x1u << SPI_FLASH_MODE_CTRL_MODE_SELECT_Pos)
#define SPI_FLASH_MODE_CTRL_MODE_SELECT SPI_FLASH_MODE_CTRL_MODE_SELECT_Msk
#define SPI_FLASH_MODE_CTRL_MASK 0x8Fu
#define SPI_FLASH_MODE_CTRL_Msk 0x8Fu



typedef union {
  struct {
    uint32_t CMD_COUNT:3;
    uint32_t :4;
    uint32_t FLASH_TRANS_START:1;
    uint32_t WDATA_COUNT:24;
  } bit;
  uint32_t reg;
} SPI_FLASH_TRANSACTION_CTRL_Type;


#define SPI_FLASH_TRANSACTION_CTRL_OFFSET 0x04
#define SPI_FLASH_TRANSACTION_CTRL_RESETVALUE 0x04u

#define SPI_FLASH_TRANSACTION_CTRL_CMD_COUNT_Pos 0
#define SPI_FLASH_TRANSACTION_CTRL_CMD_COUNT_Msk (0x7u << SPI_FLASH_TRANSACTION_CTRL_CMD_COUNT_Pos)
#define SPI_FLASH_TRANSACTION_CTRL_CMD_COUNT(value) (SPI_FLASH_TRANSACTION_CTRL_CMD_COUNT_Msk & ((value) << SPI_FLASH_TRANSACTION_CTRL_CMD_COUNT_Pos))
#define SPI_FLASH_TRANSACTION_CTRL_FLASH_TRANS_START_Pos 7
#define SPI_FLASH_TRANSACTION_CTRL_FLASH_TRANS_START_Msk (0x1u << SPI_FLASH_TRANSACTION_CTRL_FLASH_TRANS_START_Pos)
#define SPI_FLASH_TRANSACTION_CTRL_FLASH_TRANS_START SPI_FLASH_TRANSACTION_CTRL_FLASH_TRANS_START_Msk
#define SPI_FLASH_TRANSACTION_CTRL_WDATA_COUNT_Pos 8
#define SPI_FLASH_TRANSACTION_CTRL_WDATA_COUNT_Msk (0xFFFFFFu << SPI_FLASH_TRANSACTION_CTRL_WDATA_COUNT_Pos)
#define SPI_FLASH_TRANSACTION_CTRL_WDATA_COUNT(value) (SPI_FLASH_TRANSACTION_CTRL_WDATA_COUNT_Msk & ((value) << SPI_FLASH_TRANSACTION_CTRL_WDATA_COUNT_Pos))
#define SPI_FLASH_TRANSACTION_CTRL_MASK 0xFFFFFF87u
#define SPI_FLASH_TRANSACTION_CTRL_Msk 0xFFFFFF87u



typedef union {
  struct {
    uint32_t RDATA_COUNT:24;
    uint32_t :8;
  } bit;
  uint32_t reg;
} SPI_FLASH_READ_CTRL_Type;


#define SPI_FLASH_READ_CTRL_OFFSET 0x08
#define SPI_FLASH_READ_CTRL_RESETVALUE 0x00u

#define SPI_FLASH_READ_CTRL_RDATA_COUNT_Pos 0
#define SPI_FLASH_READ_CTRL_RDATA_COUNT_Msk (0xFFFFFFu << SPI_FLASH_READ_CTRL_RDATA_COUNT_Pos)
#define SPI_FLASH_READ_CTRL_RDATA_COUNT(value) (SPI_FLASH_READ_CTRL_RDATA_COUNT_Msk & ((value) << SPI_FLASH_READ_CTRL_RDATA_COUNT_Pos))
#define SPI_FLASH_READ_CTRL_MASK 0xFFFFFFu
#define SPI_FLASH_READ_CTRL_Msk 0xFFFFFFu



typedef union {
  struct {
    uint32_t CMD_BUFFER0:32;
  } bit;
  uint32_t reg;
} SPI_FLASH_CMD_BUFFER0_Type;


#define SPI_FLASH_CMD_BUFFER0_OFFSET 0x0C
#define SPI_FLASH_CMD_BUFFER0_RESETVALUE 0x03u

#define SPI_FLASH_CMD_BUFFER0_CMD_BUFFER0_Pos 0
#define SPI_FLASH_CMD_BUFFER0_CMD_BUFFER0_Msk (0xFFFFFFFFu << SPI_FLASH_CMD_BUFFER0_CMD_BUFFER0_Pos)
#define SPI_FLASH_CMD_BUFFER0_CMD_BUFFER0(value) (SPI_FLASH_CMD_BUFFER0_CMD_BUFFER0_Msk & ((value) << SPI_FLASH_CMD_BUFFER0_CMD_BUFFER0_Pos))
#define SPI_FLASH_CMD_BUFFER0_MASK 0xFFFFFFFFu
#define SPI_FLASH_CMD_BUFFER0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t CMD_BUFFER1:32;
  } bit;
  uint32_t reg;
} SPI_FLASH_CMD_BUFFER1_Type;


#define SPI_FLASH_CMD_BUFFER1_OFFSET 0x10
#define SPI_FLASH_CMD_BUFFER1_RESETVALUE 0x00u

#define SPI_FLASH_CMD_BUFFER1_CMD_BUFFER1_Pos 0
#define SPI_FLASH_CMD_BUFFER1_CMD_BUFFER1_Msk (0xFFFFFFFFu << SPI_FLASH_CMD_BUFFER1_CMD_BUFFER1_Pos)
#define SPI_FLASH_CMD_BUFFER1_CMD_BUFFER1(value) (SPI_FLASH_CMD_BUFFER1_CMD_BUFFER1_Msk & ((value) << SPI_FLASH_CMD_BUFFER1_CMD_BUFFER1_Pos))
#define SPI_FLASH_CMD_BUFFER1_MASK 0xFFFFFFFFu
#define SPI_FLASH_CMD_BUFFER1_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint8_t DIRECTION:8;
  } bit;
  uint8_t reg;
} SPI_FLASH_DIRECTION_Type;


#define SPI_FLASH_DIRECTION_OFFSET 0x14
#define SPI_FLASH_DIRECTION_RESETVALUE 0x0Fu

#define SPI_FLASH_DIRECTION_DIRECTION_Pos 0
#define SPI_FLASH_DIRECTION_DIRECTION_Msk (0xFFu << SPI_FLASH_DIRECTION_DIRECTION_Pos)
#define SPI_FLASH_DIRECTION_DIRECTION(value) (SPI_FLASH_DIRECTION_DIRECTION_Msk & ((value) << SPI_FLASH_DIRECTION_DIRECTION_Pos))
#define SPI_FLASH_DIRECTION_MASK 0xFFu
#define SPI_FLASH_DIRECTION_Msk 0xFFu



typedef union {
  struct {
    uint8_t FLASH_TRANS_DONE:1;
    uint8_t AHB_ERROR_RESPONSE:1;
    uint8_t :6;
  } bit;
  uint8_t reg;
} SPI_FLASH_IRQ_STATUS_Type;


#define SPI_FLASH_IRQ_STATUS_OFFSET 0x18
#define SPI_FLASH_IRQ_STATUS_RESETVALUE 0x00u

#define SPI_FLASH_IRQ_STATUS_FLASH_TRANS_DONE_Pos 0
#define SPI_FLASH_IRQ_STATUS_FLASH_TRANS_DONE_Msk (0x1u << SPI_FLASH_IRQ_STATUS_FLASH_TRANS_DONE_Pos)
#define SPI_FLASH_IRQ_STATUS_FLASH_TRANS_DONE SPI_FLASH_IRQ_STATUS_FLASH_TRANS_DONE_Msk
#define SPI_FLASH_IRQ_STATUS_AHB_ERROR_RESPONSE_Pos 1
#define SPI_FLASH_IRQ_STATUS_AHB_ERROR_RESPONSE_Msk (0x1u << SPI_FLASH_IRQ_STATUS_AHB_ERROR_RESPONSE_Pos)
#define SPI_FLASH_IRQ_STATUS_AHB_ERROR_RESPONSE SPI_FLASH_IRQ_STATUS_AHB_ERROR_RESPONSE_Msk
#define SPI_FLASH_IRQ_STATUS_MASK 0x03u
#define SPI_FLASH_IRQ_STATUS_Msk 0x03u



typedef union {
  struct {
    uint32_t DMA_START_ADDRESS:32;
  } bit;
  uint32_t reg;
} SPI_FLASH_DMA_START_ADDRESS_Type;


#define SPI_FLASH_DMA_START_ADDRESS_OFFSET 0x1C
#define SPI_FLASH_DMA_START_ADDRESS_RESETVALUE 0x00u

#define SPI_FLASH_DMA_START_ADDRESS_DMA_START_ADDRESS_Pos 0
#define SPI_FLASH_DMA_START_ADDRESS_DMA_START_ADDRESS_Msk (0xFFFFFFFFu << SPI_FLASH_DMA_START_ADDRESS_DMA_START_ADDRESS_Pos)
#define SPI_FLASH_DMA_START_ADDRESS_DMA_START_ADDRESS(value) (SPI_FLASH_DMA_START_ADDRESS_DMA_START_ADDRESS_Msk & ((value) << SPI_FLASH_DMA_START_ADDRESS_DMA_START_ADDRESS_Pos))
#define SPI_FLASH_DMA_START_ADDRESS_MASK 0xFFFFFFFFu
#define SPI_FLASH_DMA_START_ADDRESS_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint16_t ENDIANNESS:1;
    uint16_t REVERSE_CMD_BUFFER:1;
    uint16_t RDATA_REVERSE:1;
    uint16_t REVERSE_INCOMIND_DATA:1;
    uint16_t SPI_INTERFACE_CONFIG_DEBUG:4;
    uint16_t WDATA_REVERSE:1;
    uint16_t :7;
  } bit;
  uint16_t reg;
} SPI_FLASH_CONFIG_Type;


#define SPI_FLASH_CONFIG_OFFSET 0x20
#define SPI_FLASH_CONFIG_RESETVALUE 0x103u

#define SPI_FLASH_CONFIG_ENDIANNESS_Pos 0
#define SPI_FLASH_CONFIG_ENDIANNESS_Msk (0x1u << SPI_FLASH_CONFIG_ENDIANNESS_Pos)
#define SPI_FLASH_CONFIG_ENDIANNESS SPI_FLASH_CONFIG_ENDIANNESS_Msk
#define SPI_FLASH_CONFIG_REVERSE_CMD_BUFFER_Pos 1
#define SPI_FLASH_CONFIG_REVERSE_CMD_BUFFER_Msk (0x1u << SPI_FLASH_CONFIG_REVERSE_CMD_BUFFER_Pos)
#define SPI_FLASH_CONFIG_REVERSE_CMD_BUFFER SPI_FLASH_CONFIG_REVERSE_CMD_BUFFER_Msk
#define SPI_FLASH_CONFIG_RDATA_REVERSE_Pos 2
#define SPI_FLASH_CONFIG_RDATA_REVERSE_Msk (0x1u << SPI_FLASH_CONFIG_RDATA_REVERSE_Pos)
#define SPI_FLASH_CONFIG_RDATA_REVERSE SPI_FLASH_CONFIG_RDATA_REVERSE_Msk
#define SPI_FLASH_CONFIG_REVERSE_INCOMIND_DATA_Pos 3
#define SPI_FLASH_CONFIG_REVERSE_INCOMIND_DATA_Msk (0x1u << SPI_FLASH_CONFIG_REVERSE_INCOMIND_DATA_Pos)
#define SPI_FLASH_CONFIG_REVERSE_INCOMIND_DATA SPI_FLASH_CONFIG_REVERSE_INCOMIND_DATA_Msk
#define SPI_FLASH_CONFIG_SPI_INTERFACE_CONFIG_DEBUG_Pos 4
#define SPI_FLASH_CONFIG_SPI_INTERFACE_CONFIG_DEBUG_Msk (0xFu << SPI_FLASH_CONFIG_SPI_INTERFACE_CONFIG_DEBUG_Pos)
#define SPI_FLASH_CONFIG_SPI_INTERFACE_CONFIG_DEBUG(value) (SPI_FLASH_CONFIG_SPI_INTERFACE_CONFIG_DEBUG_Msk & ((value) << SPI_FLASH_CONFIG_SPI_INTERFACE_CONFIG_DEBUG_Pos))
#define SPI_FLASH_CONFIG_WDATA_REVERSE_Pos 8
#define SPI_FLASH_CONFIG_WDATA_REVERSE_Msk (0x1u << SPI_FLASH_CONFIG_WDATA_REVERSE_Pos)
#define SPI_FLASH_CONFIG_WDATA_REVERSE SPI_FLASH_CONFIG_WDATA_REVERSE_Msk
#define SPI_FLASH_CONFIG_MASK 0x1FFu
#define SPI_FLASH_CONFIG_Msk 0x1FFu



typedef union {
  struct {
    uint16_t DRIVE_0_ON_TX:1;
    uint16_t DRIVE_1_ON_TX:1;
    uint16_t TOGGLE_ON_TX:1;
    uint16_t DUMMY_ON_TX:1;
    uint16_t :4;
    uint16_t DUMMY_BYTE:8;
  } bit;
  uint16_t reg;
} SPI_FLASH_TX_CONTROL_Type;


#define SPI_FLASH_TX_CONTROL_OFFSET 0x24
#define SPI_FLASH_TX_CONTROL_RESETVALUE 0x00u

#define SPI_FLASH_TX_CONTROL_DRIVE_0_ON_TX_Pos 0
#define SPI_FLASH_TX_CONTROL_DRIVE_0_ON_TX_Msk (0x1u << SPI_FLASH_TX_CONTROL_DRIVE_0_ON_TX_Pos)
#define SPI_FLASH_TX_CONTROL_DRIVE_0_ON_TX SPI_FLASH_TX_CONTROL_DRIVE_0_ON_TX_Msk
#define SPI_FLASH_TX_CONTROL_DRIVE_1_ON_TX_Pos 1
#define SPI_FLASH_TX_CONTROL_DRIVE_1_ON_TX_Msk (0x1u << SPI_FLASH_TX_CONTROL_DRIVE_1_ON_TX_Pos)
#define SPI_FLASH_TX_CONTROL_DRIVE_1_ON_TX SPI_FLASH_TX_CONTROL_DRIVE_1_ON_TX_Msk
#define SPI_FLASH_TX_CONTROL_TOGGLE_ON_TX_Pos 2
#define SPI_FLASH_TX_CONTROL_TOGGLE_ON_TX_Msk (0x1u << SPI_FLASH_TX_CONTROL_TOGGLE_ON_TX_Pos)
#define SPI_FLASH_TX_CONTROL_TOGGLE_ON_TX SPI_FLASH_TX_CONTROL_TOGGLE_ON_TX_Msk
#define SPI_FLASH_TX_CONTROL_DUMMY_ON_TX_Pos 3
#define SPI_FLASH_TX_CONTROL_DUMMY_ON_TX_Msk (0x1u << SPI_FLASH_TX_CONTROL_DUMMY_ON_TX_Pos)
#define SPI_FLASH_TX_CONTROL_DUMMY_ON_TX SPI_FLASH_TX_CONTROL_DUMMY_ON_TX_Msk
#define SPI_FLASH_TX_CONTROL_DUMMY_BYTE_Pos 8
#define SPI_FLASH_TX_CONTROL_DUMMY_BYTE_Msk (0xFFu << SPI_FLASH_TX_CONTROL_DUMMY_BYTE_Pos)
#define SPI_FLASH_TX_CONTROL_DUMMY_BYTE(value) (SPI_FLASH_TX_CONTROL_DUMMY_BYTE_Msk & ((value) << SPI_FLASH_TX_CONTROL_DUMMY_BYTE_Pos))
#define SPI_FLASH_TX_CONTROL_MASK 0xFF0Fu
#define SPI_FLASH_TX_CONTROL_Msk 0xFF0Fu



typedef union {
  struct {
    uint16_t AHB_MASTER_STATE:2;
    uint16_t :2;
    uint16_t FIFO_CTRL_STATE:3;
    uint16_t :1;
    uint16_t SPI_MASTER_STATE:3;
    uint16_t :1;
    uint16_t SPI_MASTER_CSN:1;
    uint16_t :3;
  } bit;
  uint16_t reg;
} SPI_FLASH_STATUS_Type;


#define SPI_FLASH_STATUS_OFFSET 0x28
#define SPI_FLASH_STATUS_RESETVALUE 0x00u

#define SPI_FLASH_STATUS_AHB_MASTER_STATE_Pos 0
#define SPI_FLASH_STATUS_AHB_MASTER_STATE_Msk (0x3u << SPI_FLASH_STATUS_AHB_MASTER_STATE_Pos)
#define SPI_FLASH_STATUS_AHB_MASTER_STATE(value) (SPI_FLASH_STATUS_AHB_MASTER_STATE_Msk & ((value) << SPI_FLASH_STATUS_AHB_MASTER_STATE_Pos))
#define SPI_FLASH_STATUS_AHB_MASTER_STATE_0_Val 0x0u
#define SPI_FLASH_STATUS_AHB_MASTER_STATE_1_Val 0x1u
#define SPI_FLASH_STATUS_AHB_MASTER_STATE_2_Val 0x2u
#define SPI_FLASH_STATUS_AHB_MASTER_STATE_3_Val 0x3u
#define SPI_FLASH_STATUS_AHB_MASTER_STATE_0 (SPI_FLASH_STATUS_AHB_MASTER_STATE_0_Val << SPI_FLASH_STATUS_AHB_MASTER_STATE_Pos)
#define SPI_FLASH_STATUS_AHB_MASTER_STATE_1 (SPI_FLASH_STATUS_AHB_MASTER_STATE_1_Val << SPI_FLASH_STATUS_AHB_MASTER_STATE_Pos)
#define SPI_FLASH_STATUS_AHB_MASTER_STATE_2 (SPI_FLASH_STATUS_AHB_MASTER_STATE_2_Val << SPI_FLASH_STATUS_AHB_MASTER_STATE_Pos)
#define SPI_FLASH_STATUS_AHB_MASTER_STATE_3 (SPI_FLASH_STATUS_AHB_MASTER_STATE_3_Val << SPI_FLASH_STATUS_AHB_MASTER_STATE_Pos)
#define SPI_FLASH_STATUS_FIFO_CTRL_STATE_Pos 4
#define SPI_FLASH_STATUS_FIFO_CTRL_STATE_Msk (0x7u << SPI_FLASH_STATUS_FIFO_CTRL_STATE_Pos)
#define SPI_FLASH_STATUS_FIFO_CTRL_STATE(value) (SPI_FLASH_STATUS_FIFO_CTRL_STATE_Msk & ((value) << SPI_FLASH_STATUS_FIFO_CTRL_STATE_Pos))
#define SPI_FLASH_STATUS_FIFO_CTRL_STATE_0_Val 0x0u
#define SPI_FLASH_STATUS_FIFO_CTRL_STATE_1_Val 0x1u
#define SPI_FLASH_STATUS_FIFO_CTRL_STATE_2_Val 0x2u
#define SPI_FLASH_STATUS_FIFO_CTRL_STATE_3_Val 0x3u
#define SPI_FLASH_STATUS_FIFO_CTRL_STATE_4_Val 0x4u
#define SPI_FLASH_STATUS_FIFO_CTRL_STATE_0 (SPI_FLASH_STATUS_FIFO_CTRL_STATE_0_Val << SPI_FLASH_STATUS_FIFO_CTRL_STATE_Pos)
#define SPI_FLASH_STATUS_FIFO_CTRL_STATE_1 (SPI_FLASH_STATUS_FIFO_CTRL_STATE_1_Val << SPI_FLASH_STATUS_FIFO_CTRL_STATE_Pos)
#define SPI_FLASH_STATUS_FIFO_CTRL_STATE_2 (SPI_FLASH_STATUS_FIFO_CTRL_STATE_2_Val << SPI_FLASH_STATUS_FIFO_CTRL_STATE_Pos)
#define SPI_FLASH_STATUS_FIFO_CTRL_STATE_3 (SPI_FLASH_STATUS_FIFO_CTRL_STATE_3_Val << SPI_FLASH_STATUS_FIFO_CTRL_STATE_Pos)
#define SPI_FLASH_STATUS_FIFO_CTRL_STATE_4 (SPI_FLASH_STATUS_FIFO_CTRL_STATE_4_Val << SPI_FLASH_STATUS_FIFO_CTRL_STATE_Pos)
#define SPI_FLASH_STATUS_SPI_MASTER_STATE_Pos 8
#define SPI_FLASH_STATUS_SPI_MASTER_STATE_Msk (0x7u << SPI_FLASH_STATUS_SPI_MASTER_STATE_Pos)
#define SPI_FLASH_STATUS_SPI_MASTER_STATE(value) (SPI_FLASH_STATUS_SPI_MASTER_STATE_Msk & ((value) << SPI_FLASH_STATUS_SPI_MASTER_STATE_Pos))
#define SPI_FLASH_STATUS_SPI_MASTER_STATE_0_Val 0x0u
#define SPI_FLASH_STATUS_SPI_MASTER_STATE_1_Val 0x1u
#define SPI_FLASH_STATUS_SPI_MASTER_STATE_2_Val 0x2u
#define SPI_FLASH_STATUS_SPI_MASTER_STATE_3_Val 0x3u
#define SPI_FLASH_STATUS_SPI_MASTER_STATE_4_Val 0x4u
#define SPI_FLASH_STATUS_SPI_MASTER_STATE_5_Val 0x5u
#define SPI_FLASH_STATUS_SPI_MASTER_STATE_6_Val 0x6u
#define SPI_FLASH_STATUS_SPI_MASTER_STATE_7_Val 0x7u
#define SPI_FLASH_STATUS_SPI_MASTER_STATE_0 (SPI_FLASH_STATUS_SPI_MASTER_STATE_0_Val << SPI_FLASH_STATUS_SPI_MASTER_STATE_Pos)
#define SPI_FLASH_STATUS_SPI_MASTER_STATE_1 (SPI_FLASH_STATUS_SPI_MASTER_STATE_1_Val << SPI_FLASH_STATUS_SPI_MASTER_STATE_Pos)
#define SPI_FLASH_STATUS_SPI_MASTER_STATE_2 (SPI_FLASH_STATUS_SPI_MASTER_STATE_2_Val << SPI_FLASH_STATUS_SPI_MASTER_STATE_Pos)
#define SPI_FLASH_STATUS_SPI_MASTER_STATE_3 (SPI_FLASH_STATUS_SPI_MASTER_STATE_3_Val << SPI_FLASH_STATUS_SPI_MASTER_STATE_Pos)
#define SPI_FLASH_STATUS_SPI_MASTER_STATE_4 (SPI_FLASH_STATUS_SPI_MASTER_STATE_4_Val << SPI_FLASH_STATUS_SPI_MASTER_STATE_Pos)
#define SPI_FLASH_STATUS_SPI_MASTER_STATE_5 (SPI_FLASH_STATUS_SPI_MASTER_STATE_5_Val << SPI_FLASH_STATUS_SPI_MASTER_STATE_Pos)
#define SPI_FLASH_STATUS_SPI_MASTER_STATE_6 (SPI_FLASH_STATUS_SPI_MASTER_STATE_6_Val << SPI_FLASH_STATUS_SPI_MASTER_STATE_Pos)
#define SPI_FLASH_STATUS_SPI_MASTER_STATE_7 (SPI_FLASH_STATUS_SPI_MASTER_STATE_7_Val << SPI_FLASH_STATUS_SPI_MASTER_STATE_Pos)
#define SPI_FLASH_STATUS_SPI_MASTER_CSN_Pos 12
#define SPI_FLASH_STATUS_SPI_MASTER_CSN_Msk (0x1u << SPI_FLASH_STATUS_SPI_MASTER_CSN_Pos)
#define SPI_FLASH_STATUS_SPI_MASTER_CSN SPI_FLASH_STATUS_SPI_MASTER_CSN_Msk
#define SPI_FLASH_STATUS_MASK 0x1773u
#define SPI_FLASH_STATUS_Msk 0x1773u
# 418 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/spi_flash.h"
typedef struct {
  volatile SPI_FLASH_MODE_CTRL_Type MODE_CTRL;
       RoReg8 Reserved1[0x3];
  volatile SPI_FLASH_TRANSACTION_CTRL_Type TRANSACTION_CTRL;
  volatile SPI_FLASH_READ_CTRL_Type READ_CTRL;
  volatile SPI_FLASH_CMD_BUFFER0_Type CMD_BUFFER0;
  volatile SPI_FLASH_CMD_BUFFER1_Type CMD_BUFFER1;
  volatile SPI_FLASH_DIRECTION_Type DIRECTION;
       RoReg8 Reserved2[0x3];
  volatile SPI_FLASH_IRQ_STATUS_Type IRQ_STATUS;
       RoReg8 Reserved3[0x3];
  volatile SPI_FLASH_DMA_START_ADDRESS_Type DMA_START_ADDRESS;
  volatile SPI_FLASH_CONFIG_Type CONFIG;
       RoReg8 Reserved4[0x2];
  volatile SPI_FLASH_TX_CONTROL_Type TX_CONTROL;
       RoReg8 Reserved5[0x2];
  volatile const SPI_FLASH_STATUS_Type STATUS;
} SpiFlash;
# 263 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/arm_sysctrl.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/arm_sysctrl.h"
#define _SAMB11_ARM_SYSCTRL_COMPONENT_ 
# 58 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/arm_sysctrl.h"
#define ARM_SYSCTRL_ASC1234 
#define REV_ARM_SYSCTRL 0x100



typedef union {
  struct {
    uint32_t ACTLR:32;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_ACTLR_Type;


#define ARM_SYSCTRL_ACTLR_OFFSET 0x08
#define ARM_SYSCTRL_ACTLR_RESETVALUE 0x00u

#define ARM_SYSCTRL_ACTLR_ACTLR_Pos 0
#define ARM_SYSCTRL_ACTLR_ACTLR_Msk (0xFFFFFFFFu << ARM_SYSCTRL_ACTLR_ACTLR_Pos)
#define ARM_SYSCTRL_ACTLR_ACTLR(value) (ARM_SYSCTRL_ACTLR_ACTLR_Msk & ((value) << ARM_SYSCTRL_ACTLR_ACTLR_Pos))
#define ARM_SYSCTRL_ACTLR_MASK 0xFFFFFFFFu
#define ARM_SYSCTRL_ACTLR_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t ENABLE:1;
    uint32_t TICKINT:1;
    uint32_t CLKSOURCE:1;
    uint32_t :13;
    uint32_t COUNTFLAG:1;
    uint32_t :15;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_SYST_CSR_Type;


#define ARM_SYSCTRL_SYST_CSR_OFFSET 0x10
#define ARM_SYSCTRL_SYST_CSR_RESETVALUE 0x04u

#define ARM_SYSCTRL_SYST_CSR_ENABLE_Pos 0
#define ARM_SYSCTRL_SYST_CSR_ENABLE_Msk (0x1u << ARM_SYSCTRL_SYST_CSR_ENABLE_Pos)
#define ARM_SYSCTRL_SYST_CSR_ENABLE ARM_SYSCTRL_SYST_CSR_ENABLE_Msk
#define ARM_SYSCTRL_SYST_CSR_ENABLE_0_Val 0x0u
#define ARM_SYSCTRL_SYST_CSR_ENABLE_1_Val 0x1u
#define ARM_SYSCTRL_SYST_CSR_ENABLE_0 (ARM_SYSCTRL_SYST_CSR_ENABLE_0_Val << ARM_SYSCTRL_SYST_CSR_ENABLE_Pos)
#define ARM_SYSCTRL_SYST_CSR_ENABLE_1 (ARM_SYSCTRL_SYST_CSR_ENABLE_1_Val << ARM_SYSCTRL_SYST_CSR_ENABLE_Pos)
#define ARM_SYSCTRL_SYST_CSR_TICKINT_Pos 1
#define ARM_SYSCTRL_SYST_CSR_TICKINT_Msk (0x1u << ARM_SYSCTRL_SYST_CSR_TICKINT_Pos)
#define ARM_SYSCTRL_SYST_CSR_TICKINT ARM_SYSCTRL_SYST_CSR_TICKINT_Msk
#define ARM_SYSCTRL_SYST_CSR_TICKINT_0_Val 0x0u
#define ARM_SYSCTRL_SYST_CSR_TICKINT_1_Val 0x1u
#define ARM_SYSCTRL_SYST_CSR_TICKINT_0 (ARM_SYSCTRL_SYST_CSR_TICKINT_0_Val << ARM_SYSCTRL_SYST_CSR_TICKINT_Pos)
#define ARM_SYSCTRL_SYST_CSR_TICKINT_1 (ARM_SYSCTRL_SYST_CSR_TICKINT_1_Val << ARM_SYSCTRL_SYST_CSR_TICKINT_Pos)
#define ARM_SYSCTRL_SYST_CSR_CLKSOURCE_Pos 2
#define ARM_SYSCTRL_SYST_CSR_CLKSOURCE_Msk (0x1u << ARM_SYSCTRL_SYST_CSR_CLKSOURCE_Pos)
#define ARM_SYSCTRL_SYST_CSR_CLKSOURCE ARM_SYSCTRL_SYST_CSR_CLKSOURCE_Msk
#define ARM_SYSCTRL_SYST_CSR_COUNTFLAG_Pos 16
#define ARM_SYSCTRL_SYST_CSR_COUNTFLAG_Msk (0x1u << ARM_SYSCTRL_SYST_CSR_COUNTFLAG_Pos)
#define ARM_SYSCTRL_SYST_CSR_COUNTFLAG ARM_SYSCTRL_SYST_CSR_COUNTFLAG_Msk
#define ARM_SYSCTRL_SYST_CSR_MASK 0x10007u
#define ARM_SYSCTRL_SYST_CSR_Msk 0x10007u



typedef union {
  struct {
    uint32_t SYST_RVR:24;
    uint32_t :8;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_SYST_RVR_Type;


#define ARM_SYSCTRL_SYST_RVR_OFFSET 0x14
#define ARM_SYSCTRL_SYST_RVR_RESETVALUE 0x00u

#define ARM_SYSCTRL_SYST_RVR_SYST_RVR_Pos 0
#define ARM_SYSCTRL_SYST_RVR_SYST_RVR_Msk (0xFFFFFFu << ARM_SYSCTRL_SYST_RVR_SYST_RVR_Pos)
#define ARM_SYSCTRL_SYST_RVR_SYST_RVR(value) (ARM_SYSCTRL_SYST_RVR_SYST_RVR_Msk & ((value) << ARM_SYSCTRL_SYST_RVR_SYST_RVR_Pos))
#define ARM_SYSCTRL_SYST_RVR_MASK 0xFFFFFFu
#define ARM_SYSCTRL_SYST_RVR_Msk 0xFFFFFFu



typedef union {
  struct {
    uint32_t SYST_CVR:24;
    uint32_t :8;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_SYST_CVR_Type;


#define ARM_SYSCTRL_SYST_CVR_OFFSET 0x18
#define ARM_SYSCTRL_SYST_CVR_RESETVALUE 0x00u

#define ARM_SYSCTRL_SYST_CVR_SYST_CVR_Pos 0
#define ARM_SYSCTRL_SYST_CVR_SYST_CVR_Msk (0xFFFFFFu << ARM_SYSCTRL_SYST_CVR_SYST_CVR_Pos)
#define ARM_SYSCTRL_SYST_CVR_SYST_CVR(value) (ARM_SYSCTRL_SYST_CVR_SYST_CVR_Msk & ((value) << ARM_SYSCTRL_SYST_CVR_SYST_CVR_Pos))
#define ARM_SYSCTRL_SYST_CVR_MASK 0xFFFFFFu
#define ARM_SYSCTRL_SYST_CVR_Msk 0xFFFFFFu



typedef union {
  struct {
    uint32_t TENMS:24;
    uint32_t :6;
    uint32_t SKEW:1;
    uint32_t NOREF:1;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_SYST_CALIB_Type;


#define ARM_SYSCTRL_SYST_CALIB_OFFSET 0x1C
#define ARM_SYSCTRL_SYST_CALIB_RESETVALUE 0x00u

#define ARM_SYSCTRL_SYST_CALIB_TENMS_Pos 0
#define ARM_SYSCTRL_SYST_CALIB_TENMS_Msk (0xFFFFFFu << ARM_SYSCTRL_SYST_CALIB_TENMS_Pos)
#define ARM_SYSCTRL_SYST_CALIB_TENMS(value) (ARM_SYSCTRL_SYST_CALIB_TENMS_Msk & ((value) << ARM_SYSCTRL_SYST_CALIB_TENMS_Pos))
#define ARM_SYSCTRL_SYST_CALIB_SKEW_Pos 30
#define ARM_SYSCTRL_SYST_CALIB_SKEW_Msk (0x1u << ARM_SYSCTRL_SYST_CALIB_SKEW_Pos)
#define ARM_SYSCTRL_SYST_CALIB_SKEW ARM_SYSCTRL_SYST_CALIB_SKEW_Msk
#define ARM_SYSCTRL_SYST_CALIB_NOREF_Pos 31
#define ARM_SYSCTRL_SYST_CALIB_NOREF_Msk (0x1u << ARM_SYSCTRL_SYST_CALIB_NOREF_Pos)
#define ARM_SYSCTRL_SYST_CALIB_NOREF ARM_SYSCTRL_SYST_CALIB_NOREF_Msk
#define ARM_SYSCTRL_SYST_CALIB_MASK 0xC0FFFFFFu
#define ARM_SYSCTRL_SYST_CALIB_Msk 0xC0FFFFFFu



typedef union {
  struct {
    uint32_t SETENA:32;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_NVIC_ISER_Type;


#define ARM_SYSCTRL_NVIC_ISER_OFFSET 0x100
#define ARM_SYSCTRL_NVIC_ISER_RESETVALUE 0x00u

#define ARM_SYSCTRL_NVIC_ISER_SETENA_Pos 0
#define ARM_SYSCTRL_NVIC_ISER_SETENA_Msk (0xFFFFFFFFu << ARM_SYSCTRL_NVIC_ISER_SETENA_Pos)
#define ARM_SYSCTRL_NVIC_ISER_SETENA(value) (ARM_SYSCTRL_NVIC_ISER_SETENA_Msk & ((value) << ARM_SYSCTRL_NVIC_ISER_SETENA_Pos))
#define ARM_SYSCTRL_NVIC_ISER_MASK 0xFFFFFFFFu
#define ARM_SYSCTRL_NVIC_ISER_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t CLRENA:32;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_NVIC_ICER_Type;


#define ARM_SYSCTRL_NVIC_ICER_OFFSET 0x180
#define ARM_SYSCTRL_NVIC_ICER_RESETVALUE 0x00u

#define ARM_SYSCTRL_NVIC_ICER_CLRENA_Pos 0
#define ARM_SYSCTRL_NVIC_ICER_CLRENA_Msk (0xFFFFFFFFu << ARM_SYSCTRL_NVIC_ICER_CLRENA_Pos)
#define ARM_SYSCTRL_NVIC_ICER_CLRENA(value) (ARM_SYSCTRL_NVIC_ICER_CLRENA_Msk & ((value) << ARM_SYSCTRL_NVIC_ICER_CLRENA_Pos))
#define ARM_SYSCTRL_NVIC_ICER_MASK 0xFFFFFFFFu
#define ARM_SYSCTRL_NVIC_ICER_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t SETPEND:32;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_NVIC_ISPR_Type;


#define ARM_SYSCTRL_NVIC_ISPR_OFFSET 0x200
#define ARM_SYSCTRL_NVIC_ISPR_RESETVALUE 0x00u

#define ARM_SYSCTRL_NVIC_ISPR_SETPEND_Pos 0
#define ARM_SYSCTRL_NVIC_ISPR_SETPEND_Msk (0xFFFFFFFFu << ARM_SYSCTRL_NVIC_ISPR_SETPEND_Pos)
#define ARM_SYSCTRL_NVIC_ISPR_SETPEND(value) (ARM_SYSCTRL_NVIC_ISPR_SETPEND_Msk & ((value) << ARM_SYSCTRL_NVIC_ISPR_SETPEND_Pos))
#define ARM_SYSCTRL_NVIC_ISPR_MASK 0xFFFFFFFFu
#define ARM_SYSCTRL_NVIC_ISPR_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t CLRPEND:32;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_NVIC_ICPR_Type;


#define ARM_SYSCTRL_NVIC_ICPR_OFFSET 0x280
#define ARM_SYSCTRL_NVIC_ICPR_RESETVALUE 0x00u

#define ARM_SYSCTRL_NVIC_ICPR_CLRPEND_Pos 0
#define ARM_SYSCTRL_NVIC_ICPR_CLRPEND_Msk (0xFFFFFFFFu << ARM_SYSCTRL_NVIC_ICPR_CLRPEND_Pos)
#define ARM_SYSCTRL_NVIC_ICPR_CLRPEND(value) (ARM_SYSCTRL_NVIC_ICPR_CLRPEND_Msk & ((value) << ARM_SYSCTRL_NVIC_ICPR_CLRPEND_Pos))
#define ARM_SYSCTRL_NVIC_ICPR_MASK 0xFFFFFFFFu
#define ARM_SYSCTRL_NVIC_ICPR_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t :6;
    uint32_t PRI_N0:2;
    uint32_t :6;
    uint32_t PRI_N1:2;
    uint32_t :6;
    uint32_t PRI_N2:2;
    uint32_t :6;
    uint32_t PRI_N3:2;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_NVIC_IPR0_Type;


#define ARM_SYSCTRL_NVIC_IPR0_OFFSET 0x400
#define ARM_SYSCTRL_NVIC_IPR0_RESETVALUE 0x00u

#define ARM_SYSCTRL_NVIC_IPR0_PRI_N0_Pos 6
#define ARM_SYSCTRL_NVIC_IPR0_PRI_N0_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR0_PRI_N0_Pos)
#define ARM_SYSCTRL_NVIC_IPR0_PRI_N0(value) (ARM_SYSCTRL_NVIC_IPR0_PRI_N0_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR0_PRI_N0_Pos))
#define ARM_SYSCTRL_NVIC_IPR0_PRI_N1_Pos 14
#define ARM_SYSCTRL_NVIC_IPR0_PRI_N1_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR0_PRI_N1_Pos)
#define ARM_SYSCTRL_NVIC_IPR0_PRI_N1(value) (ARM_SYSCTRL_NVIC_IPR0_PRI_N1_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR0_PRI_N1_Pos))
#define ARM_SYSCTRL_NVIC_IPR0_PRI_N2_Pos 22
#define ARM_SYSCTRL_NVIC_IPR0_PRI_N2_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR0_PRI_N2_Pos)
#define ARM_SYSCTRL_NVIC_IPR0_PRI_N2(value) (ARM_SYSCTRL_NVIC_IPR0_PRI_N2_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR0_PRI_N2_Pos))
#define ARM_SYSCTRL_NVIC_IPR0_PRI_N3_Pos 30
#define ARM_SYSCTRL_NVIC_IPR0_PRI_N3_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR0_PRI_N3_Pos)
#define ARM_SYSCTRL_NVIC_IPR0_PRI_N3(value) (ARM_SYSCTRL_NVIC_IPR0_PRI_N3_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR0_PRI_N3_Pos))
#define ARM_SYSCTRL_NVIC_IPR0_MASK 0xC0C0C0C0u
#define ARM_SYSCTRL_NVIC_IPR0_Msk 0xC0C0C0C0u



typedef union {
  struct {
    uint32_t :6;
    uint32_t PRI_N4:2;
    uint32_t :6;
    uint32_t PRI_N5:2;
    uint32_t :6;
    uint32_t PRI_N6:2;
    uint32_t :6;
    uint32_t PRI_N7:2;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_NVIC_IPR1_Type;


#define ARM_SYSCTRL_NVIC_IPR1_OFFSET 0x404
#define ARM_SYSCTRL_NVIC_IPR1_RESETVALUE 0x00u

#define ARM_SYSCTRL_NVIC_IPR1_PRI_N4_Pos 6
#define ARM_SYSCTRL_NVIC_IPR1_PRI_N4_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR1_PRI_N4_Pos)
#define ARM_SYSCTRL_NVIC_IPR1_PRI_N4(value) (ARM_SYSCTRL_NVIC_IPR1_PRI_N4_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR1_PRI_N4_Pos))
#define ARM_SYSCTRL_NVIC_IPR1_PRI_N5_Pos 14
#define ARM_SYSCTRL_NVIC_IPR1_PRI_N5_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR1_PRI_N5_Pos)
#define ARM_SYSCTRL_NVIC_IPR1_PRI_N5(value) (ARM_SYSCTRL_NVIC_IPR1_PRI_N5_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR1_PRI_N5_Pos))
#define ARM_SYSCTRL_NVIC_IPR1_PRI_N6_Pos 22
#define ARM_SYSCTRL_NVIC_IPR1_PRI_N6_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR1_PRI_N6_Pos)
#define ARM_SYSCTRL_NVIC_IPR1_PRI_N6(value) (ARM_SYSCTRL_NVIC_IPR1_PRI_N6_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR1_PRI_N6_Pos))
#define ARM_SYSCTRL_NVIC_IPR1_PRI_N7_Pos 30
#define ARM_SYSCTRL_NVIC_IPR1_PRI_N7_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR1_PRI_N7_Pos)
#define ARM_SYSCTRL_NVIC_IPR1_PRI_N7(value) (ARM_SYSCTRL_NVIC_IPR1_PRI_N7_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR1_PRI_N7_Pos))
#define ARM_SYSCTRL_NVIC_IPR1_MASK 0xC0C0C0C0u
#define ARM_SYSCTRL_NVIC_IPR1_Msk 0xC0C0C0C0u



typedef union {
  struct {
    uint32_t :6;
    uint32_t PRI_N8:2;
    uint32_t :6;
    uint32_t PRI_N9:2;
    uint32_t :6;
    uint32_t PRI_N10:2;
    uint32_t :6;
    uint32_t PRI_N11:2;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_NVIC_IPR2_Type;


#define ARM_SYSCTRL_NVIC_IPR2_OFFSET 0x408
#define ARM_SYSCTRL_NVIC_IPR2_RESETVALUE 0x00u

#define ARM_SYSCTRL_NVIC_IPR2_PRI_N8_Pos 6
#define ARM_SYSCTRL_NVIC_IPR2_PRI_N8_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR2_PRI_N8_Pos)
#define ARM_SYSCTRL_NVIC_IPR2_PRI_N8(value) (ARM_SYSCTRL_NVIC_IPR2_PRI_N8_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR2_PRI_N8_Pos))
#define ARM_SYSCTRL_NVIC_IPR2_PRI_N9_Pos 14
#define ARM_SYSCTRL_NVIC_IPR2_PRI_N9_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR2_PRI_N9_Pos)
#define ARM_SYSCTRL_NVIC_IPR2_PRI_N9(value) (ARM_SYSCTRL_NVIC_IPR2_PRI_N9_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR2_PRI_N9_Pos))
#define ARM_SYSCTRL_NVIC_IPR2_PRI_N10_Pos 22
#define ARM_SYSCTRL_NVIC_IPR2_PRI_N10_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR2_PRI_N10_Pos)
#define ARM_SYSCTRL_NVIC_IPR2_PRI_N10(value) (ARM_SYSCTRL_NVIC_IPR2_PRI_N10_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR2_PRI_N10_Pos))
#define ARM_SYSCTRL_NVIC_IPR2_PRI_N11_Pos 30
#define ARM_SYSCTRL_NVIC_IPR2_PRI_N11_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR2_PRI_N11_Pos)
#define ARM_SYSCTRL_NVIC_IPR2_PRI_N11(value) (ARM_SYSCTRL_NVIC_IPR2_PRI_N11_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR2_PRI_N11_Pos))
#define ARM_SYSCTRL_NVIC_IPR2_MASK 0xC0C0C0C0u
#define ARM_SYSCTRL_NVIC_IPR2_Msk 0xC0C0C0C0u



typedef union {
  struct {
    uint32_t :6;
    uint32_t PRI_N12:2;
    uint32_t :6;
    uint32_t PRI_N13:2;
    uint32_t :6;
    uint32_t PRI_N14:2;
    uint32_t :6;
    uint32_t PRI_N15:2;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_NVIC_IPR3_Type;


#define ARM_SYSCTRL_NVIC_IPR3_OFFSET 0x40C
#define ARM_SYSCTRL_NVIC_IPR3_RESETVALUE 0x00u

#define ARM_SYSCTRL_NVIC_IPR3_PRI_N12_Pos 6
#define ARM_SYSCTRL_NVIC_IPR3_PRI_N12_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR3_PRI_N12_Pos)
#define ARM_SYSCTRL_NVIC_IPR3_PRI_N12(value) (ARM_SYSCTRL_NVIC_IPR3_PRI_N12_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR3_PRI_N12_Pos))
#define ARM_SYSCTRL_NVIC_IPR3_PRI_N13_Pos 14
#define ARM_SYSCTRL_NVIC_IPR3_PRI_N13_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR3_PRI_N13_Pos)
#define ARM_SYSCTRL_NVIC_IPR3_PRI_N13(value) (ARM_SYSCTRL_NVIC_IPR3_PRI_N13_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR3_PRI_N13_Pos))
#define ARM_SYSCTRL_NVIC_IPR3_PRI_N14_Pos 22
#define ARM_SYSCTRL_NVIC_IPR3_PRI_N14_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR3_PRI_N14_Pos)
#define ARM_SYSCTRL_NVIC_IPR3_PRI_N14(value) (ARM_SYSCTRL_NVIC_IPR3_PRI_N14_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR3_PRI_N14_Pos))
#define ARM_SYSCTRL_NVIC_IPR3_PRI_N15_Pos 30
#define ARM_SYSCTRL_NVIC_IPR3_PRI_N15_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR3_PRI_N15_Pos)
#define ARM_SYSCTRL_NVIC_IPR3_PRI_N15(value) (ARM_SYSCTRL_NVIC_IPR3_PRI_N15_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR3_PRI_N15_Pos))
#define ARM_SYSCTRL_NVIC_IPR3_MASK 0xC0C0C0C0u
#define ARM_SYSCTRL_NVIC_IPR3_Msk 0xC0C0C0C0u



typedef union {
  struct {
    uint32_t :5;
    uint32_t PRI_N16:3;
    uint32_t :6;
    uint32_t PRI_N17:2;
    uint32_t :6;
    uint32_t PRI_N18:2;
    uint32_t :6;
    uint32_t PRI_N19:2;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_NVIC_IPR4_Type;


#define ARM_SYSCTRL_NVIC_IPR4_OFFSET 0x410
#define ARM_SYSCTRL_NVIC_IPR4_RESETVALUE 0x00u

#define ARM_SYSCTRL_NVIC_IPR4_PRI_N16_Pos 5
#define ARM_SYSCTRL_NVIC_IPR4_PRI_N16_Msk (0x7u << ARM_SYSCTRL_NVIC_IPR4_PRI_N16_Pos)
#define ARM_SYSCTRL_NVIC_IPR4_PRI_N16(value) (ARM_SYSCTRL_NVIC_IPR4_PRI_N16_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR4_PRI_N16_Pos))
#define ARM_SYSCTRL_NVIC_IPR4_PRI_N17_Pos 14
#define ARM_SYSCTRL_NVIC_IPR4_PRI_N17_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR4_PRI_N17_Pos)
#define ARM_SYSCTRL_NVIC_IPR4_PRI_N17(value) (ARM_SYSCTRL_NVIC_IPR4_PRI_N17_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR4_PRI_N17_Pos))
#define ARM_SYSCTRL_NVIC_IPR4_PRI_N18_Pos 22
#define ARM_SYSCTRL_NVIC_IPR4_PRI_N18_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR4_PRI_N18_Pos)
#define ARM_SYSCTRL_NVIC_IPR4_PRI_N18(value) (ARM_SYSCTRL_NVIC_IPR4_PRI_N18_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR4_PRI_N18_Pos))
#define ARM_SYSCTRL_NVIC_IPR4_PRI_N19_Pos 30
#define ARM_SYSCTRL_NVIC_IPR4_PRI_N19_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR4_PRI_N19_Pos)
#define ARM_SYSCTRL_NVIC_IPR4_PRI_N19(value) (ARM_SYSCTRL_NVIC_IPR4_PRI_N19_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR4_PRI_N19_Pos))
#define ARM_SYSCTRL_NVIC_IPR4_MASK 0xC0C0C0E0u
#define ARM_SYSCTRL_NVIC_IPR4_Msk 0xC0C0C0E0u



typedef union {
  struct {
    uint32_t :5;
    uint32_t PRI_N20:3;
    uint32_t :6;
    uint32_t PRI_N21:2;
    uint32_t :6;
    uint32_t PRI_N22:2;
    uint32_t :6;
    uint32_t PRI_N23:2;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_NVIC_IPR5_Type;


#define ARM_SYSCTRL_NVIC_IPR5_OFFSET 0x414
#define ARM_SYSCTRL_NVIC_IPR5_RESETVALUE 0x00u

#define ARM_SYSCTRL_NVIC_IPR5_PRI_N20_Pos 5
#define ARM_SYSCTRL_NVIC_IPR5_PRI_N20_Msk (0x7u << ARM_SYSCTRL_NVIC_IPR5_PRI_N20_Pos)
#define ARM_SYSCTRL_NVIC_IPR5_PRI_N20(value) (ARM_SYSCTRL_NVIC_IPR5_PRI_N20_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR5_PRI_N20_Pos))
#define ARM_SYSCTRL_NVIC_IPR5_PRI_N21_Pos 14
#define ARM_SYSCTRL_NVIC_IPR5_PRI_N21_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR5_PRI_N21_Pos)
#define ARM_SYSCTRL_NVIC_IPR5_PRI_N21(value) (ARM_SYSCTRL_NVIC_IPR5_PRI_N21_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR5_PRI_N21_Pos))
#define ARM_SYSCTRL_NVIC_IPR5_PRI_N22_Pos 22
#define ARM_SYSCTRL_NVIC_IPR5_PRI_N22_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR5_PRI_N22_Pos)
#define ARM_SYSCTRL_NVIC_IPR5_PRI_N22(value) (ARM_SYSCTRL_NVIC_IPR5_PRI_N22_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR5_PRI_N22_Pos))
#define ARM_SYSCTRL_NVIC_IPR5_PRI_N23_Pos 30
#define ARM_SYSCTRL_NVIC_IPR5_PRI_N23_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR5_PRI_N23_Pos)
#define ARM_SYSCTRL_NVIC_IPR5_PRI_N23(value) (ARM_SYSCTRL_NVIC_IPR5_PRI_N23_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR5_PRI_N23_Pos))
#define ARM_SYSCTRL_NVIC_IPR5_MASK 0xC0C0C0E0u
#define ARM_SYSCTRL_NVIC_IPR5_Msk 0xC0C0C0E0u



typedef union {
  struct {
    uint32_t :5;
    uint32_t PRI_N24:3;
    uint32_t :6;
    uint32_t PRI_N25:2;
    uint32_t :6;
    uint32_t PRI_N26:2;
    uint32_t :6;
    uint32_t PRI_N27:2;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_NVIC_IPR6_Type;


#define ARM_SYSCTRL_NVIC_IPR6_OFFSET 0x418
#define ARM_SYSCTRL_NVIC_IPR6_RESETVALUE 0x00u

#define ARM_SYSCTRL_NVIC_IPR6_PRI_N24_Pos 5
#define ARM_SYSCTRL_NVIC_IPR6_PRI_N24_Msk (0x7u << ARM_SYSCTRL_NVIC_IPR6_PRI_N24_Pos)
#define ARM_SYSCTRL_NVIC_IPR6_PRI_N24(value) (ARM_SYSCTRL_NVIC_IPR6_PRI_N24_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR6_PRI_N24_Pos))
#define ARM_SYSCTRL_NVIC_IPR6_PRI_N25_Pos 14
#define ARM_SYSCTRL_NVIC_IPR6_PRI_N25_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR6_PRI_N25_Pos)
#define ARM_SYSCTRL_NVIC_IPR6_PRI_N25(value) (ARM_SYSCTRL_NVIC_IPR6_PRI_N25_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR6_PRI_N25_Pos))
#define ARM_SYSCTRL_NVIC_IPR6_PRI_N26_Pos 22
#define ARM_SYSCTRL_NVIC_IPR6_PRI_N26_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR6_PRI_N26_Pos)
#define ARM_SYSCTRL_NVIC_IPR6_PRI_N26(value) (ARM_SYSCTRL_NVIC_IPR6_PRI_N26_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR6_PRI_N26_Pos))
#define ARM_SYSCTRL_NVIC_IPR6_PRI_N27_Pos 30
#define ARM_SYSCTRL_NVIC_IPR6_PRI_N27_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR6_PRI_N27_Pos)
#define ARM_SYSCTRL_NVIC_IPR6_PRI_N27(value) (ARM_SYSCTRL_NVIC_IPR6_PRI_N27_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR6_PRI_N27_Pos))
#define ARM_SYSCTRL_NVIC_IPR6_MASK 0xC0C0C0E0u
#define ARM_SYSCTRL_NVIC_IPR6_Msk 0xC0C0C0E0u



typedef union {
  struct {
    uint32_t :5;
    uint32_t PRI_N28:3;
    uint32_t :6;
    uint32_t PRI_N29:2;
    uint32_t :6;
    uint32_t PRI_N30:2;
    uint32_t :6;
    uint32_t PRI_N31:2;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_NVIC_IPR7_Type;


#define ARM_SYSCTRL_NVIC_IPR7_OFFSET 0x41C
#define ARM_SYSCTRL_NVIC_IPR7_RESETVALUE 0x00u

#define ARM_SYSCTRL_NVIC_IPR7_PRI_N28_Pos 5
#define ARM_SYSCTRL_NVIC_IPR7_PRI_N28_Msk (0x7u << ARM_SYSCTRL_NVIC_IPR7_PRI_N28_Pos)
#define ARM_SYSCTRL_NVIC_IPR7_PRI_N28(value) (ARM_SYSCTRL_NVIC_IPR7_PRI_N28_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR7_PRI_N28_Pos))
#define ARM_SYSCTRL_NVIC_IPR7_PRI_N29_Pos 14
#define ARM_SYSCTRL_NVIC_IPR7_PRI_N29_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR7_PRI_N29_Pos)
#define ARM_SYSCTRL_NVIC_IPR7_PRI_N29(value) (ARM_SYSCTRL_NVIC_IPR7_PRI_N29_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR7_PRI_N29_Pos))
#define ARM_SYSCTRL_NVIC_IPR7_PRI_N30_Pos 22
#define ARM_SYSCTRL_NVIC_IPR7_PRI_N30_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR7_PRI_N30_Pos)
#define ARM_SYSCTRL_NVIC_IPR7_PRI_N30(value) (ARM_SYSCTRL_NVIC_IPR7_PRI_N30_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR7_PRI_N30_Pos))
#define ARM_SYSCTRL_NVIC_IPR7_PRI_N31_Pos 30
#define ARM_SYSCTRL_NVIC_IPR7_PRI_N31_Msk (0x3u << ARM_SYSCTRL_NVIC_IPR7_PRI_N31_Pos)
#define ARM_SYSCTRL_NVIC_IPR7_PRI_N31(value) (ARM_SYSCTRL_NVIC_IPR7_PRI_N31_Msk & ((value) << ARM_SYSCTRL_NVIC_IPR7_PRI_N31_Pos))
#define ARM_SYSCTRL_NVIC_IPR7_MASK 0xC0C0C0E0u
#define ARM_SYSCTRL_NVIC_IPR7_Msk 0xC0C0C0E0u



typedef union {
  struct {
    uint32_t CPUID:32;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_CPUID_Type;


#define ARM_SYSCTRL_CPUID_OFFSET 0xD00
#define ARM_SYSCTRL_CPUID_RESETVALUE 0x410CC200u

#define ARM_SYSCTRL_CPUID_CPUID_Pos 0
#define ARM_SYSCTRL_CPUID_CPUID_Msk (0xFFFFFFFFu << ARM_SYSCTRL_CPUID_CPUID_Pos)
#define ARM_SYSCTRL_CPUID_CPUID(value) (ARM_SYSCTRL_CPUID_CPUID_Msk & ((value) << ARM_SYSCTRL_CPUID_CPUID_Pos))
#define ARM_SYSCTRL_CPUID_MASK 0xFFFFFFFFu
#define ARM_SYSCTRL_CPUID_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t VECTACTIVE:9;
    uint32_t :3;
    uint32_t VECTPENDING:9;
    uint32_t :1;
    uint32_t ISRPENDING:1;
    uint32_t ISRPREEMPT:1;
    uint32_t :1;
    uint32_t PENDSTCLR:1;
    uint32_t PENDSTSET:1;
    uint32_t PENDSVCLR:1;
    uint32_t PENDSVSET:1;
    uint32_t :2;
    uint32_t NMIPENDSET:1;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_ICSR_Type;


#define ARM_SYSCTRL_ICSR_OFFSET 0xD04
#define ARM_SYSCTRL_ICSR_RESETVALUE 0x00u

#define ARM_SYSCTRL_ICSR_VECTACTIVE_Pos 0
#define ARM_SYSCTRL_ICSR_VECTACTIVE_Msk (0x1FFu << ARM_SYSCTRL_ICSR_VECTACTIVE_Pos)
#define ARM_SYSCTRL_ICSR_VECTACTIVE(value) (ARM_SYSCTRL_ICSR_VECTACTIVE_Msk & ((value) << ARM_SYSCTRL_ICSR_VECTACTIVE_Pos))
#define ARM_SYSCTRL_ICSR_VECTPENDING_Pos 12
#define ARM_SYSCTRL_ICSR_VECTPENDING_Msk (0x1FFu << ARM_SYSCTRL_ICSR_VECTPENDING_Pos)
#define ARM_SYSCTRL_ICSR_VECTPENDING(value) (ARM_SYSCTRL_ICSR_VECTPENDING_Msk & ((value) << ARM_SYSCTRL_ICSR_VECTPENDING_Pos))
#define ARM_SYSCTRL_ICSR_ISRPENDING_Pos 22
#define ARM_SYSCTRL_ICSR_ISRPENDING_Msk (0x1u << ARM_SYSCTRL_ICSR_ISRPENDING_Pos)
#define ARM_SYSCTRL_ICSR_ISRPENDING ARM_SYSCTRL_ICSR_ISRPENDING_Msk
#define ARM_SYSCTRL_ICSR_ISRPREEMPT_Pos 23
#define ARM_SYSCTRL_ICSR_ISRPREEMPT_Msk (0x1u << ARM_SYSCTRL_ICSR_ISRPREEMPT_Pos)
#define ARM_SYSCTRL_ICSR_ISRPREEMPT ARM_SYSCTRL_ICSR_ISRPREEMPT_Msk
#define ARM_SYSCTRL_ICSR_PENDSTCLR_Pos 25
#define ARM_SYSCTRL_ICSR_PENDSTCLR_Msk (0x1u << ARM_SYSCTRL_ICSR_PENDSTCLR_Pos)
#define ARM_SYSCTRL_ICSR_PENDSTCLR ARM_SYSCTRL_ICSR_PENDSTCLR_Msk
#define ARM_SYSCTRL_ICSR_PENDSTSET_Pos 26
#define ARM_SYSCTRL_ICSR_PENDSTSET_Msk (0x1u << ARM_SYSCTRL_ICSR_PENDSTSET_Pos)
#define ARM_SYSCTRL_ICSR_PENDSTSET ARM_SYSCTRL_ICSR_PENDSTSET_Msk
#define ARM_SYSCTRL_ICSR_PENDSVCLR_Pos 27
#define ARM_SYSCTRL_ICSR_PENDSVCLR_Msk (0x1u << ARM_SYSCTRL_ICSR_PENDSVCLR_Pos)
#define ARM_SYSCTRL_ICSR_PENDSVCLR ARM_SYSCTRL_ICSR_PENDSVCLR_Msk
#define ARM_SYSCTRL_ICSR_PENDSVSET_Pos 28
#define ARM_SYSCTRL_ICSR_PENDSVSET_Msk (0x1u << ARM_SYSCTRL_ICSR_PENDSVSET_Pos)
#define ARM_SYSCTRL_ICSR_PENDSVSET ARM_SYSCTRL_ICSR_PENDSVSET_Msk
#define ARM_SYSCTRL_ICSR_NMIPENDSET_Pos 31
#define ARM_SYSCTRL_ICSR_NMIPENDSET_Msk (0x1u << ARM_SYSCTRL_ICSR_NMIPENDSET_Pos)
#define ARM_SYSCTRL_ICSR_NMIPENDSET ARM_SYSCTRL_ICSR_NMIPENDSET_Msk
#define ARM_SYSCTRL_ICSR_MASK 0x9EDFF1FFu
#define ARM_SYSCTRL_ICSR_Msk 0x9EDFF1FFu



typedef union {
  struct {
    uint32_t :1;
    uint32_t VECTCLRACTIVE:1;
    uint32_t SYSRESETREQ:1;
    uint32_t :12;
    uint32_t ENDIANNESS:1;
    uint32_t VECTKEY:16;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_AIRCR_Type;


#define ARM_SYSCTRL_AIRCR_OFFSET 0xD0C
#define ARM_SYSCTRL_AIRCR_RESETVALUE 0x00u

#define ARM_SYSCTRL_AIRCR_VECTCLRACTIVE_Pos 1
#define ARM_SYSCTRL_AIRCR_VECTCLRACTIVE_Msk (0x1u << ARM_SYSCTRL_AIRCR_VECTCLRACTIVE_Pos)
#define ARM_SYSCTRL_AIRCR_VECTCLRACTIVE ARM_SYSCTRL_AIRCR_VECTCLRACTIVE_Msk
#define ARM_SYSCTRL_AIRCR_SYSRESETREQ_Pos 2
#define ARM_SYSCTRL_AIRCR_SYSRESETREQ_Msk (0x1u << ARM_SYSCTRL_AIRCR_SYSRESETREQ_Pos)
#define ARM_SYSCTRL_AIRCR_SYSRESETREQ ARM_SYSCTRL_AIRCR_SYSRESETREQ_Msk
#define ARM_SYSCTRL_AIRCR_ENDIANNESS_Pos 15
#define ARM_SYSCTRL_AIRCR_ENDIANNESS_Msk (0x1u << ARM_SYSCTRL_AIRCR_ENDIANNESS_Pos)
#define ARM_SYSCTRL_AIRCR_ENDIANNESS ARM_SYSCTRL_AIRCR_ENDIANNESS_Msk
#define ARM_SYSCTRL_AIRCR_VECTKEY_Pos 16
#define ARM_SYSCTRL_AIRCR_VECTKEY_Msk (0xFFFFu << ARM_SYSCTRL_AIRCR_VECTKEY_Pos)
#define ARM_SYSCTRL_AIRCR_VECTKEY(value) (ARM_SYSCTRL_AIRCR_VECTKEY_Msk & ((value) << ARM_SYSCTRL_AIRCR_VECTKEY_Pos))
#define ARM_SYSCTRL_AIRCR_MASK 0xFFFF8006u
#define ARM_SYSCTRL_AIRCR_Msk 0xFFFF8006u



typedef union {
  struct {
    uint8_t :1;
    uint8_t SLEEPONEXIT:1;
    uint8_t SLEEPDEEP:1;
    uint8_t :1;
    uint8_t SEVONPEND:1;
    uint8_t :3;
  } bit;
  uint8_t reg;
} ARM_SYSCTRL_SCR_Type;


#define ARM_SYSCTRL_SCR_OFFSET 0xD10
#define ARM_SYSCTRL_SCR_RESETVALUE 0x00u

#define ARM_SYSCTRL_SCR_SLEEPONEXIT_Pos 1
#define ARM_SYSCTRL_SCR_SLEEPONEXIT_Msk (0x1u << ARM_SYSCTRL_SCR_SLEEPONEXIT_Pos)
#define ARM_SYSCTRL_SCR_SLEEPONEXIT ARM_SYSCTRL_SCR_SLEEPONEXIT_Msk
#define ARM_SYSCTRL_SCR_SLEEPDEEP_Pos 2
#define ARM_SYSCTRL_SCR_SLEEPDEEP_Msk (0x1u << ARM_SYSCTRL_SCR_SLEEPDEEP_Pos)
#define ARM_SYSCTRL_SCR_SLEEPDEEP ARM_SYSCTRL_SCR_SLEEPDEEP_Msk
#define ARM_SYSCTRL_SCR_SEVONPEND_Pos 4
#define ARM_SYSCTRL_SCR_SEVONPEND_Msk (0x1u << ARM_SYSCTRL_SCR_SEVONPEND_Pos)
#define ARM_SYSCTRL_SCR_SEVONPEND ARM_SYSCTRL_SCR_SEVONPEND_Msk
#define ARM_SYSCTRL_SCR_MASK 0x16u
#define ARM_SYSCTRL_SCR_Msk 0x16u



typedef union {
  struct {
    uint16_t :3;
    uint16_t UNALIGN_TRP:1;
    uint16_t :5;
    uint16_t STKALIGN:1;
    uint16_t :6;
  } bit;
  uint16_t reg;
} ARM_SYSCTRL_CCR_Type;


#define ARM_SYSCTRL_CCR_OFFSET 0xD14
#define ARM_SYSCTRL_CCR_RESETVALUE 0x00u

#define ARM_SYSCTRL_CCR_UNALIGN_TRP_Pos 3
#define ARM_SYSCTRL_CCR_UNALIGN_TRP_Msk (0x1u << ARM_SYSCTRL_CCR_UNALIGN_TRP_Pos)
#define ARM_SYSCTRL_CCR_UNALIGN_TRP ARM_SYSCTRL_CCR_UNALIGN_TRP_Msk
#define ARM_SYSCTRL_CCR_STKALIGN_Pos 9
#define ARM_SYSCTRL_CCR_STKALIGN_Msk (0x1u << ARM_SYSCTRL_CCR_STKALIGN_Pos)
#define ARM_SYSCTRL_CCR_STKALIGN ARM_SYSCTRL_CCR_STKALIGN_Msk
#define ARM_SYSCTRL_CCR_MASK 0x208u
#define ARM_SYSCTRL_CCR_Msk 0x208u



typedef union {
  struct {
    uint32_t :30;
    uint32_t PRI_11:2;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_SHPR2_Type;


#define ARM_SYSCTRL_SHPR2_OFFSET 0xD1C
#define ARM_SYSCTRL_SHPR2_RESETVALUE 0x00u

#define ARM_SYSCTRL_SHPR2_PRI_11_Pos 30
#define ARM_SYSCTRL_SHPR2_PRI_11_Msk (0x3u << ARM_SYSCTRL_SHPR2_PRI_11_Pos)
#define ARM_SYSCTRL_SHPR2_PRI_11(value) (ARM_SYSCTRL_SHPR2_PRI_11_Msk & ((value) << ARM_SYSCTRL_SHPR2_PRI_11_Pos))
#define ARM_SYSCTRL_SHPR2_MASK 0xC0000000u
#define ARM_SYSCTRL_SHPR2_Msk 0xC0000000u



typedef union {
  struct {
    uint32_t :2;
    uint32_t PRI_14:22;
    uint32_t :6;
    uint32_t PRI_15:2;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_SHPR3_Type;


#define ARM_SYSCTRL_SHPR3_OFFSET 0xD20
#define ARM_SYSCTRL_SHPR3_RESETVALUE 0x00u

#define ARM_SYSCTRL_SHPR3_PRI_14_Pos 2
#define ARM_SYSCTRL_SHPR3_PRI_14_Msk (0x3FFFFFu << ARM_SYSCTRL_SHPR3_PRI_14_Pos)
#define ARM_SYSCTRL_SHPR3_PRI_14(value) (ARM_SYSCTRL_SHPR3_PRI_14_Msk & ((value) << ARM_SYSCTRL_SHPR3_PRI_14_Pos))
#define ARM_SYSCTRL_SHPR3_PRI_15_Pos 30
#define ARM_SYSCTRL_SHPR3_PRI_15_Msk (0x3u << ARM_SYSCTRL_SHPR3_PRI_15_Pos)
#define ARM_SYSCTRL_SHPR3_PRI_15(value) (ARM_SYSCTRL_SHPR3_PRI_15_Msk & ((value) << ARM_SYSCTRL_SHPR3_PRI_15_Pos))
#define ARM_SYSCTRL_SHPR3_MASK 0xC0FFFFFCu
#define ARM_SYSCTRL_SHPR3_Msk 0xC0FFFFFCu



typedef union {
  struct {
    uint16_t :15;
    uint16_t SVCALLPENDED:1;
  } bit;
  uint16_t reg;
} ARM_SYSCTRL_SHCSR_Type;


#define ARM_SYSCTRL_SHCSR_OFFSET 0xD24
#define ARM_SYSCTRL_SHCSR_RESETVALUE 0x00u

#define ARM_SYSCTRL_SHCSR_SVCALLPENDED_Pos 15
#define ARM_SYSCTRL_SHCSR_SVCALLPENDED_Msk (0x1u << ARM_SYSCTRL_SHCSR_SVCALLPENDED_Pos)
#define ARM_SYSCTRL_SHCSR_SVCALLPENDED ARM_SYSCTRL_SHCSR_SVCALLPENDED_Msk
#define ARM_SYSCTRL_SHCSR_MASK 0x8000u
#define ARM_SYSCTRL_SHCSR_Msk 0x8000u



typedef union {
  struct {
    uint8_t HALTED:1;
    uint8_t BKPT:1;
    uint8_t DWTTRAP:1;
    uint8_t VCATCH:1;
    uint8_t EXTERNAL:1;
    uint8_t :3;
  } bit;
  uint8_t reg;
} ARM_SYSCTRL_DFSR_Type;


#define ARM_SYSCTRL_DFSR_OFFSET 0xD30
#define ARM_SYSCTRL_DFSR_RESETVALUE 0x00u

#define ARM_SYSCTRL_DFSR_HALTED_Pos 0
#define ARM_SYSCTRL_DFSR_HALTED_Msk (0x1u << ARM_SYSCTRL_DFSR_HALTED_Pos)
#define ARM_SYSCTRL_DFSR_HALTED ARM_SYSCTRL_DFSR_HALTED_Msk
#define ARM_SYSCTRL_DFSR_BKPT_Pos 1
#define ARM_SYSCTRL_DFSR_BKPT_Msk (0x1u << ARM_SYSCTRL_DFSR_BKPT_Pos)
#define ARM_SYSCTRL_DFSR_BKPT ARM_SYSCTRL_DFSR_BKPT_Msk
#define ARM_SYSCTRL_DFSR_DWTTRAP_Pos 2
#define ARM_SYSCTRL_DFSR_DWTTRAP_Msk (0x1u << ARM_SYSCTRL_DFSR_DWTTRAP_Pos)
#define ARM_SYSCTRL_DFSR_DWTTRAP ARM_SYSCTRL_DFSR_DWTTRAP_Msk
#define ARM_SYSCTRL_DFSR_VCATCH_Pos 3
#define ARM_SYSCTRL_DFSR_VCATCH_Msk (0x1u << ARM_SYSCTRL_DFSR_VCATCH_Pos)
#define ARM_SYSCTRL_DFSR_VCATCH ARM_SYSCTRL_DFSR_VCATCH_Msk
#define ARM_SYSCTRL_DFSR_EXTERNAL_Pos 4
#define ARM_SYSCTRL_DFSR_EXTERNAL_Msk (0x1u << ARM_SYSCTRL_DFSR_EXTERNAL_Pos)
#define ARM_SYSCTRL_DFSR_EXTERNAL ARM_SYSCTRL_DFSR_EXTERNAL_Msk
#define ARM_SYSCTRL_DFSR_MASK 0x1Fu
#define ARM_SYSCTRL_DFSR_Msk 0x1Fu



typedef union {
  struct {
    uint32_t C_DEBUGEN:1;
    uint32_t C_HALT:1;
    uint32_t C_STEP:1;
    uint32_t C_MASKINTS:1;
    uint32_t :12;
    uint32_t S_REGRDY:1;
    uint32_t S_HALT:1;
    uint32_t S_SLEEP:1;
    uint32_t S_LOCKUP:1;
    uint32_t :4;
    uint32_t S_RETIRE_ST:1;
    uint32_t S_RESET_ST:1;
    uint32_t :6;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_DHCSR_Type;


#define ARM_SYSCTRL_DHCSR_OFFSET 0xDF0
#define ARM_SYSCTRL_DHCSR_RESETVALUE 0x00u

#define ARM_SYSCTRL_DHCSR_C_DEBUGEN_Pos 0
#define ARM_SYSCTRL_DHCSR_C_DEBUGEN_Msk (0x1u << ARM_SYSCTRL_DHCSR_C_DEBUGEN_Pos)
#define ARM_SYSCTRL_DHCSR_C_DEBUGEN ARM_SYSCTRL_DHCSR_C_DEBUGEN_Msk
#define ARM_SYSCTRL_DHCSR_C_HALT_Pos 1
#define ARM_SYSCTRL_DHCSR_C_HALT_Msk (0x1u << ARM_SYSCTRL_DHCSR_C_HALT_Pos)
#define ARM_SYSCTRL_DHCSR_C_HALT ARM_SYSCTRL_DHCSR_C_HALT_Msk
#define ARM_SYSCTRL_DHCSR_C_STEP_Pos 2
#define ARM_SYSCTRL_DHCSR_C_STEP_Msk (0x1u << ARM_SYSCTRL_DHCSR_C_STEP_Pos)
#define ARM_SYSCTRL_DHCSR_C_STEP ARM_SYSCTRL_DHCSR_C_STEP_Msk
#define ARM_SYSCTRL_DHCSR_C_MASKINTS_Pos 3
#define ARM_SYSCTRL_DHCSR_C_MASKINTS_Msk (0x1u << ARM_SYSCTRL_DHCSR_C_MASKINTS_Pos)
#define ARM_SYSCTRL_DHCSR_C_MASKINTS ARM_SYSCTRL_DHCSR_C_MASKINTS_Msk
#define ARM_SYSCTRL_DHCSR_S_REGRDY_Pos 16
#define ARM_SYSCTRL_DHCSR_S_REGRDY_Msk (0x1u << ARM_SYSCTRL_DHCSR_S_REGRDY_Pos)
#define ARM_SYSCTRL_DHCSR_S_REGRDY ARM_SYSCTRL_DHCSR_S_REGRDY_Msk
#define ARM_SYSCTRL_DHCSR_S_HALT_Pos 17
#define ARM_SYSCTRL_DHCSR_S_HALT_Msk (0x1u << ARM_SYSCTRL_DHCSR_S_HALT_Pos)
#define ARM_SYSCTRL_DHCSR_S_HALT ARM_SYSCTRL_DHCSR_S_HALT_Msk
#define ARM_SYSCTRL_DHCSR_S_SLEEP_Pos 18
#define ARM_SYSCTRL_DHCSR_S_SLEEP_Msk (0x1u << ARM_SYSCTRL_DHCSR_S_SLEEP_Pos)
#define ARM_SYSCTRL_DHCSR_S_SLEEP ARM_SYSCTRL_DHCSR_S_SLEEP_Msk
#define ARM_SYSCTRL_DHCSR_S_LOCKUP_Pos 19
#define ARM_SYSCTRL_DHCSR_S_LOCKUP_Msk (0x1u << ARM_SYSCTRL_DHCSR_S_LOCKUP_Pos)
#define ARM_SYSCTRL_DHCSR_S_LOCKUP ARM_SYSCTRL_DHCSR_S_LOCKUP_Msk
#define ARM_SYSCTRL_DHCSR_S_RETIRE_ST_Pos 24
#define ARM_SYSCTRL_DHCSR_S_RETIRE_ST_Msk (0x1u << ARM_SYSCTRL_DHCSR_S_RETIRE_ST_Pos)
#define ARM_SYSCTRL_DHCSR_S_RETIRE_ST ARM_SYSCTRL_DHCSR_S_RETIRE_ST_Msk
#define ARM_SYSCTRL_DHCSR_S_RESET_ST_Pos 25
#define ARM_SYSCTRL_DHCSR_S_RESET_ST_Msk (0x1u << ARM_SYSCTRL_DHCSR_S_RESET_ST_Pos)
#define ARM_SYSCTRL_DHCSR_S_RESET_ST ARM_SYSCTRL_DHCSR_S_RESET_ST_Msk
#define ARM_SYSCTRL_DHCSR_Msk 0x30F000Fu



typedef union {
  struct {
    uint32_t REGSEL:5;
    uint32_t :11;
    uint32_t REGWNR:1;
    uint32_t :15;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_DCRSR_Type;


#define ARM_SYSCTRL_DCRSR_OFFSET 0xDF4
#define ARM_SYSCTRL_DCRSR_RESETVALUE 0x00u

#define ARM_SYSCTRL_DCRSR_REGSEL_Pos 0
#define ARM_SYSCTRL_DCRSR_REGSEL_Msk (0x1Fu << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGSEL(value) (ARM_SYSCTRL_DCRSR_REGSEL_Msk & ((value) << ARM_SYSCTRL_DCRSR_REGSEL_Pos))
#define ARM_SYSCTRL_DCRSR_REGSEL_0_Val 0x0u
#define ARM_SYSCTRL_DCRSR_REGSEL_1_Val 0x1u
#define ARM_SYSCTRL_DCRSR_REGSEL_2_Val 0x2u
#define ARM_SYSCTRL_DCRSR_REGSEL_3_Val 0x3u
#define ARM_SYSCTRL_DCRSR_REGSEL_4_Val 0x4u
#define ARM_SYSCTRL_DCRSR_REGSEL_5_Val 0x5u
#define ARM_SYSCTRL_DCRSR_REGSEL_6_Val 0x6u
#define ARM_SYSCTRL_DCRSR_REGSEL_7_Val 0x7u
#define ARM_SYSCTRL_DCRSR_REGSEL_8_Val 0x8u
#define ARM_SYSCTRL_DCRSR_REGSEL_9_Val 0x9u
#define ARM_SYSCTRL_DCRSR_REGSEL_10_Val 0xAu
#define ARM_SYSCTRL_DCRSR_REGSEL_11_Val 0xBu
#define ARM_SYSCTRL_DCRSR_REGSEL_12_Val 0xCu
#define ARM_SYSCTRL_DCRSR_REGSEL_13_Val 0xDu
#define ARM_SYSCTRL_DCRSR_REGSEL_14_Val 0xEu
#define ARM_SYSCTRL_DCRSR_REGSEL_15_Val 0xFu
#define ARM_SYSCTRL_DCRSR_REGSEL_16_Val 0x10u
#define ARM_SYSCTRL_DCRSR_REGSEL_17_Val 0x11u
#define ARM_SYSCTRL_DCRSR_REGSEL_18_Val 0x12u
#define ARM_SYSCTRL_DCRSR_REGSEL_20_Val 0x14u
#define ARM_SYSCTRL_DCRSR_REGSEL_0 (ARM_SYSCTRL_DCRSR_REGSEL_0_Val << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGSEL_1 (ARM_SYSCTRL_DCRSR_REGSEL_1_Val << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGSEL_2 (ARM_SYSCTRL_DCRSR_REGSEL_2_Val << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGSEL_3 (ARM_SYSCTRL_DCRSR_REGSEL_3_Val << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGSEL_4 (ARM_SYSCTRL_DCRSR_REGSEL_4_Val << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGSEL_5 (ARM_SYSCTRL_DCRSR_REGSEL_5_Val << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGSEL_6 (ARM_SYSCTRL_DCRSR_REGSEL_6_Val << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGSEL_7 (ARM_SYSCTRL_DCRSR_REGSEL_7_Val << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGSEL_8 (ARM_SYSCTRL_DCRSR_REGSEL_8_Val << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGSEL_9 (ARM_SYSCTRL_DCRSR_REGSEL_9_Val << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGSEL_10 (ARM_SYSCTRL_DCRSR_REGSEL_10_Val << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGSEL_11 (ARM_SYSCTRL_DCRSR_REGSEL_11_Val << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGSEL_12 (ARM_SYSCTRL_DCRSR_REGSEL_12_Val << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGSEL_13 (ARM_SYSCTRL_DCRSR_REGSEL_13_Val << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGSEL_14 (ARM_SYSCTRL_DCRSR_REGSEL_14_Val << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGSEL_15 (ARM_SYSCTRL_DCRSR_REGSEL_15_Val << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGSEL_16 (ARM_SYSCTRL_DCRSR_REGSEL_16_Val << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGSEL_17 (ARM_SYSCTRL_DCRSR_REGSEL_17_Val << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGSEL_18 (ARM_SYSCTRL_DCRSR_REGSEL_18_Val << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGSEL_20 (ARM_SYSCTRL_DCRSR_REGSEL_20_Val << ARM_SYSCTRL_DCRSR_REGSEL_Pos)
#define ARM_SYSCTRL_DCRSR_REGWNR_Pos 16
#define ARM_SYSCTRL_DCRSR_REGWNR_Msk (0x1u << ARM_SYSCTRL_DCRSR_REGWNR_Pos)
#define ARM_SYSCTRL_DCRSR_REGWNR ARM_SYSCTRL_DCRSR_REGWNR_Msk
#define ARM_SYSCTRL_DCRSR_MASK 0x1001Fu
#define ARM_SYSCTRL_DCRSR_Msk 0x1001Fu



typedef union {
  struct {
    uint32_t DBGTMP:32;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_DCRDR_Type;


#define ARM_SYSCTRL_DCRDR_OFFSET 0xDF8
#define ARM_SYSCTRL_DCRDR_RESETVALUE 0x00u

#define ARM_SYSCTRL_DCRDR_DBGTMP_Pos 0
#define ARM_SYSCTRL_DCRDR_DBGTMP_Msk (0xFFFFFFFFu << ARM_SYSCTRL_DCRDR_DBGTMP_Pos)
#define ARM_SYSCTRL_DCRDR_DBGTMP(value) (ARM_SYSCTRL_DCRDR_DBGTMP_Msk & ((value) << ARM_SYSCTRL_DCRDR_DBGTMP_Pos))
#define ARM_SYSCTRL_DCRDR_MASK 0xFFFFFFFFu
#define ARM_SYSCTRL_DCRDR_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t VC_CORERESET:1;
    uint32_t :9;
    uint32_t VC_HARDERR:1;
    uint32_t :13;
    uint32_t DWTENA:1;
    uint32_t :7;
  } bit;
  uint32_t reg;
} ARM_SYSCTRL_DEMCR_Type;


#define ARM_SYSCTRL_DEMCR_OFFSET 0xDFC
#define ARM_SYSCTRL_DEMCR_RESETVALUE 0x00u

#define ARM_SYSCTRL_DEMCR_VC_CORERESET_Pos 0
#define ARM_SYSCTRL_DEMCR_VC_CORERESET_Msk (0x1u << ARM_SYSCTRL_DEMCR_VC_CORERESET_Pos)
#define ARM_SYSCTRL_DEMCR_VC_CORERESET ARM_SYSCTRL_DEMCR_VC_CORERESET_Msk
#define ARM_SYSCTRL_DEMCR_VC_HARDERR_Pos 10
#define ARM_SYSCTRL_DEMCR_VC_HARDERR_Msk (0x1u << ARM_SYSCTRL_DEMCR_VC_HARDERR_Pos)
#define ARM_SYSCTRL_DEMCR_VC_HARDERR ARM_SYSCTRL_DEMCR_VC_HARDERR_Msk
#define ARM_SYSCTRL_DEMCR_DWTENA_Pos 24
#define ARM_SYSCTRL_DEMCR_DWTENA_Msk (0x1u << ARM_SYSCTRL_DEMCR_DWTENA_Pos)
#define ARM_SYSCTRL_DEMCR_DWTENA ARM_SYSCTRL_DEMCR_DWTENA_Msk
#define ARM_SYSCTRL_DEMCR_MASK 0x1000401u
#define ARM_SYSCTRL_DEMCR_Msk 0x1000401u



typedef union {
  struct {
    uint8_t JEP106_C_CODE:4;
    uint8_t BLOCK_COUNT:4;
  } bit;
  uint8_t reg;
} ARM_SYSCTRL_SCS_PID4_Type;


#define ARM_SYSCTRL_SCS_PID4_OFFSET 0xFD0
#define ARM_SYSCTRL_SCS_PID4_RESETVALUE 0x04u

#define ARM_SYSCTRL_SCS_PID4_JEP106_C_CODE_Pos 0
#define ARM_SYSCTRL_SCS_PID4_JEP106_C_CODE_Msk (0xFu << ARM_SYSCTRL_SCS_PID4_JEP106_C_CODE_Pos)
#define ARM_SYSCTRL_SCS_PID4_JEP106_C_CODE(value) (ARM_SYSCTRL_SCS_PID4_JEP106_C_CODE_Msk & ((value) << ARM_SYSCTRL_SCS_PID4_JEP106_C_CODE_Pos))
#define ARM_SYSCTRL_SCS_PID4_BLOCK_COUNT_Pos 4
#define ARM_SYSCTRL_SCS_PID4_BLOCK_COUNT_Msk (0xFu << ARM_SYSCTRL_SCS_PID4_BLOCK_COUNT_Pos)
#define ARM_SYSCTRL_SCS_PID4_BLOCK_COUNT(value) (ARM_SYSCTRL_SCS_PID4_BLOCK_COUNT_Msk & ((value) << ARM_SYSCTRL_SCS_PID4_BLOCK_COUNT_Pos))
#define ARM_SYSCTRL_SCS_PID4_MASK 0xFFu
#define ARM_SYSCTRL_SCS_PID4_Msk 0xFFu



typedef union {
  struct {
    uint8_t PART_NUMBER:8;
  } bit;
  uint8_t reg;
} ARM_SYSCTRL_SCS_PID0_Type;


#define ARM_SYSCTRL_SCS_PID0_OFFSET 0xFE0
#define ARM_SYSCTRL_SCS_PID0_RESETVALUE 0x08u

#define ARM_SYSCTRL_SCS_PID0_PART_NUMBER_Pos 0
#define ARM_SYSCTRL_SCS_PID0_PART_NUMBER_Msk (0xFFu << ARM_SYSCTRL_SCS_PID0_PART_NUMBER_Pos)
#define ARM_SYSCTRL_SCS_PID0_PART_NUMBER(value) (ARM_SYSCTRL_SCS_PID0_PART_NUMBER_Msk & ((value) << ARM_SYSCTRL_SCS_PID0_PART_NUMBER_Pos))
#define ARM_SYSCTRL_SCS_PID0_MASK 0xFFu
#define ARM_SYSCTRL_SCS_PID0_Msk 0xFFu



typedef union {
  struct {
    uint8_t PART_NUMBER:4;
    uint8_t JEP106_ID_3_0:4;
  } bit;
  uint8_t reg;
} ARM_SYSCTRL_SCS_PID1_Type;


#define ARM_SYSCTRL_SCS_PID1_OFFSET 0xFE4
#define ARM_SYSCTRL_SCS_PID1_RESETVALUE 0xB0u

#define ARM_SYSCTRL_SCS_PID1_PART_NUMBER_Pos 0
#define ARM_SYSCTRL_SCS_PID1_PART_NUMBER_Msk (0xFu << ARM_SYSCTRL_SCS_PID1_PART_NUMBER_Pos)
#define ARM_SYSCTRL_SCS_PID1_PART_NUMBER(value) (ARM_SYSCTRL_SCS_PID1_PART_NUMBER_Msk & ((value) << ARM_SYSCTRL_SCS_PID1_PART_NUMBER_Pos))
#define ARM_SYSCTRL_SCS_PID1_JEP106_ID_3_0_Pos 4
#define ARM_SYSCTRL_SCS_PID1_JEP106_ID_3_0_Msk (0xFu << ARM_SYSCTRL_SCS_PID1_JEP106_ID_3_0_Pos)
#define ARM_SYSCTRL_SCS_PID1_JEP106_ID_3_0(value) (ARM_SYSCTRL_SCS_PID1_JEP106_ID_3_0_Msk & ((value) << ARM_SYSCTRL_SCS_PID1_JEP106_ID_3_0_Pos))
#define ARM_SYSCTRL_SCS_PID1_MASK 0xFFu
#define ARM_SYSCTRL_SCS_PID1_Msk 0xFFu



typedef union {
  struct {
    uint8_t JEP106_ID_6_4:3;
    uint8_t JEDEC_USED:1;
    uint8_t REVISION:4;
  } bit;
  uint8_t reg;
} ARM_SYSCTRL_SCS_PID2_Type;


#define ARM_SYSCTRL_SCS_PID2_OFFSET 0xFE8
#define ARM_SYSCTRL_SCS_PID2_RESETVALUE 0x0Bu

#define ARM_SYSCTRL_SCS_PID2_JEP106_ID_6_4_Pos 0
#define ARM_SYSCTRL_SCS_PID2_JEP106_ID_6_4_Msk (0x7u << ARM_SYSCTRL_SCS_PID2_JEP106_ID_6_4_Pos)
#define ARM_SYSCTRL_SCS_PID2_JEP106_ID_6_4(value) (ARM_SYSCTRL_SCS_PID2_JEP106_ID_6_4_Msk & ((value) << ARM_SYSCTRL_SCS_PID2_JEP106_ID_6_4_Pos))
#define ARM_SYSCTRL_SCS_PID2_JEDEC_USED_Pos 3
#define ARM_SYSCTRL_SCS_PID2_JEDEC_USED_Msk (0x1u << ARM_SYSCTRL_SCS_PID2_JEDEC_USED_Pos)
#define ARM_SYSCTRL_SCS_PID2_JEDEC_USED ARM_SYSCTRL_SCS_PID2_JEDEC_USED_Msk
#define ARM_SYSCTRL_SCS_PID2_REVISION_Pos 4
#define ARM_SYSCTRL_SCS_PID2_REVISION_Msk (0xFu << ARM_SYSCTRL_SCS_PID2_REVISION_Pos)
#define ARM_SYSCTRL_SCS_PID2_REVISION(value) (ARM_SYSCTRL_SCS_PID2_REVISION_Msk & ((value) << ARM_SYSCTRL_SCS_PID2_REVISION_Pos))
#define ARM_SYSCTRL_SCS_PID2_MASK 0xFFu
#define ARM_SYSCTRL_SCS_PID2_Msk 0xFFu



typedef union {
  struct {
    uint8_t CUSTOMER_MOD_NUMBER:4;
    uint8_t ECO_REV_NUMBER:4;
  } bit;
  uint8_t reg;
} ARM_SYSCTRL_SCS_PID3_Type;


#define ARM_SYSCTRL_SCS_PID3_OFFSET 0xFEC
#define ARM_SYSCTRL_SCS_PID3_RESETVALUE 0x00u

#define ARM_SYSCTRL_SCS_PID3_CUSTOMER_MOD_NUMBER_Pos 0
#define ARM_SYSCTRL_SCS_PID3_CUSTOMER_MOD_NUMBER_Msk (0xFu << ARM_SYSCTRL_SCS_PID3_CUSTOMER_MOD_NUMBER_Pos)
#define ARM_SYSCTRL_SCS_PID3_CUSTOMER_MOD_NUMBER(value) (ARM_SYSCTRL_SCS_PID3_CUSTOMER_MOD_NUMBER_Msk & ((value) << ARM_SYSCTRL_SCS_PID3_CUSTOMER_MOD_NUMBER_Pos))
#define ARM_SYSCTRL_SCS_PID3_ECO_REV_NUMBER_Pos 4
#define ARM_SYSCTRL_SCS_PID3_ECO_REV_NUMBER_Msk (0xFu << ARM_SYSCTRL_SCS_PID3_ECO_REV_NUMBER_Pos)
#define ARM_SYSCTRL_SCS_PID3_ECO_REV_NUMBER(value) (ARM_SYSCTRL_SCS_PID3_ECO_REV_NUMBER_Msk & ((value) << ARM_SYSCTRL_SCS_PID3_ECO_REV_NUMBER_Pos))
#define ARM_SYSCTRL_SCS_PID3_MASK 0xFFu
#define ARM_SYSCTRL_SCS_PID3_Msk 0xFFu



typedef union {
  struct {
    uint8_t SCS_CID0:8;
  } bit;
  uint8_t reg;
} ARM_SYSCTRL_SCS_CID0_Type;


#define ARM_SYSCTRL_SCS_CID0_OFFSET 0xFF0
#define ARM_SYSCTRL_SCS_CID0_RESETVALUE 0x0Du

#define ARM_SYSCTRL_SCS_CID0_SCS_CID0_Pos 0
#define ARM_SYSCTRL_SCS_CID0_SCS_CID0_Msk (0xFFu << ARM_SYSCTRL_SCS_CID0_SCS_CID0_Pos)
#define ARM_SYSCTRL_SCS_CID0_SCS_CID0(value) (ARM_SYSCTRL_SCS_CID0_SCS_CID0_Msk & ((value) << ARM_SYSCTRL_SCS_CID0_SCS_CID0_Pos))
#define ARM_SYSCTRL_SCS_CID0_MASK 0xFFu
#define ARM_SYSCTRL_SCS_CID0_Msk 0xFFu



typedef union {
  struct {
    uint8_t SCS_CID1:8;
  } bit;
  uint8_t reg;
} ARM_SYSCTRL_SCS_CID1_Type;


#define ARM_SYSCTRL_SCS_CID1_OFFSET 0xFF4
#define ARM_SYSCTRL_SCS_CID1_RESETVALUE 0xE0u

#define ARM_SYSCTRL_SCS_CID1_SCS_CID1_Pos 0
#define ARM_SYSCTRL_SCS_CID1_SCS_CID1_Msk (0xFFu << ARM_SYSCTRL_SCS_CID1_SCS_CID1_Pos)
#define ARM_SYSCTRL_SCS_CID1_SCS_CID1(value) (ARM_SYSCTRL_SCS_CID1_SCS_CID1_Msk & ((value) << ARM_SYSCTRL_SCS_CID1_SCS_CID1_Pos))
#define ARM_SYSCTRL_SCS_CID1_MASK 0xFFu
#define ARM_SYSCTRL_SCS_CID1_Msk 0xFFu



typedef union {
  struct {
    uint8_t SCS_CID2:8;
  } bit;
  uint8_t reg;
} ARM_SYSCTRL_SCS_CID2_Type;


#define ARM_SYSCTRL_SCS_CID2_OFFSET 0xFF8
#define ARM_SYSCTRL_SCS_CID2_RESETVALUE 0x05u

#define ARM_SYSCTRL_SCS_CID2_SCS_CID2_Pos 0
#define ARM_SYSCTRL_SCS_CID2_SCS_CID2_Msk (0xFFu << ARM_SYSCTRL_SCS_CID2_SCS_CID2_Pos)
#define ARM_SYSCTRL_SCS_CID2_SCS_CID2(value) (ARM_SYSCTRL_SCS_CID2_SCS_CID2_Msk & ((value) << ARM_SYSCTRL_SCS_CID2_SCS_CID2_Pos))
#define ARM_SYSCTRL_SCS_CID2_MASK 0xFFu
#define ARM_SYSCTRL_SCS_CID2_Msk 0xFFu



typedef union {
  struct {
    uint8_t SCS_CID3:8;
  } bit;
  uint8_t reg;
} ARM_SYSCTRL_SCS_CID3_Type;


#define ARM_SYSCTRL_SCS_CID3_OFFSET 0xFFC
#define ARM_SYSCTRL_SCS_CID3_RESETVALUE 0xB1u

#define ARM_SYSCTRL_SCS_CID3_SCS_CID3_Pos 0
#define ARM_SYSCTRL_SCS_CID3_SCS_CID3_Msk (0xFFu << ARM_SYSCTRL_SCS_CID3_SCS_CID3_Pos)
#define ARM_SYSCTRL_SCS_CID3_SCS_CID3(value) (ARM_SYSCTRL_SCS_CID3_SCS_CID3_Msk & ((value) << ARM_SYSCTRL_SCS_CID3_SCS_CID3_Pos))
#define ARM_SYSCTRL_SCS_CID3_MASK 0xFFu
#define ARM_SYSCTRL_SCS_CID3_Msk 0xFFu
# 1240 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/arm_sysctrl.h"
typedef struct {
       RoReg8 Reserved1[0x8];
  volatile const ARM_SYSCTRL_ACTLR_Type ACTLR;
       RoReg8 Reserved2[0x4];
  volatile ARM_SYSCTRL_SYST_CSR_Type SYST_CSR;
  volatile ARM_SYSCTRL_SYST_RVR_Type SYST_RVR;
  volatile ARM_SYSCTRL_SYST_CVR_Type SYST_CVR;
  volatile const ARM_SYSCTRL_SYST_CALIB_Type SYST_CALIB;
       RoReg8 Reserved3[0xE0];
  volatile ARM_SYSCTRL_NVIC_ISER_Type NVIC_ISER;
       RoReg8 Reserved4[0x7C];
  volatile ARM_SYSCTRL_NVIC_ICER_Type NVIC_ICER;
       RoReg8 Reserved5[0x7C];
  volatile ARM_SYSCTRL_NVIC_ISPR_Type NVIC_ISPR;
       RoReg8 Reserved6[0x7C];
  volatile ARM_SYSCTRL_NVIC_ICPR_Type NVIC_ICPR;
       RoReg8 Reserved7[0x17C];
  volatile ARM_SYSCTRL_NVIC_IPR0_Type NVIC_IPR0;
  volatile ARM_SYSCTRL_NVIC_IPR1_Type NVIC_IPR1;
  volatile ARM_SYSCTRL_NVIC_IPR2_Type NVIC_IPR2;
  volatile ARM_SYSCTRL_NVIC_IPR3_Type NVIC_IPR3;
  volatile ARM_SYSCTRL_NVIC_IPR4_Type NVIC_IPR4;
  volatile ARM_SYSCTRL_NVIC_IPR5_Type NVIC_IPR5;
  volatile ARM_SYSCTRL_NVIC_IPR6_Type NVIC_IPR6;
  volatile ARM_SYSCTRL_NVIC_IPR7_Type NVIC_IPR7;
       RoReg8 Reserved8[0x8E0];
  volatile const ARM_SYSCTRL_CPUID_Type CPUID;
  volatile const ARM_SYSCTRL_ICSR_Type ICSR;
       RoReg8 Reserved9[0x4];
  volatile const ARM_SYSCTRL_AIRCR_Type AIRCR;
  volatile ARM_SYSCTRL_SCR_Type SCR;
       RoReg8 Reserved10[0x3];
  volatile const ARM_SYSCTRL_CCR_Type CCR;
       RoReg8 Reserved11[0x6];
  volatile ARM_SYSCTRL_SHPR2_Type SHPR2;
  volatile ARM_SYSCTRL_SHPR3_Type SHPR3;
  volatile ARM_SYSCTRL_SHCSR_Type SHCSR;
       RoReg8 Reserved12[0xA];
  volatile ARM_SYSCTRL_DFSR_Type DFSR;
       RoReg8 Reserved13[0xBF];
  volatile ARM_SYSCTRL_DHCSR_Type DHCSR;
  volatile ARM_SYSCTRL_DCRSR_Type DCRSR;
  volatile ARM_SYSCTRL_DCRDR_Type DCRDR;
  volatile ARM_SYSCTRL_DEMCR_Type DEMCR;
       RoReg8 Reserved14[0x1D0];
  volatile const ARM_SYSCTRL_SCS_PID4_Type SCS_PID4;
       RoReg8 Reserved15[0xF];
  volatile const ARM_SYSCTRL_SCS_PID0_Type SCS_PID0;
       RoReg8 Reserved16[0x3];
  volatile const ARM_SYSCTRL_SCS_PID1_Type SCS_PID1;
       RoReg8 Reserved17[0x3];
  volatile const ARM_SYSCTRL_SCS_PID2_Type SCS_PID2;
       RoReg8 Reserved18[0x3];
  volatile const ARM_SYSCTRL_SCS_PID3_Type SCS_PID3;
       RoReg8 Reserved19[0x3];
  volatile const ARM_SYSCTRL_SCS_CID0_Type SCS_CID0;
       RoReg8 Reserved20[0x3];
  volatile const ARM_SYSCTRL_SCS_CID1_Type SCS_CID1;
       RoReg8 Reserved21[0x3];
  volatile const ARM_SYSCTRL_SCS_CID2_Type SCS_CID2;
       RoReg8 Reserved22[0x3];
  volatile const ARM_SYSCTRL_SCS_CID3_Type SCS_CID3;
} ArmSysctrl;
# 264 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/arm_bpu.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/arm_bpu.h"
#define _SAMB11_ARM_BPU_COMPONENT_ 
# 58 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/arm_bpu.h"
#define ARM_BPU_ABP1234 
#define REV_ARM_BPU 0x100



typedef union {
  struct {
    uint8_t ENABLE:1;
    uint8_t KEY:1;
    uint8_t :2;
    uint8_t NUM_CODE:4;
  } bit;
  uint8_t reg;
} ARM_BPU_BP_CTRL_Type;


#define ARM_BPU_BP_CTRL_OFFSET 0x00
#define ARM_BPU_BP_CTRL_RESETVALUE 0x00u

#define ARM_BPU_BP_CTRL_ENABLE_Pos 0
#define ARM_BPU_BP_CTRL_ENABLE_Msk (0x1u << ARM_BPU_BP_CTRL_ENABLE_Pos)
#define ARM_BPU_BP_CTRL_ENABLE ARM_BPU_BP_CTRL_ENABLE_Msk
#define ARM_BPU_BP_CTRL_KEY_Pos 1
#define ARM_BPU_BP_CTRL_KEY_Msk (0x1u << ARM_BPU_BP_CTRL_KEY_Pos)
#define ARM_BPU_BP_CTRL_KEY ARM_BPU_BP_CTRL_KEY_Msk
#define ARM_BPU_BP_CTRL_NUM_CODE_Pos 4
#define ARM_BPU_BP_CTRL_NUM_CODE_Msk (0xFu << ARM_BPU_BP_CTRL_NUM_CODE_Pos)
#define ARM_BPU_BP_CTRL_NUM_CODE(value) (ARM_BPU_BP_CTRL_NUM_CODE_Msk & ((value) << ARM_BPU_BP_CTRL_NUM_CODE_Pos))
#define ARM_BPU_BP_CTRL_MASK 0xF3u
#define ARM_BPU_BP_CTRL_Msk 0xF3u



typedef union {
  struct {
    uint32_t ENABLE:1;
    uint32_t :1;
    uint32_t COMP:27;
    uint32_t :1;
    uint32_t BP_MATCH:2;
  } bit;
  uint32_t reg;
} ARM_BPU_BP_COMP0_Type;


#define ARM_BPU_BP_COMP0_OFFSET 0x08
#define ARM_BPU_BP_COMP0_RESETVALUE 0x1FFFFFFFu

#define ARM_BPU_BP_COMP0_ENABLE_Pos 0
#define ARM_BPU_BP_COMP0_ENABLE_Msk (0x1u << ARM_BPU_BP_COMP0_ENABLE_Pos)
#define ARM_BPU_BP_COMP0_ENABLE ARM_BPU_BP_COMP0_ENABLE_Msk
#define ARM_BPU_BP_COMP0_COMP_Pos 2
#define ARM_BPU_BP_COMP0_COMP_Msk (0x7FFFFFFu << ARM_BPU_BP_COMP0_COMP_Pos)
#define ARM_BPU_BP_COMP0_COMP(value) (ARM_BPU_BP_COMP0_COMP_Msk & ((value) << ARM_BPU_BP_COMP0_COMP_Pos))
#define ARM_BPU_BP_COMP0_BP_MATCH_Pos 30
#define ARM_BPU_BP_COMP0_BP_MATCH_Msk (0x3u << ARM_BPU_BP_COMP0_BP_MATCH_Pos)
#define ARM_BPU_BP_COMP0_BP_MATCH(value) (ARM_BPU_BP_COMP0_BP_MATCH_Msk & ((value) << ARM_BPU_BP_COMP0_BP_MATCH_Pos))
#define ARM_BPU_BP_COMP0_BP_MATCH_0_Val 0x0u
#define ARM_BPU_BP_COMP0_BP_MATCH_1_Val 0x1u
#define ARM_BPU_BP_COMP0_BP_MATCH_2_Val 0x2u
#define ARM_BPU_BP_COMP0_BP_MATCH_3_Val 0x3u
#define ARM_BPU_BP_COMP0_BP_MATCH_0 (ARM_BPU_BP_COMP0_BP_MATCH_0_Val << ARM_BPU_BP_COMP0_BP_MATCH_Pos)
#define ARM_BPU_BP_COMP0_BP_MATCH_1 (ARM_BPU_BP_COMP0_BP_MATCH_1_Val << ARM_BPU_BP_COMP0_BP_MATCH_Pos)
#define ARM_BPU_BP_COMP0_BP_MATCH_2 (ARM_BPU_BP_COMP0_BP_MATCH_2_Val << ARM_BPU_BP_COMP0_BP_MATCH_Pos)
#define ARM_BPU_BP_COMP0_BP_MATCH_3 (ARM_BPU_BP_COMP0_BP_MATCH_3_Val << ARM_BPU_BP_COMP0_BP_MATCH_Pos)
#define ARM_BPU_BP_COMP0_MASK 0xDFFFFFFDu
#define ARM_BPU_BP_COMP0_Msk 0xDFFFFFFDu



typedef union {
  struct {
    uint32_t ENABLE:1;
    uint32_t :1;
    uint32_t COMP:27;
    uint32_t :1;
    uint32_t BP_MATCH:2;
  } bit;
  uint32_t reg;
} ARM_BPU_BP_COMP1_Type;


#define ARM_BPU_BP_COMP1_OFFSET 0x0C
#define ARM_BPU_BP_COMP1_RESETVALUE 0x1FFFFFFFu

#define ARM_BPU_BP_COMP1_ENABLE_Pos 0
#define ARM_BPU_BP_COMP1_ENABLE_Msk (0x1u << ARM_BPU_BP_COMP1_ENABLE_Pos)
#define ARM_BPU_BP_COMP1_ENABLE ARM_BPU_BP_COMP1_ENABLE_Msk
#define ARM_BPU_BP_COMP1_COMP_Pos 2
#define ARM_BPU_BP_COMP1_COMP_Msk (0x7FFFFFFu << ARM_BPU_BP_COMP1_COMP_Pos)
#define ARM_BPU_BP_COMP1_COMP(value) (ARM_BPU_BP_COMP1_COMP_Msk & ((value) << ARM_BPU_BP_COMP1_COMP_Pos))
#define ARM_BPU_BP_COMP1_BP_MATCH_Pos 30
#define ARM_BPU_BP_COMP1_BP_MATCH_Msk (0x3u << ARM_BPU_BP_COMP1_BP_MATCH_Pos)
#define ARM_BPU_BP_COMP1_BP_MATCH(value) (ARM_BPU_BP_COMP1_BP_MATCH_Msk & ((value) << ARM_BPU_BP_COMP1_BP_MATCH_Pos))
#define ARM_BPU_BP_COMP1_BP_MATCH_0_Val 0x0u
#define ARM_BPU_BP_COMP1_BP_MATCH_1_Val 0x1u
#define ARM_BPU_BP_COMP1_BP_MATCH_2_Val 0x2u
#define ARM_BPU_BP_COMP1_BP_MATCH_3_Val 0x3u
#define ARM_BPU_BP_COMP1_BP_MATCH_0 (ARM_BPU_BP_COMP1_BP_MATCH_0_Val << ARM_BPU_BP_COMP1_BP_MATCH_Pos)
#define ARM_BPU_BP_COMP1_BP_MATCH_1 (ARM_BPU_BP_COMP1_BP_MATCH_1_Val << ARM_BPU_BP_COMP1_BP_MATCH_Pos)
#define ARM_BPU_BP_COMP1_BP_MATCH_2 (ARM_BPU_BP_COMP1_BP_MATCH_2_Val << ARM_BPU_BP_COMP1_BP_MATCH_Pos)
#define ARM_BPU_BP_COMP1_BP_MATCH_3 (ARM_BPU_BP_COMP1_BP_MATCH_3_Val << ARM_BPU_BP_COMP1_BP_MATCH_Pos)
#define ARM_BPU_BP_COMP1_MASK 0xDFFFFFFDu
#define ARM_BPU_BP_COMP1_Msk 0xDFFFFFFDu



typedef union {
  struct {
    uint32_t ENABLE:1;
    uint32_t :1;
    uint32_t COMP:27;
    uint32_t :1;
    uint32_t BP_MATCH:2;
  } bit;
  uint32_t reg;
} ARM_BPU_BP_COMP2_Type;


#define ARM_BPU_BP_COMP2_OFFSET 0x10
#define ARM_BPU_BP_COMP2_RESETVALUE 0x1FFFFFFFu

#define ARM_BPU_BP_COMP2_ENABLE_Pos 0
#define ARM_BPU_BP_COMP2_ENABLE_Msk (0x1u << ARM_BPU_BP_COMP2_ENABLE_Pos)
#define ARM_BPU_BP_COMP2_ENABLE ARM_BPU_BP_COMP2_ENABLE_Msk
#define ARM_BPU_BP_COMP2_COMP_Pos 2
#define ARM_BPU_BP_COMP2_COMP_Msk (0x7FFFFFFu << ARM_BPU_BP_COMP2_COMP_Pos)
#define ARM_BPU_BP_COMP2_COMP(value) (ARM_BPU_BP_COMP2_COMP_Msk & ((value) << ARM_BPU_BP_COMP2_COMP_Pos))
#define ARM_BPU_BP_COMP2_BP_MATCH_Pos 30
#define ARM_BPU_BP_COMP2_BP_MATCH_Msk (0x3u << ARM_BPU_BP_COMP2_BP_MATCH_Pos)
#define ARM_BPU_BP_COMP2_BP_MATCH(value) (ARM_BPU_BP_COMP2_BP_MATCH_Msk & ((value) << ARM_BPU_BP_COMP2_BP_MATCH_Pos))
#define ARM_BPU_BP_COMP2_BP_MATCH_0_Val 0x0u
#define ARM_BPU_BP_COMP2_BP_MATCH_1_Val 0x1u
#define ARM_BPU_BP_COMP2_BP_MATCH_2_Val 0x2u
#define ARM_BPU_BP_COMP2_BP_MATCH_3_Val 0x3u
#define ARM_BPU_BP_COMP2_BP_MATCH_0 (ARM_BPU_BP_COMP2_BP_MATCH_0_Val << ARM_BPU_BP_COMP2_BP_MATCH_Pos)
#define ARM_BPU_BP_COMP2_BP_MATCH_1 (ARM_BPU_BP_COMP2_BP_MATCH_1_Val << ARM_BPU_BP_COMP2_BP_MATCH_Pos)
#define ARM_BPU_BP_COMP2_BP_MATCH_2 (ARM_BPU_BP_COMP2_BP_MATCH_2_Val << ARM_BPU_BP_COMP2_BP_MATCH_Pos)
#define ARM_BPU_BP_COMP2_BP_MATCH_3 (ARM_BPU_BP_COMP2_BP_MATCH_3_Val << ARM_BPU_BP_COMP2_BP_MATCH_Pos)
#define ARM_BPU_BP_COMP2_MASK 0xDFFFFFFDu
#define ARM_BPU_BP_COMP2_Msk 0xDFFFFFFDu



typedef union {
  struct {
    uint32_t ENABLE:1;
    uint32_t :1;
    uint32_t COMP:27;
    uint32_t :1;
    uint32_t BP_MATCH:2;
  } bit;
  uint32_t reg;
} ARM_BPU_BP_COMP3_Type;


#define ARM_BPU_BP_COMP3_OFFSET 0x14
#define ARM_BPU_BP_COMP3_RESETVALUE 0x1FFFFFFFu

#define ARM_BPU_BP_COMP3_ENABLE_Pos 0
#define ARM_BPU_BP_COMP3_ENABLE_Msk (0x1u << ARM_BPU_BP_COMP3_ENABLE_Pos)
#define ARM_BPU_BP_COMP3_ENABLE ARM_BPU_BP_COMP3_ENABLE_Msk
#define ARM_BPU_BP_COMP3_COMP_Pos 2
#define ARM_BPU_BP_COMP3_COMP_Msk (0x7FFFFFFu << ARM_BPU_BP_COMP3_COMP_Pos)
#define ARM_BPU_BP_COMP3_COMP(value) (ARM_BPU_BP_COMP3_COMP_Msk & ((value) << ARM_BPU_BP_COMP3_COMP_Pos))
#define ARM_BPU_BP_COMP3_BP_MATCH_Pos 30
#define ARM_BPU_BP_COMP3_BP_MATCH_Msk (0x3u << ARM_BPU_BP_COMP3_BP_MATCH_Pos)
#define ARM_BPU_BP_COMP3_BP_MATCH(value) (ARM_BPU_BP_COMP3_BP_MATCH_Msk & ((value) << ARM_BPU_BP_COMP3_BP_MATCH_Pos))
#define ARM_BPU_BP_COMP3_BP_MATCH_0_Val 0x0u
#define ARM_BPU_BP_COMP3_BP_MATCH_1_Val 0x1u
#define ARM_BPU_BP_COMP3_BP_MATCH_2_Val 0x2u
#define ARM_BPU_BP_COMP3_BP_MATCH_3_Val 0x3u
#define ARM_BPU_BP_COMP3_BP_MATCH_0 (ARM_BPU_BP_COMP3_BP_MATCH_0_Val << ARM_BPU_BP_COMP3_BP_MATCH_Pos)
#define ARM_BPU_BP_COMP3_BP_MATCH_1 (ARM_BPU_BP_COMP3_BP_MATCH_1_Val << ARM_BPU_BP_COMP3_BP_MATCH_Pos)
#define ARM_BPU_BP_COMP3_BP_MATCH_2 (ARM_BPU_BP_COMP3_BP_MATCH_2_Val << ARM_BPU_BP_COMP3_BP_MATCH_Pos)
#define ARM_BPU_BP_COMP3_BP_MATCH_3 (ARM_BPU_BP_COMP3_BP_MATCH_3_Val << ARM_BPU_BP_COMP3_BP_MATCH_Pos)
#define ARM_BPU_BP_COMP3_MASK 0xDFFFFFFDu
#define ARM_BPU_BP_COMP3_Msk 0xDFFFFFFDu



typedef union {
  struct {
    uint8_t JEP106_C_CODE:4;
    uint8_t BLOCK_COUNT:4;
  } bit;
  uint8_t reg;
} ARM_BPU_BP_PID4_Type;


#define ARM_BPU_BP_PID4_OFFSET 0xFD0
#define ARM_BPU_BP_PID4_RESETVALUE 0x04u

#define ARM_BPU_BP_PID4_JEP106_C_CODE_Pos 0
#define ARM_BPU_BP_PID4_JEP106_C_CODE_Msk (0xFu << ARM_BPU_BP_PID4_JEP106_C_CODE_Pos)
#define ARM_BPU_BP_PID4_JEP106_C_CODE(value) (ARM_BPU_BP_PID4_JEP106_C_CODE_Msk & ((value) << ARM_BPU_BP_PID4_JEP106_C_CODE_Pos))
#define ARM_BPU_BP_PID4_BLOCK_COUNT_Pos 4
#define ARM_BPU_BP_PID4_BLOCK_COUNT_Msk (0xFu << ARM_BPU_BP_PID4_BLOCK_COUNT_Pos)
#define ARM_BPU_BP_PID4_BLOCK_COUNT(value) (ARM_BPU_BP_PID4_BLOCK_COUNT_Msk & ((value) << ARM_BPU_BP_PID4_BLOCK_COUNT_Pos))
#define ARM_BPU_BP_PID4_MASK 0xFFu
#define ARM_BPU_BP_PID4_Msk 0xFFu



typedef union {
  struct {
    uint8_t PART_NUMBER:8;
  } bit;
  uint8_t reg;
} ARM_BPU_BP_PID0_Type;


#define ARM_BPU_BP_PID0_OFFSET 0xFE0
#define ARM_BPU_BP_PID0_RESETVALUE 0x0Bu

#define ARM_BPU_BP_PID0_PART_NUMBER_Pos 0
#define ARM_BPU_BP_PID0_PART_NUMBER_Msk (0xFFu << ARM_BPU_BP_PID0_PART_NUMBER_Pos)
#define ARM_BPU_BP_PID0_PART_NUMBER(value) (ARM_BPU_BP_PID0_PART_NUMBER_Msk & ((value) << ARM_BPU_BP_PID0_PART_NUMBER_Pos))
#define ARM_BPU_BP_PID0_MASK 0xFFu
#define ARM_BPU_BP_PID0_Msk 0xFFu



typedef union {
  struct {
    uint8_t PART_NUMBER:4;
    uint8_t JEP106_ID_3_0:4;
  } bit;
  uint8_t reg;
} ARM_BPU_BP_PID1_Type;


#define ARM_BPU_BP_PID1_OFFSET 0xFE4
#define ARM_BPU_BP_PID1_RESETVALUE 0xB0u

#define ARM_BPU_BP_PID1_PART_NUMBER_Pos 0
#define ARM_BPU_BP_PID1_PART_NUMBER_Msk (0xFu << ARM_BPU_BP_PID1_PART_NUMBER_Pos)
#define ARM_BPU_BP_PID1_PART_NUMBER(value) (ARM_BPU_BP_PID1_PART_NUMBER_Msk & ((value) << ARM_BPU_BP_PID1_PART_NUMBER_Pos))
#define ARM_BPU_BP_PID1_JEP106_ID_3_0_Pos 4
#define ARM_BPU_BP_PID1_JEP106_ID_3_0_Msk (0xFu << ARM_BPU_BP_PID1_JEP106_ID_3_0_Pos)
#define ARM_BPU_BP_PID1_JEP106_ID_3_0(value) (ARM_BPU_BP_PID1_JEP106_ID_3_0_Msk & ((value) << ARM_BPU_BP_PID1_JEP106_ID_3_0_Pos))
#define ARM_BPU_BP_PID1_MASK 0xFFu
#define ARM_BPU_BP_PID1_Msk 0xFFu



typedef union {
  struct {
    uint8_t JEP106_ID_6_4:3;
    uint8_t JEDEC_USED:1;
    uint8_t REVISION:4;
  } bit;
  uint8_t reg;
} ARM_BPU_BP_PID2_Type;


#define ARM_BPU_BP_PID2_OFFSET 0xFE8
#define ARM_BPU_BP_PID2_RESETVALUE 0x0Bu

#define ARM_BPU_BP_PID2_JEP106_ID_6_4_Pos 0
#define ARM_BPU_BP_PID2_JEP106_ID_6_4_Msk (0x7u << ARM_BPU_BP_PID2_JEP106_ID_6_4_Pos)
#define ARM_BPU_BP_PID2_JEP106_ID_6_4(value) (ARM_BPU_BP_PID2_JEP106_ID_6_4_Msk & ((value) << ARM_BPU_BP_PID2_JEP106_ID_6_4_Pos))
#define ARM_BPU_BP_PID2_JEDEC_USED_Pos 3
#define ARM_BPU_BP_PID2_JEDEC_USED_Msk (0x1u << ARM_BPU_BP_PID2_JEDEC_USED_Pos)
#define ARM_BPU_BP_PID2_JEDEC_USED ARM_BPU_BP_PID2_JEDEC_USED_Msk
#define ARM_BPU_BP_PID2_REVISION_Pos 4
#define ARM_BPU_BP_PID2_REVISION_Msk (0xFu << ARM_BPU_BP_PID2_REVISION_Pos)
#define ARM_BPU_BP_PID2_REVISION(value) (ARM_BPU_BP_PID2_REVISION_Msk & ((value) << ARM_BPU_BP_PID2_REVISION_Pos))
#define ARM_BPU_BP_PID2_MASK 0xFFu
#define ARM_BPU_BP_PID2_Msk 0xFFu



typedef union {
  struct {
    uint8_t CUSTOMER_MOD_NUMBER:4;
    uint8_t ECO_REV_NUMBER:4;
  } bit;
  uint8_t reg;
} ARM_BPU_BP_PID3_Type;


#define ARM_BPU_BP_PID3_OFFSET 0xFEC
#define ARM_BPU_BP_PID3_RESETVALUE 0x00u

#define ARM_BPU_BP_PID3_CUSTOMER_MOD_NUMBER_Pos 0
#define ARM_BPU_BP_PID3_CUSTOMER_MOD_NUMBER_Msk (0xFu << ARM_BPU_BP_PID3_CUSTOMER_MOD_NUMBER_Pos)
#define ARM_BPU_BP_PID3_CUSTOMER_MOD_NUMBER(value) (ARM_BPU_BP_PID3_CUSTOMER_MOD_NUMBER_Msk & ((value) << ARM_BPU_BP_PID3_CUSTOMER_MOD_NUMBER_Pos))
#define ARM_BPU_BP_PID3_ECO_REV_NUMBER_Pos 4
#define ARM_BPU_BP_PID3_ECO_REV_NUMBER_Msk (0xFu << ARM_BPU_BP_PID3_ECO_REV_NUMBER_Pos)
#define ARM_BPU_BP_PID3_ECO_REV_NUMBER(value) (ARM_BPU_BP_PID3_ECO_REV_NUMBER_Msk & ((value) << ARM_BPU_BP_PID3_ECO_REV_NUMBER_Pos))
#define ARM_BPU_BP_PID3_MASK 0xFFu
#define ARM_BPU_BP_PID3_Msk 0xFFu



typedef union {
  struct {
    uint8_t BP_CID0:8;
  } bit;
  uint8_t reg;
} ARM_BPU_BP_CID0_Type;


#define ARM_BPU_BP_CID0_OFFSET 0xFF0
#define ARM_BPU_BP_CID0_RESETVALUE 0x0Du

#define ARM_BPU_BP_CID0_BP_CID0_Pos 0
#define ARM_BPU_BP_CID0_BP_CID0_Msk (0xFFu << ARM_BPU_BP_CID0_BP_CID0_Pos)
#define ARM_BPU_BP_CID0_BP_CID0(value) (ARM_BPU_BP_CID0_BP_CID0_Msk & ((value) << ARM_BPU_BP_CID0_BP_CID0_Pos))
#define ARM_BPU_BP_CID0_MASK 0xFFu
#define ARM_BPU_BP_CID0_Msk 0xFFu



typedef union {
  struct {
    uint8_t BP_CID1:8;
  } bit;
  uint8_t reg;
} ARM_BPU_BP_CID1_Type;


#define ARM_BPU_BP_CID1_OFFSET 0xFF4
#define ARM_BPU_BP_CID1_RESETVALUE 0xE0u

#define ARM_BPU_BP_CID1_BP_CID1_Pos 0
#define ARM_BPU_BP_CID1_BP_CID1_Msk (0xFFu << ARM_BPU_BP_CID1_BP_CID1_Pos)
#define ARM_BPU_BP_CID1_BP_CID1(value) (ARM_BPU_BP_CID1_BP_CID1_Msk & ((value) << ARM_BPU_BP_CID1_BP_CID1_Pos))
#define ARM_BPU_BP_CID1_MASK 0xFFu
#define ARM_BPU_BP_CID1_Msk 0xFFu



typedef union {
  struct {
    uint8_t BP_CID2:8;
  } bit;
  uint8_t reg;
} ARM_BPU_BP_CID2_Type;


#define ARM_BPU_BP_CID2_OFFSET 0xFF8
#define ARM_BPU_BP_CID2_RESETVALUE 0x05u

#define ARM_BPU_BP_CID2_BP_CID2_Pos 0
#define ARM_BPU_BP_CID2_BP_CID2_Msk (0xFFu << ARM_BPU_BP_CID2_BP_CID2_Pos)
#define ARM_BPU_BP_CID2_BP_CID2(value) (ARM_BPU_BP_CID2_BP_CID2_Msk & ((value) << ARM_BPU_BP_CID2_BP_CID2_Pos))
#define ARM_BPU_BP_CID2_MASK 0xFFu
#define ARM_BPU_BP_CID2_Msk 0xFFu



typedef union {
  struct {
    uint8_t BP_CID3:8;
  } bit;
  uint8_t reg;
} ARM_BPU_BP_CID3_Type;


#define ARM_BPU_BP_CID3_OFFSET 0xFFC
#define ARM_BPU_BP_CID3_RESETVALUE 0xB1u

#define ARM_BPU_BP_CID3_BP_CID3_Pos 0
#define ARM_BPU_BP_CID3_BP_CID3_Msk (0xFFu << ARM_BPU_BP_CID3_BP_CID3_Pos)
#define ARM_BPU_BP_CID3_BP_CID3(value) (ARM_BPU_BP_CID3_BP_CID3_Msk & ((value) << ARM_BPU_BP_CID3_BP_CID3_Pos))
#define ARM_BPU_BP_CID3_MASK 0xFFu
#define ARM_BPU_BP_CID3_Msk 0xFFu
# 460 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/arm_bpu.h"
typedef struct {
  volatile ARM_BPU_BP_CTRL_Type BP_CTRL;
       RoReg8 Reserved1[0x7];
  volatile ARM_BPU_BP_COMP0_Type BP_COMP0;
  volatile ARM_BPU_BP_COMP1_Type BP_COMP1;
  volatile ARM_BPU_BP_COMP2_Type BP_COMP2;
  volatile ARM_BPU_BP_COMP3_Type BP_COMP3;
       RoReg8 Reserved2[0xFB8];
  volatile const ARM_BPU_BP_PID4_Type BP_PID4;
       RoReg8 Reserved3[0xF];
  volatile const ARM_BPU_BP_PID0_Type BP_PID0;
       RoReg8 Reserved4[0x3];
  volatile const ARM_BPU_BP_PID1_Type BP_PID1;
       RoReg8 Reserved5[0x3];
  volatile const ARM_BPU_BP_PID2_Type BP_PID2;
       RoReg8 Reserved6[0x3];
  volatile const ARM_BPU_BP_PID3_Type BP_PID3;
       RoReg8 Reserved7[0x3];
  volatile const ARM_BPU_BP_CID0_Type BP_CID0;
       RoReg8 Reserved8[0x3];
  volatile const ARM_BPU_BP_CID1_Type BP_CID1;
       RoReg8 Reserved9[0x3];
  volatile const ARM_BPU_BP_CID2_Type BP_CID2;
       RoReg8 Reserved10[0x3];
  volatile const ARM_BPU_BP_CID3_Type BP_CID3;
} ArmBpu;
# 265 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/arm_dwt.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/arm_dwt.h"
#define _SAMB11_ARM_DWT_COMPONENT_ 
# 58 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/arm_dwt.h"
#define ARM_DWT_ADWT1234 
#define REV_ARM_DWT 0x100



typedef union {
  struct {
    uint32_t :28;
    uint32_t NUMCOMP:4;
  } bit;
  uint32_t reg;
} ARM_DWT_DWT_CTRL_Type;


#define ARM_DWT_DWT_CTRL_OFFSET 0x00
#define ARM_DWT_DWT_CTRL_RESETVALUE 0x00u

#define ARM_DWT_DWT_CTRL_NUMCOMP_Pos 28
#define ARM_DWT_DWT_CTRL_NUMCOMP_Msk (0xFu << ARM_DWT_DWT_CTRL_NUMCOMP_Pos)
#define ARM_DWT_DWT_CTRL_NUMCOMP(value) (ARM_DWT_DWT_CTRL_NUMCOMP_Msk & ((value) << ARM_DWT_DWT_CTRL_NUMCOMP_Pos))
#define ARM_DWT_DWT_CTRL_MASK 0xF0000000u
#define ARM_DWT_DWT_CTRL_Msk 0xF0000000u



typedef union {
  struct {
    uint32_t EIASAMPLE:32;
  } bit;
  uint32_t reg;
} ARM_DWT_DWT_PCSR_Type;


#define ARM_DWT_DWT_PCSR_OFFSET 0x1C
#define ARM_DWT_DWT_PCSR_RESETVALUE 0x00u

#define ARM_DWT_DWT_PCSR_EIASAMPLE_Pos 0
#define ARM_DWT_DWT_PCSR_EIASAMPLE_Msk (0xFFFFFFFFu << ARM_DWT_DWT_PCSR_EIASAMPLE_Pos)
#define ARM_DWT_DWT_PCSR_EIASAMPLE(value) (ARM_DWT_DWT_PCSR_EIASAMPLE_Msk & ((value) << ARM_DWT_DWT_PCSR_EIASAMPLE_Pos))
#define ARM_DWT_DWT_PCSR_MASK 0xFFFFFFFFu
#define ARM_DWT_DWT_PCSR_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t COMP:32;
  } bit;
  uint32_t reg;
} ARM_DWT_DWT_COMP0_Type;


#define ARM_DWT_DWT_COMP0_OFFSET 0x20
#define ARM_DWT_DWT_COMP0_RESETVALUE 0x00u

#define ARM_DWT_DWT_COMP0_COMP_Pos 0
#define ARM_DWT_DWT_COMP0_COMP_Msk (0xFFFFFFFFu << ARM_DWT_DWT_COMP0_COMP_Pos)
#define ARM_DWT_DWT_COMP0_COMP(value) (ARM_DWT_DWT_COMP0_COMP_Msk & ((value) << ARM_DWT_DWT_COMP0_COMP_Pos))
#define ARM_DWT_DWT_COMP0_MASK 0xFFFFFFFFu
#define ARM_DWT_DWT_COMP0_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint8_t MASK_VALUE:5;
    uint8_t :3;
  } bit;
  uint8_t reg;
} ARM_DWT_DWT_MASK0_Type;


#define ARM_DWT_DWT_MASK0_OFFSET 0x24
#define ARM_DWT_DWT_MASK0_RESETVALUE 0x00u

#define ARM_DWT_DWT_MASK0_MASK_VALUE_Pos 0
#define ARM_DWT_DWT_MASK0_MASK_VALUE_Msk (0x1Fu << ARM_DWT_DWT_MASK0_MASK_VALUE_Pos)
#define ARM_DWT_DWT_MASK0_MASK_VALUE(value) (ARM_DWT_DWT_MASK0_MASK_VALUE_Msk & ((value) << ARM_DWT_DWT_MASK0_MASK_VALUE_Pos))
#define ARM_DWT_DWT_MASK0_Msk 0x1Fu



typedef union {
  struct {
    uint32_t FUNCTION:4;
    uint32_t :20;
    uint32_t MATCHED:1;
    uint32_t :7;
  } bit;
  uint32_t reg;
} ARM_DWT_DWT_FUNCTION0_Type;


#define ARM_DWT_DWT_FUNCTION0_OFFSET 0x28
#define ARM_DWT_DWT_FUNCTION0_RESETVALUE 0x00u

#define ARM_DWT_DWT_FUNCTION0_FUNCTION_Pos 0
#define ARM_DWT_DWT_FUNCTION0_FUNCTION_Msk (0xFu << ARM_DWT_DWT_FUNCTION0_FUNCTION_Pos)
#define ARM_DWT_DWT_FUNCTION0_FUNCTION(value) (ARM_DWT_DWT_FUNCTION0_FUNCTION_Msk & ((value) << ARM_DWT_DWT_FUNCTION0_FUNCTION_Pos))
#define ARM_DWT_DWT_FUNCTION0_FUNCTION_0_Val 0x0u
#define ARM_DWT_DWT_FUNCTION0_FUNCTION_4_Val 0x4u
#define ARM_DWT_DWT_FUNCTION0_FUNCTION_5_Val 0x5u
#define ARM_DWT_DWT_FUNCTION0_FUNCTION_6_Val 0x6u
#define ARM_DWT_DWT_FUNCTION0_FUNCTION_7_Val 0x7u
#define ARM_DWT_DWT_FUNCTION0_FUNCTION_0 (ARM_DWT_DWT_FUNCTION0_FUNCTION_0_Val << ARM_DWT_DWT_FUNCTION0_FUNCTION_Pos)
#define ARM_DWT_DWT_FUNCTION0_FUNCTION_4 (ARM_DWT_DWT_FUNCTION0_FUNCTION_4_Val << ARM_DWT_DWT_FUNCTION0_FUNCTION_Pos)
#define ARM_DWT_DWT_FUNCTION0_FUNCTION_5 (ARM_DWT_DWT_FUNCTION0_FUNCTION_5_Val << ARM_DWT_DWT_FUNCTION0_FUNCTION_Pos)
#define ARM_DWT_DWT_FUNCTION0_FUNCTION_6 (ARM_DWT_DWT_FUNCTION0_FUNCTION_6_Val << ARM_DWT_DWT_FUNCTION0_FUNCTION_Pos)
#define ARM_DWT_DWT_FUNCTION0_FUNCTION_7 (ARM_DWT_DWT_FUNCTION0_FUNCTION_7_Val << ARM_DWT_DWT_FUNCTION0_FUNCTION_Pos)
#define ARM_DWT_DWT_FUNCTION0_MATCHED_Pos 24
#define ARM_DWT_DWT_FUNCTION0_MATCHED_Msk (0x1u << ARM_DWT_DWT_FUNCTION0_MATCHED_Pos)
#define ARM_DWT_DWT_FUNCTION0_MATCHED ARM_DWT_DWT_FUNCTION0_MATCHED_Msk
#define ARM_DWT_DWT_FUNCTION0_MASK 0x100000Fu
#define ARM_DWT_DWT_FUNCTION0_Msk 0x100000Fu



typedef union {
  struct {
    uint32_t COMP:32;
  } bit;
  uint32_t reg;
} ARM_DWT_DWT_COMP1_Type;


#define ARM_DWT_DWT_COMP1_OFFSET 0x30
#define ARM_DWT_DWT_COMP1_RESETVALUE 0x00u

#define ARM_DWT_DWT_COMP1_COMP_Pos 0
#define ARM_DWT_DWT_COMP1_COMP_Msk (0xFFFFFFFFu << ARM_DWT_DWT_COMP1_COMP_Pos)
#define ARM_DWT_DWT_COMP1_COMP(value) (ARM_DWT_DWT_COMP1_COMP_Msk & ((value) << ARM_DWT_DWT_COMP1_COMP_Pos))
#define ARM_DWT_DWT_COMP1_MASK 0xFFFFFFFFu
#define ARM_DWT_DWT_COMP1_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint8_t MASK_VALUE:5;
    uint8_t :3;
  } bit;
  uint8_t reg;
} ARM_DWT_DWT_MASK1_Type;


#define ARM_DWT_DWT_MASK1_OFFSET 0x34
#define ARM_DWT_DWT_MASK1_RESETVALUE 0x00u

#define ARM_DWT_DWT_MASK1_MASK_VALUE_Pos 0
#define ARM_DWT_DWT_MASK1_MASK_VALUE_Msk (0x1Fu << ARM_DWT_DWT_MASK1_MASK_VALUE_Pos)
#define ARM_DWT_DWT_MASK1_MASK_VALUE(value) (ARM_DWT_DWT_MASK1_MASK_VALUE_Msk & ((value) << ARM_DWT_DWT_MASK1_MASK_VALUE_Pos))
#define ARM_DWT_DWT_MASK1_Msk 0x1Fu



typedef union {
  struct {
    uint32_t FUNCTION:4;
    uint32_t :20;
    uint32_t MATCHED:1;
    uint32_t :7;
  } bit;
  uint32_t reg;
} ARM_DWT_DWT_FUNCTION1_Type;


#define ARM_DWT_DWT_FUNCTION1_OFFSET 0x38
#define ARM_DWT_DWT_FUNCTION1_RESETVALUE 0x00u

#define ARM_DWT_DWT_FUNCTION1_FUNCTION_Pos 0
#define ARM_DWT_DWT_FUNCTION1_FUNCTION_Msk (0xFu << ARM_DWT_DWT_FUNCTION1_FUNCTION_Pos)
#define ARM_DWT_DWT_FUNCTION1_FUNCTION(value) (ARM_DWT_DWT_FUNCTION1_FUNCTION_Msk & ((value) << ARM_DWT_DWT_FUNCTION1_FUNCTION_Pos))
#define ARM_DWT_DWT_FUNCTION1_FUNCTION_0_Val 0x0u
#define ARM_DWT_DWT_FUNCTION1_FUNCTION_4_Val 0x4u
#define ARM_DWT_DWT_FUNCTION1_FUNCTION_5_Val 0x5u
#define ARM_DWT_DWT_FUNCTION1_FUNCTION_6_Val 0x6u
#define ARM_DWT_DWT_FUNCTION1_FUNCTION_7_Val 0x7u
#define ARM_DWT_DWT_FUNCTION1_FUNCTION_0 (ARM_DWT_DWT_FUNCTION1_FUNCTION_0_Val << ARM_DWT_DWT_FUNCTION1_FUNCTION_Pos)
#define ARM_DWT_DWT_FUNCTION1_FUNCTION_4 (ARM_DWT_DWT_FUNCTION1_FUNCTION_4_Val << ARM_DWT_DWT_FUNCTION1_FUNCTION_Pos)
#define ARM_DWT_DWT_FUNCTION1_FUNCTION_5 (ARM_DWT_DWT_FUNCTION1_FUNCTION_5_Val << ARM_DWT_DWT_FUNCTION1_FUNCTION_Pos)
#define ARM_DWT_DWT_FUNCTION1_FUNCTION_6 (ARM_DWT_DWT_FUNCTION1_FUNCTION_6_Val << ARM_DWT_DWT_FUNCTION1_FUNCTION_Pos)
#define ARM_DWT_DWT_FUNCTION1_FUNCTION_7 (ARM_DWT_DWT_FUNCTION1_FUNCTION_7_Val << ARM_DWT_DWT_FUNCTION1_FUNCTION_Pos)
#define ARM_DWT_DWT_FUNCTION1_MATCHED_Pos 24
#define ARM_DWT_DWT_FUNCTION1_MATCHED_Msk (0x1u << ARM_DWT_DWT_FUNCTION1_MATCHED_Pos)
#define ARM_DWT_DWT_FUNCTION1_MATCHED ARM_DWT_DWT_FUNCTION1_MATCHED_Msk
#define ARM_DWT_DWT_FUNCTION1_MASK 0x100000Fu
#define ARM_DWT_DWT_FUNCTION1_Msk 0x100000Fu



typedef union {
  struct {
    uint8_t JEP106_C_CODE:4;
    uint8_t BLOCK_COUNT:4;
  } bit;
  uint8_t reg;
} ARM_DWT_DWT_PID4_Type;


#define ARM_DWT_DWT_PID4_OFFSET 0xFD0
#define ARM_DWT_DWT_PID4_RESETVALUE 0x04u

#define ARM_DWT_DWT_PID4_JEP106_C_CODE_Pos 0
#define ARM_DWT_DWT_PID4_JEP106_C_CODE_Msk (0xFu << ARM_DWT_DWT_PID4_JEP106_C_CODE_Pos)
#define ARM_DWT_DWT_PID4_JEP106_C_CODE(value) (ARM_DWT_DWT_PID4_JEP106_C_CODE_Msk & ((value) << ARM_DWT_DWT_PID4_JEP106_C_CODE_Pos))
#define ARM_DWT_DWT_PID4_BLOCK_COUNT_Pos 4
#define ARM_DWT_DWT_PID4_BLOCK_COUNT_Msk (0xFu << ARM_DWT_DWT_PID4_BLOCK_COUNT_Pos)
#define ARM_DWT_DWT_PID4_BLOCK_COUNT(value) (ARM_DWT_DWT_PID4_BLOCK_COUNT_Msk & ((value) << ARM_DWT_DWT_PID4_BLOCK_COUNT_Pos))
#define ARM_DWT_DWT_PID4_MASK 0xFFu
#define ARM_DWT_DWT_PID4_Msk 0xFFu



typedef union {
  struct {
    uint8_t PART_NUMBER:8;
  } bit;
  uint8_t reg;
} ARM_DWT_DWT_PID0_Type;


#define ARM_DWT_DWT_PID0_OFFSET 0xFE0
#define ARM_DWT_DWT_PID0_RESETVALUE 0x0Au

#define ARM_DWT_DWT_PID0_PART_NUMBER_Pos 0
#define ARM_DWT_DWT_PID0_PART_NUMBER_Msk (0xFFu << ARM_DWT_DWT_PID0_PART_NUMBER_Pos)
#define ARM_DWT_DWT_PID0_PART_NUMBER(value) (ARM_DWT_DWT_PID0_PART_NUMBER_Msk & ((value) << ARM_DWT_DWT_PID0_PART_NUMBER_Pos))
#define ARM_DWT_DWT_PID0_MASK 0xFFu
#define ARM_DWT_DWT_PID0_Msk 0xFFu



typedef union {
  struct {
    uint8_t PART_NUMBER:4;
    uint8_t JEP106_ID_3_0:4;
  } bit;
  uint8_t reg;
} ARM_DWT_DWT_PID1_Type;


#define ARM_DWT_DWT_PID1_OFFSET 0xFE4
#define ARM_DWT_DWT_PID1_RESETVALUE 0xB0u

#define ARM_DWT_DWT_PID1_PART_NUMBER_Pos 0
#define ARM_DWT_DWT_PID1_PART_NUMBER_Msk (0xFu << ARM_DWT_DWT_PID1_PART_NUMBER_Pos)
#define ARM_DWT_DWT_PID1_PART_NUMBER(value) (ARM_DWT_DWT_PID1_PART_NUMBER_Msk & ((value) << ARM_DWT_DWT_PID1_PART_NUMBER_Pos))
#define ARM_DWT_DWT_PID1_JEP106_ID_3_0_Pos 4
#define ARM_DWT_DWT_PID1_JEP106_ID_3_0_Msk (0xFu << ARM_DWT_DWT_PID1_JEP106_ID_3_0_Pos)
#define ARM_DWT_DWT_PID1_JEP106_ID_3_0(value) (ARM_DWT_DWT_PID1_JEP106_ID_3_0_Msk & ((value) << ARM_DWT_DWT_PID1_JEP106_ID_3_0_Pos))
#define ARM_DWT_DWT_PID1_MASK 0xFFu
#define ARM_DWT_DWT_PID1_Msk 0xFFu



typedef union {
  struct {
    uint8_t JEP106_ID_6_4:3;
    uint8_t JEDEC_USED:1;
    uint8_t REVISION:4;
  } bit;
  uint8_t reg;
} ARM_DWT_DWT_PID2_Type;


#define ARM_DWT_DWT_PID2_OFFSET 0xFE8
#define ARM_DWT_DWT_PID2_RESETVALUE 0x0Bu

#define ARM_DWT_DWT_PID2_JEP106_ID_6_4_Pos 0
#define ARM_DWT_DWT_PID2_JEP106_ID_6_4_Msk (0x7u << ARM_DWT_DWT_PID2_JEP106_ID_6_4_Pos)
#define ARM_DWT_DWT_PID2_JEP106_ID_6_4(value) (ARM_DWT_DWT_PID2_JEP106_ID_6_4_Msk & ((value) << ARM_DWT_DWT_PID2_JEP106_ID_6_4_Pos))
#define ARM_DWT_DWT_PID2_JEDEC_USED_Pos 3
#define ARM_DWT_DWT_PID2_JEDEC_USED_Msk (0x1u << ARM_DWT_DWT_PID2_JEDEC_USED_Pos)
#define ARM_DWT_DWT_PID2_JEDEC_USED ARM_DWT_DWT_PID2_JEDEC_USED_Msk
#define ARM_DWT_DWT_PID2_REVISION_Pos 4
#define ARM_DWT_DWT_PID2_REVISION_Msk (0xFu << ARM_DWT_DWT_PID2_REVISION_Pos)
#define ARM_DWT_DWT_PID2_REVISION(value) (ARM_DWT_DWT_PID2_REVISION_Msk & ((value) << ARM_DWT_DWT_PID2_REVISION_Pos))
#define ARM_DWT_DWT_PID2_MASK 0xFFu
#define ARM_DWT_DWT_PID2_Msk 0xFFu



typedef union {
  struct {
    uint8_t CUSTOMER_MOD_NUMBER:4;
    uint8_t ECO_REV_NUMBER:4;
  } bit;
  uint8_t reg;
} ARM_DWT_DWT_PID3_Type;


#define ARM_DWT_DWT_PID3_OFFSET 0xFEC
#define ARM_DWT_DWT_PID3_RESETVALUE 0x00u

#define ARM_DWT_DWT_PID3_CUSTOMER_MOD_NUMBER_Pos 0
#define ARM_DWT_DWT_PID3_CUSTOMER_MOD_NUMBER_Msk (0xFu << ARM_DWT_DWT_PID3_CUSTOMER_MOD_NUMBER_Pos)
#define ARM_DWT_DWT_PID3_CUSTOMER_MOD_NUMBER(value) (ARM_DWT_DWT_PID3_CUSTOMER_MOD_NUMBER_Msk & ((value) << ARM_DWT_DWT_PID3_CUSTOMER_MOD_NUMBER_Pos))
#define ARM_DWT_DWT_PID3_ECO_REV_NUMBER_Pos 4
#define ARM_DWT_DWT_PID3_ECO_REV_NUMBER_Msk (0xFu << ARM_DWT_DWT_PID3_ECO_REV_NUMBER_Pos)
#define ARM_DWT_DWT_PID3_ECO_REV_NUMBER(value) (ARM_DWT_DWT_PID3_ECO_REV_NUMBER_Msk & ((value) << ARM_DWT_DWT_PID3_ECO_REV_NUMBER_Pos))
#define ARM_DWT_DWT_PID3_MASK 0xFFu
#define ARM_DWT_DWT_PID3_Msk 0xFFu



typedef union {
  struct {
    uint8_t DWT_CID0:8;
  } bit;
  uint8_t reg;
} ARM_DWT_DWT_CID0_Type;


#define ARM_DWT_DWT_CID0_OFFSET 0xFF0
#define ARM_DWT_DWT_CID0_RESETVALUE 0x0Du

#define ARM_DWT_DWT_CID0_DWT_CID0_Pos 0
#define ARM_DWT_DWT_CID0_DWT_CID0_Msk (0xFFu << ARM_DWT_DWT_CID0_DWT_CID0_Pos)
#define ARM_DWT_DWT_CID0_DWT_CID0(value) (ARM_DWT_DWT_CID0_DWT_CID0_Msk & ((value) << ARM_DWT_DWT_CID0_DWT_CID0_Pos))
#define ARM_DWT_DWT_CID0_MASK 0xFFu
#define ARM_DWT_DWT_CID0_Msk 0xFFu



typedef union {
  struct {
    uint8_t DWT_CID1:8;
  } bit;
  uint8_t reg;
} ARM_DWT_DWT_CID1_Type;


#define ARM_DWT_DWT_CID1_OFFSET 0xFF4
#define ARM_DWT_DWT_CID1_RESETVALUE 0xE0u

#define ARM_DWT_DWT_CID1_DWT_CID1_Pos 0
#define ARM_DWT_DWT_CID1_DWT_CID1_Msk (0xFFu << ARM_DWT_DWT_CID1_DWT_CID1_Pos)
#define ARM_DWT_DWT_CID1_DWT_CID1(value) (ARM_DWT_DWT_CID1_DWT_CID1_Msk & ((value) << ARM_DWT_DWT_CID1_DWT_CID1_Pos))
#define ARM_DWT_DWT_CID1_MASK 0xFFu
#define ARM_DWT_DWT_CID1_Msk 0xFFu



typedef union {
  struct {
    uint8_t DWT_CID2:8;
  } bit;
  uint8_t reg;
} ARM_DWT_DWT_CID2_Type;


#define ARM_DWT_DWT_CID2_OFFSET 0xFF8
#define ARM_DWT_DWT_CID2_RESETVALUE 0x05u

#define ARM_DWT_DWT_CID2_DWT_CID2_Pos 0
#define ARM_DWT_DWT_CID2_DWT_CID2_Msk (0xFFu << ARM_DWT_DWT_CID2_DWT_CID2_Pos)
#define ARM_DWT_DWT_CID2_DWT_CID2(value) (ARM_DWT_DWT_CID2_DWT_CID2_Msk & ((value) << ARM_DWT_DWT_CID2_DWT_CID2_Pos))
#define ARM_DWT_DWT_CID2_MASK 0xFFu
#define ARM_DWT_DWT_CID2_Msk 0xFFu



typedef union {
  struct {
    uint8_t DWT_CID3:8;
  } bit;
  uint8_t reg;
} ARM_DWT_DWT_CID3_Type;


#define ARM_DWT_DWT_CID3_OFFSET 0xFFC
#define ARM_DWT_DWT_CID3_RESETVALUE 0xB1u

#define ARM_DWT_DWT_CID3_DWT_CID3_Pos 0
#define ARM_DWT_DWT_CID3_DWT_CID3_Msk (0xFFu << ARM_DWT_DWT_CID3_DWT_CID3_Pos)
#define ARM_DWT_DWT_CID3_DWT_CID3(value) (ARM_DWT_DWT_CID3_DWT_CID3_Msk & ((value) << ARM_DWT_DWT_CID3_DWT_CID3_Pos))
#define ARM_DWT_DWT_CID3_MASK 0xFFu
#define ARM_DWT_DWT_CID3_Msk 0xFFu
# 475 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/arm_dwt.h"
typedef struct {
  volatile const ARM_DWT_DWT_CTRL_Type DWT_CTRL;
       RoReg8 Reserved1[0x18];
  volatile const ARM_DWT_DWT_PCSR_Type DWT_PCSR;
  volatile ARM_DWT_DWT_COMP0_Type DWT_COMP0;
  volatile ARM_DWT_DWT_MASK0_Type DWT_MASK0;
       RoReg8 Reserved2[0x3];
  volatile const ARM_DWT_DWT_FUNCTION0_Type DWT_FUNCTION0;
       RoReg8 Reserved3[0x4];
  volatile ARM_DWT_DWT_COMP1_Type DWT_COMP1;
  volatile ARM_DWT_DWT_MASK1_Type DWT_MASK1;
       RoReg8 Reserved4[0x3];
  volatile const ARM_DWT_DWT_FUNCTION1_Type DWT_FUNCTION1;
       RoReg8 Reserved5[0xF94];
  volatile const ARM_DWT_DWT_PID4_Type DWT_PID4;
       RoReg8 Reserved6[0xF];
  volatile const ARM_DWT_DWT_PID0_Type DWT_PID0;
       RoReg8 Reserved7[0x3];
  volatile const ARM_DWT_DWT_PID1_Type DWT_PID1;
       RoReg8 Reserved8[0x3];
  volatile const ARM_DWT_DWT_PID2_Type DWT_PID2;
       RoReg8 Reserved9[0x3];
  volatile const ARM_DWT_DWT_PID3_Type DWT_PID3;
       RoReg8 Reserved10[0x3];
  volatile const ARM_DWT_DWT_CID0_Type DWT_CID0;
       RoReg8 Reserved11[0x3];
  volatile const ARM_DWT_DWT_CID1_Type DWT_CID1;
       RoReg8 Reserved12[0x3];
  volatile const ARM_DWT_DWT_CID2_Type DWT_CID2;
       RoReg8 Reserved13[0x3];
  volatile const ARM_DWT_DWT_CID3_Type DWT_CID3;
} ArmDwt;
# 266 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/arm_rom.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/arm_rom.h"
#define _SAMB11_ARM_ROM_COMPONENT_ 
# 58 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/arm_rom.h"
#define ARM_ROM_AR1234 
#define REV_ARM_ROM 0x100



typedef union {
  struct {
    uint32_t ROM_SCS:32;
  } bit;
  uint32_t reg;
} ARM_ROM_ROM_SCS_Type;


#define ARM_ROM_ROM_SCS_OFFSET 0x00
#define ARM_ROM_ROM_SCS_RESETVALUE 0xFFF0F003u

#define ARM_ROM_ROM_SCS_ROM_SCS_Pos 0
#define ARM_ROM_ROM_SCS_ROM_SCS_Msk (0xFFFFFFFFu << ARM_ROM_ROM_SCS_ROM_SCS_Pos)
#define ARM_ROM_ROM_SCS_ROM_SCS(value) (ARM_ROM_ROM_SCS_ROM_SCS_Msk & ((value) << ARM_ROM_ROM_SCS_ROM_SCS_Pos))
#define ARM_ROM_ROM_SCS_MASK 0xFFFFFFFFu
#define ARM_ROM_ROM_SCS_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t ROM_DWT:32;
  } bit;
  uint32_t reg;
} ARM_ROM_ROM_DWT_Type;


#define ARM_ROM_ROM_DWT_OFFSET 0x10
#define ARM_ROM_ROM_DWT_RESETVALUE 0xFFF02003u

#define ARM_ROM_ROM_DWT_ROM_DWT_Pos 0
#define ARM_ROM_ROM_DWT_ROM_DWT_Msk (0xFFFFFFFFu << ARM_ROM_ROM_DWT_ROM_DWT_Pos)
#define ARM_ROM_ROM_DWT_ROM_DWT(value) (ARM_ROM_ROM_DWT_ROM_DWT_Msk & ((value) << ARM_ROM_ROM_DWT_ROM_DWT_Pos))
#define ARM_ROM_ROM_DWT_MASK 0xFFFFFFFFu
#define ARM_ROM_ROM_DWT_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t ROM_BPU:32;
  } bit;
  uint32_t reg;
} ARM_ROM_ROM_BPU_Type;


#define ARM_ROM_ROM_BPU_OFFSET 0x20
#define ARM_ROM_ROM_BPU_RESETVALUE 0xFFF03003u

#define ARM_ROM_ROM_BPU_ROM_BPU_Pos 0
#define ARM_ROM_ROM_BPU_ROM_BPU_Msk (0xFFFFFFFFu << ARM_ROM_ROM_BPU_ROM_BPU_Pos)
#define ARM_ROM_ROM_BPU_ROM_BPU(value) (ARM_ROM_ROM_BPU_ROM_BPU_Msk & ((value) << ARM_ROM_ROM_BPU_ROM_BPU_Pos))
#define ARM_ROM_ROM_BPU_MASK 0xFFFFFFFFu
#define ARM_ROM_ROM_BPU_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint32_t ROM_EOT:32;
  } bit;
  uint32_t reg;
} ARM_ROM_ROM_EOT_Type;


#define ARM_ROM_ROM_EOT_OFFSET 0x30
#define ARM_ROM_ROM_EOT_RESETVALUE 0x00u

#define ARM_ROM_ROM_EOT_ROM_EOT_Pos 0
#define ARM_ROM_ROM_EOT_ROM_EOT_Msk (0xFFFFFFFFu << ARM_ROM_ROM_EOT_ROM_EOT_Pos)
#define ARM_ROM_ROM_EOT_ROM_EOT(value) (ARM_ROM_ROM_EOT_ROM_EOT_Msk & ((value) << ARM_ROM_ROM_EOT_ROM_EOT_Pos))
#define ARM_ROM_ROM_EOT_MASK 0xFFFFFFFFu
#define ARM_ROM_ROM_EOT_Msk 0xFFFFFFFFu



typedef union {
  struct {
    uint8_t ROM_CSMT:1;
    uint8_t :7;
  } bit;
  uint8_t reg;
} ARM_ROM_ROM_CSMT_Type;


#define ARM_ROM_ROM_CSMT_OFFSET 0xFCC
#define ARM_ROM_ROM_CSMT_RESETVALUE 0x01u

#define ARM_ROM_ROM_CSMT_ROM_CSMT_Pos 0
#define ARM_ROM_ROM_CSMT_ROM_CSMT_Msk (0x1u << ARM_ROM_ROM_CSMT_ROM_CSMT_Pos)
#define ARM_ROM_ROM_CSMT_ROM_CSMT ARM_ROM_ROM_CSMT_ROM_CSMT_Msk
#define ARM_ROM_ROM_CSMT_MASK 0x01u
#define ARM_ROM_ROM_CSMT_Msk 0x01u



typedef union {
  struct {
    uint8_t JEP106_C_CODE:4;
    uint8_t BLOCK_COUNT:4;
  } bit;
  uint8_t reg;
} ARM_ROM_ROM_PID4_Type;


#define ARM_ROM_ROM_PID4_OFFSET 0xFD0
#define ARM_ROM_ROM_PID4_RESETVALUE 0x04u

#define ARM_ROM_ROM_PID4_JEP106_C_CODE_Pos 0
#define ARM_ROM_ROM_PID4_JEP106_C_CODE_Msk (0xFu << ARM_ROM_ROM_PID4_JEP106_C_CODE_Pos)
#define ARM_ROM_ROM_PID4_JEP106_C_CODE(value) (ARM_ROM_ROM_PID4_JEP106_C_CODE_Msk & ((value) << ARM_ROM_ROM_PID4_JEP106_C_CODE_Pos))
#define ARM_ROM_ROM_PID4_BLOCK_COUNT_Pos 4
#define ARM_ROM_ROM_PID4_BLOCK_COUNT_Msk (0xFu << ARM_ROM_ROM_PID4_BLOCK_COUNT_Pos)
#define ARM_ROM_ROM_PID4_BLOCK_COUNT(value) (ARM_ROM_ROM_PID4_BLOCK_COUNT_Msk & ((value) << ARM_ROM_ROM_PID4_BLOCK_COUNT_Pos))
#define ARM_ROM_ROM_PID4_MASK 0xFFu
#define ARM_ROM_ROM_PID4_Msk 0xFFu



typedef union {
  struct {
    uint8_t PART_NUMBER:8;
  } bit;
  uint8_t reg;
} ARM_ROM_ROM_PID0_Type;


#define ARM_ROM_ROM_PID0_OFFSET 0xFE0
#define ARM_ROM_ROM_PID0_RESETVALUE 0x71u

#define ARM_ROM_ROM_PID0_PART_NUMBER_Pos 0
#define ARM_ROM_ROM_PID0_PART_NUMBER_Msk (0xFFu << ARM_ROM_ROM_PID0_PART_NUMBER_Pos)
#define ARM_ROM_ROM_PID0_PART_NUMBER(value) (ARM_ROM_ROM_PID0_PART_NUMBER_Msk & ((value) << ARM_ROM_ROM_PID0_PART_NUMBER_Pos))
#define ARM_ROM_ROM_PID0_MASK 0xFFu
#define ARM_ROM_ROM_PID0_Msk 0xFFu



typedef union {
  struct {
    uint8_t PART_NUMBER:4;
    uint8_t JEP106_ID_3_0:4;
  } bit;
  uint8_t reg;
} ARM_ROM_ROM_PID1_Type;


#define ARM_ROM_ROM_PID1_OFFSET 0xFE4
#define ARM_ROM_ROM_PID1_RESETVALUE 0xB4u

#define ARM_ROM_ROM_PID1_PART_NUMBER_Pos 0
#define ARM_ROM_ROM_PID1_PART_NUMBER_Msk (0xFu << ARM_ROM_ROM_PID1_PART_NUMBER_Pos)
#define ARM_ROM_ROM_PID1_PART_NUMBER(value) (ARM_ROM_ROM_PID1_PART_NUMBER_Msk & ((value) << ARM_ROM_ROM_PID1_PART_NUMBER_Pos))
#define ARM_ROM_ROM_PID1_JEP106_ID_3_0_Pos 4
#define ARM_ROM_ROM_PID1_JEP106_ID_3_0_Msk (0xFu << ARM_ROM_ROM_PID1_JEP106_ID_3_0_Pos)
#define ARM_ROM_ROM_PID1_JEP106_ID_3_0(value) (ARM_ROM_ROM_PID1_JEP106_ID_3_0_Msk & ((value) << ARM_ROM_ROM_PID1_JEP106_ID_3_0_Pos))
#define ARM_ROM_ROM_PID1_MASK 0xFFu
#define ARM_ROM_ROM_PID1_Msk 0xFFu



typedef union {
  struct {
    uint8_t JEP106_ID_6_4:3;
    uint8_t JEDEC_USED:1;
    uint8_t REVISION:4;
  } bit;
  uint8_t reg;
} ARM_ROM_ROM_PID2_Type;


#define ARM_ROM_ROM_PID2_OFFSET 0xFE8
#define ARM_ROM_ROM_PID2_RESETVALUE 0x0Bu

#define ARM_ROM_ROM_PID2_JEP106_ID_6_4_Pos 0
#define ARM_ROM_ROM_PID2_JEP106_ID_6_4_Msk (0x7u << ARM_ROM_ROM_PID2_JEP106_ID_6_4_Pos)
#define ARM_ROM_ROM_PID2_JEP106_ID_6_4(value) (ARM_ROM_ROM_PID2_JEP106_ID_6_4_Msk & ((value) << ARM_ROM_ROM_PID2_JEP106_ID_6_4_Pos))
#define ARM_ROM_ROM_PID2_JEDEC_USED_Pos 3
#define ARM_ROM_ROM_PID2_JEDEC_USED_Msk (0x1u << ARM_ROM_ROM_PID2_JEDEC_USED_Pos)
#define ARM_ROM_ROM_PID2_JEDEC_USED ARM_ROM_ROM_PID2_JEDEC_USED_Msk
#define ARM_ROM_ROM_PID2_REVISION_Pos 4
#define ARM_ROM_ROM_PID2_REVISION_Msk (0xFu << ARM_ROM_ROM_PID2_REVISION_Pos)
#define ARM_ROM_ROM_PID2_REVISION(value) (ARM_ROM_ROM_PID2_REVISION_Msk & ((value) << ARM_ROM_ROM_PID2_REVISION_Pos))
#define ARM_ROM_ROM_PID2_MASK 0xFFu
#define ARM_ROM_ROM_PID2_Msk 0xFFu



typedef union {
  struct {
    uint8_t CUSTOMER_MOD_NUMBER:4;
    uint8_t ECO_REV_NUMBER:4;
  } bit;
  uint8_t reg;
} ARM_ROM_ROM_PID3_Type;


#define ARM_ROM_ROM_PID3_OFFSET 0xFEC
#define ARM_ROM_ROM_PID3_RESETVALUE 0x00u

#define ARM_ROM_ROM_PID3_CUSTOMER_MOD_NUMBER_Pos 0
#define ARM_ROM_ROM_PID3_CUSTOMER_MOD_NUMBER_Msk (0xFu << ARM_ROM_ROM_PID3_CUSTOMER_MOD_NUMBER_Pos)
#define ARM_ROM_ROM_PID3_CUSTOMER_MOD_NUMBER(value) (ARM_ROM_ROM_PID3_CUSTOMER_MOD_NUMBER_Msk & ((value) << ARM_ROM_ROM_PID3_CUSTOMER_MOD_NUMBER_Pos))
#define ARM_ROM_ROM_PID3_ECO_REV_NUMBER_Pos 4
#define ARM_ROM_ROM_PID3_ECO_REV_NUMBER_Msk (0xFu << ARM_ROM_ROM_PID3_ECO_REV_NUMBER_Pos)
#define ARM_ROM_ROM_PID3_ECO_REV_NUMBER(value) (ARM_ROM_ROM_PID3_ECO_REV_NUMBER_Msk & ((value) << ARM_ROM_ROM_PID3_ECO_REV_NUMBER_Pos))
#define ARM_ROM_ROM_PID3_MASK 0xFFu
#define ARM_ROM_ROM_PID3_Msk 0xFFu



typedef union {
  struct {
    uint8_t ROM_CID0:8;
  } bit;
  uint8_t reg;
} ARM_ROM_ROM_CID0_Type;


#define ARM_ROM_ROM_CID0_OFFSET 0xFF0
#define ARM_ROM_ROM_CID0_RESETVALUE 0x0Du

#define ARM_ROM_ROM_CID0_ROM_CID0_Pos 0
#define ARM_ROM_ROM_CID0_ROM_CID0_Msk (0xFFu << ARM_ROM_ROM_CID0_ROM_CID0_Pos)
#define ARM_ROM_ROM_CID0_ROM_CID0(value) (ARM_ROM_ROM_CID0_ROM_CID0_Msk & ((value) << ARM_ROM_ROM_CID0_ROM_CID0_Pos))
#define ARM_ROM_ROM_CID0_MASK 0xFFu
#define ARM_ROM_ROM_CID0_Msk 0xFFu



typedef union {
  struct {
    uint8_t ROM_CID1:8;
  } bit;
  uint8_t reg;
} ARM_ROM_ROM_CID1_Type;


#define ARM_ROM_ROM_CID1_OFFSET 0xFF4
#define ARM_ROM_ROM_CID1_RESETVALUE 0x10u

#define ARM_ROM_ROM_CID1_ROM_CID1_Pos 0
#define ARM_ROM_ROM_CID1_ROM_CID1_Msk (0xFFu << ARM_ROM_ROM_CID1_ROM_CID1_Pos)
#define ARM_ROM_ROM_CID1_ROM_CID1(value) (ARM_ROM_ROM_CID1_ROM_CID1_Msk & ((value) << ARM_ROM_ROM_CID1_ROM_CID1_Pos))
#define ARM_ROM_ROM_CID1_MASK 0xFFu
#define ARM_ROM_ROM_CID1_Msk 0xFFu



typedef union {
  struct {
    uint8_t ROM_CID2:8;
  } bit;
  uint8_t reg;
} ARM_ROM_ROM_CID2_Type;


#define ARM_ROM_ROM_CID2_OFFSET 0xFF8
#define ARM_ROM_ROM_CID2_RESETVALUE 0x05u

#define ARM_ROM_ROM_CID2_ROM_CID2_Pos 0
#define ARM_ROM_ROM_CID2_ROM_CID2_Msk (0xFFu << ARM_ROM_ROM_CID2_ROM_CID2_Pos)
#define ARM_ROM_ROM_CID2_ROM_CID2(value) (ARM_ROM_ROM_CID2_ROM_CID2_Msk & ((value) << ARM_ROM_ROM_CID2_ROM_CID2_Pos))
#define ARM_ROM_ROM_CID2_MASK 0xFFu
#define ARM_ROM_ROM_CID2_Msk 0xFFu



typedef union {
  struct {
    uint8_t ROM_CID3:8;
  } bit;
  uint8_t reg;
} ARM_ROM_ROM_CID3_Type;


#define ARM_ROM_ROM_CID3_OFFSET 0xFFC
#define ARM_ROM_ROM_CID3_RESETVALUE 0xB1u

#define ARM_ROM_ROM_CID3_ROM_CID3_Pos 0
#define ARM_ROM_ROM_CID3_ROM_CID3_Msk (0xFFu << ARM_ROM_ROM_CID3_ROM_CID3_Pos)
#define ARM_ROM_ROM_CID3_ROM_CID3(value) (ARM_ROM_ROM_CID3_ROM_CID3_Msk & ((value) << ARM_ROM_ROM_CID3_ROM_CID3_Pos))
#define ARM_ROM_ROM_CID3_MASK 0xFFu
#define ARM_ROM_ROM_CID3_Msk 0xFFu
# 383 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/component/arm_rom.h"
typedef struct {
  volatile const ARM_ROM_ROM_SCS_Type ROM_SCS;
       RoReg8 Reserved1[0xC];
  volatile const ARM_ROM_ROM_DWT_Type ROM_DWT;
       RoReg8 Reserved2[0xC];
  volatile const ARM_ROM_ROM_BPU_Type ROM_BPU;
       RoReg8 Reserved3[0xC];
  volatile const ARM_ROM_ROM_EOT_Type ROM_EOT;
       RoReg8 Reserved4[0xF98];
  volatile const ARM_ROM_ROM_CSMT_Type ROM_CSMT;
       RoReg8 Reserved5[0x3];
  volatile const ARM_ROM_ROM_PID4_Type ROM_PID4;
       RoReg8 Reserved6[0xF];
  volatile const ARM_ROM_ROM_PID0_Type ROM_PID0;
       RoReg8 Reserved7[0x3];
  volatile const ARM_ROM_ROM_PID1_Type ROM_PID1;
       RoReg8 Reserved8[0x3];
  volatile const ARM_ROM_ROM_PID2_Type ROM_PID2;
       RoReg8 Reserved9[0x3];
  volatile const ARM_ROM_ROM_PID3_Type ROM_PID3;
       RoReg8 Reserved10[0x3];
  volatile const ARM_ROM_ROM_CID0_Type ROM_CID0;
       RoReg8 Reserved11[0x3];
  volatile const ARM_ROM_ROM_CID1_Type ROM_CID1;
       RoReg8 Reserved12[0x3];
  volatile const ARM_ROM_ROM_CID2_Type ROM_CID2;
       RoReg8 Reserved13[0x3];
  volatile const ARM_ROM_ROM_CID3_Type ROM_CID3;
} ArmRom;
# 267 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2






# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/timer0.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/timer0.h"
#define _SAMB11_TIMER0_INSTANCE_ 
# 69 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/timer0.h"
#define REG_TIMER0_CTRL (*(__IO uint8_t*)0x40000000U)
#define REG_TIMER0_VALUE (*(__IO uint32_t*)0x40000004U)
#define REG_TIMER0_RELOAD (*(__IO uint32_t*)0x40000008U)
#define REG_TIMER0_INTSTATUSCLEAR (*(__IO uint8_t*)0x4000000CU)
#define REG_TIMER0_PID4 (*(__I uint8_t*)0x40000FD0U)
#define REG_TIMER0_PID5 (*(__I uint8_t*)0x40000FD4U)
#define REG_TIMER0_PID6 (*(__I uint8_t*)0x40000FD8U)
#define REG_TIMER0_PID7 (*(__I uint8_t*)0x40000FDCU)
#define REG_TIMER0_PID0 (*(__I uint8_t*)0x40000FE0U)
#define REG_TIMER0_PID1 (*(__I uint8_t*)0x40000FE4U)
#define REG_TIMER0_PID2 (*(__I uint8_t*)0x40000FE8U)
#define REG_TIMER0_PID3 (*(__I uint8_t*)0x40000FECU)
#define REG_TIMER0_CID0 (*(__I uint8_t*)0x40000FF0U)
#define REG_TIMER0_CID1 (*(__I uint8_t*)0x40000FF4U)
#define REG_TIMER0_CID2 (*(__I uint8_t*)0x40000FF8U)
#define REG_TIMER0_CID3 (*(__I uint8_t*)0x40000FFCU)
# 274 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/dualtimer0.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/dualtimer0.h"
#define _SAMB11_DUALTIMER0_INSTANCE_ 
# 81 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/dualtimer0.h"
#define REG_DUALTIMER0_TIMER1LOAD (*(__IO uint32_t*)0x40001000U)
#define REG_DUALTIMER0_TIMER1VALUE (*(__I uint32_t*)0x40001004U)
#define REG_DUALTIMER0_TIMER1CONTROL (*(__IO uint8_t*)0x40001008U)
#define REG_DUALTIMER0_TIMER1INTCLR (*(__O uint8_t*)0x4000100CU)
#define REG_DUALTIMER0_TIMER1RIS (*(__I uint8_t*)0x40001010U)
#define REG_DUALTIMER0_TIMER1MIS (*(__I uint8_t*)0x40001014U)
#define REG_DUALTIMER0_TIMER1BGLOAD (*(__IO uint32_t*)0x40001018U)
#define REG_DUALTIMER0_TIMER2LOAD (*(__IO uint32_t*)0x40001020U)
#define REG_DUALTIMER0_TIMER2VALUE (*(__I uint32_t*)0x40001024U)
#define REG_DUALTIMER0_TIMER2CONTROL (*(__IO uint8_t*)0x40001028U)
#define REG_DUALTIMER0_TIMER2INTCLR (*(__O uint8_t*)0x4000102CU)
#define REG_DUALTIMER0_TIMER2RIS (*(__I uint8_t*)0x40001030U)
#define REG_DUALTIMER0_TIMER2MIS (*(__I uint8_t*)0x40001034U)
#define REG_DUALTIMER0_TIMER2BGLOAD (*(__IO uint32_t*)0x40001038U)
#define REG_DUALTIMER0_TIMERITCR (*(__IO uint8_t*)0x40001F00U)
#define REG_DUALTIMER0_TIMERITOP (*(__O uint8_t*)0x40001F04U)
#define REG_DUALTIMER0_TIMERPERIPHID4 (*(__I uint8_t*)0x40001FD0U)
#define REG_DUALTIMER0_TIMERPERIPHID5 (*(__I uint8_t*)0x40001FD4U)
#define REG_DUALTIMER0_TIMERPERIPHID6 (*(__I uint8_t*)0x40001FD8U)
#define REG_DUALTIMER0_TIMERPERIPHID7 (*(__I uint8_t*)0x40001FDCU)
#define REG_DUALTIMER0_TIMERPERIPHID0 (*(__I uint8_t*)0x40001FE0U)
#define REG_DUALTIMER0_TIMERPERIPHID1 (*(__I uint8_t*)0x40001FE4U)
#define REG_DUALTIMER0_TIMERPERIPHID2 (*(__I uint8_t*)0x40001FE8U)
#define REG_DUALTIMER0_TIMERPERIPHID3 (*(__I uint8_t*)0x40001FECU)
#define REG_DUALTIMER0_TIMERPCELLID0 (*(__I uint8_t*)0x40001FF0U)
#define REG_DUALTIMER0_TIMERPCELLID1 (*(__I uint8_t*)0x40001FF4U)
#define REG_DUALTIMER0_TIMERPCELLID2 (*(__I uint8_t*)0x40001FF8U)
#define REG_DUALTIMER0_TIMERPCELLID3 (*(__I uint8_t*)0x40001FFCU)
# 275 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/prov_dma_ctrl0.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/prov_dma_ctrl0.h"
#define _SAMB11_PROV_DMA_CTRL0_INSTANCE_ 
# 136 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/prov_dma_ctrl0.h"
#define REG_PROV_DMA_CTRL0_CH0_CMD_REG0 (*(__IO uint32_t*)0x40002000U)
#define REG_PROV_DMA_CTRL0_CH0_CMD_REG1 (*(__IO uint32_t*)0x40002004U)
#define REG_PROV_DMA_CTRL0_CH0_CMD_REG2 (*(__IO uint16_t*)0x40002008U)
#define REG_PROV_DMA_CTRL0_CH0_CMD_REG3 (*(__IO uint32_t*)0x4000200CU)
#define REG_PROV_DMA_CTRL0_CH0_STATIC_REG0 (*(__IO uint32_t*)0x40002010U)
#define REG_PROV_DMA_CTRL0_CH0_STATIC_REG1 (*(__IO uint32_t*)0x40002014U)
#define REG_PROV_DMA_CTRL0_CH0_STATIC_REG2 (*(__IO uint32_t*)0x40002018U)
#define REG_PROV_DMA_CTRL0_CH0_STATIC_REG4 (*(__IO uint32_t*)0x40002020U)
#define REG_PROV_DMA_CTRL0_CH0_RESRICT_REG (*(__I uint16_t*)0x4000202CU)
#define REG_PROV_DMA_CTRL0_CH0_FIFO_FULLNESS_REG (*(__I uint32_t*)0x40002038U)
#define REG_PROV_DMA_CTRL0_CH0_CH_ENABLE_REG (*(__IO uint8_t*)0x40002040U)
#define REG_PROV_DMA_CTRL0_CH0_CH_START_REG (*(__O uint8_t*)0x40002044U)
#define REG_PROV_DMA_CTRL0_CH0_CH_ACTIVE_REG (*(__I uint8_t*)0x40002048U)
#define REG_PROV_DMA_CTRL0_CH0_COUNT_REG (*(__I uint32_t*)0x40002050U)
#define REG_PROV_DMA_CTRL0_CH0_INT_RAWSTAT_REG (*(__IO uint8_t*)0x400020A0U)
#define REG_PROV_DMA_CTRL0_CH0_INT_CLEAR_REG (*(__IO uint8_t*)0x400020A4U)
#define REG_PROV_DMA_CTRL0_CH0_INT_ENABLE_REG (*(__IO uint8_t*)0x400020A8U)
#define REG_PROV_DMA_CTRL0_CH0_INT_STATUS_REG (*(__IO uint8_t*)0x400020ACU)
#define REG_PROV_DMA_CTRL0_CH1_CMD_REG0 (*(__IO uint32_t*)0x40002100U)
#define REG_PROV_DMA_CTRL0_CH1_CMD_REG1 (*(__IO uint32_t*)0x40002104U)
#define REG_PROV_DMA_CTRL0_CH1_CMD_REG2 (*(__IO uint16_t*)0x40002108U)
#define REG_PROV_DMA_CTRL0_CH1_CMD_REG3 (*(__IO uint32_t*)0x4000210CU)
#define REG_PROV_DMA_CTRL0_CH1_STATIC_REG0 (*(__IO uint32_t*)0x40002110U)
#define REG_PROV_DMA_CTRL0_CH1_STATIC_REG1 (*(__IO uint32_t*)0x40002114U)
#define REG_PROV_DMA_CTRL0_CH1_STATIC_REG2 (*(__IO uint32_t*)0x40002118U)
#define REG_PROV_DMA_CTRL0_CH1_STATIC_REG4 (*(__IO uint32_t*)0x40002120U)
#define REG_PROV_DMA_CTRL0_CH1_RESRICT_REG (*(__I uint16_t*)0x4000212CU)
#define REG_PROV_DMA_CTRL0_CH1_FIFO_FULLNESS_REG (*(__I uint32_t*)0x40002138U)
#define REG_PROV_DMA_CTRL0_CH1_CH_ENABLE_REG (*(__IO uint8_t*)0x40002140U)
#define REG_PROV_DMA_CTRL0_CH1_CH_START_REG (*(__O uint8_t*)0x40002144U)
#define REG_PROV_DMA_CTRL0_CH1_CH_ACTIVE_REG (*(__I uint8_t*)0x40002148U)
#define REG_PROV_DMA_CTRL0_CH1_COUNT_REG (*(__I uint32_t*)0x40002150U)
#define REG_PROV_DMA_CTRL0_CH1_INT_RAWSTAT_REG (*(__IO uint8_t*)0x400021A0U)
#define REG_PROV_DMA_CTRL0_CH1_INT_CLEAR_REG (*(__IO uint8_t*)0x400021A4U)
#define REG_PROV_DMA_CTRL0_CH1_INT_ENABLE_REG (*(__IO uint8_t*)0x400021A8U)
#define REG_PROV_DMA_CTRL0_CH1_INT_STATUS_REG (*(__IO uint8_t*)0x400021ACU)
#define REG_PROV_DMA_CTRL0_CH2_CMD_REG0 (*(__IO uint32_t*)0x40002200U)
#define REG_PROV_DMA_CTRL0_CH2_CMD_REG1 (*(__IO uint32_t*)0x40002204U)
#define REG_PROV_DMA_CTRL0_CH2_CMD_REG2 (*(__IO uint16_t*)0x40002208U)
#define REG_PROV_DMA_CTRL0_CH2_CMD_REG3 (*(__IO uint32_t*)0x4000220CU)
#define REG_PROV_DMA_CTRL0_CH2_STATIC_REG0 (*(__IO uint32_t*)0x40002210U)
#define REG_PROV_DMA_CTRL0_CH2_STATIC_REG1 (*(__IO uint32_t*)0x40002214U)
#define REG_PROV_DMA_CTRL0_CH2_STATIC_REG2 (*(__IO uint32_t*)0x40002218U)
#define REG_PROV_DMA_CTRL0_CH2_STATIC_REG4 (*(__IO uint32_t*)0x40002220U)
#define REG_PROV_DMA_CTRL0_CH2_RESRICT_REG (*(__I uint16_t*)0x4000222CU)
#define REG_PROV_DMA_CTRL0_CH2_FIFO_FULLNESS_REG (*(__I uint32_t*)0x40002238U)
#define REG_PROV_DMA_CTRL0_CH2_CH_ENABLE_REG (*(__IO uint8_t*)0x40002240U)
#define REG_PROV_DMA_CTRL0_CH2_CH_START_REG (*(__O uint8_t*)0x40002244U)
#define REG_PROV_DMA_CTRL0_CH2_CH_ACTIVE_REG (*(__I uint8_t*)0x40002248U)
#define REG_PROV_DMA_CTRL0_CH2_COUNT_REG (*(__I uint32_t*)0x40002250U)
#define REG_PROV_DMA_CTRL0_CH2_INT_RAWSTAT_REG (*(__IO uint8_t*)0x400022A0U)
#define REG_PROV_DMA_CTRL0_CH2_INT_CLEAR_REG (*(__IO uint8_t*)0x400022A4U)
#define REG_PROV_DMA_CTRL0_CH2_INT_ENABLE_REG (*(__IO uint8_t*)0x400022A8U)
#define REG_PROV_DMA_CTRL0_CH2_INT_STATUS_REG (*(__IO uint8_t*)0x400022ACU)
#define REG_PROV_DMA_CTRL0_CH3_CMD_REG0 (*(__IO uint32_t*)0x40002300U)
#define REG_PROV_DMA_CTRL0_CH3_CMD_REG1 (*(__IO uint32_t*)0x40002304U)
#define REG_PROV_DMA_CTRL0_CH3_CMD_REG2 (*(__IO uint16_t*)0x40002308U)
#define REG_PROV_DMA_CTRL0_CH3_CMD_REG3 (*(__IO uint32_t*)0x4000230CU)
#define REG_PROV_DMA_CTRL0_CH3_STATIC_REG0 (*(__IO uint32_t*)0x40002310U)
#define REG_PROV_DMA_CTRL0_CH3_STATIC_REG1 (*(__IO uint32_t*)0x40002314U)
#define REG_PROV_DMA_CTRL0_CH3_STATIC_REG2 (*(__IO uint32_t*)0x40002318U)
#define REG_PROV_DMA_CTRL0_CH3_STATIC_REG4 (*(__IO uint32_t*)0x40002320U)
#define REG_PROV_DMA_CTRL0_CH3_RESRICT_REG (*(__I uint16_t*)0x4000232CU)
#define REG_PROV_DMA_CTRL0_CH3_FIFO_FULLNESS_REG (*(__I uint32_t*)0x40002338U)
#define REG_PROV_DMA_CTRL0_CH3_CH_ENABLE_REG (*(__IO uint8_t*)0x40002340U)
#define REG_PROV_DMA_CTRL0_CH3_CH_START_REG (*(__O uint8_t*)0x40002344U)
#define REG_PROV_DMA_CTRL0_CH3_CH_ACTIVE_REG (*(__I uint8_t*)0x40002348U)
#define REG_PROV_DMA_CTRL0_CH3_COUNT_REG (*(__I uint32_t*)0x40002350U)
#define REG_PROV_DMA_CTRL0_CH3_INT_RAWSTAT_REG (*(__IO uint8_t*)0x400023A0U)
#define REG_PROV_DMA_CTRL0_CH3_INT_CLEAR_REG (*(__IO uint8_t*)0x400023A4U)
#define REG_PROV_DMA_CTRL0_CH3_INT_ENABLE_REG (*(__IO uint8_t*)0x400023A8U)
#define REG_PROV_DMA_CTRL0_CH3_INT_STATUS_REG (*(__IO uint8_t*)0x400023ACU)
#define REG_PROV_DMA_CTRL0_CORE_INT_STATUS (*(__I uint8_t*)0x40002800U)
#define REG_PROV_DMA_CTRL0_CORE_JOINT_MODE (*(__IO uint8_t*)0x40002830U)
#define REG_PROV_DMA_CTRL0_CORE_PRIORITY (*(__IO uint16_t*)0x40002838U)
#define REG_PROV_DMA_CTRL0_CORE_CLKDIV (*(__IO uint8_t*)0x40002840U)
#define REG_PROV_DMA_CTRL0_CORE_CH_START (*(__O uint8_t*)0x40002848U)
#define REG_PROV_DMA_CTRL0_PERIPH_RX_CTRL (*(__IO uint32_t*)0x40002850U)
#define REG_PROV_DMA_CTRL0_PERIPH_TX_CTRL (*(__IO uint32_t*)0x40002860U)
#define REG_PROV_DMA_CTRL0_CORE_IDLE (*(__I uint8_t*)0x400028D0U)
#define REG_PROV_DMA_CTRL0_USER_DEF_STATUS (*(__I uint32_t*)0x400028E0U)
#define REG_PROV_DMA_CTRL0_CORE_DEF_STATUS0 (*(__I uint32_t*)0x400028F0U)
#define REG_PROV_DMA_CTRL0_CORE_DEF_STATUS1 (*(__I uint16_t*)0x400028F4U)
# 276 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/i2c0.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/i2c0.h"
#define _SAMB11_I2C0_INSTANCE_ 
# 67 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/i2c0.h"
#define REG_I2C0_TRANSMIT_DATA (*(__O uint16_t*)0x40003000U)
#define REG_I2C0_RECEIVE_DATA (*(__I uint8_t*)0x40003004U)
#define REG_I2C0_TRANSMIT_STATUS (*(__I uint8_t*)0x40003008U)
#define REG_I2C0_RECEIVE_STATUS (*(__I uint8_t*)0x4000300CU)
#define REG_I2C0_CLOCK_SOURCE_SELECT (*(__IO uint8_t*)0x40003010U)
#define REG_I2C0_MODULE_ENABLE (*(__IO uint8_t*)0x40003014U)
#define REG_I2C0_CLK_DIVIDER (*(__IO uint16_t*)0x40003018U)
#define REG_I2C0_MASTER_MODE (*(__IO uint8_t*)0x4000301CU)
#define REG_I2C0_ONBUS (*(__IO uint8_t*)0x40003020U)
#define REG_I2C0_SLAVE_ADDRESS (*(__IO uint8_t*)0x40003024U)
#define REG_I2C0_STATUS (*(__I uint8_t*)0x40003028U)
#define REG_I2C0_TX_INTERRUPT_MASK (*(__IO uint8_t*)0x4000302CU)
#define REG_I2C0_RX_INTERRUPT_MASK (*(__IO uint8_t*)0x40003030U)
#define REG_I2C0_FLUSH (*(__O uint8_t*)0x40003034U)
# 277 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/i2c1.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/i2c1.h"
#define _SAMB11_I2C1_INSTANCE_ 
# 67 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/i2c1.h"
#define REG_I2C1_TRANSMIT_DATA (*(__O uint16_t*)0x40003400U)
#define REG_I2C1_RECEIVE_DATA (*(__I uint8_t*)0x40003404U)
#define REG_I2C1_TRANSMIT_STATUS (*(__I uint8_t*)0x40003408U)
#define REG_I2C1_RECEIVE_STATUS (*(__I uint8_t*)0x4000340CU)
#define REG_I2C1_CLOCK_SOURCE_SELECT (*(__IO uint8_t*)0x40003410U)
#define REG_I2C1_MODULE_ENABLE (*(__IO uint8_t*)0x40003414U)
#define REG_I2C1_CLK_DIVIDER (*(__IO uint16_t*)0x40003418U)
#define REG_I2C1_MASTER_MODE (*(__IO uint8_t*)0x4000341CU)
#define REG_I2C1_ONBUS (*(__IO uint8_t*)0x40003420U)
#define REG_I2C1_SLAVE_ADDRESS (*(__IO uint8_t*)0x40003424U)
#define REG_I2C1_STATUS (*(__I uint8_t*)0x40003428U)
#define REG_I2C1_TX_INTERRUPT_MASK (*(__IO uint8_t*)0x4000342CU)
#define REG_I2C1_RX_INTERRUPT_MASK (*(__IO uint8_t*)0x40003430U)
#define REG_I2C1_FLUSH (*(__O uint8_t*)0x40003434U)
# 278 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/uart0.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/uart0.h"
#define _SAMB11_UART0_INSTANCE_ 
# 63 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/uart0.h"
#define REG_UART0_TRANSMIT_DATA (*(__O uint8_t*)0x40004000U)
#define REG_UART0_TRANSMIT_STATUS (*(__I uint8_t*)0x40004004U)
#define REG_UART0_TX_INTERRUPT_MASK (*(__IO uint8_t*)0x40004008U)
#define REG_UART0_RECEIVE_DATA (*(__I uint8_t*)0x40004010U)
#define REG_UART0_RECEIVE_STATUS (*(__I uint8_t*)0x40004014U)
#define REG_UART0_RX_INTERRUPT_MASK (*(__IO uint8_t*)0x40004018U)
#define REG_UART0_RECEIVE_TIMEOUT (*(__IO uint8_t*)0x4000401CU)
#define REG_UART0_CONFIGURATION (*(__IO uint8_t*)0x40004020U)
#define REG_UART0_BAUD_RATE (*(__IO uint16_t*)0x40004024U)
#define REG_UART0_CLOCK_SOURCE (*(__IO uint8_t*)0x40004028U)
# 279 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/uart1.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/uart1.h"
#define _SAMB11_UART1_INSTANCE_ 
# 63 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/uart1.h"
#define REG_UART1_TRANSMIT_DATA (*(__O uint8_t*)0x40005000U)
#define REG_UART1_TRANSMIT_STATUS (*(__I uint8_t*)0x40005004U)
#define REG_UART1_TX_INTERRUPT_MASK (*(__IO uint8_t*)0x40005008U)
#define REG_UART1_RECEIVE_DATA (*(__I uint8_t*)0x40005010U)
#define REG_UART1_RECEIVE_STATUS (*(__I uint8_t*)0x40005014U)
#define REG_UART1_RX_INTERRUPT_MASK (*(__IO uint8_t*)0x40005018U)
#define REG_UART1_RECEIVE_TIMEOUT (*(__IO uint8_t*)0x4000501CU)
#define REG_UART1_CONFIGURATION (*(__IO uint8_t*)0x40005020U)
#define REG_UART1_BAUD_RATE (*(__IO uint16_t*)0x40005024U)
#define REG_UART1_CLOCK_SOURCE (*(__IO uint8_t*)0x40005028U)
# 280 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/spi0.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/spi0.h"
#define _SAMB11_SPI0_INSTANCE_ 
# 66 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/spi0.h"
#define REG_SPI0_TRANSMIT_DATA (*(__O uint8_t*)0x40006000U)
#define REG_SPI0_RECEIVE_DATA (*(__I uint8_t*)0x40006004U)
#define REG_SPI0_TRANSMIT_STATUS (*(__I uint8_t*)0x40006008U)
#define REG_SPI0_RECEIVE_STATUS (*(__I uint8_t*)0x4000600CU)
#define REG_SPI0_CLOCK_SOURCE_SELECT (*(__IO uint8_t*)0x40006010U)
#define REG_SPI0_CLK_DIVIDER (*(__IO uint16_t*)0x40006014U)
#define REG_SPI0_MODULE_ENABLE (*(__IO uint8_t*)0x40006018U)
#define REG_SPI0_MASTER_MODE (*(__IO uint8_t*)0x4000601CU)
#define REG_SPI0_FAULT_ENABLE (*(__IO uint8_t*)0x40006020U)
#define REG_SPI0_CONFIGURATION (*(__IO uint8_t*)0x40006024U)
#define REG_SPI0_BUS_STATUS (*(__I uint8_t*)0x40006028U)
#define REG_SPI0_TX_INTERRUPT_MASK (*(__IO uint8_t*)0x4000602CU)
#define REG_SPI0_RX_INTERRUPT_MASK (*(__IO uint8_t*)0x40006030U)
# 281 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/spi1.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/spi1.h"
#define _SAMB11_SPI1_INSTANCE_ 
# 66 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/spi1.h"
#define REG_SPI1_TRANSMIT_DATA (*(__O uint8_t*)0x40007000U)
#define REG_SPI1_RECEIVE_DATA (*(__I uint8_t*)0x40007004U)
#define REG_SPI1_TRANSMIT_STATUS (*(__I uint8_t*)0x40007008U)
#define REG_SPI1_RECEIVE_STATUS (*(__I uint8_t*)0x4000700CU)
#define REG_SPI1_CLOCK_SOURCE_SELECT (*(__IO uint8_t*)0x40007010U)
#define REG_SPI1_CLK_DIVIDER (*(__IO uint16_t*)0x40007014U)
#define REG_SPI1_MODULE_ENABLE (*(__IO uint8_t*)0x40007018U)
#define REG_SPI1_MASTER_MODE (*(__IO uint8_t*)0x4000701CU)
#define REG_SPI1_FAULT_ENABLE (*(__IO uint8_t*)0x40007020U)
#define REG_SPI1_CONFIGURATION (*(__IO uint8_t*)0x40007024U)
#define REG_SPI1_BUS_STATUS (*(__I uint8_t*)0x40007028U)
#define REG_SPI1_TX_INTERRUPT_MASK (*(__IO uint8_t*)0x4000702CU)
#define REG_SPI1_RX_INTERRUPT_MASK (*(__IO uint8_t*)0x40007030U)
# 282 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/wdt0.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/wdt0.h"
#define _SAMB11_WDT0_INSTANCE_ 
# 74 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/wdt0.h"
#define REG_WDT0_WDOGLOAD (*(__IO uint32_t*)0x40008000U)
#define REG_WDT0_WDOGVALUE (*(__I uint32_t*)0x40008004U)
#define REG_WDT0_WDOGCONTROL (*(__IO uint8_t*)0x40008008U)
#define REG_WDT0_WDOGINTCLR (*(__O uint8_t*)0x4000800CU)
#define REG_WDT0_WDOGRIS (*(__I uint8_t*)0x40008010U)
#define REG_WDT0_WDOGMIS (*(__I uint8_t*)0x40008014U)
#define REG_WDT0_WDOGLOCK (*(__IO uint32_t*)0x40008C00U)
#define REG_WDT0_WDOGITCR (*(__IO uint8_t*)0x40008F00U)
#define REG_WDT0_WDOGITOP (*(__IO uint8_t*)0x40008F04U)
#define REG_WDT0_WDOGPERIPHID4 (*(__I uint8_t*)0x40008FD0U)
#define REG_WDT0_WDOGPERIPHID5 (*(__I uint8_t*)0x40008FD4U)
#define REG_WDT0_WDOGPERIPHID6 (*(__I uint8_t*)0x40008FD8U)
#define REG_WDT0_WDOGPERIPHID7 (*(__I uint8_t*)0x40008FDCU)
#define REG_WDT0_WDOGPERIPHID0 (*(__I uint8_t*)0x40008FE0U)
#define REG_WDT0_WDOGPERIPHID1 (*(__I uint8_t*)0x40008FE4U)
#define REG_WDT0_WDOGPERIPHID2 (*(__I uint8_t*)0x40008FE8U)
#define REG_WDT0_WDOGPERIPHID3 (*(__I uint8_t*)0x40008FECU)
#define REG_WDT0_WDOGPCELLID0 (*(__I uint8_t*)0x40008FF0U)
#define REG_WDT0_WDOGPCELLID1 (*(__I uint8_t*)0x40008FF4U)
#define REG_WDT0_WDOGPCELLID2 (*(__I uint8_t*)0x40008FF8U)
#define REG_WDT0_WDOGPCELLID3 (*(__I uint8_t*)0x40008FFCU)
# 283 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/wdt1.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/wdt1.h"
#define _SAMB11_WDT1_INSTANCE_ 
# 74 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/wdt1.h"
#define REG_WDT1_WDOGLOAD (*(__IO uint32_t*)0x40009000U)
#define REG_WDT1_WDOGVALUE (*(__I uint32_t*)0x40009004U)
#define REG_WDT1_WDOGCONTROL (*(__IO uint8_t*)0x40009008U)
#define REG_WDT1_WDOGINTCLR (*(__O uint8_t*)0x4000900CU)
#define REG_WDT1_WDOGRIS (*(__I uint8_t*)0x40009010U)
#define REG_WDT1_WDOGMIS (*(__I uint8_t*)0x40009014U)
#define REG_WDT1_WDOGLOCK (*(__IO uint32_t*)0x40009C00U)
#define REG_WDT1_WDOGITCR (*(__IO uint8_t*)0x40009F00U)
#define REG_WDT1_WDOGITOP (*(__IO uint8_t*)0x40009F04U)
#define REG_WDT1_WDOGPERIPHID4 (*(__I uint8_t*)0x40009FD0U)
#define REG_WDT1_WDOGPERIPHID5 (*(__I uint8_t*)0x40009FD4U)
#define REG_WDT1_WDOGPERIPHID6 (*(__I uint8_t*)0x40009FD8U)
#define REG_WDT1_WDOGPERIPHID7 (*(__I uint8_t*)0x40009FDCU)
#define REG_WDT1_WDOGPERIPHID0 (*(__I uint8_t*)0x40009FE0U)
#define REG_WDT1_WDOGPERIPHID1 (*(__I uint8_t*)0x40009FE4U)
#define REG_WDT1_WDOGPERIPHID2 (*(__I uint8_t*)0x40009FE8U)
#define REG_WDT1_WDOGPERIPHID3 (*(__I uint8_t*)0x40009FECU)
#define REG_WDT1_WDOGPCELLID0 (*(__I uint8_t*)0x40009FF0U)
#define REG_WDT1_WDOGPCELLID1 (*(__I uint8_t*)0x40009FF4U)
#define REG_WDT1_WDOGPCELLID2 (*(__I uint8_t*)0x40009FF8U)
#define REG_WDT1_WDOGPCELLID3 (*(__I uint8_t*)0x40009FFCU)
# 284 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/efuse_misc_regs0.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/efuse_misc_regs0.h"
#define _SAMB11_EFUSE_MISC_REGS0_INSTANCE_ 
# 109 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/efuse_misc_regs0.h"
#define REG_EFUSE_MISC_REGS0_EFUSE_GLOBAL_RESET (*(__IO uint8_t*)0x4000A000U)
#define REG_EFUSE_MISC_REGS0_EFUSE_1_CONTROL (*(__IO uint32_t*)0x4000A004U)
#define REG_EFUSE_MISC_REGS0_EFUSE_2_CONTROL (*(__IO uint32_t*)0x4000A008U)
#define REG_EFUSE_MISC_REGS0_EFUSE_3_CONTROL (*(__IO uint32_t*)0x4000A00CU)
#define REG_EFUSE_MISC_REGS0_EFUSE_4_CONTROL (*(__IO uint32_t*)0x4000A010U)
#define REG_EFUSE_MISC_REGS0_EFUSE_5_CONTROL (*(__IO uint32_t*)0x4000A014U)
#define REG_EFUSE_MISC_REGS0_EFUSE_6_CONTROL (*(__IO uint32_t*)0x4000A018U)
#define REG_EFUSE_MISC_REGS0_EFUSE_1_PROG_0 (*(__IO uint32_t*)0x4000A01CU)
#define REG_EFUSE_MISC_REGS0_EFUSE_1_PROG_1 (*(__IO uint32_t*)0x4000A020U)
#define REG_EFUSE_MISC_REGS0_EFUSE_1_PROG_2 (*(__IO uint32_t*)0x4000A024U)
#define REG_EFUSE_MISC_REGS0_EFUSE_1_PROG_3 (*(__IO uint32_t*)0x4000A028U)
#define REG_EFUSE_MISC_REGS0_EFUSE_1_STATUS_0 (*(__I uint32_t*)0x4000A02CU)
#define REG_EFUSE_MISC_REGS0_EFUSE_1_STATUS_1 (*(__I uint32_t*)0x4000A030U)
#define REG_EFUSE_MISC_REGS0_EFUSE_1_STATUS_2 (*(__I uint32_t*)0x4000A034U)
#define REG_EFUSE_MISC_REGS0_EFUSE_1_STATUS_3 (*(__I uint32_t*)0x4000A038U)
#define REG_EFUSE_MISC_REGS0_EFUSE_2_PROG_0 (*(__IO uint32_t*)0x4000A03CU)
#define REG_EFUSE_MISC_REGS0_EFUSE_2_PROG_1 (*(__IO uint32_t*)0x4000A040U)
#define REG_EFUSE_MISC_REGS0_EFUSE_2_PROG_2 (*(__IO uint32_t*)0x4000A044U)
#define REG_EFUSE_MISC_REGS0_EFUSE_2_PROG_3 (*(__IO uint32_t*)0x4000A048U)
#define REG_EFUSE_MISC_REGS0_EFUSE_2_STATUS_0 (*(__I uint32_t*)0x4000A04CU)
#define REG_EFUSE_MISC_REGS0_EFUSE_2_STATUS_1 (*(__I uint32_t*)0x4000A050U)
#define REG_EFUSE_MISC_REGS0_EFUSE_2_STATUS_2 (*(__I uint32_t*)0x4000A054U)
#define REG_EFUSE_MISC_REGS0_EFUSE_2_STATUS_3 (*(__I uint32_t*)0x4000A058U)
#define REG_EFUSE_MISC_REGS0_EFUSE_3_PROG_0 (*(__IO uint32_t*)0x4000A05CU)
#define REG_EFUSE_MISC_REGS0_EFUSE_3_PROG_1 (*(__IO uint32_t*)0x4000A060U)
#define REG_EFUSE_MISC_REGS0_EFUSE_3_PROG_2 (*(__IO uint32_t*)0x4000A064U)
#define REG_EFUSE_MISC_REGS0_EFUSE_3_PROG_3 (*(__IO uint32_t*)0x4000A068U)
#define REG_EFUSE_MISC_REGS0_EFUSE_3_STATUS_0 (*(__I uint32_t*)0x4000A06CU)
#define REG_EFUSE_MISC_REGS0_EFUSE_3_STATUS_1 (*(__I uint32_t*)0x4000A070U)
#define REG_EFUSE_MISC_REGS0_EFUSE_3_STATUS_2 (*(__I uint32_t*)0x4000A074U)
#define REG_EFUSE_MISC_REGS0_EFUSE_3_STATUS_3 (*(__I uint32_t*)0x4000A078U)
#define REG_EFUSE_MISC_REGS0_EFUSE_4_PROG_0 (*(__IO uint32_t*)0x4000A07CU)
#define REG_EFUSE_MISC_REGS0_EFUSE_4_PROG_1 (*(__IO uint32_t*)0x4000A080U)
#define REG_EFUSE_MISC_REGS0_EFUSE_4_PROG_2 (*(__IO uint32_t*)0x4000A084U)
#define REG_EFUSE_MISC_REGS0_EFUSE_4_PROG_3 (*(__IO uint32_t*)0x4000A088U)
#define REG_EFUSE_MISC_REGS0_EFUSE_4_STATUS_0 (*(__I uint32_t*)0x4000A08CU)
#define REG_EFUSE_MISC_REGS0_EFUSE_4_STATUS_1 (*(__I uint32_t*)0x4000A090U)
#define REG_EFUSE_MISC_REGS0_EFUSE_4_STATUS_2 (*(__I uint32_t*)0x4000A094U)
#define REG_EFUSE_MISC_REGS0_EFUSE_4_STATUS_3 (*(__I uint32_t*)0x4000A098U)
#define REG_EFUSE_MISC_REGS0_EFUSE_5_PROG_0 (*(__IO uint32_t*)0x4000A09CU)
#define REG_EFUSE_MISC_REGS0_EFUSE_5_PROG_1 (*(__IO uint32_t*)0x4000A0A0U)
#define REG_EFUSE_MISC_REGS0_EFUSE_5_PROG_2 (*(__IO uint32_t*)0x4000A0A4U)
#define REG_EFUSE_MISC_REGS0_EFUSE_5_PROG_3 (*(__IO uint32_t*)0x4000A0A8U)
#define REG_EFUSE_MISC_REGS0_EFUSE_5_STATUS_0 (*(__I uint32_t*)0x4000A0ACU)
#define REG_EFUSE_MISC_REGS0_EFUSE_5_STATUS_1 (*(__I uint32_t*)0x4000A0B0U)
#define REG_EFUSE_MISC_REGS0_EFUSE_5_STATUS_2 (*(__I uint32_t*)0x4000A0B4U)
#define REG_EFUSE_MISC_REGS0_EFUSE_5_STATUS_3 (*(__I uint32_t*)0x4000A0B8U)
#define REG_EFUSE_MISC_REGS0_EFUSE_6_PROG_0 (*(__IO uint32_t*)0x4000A0BCU)
#define REG_EFUSE_MISC_REGS0_EFUSE_6_PROG_1 (*(__IO uint32_t*)0x4000A0C0U)
#define REG_EFUSE_MISC_REGS0_EFUSE_6_PROG_2 (*(__IO uint32_t*)0x4000A0C4U)
#define REG_EFUSE_MISC_REGS0_EFUSE_6_PROG_3 (*(__IO uint32_t*)0x4000A0C8U)
#define REG_EFUSE_MISC_REGS0_EFUSE_6_STATUS_0 (*(__I uint32_t*)0x4000A0CCU)
#define REG_EFUSE_MISC_REGS0_EFUSE_6_STATUS_1 (*(__I uint32_t*)0x4000A0D0U)
#define REG_EFUSE_MISC_REGS0_EFUSE_6_STATUS_2 (*(__I uint32_t*)0x4000A0D4U)
#define REG_EFUSE_MISC_REGS0_EFUSE_6_STATUS_3 (*(__I uint32_t*)0x4000A0D8U)
#define REG_EFUSE_MISC_REGS0_EFUSE_MISC_CTRL (*(__I uint8_t*)0x4000A0DCU)
# 285 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/lpmcu_misc_regs0.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/lpmcu_misc_regs0.h"
#define _SAMB11_LPMCU_MISC_REGS0_INSTANCE_ 
# 165 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/lpmcu_misc_regs0.h"
#define REG_LPMCU_MISC_REGS0_LPMCU_CHIP_ID (*(__I uint32_t*)0x4000B000U)
#define REG_LPMCU_MISC_REGS0_LPMCU_GLOBAL_RESET_0 (*(__IO uint32_t*)0x4000B004U)
#define REG_LPMCU_MISC_REGS0_LPMCU_GLOBAL_RESET_1 (*(__IO uint16_t*)0x4000B008U)
#define REG_LPMCU_MISC_REGS0_LPMCU_CLOCK_ENABLES_0 (*(__IO uint32_t*)0x4000B00CU)
#define REG_LPMCU_MISC_REGS0_LPMCU_CLOCK_ENABLES_1 (*(__IO uint32_t*)0x4000B010U)
#define REG_LPMCU_MISC_REGS0_BTMCU_CTRL (*(__IO uint8_t*)0x4000B014U)
#define REG_LPMCU_MISC_REGS0_LPMCU_CTRL (*(__IO uint32_t*)0x4000B018U)
#define REG_LPMCU_MISC_REGS0_LPMCU_MBIST (*(__IO uint8_t*)0x4000B01CU)
#define REG_LPMCU_MISC_REGS0_BLE_CTRL (*(__IO uint8_t*)0x4000B020U)
#define REG_LPMCU_MISC_REGS0_MBIST_CTRL (*(__IO uint32_t*)0x4000B024U)
#define REG_LPMCU_MISC_REGS0_MBIST_STATUS (*(__I uint32_t*)0x4000B028U)
#define REG_LPMCU_MISC_REGS0_MBIST_SRAM_ALG_SEL (*(__IO uint16_t*)0x4000B02CU)
#define REG_LPMCU_MISC_REGS0_MBIST_BG (*(__IO uint32_t*)0x4000B030U)
#define REG_LPMCU_MISC_REGS0_TEST_BUS_CTRL (*(__IO uint8_t*)0x4000B038U)
#define REG_LPMCU_MISC_REGS0_WP3_MISR_DATAOUT (*(__I uint32_t*)0x4000B03CU)
#define REG_LPMCU_MISC_REGS0_INVERT_OUTPUT_CTRL (*(__IO uint32_t*)0x4000B040U)
#define REG_LPMCU_MISC_REGS0_PINMUX_SEL_0 (*(__IO uint32_t*)0x4000B044U)
#define REG_LPMCU_MISC_REGS0_PINMUX_SEL_1 (*(__IO uint32_t*)0x4000B048U)
#define REG_LPMCU_MISC_REGS0_PINMUX_SEL_2 (*(__IO uint32_t*)0x4000B04CU)
#define REG_LPMCU_MISC_REGS0_PULL_ENABLE (*(__IO uint32_t*)0x4000B050U)
#define REG_LPMCU_MISC_REGS0_RTYPE_PAD_0 (*(__IO uint32_t*)0x4000B054U)
#define REG_LPMCU_MISC_REGS0_PINMUX_SEL_3 (*(__IO uint32_t*)0x4000B068U)
#define REG_LPMCU_MISC_REGS0_ISHAPE_PAD_3 (*(__IO uint32_t*)0x4000B06CU)
#define REG_LPMCU_MISC_REGS0_LPMCU_CTRL_2 (*(__IO uint8_t*)0x4000B090U)
#define REG_LPMCU_MISC_REGS0_SPIFLASH_VDDIO_CTRL (*(__IO uint8_t*)0x4000B0A0U)
#define REG_LPMCU_MISC_REGS0_SPIFLASH_BYPASS (*(__IO uint8_t*)0x4000B0A4U)
#define REG_LPMCU_MISC_REGS0_IRQ_MUX_IO_SEL_0 (*(__IO uint32_t*)0x4000B0C0U)
#define REG_LPMCU_MISC_REGS0_IRQ_MUX_IO_SEL_1 (*(__IO uint32_t*)0x4000B0C4U)
#define REG_LPMCU_MISC_REGS0_IRQ_MUX_IO_SEL_2 (*(__IO uint32_t*)0x4000B0C8U)
#define REG_LPMCU_MISC_REGS0_IRQ_MUX_IO_SEL_3 (*(__IO uint32_t*)0x4000B0CCU)
#define REG_LPMCU_MISC_REGS0_IRQ_MUX_IO_SEL_4 (*(__IO uint32_t*)0x4000B0D0U)
#define REG_LPMCU_MISC_REGS0_IRQ_MUX_IO_SEL_5 (*(__IO uint8_t*)0x4000B0D4U)
#define REG_LPMCU_MISC_REGS0_PWM0_CTRL (*(__IO uint32_t*)0x4000B160U)
#define REG_LPMCU_MISC_REGS0_PWM1_CTRL (*(__IO uint32_t*)0x4000B164U)
#define REG_LPMCU_MISC_REGS0_PWM2_CTRL (*(__IO uint32_t*)0x4000B168U)
#define REG_LPMCU_MISC_REGS0_PWM3_CTRL (*(__IO uint32_t*)0x4000B16CU)
#define REG_LPMCU_MISC_REGS0_MBIST_DUAL_STATUS (*(__I uint32_t*)0x4000B170U)
#define REG_LPMCU_MISC_REGS0_DUALTIMER0_CTRL (*(__IO uint8_t*)0x4000B188U)
#define REG_LPMCU_MISC_REGS0_ARM_SLEEP_WAKEUP_CTRL (*(__IO uint32_t*)0x4000B190U)
#define REG_LPMCU_MISC_REGS0_MEGA_MUX_IO_SEL_0 (*(__IO uint32_t*)0x4000B1A0U)
#define REG_LPMCU_MISC_REGS0_MEGA_MUX_IO_SEL_1 (*(__IO uint32_t*)0x4000B1A4U)
#define REG_LPMCU_MISC_REGS0_MEGA_MUX_IO_SEL_2 (*(__IO uint32_t*)0x4000B1A8U)
#define REG_LPMCU_MISC_REGS0_MEGA_MUX_IO_SEL_3 (*(__IO uint32_t*)0x4000B1ACU)
#define REG_LPMCU_MISC_REGS0_MEGA_MUX_IO_SEL_4 (*(__IO uint32_t*)0x4000B1B0U)
#define REG_LPMCU_MISC_REGS0_MEGA_MUX_IO_SEL_5 (*(__IO uint32_t*)0x4000B1B4U)
#define REG_LPMCU_MISC_REGS0_SENS_ADC_CLK_CTRL (*(__IO uint32_t*)0x4000B1C0U)
#define REG_LPMCU_MISC_REGS0_SENS_ADC_RAW_STATUS (*(__I uint32_t*)0x4000B1C4U)
#define REG_LPMCU_MISC_REGS0_SENS_ADC_CH0_DATA (*(__I uint16_t*)0x4000B1C8U)
#define REG_LPMCU_MISC_REGS0_SENS_ADC_CH1_DATA (*(__I uint16_t*)0x4000B1CCU)
#define REG_LPMCU_MISC_REGS0_SENS_ADC_CH2_DATA (*(__I uint16_t*)0x4000B1D0U)
#define REG_LPMCU_MISC_REGS0_SENS_ADC_CH3_DATA (*(__I uint16_t*)0x4000B1D4U)
#define REG_LPMCU_MISC_REGS0_IRQ_CTRL (*(__IO uint16_t*)0x4000B1E8U)
#define REG_LPMCU_MISC_REGS0_IRQ_STS (*(__I uint8_t*)0x4000B1ECU)
#define REG_LPMCU_MISC_REGS0_MSEMI_MEM_CTRL (*(__IO uint32_t*)0x4000B200U)
#define REG_LPMCU_MISC_REGS0_EFUSE_1_STATUS_3 (*(__IO uint32_t*)0x4000B204U)
#define REG_LPMCU_MISC_REGS0_LPMCU_FORCE_CTRL (*(__IO uint16_t*)0x4000B210U)
#define REG_LPMCU_MISC_REGS0_ARM_IRQ_STATUS_0 (*(__I uint32_t*)0x4000B214U)
#define REG_LPMCU_MISC_REGS0_ARM_IRQ_STATUS_1 (*(__I uint32_t*)0x4000B218U)
#define REG_LPMCU_MISC_REGS0_BLE_DEEP_SLEEP_ENABLES (*(__IO uint8_t*)0x4000B240U)
#define REG_LPMCU_MISC_REGS0_DEEP_SLEEP_HW_TIMER_CORR (*(__IO uint32_t*)0x4000B244U)
#define REG_LPMCU_MISC_REGS0_REMAP_IDRAM1_BASE_ADDR (*(__IO uint32_t*)0x4000B254U)
#define REG_LPMCU_MISC_REGS0_REMAP_IDRAM1_END_ADDR (*(__IO uint32_t*)0x4000B258U)
#define REG_LPMCU_MISC_REGS0_REMAP_IDRAM2_BASE_ADDR (*(__IO uint32_t*)0x4000B25CU)
#define REG_LPMCU_MISC_REGS0_REMAP_IDRAM2_END_ADDR (*(__IO uint32_t*)0x4000B260U)
#define REG_LPMCU_MISC_REGS0_REMAP_BOOT_BASE_ADDR (*(__IO uint32_t*)0x4000B264U)
#define REG_LPMCU_MISC_REGS0_REMAP_BOOT_END_ADDR (*(__IO uint32_t*)0x4000B268U)
#define REG_LPMCU_MISC_REGS0_QUAD_DEC_IRQS (*(__I uint8_t*)0x4000B280U)
#define REG_LPMCU_MISC_REGS0_QUAD_DEC0_STATUS (*(__I uint16_t*)0x4000B284U)
#define REG_LPMCU_MISC_REGS0_QUAD_DEC1_STATUS (*(__I uint16_t*)0x4000B288U)
#define REG_LPMCU_MISC_REGS0_QUAD_DEC2_STATUS (*(__I uint16_t*)0x4000B28CU)
#define REG_LPMCU_MISC_REGS0_QUAD_DEC0_THRESHOLD (*(__IO uint32_t*)0x4000B290U)
#define REG_LPMCU_MISC_REGS0_QUAD_DEC0_CTRL (*(__IO uint8_t*)0x4000B294U)
#define REG_LPMCU_MISC_REGS0_QUAD_DEC1_THRESHOLD (*(__IO uint32_t*)0x4000B2A0U)
#define REG_LPMCU_MISC_REGS0_QUAD_DEC1_CTRL (*(__IO uint8_t*)0x4000B2A4U)
#define REG_LPMCU_MISC_REGS0_QUAD_DEC2_THRESHOLD (*(__IO uint32_t*)0x4000B2B0U)
#define REG_LPMCU_MISC_REGS0_QUAD_DEC2_CTRL (*(__IO uint8_t*)0x4000B2B4U)
#define REG_LPMCU_MISC_REGS0_FP_COMP0_COMP (*(__IO uint32_t*)0x4000B2C0U)
#define REG_LPMCU_MISC_REGS0_FP_COMP1_COMP (*(__IO uint32_t*)0x4000B2C4U)
#define REG_LPMCU_MISC_REGS0_FP_COMP2_COMP (*(__IO uint32_t*)0x4000B2C8U)
#define REG_LPMCU_MISC_REGS0_FP_COMP3_COMP (*(__IO uint32_t*)0x4000B2CCU)
#define REG_LPMCU_MISC_REGS0_FP_COMP4_COMP (*(__IO uint32_t*)0x4000B2D0U)
#define REG_LPMCU_MISC_REGS0_FP_COMP5_COMP (*(__IO uint32_t*)0x4000B2D4U)
#define REG_LPMCU_MISC_REGS0_FP_COMP6_COMP (*(__IO uint32_t*)0x4000B2D8U)
#define REG_LPMCU_MISC_REGS0_FP_COMP7_COMP (*(__IO uint32_t*)0x4000B2DCU)
#define REG_LPMCU_MISC_REGS0_FP_COMP8_COMP (*(__IO uint32_t*)0x4000B2E0U)
#define REG_LPMCU_MISC_REGS0_FP_COMP9_COMP (*(__IO uint32_t*)0x4000B2E4U)
#define REG_LPMCU_MISC_REGS0_FP_COMP10_COMP (*(__IO uint32_t*)0x4000B2E8U)
#define REG_LPMCU_MISC_REGS0_FP_COMP11_COMP (*(__IO uint32_t*)0x4000B2ECU)
#define REG_LPMCU_MISC_REGS0_FP_COMP12_COMP (*(__IO uint32_t*)0x4000B2F0U)
#define REG_LPMCU_MISC_REGS0_FP_COMP13_COMP (*(__IO uint32_t*)0x4000B2F4U)
#define REG_LPMCU_MISC_REGS0_FP_COMP14_COMP (*(__IO uint32_t*)0x4000B2F8U)
#define REG_LPMCU_MISC_REGS0_FP_COMP15_COMP (*(__IO uint32_t*)0x4000B2FCU)
#define REG_LPMCU_MISC_REGS0_FP_COMP0_REPLACE (*(__IO uint32_t*)0x4000B300U)
#define REG_LPMCU_MISC_REGS0_FP_COMP1_REPLACE (*(__IO uint32_t*)0x4000B304U)
#define REG_LPMCU_MISC_REGS0_FP_COMP2_REPLACE (*(__IO uint32_t*)0x4000B308U)
#define REG_LPMCU_MISC_REGS0_FP_COMP3_REPLACE (*(__IO uint32_t*)0x4000B30CU)
#define REG_LPMCU_MISC_REGS0_FP_COMP4_REPLACE (*(__IO uint32_t*)0x4000B310U)
#define REG_LPMCU_MISC_REGS0_FP_COMP5_REPLACE (*(__IO uint32_t*)0x4000B314U)
#define REG_LPMCU_MISC_REGS0_FP_COMP6_REPLACE (*(__IO uint32_t*)0x4000B318U)
#define REG_LPMCU_MISC_REGS0_FP_COMP7_REPLACE (*(__IO uint32_t*)0x4000B31CU)
#define REG_LPMCU_MISC_REGS0_FP_COMP8_REPLACE (*(__IO uint32_t*)0x4000B320U)
#define REG_LPMCU_MISC_REGS0_FP_COMP9_REPLACE (*(__IO uint32_t*)0x4000B324U)
#define REG_LPMCU_MISC_REGS0_FP_COMP10_REPLACE (*(__IO uint32_t*)0x4000B328U)
#define REG_LPMCU_MISC_REGS0_FP_COMP11_REPLACE (*(__IO uint32_t*)0x4000B32CU)
#define REG_LPMCU_MISC_REGS0_FP_COMP12_REPLACE (*(__IO uint32_t*)0x4000B330U)
#define REG_LPMCU_MISC_REGS0_FP_COMP13_REPLACE (*(__IO uint32_t*)0x4000B334U)
#define REG_LPMCU_MISC_REGS0_FP_COMP14_REPLACE (*(__IO uint32_t*)0x4000B338U)
#define REG_LPMCU_MISC_REGS0_FP_COMP15_REPLACE (*(__IO uint32_t*)0x4000B33CU)
#define REG_LPMCU_MISC_REGS0_FP_COMP_ENABLE (*(__IO uint16_t*)0x4000B340U)
#define REG_LPMCU_MISC_REGS0_PMU_READ_REGS (*(__I uint32_t*)0x4000B410U)
#define REG_LPMCU_MISC_REGS0_MS_GPIO (*(__IO uint8_t*)0x4000B414U)
#define REG_LPMCU_MISC_REGS0_AON_SLEEP_TIMER_COUNTER (*(__I uint32_t*)0x4000B420U)
# 286 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/lp_clk_cal_regs0.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/lp_clk_cal_regs0.h"
#define _SAMB11_LP_CLK_CAL_REGS0_INSTANCE_ 
# 57 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/lp_clk_cal_regs0.h"
#define REG_LP_CLK_CAL_REGS0_CONFIG_REG (*(__IO uint16_t*)0x4000C000U)
#define REG_LP_CLK_CAL_REGS0_CALIB_OSC_COUNT_REG (*(__I uint32_t*)0x4000C004U)
#define REG_LP_CLK_CAL_REGS0_CALIB_RTC_COUNT_REG (*(__I uint32_t*)0x4000C008U)
#define REG_LP_CLK_CAL_REGS0_CALIB_STATUS_REG (*(__I uint8_t*)0x4000C00CU)
# 287 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/aon_sleep_timer0.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/aon_sleep_timer0.h"
#define _SAMB11_AON_SLEEP_TIMER0_INSTANCE_ 
# 56 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/aon_sleep_timer0.h"
#define REG_AON_SLEEP_TIMER0_CONTROL (*(__IO uint32_t*)0x4000D000U)
#define REG_AON_SLEEP_TIMER0_SINGLE_COUNT_DURATION (*(__IO uint32_t*)0x4000D004U)
#define REG_AON_SLEEP_TIMER0_CURRENT_COUNT_VALUE (*(__I uint32_t*)0x4000D00CU)
# 288 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/aon_pwr_seq0.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/aon_pwr_seq0.h"
#define _SAMB11_AON_PWR_SEQ0_INSTANCE_ 
# 69 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/aon_pwr_seq0.h"
#define REG_AON_PWR_SEQ0_GPIO_WAKEUP_CTRL (*(__IO uint8_t*)0x4000E000U)
#define REG_AON_PWR_SEQ0_AON_ST_WAKEUP_CTRL (*(__IO uint8_t*)0x4000E00CU)
#define REG_AON_PWR_SEQ0_LPMCU_WAKEUP_CTRL (*(__IO uint16_t*)0x4000E010U)
#define REG_AON_PWR_SEQ0_BLE_ST_WAKEUP_CTRL (*(__IO uint8_t*)0x4000E014U)
#define REG_AON_PWR_SEQ0_LPMCU_SLEEP_1_CTRL (*(__IO uint32_t*)0x4000E020U)
#define REG_AON_PWR_SEQ0_OFF_DELAY_0_CTRL (*(__IO uint32_t*)0x4000E040U)
#define REG_AON_PWR_SEQ0_OFF_DELAY_1_CTRL (*(__IO uint32_t*)0x4000E044U)
#define REG_AON_PWR_SEQ0_ON_DELAY_0_CTRL (*(__IO uint16_t*)0x4000E048U)
#define REG_AON_PWR_SEQ0_ON_DELAY_1_CTRL (*(__IO uint32_t*)0x4000E04CU)
#define REG_AON_PWR_SEQ0_VDD_DCDC_EN_DELAY_CTRL (*(__IO uint16_t*)0x4000E050U)
#define REG_AON_PWR_SEQ0_MISC_BYPASS_0_CTRL (*(__IO uint16_t*)0x4000E218U)
#define REG_AON_PWR_SEQ0_RAW_WAKEUP_BITS (*(__I uint8_t*)0x4000E300U)
#define REG_AON_PWR_SEQ0_PD_WAKEUP_BITS (*(__I uint16_t*)0x4000E304U)
#define REG_AON_PWR_SEQ0_SERVICED_REQUEST (*(__I uint16_t*)0x4000E308U)
#define REG_AON_PWR_SEQ0_ACTIVE_REQUEST (*(__I uint16_t*)0x4000E30CU)
#define REG_AON_PWR_SEQ0_LOGIC_FSM_STATES (*(__I uint32_t*)0x4000E3F0U)
# 289 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/aon_gp_regs0.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/aon_gp_regs0.h"
#define _SAMB11_AON_GP_REGS0_INSTANCE_ 
# 71 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/aon_gp_regs0.h"
#define REG_AON_GP_REGS0_AON_PINMUX_SEL (*(__IO uint16_t*)0x4000F000U)
#define REG_AON_GP_REGS0_AON_PMU_CTRL (*(__IO uint32_t*)0x4000F004U)
#define REG_AON_GP_REGS0_AON_BLE_LP_CTRL (*(__IO uint8_t*)0x4000F008U)
#define REG_AON_GP_REGS0_AON_MISC_CTRL (*(__IO uint32_t*)0x4000F00CU)
#define REG_AON_GP_REGS0_AON_GLOBAL_RESET (*(__IO uint8_t*)0x4000F010U)
#define REG_AON_GP_REGS0_AON_PULL_ENABLE (*(__IO uint8_t*)0x4000F014U)
#define REG_AON_GP_REGS0_AON_RESET_CTRL (*(__IO uint32_t*)0x4000F01CU)
#define REG_AON_GP_REGS0_AON_BTRIM_ACTIVE (*(__IO uint8_t*)0x4000F020U)
#define REG_AON_GP_REGS0_AON_BTRIM_RETENTION (*(__IO uint8_t*)0x4000F024U)
#define REG_AON_GP_REGS0_AON_LPMCU_SCRATCH_PAD (*(__IO uint8_t*)0x4000F040U)
#define REG_AON_GP_REGS0_AON_LPMCU_COLD_BOOT (*(__IO uint8_t*)0x4000F044U)
#define REG_AON_GP_REGS0_AON_BO_OUT_STATUS (*(__I uint8_t*)0x4000F080U)
#define REG_AON_GP_REGS0_CLEAR_BROWN_OUT_REG (*(__IO uint8_t*)0x4000F084U)
#define REG_AON_GP_REGS0_RF_PMU_REGS_0 (*(__IO uint32_t*)0x4000F400U)
#define REG_AON_GP_REGS0_RF_PMU_REGS_1 (*(__IO uint32_t*)0x4000F404U)
#define REG_AON_GP_REGS0_RF_PMU_REGS_2 (*(__IO uint16_t*)0x4000F408U)
#define REG_AON_GP_REGS0_MS_GPIO_MODE (*(__IO uint8_t*)0x4000F410U)
#define REG_AON_GP_REGS0_IO_PADS_CONTROL (*(__IO uint8_t*)0x4000F414U)
# 290 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/gpio0.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/gpio0.h"
#define _SAMB11_GPIO0_INSTANCE_ 
# 76 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/gpio0.h"
#define REG_GPIO0_DATA (*(__IO uint16_t*)0x40010000U)
#define REG_GPIO0_DATAOUT (*(__IO uint16_t*)0x40010004U)
#define REG_GPIO0_OUTENSET (*(__IO uint16_t*)0x40010010U)
#define REG_GPIO0_OUTENCLR (*(__IO uint16_t*)0x40010014U)
#define REG_GPIO0_INTENSET (*(__IO uint16_t*)0x40010020U)
#define REG_GPIO0_INTENCLR (*(__IO uint16_t*)0x40010024U)
#define REG_GPIO0_INTTYPESET (*(__IO uint16_t*)0x40010028U)
#define REG_GPIO0_INTTYPECLR (*(__IO uint16_t*)0x4001002CU)
#define REG_GPIO0_INTPOLSET (*(__IO uint16_t*)0x40010030U)
#define REG_GPIO0_INTPOLCLR (*(__IO uint16_t*)0x40010034U)
#define REG_GPIO0_INTSTATUSCLEAR (*(__IO uint16_t*)0x40010038U)
#define REG_GPIO0_PID4 (*(__I uint8_t*)0x40010FD0U)
#define REG_GPIO0_PID5 (*(__I uint8_t*)0x40010FD4U)
#define REG_GPIO0_PID6 (*(__I uint8_t*)0x40010FD8U)
#define REG_GPIO0_PID7 (*(__I uint8_t*)0x40010FDCU)
#define REG_GPIO0_PID0 (*(__I uint8_t*)0x40010FE0U)
#define REG_GPIO0_PID1 (*(__I uint8_t*)0x40010FE4U)
#define REG_GPIO0_PID2 (*(__I uint8_t*)0x40010FE8U)
#define REG_GPIO0_PID3 (*(__I uint8_t*)0x40010FECU)
#define REG_GPIO0_CID0 (*(__I uint8_t*)0x40010FF0U)
#define REG_GPIO0_CID1 (*(__I uint8_t*)0x40010FF4U)
#define REG_GPIO0_CID2 (*(__I uint8_t*)0x40010FF8U)
#define REG_GPIO0_CID3 (*(__I uint8_t*)0x40010FFCU)
# 291 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/gpio1.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/gpio1.h"
#define _SAMB11_GPIO1_INSTANCE_ 
# 76 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/gpio1.h"
#define REG_GPIO1_DATA (*(__IO uint16_t*)0x40011000U)
#define REG_GPIO1_DATAOUT (*(__IO uint16_t*)0x40011004U)
#define REG_GPIO1_OUTENSET (*(__IO uint16_t*)0x40011010U)
#define REG_GPIO1_OUTENCLR (*(__IO uint16_t*)0x40011014U)
#define REG_GPIO1_INTENSET (*(__IO uint16_t*)0x40011020U)
#define REG_GPIO1_INTENCLR (*(__IO uint16_t*)0x40011024U)
#define REG_GPIO1_INTTYPESET (*(__IO uint16_t*)0x40011028U)
#define REG_GPIO1_INTTYPECLR (*(__IO uint16_t*)0x4001102CU)
#define REG_GPIO1_INTPOLSET (*(__IO uint16_t*)0x40011030U)
#define REG_GPIO1_INTPOLCLR (*(__IO uint16_t*)0x40011034U)
#define REG_GPIO1_INTSTATUSCLEAR (*(__IO uint16_t*)0x40011038U)
#define REG_GPIO1_PID4 (*(__I uint8_t*)0x40011FD0U)
#define REG_GPIO1_PID5 (*(__I uint8_t*)0x40011FD4U)
#define REG_GPIO1_PID6 (*(__I uint8_t*)0x40011FD8U)
#define REG_GPIO1_PID7 (*(__I uint8_t*)0x40011FDCU)
#define REG_GPIO1_PID0 (*(__I uint8_t*)0x40011FE0U)
#define REG_GPIO1_PID1 (*(__I uint8_t*)0x40011FE4U)
#define REG_GPIO1_PID2 (*(__I uint8_t*)0x40011FE8U)
#define REG_GPIO1_PID3 (*(__I uint8_t*)0x40011FECU)
#define REG_GPIO1_CID0 (*(__I uint8_t*)0x40011FF0U)
#define REG_GPIO1_CID1 (*(__I uint8_t*)0x40011FF4U)
#define REG_GPIO1_CID2 (*(__I uint8_t*)0x40011FF8U)
#define REG_GPIO1_CID3 (*(__I uint8_t*)0x40011FFCU)
# 292 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/gpio2.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/gpio2.h"
#define _SAMB11_GPIO2_INSTANCE_ 
# 76 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/gpio2.h"
#define REG_GPIO2_DATA (*(__IO uint16_t*)0x40013000U)
#define REG_GPIO2_DATAOUT (*(__IO uint16_t*)0x40013004U)
#define REG_GPIO2_OUTENSET (*(__IO uint16_t*)0x40013010U)
#define REG_GPIO2_OUTENCLR (*(__IO uint16_t*)0x40013014U)
#define REG_GPIO2_INTENSET (*(__IO uint16_t*)0x40013020U)
#define REG_GPIO2_INTENCLR (*(__IO uint16_t*)0x40013024U)
#define REG_GPIO2_INTTYPESET (*(__IO uint16_t*)0x40013028U)
#define REG_GPIO2_INTTYPECLR (*(__IO uint16_t*)0x4001302CU)
#define REG_GPIO2_INTPOLSET (*(__IO uint16_t*)0x40013030U)
#define REG_GPIO2_INTPOLCLR (*(__IO uint16_t*)0x40013034U)
#define REG_GPIO2_INTSTATUSCLEAR (*(__IO uint16_t*)0x40013038U)
#define REG_GPIO2_PID4 (*(__I uint8_t*)0x40013FD0U)
#define REG_GPIO2_PID5 (*(__I uint8_t*)0x40013FD4U)
#define REG_GPIO2_PID6 (*(__I uint8_t*)0x40013FD8U)
#define REG_GPIO2_PID7 (*(__I uint8_t*)0x40013FDCU)
#define REG_GPIO2_PID0 (*(__I uint8_t*)0x40013FE0U)
#define REG_GPIO2_PID1 (*(__I uint8_t*)0x40013FE4U)
#define REG_GPIO2_PID2 (*(__I uint8_t*)0x40013FE8U)
#define REG_GPIO2_PID3 (*(__I uint8_t*)0x40013FECU)
#define REG_GPIO2_CID0 (*(__I uint8_t*)0x40013FF0U)
#define REG_GPIO2_CID1 (*(__I uint8_t*)0x40013FF4U)
#define REG_GPIO2_CID2 (*(__I uint8_t*)0x40013FF8U)
#define REG_GPIO2_CID3 (*(__I uint8_t*)0x40013FFCU)
# 293 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/spi_flash0.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/spi_flash0.h"
#define _SAMB11_SPI_FLASH0_INSTANCE_ 
# 64 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/spi_flash0.h"
#define REG_SPI_FLASH0_MODE_CTRL (*(__IO uint8_t*)0x40012000U)
#define REG_SPI_FLASH0_TRANSACTION_CTRL (*(__IO uint32_t*)0x40012004U)
#define REG_SPI_FLASH0_READ_CTRL (*(__IO uint32_t*)0x40012008U)
#define REG_SPI_FLASH0_CMD_BUFFER0 (*(__IO uint32_t*)0x4001200CU)
#define REG_SPI_FLASH0_CMD_BUFFER1 (*(__IO uint32_t*)0x40012010U)
#define REG_SPI_FLASH0_DIRECTION (*(__IO uint8_t*)0x40012014U)
#define REG_SPI_FLASH0_IRQ_STATUS (*(__O uint8_t*)0x40012018U)
#define REG_SPI_FLASH0_DMA_START_ADDRESS (*(__IO uint32_t*)0x4001201CU)
#define REG_SPI_FLASH0_CONFIG (*(__IO uint16_t*)0x40012020U)
#define REG_SPI_FLASH0_TX_CONTROL (*(__IO uint16_t*)0x40012024U)
#define REG_SPI_FLASH0_STATUS (*(__I uint16_t*)0x40012028U)




#define SPI_FLASH0_FLASH_SIZE 131072
#define SPI_FLASH0_ADDRESS_SPACE_REF extflash
#define SPI_FLASH0_PAGES 2048
#define SPI_FLASH0_PAGE_SIZE 64
# 294 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/arm_sysctrl0.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/arm_sysctrl0.h"
#define _SAMB11_ARM_SYSCTRL0_INSTANCE_ 
# 92 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/arm_sysctrl0.h"
#define REG_ARM_SYSCTRL0_ACTLR (*(__I uint32_t*)0xE000E008U)
#define REG_ARM_SYSCTRL0_SYST_CSR (*(__IO uint32_t*)0xE000E010U)
#define REG_ARM_SYSCTRL0_SYST_RVR (*(__IO uint32_t*)0xE000E014U)
#define REG_ARM_SYSCTRL0_SYST_CVR (*(__IO uint32_t*)0xE000E018U)
#define REG_ARM_SYSCTRL0_SYST_CALIB (*(__I uint32_t*)0xE000E01CU)
#define REG_ARM_SYSCTRL0_NVIC_ISER (*(__IO uint32_t*)0xE000E100U)
#define REG_ARM_SYSCTRL0_NVIC_ICER (*(__IO uint32_t*)0xE000E180U)
#define REG_ARM_SYSCTRL0_NVIC_ISPR (*(__IO uint32_t*)0xE000E200U)
#define REG_ARM_SYSCTRL0_NVIC_ICPR (*(__IO uint32_t*)0xE000E280U)
#define REG_ARM_SYSCTRL0_NVIC_IPR0 (*(__IO uint32_t*)0xE000E400U)
#define REG_ARM_SYSCTRL0_NVIC_IPR1 (*(__IO uint32_t*)0xE000E404U)
#define REG_ARM_SYSCTRL0_NVIC_IPR2 (*(__IO uint32_t*)0xE000E408U)
#define REG_ARM_SYSCTRL0_NVIC_IPR3 (*(__IO uint32_t*)0xE000E40CU)
#define REG_ARM_SYSCTRL0_NVIC_IPR4 (*(__IO uint32_t*)0xE000E410U)
#define REG_ARM_SYSCTRL0_NVIC_IPR5 (*(__IO uint32_t*)0xE000E414U)
#define REG_ARM_SYSCTRL0_NVIC_IPR6 (*(__IO uint32_t*)0xE000E418U)
#define REG_ARM_SYSCTRL0_NVIC_IPR7 (*(__IO uint32_t*)0xE000E41CU)
#define REG_ARM_SYSCTRL0_CPUID (*(__I uint32_t*)0xE000ED00U)
#define REG_ARM_SYSCTRL0_ICSR (*(__I uint32_t*)0xE000ED04U)
#define REG_ARM_SYSCTRL0_AIRCR (*(__I uint32_t*)0xE000ED0CU)
#define REG_ARM_SYSCTRL0_SCR (*(__IO uint8_t*)0xE000ED10U)
#define REG_ARM_SYSCTRL0_CCR (*(__I uint16_t*)0xE000ED14U)
#define REG_ARM_SYSCTRL0_SHPR2 (*(__IO uint32_t*)0xE000ED1CU)
#define REG_ARM_SYSCTRL0_SHPR3 (*(__IO uint32_t*)0xE000ED20U)
#define REG_ARM_SYSCTRL0_SHCSR (*(__IO uint16_t*)0xE000ED24U)
#define REG_ARM_SYSCTRL0_DFSR (*(__IO uint8_t*)0xE000ED30U)
#define REG_ARM_SYSCTRL0_DHCSR (*(__IO uint32_t*)0xE000EDF0U)
#define REG_ARM_SYSCTRL0_DCRSR (*(__IO uint32_t*)0xE000EDF4U)
#define REG_ARM_SYSCTRL0_DCRDR (*(__IO uint32_t*)0xE000EDF8U)
#define REG_ARM_SYSCTRL0_DEMCR (*(__IO uint32_t*)0xE000EDFCU)
#define REG_ARM_SYSCTRL0_SCS_PID4 (*(__I uint8_t*)0xE000EFD0U)
#define REG_ARM_SYSCTRL0_SCS_PID0 (*(__I uint8_t*)0xE000EFE0U)
#define REG_ARM_SYSCTRL0_SCS_PID1 (*(__I uint8_t*)0xE000EFE4U)
#define REG_ARM_SYSCTRL0_SCS_PID2 (*(__I uint8_t*)0xE000EFE8U)
#define REG_ARM_SYSCTRL0_SCS_PID3 (*(__I uint8_t*)0xE000EFECU)
#define REG_ARM_SYSCTRL0_SCS_CID0 (*(__I uint8_t*)0xE000EFF0U)
#define REG_ARM_SYSCTRL0_SCS_CID1 (*(__I uint8_t*)0xE000EFF4U)
#define REG_ARM_SYSCTRL0_SCS_CID2 (*(__I uint8_t*)0xE000EFF8U)
#define REG_ARM_SYSCTRL0_SCS_CID3 (*(__I uint8_t*)0xE000EFFCU)
# 295 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/arm_bpu0.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/arm_bpu0.h"
#define _SAMB11_ARM_BPU0_INSTANCE_ 
# 67 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/arm_bpu0.h"
#define REG_ARM_BPU0_BP_CTRL (*(__IO uint8_t*)0xE0002000U)
#define REG_ARM_BPU0_BP_COMP0 (*(__IO uint32_t*)0xE0002008U)
#define REG_ARM_BPU0_BP_COMP1 (*(__IO uint32_t*)0xE000200CU)
#define REG_ARM_BPU0_BP_COMP2 (*(__IO uint32_t*)0xE0002010U)
#define REG_ARM_BPU0_BP_COMP3 (*(__IO uint32_t*)0xE0002014U)
#define REG_ARM_BPU0_BP_PID4 (*(__I uint8_t*)0xE0002FD0U)
#define REG_ARM_BPU0_BP_PID0 (*(__I uint8_t*)0xE0002FE0U)
#define REG_ARM_BPU0_BP_PID1 (*(__I uint8_t*)0xE0002FE4U)
#define REG_ARM_BPU0_BP_PID2 (*(__I uint8_t*)0xE0002FE8U)
#define REG_ARM_BPU0_BP_PID3 (*(__I uint8_t*)0xE0002FECU)
#define REG_ARM_BPU0_BP_CID0 (*(__I uint8_t*)0xE0002FF0U)
#define REG_ARM_BPU0_BP_CID1 (*(__I uint8_t*)0xE0002FF4U)
#define REG_ARM_BPU0_BP_CID2 (*(__I uint8_t*)0xE0002FF8U)
#define REG_ARM_BPU0_BP_CID3 (*(__I uint8_t*)0xE0002FFCU)
# 296 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/arm_dwt0.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/arm_dwt0.h"
#define _SAMB11_ARM_DWT0_INSTANCE_ 
# 70 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/arm_dwt0.h"
#define REG_ARM_DWT0_DWT_CTRL (*(__I uint32_t*)0xE0001000U)
#define REG_ARM_DWT0_DWT_PCSR (*(__I uint32_t*)0xE000101CU)
#define REG_ARM_DWT0_DWT_COMP0 (*(__IO uint32_t*)0xE0001020U)
#define REG_ARM_DWT0_DWT_MASK0 (*(__IO uint8_t*)0xE0001024U)
#define REG_ARM_DWT0_DWT_FUNCTION0 (*(__I uint32_t*)0xE0001028U)
#define REG_ARM_DWT0_DWT_COMP1 (*(__IO uint32_t*)0xE0001030U)
#define REG_ARM_DWT0_DWT_MASK1 (*(__IO uint8_t*)0xE0001034U)
#define REG_ARM_DWT0_DWT_FUNCTION1 (*(__I uint32_t*)0xE0001038U)
#define REG_ARM_DWT0_DWT_PID4 (*(__I uint8_t*)0xE0001FD0U)
#define REG_ARM_DWT0_DWT_PID0 (*(__I uint8_t*)0xE0001FE0U)
#define REG_ARM_DWT0_DWT_PID1 (*(__I uint8_t*)0xE0001FE4U)
#define REG_ARM_DWT0_DWT_PID2 (*(__I uint8_t*)0xE0001FE8U)
#define REG_ARM_DWT0_DWT_PID3 (*(__I uint8_t*)0xE0001FECU)
#define REG_ARM_DWT0_DWT_CID0 (*(__I uint8_t*)0xE0001FF0U)
#define REG_ARM_DWT0_DWT_CID1 (*(__I uint8_t*)0xE0001FF4U)
#define REG_ARM_DWT0_DWT_CID2 (*(__I uint8_t*)0xE0001FF8U)
#define REG_ARM_DWT0_DWT_CID3 (*(__I uint8_t*)0xE0001FFCU)
# 297 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/arm_rom0.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/arm_rom0.h"
#define _SAMB11_ARM_ROM0_INSTANCE_ 
# 67 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/instance/arm_rom0.h"
#define REG_ARM_ROM0_ROM_SCS (*(__I uint32_t*)0xE00FF000U)
#define REG_ARM_ROM0_ROM_DWT (*(__I uint32_t*)0xE00FF010U)
#define REG_ARM_ROM0_ROM_BPU (*(__I uint32_t*)0xE00FF020U)
#define REG_ARM_ROM0_ROM_EOT (*(__I uint32_t*)0xE00FF030U)
#define REG_ARM_ROM0_ROM_CSMT (*(__I uint8_t*)0xE00FFFCCU)
#define REG_ARM_ROM0_ROM_PID4 (*(__I uint8_t*)0xE00FFFD0U)
#define REG_ARM_ROM0_ROM_PID0 (*(__I uint8_t*)0xE00FFFE0U)
#define REG_ARM_ROM0_ROM_PID1 (*(__I uint8_t*)0xE00FFFE4U)
#define REG_ARM_ROM0_ROM_PID2 (*(__I uint8_t*)0xE00FFFE8U)
#define REG_ARM_ROM0_ROM_PID3 (*(__I uint8_t*)0xE00FFFECU)
#define REG_ARM_ROM0_ROM_CID0 (*(__I uint8_t*)0xE00FFFF0U)
#define REG_ARM_ROM0_ROM_CID1 (*(__I uint8_t*)0xE00FFFF4U)
#define REG_ARM_ROM0_ROM_CID2 (*(__I uint8_t*)0xE00FFFF8U)
#define REG_ARM_ROM0_ROM_CID3 (*(__I uint8_t*)0xE00FFFFCU)
# 298 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2
# 346 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h"
#define TIMER0 ((Timer *)0x40000000U)
#define TIMER_INST_NUM 1
#define TIMER_INSTS { TIMER0 }

#define DUALTIMER0 ((Dualtimer *)0x40001000U)
#define DUALTIMER_INST_NUM 1
#define DUALTIMER_INSTS { DUALTIMER0 }

#define PROV_DMA_CTRL0 ((ProvDmaCtrl *)0x40002000U)
#define PROV_DMA_CTRL_INST_NUM 1
#define PROV_DMA_CTRL_INSTS { PROV_DMA_CTRL0 }

#define I2C0 ((I2c *)0x40003000U)
#define I2C1 ((I2c *)0x40003400U)
#define I2C_INST_NUM 2
#define I2C_INSTS { I2C0, I2C1 }

#define UART0 ((Uart *)0x40004000U)
#define UART1 ((Uart *)0x40005000U)
#define UART_INST_NUM 2
#define UART_INSTS { UART0, UART1 }

#define SPI0 ((Spi *)0x40006000U)
#define SPI1 ((Spi *)0x40007000U)
#define SPI_INST_NUM 2
#define SPI_INSTS { SPI0, SPI1 }

#define WDT0 ((Wdt *)0x40008000U)
#define WDT1 ((Wdt *)0x40009000U)
#define WDT_INST_NUM 2
#define WDT_INSTS { WDT0, WDT1 }

#define EFUSE_MISC_REGS0 ((EfuseMiscRegs *)0x4000A000U)
#define EFUSE_MISC_REGS_INST_NUM 1
#define EFUSE_MISC_REGS_INSTS { EFUSE_MISC_REGS0 }

#define LPMCU_MISC_REGS0 ((LpmcuMiscRegs *)0x4000B000U)
#define LPMCU_MISC_REGS_INST_NUM 1
#define LPMCU_MISC_REGS_INSTS { LPMCU_MISC_REGS0 }

#define LP_CLK_CAL_REGS0 ((LpClkCalRegs *)0x4000C000U)
#define LP_CLK_CAL_REGS_INST_NUM 1
#define LP_CLK_CAL_REGS_INSTS { LP_CLK_CAL_REGS0 }

#define AON_SLEEP_TIMER0 ((AonSleepTimer *)0x4000D000U)
#define AON_SLEEP_TIMER_INST_NUM 1
#define AON_SLEEP_TIMER_INSTS { AON_SLEEP_TIMER0 }

#define AON_PWR_SEQ0 ((AonPwrSeq *)0x4000E000U)
#define AON_PWR_SEQ_INST_NUM 1
#define AON_PWR_SEQ_INSTS { AON_PWR_SEQ0 }

#define AON_GP_REGS0 ((AonGpRegs *)0x4000F000U)
#define AON_GP_REGS_INST_NUM 1
#define AON_GP_REGS_INSTS { AON_GP_REGS0 }

#define GPIO0 ((Gpio *)0x40010000U)
#define GPIO1 ((Gpio *)0x40011000U)
#define GPIO2 ((Gpio *)0x40013000U)
#define GPIO_INST_NUM 3
#define GPIO_INSTS { GPIO0, GPIO1, GPIO2 }

#define SPI_FLASH0 ((SpiFlash *)0x40012000U)
#define SPI_FLASH_INST_NUM 1
#define SPI_FLASH_INSTS { SPI_FLASH0 }

#define ARM_SYSCTRL0 ((ArmSysctrl *)0xE000E000U)
#define ARM_SYSCTRL_INST_NUM 1
#define ARM_SYSCTRL_INSTS { ARM_SYSCTRL0 }

#define ARM_BPU0 ((ArmBpu *)0xE0002000U)
#define ARM_BPU_INST_NUM 1
#define ARM_BPU_INSTS { ARM_BPU0 }

#define ARM_DWT0 ((ArmDwt *)0xE0001000U)
#define ARM_DWT_INST_NUM 1
#define ARM_DWT_INSTS { ARM_DWT0 }

#define ARM_ROM0 ((ArmRom *)0xE00FF000U)
#define ARM_ROM_INST_NUM 1
#define ARM_ROM_INSTS { ARM_ROM0 }
# 439 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h"
# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/pio/samb11g18a.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/pio/samb11g18a.h"
#define _SAMB11G18A_PIO_ 


#define PIN_LP_GPIO_0 0
#define PIN_LP_GPIO_1 1
#define PIN_LP_GPIO_2 2
#define PIN_LP_GPIO_3 3
#define PIN_LP_GPIO_4 4
#define PIN_LP_GPIO_5 5
#define PIN_LP_GPIO_6 6
#define PIN_LP_GPIO_7 7
#define PIN_LP_GPIO_8 8
#define PIN_LP_GPIO_9 9
#define PIN_LP_GPIO_10 10
#define PIN_LP_GPIO_11 11
#define PIN_LP_GPIO_12 12
#define PIN_LP_GPIO_13 13
#define PIN_LP_GPIO_14 14
#define PIN_LP_GPIO_15 15
#define PIN_LP_GPIO_16 16
#define PIN_LP_GPIO_17 17
#define PIN_LP_GPIO_18 18
#define PIN_LP_GPIO_19 19
#define PIN_LP_GPIO_20 20
#define PIN_LP_GPIO_22 22
#define PIN_LP_GPIO_23 23
#define PIN_AO_GPIO_2 29
#define PIN_AO_GPIO_1 30
#define PIN_AO_GPIO_0 31
#define PIN_GPIO_MS4 44
#define PIN_GPIO_MS3 45
#define PIN_GPIO_MS2 46
#define PIN_GPIO_MS1 47



#define GPIO_LP_GPIO_0 (1u << 0)
#define GPIO_LP_GPIO_1 (1u << 1)
#define GPIO_LP_GPIO_2 (1u << 2)
#define GPIO_LP_GPIO_3 (1u << 3)
#define GPIO_LP_GPIO_4 (1u << 4)
#define GPIO_LP_GPIO_5 (1u << 5)
#define GPIO_LP_GPIO_6 (1u << 6)
#define GPIO_LP_GPIO_7 (1u << 7)
#define GPIO_LP_GPIO_8 (1u << 8)
#define GPIO_LP_GPIO_9 (1u << 9)
#define GPIO_LP_GPIO_10 (1u << 10)
#define GPIO_LP_GPIO_11 (1u << 11)
#define GPIO_LP_GPIO_12 (1u << 12)
#define GPIO_LP_GPIO_13 (1u << 13)
#define GPIO_LP_GPIO_14 (1u << 14)
#define GPIO_LP_GPIO_15 (1u << 15)
#define GPIO_LP_GPIO_16 (1u << 0)
#define GPIO_LP_GPIO_17 (1u << 1)
#define GPIO_LP_GPIO_18 (1u << 2)
#define GPIO_LP_GPIO_19 (1u << 3)
#define GPIO_LP_GPIO_20 (1u << 4)
#define GPIO_LP_GPIO_22 (1u << 6)
#define GPIO_LP_GPIO_23 (1u << 7)
#define GPIO_AO_GPIO_2 (1u << 13)
#define GPIO_AO_GPIO_1 (1u << 14)
#define GPIO_AO_GPIO_0 (1u << 15)
#define GPIO_GPIO_MS4 (1u << 12)
#define GPIO_GPIO_MS3 (1u << 13)
#define GPIO_GPIO_MS2 (1u << 14)
#define GPIO_GPIO_MS1 (1u << 15)



#define GPIO_LP_GPIO_0_IDX 0
#define GPIO_LP_GPIO_1_IDX 1
#define GPIO_LP_GPIO_2_IDX 2
#define GPIO_LP_GPIO_3_IDX 3
#define GPIO_LP_GPIO_4_IDX 4
#define GPIO_LP_GPIO_5_IDX 5
#define GPIO_LP_GPIO_6_IDX 6
#define GPIO_LP_GPIO_7_IDX 7
#define GPIO_LP_GPIO_8_IDX 8
#define GPIO_LP_GPIO_9_IDX 9
#define GPIO_LP_GPIO_10_IDX 10
#define GPIO_LP_GPIO_11_IDX 11
#define GPIO_LP_GPIO_12_IDX 12
#define GPIO_LP_GPIO_13_IDX 13
#define GPIO_LP_GPIO_14_IDX 14
#define GPIO_LP_GPIO_15_IDX 15
#define GPIO_LP_GPIO_16_IDX 16
#define GPIO_LP_GPIO_17_IDX 17
#define GPIO_LP_GPIO_18_IDX 18
#define GPIO_LP_GPIO_19_IDX 19
#define GPIO_LP_GPIO_20_IDX 20
#define GPIO_LP_GPIO_22_IDX 22
#define GPIO_LP_GPIO_23_IDX 23
#define GPIO_AO_GPIO_2_IDX 29
#define GPIO_AO_GPIO_1_IDX 30
#define GPIO_AO_GPIO_0_IDX 31
#define GPIO_GPIO_MS4_IDX 44
#define GPIO_GPIO_MS3_IDX 45
#define GPIO_GPIO_MS2_IDX 46
#define GPIO_GPIO_MS1_IDX 47



#define MUX_LP_GPIO_0_GPIO 0x0
#define MUX_LP_GPIO_0_MEGAMUX 0x1
#define MUX_LP_GPIO_0_SWD_CLK 0x2
#define MUX_LP_GPIO_0_TEST_OUT_0 0x7

#define MUX_LP_GPIO_1_GPIO 0x0
#define MUX_LP_GPIO_1_SWD_IO 0x2
#define MUX_LP_GPIO_1_MEGAMUX 0x1
#define MUX_LP_GPIO_1_TEST_OUT_1 0x7

#define MUX_LP_GPIO_2_MEGAMUX 0x1
#define MUX_LP_GPIO_2_SPI_FLASH0_SCK 0x6
#define MUX_LP_GPIO_2_SPI1_SCK 0x4
#define MUX_LP_GPIO_2_TEST_OUT_2 0x7
#define MUX_LP_GPIO_2_UART0_RXD 0x2
#define MUX_LP_GPIO_2_GPIO 0x0
#define MUX_LP_GPIO_2_SPI0_SCK 0x5

#define MUX_LP_GPIO_3_UART0_TXD 0x2
#define MUX_LP_GPIO_3_SPI0_MOSI 0x5
#define MUX_LP_GPIO_3_MEGAMUX 0x1
#define MUX_LP_GPIO_3_SPI1_MOSI 0x4
#define MUX_LP_GPIO_3_SPI_FLASH0_TXD 0x6
#define MUX_LP_GPIO_3_TEST_OUT_3 0x7
#define MUX_LP_GPIO_3_GPIO 0x0

#define MUX_LP_GPIO_4_MEGAMUX 0x1
#define MUX_LP_GPIO_4_UART0_CTS 0x2
#define MUX_LP_GPIO_4_SPI0_SSN 0x5
#define MUX_LP_GPIO_4_SPI_FLASH0_SSN 0x6
#define MUX_LP_GPIO_4_TEST_OUT_4 0x7
#define MUX_LP_GPIO_4_GPIO 0x0
#define MUX_LP_GPIO_4_SPI1_SSN 0x4

#define MUX_LP_GPIO_5_SPI_FLASH0_RXD 0x6
#define MUX_LP_GPIO_5_MEGAMUX 0x1
#define MUX_LP_GPIO_5_SPI0_MISO 0x5
#define MUX_LP_GPIO_5_SPI1_MISO 0x4
#define MUX_LP_GPIO_5_TEST_OUT_5 0x7
#define MUX_LP_GPIO_5_UART0_RTS 0x2
#define MUX_LP_GPIO_5_GPIO 0x0

#define MUX_LP_GPIO_6_MEGAMUX 0x1
#define MUX_LP_GPIO_6_SPI_FLASH0_SCK 0x6
#define MUX_LP_GPIO_6_UART1_RXD 0x2
#define MUX_LP_GPIO_6_TEST_OUT_6 0x7
#define MUX_LP_GPIO_6_GPIO 0x0
#define MUX_LP_GPIO_6_SPI0_SCK 0x5

#define MUX_LP_GPIO_7_SPI0_MOSI 0x5
#define MUX_LP_GPIO_7_UART1_TXD 0x2
#define MUX_LP_GPIO_7_MEGAMUX 0x1
#define MUX_LP_GPIO_7_TEST_OUT_7 0x7
#define MUX_LP_GPIO_7_SPI_FLASH0_TXD 0x6
#define MUX_LP_GPIO_7_GPIO 0x0

#define MUX_LP_GPIO_8_MEGAMUX 0x1
#define MUX_LP_GPIO_8_SPI0_SSN 0x5
#define MUX_LP_GPIO_8_SPI_FLASH0_SSN 0x6
#define MUX_LP_GPIO_8_GPIO 0x0
#define MUX_LP_GPIO_8_I2C0_SDA 0x2
#define MUX_LP_GPIO_8_TEST_OUT_8 0x7

#define MUX_LP_GPIO_9_SPI_FLASH0_RXD 0x6
#define MUX_LP_GPIO_9_MEGAMUX 0x1
#define MUX_LP_GPIO_9_SPI0_MISO 0x5
#define MUX_LP_GPIO_9_I2C0_SCL 0x2
#define MUX_LP_GPIO_9_GPIO 0x0
#define MUX_LP_GPIO_9_TEST_OUT_9 0x7

#define MUX_LP_GPIO_10_GPIO 0x0
#define MUX_LP_GPIO_10_MEGAMUX 0x1
#define MUX_LP_GPIO_10_TEST_OUT_10 0x7
#define MUX_LP_GPIO_10_SPI_FLASH0_SCK 0x6
#define MUX_LP_GPIO_10_SPI0_SCK 0x2

#define MUX_LP_GPIO_11_SPI0_MOSI 0x2
#define MUX_LP_GPIO_11_GPIO 0x0
#define MUX_LP_GPIO_11_MEGAMUX 0x1
#define MUX_LP_GPIO_11_SPI_FLASH0_TXD 0x6
#define MUX_LP_GPIO_11_TEST_OUT_11 0x7

#define MUX_LP_GPIO_12_SPI_FLASH0_SSN 0x6
#define MUX_LP_GPIO_12_GPIO 0x0
#define MUX_LP_GPIO_12_SPI0_SSN 0x2
#define MUX_LP_GPIO_12_MEGAMUX 0x1
#define MUX_LP_GPIO_12_TEST_OUT_12 0x7

#define MUX_LP_GPIO_13_GPIO 0x0
#define MUX_LP_GPIO_13_SPI_FLASH0_RXD 0x6
#define MUX_LP_GPIO_13_MEGAMUX 0x1
#define MUX_LP_GPIO_13_SPI0_MISO 0x2
#define MUX_LP_GPIO_13_TEST_OUT_13 0x7

#define MUX_LP_GPIO_14_TEST_OUT_14 0x7
#define MUX_LP_GPIO_14_GPIO 0x0
#define MUX_LP_GPIO_14_I2C1_SDA 0x4
#define MUX_LP_GPIO_14_MEGAMUX 0x1
#define MUX_LP_GPIO_14_UART1_CTS 0x2

#define MUX_LP_GPIO_15_GPIO 0x0
#define MUX_LP_GPIO_15_MEGAMUX 0x1
#define MUX_LP_GPIO_15_UART1_RTS 0x2
#define MUX_LP_GPIO_15_I2C1_SCL 0x4
#define MUX_LP_GPIO_15_TEST_OUT_15 0x7

#define MUX_LP_GPIO_16_MEGAMUX 0x1
#define MUX_LP_GPIO_16_SPI_FLASH0_SCK 0x2
#define MUX_LP_GPIO_16_TEST_OUT_16 0x7
#define MUX_LP_GPIO_16_SPI_FLASH0_SSN 0x6
#define MUX_LP_GPIO_16_GPIO 0x0
#define MUX_LP_GPIO_16_SPI1_SSN 0x4
#define MUX_LP_GPIO_16_SPI0_SCK 0x5

#define MUX_LP_GPIO_17_SPI0_MOSI 0x5
#define MUX_LP_GPIO_17_MEGAMUX 0x1
#define MUX_LP_GPIO_17_TEST_OUT_17 0x7
#define MUX_LP_GPIO_17_SPI1_SCK 0x4
#define MUX_LP_GPIO_17_SPI_FLASH0_TXD 0x2
#define MUX_LP_GPIO_17_GPIO 0x0

#define MUX_LP_GPIO_18_SPI_FLASH0_RXD 0x6
#define MUX_LP_GPIO_18_MEGAMUX 0x1
#define MUX_LP_GPIO_18_TEST_OUT_18 0x7
#define MUX_LP_GPIO_18_SPI0_SSN 0x5
#define MUX_LP_GPIO_18_SPI1_MISO 0x4
#define MUX_LP_GPIO_18_SPI_FLASH0_SSN 0x2
#define MUX_LP_GPIO_18_GPIO 0x0

#define MUX_LP_GPIO_19_SPI_FLASH0_RXD 0x2
#define MUX_LP_GPIO_19_MEGAMUX 0x1
#define MUX_LP_GPIO_19_SPI0_MISO 0x5
#define MUX_LP_GPIO_19_TEST_OUT_19 0x7
#define MUX_LP_GPIO_19_SPI1_MOSI 0x4
#define MUX_LP_GPIO_19_GPIO 0x0

#define MUX_LP_GPIO_20_GPIO 0x0
#define MUX_LP_GPIO_20_MEGAMUX 0x1
#define MUX_LP_GPIO_20_TEST_OUT_20 0x7

#define MUX_LP_GPIO_22_GPIO 0x0
#define MUX_LP_GPIO_22_MEGAMUX 0x1

#define MUX_LP_GPIO_23_GPIO 0x0
#define MUX_LP_GPIO_23_MEGAMUX 0x1



#define MEGAMUX_LP_GPIO_0_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_0_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_0_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_0_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_0_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_0_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_0_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_0_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_0_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_0_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_0_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_0_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_0_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_0_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_0_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_0_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_0_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_0_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_0_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_0_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_0_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_0_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_0_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_0_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_0_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_0_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_0_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_0_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_0_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_0_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_0_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_0_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_0_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_0_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_0_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_1_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_1_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_1_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_1_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_1_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_1_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_1_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_1_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_1_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_1_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_1_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_1_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_1_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_1_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_1_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_1_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_1_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_1_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_1_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_1_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_1_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_1_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_1_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_1_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_1_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_1_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_1_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_1_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_1_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_1_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_1_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_1_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_1_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_1_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_1_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_2_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_2_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_2_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_2_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_2_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_2_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_2_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_2_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_2_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_2_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_2_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_2_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_2_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_2_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_2_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_2_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_2_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_2_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_2_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_2_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_2_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_2_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_2_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_2_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_2_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_2_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_2_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_2_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_2_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_2_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_2_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_2_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_2_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_2_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_2_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_3_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_3_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_3_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_3_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_3_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_3_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_3_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_3_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_3_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_3_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_3_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_3_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_3_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_3_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_3_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_3_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_3_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_3_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_3_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_3_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_3_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_3_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_3_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_3_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_3_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_3_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_3_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_3_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_3_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_3_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_3_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_3_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_3_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_3_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_3_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_4_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_4_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_4_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_4_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_4_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_4_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_4_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_4_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_4_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_4_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_4_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_4_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_4_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_4_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_4_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_4_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_4_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_4_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_4_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_4_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_4_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_4_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_4_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_4_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_4_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_4_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_4_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_4_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_4_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_4_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_4_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_4_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_4_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_4_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_4_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_5_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_5_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_5_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_5_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_5_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_5_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_5_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_5_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_5_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_5_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_5_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_5_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_5_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_5_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_5_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_5_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_5_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_5_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_5_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_5_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_5_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_5_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_5_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_5_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_5_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_5_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_5_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_5_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_5_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_5_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_5_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_5_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_5_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_5_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_5_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_6_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_6_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_6_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_6_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_6_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_6_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_6_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_6_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_6_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_6_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_6_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_6_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_6_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_6_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_6_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_6_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_6_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_6_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_6_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_6_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_6_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_6_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_6_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_6_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_6_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_6_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_6_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_6_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_6_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_6_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_6_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_6_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_6_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_6_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_6_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_7_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_7_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_7_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_7_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_7_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_7_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_7_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_7_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_7_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_7_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_7_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_7_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_7_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_7_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_7_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_7_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_7_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_7_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_7_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_7_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_7_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_7_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_7_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_7_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_7_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_7_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_7_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_7_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_7_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_7_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_7_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_7_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_7_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_7_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_7_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_8_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_8_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_8_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_8_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_8_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_8_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_8_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_8_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_8_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_8_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_8_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_8_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_8_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_8_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_8_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_8_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_8_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_8_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_8_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_8_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_8_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_8_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_8_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_8_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_8_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_8_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_8_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_8_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_8_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_8_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_8_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_8_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_8_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_8_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_8_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_9_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_9_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_9_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_9_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_9_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_9_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_9_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_9_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_9_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_9_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_9_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_9_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_9_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_9_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_9_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_9_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_9_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_9_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_9_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_9_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_9_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_9_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_9_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_9_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_9_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_9_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_9_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_9_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_9_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_9_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_9_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_9_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_9_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_9_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_9_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_10_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_10_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_10_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_10_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_10_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_10_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_10_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_10_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_10_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_10_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_10_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_10_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_10_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_10_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_10_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_10_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_10_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_10_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_10_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_10_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_10_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_10_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_10_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_10_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_10_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_10_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_10_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_10_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_10_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_10_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_10_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_10_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_10_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_10_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_10_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_11_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_11_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_11_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_11_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_11_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_11_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_11_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_11_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_11_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_11_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_11_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_11_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_11_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_11_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_11_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_11_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_11_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_11_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_11_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_11_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_11_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_11_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_11_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_11_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_11_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_11_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_11_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_11_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_11_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_11_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_11_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_11_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_11_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_11_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_11_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_12_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_12_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_12_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_12_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_12_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_12_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_12_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_12_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_12_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_12_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_12_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_12_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_12_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_12_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_12_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_12_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_12_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_12_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_12_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_12_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_12_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_12_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_12_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_12_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_12_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_12_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_12_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_12_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_12_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_12_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_12_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_12_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_12_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_12_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_12_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_13_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_13_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_13_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_13_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_13_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_13_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_13_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_13_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_13_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_13_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_13_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_13_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_13_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_13_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_13_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_13_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_13_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_13_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_13_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_13_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_13_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_13_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_13_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_13_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_13_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_13_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_13_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_13_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_13_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_13_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_13_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_13_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_13_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_13_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_13_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_14_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_14_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_14_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_14_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_14_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_14_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_14_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_14_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_14_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_14_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_14_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_14_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_14_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_14_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_14_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_14_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_14_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_14_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_14_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_14_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_14_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_14_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_14_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_14_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_14_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_14_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_14_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_14_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_14_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_14_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_14_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_14_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_14_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_14_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_14_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_15_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_15_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_15_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_15_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_15_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_15_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_15_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_15_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_15_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_15_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_15_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_15_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_15_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_15_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_15_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_15_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_15_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_15_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_15_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_15_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_15_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_15_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_15_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_15_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_15_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_15_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_15_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_15_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_15_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_15_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_15_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_15_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_15_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_15_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_15_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_16_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_16_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_16_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_16_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_16_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_16_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_16_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_16_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_16_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_16_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_16_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_16_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_16_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_16_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_16_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_16_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_16_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_16_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_16_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_16_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_16_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_16_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_16_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_16_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_16_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_16_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_16_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_16_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_16_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_16_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_16_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_16_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_16_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_16_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_16_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_17_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_17_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_17_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_17_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_17_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_17_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_17_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_17_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_17_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_17_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_17_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_17_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_17_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_17_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_17_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_17_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_17_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_17_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_17_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_17_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_17_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_17_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_17_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_17_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_17_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_17_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_17_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_17_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_17_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_17_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_17_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_17_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_17_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_17_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_17_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_18_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_18_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_18_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_18_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_18_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_18_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_18_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_18_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_18_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_18_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_18_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_18_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_18_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_18_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_18_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_18_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_18_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_18_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_18_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_18_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_18_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_18_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_18_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_18_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_18_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_18_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_18_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_18_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_18_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_18_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_18_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_18_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_18_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_18_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_18_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_19_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_19_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_19_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_19_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_19_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_19_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_19_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_19_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_19_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_19_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_19_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_19_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_19_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_19_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_19_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_19_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_19_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_19_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_19_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_19_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_19_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_19_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_19_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_19_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_19_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_19_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_19_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_19_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_19_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_19_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_19_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_19_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_19_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_19_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_19_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_20_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_20_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_20_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_20_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_20_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_20_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_20_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_20_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_20_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_20_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_20_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_20_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_20_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_20_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_20_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_20_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_20_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_20_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_20_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_20_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_20_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_20_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_20_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_20_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_20_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_20_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_20_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_20_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_20_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_20_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_20_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_20_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_20_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_20_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_20_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_21_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_21_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_21_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_21_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_21_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_21_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_21_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_21_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_21_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_21_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_21_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_21_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_21_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_21_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_21_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_21_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_21_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_21_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_21_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_21_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_21_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_21_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_21_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_21_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_21_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_21_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_21_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_21_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_21_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_21_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_21_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_21_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_21_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_21_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_21_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_22_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_22_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_22_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_22_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_22_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_22_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_22_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_22_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_22_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_22_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_22_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_22_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_22_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_22_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_22_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_22_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_22_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_22_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_22_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_22_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_22_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_22_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_22_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_22_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_22_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_22_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_22_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_22_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_22_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_22_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_22_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_22_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_22_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_22_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_22_PWM2_OUT 0xe

#define MEGAMUX_LP_GPIO_23_I2C0_SCL 0x9
#define MEGAMUX_LP_GPIO_23_UART1_CTS 0x6
#define MEGAMUX_LP_GPIO_23_COEX_BLE_MBSY 0x16
#define MEGAMUX_LP_GPIO_23_COEX_BLE_TX 0x13
#define MEGAMUX_LP_GPIO_23_UART0_RTS 0x3
#define MEGAMUX_LP_GPIO_23_UART0_RXD 0x0
#define MEGAMUX_LP_GPIO_23_32KHZ_CLK 0x10
#define MEGAMUX_LP_GPIO_23_COEX_BLE_IN_PROCESS 0x15
#define MEGAMUX_LP_GPIO_23_UART0_TXD 0x1
#define MEGAMUX_LP_GPIO_23_UART1_TXD 0x5
#define MEGAMUX_LP_GPIO_23_I2C1_SCL 0xb
#define MEGAMUX_LP_GPIO_23_COEX_WLAN_RX 0x12
#define MEGAMUX_LP_GPIO_23_COEX_WLAN_TX 0x11
#define MEGAMUX_LP_GPIO_23_PWM1_OUT 0xd
#define MEGAMUX_LP_GPIO_23_QUAD_DEC0_B 0x1e
#define MEGAMUX_LP_GPIO_23_UART1_RTS 0x7
#define MEGAMUX_LP_GPIO_23_UART0_CTS 0x2
#define MEGAMUX_LP_GPIO_23_UART1_RXD 0x4
#define MEGAMUX_LP_GPIO_23_COEX_BLE_PTI_0 0x19
#define MEGAMUX_LP_GPIO_23_COEX_BLE_PTI_1 0x1a
#define MEGAMUX_LP_GPIO_23_COEX_BLE_PTI_2 0x1b
#define MEGAMUX_LP_GPIO_23_COEX_BLE_PTI_3 0x1c
#define MEGAMUX_LP_GPIO_23_I2C1_SDA 0xa
#define MEGAMUX_LP_GPIO_23_I2C0_SDA 0x8
#define MEGAMUX_LP_GPIO_23_COEX_BLE_SYNC 0x17
#define MEGAMUX_LP_GPIO_23_QUAD_DEC2_A 0x21
#define MEGAMUX_LP_GPIO_23_QUAD_DEC2_B 0x22
#define MEGAMUX_LP_GPIO_23_COEX_BLE_RX 0x14
#define MEGAMUX_LP_GPIO_23_QUAD_DEC1_B 0x20
#define MEGAMUX_LP_GPIO_23_PWM3_OUT 0xf
#define MEGAMUX_LP_GPIO_23_COEX_BLE_RXNTX 0x18
#define MEGAMUX_LP_GPIO_23_QUAD_DEC0_A 0x1d
#define MEGAMUX_LP_GPIO_23_PWM0_OUT 0xc
#define MEGAMUX_LP_GPIO_23_QUAD_DEC1_A 0x1f
#define MEGAMUX_LP_GPIO_23_PWM2_OUT 0xe


#define PINMUX_LP_GPIO_0_GPIO ( PIN_LP_GPIO_0<<16 | MUX_LP_GPIO_0_GPIO )
#define PINMUX_LP_GPIO_0_M_I2C0_SCL ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_I2C0_SCL<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_UART1_CTS ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_UART1_CTS<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_COEX_BLE_MBSY ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_COEX_BLE_TX ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_COEX_BLE_TX<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_UART0_RTS ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_UART0_RTS<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_UART0_RXD ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_UART0_RXD<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_32KHZ_CLK ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_32KHZ_CLK<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_UART0_TXD ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_UART0_TXD<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_UART1_TXD ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_UART1_TXD<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_I2C1_SCL ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_I2C1_SCL<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_COEX_WLAN_RX ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_COEX_WLAN_RX<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_COEX_WLAN_TX ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_COEX_WLAN_TX<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_PWM1_OUT ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_PWM1_OUT<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_QUAD_DEC0_B ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_QUAD_DEC0_B<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_UART1_RTS ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_UART1_RTS<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_UART0_CTS ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_UART0_CTS<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_UART1_RXD ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_UART1_RXD<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_I2C1_SDA ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_I2C1_SDA<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_I2C0_SDA ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_I2C0_SDA<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_COEX_BLE_SYNC ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_QUAD_DEC2_A ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_QUAD_DEC2_A<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_QUAD_DEC2_B ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_QUAD_DEC2_B<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_COEX_BLE_RX ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_COEX_BLE_RX<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_QUAD_DEC1_B ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_QUAD_DEC1_B<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_PWM3_OUT ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_PWM3_OUT<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_QUAD_DEC0_A ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_QUAD_DEC0_A<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_PWM0_OUT ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_PWM0_OUT<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_QUAD_DEC1_A ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_QUAD_DEC1_A<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_M_PWM2_OUT ( PIN_LP_GPIO_0<<16 | MEGAMUX_LP_GPIO_0_PWM2_OUT<<8 | MUX_LP_GPIO_0_MEGAMUX )
#define PINMUX_LP_GPIO_0_SWD_CLK ( PIN_LP_GPIO_0<<16 | MUX_LP_GPIO_0_SWD_CLK )
#define PINMUX_LP_GPIO_0_TEST_OUT_0 ( PIN_LP_GPIO_0<<16 | MUX_LP_GPIO_0_TEST_OUT_0 )

#define PINMUX_LP_GPIO_1_GPIO ( PIN_LP_GPIO_1<<16 | MUX_LP_GPIO_1_GPIO )
#define PINMUX_LP_GPIO_1_SWD_IO ( PIN_LP_GPIO_1<<16 | MUX_LP_GPIO_1_SWD_IO )
#define PINMUX_LP_GPIO_1_M_I2C0_SCL ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_I2C0_SCL<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_UART1_CTS ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_UART1_CTS<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_COEX_BLE_MBSY ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_COEX_BLE_TX ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_COEX_BLE_TX<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_UART0_RTS ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_UART0_RTS<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_UART0_RXD ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_UART0_RXD<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_32KHZ_CLK ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_32KHZ_CLK<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_UART0_TXD ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_UART0_TXD<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_UART1_TXD ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_UART1_TXD<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_I2C1_SCL ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_I2C1_SCL<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_COEX_WLAN_RX ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_COEX_WLAN_RX<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_COEX_WLAN_TX ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_COEX_WLAN_TX<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_PWM1_OUT ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_PWM1_OUT<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_QUAD_DEC0_B ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_QUAD_DEC0_B<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_UART1_RTS ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_UART1_RTS<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_UART0_CTS ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_UART0_CTS<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_UART1_RXD ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_UART1_RXD<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_I2C1_SDA ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_I2C1_SDA<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_I2C0_SDA ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_I2C0_SDA<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_COEX_BLE_SYNC ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_QUAD_DEC2_A ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_QUAD_DEC2_A<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_QUAD_DEC2_B ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_QUAD_DEC2_B<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_COEX_BLE_RX ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_COEX_BLE_RX<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_QUAD_DEC1_B ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_QUAD_DEC1_B<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_PWM3_OUT ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_PWM3_OUT<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_QUAD_DEC0_A ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_QUAD_DEC0_A<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_PWM0_OUT ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_PWM0_OUT<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_QUAD_DEC1_A ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_QUAD_DEC1_A<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_M_PWM2_OUT ( PIN_LP_GPIO_1<<16 | MEGAMUX_LP_GPIO_1_PWM2_OUT<<8 | MUX_LP_GPIO_1_MEGAMUX )
#define PINMUX_LP_GPIO_1_TEST_OUT_1 ( PIN_LP_GPIO_1<<16 | MUX_LP_GPIO_1_TEST_OUT_1 )

#define PINMUX_LP_GPIO_2_M_I2C0_SCL ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_I2C0_SCL<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_UART1_CTS ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_UART1_CTS<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_COEX_BLE_MBSY ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_COEX_BLE_TX ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_COEX_BLE_TX<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_UART0_RTS ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_UART0_RTS<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_UART0_RXD ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_UART0_RXD<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_32KHZ_CLK ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_32KHZ_CLK<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_UART0_TXD ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_UART0_TXD<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_UART1_TXD ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_UART1_TXD<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_I2C1_SCL ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_I2C1_SCL<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_COEX_WLAN_RX ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_COEX_WLAN_RX<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_COEX_WLAN_TX ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_COEX_WLAN_TX<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_PWM1_OUT ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_PWM1_OUT<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_QUAD_DEC0_B ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_QUAD_DEC0_B<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_UART1_RTS ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_UART1_RTS<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_UART0_CTS ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_UART0_CTS<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_UART1_RXD ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_UART1_RXD<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_I2C1_SDA ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_I2C1_SDA<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_I2C0_SDA ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_I2C0_SDA<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_COEX_BLE_SYNC ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_QUAD_DEC2_A ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_QUAD_DEC2_A<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_QUAD_DEC2_B ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_QUAD_DEC2_B<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_COEX_BLE_RX ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_COEX_BLE_RX<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_QUAD_DEC1_B ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_QUAD_DEC1_B<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_PWM3_OUT ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_PWM3_OUT<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_QUAD_DEC0_A ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_QUAD_DEC0_A<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_PWM0_OUT ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_PWM0_OUT<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_QUAD_DEC1_A ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_QUAD_DEC1_A<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_M_PWM2_OUT ( PIN_LP_GPIO_2<<16 | MEGAMUX_LP_GPIO_2_PWM2_OUT<<8 | MUX_LP_GPIO_2_MEGAMUX )
#define PINMUX_LP_GPIO_2_SPI_FLASH0_SCK ( PIN_LP_GPIO_2<<16 | MUX_LP_GPIO_2_SPI_FLASH0_SCK )
#define PINMUX_LP_GPIO_2_SPI1_SCK ( PIN_LP_GPIO_2<<16 | MUX_LP_GPIO_2_SPI1_SCK )
#define PINMUX_LP_GPIO_2_TEST_OUT_2 ( PIN_LP_GPIO_2<<16 | MUX_LP_GPIO_2_TEST_OUT_2 )
#define PINMUX_LP_GPIO_2_UART0_RXD ( PIN_LP_GPIO_2<<16 | MUX_LP_GPIO_2_UART0_RXD )
#define PINMUX_LP_GPIO_2_GPIO ( PIN_LP_GPIO_2<<16 | MUX_LP_GPIO_2_GPIO )
#define PINMUX_LP_GPIO_2_SPI0_SCK ( PIN_LP_GPIO_2<<16 | MUX_LP_GPIO_2_SPI0_SCK )

#define PINMUX_LP_GPIO_3_UART0_TXD ( PIN_LP_GPIO_3<<16 | MUX_LP_GPIO_3_UART0_TXD )
#define PINMUX_LP_GPIO_3_SPI0_MOSI ( PIN_LP_GPIO_3<<16 | MUX_LP_GPIO_3_SPI0_MOSI )
#define PINMUX_LP_GPIO_3_M_I2C0_SCL ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_I2C0_SCL<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_UART1_CTS ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_UART1_CTS<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_COEX_BLE_MBSY ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_COEX_BLE_TX ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_COEX_BLE_TX<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_UART0_RTS ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_UART0_RTS<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_UART0_RXD ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_UART0_RXD<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_32KHZ_CLK ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_32KHZ_CLK<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_UART0_TXD ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_UART0_TXD<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_UART1_TXD ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_UART1_TXD<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_I2C1_SCL ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_I2C1_SCL<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_COEX_WLAN_RX ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_COEX_WLAN_RX<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_COEX_WLAN_TX ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_COEX_WLAN_TX<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_PWM1_OUT ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_PWM1_OUT<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_QUAD_DEC0_B ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_QUAD_DEC0_B<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_UART1_RTS ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_UART1_RTS<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_UART0_CTS ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_UART0_CTS<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_UART1_RXD ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_UART1_RXD<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_I2C1_SDA ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_I2C1_SDA<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_I2C0_SDA ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_I2C0_SDA<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_COEX_BLE_SYNC ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_QUAD_DEC2_A ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_QUAD_DEC2_A<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_QUAD_DEC2_B ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_QUAD_DEC2_B<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_COEX_BLE_RX ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_COEX_BLE_RX<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_QUAD_DEC1_B ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_QUAD_DEC1_B<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_PWM3_OUT ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_PWM3_OUT<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_QUAD_DEC0_A ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_QUAD_DEC0_A<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_PWM0_OUT ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_PWM0_OUT<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_QUAD_DEC1_A ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_QUAD_DEC1_A<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_M_PWM2_OUT ( PIN_LP_GPIO_3<<16 | MEGAMUX_LP_GPIO_3_PWM2_OUT<<8 | MUX_LP_GPIO_3_MEGAMUX )
#define PINMUX_LP_GPIO_3_SPI1_MOSI ( PIN_LP_GPIO_3<<16 | MUX_LP_GPIO_3_SPI1_MOSI )
#define PINMUX_LP_GPIO_3_SPI_FLASH0_TXD ( PIN_LP_GPIO_3<<16 | MUX_LP_GPIO_3_SPI_FLASH0_TXD )
#define PINMUX_LP_GPIO_3_TEST_OUT_3 ( PIN_LP_GPIO_3<<16 | MUX_LP_GPIO_3_TEST_OUT_3 )
#define PINMUX_LP_GPIO_3_GPIO ( PIN_LP_GPIO_3<<16 | MUX_LP_GPIO_3_GPIO )

#define PINMUX_LP_GPIO_4_M_I2C0_SCL ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_I2C0_SCL<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_UART1_CTS ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_UART1_CTS<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_COEX_BLE_MBSY ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_COEX_BLE_TX ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_COEX_BLE_TX<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_UART0_RTS ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_UART0_RTS<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_UART0_RXD ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_UART0_RXD<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_32KHZ_CLK ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_32KHZ_CLK<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_UART0_TXD ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_UART0_TXD<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_UART1_TXD ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_UART1_TXD<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_I2C1_SCL ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_I2C1_SCL<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_COEX_WLAN_RX ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_COEX_WLAN_RX<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_COEX_WLAN_TX ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_COEX_WLAN_TX<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_PWM1_OUT ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_PWM1_OUT<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_QUAD_DEC0_B ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_QUAD_DEC0_B<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_UART1_RTS ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_UART1_RTS<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_UART0_CTS ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_UART0_CTS<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_UART1_RXD ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_UART1_RXD<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_I2C1_SDA ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_I2C1_SDA<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_I2C0_SDA ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_I2C0_SDA<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_COEX_BLE_SYNC ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_QUAD_DEC2_A ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_QUAD_DEC2_A<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_QUAD_DEC2_B ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_QUAD_DEC2_B<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_COEX_BLE_RX ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_COEX_BLE_RX<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_QUAD_DEC1_B ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_QUAD_DEC1_B<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_PWM3_OUT ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_PWM3_OUT<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_QUAD_DEC0_A ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_QUAD_DEC0_A<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_PWM0_OUT ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_PWM0_OUT<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_QUAD_DEC1_A ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_QUAD_DEC1_A<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_M_PWM2_OUT ( PIN_LP_GPIO_4<<16 | MEGAMUX_LP_GPIO_4_PWM2_OUT<<8 | MUX_LP_GPIO_4_MEGAMUX )
#define PINMUX_LP_GPIO_4_UART0_CTS ( PIN_LP_GPIO_4<<16 | MUX_LP_GPIO_4_UART0_CTS )
#define PINMUX_LP_GPIO_4_SPI0_SSN ( PIN_LP_GPIO_4<<16 | MUX_LP_GPIO_4_SPI0_SSN )
#define PINMUX_LP_GPIO_4_SPI_FLASH0_SSN ( PIN_LP_GPIO_4<<16 | MUX_LP_GPIO_4_SPI_FLASH0_SSN )
#define PINMUX_LP_GPIO_4_TEST_OUT_4 ( PIN_LP_GPIO_4<<16 | MUX_LP_GPIO_4_TEST_OUT_4 )
#define PINMUX_LP_GPIO_4_GPIO ( PIN_LP_GPIO_4<<16 | MUX_LP_GPIO_4_GPIO )
#define PINMUX_LP_GPIO_4_SPI1_SSN ( PIN_LP_GPIO_4<<16 | MUX_LP_GPIO_4_SPI1_SSN )

#define PINMUX_LP_GPIO_5_SPI_FLASH0_RXD ( PIN_LP_GPIO_5<<16 | MUX_LP_GPIO_5_SPI_FLASH0_RXD )
#define PINMUX_LP_GPIO_5_M_I2C0_SCL ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_I2C0_SCL<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_UART1_CTS ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_UART1_CTS<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_COEX_BLE_MBSY ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_COEX_BLE_TX ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_COEX_BLE_TX<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_UART0_RTS ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_UART0_RTS<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_UART0_RXD ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_UART0_RXD<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_32KHZ_CLK ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_32KHZ_CLK<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_UART0_TXD ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_UART0_TXD<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_UART1_TXD ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_UART1_TXD<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_I2C1_SCL ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_I2C1_SCL<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_COEX_WLAN_RX ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_COEX_WLAN_RX<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_COEX_WLAN_TX ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_COEX_WLAN_TX<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_PWM1_OUT ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_PWM1_OUT<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_QUAD_DEC0_B ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_QUAD_DEC0_B<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_UART1_RTS ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_UART1_RTS<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_UART0_CTS ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_UART0_CTS<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_UART1_RXD ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_UART1_RXD<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_I2C1_SDA ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_I2C1_SDA<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_I2C0_SDA ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_I2C0_SDA<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_COEX_BLE_SYNC ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_QUAD_DEC2_A ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_QUAD_DEC2_A<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_QUAD_DEC2_B ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_QUAD_DEC2_B<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_COEX_BLE_RX ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_COEX_BLE_RX<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_QUAD_DEC1_B ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_QUAD_DEC1_B<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_PWM3_OUT ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_PWM3_OUT<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_QUAD_DEC0_A ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_QUAD_DEC0_A<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_PWM0_OUT ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_PWM0_OUT<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_QUAD_DEC1_A ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_QUAD_DEC1_A<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_M_PWM2_OUT ( PIN_LP_GPIO_5<<16 | MEGAMUX_LP_GPIO_5_PWM2_OUT<<8 | MUX_LP_GPIO_5_MEGAMUX )
#define PINMUX_LP_GPIO_5_SPI0_MISO ( PIN_LP_GPIO_5<<16 | MUX_LP_GPIO_5_SPI0_MISO )
#define PINMUX_LP_GPIO_5_SPI1_MISO ( PIN_LP_GPIO_5<<16 | MUX_LP_GPIO_5_SPI1_MISO )
#define PINMUX_LP_GPIO_5_TEST_OUT_5 ( PIN_LP_GPIO_5<<16 | MUX_LP_GPIO_5_TEST_OUT_5 )
#define PINMUX_LP_GPIO_5_UART0_RTS ( PIN_LP_GPIO_5<<16 | MUX_LP_GPIO_5_UART0_RTS )
#define PINMUX_LP_GPIO_5_GPIO ( PIN_LP_GPIO_5<<16 | MUX_LP_GPIO_5_GPIO )

#define PINMUX_LP_GPIO_6_M_I2C0_SCL ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_I2C0_SCL<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_UART1_CTS ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_UART1_CTS<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_COEX_BLE_MBSY ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_COEX_BLE_TX ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_COEX_BLE_TX<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_UART0_RTS ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_UART0_RTS<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_UART0_RXD ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_UART0_RXD<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_32KHZ_CLK ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_32KHZ_CLK<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_UART0_TXD ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_UART0_TXD<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_UART1_TXD ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_UART1_TXD<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_I2C1_SCL ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_I2C1_SCL<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_COEX_WLAN_RX ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_COEX_WLAN_RX<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_COEX_WLAN_TX ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_COEX_WLAN_TX<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_PWM1_OUT ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_PWM1_OUT<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_QUAD_DEC0_B ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_QUAD_DEC0_B<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_UART1_RTS ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_UART1_RTS<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_UART0_CTS ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_UART0_CTS<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_UART1_RXD ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_UART1_RXD<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_I2C1_SDA ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_I2C1_SDA<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_I2C0_SDA ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_I2C0_SDA<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_COEX_BLE_SYNC ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_QUAD_DEC2_A ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_QUAD_DEC2_A<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_QUAD_DEC2_B ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_QUAD_DEC2_B<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_COEX_BLE_RX ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_COEX_BLE_RX<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_QUAD_DEC1_B ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_QUAD_DEC1_B<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_PWM3_OUT ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_PWM3_OUT<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_QUAD_DEC0_A ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_QUAD_DEC0_A<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_PWM0_OUT ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_PWM0_OUT<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_QUAD_DEC1_A ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_QUAD_DEC1_A<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_M_PWM2_OUT ( PIN_LP_GPIO_6<<16 | MEGAMUX_LP_GPIO_6_PWM2_OUT<<8 | MUX_LP_GPIO_6_MEGAMUX )
#define PINMUX_LP_GPIO_6_SPI_FLASH0_SCK ( PIN_LP_GPIO_6<<16 | MUX_LP_GPIO_6_SPI_FLASH0_SCK )
#define PINMUX_LP_GPIO_6_UART1_RXD ( PIN_LP_GPIO_6<<16 | MUX_LP_GPIO_6_UART1_RXD )
#define PINMUX_LP_GPIO_6_TEST_OUT_6 ( PIN_LP_GPIO_6<<16 | MUX_LP_GPIO_6_TEST_OUT_6 )
#define PINMUX_LP_GPIO_6_GPIO ( PIN_LP_GPIO_6<<16 | MUX_LP_GPIO_6_GPIO )
#define PINMUX_LP_GPIO_6_SPI0_SCK ( PIN_LP_GPIO_6<<16 | MUX_LP_GPIO_6_SPI0_SCK )

#define PINMUX_LP_GPIO_7_SPI0_MOSI ( PIN_LP_GPIO_7<<16 | MUX_LP_GPIO_7_SPI0_MOSI )
#define PINMUX_LP_GPIO_7_UART1_TXD ( PIN_LP_GPIO_7<<16 | MUX_LP_GPIO_7_UART1_TXD )
#define PINMUX_LP_GPIO_7_M_I2C0_SCL ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_I2C0_SCL<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_UART1_CTS ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_UART1_CTS<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_COEX_BLE_MBSY ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_COEX_BLE_TX ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_COEX_BLE_TX<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_UART0_RTS ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_UART0_RTS<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_UART0_RXD ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_UART0_RXD<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_32KHZ_CLK ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_32KHZ_CLK<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_UART0_TXD ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_UART0_TXD<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_UART1_TXD ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_UART1_TXD<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_I2C1_SCL ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_I2C1_SCL<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_COEX_WLAN_RX ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_COEX_WLAN_RX<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_COEX_WLAN_TX ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_COEX_WLAN_TX<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_PWM1_OUT ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_PWM1_OUT<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_QUAD_DEC0_B ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_QUAD_DEC0_B<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_UART1_RTS ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_UART1_RTS<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_UART0_CTS ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_UART0_CTS<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_UART1_RXD ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_UART1_RXD<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_I2C1_SDA ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_I2C1_SDA<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_I2C0_SDA ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_I2C0_SDA<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_COEX_BLE_SYNC ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_QUAD_DEC2_A ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_QUAD_DEC2_A<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_QUAD_DEC2_B ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_QUAD_DEC2_B<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_COEX_BLE_RX ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_COEX_BLE_RX<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_QUAD_DEC1_B ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_QUAD_DEC1_B<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_PWM3_OUT ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_PWM3_OUT<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_QUAD_DEC0_A ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_QUAD_DEC0_A<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_PWM0_OUT ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_PWM0_OUT<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_QUAD_DEC1_A ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_QUAD_DEC1_A<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_M_PWM2_OUT ( PIN_LP_GPIO_7<<16 | MEGAMUX_LP_GPIO_7_PWM2_OUT<<8 | MUX_LP_GPIO_7_MEGAMUX )
#define PINMUX_LP_GPIO_7_TEST_OUT_7 ( PIN_LP_GPIO_7<<16 | MUX_LP_GPIO_7_TEST_OUT_7 )
#define PINMUX_LP_GPIO_7_SPI_FLASH0_TXD ( PIN_LP_GPIO_7<<16 | MUX_LP_GPIO_7_SPI_FLASH0_TXD )
#define PINMUX_LP_GPIO_7_GPIO ( PIN_LP_GPIO_7<<16 | MUX_LP_GPIO_7_GPIO )

#define PINMUX_LP_GPIO_8_M_I2C0_SCL ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_I2C0_SCL<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_UART1_CTS ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_UART1_CTS<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_COEX_BLE_MBSY ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_COEX_BLE_TX ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_COEX_BLE_TX<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_UART0_RTS ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_UART0_RTS<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_UART0_RXD ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_UART0_RXD<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_32KHZ_CLK ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_32KHZ_CLK<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_UART0_TXD ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_UART0_TXD<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_UART1_TXD ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_UART1_TXD<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_I2C1_SCL ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_I2C1_SCL<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_COEX_WLAN_RX ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_COEX_WLAN_RX<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_COEX_WLAN_TX ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_COEX_WLAN_TX<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_PWM1_OUT ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_PWM1_OUT<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_QUAD_DEC0_B ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_QUAD_DEC0_B<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_UART1_RTS ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_UART1_RTS<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_UART0_CTS ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_UART0_CTS<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_UART1_RXD ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_UART1_RXD<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_I2C1_SDA ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_I2C1_SDA<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_I2C0_SDA ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_I2C0_SDA<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_COEX_BLE_SYNC ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_QUAD_DEC2_A ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_QUAD_DEC2_A<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_QUAD_DEC2_B ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_QUAD_DEC2_B<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_COEX_BLE_RX ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_COEX_BLE_RX<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_QUAD_DEC1_B ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_QUAD_DEC1_B<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_PWM3_OUT ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_PWM3_OUT<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_QUAD_DEC0_A ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_QUAD_DEC0_A<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_PWM0_OUT ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_PWM0_OUT<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_QUAD_DEC1_A ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_QUAD_DEC1_A<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_M_PWM2_OUT ( PIN_LP_GPIO_8<<16 | MEGAMUX_LP_GPIO_8_PWM2_OUT<<8 | MUX_LP_GPIO_8_MEGAMUX )
#define PINMUX_LP_GPIO_8_SPI0_SSN ( PIN_LP_GPIO_8<<16 | MUX_LP_GPIO_8_SPI0_SSN )
#define PINMUX_LP_GPIO_8_SPI_FLASH0_SSN ( PIN_LP_GPIO_8<<16 | MUX_LP_GPIO_8_SPI_FLASH0_SSN )
#define PINMUX_LP_GPIO_8_GPIO ( PIN_LP_GPIO_8<<16 | MUX_LP_GPIO_8_GPIO )
#define PINMUX_LP_GPIO_8_I2C0_SDA ( PIN_LP_GPIO_8<<16 | MUX_LP_GPIO_8_I2C0_SDA )
#define PINMUX_LP_GPIO_8_TEST_OUT_8 ( PIN_LP_GPIO_8<<16 | MUX_LP_GPIO_8_TEST_OUT_8 )

#define PINMUX_LP_GPIO_9_SPI_FLASH0_RXD ( PIN_LP_GPIO_9<<16 | MUX_LP_GPIO_9_SPI_FLASH0_RXD )
#define PINMUX_LP_GPIO_9_M_I2C0_SCL ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_I2C0_SCL<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_UART1_CTS ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_UART1_CTS<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_COEX_BLE_MBSY ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_COEX_BLE_TX ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_COEX_BLE_TX<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_UART0_RTS ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_UART0_RTS<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_UART0_RXD ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_UART0_RXD<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_32KHZ_CLK ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_32KHZ_CLK<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_UART0_TXD ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_UART0_TXD<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_UART1_TXD ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_UART1_TXD<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_I2C1_SCL ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_I2C1_SCL<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_COEX_WLAN_RX ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_COEX_WLAN_RX<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_COEX_WLAN_TX ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_COEX_WLAN_TX<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_PWM1_OUT ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_PWM1_OUT<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_QUAD_DEC0_B ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_QUAD_DEC0_B<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_UART1_RTS ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_UART1_RTS<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_UART0_CTS ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_UART0_CTS<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_UART1_RXD ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_UART1_RXD<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_I2C1_SDA ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_I2C1_SDA<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_I2C0_SDA ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_I2C0_SDA<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_COEX_BLE_SYNC ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_QUAD_DEC2_A ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_QUAD_DEC2_A<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_QUAD_DEC2_B ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_QUAD_DEC2_B<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_COEX_BLE_RX ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_COEX_BLE_RX<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_QUAD_DEC1_B ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_QUAD_DEC1_B<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_PWM3_OUT ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_PWM3_OUT<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_QUAD_DEC0_A ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_QUAD_DEC0_A<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_PWM0_OUT ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_PWM0_OUT<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_QUAD_DEC1_A ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_QUAD_DEC1_A<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_M_PWM2_OUT ( PIN_LP_GPIO_9<<16 | MEGAMUX_LP_GPIO_9_PWM2_OUT<<8 | MUX_LP_GPIO_9_MEGAMUX )
#define PINMUX_LP_GPIO_9_SPI0_MISO ( PIN_LP_GPIO_9<<16 | MUX_LP_GPIO_9_SPI0_MISO )
#define PINMUX_LP_GPIO_9_I2C0_SCL ( PIN_LP_GPIO_9<<16 | MUX_LP_GPIO_9_I2C0_SCL )
#define PINMUX_LP_GPIO_9_GPIO ( PIN_LP_GPIO_9<<16 | MUX_LP_GPIO_9_GPIO )
#define PINMUX_LP_GPIO_9_TEST_OUT_9 ( PIN_LP_GPIO_9<<16 | MUX_LP_GPIO_9_TEST_OUT_9 )

#define PINMUX_LP_GPIO_10_GPIO ( PIN_LP_GPIO_10<<16 | MUX_LP_GPIO_10_GPIO )
#define PINMUX_LP_GPIO_10_M_I2C0_SCL ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_I2C0_SCL<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_UART1_CTS ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_UART1_CTS<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_COEX_BLE_MBSY ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_COEX_BLE_TX ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_COEX_BLE_TX<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_UART0_RTS ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_UART0_RTS<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_UART0_RXD ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_UART0_RXD<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_32KHZ_CLK ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_32KHZ_CLK<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_UART0_TXD ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_UART0_TXD<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_UART1_TXD ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_UART1_TXD<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_I2C1_SCL ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_I2C1_SCL<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_COEX_WLAN_RX ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_COEX_WLAN_RX<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_COEX_WLAN_TX ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_COEX_WLAN_TX<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_PWM1_OUT ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_PWM1_OUT<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_QUAD_DEC0_B ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_QUAD_DEC0_B<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_UART1_RTS ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_UART1_RTS<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_UART0_CTS ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_UART0_CTS<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_UART1_RXD ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_UART1_RXD<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_I2C1_SDA ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_I2C1_SDA<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_I2C0_SDA ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_I2C0_SDA<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_COEX_BLE_SYNC ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_QUAD_DEC2_A ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_QUAD_DEC2_A<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_QUAD_DEC2_B ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_QUAD_DEC2_B<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_COEX_BLE_RX ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_COEX_BLE_RX<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_QUAD_DEC1_B ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_QUAD_DEC1_B<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_PWM3_OUT ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_PWM3_OUT<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_QUAD_DEC0_A ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_QUAD_DEC0_A<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_PWM0_OUT ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_PWM0_OUT<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_QUAD_DEC1_A ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_QUAD_DEC1_A<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_M_PWM2_OUT ( PIN_LP_GPIO_10<<16 | MEGAMUX_LP_GPIO_10_PWM2_OUT<<8 | MUX_LP_GPIO_10_MEGAMUX )
#define PINMUX_LP_GPIO_10_TEST_OUT_10 ( PIN_LP_GPIO_10<<16 | MUX_LP_GPIO_10_TEST_OUT_10 )
#define PINMUX_LP_GPIO_10_SPI_FLASH0_SCK ( PIN_LP_GPIO_10<<16 | MUX_LP_GPIO_10_SPI_FLASH0_SCK )
#define PINMUX_LP_GPIO_10_SPI0_SCK ( PIN_LP_GPIO_10<<16 | MUX_LP_GPIO_10_SPI0_SCK )

#define PINMUX_LP_GPIO_11_SPI0_MOSI ( PIN_LP_GPIO_11<<16 | MUX_LP_GPIO_11_SPI0_MOSI )
#define PINMUX_LP_GPIO_11_GPIO ( PIN_LP_GPIO_11<<16 | MUX_LP_GPIO_11_GPIO )
#define PINMUX_LP_GPIO_11_M_I2C0_SCL ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_I2C0_SCL<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_UART1_CTS ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_UART1_CTS<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_COEX_BLE_MBSY ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_COEX_BLE_TX ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_COEX_BLE_TX<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_UART0_RTS ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_UART0_RTS<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_UART0_RXD ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_UART0_RXD<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_32KHZ_CLK ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_32KHZ_CLK<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_UART0_TXD ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_UART0_TXD<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_UART1_TXD ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_UART1_TXD<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_I2C1_SCL ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_I2C1_SCL<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_COEX_WLAN_RX ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_COEX_WLAN_RX<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_COEX_WLAN_TX ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_COEX_WLAN_TX<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_PWM1_OUT ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_PWM1_OUT<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_QUAD_DEC0_B ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_QUAD_DEC0_B<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_UART1_RTS ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_UART1_RTS<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_UART0_CTS ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_UART0_CTS<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_UART1_RXD ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_UART1_RXD<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_I2C1_SDA ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_I2C1_SDA<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_I2C0_SDA ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_I2C0_SDA<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_COEX_BLE_SYNC ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_QUAD_DEC2_A ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_QUAD_DEC2_A<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_QUAD_DEC2_B ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_QUAD_DEC2_B<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_COEX_BLE_RX ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_COEX_BLE_RX<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_QUAD_DEC1_B ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_QUAD_DEC1_B<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_PWM3_OUT ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_PWM3_OUT<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_QUAD_DEC0_A ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_QUAD_DEC0_A<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_PWM0_OUT ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_PWM0_OUT<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_QUAD_DEC1_A ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_QUAD_DEC1_A<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_M_PWM2_OUT ( PIN_LP_GPIO_11<<16 | MEGAMUX_LP_GPIO_11_PWM2_OUT<<8 | MUX_LP_GPIO_11_MEGAMUX )
#define PINMUX_LP_GPIO_11_SPI_FLASH0_TXD ( PIN_LP_GPIO_11<<16 | MUX_LP_GPIO_11_SPI_FLASH0_TXD )
#define PINMUX_LP_GPIO_11_TEST_OUT_11 ( PIN_LP_GPIO_11<<16 | MUX_LP_GPIO_11_TEST_OUT_11 )

#define PINMUX_LP_GPIO_12_SPI_FLASH0_SSN ( PIN_LP_GPIO_12<<16 | MUX_LP_GPIO_12_SPI_FLASH0_SSN )
#define PINMUX_LP_GPIO_12_GPIO ( PIN_LP_GPIO_12<<16 | MUX_LP_GPIO_12_GPIO )
#define PINMUX_LP_GPIO_12_SPI0_SSN ( PIN_LP_GPIO_12<<16 | MUX_LP_GPIO_12_SPI0_SSN )
#define PINMUX_LP_GPIO_12_M_I2C0_SCL ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_I2C0_SCL<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_UART1_CTS ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_UART1_CTS<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_COEX_BLE_MBSY ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_COEX_BLE_TX ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_COEX_BLE_TX<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_UART0_RTS ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_UART0_RTS<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_UART0_RXD ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_UART0_RXD<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_32KHZ_CLK ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_32KHZ_CLK<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_UART0_TXD ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_UART0_TXD<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_UART1_TXD ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_UART1_TXD<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_I2C1_SCL ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_I2C1_SCL<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_COEX_WLAN_RX ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_COEX_WLAN_RX<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_COEX_WLAN_TX ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_COEX_WLAN_TX<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_PWM1_OUT ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_PWM1_OUT<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_QUAD_DEC0_B ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_QUAD_DEC0_B<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_UART1_RTS ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_UART1_RTS<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_UART0_CTS ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_UART0_CTS<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_UART1_RXD ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_UART1_RXD<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_I2C1_SDA ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_I2C1_SDA<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_I2C0_SDA ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_I2C0_SDA<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_COEX_BLE_SYNC ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_QUAD_DEC2_A ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_QUAD_DEC2_A<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_QUAD_DEC2_B ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_QUAD_DEC2_B<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_COEX_BLE_RX ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_COEX_BLE_RX<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_QUAD_DEC1_B ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_QUAD_DEC1_B<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_PWM3_OUT ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_PWM3_OUT<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_QUAD_DEC0_A ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_QUAD_DEC0_A<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_PWM0_OUT ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_PWM0_OUT<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_QUAD_DEC1_A ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_QUAD_DEC1_A<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_M_PWM2_OUT ( PIN_LP_GPIO_12<<16 | MEGAMUX_LP_GPIO_12_PWM2_OUT<<8 | MUX_LP_GPIO_12_MEGAMUX )
#define PINMUX_LP_GPIO_12_TEST_OUT_12 ( PIN_LP_GPIO_12<<16 | MUX_LP_GPIO_12_TEST_OUT_12 )

#define PINMUX_LP_GPIO_13_GPIO ( PIN_LP_GPIO_13<<16 | MUX_LP_GPIO_13_GPIO )
#define PINMUX_LP_GPIO_13_SPI_FLASH0_RXD ( PIN_LP_GPIO_13<<16 | MUX_LP_GPIO_13_SPI_FLASH0_RXD )
#define PINMUX_LP_GPIO_13_M_I2C0_SCL ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_I2C0_SCL<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_UART1_CTS ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_UART1_CTS<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_COEX_BLE_MBSY ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_COEX_BLE_TX ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_COEX_BLE_TX<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_UART0_RTS ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_UART0_RTS<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_UART0_RXD ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_UART0_RXD<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_32KHZ_CLK ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_32KHZ_CLK<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_UART0_TXD ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_UART0_TXD<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_UART1_TXD ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_UART1_TXD<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_I2C1_SCL ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_I2C1_SCL<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_COEX_WLAN_RX ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_COEX_WLAN_RX<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_COEX_WLAN_TX ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_COEX_WLAN_TX<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_PWM1_OUT ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_PWM1_OUT<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_QUAD_DEC0_B ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_QUAD_DEC0_B<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_UART1_RTS ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_UART1_RTS<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_UART0_CTS ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_UART0_CTS<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_UART1_RXD ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_UART1_RXD<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_I2C1_SDA ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_I2C1_SDA<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_I2C0_SDA ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_I2C0_SDA<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_COEX_BLE_SYNC ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_QUAD_DEC2_A ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_QUAD_DEC2_A<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_QUAD_DEC2_B ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_QUAD_DEC2_B<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_COEX_BLE_RX ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_COEX_BLE_RX<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_QUAD_DEC1_B ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_QUAD_DEC1_B<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_PWM3_OUT ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_PWM3_OUT<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_QUAD_DEC0_A ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_QUAD_DEC0_A<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_PWM0_OUT ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_PWM0_OUT<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_QUAD_DEC1_A ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_QUAD_DEC1_A<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_M_PWM2_OUT ( PIN_LP_GPIO_13<<16 | MEGAMUX_LP_GPIO_13_PWM2_OUT<<8 | MUX_LP_GPIO_13_MEGAMUX )
#define PINMUX_LP_GPIO_13_SPI0_MISO ( PIN_LP_GPIO_13<<16 | MUX_LP_GPIO_13_SPI0_MISO )
#define PINMUX_LP_GPIO_13_TEST_OUT_13 ( PIN_LP_GPIO_13<<16 | MUX_LP_GPIO_13_TEST_OUT_13 )

#define PINMUX_LP_GPIO_14_TEST_OUT_14 ( PIN_LP_GPIO_14<<16 | MUX_LP_GPIO_14_TEST_OUT_14 )
#define PINMUX_LP_GPIO_14_GPIO ( PIN_LP_GPIO_14<<16 | MUX_LP_GPIO_14_GPIO )
#define PINMUX_LP_GPIO_14_I2C1_SDA ( PIN_LP_GPIO_14<<16 | MUX_LP_GPIO_14_I2C1_SDA )
#define PINMUX_LP_GPIO_14_M_I2C0_SCL ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_I2C0_SCL<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_UART1_CTS ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_UART1_CTS<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_COEX_BLE_MBSY ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_COEX_BLE_TX ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_COEX_BLE_TX<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_UART0_RTS ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_UART0_RTS<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_UART0_RXD ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_UART0_RXD<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_32KHZ_CLK ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_32KHZ_CLK<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_UART0_TXD ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_UART0_TXD<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_UART1_TXD ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_UART1_TXD<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_I2C1_SCL ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_I2C1_SCL<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_COEX_WLAN_RX ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_COEX_WLAN_RX<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_COEX_WLAN_TX ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_COEX_WLAN_TX<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_PWM1_OUT ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_PWM1_OUT<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_QUAD_DEC0_B ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_QUAD_DEC0_B<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_UART1_RTS ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_UART1_RTS<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_UART0_CTS ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_UART0_CTS<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_UART1_RXD ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_UART1_RXD<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_I2C1_SDA ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_I2C1_SDA<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_I2C0_SDA ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_I2C0_SDA<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_COEX_BLE_SYNC ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_QUAD_DEC2_A ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_QUAD_DEC2_A<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_QUAD_DEC2_B ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_QUAD_DEC2_B<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_COEX_BLE_RX ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_COEX_BLE_RX<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_QUAD_DEC1_B ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_QUAD_DEC1_B<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_PWM3_OUT ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_PWM3_OUT<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_QUAD_DEC0_A ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_QUAD_DEC0_A<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_PWM0_OUT ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_PWM0_OUT<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_QUAD_DEC1_A ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_QUAD_DEC1_A<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_M_PWM2_OUT ( PIN_LP_GPIO_14<<16 | MEGAMUX_LP_GPIO_14_PWM2_OUT<<8 | MUX_LP_GPIO_14_MEGAMUX )
#define PINMUX_LP_GPIO_14_UART1_CTS ( PIN_LP_GPIO_14<<16 | MUX_LP_GPIO_14_UART1_CTS )

#define PINMUX_LP_GPIO_15_GPIO ( PIN_LP_GPIO_15<<16 | MUX_LP_GPIO_15_GPIO )
#define PINMUX_LP_GPIO_15_M_I2C0_SCL ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_I2C0_SCL<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_UART1_CTS ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_UART1_CTS<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_COEX_BLE_MBSY ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_COEX_BLE_TX ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_COEX_BLE_TX<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_UART0_RTS ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_UART0_RTS<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_UART0_RXD ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_UART0_RXD<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_32KHZ_CLK ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_32KHZ_CLK<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_UART0_TXD ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_UART0_TXD<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_UART1_TXD ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_UART1_TXD<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_I2C1_SCL ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_I2C1_SCL<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_COEX_WLAN_RX ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_COEX_WLAN_RX<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_COEX_WLAN_TX ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_COEX_WLAN_TX<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_PWM1_OUT ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_PWM1_OUT<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_QUAD_DEC0_B ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_QUAD_DEC0_B<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_UART1_RTS ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_UART1_RTS<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_UART0_CTS ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_UART0_CTS<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_UART1_RXD ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_UART1_RXD<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_I2C1_SDA ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_I2C1_SDA<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_I2C0_SDA ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_I2C0_SDA<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_COEX_BLE_SYNC ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_QUAD_DEC2_A ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_QUAD_DEC2_A<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_QUAD_DEC2_B ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_QUAD_DEC2_B<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_COEX_BLE_RX ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_COEX_BLE_RX<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_QUAD_DEC1_B ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_QUAD_DEC1_B<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_PWM3_OUT ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_PWM3_OUT<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_QUAD_DEC0_A ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_QUAD_DEC0_A<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_PWM0_OUT ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_PWM0_OUT<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_QUAD_DEC1_A ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_QUAD_DEC1_A<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_M_PWM2_OUT ( PIN_LP_GPIO_15<<16 | MEGAMUX_LP_GPIO_15_PWM2_OUT<<8 | MUX_LP_GPIO_15_MEGAMUX )
#define PINMUX_LP_GPIO_15_UART1_RTS ( PIN_LP_GPIO_15<<16 | MUX_LP_GPIO_15_UART1_RTS )
#define PINMUX_LP_GPIO_15_I2C1_SCL ( PIN_LP_GPIO_15<<16 | MUX_LP_GPIO_15_I2C1_SCL )
#define PINMUX_LP_GPIO_15_TEST_OUT_15 ( PIN_LP_GPIO_15<<16 | MUX_LP_GPIO_15_TEST_OUT_15 )

#define PINMUX_LP_GPIO_16_M_I2C0_SCL ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_I2C0_SCL<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_UART1_CTS ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_UART1_CTS<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_COEX_BLE_MBSY ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_COEX_BLE_TX ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_COEX_BLE_TX<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_UART0_RTS ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_UART0_RTS<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_UART0_RXD ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_UART0_RXD<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_32KHZ_CLK ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_32KHZ_CLK<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_UART0_TXD ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_UART0_TXD<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_UART1_TXD ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_UART1_TXD<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_I2C1_SCL ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_I2C1_SCL<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_COEX_WLAN_RX ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_COEX_WLAN_RX<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_COEX_WLAN_TX ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_COEX_WLAN_TX<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_PWM1_OUT ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_PWM1_OUT<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_QUAD_DEC0_B ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_QUAD_DEC0_B<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_UART1_RTS ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_UART1_RTS<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_UART0_CTS ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_UART0_CTS<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_UART1_RXD ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_UART1_RXD<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_I2C1_SDA ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_I2C1_SDA<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_I2C0_SDA ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_I2C0_SDA<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_COEX_BLE_SYNC ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_QUAD_DEC2_A ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_QUAD_DEC2_A<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_QUAD_DEC2_B ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_QUAD_DEC2_B<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_COEX_BLE_RX ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_COEX_BLE_RX<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_QUAD_DEC1_B ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_QUAD_DEC1_B<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_PWM3_OUT ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_PWM3_OUT<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_QUAD_DEC0_A ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_QUAD_DEC0_A<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_PWM0_OUT ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_PWM0_OUT<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_QUAD_DEC1_A ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_QUAD_DEC1_A<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_M_PWM2_OUT ( PIN_LP_GPIO_16<<16 | MEGAMUX_LP_GPIO_16_PWM2_OUT<<8 | MUX_LP_GPIO_16_MEGAMUX )
#define PINMUX_LP_GPIO_16_SPI_FLASH0_SCK ( PIN_LP_GPIO_16<<16 | MUX_LP_GPIO_16_SPI_FLASH0_SCK )
#define PINMUX_LP_GPIO_16_TEST_OUT_16 ( PIN_LP_GPIO_16<<16 | MUX_LP_GPIO_16_TEST_OUT_16 )
#define PINMUX_LP_GPIO_16_SPI_FLASH0_SSN ( PIN_LP_GPIO_16<<16 | MUX_LP_GPIO_16_SPI_FLASH0_SSN )
#define PINMUX_LP_GPIO_16_GPIO ( PIN_LP_GPIO_16<<16 | MUX_LP_GPIO_16_GPIO )
#define PINMUX_LP_GPIO_16_SPI1_SSN ( PIN_LP_GPIO_16<<16 | MUX_LP_GPIO_16_SPI1_SSN )
#define PINMUX_LP_GPIO_16_SPI0_SCK ( PIN_LP_GPIO_16<<16 | MUX_LP_GPIO_16_SPI0_SCK )

#define PINMUX_LP_GPIO_17_SPI0_MOSI ( PIN_LP_GPIO_17<<16 | MUX_LP_GPIO_17_SPI0_MOSI )
#define PINMUX_LP_GPIO_17_M_I2C0_SCL ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_I2C0_SCL<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_UART1_CTS ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_UART1_CTS<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_COEX_BLE_MBSY ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_COEX_BLE_TX ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_COEX_BLE_TX<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_UART0_RTS ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_UART0_RTS<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_UART0_RXD ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_UART0_RXD<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_32KHZ_CLK ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_32KHZ_CLK<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_UART0_TXD ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_UART0_TXD<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_UART1_TXD ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_UART1_TXD<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_I2C1_SCL ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_I2C1_SCL<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_COEX_WLAN_RX ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_COEX_WLAN_RX<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_COEX_WLAN_TX ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_COEX_WLAN_TX<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_PWM1_OUT ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_PWM1_OUT<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_QUAD_DEC0_B ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_QUAD_DEC0_B<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_UART1_RTS ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_UART1_RTS<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_UART0_CTS ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_UART0_CTS<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_UART1_RXD ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_UART1_RXD<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_I2C1_SDA ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_I2C1_SDA<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_I2C0_SDA ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_I2C0_SDA<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_COEX_BLE_SYNC ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_QUAD_DEC2_A ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_QUAD_DEC2_A<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_QUAD_DEC2_B ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_QUAD_DEC2_B<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_COEX_BLE_RX ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_COEX_BLE_RX<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_QUAD_DEC1_B ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_QUAD_DEC1_B<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_PWM3_OUT ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_PWM3_OUT<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_QUAD_DEC0_A ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_QUAD_DEC0_A<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_PWM0_OUT ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_PWM0_OUT<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_QUAD_DEC1_A ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_QUAD_DEC1_A<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_M_PWM2_OUT ( PIN_LP_GPIO_17<<16 | MEGAMUX_LP_GPIO_17_PWM2_OUT<<8 | MUX_LP_GPIO_17_MEGAMUX )
#define PINMUX_LP_GPIO_17_TEST_OUT_17 ( PIN_LP_GPIO_17<<16 | MUX_LP_GPIO_17_TEST_OUT_17 )
#define PINMUX_LP_GPIO_17_SPI1_SCK ( PIN_LP_GPIO_17<<16 | MUX_LP_GPIO_17_SPI1_SCK )
#define PINMUX_LP_GPIO_17_SPI_FLASH0_TXD ( PIN_LP_GPIO_17<<16 | MUX_LP_GPIO_17_SPI_FLASH0_TXD )
#define PINMUX_LP_GPIO_17_GPIO ( PIN_LP_GPIO_17<<16 | MUX_LP_GPIO_17_GPIO )

#define PINMUX_LP_GPIO_18_SPI_FLASH0_RXD ( PIN_LP_GPIO_18<<16 | MUX_LP_GPIO_18_SPI_FLASH0_RXD )
#define PINMUX_LP_GPIO_18_M_I2C0_SCL ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_I2C0_SCL<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_UART1_CTS ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_UART1_CTS<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_COEX_BLE_MBSY ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_COEX_BLE_TX ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_COEX_BLE_TX<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_UART0_RTS ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_UART0_RTS<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_UART0_RXD ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_UART0_RXD<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_32KHZ_CLK ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_32KHZ_CLK<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_UART0_TXD ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_UART0_TXD<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_UART1_TXD ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_UART1_TXD<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_I2C1_SCL ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_I2C1_SCL<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_COEX_WLAN_RX ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_COEX_WLAN_RX<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_COEX_WLAN_TX ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_COEX_WLAN_TX<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_PWM1_OUT ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_PWM1_OUT<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_QUAD_DEC0_B ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_QUAD_DEC0_B<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_UART1_RTS ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_UART1_RTS<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_UART0_CTS ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_UART0_CTS<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_UART1_RXD ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_UART1_RXD<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_I2C1_SDA ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_I2C1_SDA<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_I2C0_SDA ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_I2C0_SDA<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_COEX_BLE_SYNC ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_QUAD_DEC2_A ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_QUAD_DEC2_A<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_QUAD_DEC2_B ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_QUAD_DEC2_B<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_COEX_BLE_RX ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_COEX_BLE_RX<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_QUAD_DEC1_B ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_QUAD_DEC1_B<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_PWM3_OUT ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_PWM3_OUT<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_QUAD_DEC0_A ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_QUAD_DEC0_A<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_PWM0_OUT ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_PWM0_OUT<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_QUAD_DEC1_A ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_QUAD_DEC1_A<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_M_PWM2_OUT ( PIN_LP_GPIO_18<<16 | MEGAMUX_LP_GPIO_18_PWM2_OUT<<8 | MUX_LP_GPIO_18_MEGAMUX )
#define PINMUX_LP_GPIO_18_TEST_OUT_18 ( PIN_LP_GPIO_18<<16 | MUX_LP_GPIO_18_TEST_OUT_18 )
#define PINMUX_LP_GPIO_18_SPI0_SSN ( PIN_LP_GPIO_18<<16 | MUX_LP_GPIO_18_SPI0_SSN )
#define PINMUX_LP_GPIO_18_SPI1_MISO ( PIN_LP_GPIO_18<<16 | MUX_LP_GPIO_18_SPI1_MISO )
#define PINMUX_LP_GPIO_18_SPI_FLASH0_SSN ( PIN_LP_GPIO_18<<16 | MUX_LP_GPIO_18_SPI_FLASH0_SSN )
#define PINMUX_LP_GPIO_18_GPIO ( PIN_LP_GPIO_18<<16 | MUX_LP_GPIO_18_GPIO )

#define PINMUX_LP_GPIO_19_SPI_FLASH0_RXD ( PIN_LP_GPIO_19<<16 | MUX_LP_GPIO_19_SPI_FLASH0_RXD )
#define PINMUX_LP_GPIO_19_M_I2C0_SCL ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_I2C0_SCL<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_UART1_CTS ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_UART1_CTS<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_COEX_BLE_MBSY ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_COEX_BLE_TX ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_COEX_BLE_TX<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_UART0_RTS ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_UART0_RTS<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_UART0_RXD ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_UART0_RXD<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_32KHZ_CLK ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_32KHZ_CLK<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_UART0_TXD ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_UART0_TXD<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_UART1_TXD ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_UART1_TXD<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_I2C1_SCL ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_I2C1_SCL<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_COEX_WLAN_RX ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_COEX_WLAN_RX<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_COEX_WLAN_TX ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_COEX_WLAN_TX<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_PWM1_OUT ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_PWM1_OUT<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_QUAD_DEC0_B ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_QUAD_DEC0_B<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_UART1_RTS ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_UART1_RTS<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_UART0_CTS ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_UART0_CTS<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_UART1_RXD ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_UART1_RXD<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_I2C1_SDA ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_I2C1_SDA<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_I2C0_SDA ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_I2C0_SDA<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_COEX_BLE_SYNC ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_QUAD_DEC2_A ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_QUAD_DEC2_A<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_QUAD_DEC2_B ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_QUAD_DEC2_B<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_COEX_BLE_RX ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_COEX_BLE_RX<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_QUAD_DEC1_B ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_QUAD_DEC1_B<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_PWM3_OUT ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_PWM3_OUT<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_QUAD_DEC0_A ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_QUAD_DEC0_A<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_PWM0_OUT ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_PWM0_OUT<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_QUAD_DEC1_A ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_QUAD_DEC1_A<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_M_PWM2_OUT ( PIN_LP_GPIO_19<<16 | MEGAMUX_LP_GPIO_19_PWM2_OUT<<8 | MUX_LP_GPIO_19_MEGAMUX )
#define PINMUX_LP_GPIO_19_SPI0_MISO ( PIN_LP_GPIO_19<<16 | MUX_LP_GPIO_19_SPI0_MISO )
#define PINMUX_LP_GPIO_19_TEST_OUT_19 ( PIN_LP_GPIO_19<<16 | MUX_LP_GPIO_19_TEST_OUT_19 )
#define PINMUX_LP_GPIO_19_SPI1_MOSI ( PIN_LP_GPIO_19<<16 | MUX_LP_GPIO_19_SPI1_MOSI )
#define PINMUX_LP_GPIO_19_GPIO ( PIN_LP_GPIO_19<<16 | MUX_LP_GPIO_19_GPIO )

#define PINMUX_LP_GPIO_20_GPIO ( PIN_LP_GPIO_20<<16 | MUX_LP_GPIO_20_GPIO )
#define PINMUX_LP_GPIO_20_M_I2C0_SCL ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_I2C0_SCL<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_UART1_CTS ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_UART1_CTS<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_COEX_BLE_MBSY ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_COEX_BLE_TX ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_COEX_BLE_TX<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_UART0_RTS ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_UART0_RTS<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_UART0_RXD ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_UART0_RXD<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_32KHZ_CLK ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_32KHZ_CLK<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_UART0_TXD ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_UART0_TXD<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_UART1_TXD ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_UART1_TXD<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_I2C1_SCL ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_I2C1_SCL<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_COEX_WLAN_RX ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_COEX_WLAN_RX<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_COEX_WLAN_TX ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_COEX_WLAN_TX<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_PWM1_OUT ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_PWM1_OUT<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_QUAD_DEC0_B ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_QUAD_DEC0_B<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_UART1_RTS ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_UART1_RTS<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_UART0_CTS ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_UART0_CTS<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_UART1_RXD ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_UART1_RXD<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_I2C1_SDA ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_I2C1_SDA<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_I2C0_SDA ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_I2C0_SDA<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_COEX_BLE_SYNC ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_QUAD_DEC2_A ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_QUAD_DEC2_A<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_QUAD_DEC2_B ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_QUAD_DEC2_B<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_COEX_BLE_RX ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_COEX_BLE_RX<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_QUAD_DEC1_B ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_QUAD_DEC1_B<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_PWM3_OUT ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_PWM3_OUT<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_QUAD_DEC0_A ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_QUAD_DEC0_A<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_PWM0_OUT ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_PWM0_OUT<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_QUAD_DEC1_A ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_QUAD_DEC1_A<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_M_PWM2_OUT ( PIN_LP_GPIO_20<<16 | MEGAMUX_LP_GPIO_20_PWM2_OUT<<8 | MUX_LP_GPIO_20_MEGAMUX )
#define PINMUX_LP_GPIO_20_TEST_OUT_20 ( PIN_LP_GPIO_20<<16 | MUX_LP_GPIO_20_TEST_OUT_20 )

#define PINMUX_LP_GPIO_22_GPIO ( PIN_LP_GPIO_22<<16 | MUX_LP_GPIO_22_GPIO )
#define PINMUX_LP_GPIO_22_M_I2C0_SCL ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_I2C0_SCL<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_UART1_CTS ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_UART1_CTS<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_COEX_BLE_MBSY ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_COEX_BLE_TX ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_COEX_BLE_TX<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_UART0_RTS ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_UART0_RTS<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_UART0_RXD ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_UART0_RXD<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_32KHZ_CLK ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_32KHZ_CLK<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_UART0_TXD ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_UART0_TXD<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_UART1_TXD ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_UART1_TXD<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_I2C1_SCL ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_I2C1_SCL<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_COEX_WLAN_RX ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_COEX_WLAN_RX<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_COEX_WLAN_TX ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_COEX_WLAN_TX<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_PWM1_OUT ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_PWM1_OUT<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_QUAD_DEC0_B ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_QUAD_DEC0_B<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_UART1_RTS ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_UART1_RTS<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_UART0_CTS ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_UART0_CTS<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_UART1_RXD ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_UART1_RXD<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_I2C1_SDA ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_I2C1_SDA<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_I2C0_SDA ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_I2C0_SDA<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_COEX_BLE_SYNC ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_QUAD_DEC2_A ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_QUAD_DEC2_A<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_QUAD_DEC2_B ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_QUAD_DEC2_B<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_COEX_BLE_RX ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_COEX_BLE_RX<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_QUAD_DEC1_B ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_QUAD_DEC1_B<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_PWM3_OUT ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_PWM3_OUT<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_QUAD_DEC0_A ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_QUAD_DEC0_A<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_PWM0_OUT ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_PWM0_OUT<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_QUAD_DEC1_A ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_QUAD_DEC1_A<<8 | MUX_LP_GPIO_22_MEGAMUX )
#define PINMUX_LP_GPIO_22_M_PWM2_OUT ( PIN_LP_GPIO_22<<16 | MEGAMUX_LP_GPIO_22_PWM2_OUT<<8 | MUX_LP_GPIO_22_MEGAMUX )

#define PINMUX_LP_GPIO_23_GPIO ( PIN_LP_GPIO_23<<16 | MUX_LP_GPIO_23_GPIO )
#define PINMUX_LP_GPIO_23_M_I2C0_SCL ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_I2C0_SCL<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_UART1_CTS ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_UART1_CTS<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_COEX_BLE_MBSY ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_COEX_BLE_MBSY<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_COEX_BLE_TX ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_COEX_BLE_TX<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_UART0_RTS ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_UART0_RTS<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_UART0_RXD ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_UART0_RXD<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_32KHZ_CLK ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_32KHZ_CLK<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_COEX_BLE_IN_PROCESS ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_COEX_BLE_IN_PROCESS<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_UART0_TXD ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_UART0_TXD<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_UART1_TXD ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_UART1_TXD<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_I2C1_SCL ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_I2C1_SCL<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_COEX_WLAN_RX ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_COEX_WLAN_RX<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_COEX_WLAN_TX ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_COEX_WLAN_TX<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_PWM1_OUT ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_PWM1_OUT<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_QUAD_DEC0_B ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_QUAD_DEC0_B<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_UART1_RTS ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_UART1_RTS<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_UART0_CTS ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_UART0_CTS<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_UART1_RXD ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_UART1_RXD<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_COEX_BLE_PTI_0 ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_COEX_BLE_PTI_0<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_COEX_BLE_PTI_1 ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_COEX_BLE_PTI_1<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_COEX_BLE_PTI_2 ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_COEX_BLE_PTI_2<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_COEX_BLE_PTI_3 ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_COEX_BLE_PTI_3<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_I2C1_SDA ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_I2C1_SDA<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_I2C0_SDA ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_I2C0_SDA<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_COEX_BLE_SYNC ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_COEX_BLE_SYNC<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_QUAD_DEC2_A ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_QUAD_DEC2_A<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_QUAD_DEC2_B ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_QUAD_DEC2_B<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_COEX_BLE_RX ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_COEX_BLE_RX<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_QUAD_DEC1_B ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_QUAD_DEC1_B<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_PWM3_OUT ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_PWM3_OUT<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_COEX_BLE_RXNTX ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_COEX_BLE_RXNTX<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_QUAD_DEC0_A ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_QUAD_DEC0_A<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_PWM0_OUT ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_PWM0_OUT<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_QUAD_DEC1_A ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_QUAD_DEC1_A<<8 | MUX_LP_GPIO_23_MEGAMUX )
#define PINMUX_LP_GPIO_23_M_PWM2_OUT ( PIN_LP_GPIO_23<<16 | MEGAMUX_LP_GPIO_23_PWM2_OUT<<8 | MUX_LP_GPIO_23_MEGAMUX )
# 440 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 2







#define BOOTROM_SIZE (0x00020000U)
#define IDRAM_SIZE (0x00020000U)
#define BLERAM_SIZE (0x00002000U)
#define APB_SIZE (0x00020000U)

#define BOOTROM_ADDR (0x00000000U)
#define IDRAM_ADDR (0x10000000U)
#define BLERAM_ADDR (0x10040000U)
#define APB_ADDR (0x40000000U)




#define LPMCU_CHIP_ID_REV_ID (0X002000B0UL)
# 48 "../hal/utils/include/parts.h" 2

# 1 "../hri/hri_b11.h" 1
# 44 "../hri/hri_b11.h"
#define _HRI_B11_H_INCLUDED_ 

# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/sam.h" 1
# 45 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/sam.h"
#define _SAM_ 




# 1 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/samb11g18a.h" 1
# 51 "E:\\Atmel\\Studio\\7.0\\Packs\\atmel\\SAMB11_DFP\\2.2.181\\include/sam.h" 2
# 47 "../hri/hri_b11.h" 2
# 1 "../hri/hri_aon_gp_regs_b11.h" 1
# 45 "../hri/hri_aon_gp_regs_b11.h"
#define _HRI_AON_GP_REGS_B11_H_INCLUDED_ 






# 1 "../hal/include/hal_atomic.h" 1
# 45 "../hal/include/hal_atomic.h"
#define _HAL_ATOMIC_H_INCLUDED 

# 1 "../hal/utils/include/compiler.h" 1
# 48 "../hal/include/hal_atomic.h" 2
# 62 "../hal/include/hal_atomic.h"
typedef uint32_t hal_atomic_t;
# 78 "../hal/include/hal_atomic.h"
#define CRITICAL_SECTION_ENTER() { volatile hal_atomic_t __atomic; atomic_enter_critical(&__atomic);
# 97 "../hal/include/hal_atomic.h"
#define CRITICAL_SECTION_LEAVE() atomic_leave_critical(&__atomic); }
# 111 "../hal/include/hal_atomic.h"
void atomic_enter_critical(hal_atomic_t volatile *atomic);
# 123 "../hal/include/hal_atomic.h"
void atomic_leave_critical(hal_atomic_t volatile *atomic);






uint32_t atomic_get_version(void);
# 53 "../hri/hri_aon_gp_regs_b11.h" 2





#define AON_GP_REGS_CRITICAL_SECTION_ENTER() 
#define AON_GP_REGS_CRITICAL_SECTION_LEAVE() 


typedef uint16_t hri_aon_gp_regs_aon_pinmux_sel_reg_t;
typedef uint16_t hri_aon_gp_regs_rf_pmu_regs_2_reg_t;
typedef uint32_t hri_aon_gp_regs_aon_misc_ctrl_reg_t;
typedef uint32_t hri_aon_gp_regs_aon_pmu_ctrl_reg_t;
typedef uint32_t hri_aon_gp_regs_aon_reset_ctrl_reg_t;
typedef uint32_t hri_aon_gp_regs_rf_pmu_regs_0_reg_t;
typedef uint32_t hri_aon_gp_regs_rf_pmu_regs_1_reg_t;
typedef uint8_t hri_aon_gp_regs_aon_ble_lp_ctrl_reg_t;
typedef uint8_t hri_aon_gp_regs_aon_bo_out_status_reg_t;
typedef uint8_t hri_aon_gp_regs_aon_btrim_active_reg_t;
typedef uint8_t hri_aon_gp_regs_aon_btrim_retention_reg_t;
typedef uint8_t hri_aon_gp_regs_aon_global_reset_reg_t;
typedef uint8_t hri_aon_gp_regs_aon_lpmcu_cold_boot_reg_t;
typedef uint8_t hri_aon_gp_regs_aon_lpmcu_scratch_pad_reg_t;
typedef uint8_t hri_aon_gp_regs_aon_pull_enable_reg_t;
typedef uint8_t hri_aon_gp_regs_clear_brown_out_reg_reg_t;
typedef uint8_t hri_aon_gp_regs_io_pads_control_reg_t;
typedef uint8_t hri_aon_gp_regs_ms_gpio_mode_reg_t;

static inline void hri_aongpregsgpregs_set_AON_PINMUX_SEL_AO_GPIO_0_SEL_bf(const void *const hw,
                                                                           hri_aon_gp_regs_aon_pinmux_sel_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg |= ((0x3u << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_gp_regs_aon_pinmux_sel_reg_t
hri_aongpregsgpregs_get_AON_PINMUX_SEL_AO_GPIO_0_SEL_bf(const void *const hw, hri_aon_gp_regs_aon_pinmux_sel_reg_t mask)
{
 uint16_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg;
 tmp = (tmp & ((0x3u << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PINMUX_SEL_AO_GPIO_0_SEL_bf(const void *const hw,
                                                                             hri_aon_gp_regs_aon_pinmux_sel_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg;
 tmp &= ~(0x3u << 0);
 tmp |= ((0x3u << 0) & ((data) << 0));
 ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PINMUX_SEL_AO_GPIO_0_SEL_bf(const void *const hw,
                                                                             hri_aon_gp_regs_aon_pinmux_sel_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg &= ~((0x3u << 0) & ((mask) << 0));
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PINMUX_SEL_AO_GPIO_0_SEL_bf(const void *const hw,
                                                                              hri_aon_gp_regs_aon_pinmux_sel_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg ^= ((0x3u << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_gp_regs_aon_pinmux_sel_reg_t
hri_aongpregsgpregs_read_AON_PINMUX_SEL_AO_GPIO_0_SEL_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg;
 tmp = (tmp & (0x3u << 0)) >> 0;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_AON_PINMUX_SEL_AO_GPIO_1_SEL_bf(const void *const hw,
                                                                           hri_aon_gp_regs_aon_pinmux_sel_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg |= ((0x3u << 4) & ((mask) << 4));
 ;
}

static inline hri_aon_gp_regs_aon_pinmux_sel_reg_t
hri_aongpregsgpregs_get_AON_PINMUX_SEL_AO_GPIO_1_SEL_bf(const void *const hw, hri_aon_gp_regs_aon_pinmux_sel_reg_t mask)
{
 uint16_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg;
 tmp = (tmp & ((0x3u << 4) & ((mask) << 4))) >> 4;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PINMUX_SEL_AO_GPIO_1_SEL_bf(const void *const hw,
                                                                             hri_aon_gp_regs_aon_pinmux_sel_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg;
 tmp &= ~(0x3u << 4);
 tmp |= ((0x3u << 4) & ((data) << 4));
 ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PINMUX_SEL_AO_GPIO_1_SEL_bf(const void *const hw,
                                                                             hri_aon_gp_regs_aon_pinmux_sel_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg &= ~((0x3u << 4) & ((mask) << 4));
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PINMUX_SEL_AO_GPIO_1_SEL_bf(const void *const hw,
                                                                              hri_aon_gp_regs_aon_pinmux_sel_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg ^= ((0x3u << 4) & ((mask) << 4));
 ;
}

static inline hri_aon_gp_regs_aon_pinmux_sel_reg_t
hri_aongpregsgpregs_read_AON_PINMUX_SEL_AO_GPIO_1_SEL_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg;
 tmp = (tmp & (0x3u << 4)) >> 4;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_AON_PINMUX_SEL_AO_GPIO_2_SEL_bf(const void *const hw,
                                                                           hri_aon_gp_regs_aon_pinmux_sel_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg |= ((0x3u << 8) & ((mask) << 8));
 ;
}

static inline hri_aon_gp_regs_aon_pinmux_sel_reg_t
hri_aongpregsgpregs_get_AON_PINMUX_SEL_AO_GPIO_2_SEL_bf(const void *const hw, hri_aon_gp_regs_aon_pinmux_sel_reg_t mask)
{
 uint16_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg;
 tmp = (tmp & ((0x3u << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PINMUX_SEL_AO_GPIO_2_SEL_bf(const void *const hw,
                                                                             hri_aon_gp_regs_aon_pinmux_sel_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg;
 tmp &= ~(0x3u << 8);
 tmp |= ((0x3u << 8) & ((data) << 8));
 ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PINMUX_SEL_AO_GPIO_2_SEL_bf(const void *const hw,
                                                                             hri_aon_gp_regs_aon_pinmux_sel_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg &= ~((0x3u << 8) & ((mask) << 8));
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PINMUX_SEL_AO_GPIO_2_SEL_bf(const void *const hw,
                                                                              hri_aon_gp_regs_aon_pinmux_sel_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg ^= ((0x3u << 8) & ((mask) << 8));
 ;
}

static inline hri_aon_gp_regs_aon_pinmux_sel_reg_t
hri_aongpregsgpregs_read_AON_PINMUX_SEL_AO_GPIO_2_SEL_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg;
 tmp = (tmp & (0x3u << 8)) >> 8;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_AON_PINMUX_SEL_reg(const void *const hw,
                                                              hri_aon_gp_regs_aon_pinmux_sel_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg |= mask;
 ;
}

static inline hri_aon_gp_regs_aon_pinmux_sel_reg_t
hri_aongpregsgpregs_get_AON_PINMUX_SEL_reg(const void *const hw, hri_aon_gp_regs_aon_pinmux_sel_reg_t mask)
{
 uint16_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PINMUX_SEL_reg(const void *const hw,
                                                                hri_aon_gp_regs_aon_pinmux_sel_reg_t data)
{
 ;
 ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg = data;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PINMUX_SEL_reg(const void *const hw,
                                                                hri_aon_gp_regs_aon_pinmux_sel_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg &= ~mask;
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PINMUX_SEL_reg(const void *const hw,
                                                                 hri_aon_gp_regs_aon_pinmux_sel_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg ^= mask;
 ;
}

static inline hri_aon_gp_regs_aon_pinmux_sel_reg_t hri_aongpregsgpregs_read_AON_PINMUX_SEL_reg(const void *const hw)
{
 return ((AonGpRegs *)hw)->AON_PINMUX_SEL.reg;
}

static inline void hri_aongpregsgpregs_set_AON_PMU_CTRL_PMU_REGS_4TO1_SEL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 296 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 296 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_PMU_CTRL_PMU_REGS_4TO1_SEL_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 301 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 301 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PMU_CTRL_PMU_REGS_4TO1_SEL_bit(const void *const hw, 
# 304 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                     _Bool 
# 304 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PMU_CTRL_PMU_REGS_4TO1_SEL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PMU_CTRL_PMU_REGS_4TO1_SEL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_PMU_CTRL_PMU_RTC_CLK_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 336 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 336 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_PMU_CTRL_PMU_RTC_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 341 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 341 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PMU_CTRL_PMU_RTC_CLK_EN_bit(const void *const hw, 
# 344 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                  _Bool 
# 344 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PMU_CTRL_PMU_RTC_CLK_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PMU_CTRL_PMU_RTC_CLK_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_PMU_CTRL_EFUSE_LDO_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg |= (0x1u << 7);
 ;
}

static inline 
# 376 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 376 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_PMU_CTRL_EFUSE_LDO_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 381 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 381 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PMU_CTRL_EFUSE_LDO_EN_bit(const void *const hw, 
# 384 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                _Bool 
# 384 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                     value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PMU_CTRL_EFUSE_LDO_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PMU_CTRL_EFUSE_LDO_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg ^= (0x1u << 7);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_PMU_CTRL_PMU_MUX_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg |= (0x1u << 8);
 ;
}

static inline 
# 416 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 416 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_PMU_CTRL_PMU_MUX_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp = (tmp & (0x1u << 8)) >> 8;
 return (
# 421 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 421 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PMU_CTRL_PMU_MUX_EN_bit(const void *const hw, 
# 424 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                              _Bool 
# 424 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                   value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp &= ~(0x1u << 8);
 tmp |= value << 8;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PMU_CTRL_PMU_MUX_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg &= ~(0x1u << 8);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PMU_CTRL_PMU_MUX_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg ^= (0x1u << 8);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_PMU_CTRL_PMU_SENS_ADC_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg |= (0x1u << 16);
 ;
}

static inline 
# 456 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 456 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_PMU_CTRL_PMU_SENS_ADC_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp = (tmp & (0x1u << 16)) >> 16;
 return (
# 461 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 461 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PMU_CTRL_PMU_SENS_ADC_EN_bit(const void *const hw, 
# 464 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                   _Bool 
# 464 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp &= ~(0x1u << 16);
 tmp |= value << 16;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PMU_CTRL_PMU_SENS_ADC_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg &= ~(0x1u << 16);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PMU_CTRL_PMU_SENS_ADC_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg ^= (0x1u << 16);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_PMU_CTRL_PMU_SENS_ADC_RST_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg |= (0x1u << 17);
 ;
}

static inline 
# 496 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 496 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_PMU_CTRL_PMU_SENS_ADC_RST_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp = (tmp & (0x1u << 17)) >> 17;
 return (
# 501 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 501 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PMU_CTRL_PMU_SENS_ADC_RST_bit(const void *const hw, 
# 504 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                    _Bool 
# 504 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                         value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp &= ~(0x1u << 17);
 tmp |= value << 17;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PMU_CTRL_PMU_SENS_ADC_RST_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg &= ~(0x1u << 17);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PMU_CTRL_PMU_SENS_ADC_RST_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg ^= (0x1u << 17);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_PMU_CTRL_PMU_BGR_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg |= (0x1u << 18);
 ;
}

static inline 
# 536 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 536 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_PMU_CTRL_PMU_BGR_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp = (tmp & (0x1u << 18)) >> 18;
 return (
# 541 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 541 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PMU_CTRL_PMU_BGR_EN_bit(const void *const hw, 
# 544 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                              _Bool 
# 544 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                   value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp &= ~(0x1u << 18);
 tmp |= value << 18;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PMU_CTRL_PMU_BGR_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg &= ~(0x1u << 18);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PMU_CTRL_PMU_BGR_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg ^= (0x1u << 18);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_PMU_CTRL_PMU_2MHZ_CLK_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg |= (0x1u << 19);
 ;
}

static inline 
# 576 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 576 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_PMU_CTRL_PMU_2MHZ_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp = (tmp & (0x1u << 19)) >> 19;
 return (
# 581 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 581 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PMU_CTRL_PMU_2MHZ_CLK_EN_bit(const void *const hw, 
# 584 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                   _Bool 
# 584 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp &= ~(0x1u << 19);
 tmp |= value << 19;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PMU_CTRL_PMU_2MHZ_CLK_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg &= ~(0x1u << 19);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PMU_CTRL_PMU_2MHZ_CLK_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg ^= (0x1u << 19);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_PMU_CTRL_PMU_26MHZ_CLK_FORCE_OFF_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg |= (0x1u << 20);
 ;
}

static inline 
# 616 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 616 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_PMU_CTRL_PMU_26MHZ_CLK_FORCE_OFF_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp = (tmp & (0x1u << 20))
       >> 20;
 return (
# 622 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 622 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PMU_CTRL_PMU_26MHZ_CLK_FORCE_OFF_bit(const void *const hw, 
# 625 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                           _Bool 
# 625 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp &= ~(0x1u << 20);
 tmp |= value << 20;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PMU_CTRL_PMU_26MHZ_CLK_FORCE_OFF_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg &= ~(0x1u << 20);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PMU_CTRL_PMU_26MHZ_CLK_FORCE_OFF_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg ^= (0x1u << 20);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_PMU_CTRL_PMU_RETN_VAL_SEL_bf(const void *const hw,
                                                                            hri_aon_gp_regs_aon_pmu_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg |= ((0x3u << 4) & ((mask) << 4));
 ;
}

static inline hri_aon_gp_regs_aon_pmu_ctrl_reg_t
hri_aongpregsgpregs_get_AON_PMU_CTRL_PMU_RETN_VAL_SEL_bf(const void *const hw, hri_aon_gp_regs_aon_pmu_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp = (tmp & ((0x3u << 4) & ((mask) << 4))) >> 4;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PMU_CTRL_PMU_RETN_VAL_SEL_bf(const void *const hw,
                                                                              hri_aon_gp_regs_aon_pmu_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp &= ~(0x3u << 4);
 tmp |= ((0x3u << 4) & ((data) << 4));
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PMU_CTRL_PMU_RETN_VAL_SEL_bf(const void *const hw,
                                                                              hri_aon_gp_regs_aon_pmu_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg &= ~((0x3u << 4) & ((mask) << 4));
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PMU_CTRL_PMU_RETN_VAL_SEL_bf(const void *const hw,
                                                                               hri_aon_gp_regs_aon_pmu_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg ^= ((0x3u << 4) & ((mask) << 4));
 ;
}

static inline hri_aon_gp_regs_aon_pmu_ctrl_reg_t
hri_aongpregsgpregs_read_AON_PMU_CTRL_PMU_RETN_VAL_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp = (tmp & (0x3u << 4)) >> 4;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_AON_PMU_CTRL_PMU_MUX_A_bf(const void *const hw,
                                                                     hri_aon_gp_regs_aon_pmu_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg |= ((0x7u << 9) & ((mask) << 9));
 ;
}

static inline hri_aon_gp_regs_aon_pmu_ctrl_reg_t
hri_aongpregsgpregs_get_AON_PMU_CTRL_PMU_MUX_A_bf(const void *const hw, hri_aon_gp_regs_aon_pmu_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp = (tmp & ((0x7u << 9) & ((mask) << 9))) >> 9;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PMU_CTRL_PMU_MUX_A_bf(const void *const hw,
                                                                       hri_aon_gp_regs_aon_pmu_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp &= ~(0x7u << 9);
 tmp |= ((0x7u << 9) & ((data) << 9));
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PMU_CTRL_PMU_MUX_A_bf(const void *const hw,
                                                                       hri_aon_gp_regs_aon_pmu_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg &= ~((0x7u << 9) & ((mask) << 9));
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PMU_CTRL_PMU_MUX_A_bf(const void *const hw,
                                                                        hri_aon_gp_regs_aon_pmu_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg ^= ((0x7u << 9) & ((mask) << 9));
 ;
}

static inline hri_aon_gp_regs_aon_pmu_ctrl_reg_t
hri_aongpregsgpregs_read_AON_PMU_CTRL_PMU_MUX_A_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp = (tmp & (0x7u << 9)) >> 9;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_AON_PMU_CTRL_PMU_MUX_SEL_bf(const void *const hw,
                                                                       hri_aon_gp_regs_aon_pmu_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg |= ((0xFu << 12) & ((mask) << 12));
 ;
}

static inline hri_aon_gp_regs_aon_pmu_ctrl_reg_t
hri_aongpregsgpregs_get_AON_PMU_CTRL_PMU_MUX_SEL_bf(const void *const hw, hri_aon_gp_regs_aon_pmu_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp = (tmp & ((0xFu << 12) & ((mask) << 12))) >> 12;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PMU_CTRL_PMU_MUX_SEL_bf(const void *const hw,
                                                                         hri_aon_gp_regs_aon_pmu_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp &= ~(0xFu << 12);
 tmp |= ((0xFu << 12) & ((data) << 12));
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PMU_CTRL_PMU_MUX_SEL_bf(const void *const hw,
                                                                         hri_aon_gp_regs_aon_pmu_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg &= ~((0xFu << 12) & ((mask) << 12));
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PMU_CTRL_PMU_MUX_SEL_bf(const void *const hw,
                                                                          hri_aon_gp_regs_aon_pmu_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg ^= ((0xFu << 12) & ((mask) << 12));
 ;
}

static inline hri_aon_gp_regs_aon_pmu_ctrl_reg_t
hri_aongpregsgpregs_read_AON_PMU_CTRL_PMU_MUX_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp = (tmp & (0xFu << 12)) >> 12;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_AON_PMU_CTRL_reg(const void *const hw,
                                                            hri_aon_gp_regs_aon_pmu_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg |= mask;
 ;
}

static inline hri_aon_gp_regs_aon_pmu_ctrl_reg_t
hri_aongpregsgpregs_get_AON_PMU_CTRL_reg(const void *const hw, hri_aon_gp_regs_aon_pmu_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PMU_CTRL_reg(const void *const hw,
                                                              hri_aon_gp_regs_aon_pmu_ctrl_reg_t data)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg = data;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PMU_CTRL_reg(const void *const hw,
                                                              hri_aon_gp_regs_aon_pmu_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg &= ~mask;
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PMU_CTRL_reg(const void *const hw,
                                                               hri_aon_gp_regs_aon_pmu_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PMU_CTRL.reg ^= mask;
 ;
}

static inline hri_aon_gp_regs_aon_pmu_ctrl_reg_t hri_aongpregsgpregs_read_AON_PMU_CTRL_reg(const void *const hw)
{
 return ((AonGpRegs *)hw)->AON_PMU_CTRL.reg;
}

static inline void hri_aongpregsgpregs_set_AON_BLE_LP_CTRL_WAKEUP_LP_LATCH_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_BLE_LP_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 865 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 865 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_BLE_LP_CTRL_WAKEUP_LP_LATCH_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_BLE_LP_CTRL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 870 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 870 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_BLE_LP_CTRL_WAKEUP_LP_LATCH_bit(const void *const hw, 
# 873 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                      _Bool 
# 873 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_BLE_LP_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((AonGpRegs *)hw)->AON_BLE_LP_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_BLE_LP_CTRL_WAKEUP_LP_LATCH_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_BLE_LP_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_BLE_LP_CTRL_WAKEUP_LP_LATCH_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_BLE_LP_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_BLE_LP_CTRL_DEEP_SLEEP_STAT_SYNC_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_BLE_LP_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 905 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 905 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_BLE_LP_CTRL_DEEP_SLEEP_STAT_SYNC_EN_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_BLE_LP_CTRL.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 911 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 911 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_BLE_LP_CTRL_DEEP_SLEEP_STAT_SYNC_EN_bit(const void *const hw,
                                                                                         
# 915 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                        _Bool 
# 915 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                          value)
{
 uint8_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_BLE_LP_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((AonGpRegs *)hw)->AON_BLE_LP_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_BLE_LP_CTRL_DEEP_SLEEP_STAT_SYNC_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_BLE_LP_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_BLE_LP_CTRL_DEEP_SLEEP_STAT_SYNC_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_BLE_LP_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_BLE_LP_CTRL_reg(const void *const hw,
                                                               hri_aon_gp_regs_aon_ble_lp_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_BLE_LP_CTRL.reg |= mask;
 ;
}

static inline hri_aon_gp_regs_aon_ble_lp_ctrl_reg_t
hri_aongpregsgpregs_get_AON_BLE_LP_CTRL_reg(const void *const hw, hri_aon_gp_regs_aon_ble_lp_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_BLE_LP_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_BLE_LP_CTRL_reg(const void *const hw,
                                                                 hri_aon_gp_regs_aon_ble_lp_ctrl_reg_t data)
{
 ;
 ((AonGpRegs *)hw)->AON_BLE_LP_CTRL.reg = data;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_BLE_LP_CTRL_reg(const void *const hw,
                                                                 hri_aon_gp_regs_aon_ble_lp_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_BLE_LP_CTRL.reg &= ~mask;
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_BLE_LP_CTRL_reg(const void *const hw,
                                                                  hri_aon_gp_regs_aon_ble_lp_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_BLE_LP_CTRL.reg ^= mask;
 ;
}

static inline hri_aon_gp_regs_aon_ble_lp_ctrl_reg_t hri_aongpregsgpregs_read_AON_BLE_LP_CTRL_reg(const void *const hw)
{
 return ((AonGpRegs *)hw)->AON_BLE_LP_CTRL.reg;
}

static inline void hri_aongpregsgpregs_set_AON_MISC_CTRL_USE_RTC_32KHZ_CLK_SLEEP_TIMER_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 993 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 993 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_MISC_CTRL_USE_RTC_32KHZ_CLK_SLEEP_TIMER_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 999 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 999 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_MISC_CTRL_USE_RTC_32KHZ_CLK_SLEEP_TIMER_bit(const void *const hw,
                                                                                             
# 1003 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                            _Bool 
# 1003 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_MISC_CTRL_USE_RTC_32KHZ_CLK_SLEEP_TIMER_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_MISC_CTRL_USE_RTC_32KHZ_CLK_SLEEP_TIMER_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_MISC_CTRL_USE_EXT_32KHZ_CLK_SLEEP_TIMER_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg |= (0x1u << 2);
 ;
}

static inline 
# 1035 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 1035 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_MISC_CTRL_USE_EXT_32KHZ_CLK_SLEEP_TIMER_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp = (tmp & (0x1u << 2))
       >> 2;
 return (
# 1041 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 1041 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_MISC_CTRL_USE_EXT_32KHZ_CLK_SLEEP_TIMER_bit(const void *const hw,
                                                                                             
# 1045 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                            _Bool 
# 1045 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_MISC_CTRL_USE_EXT_32KHZ_CLK_SLEEP_TIMER_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_MISC_CTRL_USE_EXT_32KHZ_CLK_SLEEP_TIMER_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg ^= (0x1u << 2);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_MISC_CTRL_LPMCU_BOOT_RESET_MUXSEL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg |= (0x1u << 3);
 ;
}

static inline 
# 1077 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 1077 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_MISC_CTRL_LPMCU_BOOT_RESET_MUXSEL_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 1083 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 1083 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_MISC_CTRL_LPMCU_BOOT_RESET_MUXSEL_bit(const void *const hw, 
# 1086 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                            _Bool 
# 1086 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                                 value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_MISC_CTRL_LPMCU_BOOT_RESET_MUXSEL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_MISC_CTRL_LPMCU_BOOT_RESET_MUXSEL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg ^= (0x1u << 3);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_MISC_CTRL_LPMCU_USE_BOOT_REGS_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg |= (0x1u << 4);
 ;
}

static inline 
# 1118 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 1118 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_MISC_CTRL_LPMCU_USE_BOOT_REGS_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 1124 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 1124 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_MISC_CTRL_LPMCU_USE_BOOT_REGS_bit(const void *const hw, 
# 1127 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                        _Bool 
# 1127 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                             value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_MISC_CTRL_LPMCU_USE_BOOT_REGS_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_MISC_CTRL_LPMCU_USE_BOOT_REGS_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg ^= (0x1u << 4);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_MISC_CTRL_LPMCU_CPU_RESET_OVERRIDE_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg |= (0x1u << 5);
 ;
}

static inline 
# 1159 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 1159 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_MISC_CTRL_LPMCU_CPU_RESET_OVERRIDE_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp = (tmp & (0x1u << 5))
       >> 5;
 return (
# 1165 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 1165 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_MISC_CTRL_LPMCU_CPU_RESET_OVERRIDE_EN_bit(const void *const hw,
                                                                                           
# 1169 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                          _Bool 
# 1169 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_MISC_CTRL_LPMCU_CPU_RESET_OVERRIDE_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_MISC_CTRL_LPMCU_CPU_RESET_OVERRIDE_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg ^= (0x1u << 5);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_MISC_CTRL_LPMCU_CPU_RESET_OVERRIDE_VAL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg |= (0x1u << 6);
 ;
}

static inline 
# 1201 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 1201 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_MISC_CTRL_LPMCU_CPU_RESET_OVERRIDE_VAL_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp = (tmp & (0x1u << 6))
       >> 6;
 return (
# 1207 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 1207 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_MISC_CTRL_LPMCU_CPU_RESET_OVERRIDE_VAL_bit(const void *const hw,
                                                                                            
# 1211 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                           _Bool 
# 1211 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                             value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_MISC_CTRL_LPMCU_CPU_RESET_OVERRIDE_VAL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_MISC_CTRL_LPMCU_CPU_RESET_OVERRIDE_VAL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg ^= (0x1u << 6);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_MISC_CTRL_USE_2M_AON_PWR_SEQ_CLK_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg |= (0x1u << 14);
 ;
}

static inline 
# 1243 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 1243 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_MISC_CTRL_USE_2M_AON_PWR_SEQ_CLK_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp = (tmp & (0x1u << 14))
       >> 14;
 return (
# 1249 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 1249 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_MISC_CTRL_USE_2M_AON_PWR_SEQ_CLK_bit(const void *const hw, 
# 1252 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                           _Bool 
# 1252 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp &= ~(0x1u << 14);
 tmp |= value << 14;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_MISC_CTRL_USE_2M_AON_PWR_SEQ_CLK_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg &= ~(0x1u << 14);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_MISC_CTRL_USE_2M_AON_PWR_SEQ_CLK_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg ^= (0x1u << 14);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_MISC_CTRL_USE_OSC2M_AS_TB_CLK_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg |= (0x1u << 15);
 ;
}

static inline 
# 1284 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 1284 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_MISC_CTRL_USE_OSC2M_AS_TB_CLK_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp = (tmp & (0x1u << 15))
       >> 15;
 return (
# 1290 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 1290 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_MISC_CTRL_USE_OSC2M_AS_TB_CLK_bit(const void *const hw, 
# 1293 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                        _Bool 
# 1293 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                             value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp &= ~(0x1u << 15);
 tmp |= value << 15;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_MISC_CTRL_USE_OSC2M_AS_TB_CLK_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg &= ~(0x1u << 15);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_MISC_CTRL_USE_OSC2M_AS_TB_CLK_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg ^= (0x1u << 15);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_MISC_CTRL_AON_SLEEP_TIMER_CLK_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg |= (0x1u << 16);
 ;
}

static inline 
# 1325 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 1325 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_MISC_CTRL_AON_SLEEP_TIMER_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp = (tmp & (0x1u << 16))
       >> 16;
 return (
# 1331 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 1331 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_MISC_CTRL_AON_SLEEP_TIMER_CLK_EN_bit(const void *const hw, 
# 1334 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                           _Bool 
# 1334 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp &= ~(0x1u << 16);
 tmp |= value << 16;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_MISC_CTRL_AON_SLEEP_TIMER_CLK_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg &= ~(0x1u << 16);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_MISC_CTRL_AON_SLEEP_TIMER_CLK_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg ^= (0x1u << 16);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_MISC_CTRL_AON_EXT_32KHZ_OUT_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg |= (0x1u << 17);
 ;
}

static inline 
# 1366 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 1366 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_MISC_CTRL_AON_EXT_32KHZ_OUT_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp = (tmp & (0x1u << 17))
       >> 17;
 return (
# 1372 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 1372 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_MISC_CTRL_AON_EXT_32KHZ_OUT_EN_bit(const void *const hw, 
# 1375 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                         _Bool 
# 1375 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp &= ~(0x1u << 17);
 tmp |= value << 17;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_MISC_CTRL_AON_EXT_32KHZ_OUT_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg &= ~(0x1u << 17);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_MISC_CTRL_AON_EXT_32KHZ_OUT_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg ^= (0x1u << 17);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_MISC_CTRL_USE_RTC_AON_PWR_SEQ_CLK_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg |= (0x1u << 18);
 ;
}

static inline 
# 1407 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 1407 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_MISC_CTRL_USE_RTC_AON_PWR_SEQ_CLK_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp = (tmp & (0x1u << 18))
       >> 18;
 return (
# 1413 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 1413 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_MISC_CTRL_USE_RTC_AON_PWR_SEQ_CLK_bit(const void *const hw, 
# 1416 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                            _Bool 
# 1416 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                                 value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp &= ~(0x1u << 18);
 tmp |= value << 18;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_MISC_CTRL_USE_RTC_AON_PWR_SEQ_CLK_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg &= ~(0x1u << 18);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_MISC_CTRL_USE_RTC_AON_PWR_SEQ_CLK_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg ^= (0x1u << 18);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_MISC_CTRL_INVERT_WAKEUP_GPIO_0_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg |= (0x1u << 19);
 ;
}

static inline 
# 1448 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 1448 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_MISC_CTRL_INVERT_WAKEUP_GPIO_0_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp = (tmp & (0x1u << 19))
       >> 19;
 return (
# 1454 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 1454 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_MISC_CTRL_INVERT_WAKEUP_GPIO_0_bit(const void *const hw, 
# 1457 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                         _Bool 
# 1457 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp &= ~(0x1u << 19);
 tmp |= value << 19;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_MISC_CTRL_INVERT_WAKEUP_GPIO_0_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg &= ~(0x1u << 19);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_MISC_CTRL_INVERT_WAKEUP_GPIO_0_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg ^= (0x1u << 19);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_MISC_CTRL_FORCE_OFF_XO_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg |= (0x1u << 20);
 ;
}

static inline 
# 1489 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 1489 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_MISC_CTRL_FORCE_OFF_XO_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp = (tmp & (0x1u << 20)) >> 20;
 return (
# 1494 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 1494 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_MISC_CTRL_FORCE_OFF_XO_bit(const void *const hw, 
# 1497 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                 _Bool 
# 1497 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp &= ~(0x1u << 20);
 tmp |= value << 20;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_MISC_CTRL_FORCE_OFF_XO_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg &= ~(0x1u << 20);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_MISC_CTRL_FORCE_OFF_XO_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg ^= (0x1u << 20);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_MISC_CTRL_FORCE_XO_TO_BYPASS_MODE_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg |= (0x1u << 21);
 ;
}

static inline 
# 1529 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 1529 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_MISC_CTRL_FORCE_XO_TO_BYPASS_MODE_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp = (tmp & (0x1u << 21))
       >> 21;
 return (
# 1535 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 1535 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_MISC_CTRL_FORCE_XO_TO_BYPASS_MODE_bit(const void *const hw, 
# 1538 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                            _Bool 
# 1538 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                                 value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp &= ~(0x1u << 21);
 tmp |= value << 21;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_MISC_CTRL_FORCE_XO_TO_BYPASS_MODE_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg &= ~(0x1u << 21);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_MISC_CTRL_FORCE_XO_TO_BYPASS_MODE_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg ^= (0x1u << 21);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_MISC_CTRL_reg(const void *const hw,
                                                             hri_aon_gp_regs_aon_misc_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg |= mask;
 ;
}

static inline hri_aon_gp_regs_aon_misc_ctrl_reg_t
hri_aongpregsgpregs_get_AON_MISC_CTRL_reg(const void *const hw, hri_aon_gp_regs_aon_misc_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_MISC_CTRL_reg(const void *const hw,
                                                               hri_aon_gp_regs_aon_misc_ctrl_reg_t data)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg = data;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_MISC_CTRL_reg(const void *const hw,
                                                               hri_aon_gp_regs_aon_misc_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg &= ~mask;
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_MISC_CTRL_reg(const void *const hw,
                                                                hri_aon_gp_regs_aon_misc_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_MISC_CTRL.reg ^= mask;
 ;
}

static inline hri_aon_gp_regs_aon_misc_ctrl_reg_t hri_aongpregsgpregs_read_AON_MISC_CTRL_reg(const void *const hw)
{
 return ((AonGpRegs *)hw)->AON_MISC_CTRL.reg;
}

static inline void hri_aongpregsgpregs_set_AON_GLOBAL_RESET_GLOBAL_RSTN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg |= (0x1u << 0);
 ;
}

static inline 
# 1616 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 1616 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_GLOBAL_RESET_GLOBAL_RSTN_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 1621 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 1621 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_GLOBAL_RESET_GLOBAL_RSTN_bit(const void *const hw, 
# 1624 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                   _Bool 
# 1624 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_GLOBAL_RESET_GLOBAL_RSTN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_GLOBAL_RESET_GLOBAL_RSTN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg ^= (0x1u << 0);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_GLOBAL_RESET_SLEEP_TIMER_RSTN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg |= (0x1u << 1);
 ;
}

static inline 
# 1656 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 1656 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_GLOBAL_RESET_SLEEP_TIMER_RSTN_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 1662 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 1662 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_GLOBAL_RESET_SLEEP_TIMER_RSTN_bit(const void *const hw, 
# 1665 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                        _Bool 
# 1665 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                             value)
{
 uint8_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_GLOBAL_RESET_SLEEP_TIMER_RSTN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_GLOBAL_RESET_SLEEP_TIMER_RSTN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg ^= (0x1u << 1);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_GLOBAL_RESET_BLE_LP_RSTN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg |= (0x1u << 3);
 ;
}

static inline 
# 1697 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 1697 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_GLOBAL_RESET_BLE_LP_RSTN_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 1702 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 1702 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_GLOBAL_RESET_BLE_LP_RSTN_bit(const void *const hw, 
# 1705 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                   _Bool 
# 1705 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_GLOBAL_RESET_BLE_LP_RSTN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_GLOBAL_RESET_BLE_LP_RSTN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg ^= (0x1u << 3);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_GLOBAL_RESET_PD4_RSTN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg |= (0x1u << 4);
 ;
}

static inline 
# 1737 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 1737 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_GLOBAL_RESET_PD4_RSTN_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg;
 tmp = (tmp & (0x1u << 4)) >> 4;
 return (
# 1742 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 1742 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_GLOBAL_RESET_PD4_RSTN_bit(const void *const hw, 
# 1745 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                _Bool 
# 1745 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                     value)
{
 uint8_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_GLOBAL_RESET_PD4_RSTN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_GLOBAL_RESET_PD4_RSTN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg ^= (0x1u << 4);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_GLOBAL_RESET_reg(const void *const hw,
                                                                hri_aon_gp_regs_aon_global_reset_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg |= mask;
 ;
}

static inline hri_aon_gp_regs_aon_global_reset_reg_t
hri_aongpregsgpregs_get_AON_GLOBAL_RESET_reg(const void *const hw, hri_aon_gp_regs_aon_global_reset_reg_t mask)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_GLOBAL_RESET_reg(const void *const hw,
                                                                  hri_aon_gp_regs_aon_global_reset_reg_t data)
{
 ;
 ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg = data;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_GLOBAL_RESET_reg(const void *const hw,
                                                                  hri_aon_gp_regs_aon_global_reset_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg &= ~mask;
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_GLOBAL_RESET_reg(const void *const hw,
                                                                   hri_aon_gp_regs_aon_global_reset_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg ^= mask;
 ;
}

static inline hri_aon_gp_regs_aon_global_reset_reg_t hri_aongpregsgpregs_read_AON_GLOBAL_RESET_reg(const void *const hw)
{
 return ((AonGpRegs *)hw)->AON_GLOBAL_RESET.reg;
}

static inline void hri_aongpregsgpregs_set_AON_PULL_ENABLE_AO_GPIO_0_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg |= (0x1u << 0);
 ;
}

static inline 
# 1823 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 1823 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_PULL_ENABLE_AO_GPIO_0_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 1828 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 1828 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PULL_ENABLE_AO_GPIO_0_bit(const void *const hw, 
# 1831 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                _Bool 
# 1831 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                     value)
{
 uint8_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PULL_ENABLE_AO_GPIO_0_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PULL_ENABLE_AO_GPIO_0_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg ^= (0x1u << 0);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_PULL_ENABLE_AO_GPIO_1_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg |= (0x1u << 1);
 ;
}

static inline 
# 1863 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 1863 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_PULL_ENABLE_AO_GPIO_1_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 1868 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 1868 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PULL_ENABLE_AO_GPIO_1_bit(const void *const hw, 
# 1871 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                _Bool 
# 1871 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                     value)
{
 uint8_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PULL_ENABLE_AO_GPIO_1_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PULL_ENABLE_AO_GPIO_1_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg ^= (0x1u << 1);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_PULL_ENABLE_AO_GPIO_2_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg |= (0x1u << 2);
 ;
}

static inline 
# 1903 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 1903 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_PULL_ENABLE_AO_GPIO_2_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 1908 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 1908 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PULL_ENABLE_AO_GPIO_2_bit(const void *const hw, 
# 1911 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                _Bool 
# 1911 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                     value)
{
 uint8_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PULL_ENABLE_AO_GPIO_2_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PULL_ENABLE_AO_GPIO_2_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg ^= (0x1u << 2);
 ;
}

static inline void hri_aongpregsgpregs_set_AON_PULL_ENABLE_reg(const void *const hw,
                                                               hri_aon_gp_regs_aon_pull_enable_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg |= mask;
 ;
}

static inline hri_aon_gp_regs_aon_pull_enable_reg_t
hri_aongpregsgpregs_get_AON_PULL_ENABLE_reg(const void *const hw, hri_aon_gp_regs_aon_pull_enable_reg_t mask)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_PULL_ENABLE_reg(const void *const hw,
                                                                 hri_aon_gp_regs_aon_pull_enable_reg_t data)
{
 ;
 ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg = data;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_PULL_ENABLE_reg(const void *const hw,
                                                                 hri_aon_gp_regs_aon_pull_enable_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg &= ~mask;
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_PULL_ENABLE_reg(const void *const hw,
                                                                  hri_aon_gp_regs_aon_pull_enable_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg ^= mask;
 ;
}

static inline hri_aon_gp_regs_aon_pull_enable_reg_t hri_aongpregsgpregs_read_AON_PULL_ENABLE_reg(const void *const hw)
{
 return ((AonGpRegs *)hw)->AON_PULL_ENABLE.reg;
}

static inline void hri_aongpregsgpregs_set_AON_RESET_CTRL_PD1_COUNT_bf(const void *const hw,
                                                                       hri_aon_gp_regs_aon_reset_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_RESET_CTRL.reg |= ((0xFu << 4) & ((mask) << 4));
 ;
}

static inline hri_aon_gp_regs_aon_reset_ctrl_reg_t
hri_aongpregsgpregs_get_AON_RESET_CTRL_PD1_COUNT_bf(const void *const hw, hri_aon_gp_regs_aon_reset_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_RESET_CTRL.reg;
 tmp = (tmp & ((0xFu << 4) & ((mask) << 4))) >> 4;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_RESET_CTRL_PD1_COUNT_bf(const void *const hw,
                                                                         hri_aon_gp_regs_aon_reset_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_RESET_CTRL.reg;
 tmp &= ~(0xFu << 4);
 tmp |= ((0xFu << 4) & ((data) << 4));
 ((AonGpRegs *)hw)->AON_RESET_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_RESET_CTRL_PD1_COUNT_bf(const void *const hw,
                                                                         hri_aon_gp_regs_aon_reset_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_RESET_CTRL.reg &= ~((0xFu << 4) & ((mask) << 4));
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_RESET_CTRL_PD1_COUNT_bf(const void *const hw,
                                                                          hri_aon_gp_regs_aon_reset_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_RESET_CTRL.reg ^= ((0xFu << 4) & ((mask) << 4));
 ;
}

static inline hri_aon_gp_regs_aon_reset_ctrl_reg_t
hri_aongpregsgpregs_read_AON_RESET_CTRL_PD1_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_RESET_CTRL.reg;
 tmp = (tmp & (0xFu << 4)) >> 4;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_AON_RESET_CTRL_PD4_COUNT_bf(const void *const hw,
                                                                       hri_aon_gp_regs_aon_reset_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_RESET_CTRL.reg |= ((0xFu << 12) & ((mask) << 12));
 ;
}

static inline hri_aon_gp_regs_aon_reset_ctrl_reg_t
hri_aongpregsgpregs_get_AON_RESET_CTRL_PD4_COUNT_bf(const void *const hw, hri_aon_gp_regs_aon_reset_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_RESET_CTRL.reg;
 tmp = (tmp & ((0xFu << 12) & ((mask) << 12))) >> 12;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_RESET_CTRL_PD4_COUNT_bf(const void *const hw,
                                                                         hri_aon_gp_regs_aon_reset_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_RESET_CTRL.reg;
 tmp &= ~(0xFu << 12);
 tmp |= ((0xFu << 12) & ((data) << 12));
 ((AonGpRegs *)hw)->AON_RESET_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_RESET_CTRL_PD4_COUNT_bf(const void *const hw,
                                                                         hri_aon_gp_regs_aon_reset_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_RESET_CTRL.reg &= ~((0xFu << 12) & ((mask) << 12));
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_RESET_CTRL_PD4_COUNT_bf(const void *const hw,
                                                                          hri_aon_gp_regs_aon_reset_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_RESET_CTRL.reg ^= ((0xFu << 12) & ((mask) << 12));
 ;
}

static inline hri_aon_gp_regs_aon_reset_ctrl_reg_t
hri_aongpregsgpregs_read_AON_RESET_CTRL_PD4_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_RESET_CTRL.reg;
 tmp = (tmp & (0xFu << 12)) >> 12;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_AON_RESET_CTRL_PD6_COUNT_bf(const void *const hw,
                                                                       hri_aon_gp_regs_aon_reset_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_RESET_CTRL.reg |= ((0xFu << 16) & ((mask) << 16));
 ;
}

static inline hri_aon_gp_regs_aon_reset_ctrl_reg_t
hri_aongpregsgpregs_get_AON_RESET_CTRL_PD6_COUNT_bf(const void *const hw, hri_aon_gp_regs_aon_reset_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_RESET_CTRL.reg;
 tmp = (tmp & ((0xFu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_RESET_CTRL_PD6_COUNT_bf(const void *const hw,
                                                                         hri_aon_gp_regs_aon_reset_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_RESET_CTRL.reg;
 tmp &= ~(0xFu << 16);
 tmp |= ((0xFu << 16) & ((data) << 16));
 ((AonGpRegs *)hw)->AON_RESET_CTRL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_RESET_CTRL_PD6_COUNT_bf(const void *const hw,
                                                                         hri_aon_gp_regs_aon_reset_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_RESET_CTRL.reg &= ~((0xFu << 16) & ((mask) << 16));
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_RESET_CTRL_PD6_COUNT_bf(const void *const hw,
                                                                          hri_aon_gp_regs_aon_reset_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_RESET_CTRL.reg ^= ((0xFu << 16) & ((mask) << 16));
 ;
}

static inline hri_aon_gp_regs_aon_reset_ctrl_reg_t
hri_aongpregsgpregs_read_AON_RESET_CTRL_PD6_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_RESET_CTRL.reg;
 tmp = (tmp & (0xFu << 16)) >> 16;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_AON_RESET_CTRL_reg(const void *const hw,
                                                              hri_aon_gp_regs_aon_reset_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_RESET_CTRL.reg |= mask;
 ;
}

static inline hri_aon_gp_regs_aon_reset_ctrl_reg_t
hri_aongpregsgpregs_get_AON_RESET_CTRL_reg(const void *const hw, hri_aon_gp_regs_aon_reset_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_RESET_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_RESET_CTRL_reg(const void *const hw,
                                                                hri_aon_gp_regs_aon_reset_ctrl_reg_t data)
{
 ;
 ((AonGpRegs *)hw)->AON_RESET_CTRL.reg = data;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_RESET_CTRL_reg(const void *const hw,
                                                                hri_aon_gp_regs_aon_reset_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_RESET_CTRL.reg &= ~mask;
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_RESET_CTRL_reg(const void *const hw,
                                                                 hri_aon_gp_regs_aon_reset_ctrl_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_RESET_CTRL.reg ^= mask;
 ;
}

static inline hri_aon_gp_regs_aon_reset_ctrl_reg_t hri_aongpregsgpregs_read_AON_RESET_CTRL_reg(const void *const hw)
{
 return ((AonGpRegs *)hw)->AON_RESET_CTRL.reg;
}

static inline void
hri_aongpregsgpregs_set_AON_BTRIM_ACTIVE_AON_BTRIM_ACTIVE_bf(const void *const hw,
                                                             hri_aon_gp_regs_aon_btrim_active_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_BTRIM_ACTIVE.reg |= ((0xFu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_gp_regs_aon_btrim_active_reg_t
hri_aongpregsgpregs_get_AON_BTRIM_ACTIVE_AON_BTRIM_ACTIVE_bf(const void *const hw,
                                                             hri_aon_gp_regs_aon_btrim_active_reg_t mask)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_BTRIM_ACTIVE.reg;
 tmp = (tmp & ((0xFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_aongpregsgpregs_write_AON_BTRIM_ACTIVE_AON_BTRIM_ACTIVE_bf(const void *const hw,
                                                               hri_aon_gp_regs_aon_btrim_active_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_BTRIM_ACTIVE.reg;
 tmp &= ~(0xFu << 0);
 tmp |= ((0xFu << 0) & ((data) << 0));
 ((AonGpRegs *)hw)->AON_BTRIM_ACTIVE.reg = tmp;
 ;
}

static inline void
hri_aongpregsgpregs_clear_AON_BTRIM_ACTIVE_AON_BTRIM_ACTIVE_bf(const void *const hw,
                                                               hri_aon_gp_regs_aon_btrim_active_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_BTRIM_ACTIVE.reg &= ~((0xFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_aongpregsgpregs_toggle_AON_BTRIM_ACTIVE_AON_BTRIM_ACTIVE_bf(const void *const hw,
                                                                hri_aon_gp_regs_aon_btrim_active_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_BTRIM_ACTIVE.reg ^= ((0xFu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_gp_regs_aon_btrim_active_reg_t
hri_aongpregsgpregs_read_AON_BTRIM_ACTIVE_AON_BTRIM_ACTIVE_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_BTRIM_ACTIVE.reg;
 tmp = (tmp & (0xFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_AON_BTRIM_ACTIVE_reg(const void *const hw,
                                                                hri_aon_gp_regs_aon_btrim_active_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_BTRIM_ACTIVE.reg |= mask;
 ;
}

static inline hri_aon_gp_regs_aon_btrim_active_reg_t
hri_aongpregsgpregs_get_AON_BTRIM_ACTIVE_reg(const void *const hw, hri_aon_gp_regs_aon_btrim_active_reg_t mask)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_BTRIM_ACTIVE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_BTRIM_ACTIVE_reg(const void *const hw,
                                                                  hri_aon_gp_regs_aon_btrim_active_reg_t data)
{
 ;
 ((AonGpRegs *)hw)->AON_BTRIM_ACTIVE.reg = data;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_BTRIM_ACTIVE_reg(const void *const hw,
                                                                  hri_aon_gp_regs_aon_btrim_active_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_BTRIM_ACTIVE.reg &= ~mask;
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_BTRIM_ACTIVE_reg(const void *const hw,
                                                                   hri_aon_gp_regs_aon_btrim_active_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_BTRIM_ACTIVE.reg ^= mask;
 ;
}

static inline hri_aon_gp_regs_aon_btrim_active_reg_t hri_aongpregsgpregs_read_AON_BTRIM_ACTIVE_reg(const void *const hw)
{
 return ((AonGpRegs *)hw)->AON_BTRIM_ACTIVE.reg;
}

static inline void
hri_aongpregsgpregs_set_AON_BTRIM_RETENTION_AON_BTRIM_RETENTION_bf(const void *const hw,
                                                                   hri_aon_gp_regs_aon_btrim_retention_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_BTRIM_RETENTION.reg |= ((0xFu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_gp_regs_aon_btrim_retention_reg_t
hri_aongpregsgpregs_get_AON_BTRIM_RETENTION_AON_BTRIM_RETENTION_bf(const void *const hw,
                                                                   hri_aon_gp_regs_aon_btrim_retention_reg_t mask)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_BTRIM_RETENTION.reg;
 tmp = (tmp & ((0xFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_aongpregsgpregs_write_AON_BTRIM_RETENTION_AON_BTRIM_RETENTION_bf(const void *const hw,
                                                                     hri_aon_gp_regs_aon_btrim_retention_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_BTRIM_RETENTION.reg;
 tmp &= ~(0xFu << 0);
 tmp |= ((0xFu << 0) & ((data) << 0));
 ((AonGpRegs *)hw)->AON_BTRIM_RETENTION.reg = tmp;
 ;
}

static inline void
hri_aongpregsgpregs_clear_AON_BTRIM_RETENTION_AON_BTRIM_RETENTION_bf(const void *const hw,
                                                                     hri_aon_gp_regs_aon_btrim_retention_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_BTRIM_RETENTION.reg &= ~((0xFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_aongpregsgpregs_toggle_AON_BTRIM_RETENTION_AON_BTRIM_RETENTION_bf(const void *const hw,
                                                                      hri_aon_gp_regs_aon_btrim_retention_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_BTRIM_RETENTION.reg ^= ((0xFu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_gp_regs_aon_btrim_retention_reg_t
hri_aongpregsgpregs_read_AON_BTRIM_RETENTION_AON_BTRIM_RETENTION_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_BTRIM_RETENTION.reg;
 tmp = (tmp & (0xFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_AON_BTRIM_RETENTION_reg(const void *const hw,
                                                                   hri_aon_gp_regs_aon_btrim_retention_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_BTRIM_RETENTION.reg |= mask;
 ;
}

static inline hri_aon_gp_regs_aon_btrim_retention_reg_t
hri_aongpregsgpregs_get_AON_BTRIM_RETENTION_reg(const void *const hw, hri_aon_gp_regs_aon_btrim_retention_reg_t mask)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_BTRIM_RETENTION.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_BTRIM_RETENTION_reg(const void *const hw,
                                                                     hri_aon_gp_regs_aon_btrim_retention_reg_t data)
{
 ;
 ((AonGpRegs *)hw)->AON_BTRIM_RETENTION.reg = data;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_BTRIM_RETENTION_reg(const void *const hw,
                                                                     hri_aon_gp_regs_aon_btrim_retention_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_BTRIM_RETENTION.reg &= ~mask;
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_BTRIM_RETENTION_reg(const void *const hw,
                                                                      hri_aon_gp_regs_aon_btrim_retention_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_BTRIM_RETENTION.reg ^= mask;
 ;
}

static inline hri_aon_gp_regs_aon_btrim_retention_reg_t
hri_aongpregsgpregs_read_AON_BTRIM_RETENTION_reg(const void *const hw)
{
 return ((AonGpRegs *)hw)->AON_BTRIM_RETENTION.reg;
}

static inline void
hri_aongpregsgpregs_set_AON_LPMCU_SCRATCH_PAD_AON_LPMCU_SCRATCH_PAD_bf(const void *const hw,
                                                                       hri_aon_gp_regs_aon_lpmcu_scratch_pad_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_LPMCU_SCRATCH_PAD.reg |= ((0xFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_gp_regs_aon_lpmcu_scratch_pad_reg_t
hri_aongpregsgpregs_get_AON_LPMCU_SCRATCH_PAD_AON_LPMCU_SCRATCH_PAD_bf(const void *const hw,
                                                                       hri_aon_gp_regs_aon_lpmcu_scratch_pad_reg_t mask)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_LPMCU_SCRATCH_PAD.reg;
 tmp = (tmp & ((0xFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_LPMCU_SCRATCH_PAD_AON_LPMCU_SCRATCH_PAD_bf(
    const void *const hw, hri_aon_gp_regs_aon_lpmcu_scratch_pad_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_LPMCU_SCRATCH_PAD.reg;
 tmp &= ~(0xFFu << 0);
 tmp |= ((0xFFu << 0) & ((data) << 0));
 ((AonGpRegs *)hw)->AON_LPMCU_SCRATCH_PAD.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_LPMCU_SCRATCH_PAD_AON_LPMCU_SCRATCH_PAD_bf(
    const void *const hw, hri_aon_gp_regs_aon_lpmcu_scratch_pad_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_LPMCU_SCRATCH_PAD.reg &= ~((0xFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_LPMCU_SCRATCH_PAD_AON_LPMCU_SCRATCH_PAD_bf(
    const void *const hw, hri_aon_gp_regs_aon_lpmcu_scratch_pad_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_LPMCU_SCRATCH_PAD.reg ^= ((0xFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_gp_regs_aon_lpmcu_scratch_pad_reg_t
hri_aongpregsgpregs_read_AON_LPMCU_SCRATCH_PAD_AON_LPMCU_SCRATCH_PAD_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_LPMCU_SCRATCH_PAD.reg;
 tmp = (tmp & (0xFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_AON_LPMCU_SCRATCH_PAD_reg(const void *const hw,
                                                                     hri_aon_gp_regs_aon_lpmcu_scratch_pad_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_LPMCU_SCRATCH_PAD.reg |= mask;
 ;
}

static inline hri_aon_gp_regs_aon_lpmcu_scratch_pad_reg_t
hri_aongpregsgpregs_get_AON_LPMCU_SCRATCH_PAD_reg(const void *const hw,
                                                  hri_aon_gp_regs_aon_lpmcu_scratch_pad_reg_t mask)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_LPMCU_SCRATCH_PAD.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_LPMCU_SCRATCH_PAD_reg(const void *const hw,
                                                                       hri_aon_gp_regs_aon_lpmcu_scratch_pad_reg_t data)
{
 ;
 ((AonGpRegs *)hw)->AON_LPMCU_SCRATCH_PAD.reg = data;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_LPMCU_SCRATCH_PAD_reg(const void *const hw,
                                                                       hri_aon_gp_regs_aon_lpmcu_scratch_pad_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_LPMCU_SCRATCH_PAD.reg &= ~mask;
 ;
}

static inline void
hri_aongpregsgpregs_toggle_AON_LPMCU_SCRATCH_PAD_reg(const void *const hw,
                                                     hri_aon_gp_regs_aon_lpmcu_scratch_pad_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_LPMCU_SCRATCH_PAD.reg ^= mask;
 ;
}

static inline hri_aon_gp_regs_aon_lpmcu_scratch_pad_reg_t
hri_aongpregsgpregs_read_AON_LPMCU_SCRATCH_PAD_reg(const void *const hw)
{
 return ((AonGpRegs *)hw)->AON_LPMCU_SCRATCH_PAD.reg;
}

static inline void
hri_aongpregsgpregs_set_AON_LPMCU_COLD_BOOT_AON_LPMCU_COLD_BOOT_bf(const void *const hw,
                                                                   hri_aon_gp_regs_aon_lpmcu_cold_boot_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_LPMCU_COLD_BOOT.reg |= ((0xFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_gp_regs_aon_lpmcu_cold_boot_reg_t
hri_aongpregsgpregs_get_AON_LPMCU_COLD_BOOT_AON_LPMCU_COLD_BOOT_bf(const void *const hw,
                                                                   hri_aon_gp_regs_aon_lpmcu_cold_boot_reg_t mask)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_LPMCU_COLD_BOOT.reg;
 tmp = (tmp & ((0xFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_aongpregsgpregs_write_AON_LPMCU_COLD_BOOT_AON_LPMCU_COLD_BOOT_bf(const void *const hw,
                                                                     hri_aon_gp_regs_aon_lpmcu_cold_boot_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->AON_LPMCU_COLD_BOOT.reg;
 tmp &= ~(0xFFu << 0);
 tmp |= ((0xFFu << 0) & ((data) << 0));
 ((AonGpRegs *)hw)->AON_LPMCU_COLD_BOOT.reg = tmp;
 ;
}

static inline void
hri_aongpregsgpregs_clear_AON_LPMCU_COLD_BOOT_AON_LPMCU_COLD_BOOT_bf(const void *const hw,
                                                                     hri_aon_gp_regs_aon_lpmcu_cold_boot_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_LPMCU_COLD_BOOT.reg &= ~((0xFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_aongpregsgpregs_toggle_AON_LPMCU_COLD_BOOT_AON_LPMCU_COLD_BOOT_bf(const void *const hw,
                                                                      hri_aon_gp_regs_aon_lpmcu_cold_boot_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_LPMCU_COLD_BOOT.reg ^= ((0xFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_gp_regs_aon_lpmcu_cold_boot_reg_t
hri_aongpregsgpregs_read_AON_LPMCU_COLD_BOOT_AON_LPMCU_COLD_BOOT_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_LPMCU_COLD_BOOT.reg;
 tmp = (tmp & (0xFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_AON_LPMCU_COLD_BOOT_reg(const void *const hw,
                                                                   hri_aon_gp_regs_aon_lpmcu_cold_boot_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_LPMCU_COLD_BOOT.reg |= mask;
 ;
}

static inline hri_aon_gp_regs_aon_lpmcu_cold_boot_reg_t
hri_aongpregsgpregs_get_AON_LPMCU_COLD_BOOT_reg(const void *const hw, hri_aon_gp_regs_aon_lpmcu_cold_boot_reg_t mask)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_LPMCU_COLD_BOOT.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_AON_LPMCU_COLD_BOOT_reg(const void *const hw,
                                                                     hri_aon_gp_regs_aon_lpmcu_cold_boot_reg_t data)
{
 ;
 ((AonGpRegs *)hw)->AON_LPMCU_COLD_BOOT.reg = data;
 ;
}

static inline void hri_aongpregsgpregs_clear_AON_LPMCU_COLD_BOOT_reg(const void *const hw,
                                                                     hri_aon_gp_regs_aon_lpmcu_cold_boot_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_LPMCU_COLD_BOOT.reg &= ~mask;
 ;
}

static inline void hri_aongpregsgpregs_toggle_AON_LPMCU_COLD_BOOT_reg(const void *const hw,
                                                                      hri_aon_gp_regs_aon_lpmcu_cold_boot_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->AON_LPMCU_COLD_BOOT.reg ^= mask;
 ;
}

static inline hri_aon_gp_regs_aon_lpmcu_cold_boot_reg_t
hri_aongpregsgpregs_read_AON_LPMCU_COLD_BOOT_reg(const void *const hw)
{
 return ((AonGpRegs *)hw)->AON_LPMCU_COLD_BOOT.reg;
}

static inline void hri_aongpregsgpregs_set_CLEAR_BROWN_OUT_REG_CLEAR_BROWN_OUT_REG_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->CLEAR_BROWN_OUT_REG.reg |= (0x1u << 0);
 ;
}

static inline 
# 2627 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 2627 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_CLEAR_BROWN_OUT_REG_CLEAR_BROWN_OUT_REG_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->CLEAR_BROWN_OUT_REG.reg;
 tmp = (tmp & (0x1u << 0))
       >> 0;
 return (
# 2633 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 2633 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_CLEAR_BROWN_OUT_REG_CLEAR_BROWN_OUT_REG_bit(const void *const hw,
                                                                                         
# 2637 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                        _Bool 
# 2637 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                          value)
{
 uint8_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->CLEAR_BROWN_OUT_REG.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((AonGpRegs *)hw)->CLEAR_BROWN_OUT_REG.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_CLEAR_BROWN_OUT_REG_CLEAR_BROWN_OUT_REG_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->CLEAR_BROWN_OUT_REG.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_aongpregsgpregs_toggle_CLEAR_BROWN_OUT_REG_CLEAR_BROWN_OUT_REG_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->CLEAR_BROWN_OUT_REG.reg ^= (0x1u << 0);
 ;
}

static inline void hri_aongpregsgpregs_set_CLEAR_BROWN_OUT_REG_reg(const void *const hw,
                                                                   hri_aon_gp_regs_clear_brown_out_reg_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->CLEAR_BROWN_OUT_REG.reg |= mask;
 ;
}

static inline hri_aon_gp_regs_clear_brown_out_reg_reg_t
hri_aongpregsgpregs_get_CLEAR_BROWN_OUT_REG_reg(const void *const hw, hri_aon_gp_regs_clear_brown_out_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->CLEAR_BROWN_OUT_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_CLEAR_BROWN_OUT_REG_reg(const void *const hw,
                                                                     hri_aon_gp_regs_clear_brown_out_reg_reg_t data)
{
 ;
 ((AonGpRegs *)hw)->CLEAR_BROWN_OUT_REG.reg = data;
 ;
}

static inline void hri_aongpregsgpregs_clear_CLEAR_BROWN_OUT_REG_reg(const void *const hw,
                                                                     hri_aon_gp_regs_clear_brown_out_reg_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->CLEAR_BROWN_OUT_REG.reg &= ~mask;
 ;
}

static inline void hri_aongpregsgpregs_toggle_CLEAR_BROWN_OUT_REG_reg(const void *const hw,
                                                                      hri_aon_gp_regs_clear_brown_out_reg_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->CLEAR_BROWN_OUT_REG.reg ^= mask;
 ;
}

static inline hri_aon_gp_regs_clear_brown_out_reg_reg_t
hri_aongpregsgpregs_read_CLEAR_BROWN_OUT_REG_reg(const void *const hw)
{
 return ((AonGpRegs *)hw)->CLEAR_BROWN_OUT_REG.reg;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_0_CLK_EDGE_SEL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg |= (0x1u << 0);
 ;
}

static inline 
# 2716 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 2716 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_RF_PMU_REGS_0_CLK_EDGE_SEL_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 2721 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 2721 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_0_CLK_EDGE_SEL_bit(const void *const hw, 
# 2724 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                 _Bool 
# 2724 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_0_CLK_EDGE_SEL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_0_CLK_EDGE_SEL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg ^= (0x1u << 0);
 ;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_0_CLK_2_4_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg |= (0x1u << 5);
 ;
}

static inline 
# 2756 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 2756 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_RF_PMU_REGS_0_CLK_2_4_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 2761 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 2761 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_0_CLK_2_4_bit(const void *const hw, 
# 2764 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                            _Bool 
# 2764 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                 value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_0_CLK_2_4_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_0_CLK_2_4_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg ^= (0x1u << 5);
 ;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_0_RESET_FSM_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg |= (0x1u << 11);
 ;
}

static inline 
# 2796 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 2796 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_RF_PMU_REGS_0_RESET_FSM_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp = (tmp & (0x1u << 11)) >> 11;
 return (
# 2801 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 2801 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_0_RESET_FSM_bit(const void *const hw, 
# 2804 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                              _Bool 
# 2804 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                   value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp &= ~(0x1u << 11);
 tmp |= value << 11;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_0_RESET_FSM_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg &= ~(0x1u << 11);
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_0_RESET_FSM_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg ^= (0x1u << 11);
 ;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_0_EN_TRISTATE_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg |= (0x1u << 12);
 ;
}

static inline 
# 2836 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 2836 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_RF_PMU_REGS_0_EN_TRISTATE_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp = (tmp & (0x1u << 12)) >> 12;
 return (
# 2841 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 2841 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_0_EN_TRISTATE_bit(const void *const hw, 
# 2844 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                _Bool 
# 2844 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                     value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp &= ~(0x1u << 12);
 tmp |= value << 12;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_0_EN_TRISTATE_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg &= ~(0x1u << 12);
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_0_EN_TRISTATE_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg ^= (0x1u << 12);
 ;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_0_CLK_SEL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg |= (0x1u << 31);
 ;
}

static inline 
# 2876 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 2876 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_RF_PMU_REGS_0_CLK_SEL_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp = (tmp & (0x1u << 31)) >> 31;
 return (
# 2881 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 2881 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_0_CLK_SEL_bit(const void *const hw, 
# 2884 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                            _Bool 
# 2884 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                 value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp &= ~(0x1u << 31);
 tmp |= value << 31;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_0_CLK_SEL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg &= ~(0x1u << 31);
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_0_CLK_SEL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg ^= (0x1u << 31);
 ;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_0_VOUT_CTRL_BUCK_bf(const void *const hw,
                                                                           hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg |= ((0xFu << 1) & ((mask) << 1));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_0_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_0_VOUT_CTRL_BUCK_bf(const void *const hw, hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp = (tmp & ((0xFu << 1) & ((mask) << 1))) >> 1;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_0_VOUT_CTRL_BUCK_bf(const void *const hw,
                                                                             hri_aon_gp_regs_rf_pmu_regs_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp &= ~(0xFu << 1);
 tmp |= ((0xFu << 1) & ((data) << 1));
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_0_VOUT_CTRL_BUCK_bf(const void *const hw,
                                                                             hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg &= ~((0xFu << 1) & ((mask) << 1));
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_0_VOUT_CTRL_BUCK_bf(const void *const hw,
                                                                              hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg ^= ((0xFu << 1) & ((mask) << 1));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_0_reg_t
hri_aongpregsgpregs_read_RF_PMU_REGS_0_VOUT_CTRL_BUCK_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp = (tmp & (0xFu << 1)) >> 1;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_0_VREG_FILT_CTRL_bf(const void *const hw,
                                                                           hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg |= ((0x3u << 6) & ((mask) << 6));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_0_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_0_VREG_FILT_CTRL_bf(const void *const hw, hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp = (tmp & ((0x3u << 6) & ((mask) << 6))) >> 6;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_0_VREG_FILT_CTRL_bf(const void *const hw,
                                                                             hri_aon_gp_regs_rf_pmu_regs_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp &= ~(0x3u << 6);
 tmp |= ((0x3u << 6) & ((data) << 6));
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_0_VREG_FILT_CTRL_bf(const void *const hw,
                                                                             hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg &= ~((0x3u << 6) & ((mask) << 6));
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_0_VREG_FILT_CTRL_bf(const void *const hw,
                                                                              hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg ^= ((0x3u << 6) & ((mask) << 6));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_0_reg_t
hri_aongpregsgpregs_read_RF_PMU_REGS_0_VREG_FILT_CTRL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp = (tmp & (0x3u << 6)) >> 6;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_0_CLK_DIV_bf(const void *const hw,
                                                                    hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg |= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_0_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_0_CLK_DIV_bf(const void *const hw, hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp = (tmp & ((0x7u << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_0_CLK_DIV_bf(const void *const hw,
                                                                      hri_aon_gp_regs_rf_pmu_regs_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp &= ~(0x7u << 8);
 tmp |= ((0x7u << 8) & ((data) << 8));
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_0_CLK_DIV_bf(const void *const hw,
                                                                      hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg &= ~((0x7u << 8) & ((mask) << 8));
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_0_CLK_DIV_bf(const void *const hw,
                                                                       hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg ^= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_0_reg_t
hri_aongpregsgpregs_read_RF_PMU_REGS_0_CLK_DIV_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp = (tmp & (0x7u << 8)) >> 8;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_0_TRISTATE_CTRL_bf(const void *const hw,
                                                                          hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg |= ((0x7u << 13) & ((mask) << 13));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_0_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_0_TRISTATE_CTRL_bf(const void *const hw, hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp = (tmp & ((0x7u << 13) & ((mask) << 13))) >> 13;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_0_TRISTATE_CTRL_bf(const void *const hw,
                                                                            hri_aon_gp_regs_rf_pmu_regs_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp &= ~(0x7u << 13);
 tmp |= ((0x7u << 13) & ((data) << 13));
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_0_TRISTATE_CTRL_bf(const void *const hw,
                                                                            hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg &= ~((0x7u << 13) & ((mask) << 13));
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_0_TRISTATE_CTRL_bf(const void *const hw,
                                                                             hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg ^= ((0x7u << 13) & ((mask) << 13));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_0_reg_t
hri_aongpregsgpregs_read_RF_PMU_REGS_0_TRISTATE_CTRL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp = (tmp & (0x7u << 13)) >> 13;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_0_OFFSETP_CTRL_bf(const void *const hw,
                                                                         hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg |= ((0xFu << 16) & ((mask) << 16));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_0_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_0_OFFSETP_CTRL_bf(const void *const hw, hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp = (tmp & ((0xFu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_0_OFFSETP_CTRL_bf(const void *const hw,
                                                                           hri_aon_gp_regs_rf_pmu_regs_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp &= ~(0xFu << 16);
 tmp |= ((0xFu << 16) & ((data) << 16));
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_0_OFFSETP_CTRL_bf(const void *const hw,
                                                                           hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg &= ~((0xFu << 16) & ((mask) << 16));
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_0_OFFSETP_CTRL_bf(const void *const hw,
                                                                            hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg ^= ((0xFu << 16) & ((mask) << 16));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_0_reg_t
hri_aongpregsgpregs_read_RF_PMU_REGS_0_OFFSETP_CTRL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp = (tmp & (0xFu << 16)) >> 16;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_0_OFFSETN_CTRL_bf(const void *const hw,
                                                                         hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg |= ((0xFu << 20) & ((mask) << 20));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_0_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_0_OFFSETN_CTRL_bf(const void *const hw, hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp = (tmp & ((0xFu << 20) & ((mask) << 20))) >> 20;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_0_OFFSETN_CTRL_bf(const void *const hw,
                                                                           hri_aon_gp_regs_rf_pmu_regs_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp &= ~(0xFu << 20);
 tmp |= ((0xFu << 20) & ((data) << 20));
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_0_OFFSETN_CTRL_bf(const void *const hw,
                                                                           hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg &= ~((0xFu << 20) & ((mask) << 20));
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_0_OFFSETN_CTRL_bf(const void *const hw,
                                                                            hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg ^= ((0xFu << 20) & ((mask) << 20));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_0_reg_t
hri_aongpregsgpregs_read_RF_PMU_REGS_0_OFFSETN_CTRL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp = (tmp & (0xFu << 20)) >> 20;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_0_P_SW_CTRL_bf(const void *const hw,
                                                                      hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg |= ((0x7Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_0_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_0_P_SW_CTRL_bf(const void *const hw, hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp = (tmp & ((0x7Fu << 24) & ((mask) << 24))) >> 24;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_0_P_SW_CTRL_bf(const void *const hw,
                                                                        hri_aon_gp_regs_rf_pmu_regs_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp &= ~(0x7Fu << 24);
 tmp |= ((0x7Fu << 24) & ((data) << 24));
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_0_P_SW_CTRL_bf(const void *const hw,
                                                                        hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg &= ~((0x7Fu << 24) & ((mask) << 24));
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_0_P_SW_CTRL_bf(const void *const hw,
                                                                         hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg ^= ((0x7Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_0_reg_t
hri_aongpregsgpregs_read_RF_PMU_REGS_0_P_SW_CTRL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp = (tmp & (0x7Fu << 24)) >> 24;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_0_reg(const void *const hw,
                                                             hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg |= mask;
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_0_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_0_reg(const void *const hw, hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_0_reg(const void *const hw,
                                                               hri_aon_gp_regs_rf_pmu_regs_0_reg_t data)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg = data;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_0_reg(const void *const hw,
                                                               hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg &= ~mask;
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_0_reg(const void *const hw,
                                                                hri_aon_gp_regs_rf_pmu_regs_0_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg ^= mask;
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_0_reg_t hri_aongpregsgpregs_read_RF_PMU_REGS_0_reg(const void *const hw)
{
 return ((AonGpRegs *)hw)->RF_PMU_REGS_0.reg;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_1_BOD_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg |= (0x1u << 7);
 ;
}

static inline 
# 3340 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 3340 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_RF_PMU_REGS_1_BOD_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 3345 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 3345 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_1_BOD_EN_bit(const void *const hw, 
# 3348 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                           _Bool 
# 3348 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_1_BOD_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_1_BOD_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg ^= (0x1u << 7);
 ;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_1_LPD_CLK_INJECT_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg |= (0x1u << 8);
 ;
}

static inline 
# 3380 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 3380 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_RF_PMU_REGS_1_LPD_CLK_INJECT_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & (0x1u << 8)) >> 8;
 return (
# 3385 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 3385 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_1_LPD_CLK_INJECT_EN_bit(const void *const hw, 
# 3388 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                      _Bool 
# 3388 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                           value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp &= ~(0x1u << 8);
 tmp |= value << 8;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_1_LPD_CLK_INJECT_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg &= ~(0x1u << 8);
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_1_LPD_CLK_INJECT_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg ^= (0x1u << 8);
 ;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_1_EFUSE_LDO_BYP_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg |= (0x1u << 9);
 ;
}

static inline 
# 3420 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 3420 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_RF_PMU_REGS_1_EFUSE_LDO_BYP_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & (0x1u << 9)) >> 9;
 return (
# 3425 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 3425 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_1_EFUSE_LDO_BYP_bit(const void *const hw, 
# 3428 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                  _Bool 
# 3428 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp &= ~(0x1u << 9);
 tmp |= value << 9;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_1_EFUSE_LDO_BYP_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg &= ~(0x1u << 9);
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_1_EFUSE_LDO_BYP_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg ^= (0x1u << 9);
 ;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_1_PIERCE_RES_CTRL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg |= (0x1u << 15);
 ;
}

static inline 
# 3460 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 3460 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_RF_PMU_REGS_1_PIERCE_RES_CTRL_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & (0x1u << 15)) >> 15;
 return (
# 3465 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 3465 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_1_PIERCE_RES_CTRL_bit(const void *const hw, 
# 3468 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                    _Bool 
# 3468 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                         value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp &= ~(0x1u << 15);
 tmp |= value << 15;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_1_PIERCE_RES_CTRL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg &= ~(0x1u << 15);
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_1_PIERCE_RES_CTRL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg ^= (0x1u << 15);
 ;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_1_SADC_CHN_CTRL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg |= (0x1u << 24);
 ;
}

static inline 
# 3500 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 3500 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_RF_PMU_REGS_1_SADC_CHN_CTRL_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & (0x1u << 24)) >> 24;
 return (
# 3505 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 3505 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_1_SADC_CHN_CTRL_bit(const void *const hw, 
# 3508 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                  _Bool 
# 3508 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp &= ~(0x1u << 24);
 tmp |= value << 24;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_1_SADC_CHN_CTRL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg &= ~(0x1u << 24);
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_1_SADC_CHN_CTRL_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg ^= (0x1u << 24);
 ;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_bf(const void *const hw,
                                                                               hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg |= ((0xFu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_1_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_bf(const void *const hw,
                                                            hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & ((0xFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_aongpregsgpregs_write_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_bf(const void *const hw,
                                                              hri_aon_gp_regs_rf_pmu_regs_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp &= ~(0xFu << 0);
 tmp |= ((0xFu << 0) & ((data) << 0));
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg = tmp;
 ;
}

static inline void
hri_aongpregsgpregs_clear_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_bf(const void *const hw,
                                                              hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg &= ~((0xFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_aongpregsgpregs_toggle_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_bf(const void *const hw,
                                                               hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg ^= ((0xFu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_1_reg_t
hri_aongpregsgpregs_read_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & (0xFu << 0)) >> 0;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_1_SADC_REF_SEL_bf(const void *const hw,
                                                                         hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg |= ((0x7u << 4) & ((mask) << 4));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_1_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_1_SADC_REF_SEL_bf(const void *const hw, hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & ((0x7u << 4) & ((mask) << 4))) >> 4;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_1_SADC_REF_SEL_bf(const void *const hw,
                                                                           hri_aon_gp_regs_rf_pmu_regs_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp &= ~(0x7u << 4);
 tmp |= ((0x7u << 4) & ((data) << 4));
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_1_SADC_REF_SEL_bf(const void *const hw,
                                                                           hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg &= ~((0x7u << 4) & ((mask) << 4));
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_1_SADC_REF_SEL_bf(const void *const hw,
                                                                            hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg ^= ((0x7u << 4) & ((mask) << 4));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_1_reg_t
hri_aongpregsgpregs_read_RF_PMU_REGS_1_SADC_REF_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & (0x7u << 4)) >> 4;
 return tmp;
}

static inline void
hri_aongpregsgpregs_set_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_bf(const void *const hw,
                                                             hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg |= ((0x7u << 10) & ((mask) << 10));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_1_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_bf(const void *const hw,
                                                             hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & ((0x7u << 10) & ((mask) << 10)))
       >> 10;
 return tmp;
}

static inline void
hri_aongpregsgpregs_write_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_bf(const void *const hw,
                                                               hri_aon_gp_regs_rf_pmu_regs_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp &= ~(0x7u << 10);
 tmp |= ((0x7u << 10) & ((data) << 10));
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg = tmp;
 ;
}

static inline void
hri_aongpregsgpregs_clear_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_bf(const void *const hw,
                                                               hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg &= ~((0x7u << 10) & ((mask) << 10));
 ;
}

static inline void
hri_aongpregsgpregs_toggle_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_bf(const void *const hw,
                                                                hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg ^= ((0x7u << 10) & ((mask) << 10));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_1_reg_t
hri_aongpregsgpregs_read_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & (0x7u << 10))
       >> 10;
 return tmp;
}

static inline void
hri_aongpregsgpregs_set_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_bf(const void *const hw,
                                                              hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg |= ((0x3u << 13) & ((mask) << 13));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_1_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_bf(const void *const hw,
                                                              hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & ((0x3u << 13) & ((mask) << 13)))
       >> 13;
 return tmp;
}

static inline void
hri_aongpregsgpregs_write_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_bf(const void *const hw,
                                                                hri_aon_gp_regs_rf_pmu_regs_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp &= ~(0x3u << 13);
 tmp |= ((0x3u << 13) & ((data) << 13));
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg = tmp;
 ;
}

static inline void
hri_aongpregsgpregs_clear_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_bf(const void *const hw,
                                                                hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg &= ~((0x3u << 13) & ((mask) << 13));
 ;
}

static inline void
hri_aongpregsgpregs_toggle_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_bf(const void *const hw,
                                                                 hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg ^= ((0x3u << 13) & ((mask) << 13));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_1_reg_t
hri_aongpregsgpregs_read_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & (0x3u << 13))
       >> 13;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_1_PIERCE_GM_CTRL_bf(const void *const hw,
                                                                           hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg |= ((0xFu << 16) & ((mask) << 16));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_1_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_1_PIERCE_GM_CTRL_bf(const void *const hw, hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & ((0xFu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_1_PIERCE_GM_CTRL_bf(const void *const hw,
                                                                             hri_aon_gp_regs_rf_pmu_regs_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp &= ~(0xFu << 16);
 tmp |= ((0xFu << 16) & ((data) << 16));
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_1_PIERCE_GM_CTRL_bf(const void *const hw,
                                                                             hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg &= ~((0xFu << 16) & ((mask) << 16));
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_1_PIERCE_GM_CTRL_bf(const void *const hw,
                                                                              hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg ^= ((0xFu << 16) & ((mask) << 16));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_1_reg_t
hri_aongpregsgpregs_read_RF_PMU_REGS_1_PIERCE_GM_CTRL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & (0xFu << 16)) >> 16;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_1_PIERCE_CAP_CTRL_bf(const void *const hw,
                                                                            hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg |= ((0xFu << 20) & ((mask) << 20));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_1_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_1_PIERCE_CAP_CTRL_bf(const void *const hw, hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & ((0xFu << 20) & ((mask) << 20))) >> 20;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_1_PIERCE_CAP_CTRL_bf(const void *const hw,
                                                                              hri_aon_gp_regs_rf_pmu_regs_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp &= ~(0xFu << 20);
 tmp |= ((0xFu << 20) & ((data) << 20));
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_1_PIERCE_CAP_CTRL_bf(const void *const hw,
                                                                              hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg &= ~((0xFu << 20) & ((mask) << 20));
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_1_PIERCE_CAP_CTRL_bf(const void *const hw,
                                                                               hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg ^= ((0xFu << 20) & ((mask) << 20));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_1_reg_t
hri_aongpregsgpregs_read_RF_PMU_REGS_1_PIERCE_CAP_CTRL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & (0xFu << 20)) >> 20;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_1_SADC_CHN_SEL_bf(const void *const hw,
                                                                         hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg |= ((0x7u << 25) & ((mask) << 25));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_1_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_1_SADC_CHN_SEL_bf(const void *const hw, hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & ((0x7u << 25) & ((mask) << 25))) >> 25;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_1_SADC_CHN_SEL_bf(const void *const hw,
                                                                           hri_aon_gp_regs_rf_pmu_regs_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp &= ~(0x7u << 25);
 tmp |= ((0x7u << 25) & ((data) << 25));
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_1_SADC_CHN_SEL_bf(const void *const hw,
                                                                           hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg &= ~((0x7u << 25) & ((mask) << 25));
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_1_SADC_CHN_SEL_bf(const void *const hw,
                                                                            hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg ^= ((0x7u << 25) & ((mask) << 25));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_1_reg_t
hri_aongpregsgpregs_read_RF_PMU_REGS_1_SADC_CHN_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & (0x7u << 25)) >> 25;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_1_CODE_IN_bf(const void *const hw,
                                                                    hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg |= ((0x3u << 28) & ((mask) << 28));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_1_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_1_CODE_IN_bf(const void *const hw, hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & ((0x3u << 28) & ((mask) << 28))) >> 28;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_1_CODE_IN_bf(const void *const hw,
                                                                      hri_aon_gp_regs_rf_pmu_regs_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp &= ~(0x3u << 28);
 tmp |= ((0x3u << 28) & ((data) << 28));
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_1_CODE_IN_bf(const void *const hw,
                                                                      hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg &= ~((0x3u << 28) & ((mask) << 28));
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_1_CODE_IN_bf(const void *const hw,
                                                                       hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg ^= ((0x3u << 28) & ((mask) << 28));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_1_reg_t
hri_aongpregsgpregs_read_RF_PMU_REGS_1_CODE_IN_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & (0x3u << 28)) >> 28;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_1_SADC_LP_CTRL_bf(const void *const hw,
                                                                         hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg |= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_1_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_1_SADC_LP_CTRL_bf(const void *const hw, hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & ((0x3u << 30) & ((mask) << 30))) >> 30;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_1_SADC_LP_CTRL_bf(const void *const hw,
                                                                           hri_aon_gp_regs_rf_pmu_regs_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp &= ~(0x3u << 30);
 tmp |= ((0x3u << 30) & ((data) << 30));
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_1_SADC_LP_CTRL_bf(const void *const hw,
                                                                           hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg &= ~((0x3u << 30) & ((mask) << 30));
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_1_SADC_LP_CTRL_bf(const void *const hw,
                                                                            hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg ^= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_1_reg_t
hri_aongpregsgpregs_read_RF_PMU_REGS_1_SADC_LP_CTRL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp = (tmp & (0x3u << 30)) >> 30;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_1_reg(const void *const hw,
                                                             hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg |= mask;
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_1_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_1_reg(const void *const hw, hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_1_reg(const void *const hw,
                                                               hri_aon_gp_regs_rf_pmu_regs_1_reg_t data)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg = data;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_1_reg(const void *const hw,
                                                               hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg &= ~mask;
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_1_reg(const void *const hw,
                                                                hri_aon_gp_regs_rf_pmu_regs_1_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg ^= mask;
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_1_reg_t hri_aongpregsgpregs_read_RF_PMU_REGS_1_reg(const void *const hw)
{
 return ((AonGpRegs *)hw)->RF_PMU_REGS_1.reg;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_2_DIG_CORE_LDO_BYP_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg |= (0x1u << 0);
 ;
}

static inline 
# 4091 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 4091 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_RF_PMU_REGS_2_DIG_CORE_LDO_BYP_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 4096 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 4096 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_2_DIG_CORE_LDO_BYP_bit(const void *const hw, 
# 4099 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                     _Bool 
# 4099 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                          value)
{
 uint16_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_2_DIG_CORE_LDO_BYP_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_2_DIG_CORE_LDO_BYP_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg ^= (0x1u << 0);
 ;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_2_OFFSET_CAL_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg |= (0x1u << 6);
 ;
}

static inline 
# 4131 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 4131 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_RF_PMU_REGS_2_OFFSET_CAL_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 4136 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 4136 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_2_OFFSET_CAL_EN_bit(const void *const hw, 
# 4139 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                  _Bool 
# 4139 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                       value)
{
 uint16_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_2_OFFSET_CAL_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_2_OFFSET_CAL_EN_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg ^= (0x1u << 6);
 ;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_2_RESERVED_7_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg |= (0x1u << 7);
 ;
}

static inline 
# 4171 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 4171 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_RF_PMU_REGS_2_RESERVED_7_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 4176 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 4176 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_2_RESERVED_7_bit(const void *const hw, 
# 4179 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                               _Bool 
# 4179 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                    value)
{
 uint16_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_2_RESERVED_7_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_2_RESERVED_7_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg ^= (0x1u << 7);
 ;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_bf(const void *const hw,
                                                                               hri_aon_gp_regs_rf_pmu_regs_2_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg |= ((0x3u << 1) & ((mask) << 1));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_2_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_bf(const void *const hw,
                                                            hri_aon_gp_regs_rf_pmu_regs_2_reg_t mask)
{
 uint16_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg;
 tmp = (tmp & ((0x3u << 1) & ((mask) << 1)))
       >> 1;
 return tmp;
}

static inline void
hri_aongpregsgpregs_write_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_bf(const void *const hw,
                                                              hri_aon_gp_regs_rf_pmu_regs_2_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg;
 tmp &= ~(0x3u << 1);
 tmp |= ((0x3u << 1) & ((data) << 1));
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg = tmp;
 ;
}

static inline void
hri_aongpregsgpregs_clear_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_bf(const void *const hw,
                                                              hri_aon_gp_regs_rf_pmu_regs_2_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg &= ~((0x3u << 1) & ((mask) << 1));
 ;
}

static inline void
hri_aongpregsgpregs_toggle_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_bf(const void *const hw,
                                                               hri_aon_gp_regs_rf_pmu_regs_2_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg ^= ((0x3u << 1) & ((mask) << 1));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_2_reg_t
hri_aongpregsgpregs_read_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg;
 tmp = (tmp & (0x3u << 1)) >> 1;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_2_REF_HP_MODE_bf(const void *const hw,
                                                                        hri_aon_gp_regs_rf_pmu_regs_2_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg |= ((0x7u << 3) & ((mask) << 3));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_2_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_2_REF_HP_MODE_bf(const void *const hw, hri_aon_gp_regs_rf_pmu_regs_2_reg_t mask)
{
 uint16_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg;
 tmp = (tmp & ((0x7u << 3) & ((mask) << 3))) >> 3;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_2_REF_HP_MODE_bf(const void *const hw,
                                                                          hri_aon_gp_regs_rf_pmu_regs_2_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg;
 tmp &= ~(0x7u << 3);
 tmp |= ((0x7u << 3) & ((data) << 3));
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_2_REF_HP_MODE_bf(const void *const hw,
                                                                          hri_aon_gp_regs_rf_pmu_regs_2_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg &= ~((0x7u << 3) & ((mask) << 3));
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_2_REF_HP_MODE_bf(const void *const hw,
                                                                           hri_aon_gp_regs_rf_pmu_regs_2_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg ^= ((0x7u << 3) & ((mask) << 3));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_2_reg_t
hri_aongpregsgpregs_read_RF_PMU_REGS_2_REF_HP_MODE_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg;
 tmp = (tmp & (0x7u << 3)) >> 3;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_2_CLK_CTRL_26MHZ_bf(const void *const hw,
                                                                           hri_aon_gp_regs_rf_pmu_regs_2_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg |= ((0x1Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_2_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_2_CLK_CTRL_26MHZ_bf(const void *const hw, hri_aon_gp_regs_rf_pmu_regs_2_reg_t mask)
{
 uint16_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg;
 tmp = (tmp & ((0x1Fu << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_2_CLK_CTRL_26MHZ_bf(const void *const hw,
                                                                             hri_aon_gp_regs_rf_pmu_regs_2_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg;
 tmp &= ~(0x1Fu << 8);
 tmp |= ((0x1Fu << 8) & ((data) << 8));
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_2_CLK_CTRL_26MHZ_bf(const void *const hw,
                                                                             hri_aon_gp_regs_rf_pmu_regs_2_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg &= ~((0x1Fu << 8) & ((mask) << 8));
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_2_CLK_CTRL_26MHZ_bf(const void *const hw,
                                                                              hri_aon_gp_regs_rf_pmu_regs_2_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg ^= ((0x1Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_2_reg_t
hri_aongpregsgpregs_read_RF_PMU_REGS_2_CLK_CTRL_26MHZ_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg;
 tmp = (tmp & (0x1Fu << 8)) >> 8;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_2_RESERVED_15_13_bf(const void *const hw,
                                                                           hri_aon_gp_regs_rf_pmu_regs_2_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg |= ((0x7u << 13) & ((mask) << 13));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_2_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_2_RESERVED_15_13_bf(const void *const hw, hri_aon_gp_regs_rf_pmu_regs_2_reg_t mask)
{
 uint16_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg;
 tmp = (tmp & ((0x7u << 13) & ((mask) << 13))) >> 13;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_2_RESERVED_15_13_bf(const void *const hw,
                                                                             hri_aon_gp_regs_rf_pmu_regs_2_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg;
 tmp &= ~(0x7u << 13);
 tmp |= ((0x7u << 13) & ((data) << 13));
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_2_RESERVED_15_13_bf(const void *const hw,
                                                                             hri_aon_gp_regs_rf_pmu_regs_2_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg &= ~((0x7u << 13) & ((mask) << 13));
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_2_RESERVED_15_13_bf(const void *const hw,
                                                                              hri_aon_gp_regs_rf_pmu_regs_2_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg ^= ((0x7u << 13) & ((mask) << 13));
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_2_reg_t
hri_aongpregsgpregs_read_RF_PMU_REGS_2_RESERVED_15_13_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg;
 tmp = (tmp & (0x7u << 13)) >> 13;
 return tmp;
}

static inline void hri_aongpregsgpregs_set_RF_PMU_REGS_2_reg(const void *const hw,
                                                             hri_aon_gp_regs_rf_pmu_regs_2_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg |= mask;
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_2_reg_t
hri_aongpregsgpregs_get_RF_PMU_REGS_2_reg(const void *const hw, hri_aon_gp_regs_rf_pmu_regs_2_reg_t mask)
{
 uint16_t tmp;
 tmp = ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_RF_PMU_REGS_2_reg(const void *const hw,
                                                               hri_aon_gp_regs_rf_pmu_regs_2_reg_t data)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg = data;
 ;
}

static inline void hri_aongpregsgpregs_clear_RF_PMU_REGS_2_reg(const void *const hw,
                                                               hri_aon_gp_regs_rf_pmu_regs_2_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg &= ~mask;
 ;
}

static inline void hri_aongpregsgpregs_toggle_RF_PMU_REGS_2_reg(const void *const hw,
                                                                hri_aon_gp_regs_rf_pmu_regs_2_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg ^= mask;
 ;
}

static inline hri_aon_gp_regs_rf_pmu_regs_2_reg_t hri_aongpregsgpregs_read_RF_PMU_REGS_2_reg(const void *const hw)
{
 return ((AonGpRegs *)hw)->RF_PMU_REGS_2.reg;
}

static inline void hri_aongpregsgpregs_set_MS_GPIO_MODE_ANALOG_ENABLE_44_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->MS_GPIO_MODE.reg |= (0x1u << 0);
 ;
}

static inline 
# 4478 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 4478 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_MS_GPIO_MODE_ANALOG_ENABLE_44_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->MS_GPIO_MODE.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 4483 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 4483 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_MS_GPIO_MODE_ANALOG_ENABLE_44_bit(const void *const hw, 
# 4486 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                    _Bool 
# 4486 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->MS_GPIO_MODE.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((AonGpRegs *)hw)->MS_GPIO_MODE.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_MS_GPIO_MODE_ANALOG_ENABLE_44_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->MS_GPIO_MODE.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_aongpregsgpregs_toggle_MS_GPIO_MODE_ANALOG_ENABLE_44_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->MS_GPIO_MODE.reg ^= (0x1u << 0);
 ;
}

static inline void hri_aongpregsgpregs_set_MS_GPIO_MODE_ANALOG_ENABLE_45_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->MS_GPIO_MODE.reg |= (0x1u << 1);
 ;
}

static inline 
# 4518 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 4518 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_MS_GPIO_MODE_ANALOG_ENABLE_45_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->MS_GPIO_MODE.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 4523 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 4523 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_MS_GPIO_MODE_ANALOG_ENABLE_45_bit(const void *const hw, 
# 4526 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                    _Bool 
# 4526 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->MS_GPIO_MODE.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((AonGpRegs *)hw)->MS_GPIO_MODE.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_MS_GPIO_MODE_ANALOG_ENABLE_45_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->MS_GPIO_MODE.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_aongpregsgpregs_toggle_MS_GPIO_MODE_ANALOG_ENABLE_45_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->MS_GPIO_MODE.reg ^= (0x1u << 1);
 ;
}

static inline void hri_aongpregsgpregs_set_MS_GPIO_MODE_ANALOG_ENABLE_46_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->MS_GPIO_MODE.reg |= (0x1u << 2);
 ;
}

static inline 
# 4558 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 4558 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_MS_GPIO_MODE_ANALOG_ENABLE_46_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->MS_GPIO_MODE.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 4563 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 4563 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_MS_GPIO_MODE_ANALOG_ENABLE_46_bit(const void *const hw, 
# 4566 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                    _Bool 
# 4566 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->MS_GPIO_MODE.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((AonGpRegs *)hw)->MS_GPIO_MODE.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_MS_GPIO_MODE_ANALOG_ENABLE_46_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->MS_GPIO_MODE.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_aongpregsgpregs_toggle_MS_GPIO_MODE_ANALOG_ENABLE_46_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->MS_GPIO_MODE.reg ^= (0x1u << 2);
 ;
}

static inline void hri_aongpregsgpregs_set_MS_GPIO_MODE_ANALOG_ENABLE_47_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->MS_GPIO_MODE.reg |= (0x1u << 3);
 ;
}

static inline 
# 4598 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 4598 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_MS_GPIO_MODE_ANALOG_ENABLE_47_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->MS_GPIO_MODE.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 4603 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 4603 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_MS_GPIO_MODE_ANALOG_ENABLE_47_bit(const void *const hw, 
# 4606 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                    _Bool 
# 4606 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->MS_GPIO_MODE.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((AonGpRegs *)hw)->MS_GPIO_MODE.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_MS_GPIO_MODE_ANALOG_ENABLE_47_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->MS_GPIO_MODE.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_aongpregsgpregs_toggle_MS_GPIO_MODE_ANALOG_ENABLE_47_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->MS_GPIO_MODE.reg ^= (0x1u << 3);
 ;
}

static inline void hri_aongpregsgpregs_set_MS_GPIO_MODE_reg(const void *const hw,
                                                            hri_aon_gp_regs_ms_gpio_mode_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->MS_GPIO_MODE.reg |= mask;
 ;
}

static inline hri_aon_gp_regs_ms_gpio_mode_reg_t
hri_aongpregsgpregs_get_MS_GPIO_MODE_reg(const void *const hw, hri_aon_gp_regs_ms_gpio_mode_reg_t mask)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->MS_GPIO_MODE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_MS_GPIO_MODE_reg(const void *const hw,
                                                              hri_aon_gp_regs_ms_gpio_mode_reg_t data)
{
 ;
 ((AonGpRegs *)hw)->MS_GPIO_MODE.reg = data;
 ;
}

static inline void hri_aongpregsgpregs_clear_MS_GPIO_MODE_reg(const void *const hw,
                                                              hri_aon_gp_regs_ms_gpio_mode_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->MS_GPIO_MODE.reg &= ~mask;
 ;
}

static inline void hri_aongpregsgpregs_toggle_MS_GPIO_MODE_reg(const void *const hw,
                                                               hri_aon_gp_regs_ms_gpio_mode_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->MS_GPIO_MODE.reg ^= mask;
 ;
}

static inline hri_aon_gp_regs_ms_gpio_mode_reg_t hri_aongpregsgpregs_read_MS_GPIO_MODE_reg(const void *const hw)
{
 return ((AonGpRegs *)hw)->MS_GPIO_MODE.reg;
}

static inline void hri_aongpregsgpregs_set_IO_PADS_CONTROL_LATCH_ENABLE_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->IO_PADS_CONTROL.reg |= (0x1u << 0);
 ;
}

static inline 
# 4684 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 4684 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_IO_PADS_CONTROL_LATCH_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->IO_PADS_CONTROL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 4689 "../hri/hri_aon_gp_regs_b11.h" 3 4
        _Bool
# 4689 "../hri/hri_aon_gp_regs_b11.h"
            )tmp;
}

static inline void hri_aongpregsgpregs_write_IO_PADS_CONTROL_LATCH_ENABLE_bit(const void *const hw, 
# 4692 "../hri/hri_aon_gp_regs_b11.h" 3 4
                                                                                                   _Bool 
# 4692 "../hri/hri_aon_gp_regs_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((AonGpRegs *)hw)->IO_PADS_CONTROL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((AonGpRegs *)hw)->IO_PADS_CONTROL.reg = tmp;
 ;
}

static inline void hri_aongpregsgpregs_clear_IO_PADS_CONTROL_LATCH_ENABLE_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->IO_PADS_CONTROL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_aongpregsgpregs_toggle_IO_PADS_CONTROL_LATCH_ENABLE_bit(const void *const hw)
{
 ;
 ((AonGpRegs *)hw)->IO_PADS_CONTROL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_aongpregsgpregs_set_IO_PADS_CONTROL_reg(const void *const hw,
                                                               hri_aon_gp_regs_io_pads_control_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->IO_PADS_CONTROL.reg |= mask;
 ;
}

static inline hri_aon_gp_regs_io_pads_control_reg_t
hri_aongpregsgpregs_get_IO_PADS_CONTROL_reg(const void *const hw, hri_aon_gp_regs_io_pads_control_reg_t mask)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->IO_PADS_CONTROL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aongpregsgpregs_write_IO_PADS_CONTROL_reg(const void *const hw,
                                                                 hri_aon_gp_regs_io_pads_control_reg_t data)
{
 ;
 ((AonGpRegs *)hw)->IO_PADS_CONTROL.reg = data;
 ;
}

static inline void hri_aongpregsgpregs_clear_IO_PADS_CONTROL_reg(const void *const hw,
                                                                 hri_aon_gp_regs_io_pads_control_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->IO_PADS_CONTROL.reg &= ~mask;
 ;
}

static inline void hri_aongpregsgpregs_toggle_IO_PADS_CONTROL_reg(const void *const hw,
                                                                  hri_aon_gp_regs_io_pads_control_reg_t mask)
{
 ;
 ((AonGpRegs *)hw)->IO_PADS_CONTROL.reg ^= mask;
 ;
}

static inline hri_aon_gp_regs_io_pads_control_reg_t hri_aongpregsgpregs_read_IO_PADS_CONTROL_reg(const void *const hw)
{
 return ((AonGpRegs *)hw)->IO_PADS_CONTROL.reg;
}

static inline 
# 4763 "../hri/hri_aon_gp_regs_b11.h" 3 4
             _Bool 
# 4763 "../hri/hri_aon_gp_regs_b11.h"
                  hri_aongpregsgpregs_get_AON_BO_OUT_STATUS_AON_BO_OUT_STATUS_bit(const void *const hw)
{
 return (((AonGpRegs *)hw)->AON_BO_OUT_STATUS.reg & (0x1u << 0))
        >> 0;
}

static inline hri_aon_gp_regs_aon_bo_out_status_reg_t
hri_aongpregsgpregs_get_AON_BO_OUT_STATUS_reg(const void *const hw, hri_aon_gp_regs_aon_bo_out_status_reg_t mask)
{
 uint8_t tmp;
 tmp = ((AonGpRegs *)hw)->AON_BO_OUT_STATUS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_aon_gp_regs_aon_bo_out_status_reg_t
hri_aongpregsgpregs_read_AON_BO_OUT_STATUS_reg(const void *const hw)
{
 return ((AonGpRegs *)hw)->AON_BO_OUT_STATUS.reg;
}
# 48 "../hri/hri_b11.h" 2
# 1 "../hri/hri_aon_pwr_seq_b11.h" 1
# 45 "../hri/hri_aon_pwr_seq_b11.h"
#define _HRI_AON_PWR_SEQ_B11_H_INCLUDED_ 
# 58 "../hri/hri_aon_pwr_seq_b11.h"
#define AON_PWR_SEQ_CRITICAL_SECTION_ENTER() 
#define AON_PWR_SEQ_CRITICAL_SECTION_LEAVE() 


typedef uint16_t hri_aon_pwr_seq_active_request_reg_t;
typedef uint16_t hri_aon_pwr_seq_lpmcu_wakeup_ctrl_reg_t;
typedef uint16_t hri_aon_pwr_seq_misc_bypass_0_ctrl_reg_t;
typedef uint16_t hri_aon_pwr_seq_on_delay_0_ctrl_reg_t;
typedef uint16_t hri_aon_pwr_seq_pd_wakeup_bits_reg_t;
typedef uint16_t hri_aon_pwr_seq_serviced_request_reg_t;
typedef uint16_t hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t;
typedef uint32_t hri_aon_pwr_seq_logic_fsm_states_reg_t;
typedef uint32_t hri_aon_pwr_seq_lpmcu_sleep_1_ctrl_reg_t;
typedef uint32_t hri_aon_pwr_seq_off_delay_0_ctrl_reg_t;
typedef uint32_t hri_aon_pwr_seq_off_delay_1_ctrl_reg_t;
typedef uint32_t hri_aon_pwr_seq_on_delay_1_ctrl_reg_t;
typedef uint8_t hri_aon_pwr_seq_aon_st_wakeup_ctrl_reg_t;
typedef uint8_t hri_aon_pwr_seq_ble_st_wakeup_ctrl_reg_t;
typedef uint8_t hri_aon_pwr_seq_gpio_wakeup_ctrl_reg_t;
typedef uint8_t hri_aon_pwr_seq_raw_wakeup_bits_reg_t;

static inline void hri_aonpwrseqpwrseq_set_GPIO_WAKEUP_CTRL_BLE_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->GPIO_WAKEUP_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 86 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 86 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_GPIO_WAKEUP_CTRL_BLE_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonPwrSeq *)hw)->GPIO_WAKEUP_CTRL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 91 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 91 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_GPIO_WAKEUP_CTRL_BLE_ENABLE_bit(const void *const hw, 
# 94 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                                  _Bool 
# 94 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                       value)
{
 uint8_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->GPIO_WAKEUP_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((AonPwrSeq *)hw)->GPIO_WAKEUP_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_GPIO_WAKEUP_CTRL_BLE_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->GPIO_WAKEUP_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_GPIO_WAKEUP_CTRL_BLE_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->GPIO_WAKEUP_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_GPIO_WAKEUP_CTRL_reg(const void *const hw,
                                                                hri_aon_pwr_seq_gpio_wakeup_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->GPIO_WAKEUP_CTRL.reg |= mask;
 ;
}

static inline hri_aon_pwr_seq_gpio_wakeup_ctrl_reg_t
hri_aonpwrseqpwrseq_get_GPIO_WAKEUP_CTRL_reg(const void *const hw, hri_aon_pwr_seq_gpio_wakeup_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((AonPwrSeq *)hw)->GPIO_WAKEUP_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_write_GPIO_WAKEUP_CTRL_reg(const void *const hw,
                                                                  hri_aon_pwr_seq_gpio_wakeup_ctrl_reg_t data)
{
 ;
 ((AonPwrSeq *)hw)->GPIO_WAKEUP_CTRL.reg = data;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_GPIO_WAKEUP_CTRL_reg(const void *const hw,
                                                                  hri_aon_pwr_seq_gpio_wakeup_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->GPIO_WAKEUP_CTRL.reg &= ~mask;
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_GPIO_WAKEUP_CTRL_reg(const void *const hw,
                                                                   hri_aon_pwr_seq_gpio_wakeup_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->GPIO_WAKEUP_CTRL.reg ^= mask;
 ;
}

static inline hri_aon_pwr_seq_gpio_wakeup_ctrl_reg_t hri_aonpwrseqpwrseq_read_GPIO_WAKEUP_CTRL_reg(const void *const hw)
{
 return ((AonPwrSeq *)hw)->GPIO_WAKEUP_CTRL.reg;
}

static inline void hri_aonpwrseqpwrseq_set_AON_ST_WAKEUP_CTRL_ARM_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->AON_ST_WAKEUP_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 172 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 172 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_AON_ST_WAKEUP_CTRL_ARM_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonPwrSeq *)hw)->AON_ST_WAKEUP_CTRL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 177 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 177 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_AON_ST_WAKEUP_CTRL_ARM_ENABLE_bit(const void *const hw, 
# 180 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                                    _Bool 
# 180 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->AON_ST_WAKEUP_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((AonPwrSeq *)hw)->AON_ST_WAKEUP_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_AON_ST_WAKEUP_CTRL_ARM_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->AON_ST_WAKEUP_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_AON_ST_WAKEUP_CTRL_ARM_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->AON_ST_WAKEUP_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_AON_ST_WAKEUP_CTRL_BLE_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->AON_ST_WAKEUP_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 212 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 212 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_AON_ST_WAKEUP_CTRL_BLE_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonPwrSeq *)hw)->AON_ST_WAKEUP_CTRL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 217 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 217 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_AON_ST_WAKEUP_CTRL_BLE_ENABLE_bit(const void *const hw, 
# 220 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                                    _Bool 
# 220 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->AON_ST_WAKEUP_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((AonPwrSeq *)hw)->AON_ST_WAKEUP_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_AON_ST_WAKEUP_CTRL_BLE_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->AON_ST_WAKEUP_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_AON_ST_WAKEUP_CTRL_BLE_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->AON_ST_WAKEUP_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_AON_ST_WAKEUP_CTRL_reg(const void *const hw,
                                                                  hri_aon_pwr_seq_aon_st_wakeup_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->AON_ST_WAKEUP_CTRL.reg |= mask;
 ;
}

static inline hri_aon_pwr_seq_aon_st_wakeup_ctrl_reg_t
hri_aonpwrseqpwrseq_get_AON_ST_WAKEUP_CTRL_reg(const void *const hw, hri_aon_pwr_seq_aon_st_wakeup_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((AonPwrSeq *)hw)->AON_ST_WAKEUP_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_write_AON_ST_WAKEUP_CTRL_reg(const void *const hw,
                                                                    hri_aon_pwr_seq_aon_st_wakeup_ctrl_reg_t data)
{
 ;
 ((AonPwrSeq *)hw)->AON_ST_WAKEUP_CTRL.reg = data;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_AON_ST_WAKEUP_CTRL_reg(const void *const hw,
                                                                    hri_aon_pwr_seq_aon_st_wakeup_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->AON_ST_WAKEUP_CTRL.reg &= ~mask;
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_AON_ST_WAKEUP_CTRL_reg(const void *const hw,
                                                                     hri_aon_pwr_seq_aon_st_wakeup_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->AON_ST_WAKEUP_CTRL.reg ^= mask;
 ;
}

static inline hri_aon_pwr_seq_aon_st_wakeup_ctrl_reg_t
hri_aonpwrseqpwrseq_read_AON_ST_WAKEUP_CTRL_reg(const void *const hw)
{
 return ((AonPwrSeq *)hw)->AON_ST_WAKEUP_CTRL.reg;
}

static inline void hri_aonpwrseqpwrseq_set_LPMCU_WAKEUP_CTRL_BLE_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_WAKEUP_CTRL.reg |= (0x1u << 6);
 ;
}

static inline 
# 299 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 299 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_LPMCU_WAKEUP_CTRL_BLE_ENABLE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->LPMCU_WAKEUP_CTRL.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 304 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 304 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_LPMCU_WAKEUP_CTRL_BLE_ENABLE_bit(const void *const hw, 
# 307 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                                   _Bool 
# 307 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                        value)
{
 uint16_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->LPMCU_WAKEUP_CTRL.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((AonPwrSeq *)hw)->LPMCU_WAKEUP_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_LPMCU_WAKEUP_CTRL_BLE_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_WAKEUP_CTRL.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_LPMCU_WAKEUP_CTRL_BLE_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_WAKEUP_CTRL.reg ^= (0x1u << 6);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_LPMCU_WAKEUP_CTRL_PD7_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_WAKEUP_CTRL.reg |= (0x1u << 9);
 ;
}

static inline 
# 339 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 339 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_LPMCU_WAKEUP_CTRL_PD7_ENABLE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->LPMCU_WAKEUP_CTRL.reg;
 tmp = (tmp & (0x1u << 9)) >> 9;
 return (
# 344 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 344 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_LPMCU_WAKEUP_CTRL_PD7_ENABLE_bit(const void *const hw, 
# 347 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                                   _Bool 
# 347 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                        value)
{
 uint16_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->LPMCU_WAKEUP_CTRL.reg;
 tmp &= ~(0x1u << 9);
 tmp |= value << 9;
 ((AonPwrSeq *)hw)->LPMCU_WAKEUP_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_LPMCU_WAKEUP_CTRL_PD7_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_WAKEUP_CTRL.reg &= ~(0x1u << 9);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_LPMCU_WAKEUP_CTRL_PD7_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_WAKEUP_CTRL.reg ^= (0x1u << 9);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_LPMCU_WAKEUP_CTRL_reg(const void *const hw,
                                                                 hri_aon_pwr_seq_lpmcu_wakeup_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_WAKEUP_CTRL.reg |= mask;
 ;
}

static inline hri_aon_pwr_seq_lpmcu_wakeup_ctrl_reg_t
hri_aonpwrseqpwrseq_get_LPMCU_WAKEUP_CTRL_reg(const void *const hw, hri_aon_pwr_seq_lpmcu_wakeup_ctrl_reg_t mask)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->LPMCU_WAKEUP_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_write_LPMCU_WAKEUP_CTRL_reg(const void *const hw,
                                                                   hri_aon_pwr_seq_lpmcu_wakeup_ctrl_reg_t data)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_WAKEUP_CTRL.reg = data;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_LPMCU_WAKEUP_CTRL_reg(const void *const hw,
                                                                   hri_aon_pwr_seq_lpmcu_wakeup_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_WAKEUP_CTRL.reg &= ~mask;
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_LPMCU_WAKEUP_CTRL_reg(const void *const hw,
                                                                    hri_aon_pwr_seq_lpmcu_wakeup_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_WAKEUP_CTRL.reg ^= mask;
 ;
}

static inline hri_aon_pwr_seq_lpmcu_wakeup_ctrl_reg_t
hri_aonpwrseqpwrseq_read_LPMCU_WAKEUP_CTRL_reg(const void *const hw)
{
 return ((AonPwrSeq *)hw)->LPMCU_WAKEUP_CTRL.reg;
}

static inline void hri_aonpwrseqpwrseq_set_BLE_ST_WAKEUP_CTRL_ARM_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->BLE_ST_WAKEUP_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 426 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 426 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_BLE_ST_WAKEUP_CTRL_ARM_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonPwrSeq *)hw)->BLE_ST_WAKEUP_CTRL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 431 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 431 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_BLE_ST_WAKEUP_CTRL_ARM_ENABLE_bit(const void *const hw, 
# 434 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                                    _Bool 
# 434 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->BLE_ST_WAKEUP_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((AonPwrSeq *)hw)->BLE_ST_WAKEUP_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_BLE_ST_WAKEUP_CTRL_ARM_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->BLE_ST_WAKEUP_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_BLE_ST_WAKEUP_CTRL_ARM_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->BLE_ST_WAKEUP_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_BLE_ST_WAKEUP_CTRL_BLE_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->BLE_ST_WAKEUP_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 466 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 466 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_BLE_ST_WAKEUP_CTRL_BLE_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((AonPwrSeq *)hw)->BLE_ST_WAKEUP_CTRL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 471 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 471 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_BLE_ST_WAKEUP_CTRL_BLE_ENABLE_bit(const void *const hw, 
# 474 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                                    _Bool 
# 474 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->BLE_ST_WAKEUP_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((AonPwrSeq *)hw)->BLE_ST_WAKEUP_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_BLE_ST_WAKEUP_CTRL_BLE_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->BLE_ST_WAKEUP_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_BLE_ST_WAKEUP_CTRL_BLE_ENABLE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->BLE_ST_WAKEUP_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_BLE_ST_WAKEUP_CTRL_reg(const void *const hw,
                                                                  hri_aon_pwr_seq_ble_st_wakeup_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->BLE_ST_WAKEUP_CTRL.reg |= mask;
 ;
}

static inline hri_aon_pwr_seq_ble_st_wakeup_ctrl_reg_t
hri_aonpwrseqpwrseq_get_BLE_ST_WAKEUP_CTRL_reg(const void *const hw, hri_aon_pwr_seq_ble_st_wakeup_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((AonPwrSeq *)hw)->BLE_ST_WAKEUP_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_write_BLE_ST_WAKEUP_CTRL_reg(const void *const hw,
                                                                    hri_aon_pwr_seq_ble_st_wakeup_ctrl_reg_t data)
{
 ;
 ((AonPwrSeq *)hw)->BLE_ST_WAKEUP_CTRL.reg = data;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_BLE_ST_WAKEUP_CTRL_reg(const void *const hw,
                                                                    hri_aon_pwr_seq_ble_st_wakeup_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->BLE_ST_WAKEUP_CTRL.reg &= ~mask;
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_BLE_ST_WAKEUP_CTRL_reg(const void *const hw,
                                                                     hri_aon_pwr_seq_ble_st_wakeup_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->BLE_ST_WAKEUP_CTRL.reg ^= mask;
 ;
}

static inline hri_aon_pwr_seq_ble_st_wakeup_ctrl_reg_t
hri_aonpwrseqpwrseq_read_BLE_ST_WAKEUP_CTRL_reg(const void *const hw)
{
 return ((AonPwrSeq *)hw)->BLE_ST_WAKEUP_CTRL.reg;
}

static inline void hri_aonpwrseqpwrseq_set_LPMCU_SLEEP_1_CTRL_ARM_SLEEP_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 553 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 553 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_LPMCU_SLEEP_1_CTRL_ARM_SLEEP_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 558 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 558 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_LPMCU_SLEEP_1_CTRL_ARM_SLEEP_EN_bit(const void *const hw, 
# 561 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                                      _Bool 
# 561 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                           value)
{
 uint32_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_LPMCU_SLEEP_1_CTRL_ARM_SLEEP_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_LPMCU_SLEEP_1_CTRL_ARM_SLEEP_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_LPMCU_SLEEP_1_CTRL_BLE_SLEEP_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg |= (0x1u << 6);
 ;
}

static inline 
# 593 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 593 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_LPMCU_SLEEP_1_CTRL_BLE_SLEEP_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 598 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 598 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_LPMCU_SLEEP_1_CTRL_BLE_SLEEP_EN_bit(const void *const hw, 
# 601 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                                      _Bool 
# 601 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                           value)
{
 uint32_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_LPMCU_SLEEP_1_CTRL_BLE_SLEEP_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_LPMCU_SLEEP_1_CTRL_BLE_SLEEP_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg ^= (0x1u << 6);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_LPMCU_SLEEP_1_CTRL_PD6_SLEEP_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg |= (0x1u << 8);
 ;
}

static inline 
# 633 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 633 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_LPMCU_SLEEP_1_CTRL_PD6_SLEEP_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg;
 tmp = (tmp & (0x1u << 8)) >> 8;
 return (
# 638 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 638 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_LPMCU_SLEEP_1_CTRL_PD6_SLEEP_EN_bit(const void *const hw, 
# 641 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                                      _Bool 
# 641 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                           value)
{
 uint32_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg;
 tmp &= ~(0x1u << 8);
 tmp |= value << 8;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_LPMCU_SLEEP_1_CTRL_PD6_SLEEP_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg &= ~(0x1u << 8);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_LPMCU_SLEEP_1_CTRL_PD6_SLEEP_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg ^= (0x1u << 8);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_LPMCU_SLEEP_1_CTRL_PD7_SLEEP_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg |= (0x1u << 9);
 ;
}

static inline 
# 673 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 673 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_LPMCU_SLEEP_1_CTRL_PD7_SLEEP_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg;
 tmp = (tmp & (0x1u << 9)) >> 9;
 return (
# 678 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 678 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_LPMCU_SLEEP_1_CTRL_PD7_SLEEP_EN_bit(const void *const hw, 
# 681 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                                      _Bool 
# 681 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                           value)
{
 uint32_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg;
 tmp &= ~(0x1u << 9);
 tmp |= value << 9;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_LPMCU_SLEEP_1_CTRL_PD7_SLEEP_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg &= ~(0x1u << 9);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_LPMCU_SLEEP_1_CTRL_PD7_SLEEP_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg ^= (0x1u << 9);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_LPMCU_SLEEP_1_CTRL_PD2A_RETENTION_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg |= (0x1u << 16);
 ;
}

static inline 
# 713 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 713 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_LPMCU_SLEEP_1_CTRL_PD2A_RETENTION_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg;
 tmp = (tmp & (0x1u << 16))
       >> 16;
 return (
# 719 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 719 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_LPMCU_SLEEP_1_CTRL_PD2A_RETENTION_EN_bit(const void *const hw, 
# 722 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                                           _Bool 
# 722 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg;
 tmp &= ~(0x1u << 16);
 tmp |= value << 16;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_LPMCU_SLEEP_1_CTRL_PD2A_RETENTION_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg &= ~(0x1u << 16);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_LPMCU_SLEEP_1_CTRL_PD2A_RETENTION_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg ^= (0x1u << 16);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_LPMCU_SLEEP_1_CTRL_PD2B_RETENTION_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg |= (0x1u << 17);
 ;
}

static inline 
# 754 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 754 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_LPMCU_SLEEP_1_CTRL_PD2B_RETENTION_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg;
 tmp = (tmp & (0x1u << 17))
       >> 17;
 return (
# 760 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 760 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_LPMCU_SLEEP_1_CTRL_PD2B_RETENTION_EN_bit(const void *const hw, 
# 763 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                                           _Bool 
# 763 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg;
 tmp &= ~(0x1u << 17);
 tmp |= value << 17;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_LPMCU_SLEEP_1_CTRL_PD2B_RETENTION_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg &= ~(0x1u << 17);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_LPMCU_SLEEP_1_CTRL_PD2B_RETENTION_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg ^= (0x1u << 17);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_LPMCU_SLEEP_1_CTRL_PD3_RETENTION_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg |= (0x1u << 18);
 ;
}

static inline 
# 795 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 795 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_LPMCU_SLEEP_1_CTRL_PD3_RETENTION_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg;
 tmp = (tmp & (0x1u << 18))
       >> 18;
 return (
# 801 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 801 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_LPMCU_SLEEP_1_CTRL_PD3_RETENTION_EN_bit(const void *const hw, 
# 804 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                                          _Bool 
# 804 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg;
 tmp &= ~(0x1u << 18);
 tmp |= value << 18;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_LPMCU_SLEEP_1_CTRL_PD3_RETENTION_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg &= ~(0x1u << 18);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_LPMCU_SLEEP_1_CTRL_PD3_RETENTION_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg ^= (0x1u << 18);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_LPMCU_SLEEP_1_CTRL_PD5_RETENTION_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg |= (0x1u << 21);
 ;
}

static inline 
# 836 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 836 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_LPMCU_SLEEP_1_CTRL_PD5_RETENTION_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg;
 tmp = (tmp & (0x1u << 21))
       >> 21;
 return (
# 842 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 842 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_LPMCU_SLEEP_1_CTRL_PD5_RETENTION_EN_bit(const void *const hw, 
# 845 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                                          _Bool 
# 845 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg;
 tmp &= ~(0x1u << 21);
 tmp |= value << 21;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_LPMCU_SLEEP_1_CTRL_PD5_RETENTION_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg &= ~(0x1u << 21);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_LPMCU_SLEEP_1_CTRL_PD5_RETENTION_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg ^= (0x1u << 21);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_LPMCU_SLEEP_1_CTRL_PD8_RETENTION_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg |= (0x1u << 22);
 ;
}

static inline 
# 877 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 877 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_LPMCU_SLEEP_1_CTRL_PD8_RETENTION_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg;
 tmp = (tmp & (0x1u << 22))
       >> 22;
 return (
# 883 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 883 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_LPMCU_SLEEP_1_CTRL_PD8_RETENTION_EN_bit(const void *const hw, 
# 886 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                                          _Bool 
# 886 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg;
 tmp &= ~(0x1u << 22);
 tmp |= value << 22;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_LPMCU_SLEEP_1_CTRL_PD8_RETENTION_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg &= ~(0x1u << 22);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_LPMCU_SLEEP_1_CTRL_PD8_RETENTION_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg ^= (0x1u << 22);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_LPMCU_SLEEP_1_CTRL_reg(const void *const hw,
                                                                  hri_aon_pwr_seq_lpmcu_sleep_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg |= mask;
 ;
}

static inline hri_aon_pwr_seq_lpmcu_sleep_1_ctrl_reg_t
hri_aonpwrseqpwrseq_get_LPMCU_SLEEP_1_CTRL_reg(const void *const hw, hri_aon_pwr_seq_lpmcu_sleep_1_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_write_LPMCU_SLEEP_1_CTRL_reg(const void *const hw,
                                                                    hri_aon_pwr_seq_lpmcu_sleep_1_ctrl_reg_t data)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg = data;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_LPMCU_SLEEP_1_CTRL_reg(const void *const hw,
                                                                    hri_aon_pwr_seq_lpmcu_sleep_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg &= ~mask;
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_LPMCU_SLEEP_1_CTRL_reg(const void *const hw,
                                                                     hri_aon_pwr_seq_lpmcu_sleep_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg ^= mask;
 ;
}

static inline hri_aon_pwr_seq_lpmcu_sleep_1_ctrl_reg_t
hri_aonpwrseqpwrseq_read_LPMCU_SLEEP_1_CTRL_reg(const void *const hw)
{
 return ((AonPwrSeq *)hw)->LPMCU_SLEEP_1_CTRL.reg;
}

static inline void
hri_aonpwrseqpwrseq_set_OFF_DELAY_0_CTRL_CLOCK_EN_EARLY_bf(const void *const hw,
                                                           hri_aon_pwr_seq_off_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg |= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_pwr_seq_off_delay_0_ctrl_reg_t
hri_aonpwrseqpwrseq_get_OFF_DELAY_0_CTRL_CLOCK_EN_EARLY_bf(const void *const hw,
                                                           hri_aon_pwr_seq_off_delay_0_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg;
 tmp = (tmp & ((0x3Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_aonpwrseqpwrseq_write_OFF_DELAY_0_CTRL_CLOCK_EN_EARLY_bf(const void *const hw,
                                                             hri_aon_pwr_seq_off_delay_0_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg;
 tmp &= ~(0x3Fu << 0);
 tmp |= ((0x3Fu << 0) & ((data) << 0));
 ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg = tmp;
 ;
}

static inline void
hri_aonpwrseqpwrseq_clear_OFF_DELAY_0_CTRL_CLOCK_EN_EARLY_bf(const void *const hw,
                                                             hri_aon_pwr_seq_off_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg &= ~((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_aonpwrseqpwrseq_toggle_OFF_DELAY_0_CTRL_CLOCK_EN_EARLY_bf(const void *const hw,
                                                              hri_aon_pwr_seq_off_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg ^= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_pwr_seq_off_delay_0_ctrl_reg_t
hri_aonpwrseqpwrseq_read_OFF_DELAY_0_CTRL_CLOCK_EN_EARLY_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg;
 tmp = (tmp & (0x3Fu << 0)) >> 0;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_set_OFF_DELAY_0_CTRL_ISOLATE_bf(const void *const hw,
                                                                       hri_aon_pwr_seq_off_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg |= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_aon_pwr_seq_off_delay_0_ctrl_reg_t
hri_aonpwrseqpwrseq_get_OFF_DELAY_0_CTRL_ISOLATE_bf(const void *const hw, hri_aon_pwr_seq_off_delay_0_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg;
 tmp = (tmp & ((0x3Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_write_OFF_DELAY_0_CTRL_ISOLATE_bf(const void *const hw,
                                                                         hri_aon_pwr_seq_off_delay_0_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg;
 tmp &= ~(0x3Fu << 16);
 tmp |= ((0x3Fu << 16) & ((data) << 16));
 ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_OFF_DELAY_0_CTRL_ISOLATE_bf(const void *const hw,
                                                                         hri_aon_pwr_seq_off_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg &= ~((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_OFF_DELAY_0_CTRL_ISOLATE_bf(const void *const hw,
                                                                          hri_aon_pwr_seq_off_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg ^= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_aon_pwr_seq_off_delay_0_ctrl_reg_t
hri_aonpwrseqpwrseq_read_OFF_DELAY_0_CTRL_ISOLATE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg;
 tmp = (tmp & (0x3Fu << 16)) >> 16;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_set_OFF_DELAY_0_CTRL_RESETN_bf(const void *const hw,
                                                                      hri_aon_pwr_seq_off_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg |= ((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_aon_pwr_seq_off_delay_0_ctrl_reg_t
hri_aonpwrseqpwrseq_get_OFF_DELAY_0_CTRL_RESETN_bf(const void *const hw, hri_aon_pwr_seq_off_delay_0_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg;
 tmp = (tmp & ((0x3Fu << 24) & ((mask) << 24))) >> 24;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_write_OFF_DELAY_0_CTRL_RESETN_bf(const void *const hw,
                                                                        hri_aon_pwr_seq_off_delay_0_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg;
 tmp &= ~(0x3Fu << 24);
 tmp |= ((0x3Fu << 24) & ((data) << 24));
 ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_OFF_DELAY_0_CTRL_RESETN_bf(const void *const hw,
                                                                        hri_aon_pwr_seq_off_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg &= ~((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_OFF_DELAY_0_CTRL_RESETN_bf(const void *const hw,
                                                                         hri_aon_pwr_seq_off_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg ^= ((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_aon_pwr_seq_off_delay_0_ctrl_reg_t
hri_aonpwrseqpwrseq_read_OFF_DELAY_0_CTRL_RESETN_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg;
 tmp = (tmp & (0x3Fu << 24)) >> 24;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_set_OFF_DELAY_0_CTRL_reg(const void *const hw,
                                                                hri_aon_pwr_seq_off_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg |= mask;
 ;
}

static inline hri_aon_pwr_seq_off_delay_0_ctrl_reg_t
hri_aonpwrseqpwrseq_get_OFF_DELAY_0_CTRL_reg(const void *const hw, hri_aon_pwr_seq_off_delay_0_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_write_OFF_DELAY_0_CTRL_reg(const void *const hw,
                                                                  hri_aon_pwr_seq_off_delay_0_ctrl_reg_t data)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg = data;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_OFF_DELAY_0_CTRL_reg(const void *const hw,
                                                                  hri_aon_pwr_seq_off_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg &= ~mask;
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_OFF_DELAY_0_CTRL_reg(const void *const hw,
                                                                   hri_aon_pwr_seq_off_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg ^= mask;
 ;
}

static inline hri_aon_pwr_seq_off_delay_0_ctrl_reg_t hri_aonpwrseqpwrseq_read_OFF_DELAY_0_CTRL_reg(const void *const hw)
{
 return ((AonPwrSeq *)hw)->OFF_DELAY_0_CTRL.reg;
}

static inline void hri_aonpwrseqpwrseq_set_OFF_DELAY_1_CTRL_BTRIM_bf(const void *const hw,
                                                                     hri_aon_pwr_seq_off_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg |= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_pwr_seq_off_delay_1_ctrl_reg_t
hri_aonpwrseqpwrseq_get_OFF_DELAY_1_CTRL_BTRIM_bf(const void *const hw, hri_aon_pwr_seq_off_delay_1_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg;
 tmp = (tmp & ((0x3Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_write_OFF_DELAY_1_CTRL_BTRIM_bf(const void *const hw,
                                                                       hri_aon_pwr_seq_off_delay_1_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg;
 tmp &= ~(0x3Fu << 0);
 tmp |= ((0x3Fu << 0) & ((data) << 0));
 ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_OFF_DELAY_1_CTRL_BTRIM_bf(const void *const hw,
                                                                       hri_aon_pwr_seq_off_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg &= ~((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_OFF_DELAY_1_CTRL_BTRIM_bf(const void *const hw,
                                                                        hri_aon_pwr_seq_off_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg ^= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_pwr_seq_off_delay_1_ctrl_reg_t
hri_aonpwrseqpwrseq_read_OFF_DELAY_1_CTRL_BTRIM_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg;
 tmp = (tmp & (0x3Fu << 0)) >> 0;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_set_OFF_DELAY_1_CTRL_STDBY_N_bf(const void *const hw,
                                                                       hri_aon_pwr_seq_off_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg |= ((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_aon_pwr_seq_off_delay_1_ctrl_reg_t
hri_aonpwrseqpwrseq_get_OFF_DELAY_1_CTRL_STDBY_N_bf(const void *const hw, hri_aon_pwr_seq_off_delay_1_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg;
 tmp = (tmp & ((0x3Fu << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_write_OFF_DELAY_1_CTRL_STDBY_N_bf(const void *const hw,
                                                                         hri_aon_pwr_seq_off_delay_1_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg;
 tmp &= ~(0x3Fu << 8);
 tmp |= ((0x3Fu << 8) & ((data) << 8));
 ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_OFF_DELAY_1_CTRL_STDBY_N_bf(const void *const hw,
                                                                         hri_aon_pwr_seq_off_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg &= ~((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_OFF_DELAY_1_CTRL_STDBY_N_bf(const void *const hw,
                                                                          hri_aon_pwr_seq_off_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg ^= ((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_aon_pwr_seq_off_delay_1_ctrl_reg_t
hri_aonpwrseqpwrseq_read_OFF_DELAY_1_CTRL_STDBY_N_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg;
 tmp = (tmp & (0x3Fu << 8)) >> 8;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_set_OFF_DELAY_1_CTRL_POWER_VDD_bf(const void *const hw,
                                                                         hri_aon_pwr_seq_off_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg |= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_aon_pwr_seq_off_delay_1_ctrl_reg_t
hri_aonpwrseqpwrseq_get_OFF_DELAY_1_CTRL_POWER_VDD_bf(const void *const hw, hri_aon_pwr_seq_off_delay_1_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg;
 tmp = (tmp & ((0x3Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_write_OFF_DELAY_1_CTRL_POWER_VDD_bf(const void *const hw,
                                                                           hri_aon_pwr_seq_off_delay_1_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg;
 tmp &= ~(0x3Fu << 16);
 tmp |= ((0x3Fu << 16) & ((data) << 16));
 ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_OFF_DELAY_1_CTRL_POWER_VDD_bf(const void *const hw,
                                                                           hri_aon_pwr_seq_off_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg &= ~((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_OFF_DELAY_1_CTRL_POWER_VDD_bf(const void *const hw,
                                                                            hri_aon_pwr_seq_off_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg ^= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_aon_pwr_seq_off_delay_1_ctrl_reg_t
hri_aonpwrseqpwrseq_read_OFF_DELAY_1_CTRL_POWER_VDD_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg;
 tmp = (tmp & (0x3Fu << 16)) >> 16;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_set_OFF_DELAY_1_CTRL_POWER_VDM_bf(const void *const hw,
                                                                         hri_aon_pwr_seq_off_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg |= ((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_aon_pwr_seq_off_delay_1_ctrl_reg_t
hri_aonpwrseqpwrseq_get_OFF_DELAY_1_CTRL_POWER_VDM_bf(const void *const hw, hri_aon_pwr_seq_off_delay_1_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg;
 tmp = (tmp & ((0x3Fu << 24) & ((mask) << 24))) >> 24;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_write_OFF_DELAY_1_CTRL_POWER_VDM_bf(const void *const hw,
                                                                           hri_aon_pwr_seq_off_delay_1_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg;
 tmp &= ~(0x3Fu << 24);
 tmp |= ((0x3Fu << 24) & ((data) << 24));
 ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_OFF_DELAY_1_CTRL_POWER_VDM_bf(const void *const hw,
                                                                           hri_aon_pwr_seq_off_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg &= ~((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_OFF_DELAY_1_CTRL_POWER_VDM_bf(const void *const hw,
                                                                            hri_aon_pwr_seq_off_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg ^= ((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_aon_pwr_seq_off_delay_1_ctrl_reg_t
hri_aonpwrseqpwrseq_read_OFF_DELAY_1_CTRL_POWER_VDM_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg;
 tmp = (tmp & (0x3Fu << 24)) >> 24;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_set_OFF_DELAY_1_CTRL_reg(const void *const hw,
                                                                hri_aon_pwr_seq_off_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg |= mask;
 ;
}

static inline hri_aon_pwr_seq_off_delay_1_ctrl_reg_t
hri_aonpwrseqpwrseq_get_OFF_DELAY_1_CTRL_reg(const void *const hw, hri_aon_pwr_seq_off_delay_1_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_write_OFF_DELAY_1_CTRL_reg(const void *const hw,
                                                                  hri_aon_pwr_seq_off_delay_1_ctrl_reg_t data)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg = data;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_OFF_DELAY_1_CTRL_reg(const void *const hw,
                                                                  hri_aon_pwr_seq_off_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg &= ~mask;
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_OFF_DELAY_1_CTRL_reg(const void *const hw,
                                                                   hri_aon_pwr_seq_off_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg ^= mask;
 ;
}

static inline hri_aon_pwr_seq_off_delay_1_ctrl_reg_t hri_aonpwrseqpwrseq_read_OFF_DELAY_1_CTRL_reg(const void *const hw)
{
 return ((AonPwrSeq *)hw)->OFF_DELAY_1_CTRL.reg;
}

static inline void
hri_aonpwrseqpwrseq_set_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_ARM_bf(const void *const hw,
                                                              hri_aon_pwr_seq_on_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_0_CTRL.reg |= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_pwr_seq_on_delay_0_ctrl_reg_t
hri_aonpwrseqpwrseq_get_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_ARM_bf(const void *const hw,
                                                              hri_aon_pwr_seq_on_delay_0_ctrl_reg_t mask)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->ON_DELAY_0_CTRL.reg;
 tmp = (tmp & ((0x3Fu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_aonpwrseqpwrseq_write_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_ARM_bf(const void *const hw,
                                                                hri_aon_pwr_seq_on_delay_0_ctrl_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->ON_DELAY_0_CTRL.reg;
 tmp &= ~(0x3Fu << 0);
 tmp |= ((0x3Fu << 0) & ((data) << 0));
 ((AonPwrSeq *)hw)->ON_DELAY_0_CTRL.reg = tmp;
 ;
}

static inline void
hri_aonpwrseqpwrseq_clear_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_ARM_bf(const void *const hw,
                                                                hri_aon_pwr_seq_on_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_0_CTRL.reg &= ~((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_aonpwrseqpwrseq_toggle_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_ARM_bf(const void *const hw,
                                                                 hri_aon_pwr_seq_on_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_0_CTRL.reg ^= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_pwr_seq_on_delay_0_ctrl_reg_t
hri_aonpwrseqpwrseq_read_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_ARM_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->ON_DELAY_0_CTRL.reg;
 tmp = (tmp & (0x3Fu << 0))
       >> 0;
 return tmp;
}

static inline void
hri_aonpwrseqpwrseq_set_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_BLE_bf(const void *const hw,
                                                              hri_aon_pwr_seq_on_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_0_CTRL.reg |= ((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_aon_pwr_seq_on_delay_0_ctrl_reg_t
hri_aonpwrseqpwrseq_get_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_BLE_bf(const void *const hw,
                                                              hri_aon_pwr_seq_on_delay_0_ctrl_reg_t mask)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->ON_DELAY_0_CTRL.reg;
 tmp = (tmp & ((0x3Fu << 8) & ((mask) << 8)))
       >> 8;
 return tmp;
}

static inline void
hri_aonpwrseqpwrseq_write_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_BLE_bf(const void *const hw,
                                                                hri_aon_pwr_seq_on_delay_0_ctrl_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->ON_DELAY_0_CTRL.reg;
 tmp &= ~(0x3Fu << 8);
 tmp |= ((0x3Fu << 8) & ((data) << 8));
 ((AonPwrSeq *)hw)->ON_DELAY_0_CTRL.reg = tmp;
 ;
}

static inline void
hri_aonpwrseqpwrseq_clear_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_BLE_bf(const void *const hw,
                                                                hri_aon_pwr_seq_on_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_0_CTRL.reg &= ~((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline void
hri_aonpwrseqpwrseq_toggle_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_BLE_bf(const void *const hw,
                                                                 hri_aon_pwr_seq_on_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_0_CTRL.reg ^= ((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_aon_pwr_seq_on_delay_0_ctrl_reg_t
hri_aonpwrseqpwrseq_read_ON_DELAY_0_CTRL_CLOCK_EN_EARLY_BLE_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->ON_DELAY_0_CTRL.reg;
 tmp = (tmp & (0x3Fu << 8))
       >> 8;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_set_ON_DELAY_0_CTRL_reg(const void *const hw,
                                                               hri_aon_pwr_seq_on_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_0_CTRL.reg |= mask;
 ;
}

static inline hri_aon_pwr_seq_on_delay_0_ctrl_reg_t
hri_aonpwrseqpwrseq_get_ON_DELAY_0_CTRL_reg(const void *const hw, hri_aon_pwr_seq_on_delay_0_ctrl_reg_t mask)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->ON_DELAY_0_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_write_ON_DELAY_0_CTRL_reg(const void *const hw,
                                                                 hri_aon_pwr_seq_on_delay_0_ctrl_reg_t data)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_0_CTRL.reg = data;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_ON_DELAY_0_CTRL_reg(const void *const hw,
                                                                 hri_aon_pwr_seq_on_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_0_CTRL.reg &= ~mask;
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_ON_DELAY_0_CTRL_reg(const void *const hw,
                                                                  hri_aon_pwr_seq_on_delay_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_0_CTRL.reg ^= mask;
 ;
}

static inline hri_aon_pwr_seq_on_delay_0_ctrl_reg_t hri_aonpwrseqpwrseq_read_ON_DELAY_0_CTRL_reg(const void *const hw)
{
 return ((AonPwrSeq *)hw)->ON_DELAY_0_CTRL.reg;
}

static inline void hri_aonpwrseqpwrseq_set_ON_DELAY_1_CTRL_BTRIM_bf(const void *const hw,
                                                                    hri_aon_pwr_seq_on_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg |= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_pwr_seq_on_delay_1_ctrl_reg_t
hri_aonpwrseqpwrseq_get_ON_DELAY_1_CTRL_BTRIM_bf(const void *const hw, hri_aon_pwr_seq_on_delay_1_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg;
 tmp = (tmp & ((0x3Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_write_ON_DELAY_1_CTRL_BTRIM_bf(const void *const hw,
                                                                      hri_aon_pwr_seq_on_delay_1_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg;
 tmp &= ~(0x3Fu << 0);
 tmp |= ((0x3Fu << 0) & ((data) << 0));
 ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_ON_DELAY_1_CTRL_BTRIM_bf(const void *const hw,
                                                                      hri_aon_pwr_seq_on_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg &= ~((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_ON_DELAY_1_CTRL_BTRIM_bf(const void *const hw,
                                                                       hri_aon_pwr_seq_on_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg ^= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_pwr_seq_on_delay_1_ctrl_reg_t
hri_aonpwrseqpwrseq_read_ON_DELAY_1_CTRL_BTRIM_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg;
 tmp = (tmp & (0x3Fu << 0)) >> 0;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_set_ON_DELAY_1_CTRL_STDBY_N_bf(const void *const hw,
                                                                      hri_aon_pwr_seq_on_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg |= ((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_aon_pwr_seq_on_delay_1_ctrl_reg_t
hri_aonpwrseqpwrseq_get_ON_DELAY_1_CTRL_STDBY_N_bf(const void *const hw, hri_aon_pwr_seq_on_delay_1_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg;
 tmp = (tmp & ((0x3Fu << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_write_ON_DELAY_1_CTRL_STDBY_N_bf(const void *const hw,
                                                                        hri_aon_pwr_seq_on_delay_1_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg;
 tmp &= ~(0x3Fu << 8);
 tmp |= ((0x3Fu << 8) & ((data) << 8));
 ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_ON_DELAY_1_CTRL_STDBY_N_bf(const void *const hw,
                                                                        hri_aon_pwr_seq_on_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg &= ~((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_ON_DELAY_1_CTRL_STDBY_N_bf(const void *const hw,
                                                                         hri_aon_pwr_seq_on_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg ^= ((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_aon_pwr_seq_on_delay_1_ctrl_reg_t
hri_aonpwrseqpwrseq_read_ON_DELAY_1_CTRL_STDBY_N_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg;
 tmp = (tmp & (0x3Fu << 8)) >> 8;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_set_ON_DELAY_1_CTRL_POWER_VDD_bf(const void *const hw,
                                                                        hri_aon_pwr_seq_on_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg |= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_aon_pwr_seq_on_delay_1_ctrl_reg_t
hri_aonpwrseqpwrseq_get_ON_DELAY_1_CTRL_POWER_VDD_bf(const void *const hw, hri_aon_pwr_seq_on_delay_1_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg;
 tmp = (tmp & ((0x3Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_write_ON_DELAY_1_CTRL_POWER_VDD_bf(const void *const hw,
                                                                          hri_aon_pwr_seq_on_delay_1_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg;
 tmp &= ~(0x3Fu << 16);
 tmp |= ((0x3Fu << 16) & ((data) << 16));
 ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_ON_DELAY_1_CTRL_POWER_VDD_bf(const void *const hw,
                                                                          hri_aon_pwr_seq_on_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg &= ~((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_ON_DELAY_1_CTRL_POWER_VDD_bf(const void *const hw,
                                                                           hri_aon_pwr_seq_on_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg ^= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_aon_pwr_seq_on_delay_1_ctrl_reg_t
hri_aonpwrseqpwrseq_read_ON_DELAY_1_CTRL_POWER_VDD_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg;
 tmp = (tmp & (0x3Fu << 16)) >> 16;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_set_ON_DELAY_1_CTRL_POWER_VDM_bf(const void *const hw,
                                                                        hri_aon_pwr_seq_on_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg |= ((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_aon_pwr_seq_on_delay_1_ctrl_reg_t
hri_aonpwrseqpwrseq_get_ON_DELAY_1_CTRL_POWER_VDM_bf(const void *const hw, hri_aon_pwr_seq_on_delay_1_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg;
 tmp = (tmp & ((0x3Fu << 24) & ((mask) << 24))) >> 24;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_write_ON_DELAY_1_CTRL_POWER_VDM_bf(const void *const hw,
                                                                          hri_aon_pwr_seq_on_delay_1_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg;
 tmp &= ~(0x3Fu << 24);
 tmp |= ((0x3Fu << 24) & ((data) << 24));
 ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_ON_DELAY_1_CTRL_POWER_VDM_bf(const void *const hw,
                                                                          hri_aon_pwr_seq_on_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg &= ~((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_ON_DELAY_1_CTRL_POWER_VDM_bf(const void *const hw,
                                                                           hri_aon_pwr_seq_on_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg ^= ((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_aon_pwr_seq_on_delay_1_ctrl_reg_t
hri_aonpwrseqpwrseq_read_ON_DELAY_1_CTRL_POWER_VDM_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg;
 tmp = (tmp & (0x3Fu << 24)) >> 24;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_set_ON_DELAY_1_CTRL_reg(const void *const hw,
                                                               hri_aon_pwr_seq_on_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg |= mask;
 ;
}

static inline hri_aon_pwr_seq_on_delay_1_ctrl_reg_t
hri_aonpwrseqpwrseq_get_ON_DELAY_1_CTRL_reg(const void *const hw, hri_aon_pwr_seq_on_delay_1_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_write_ON_DELAY_1_CTRL_reg(const void *const hw,
                                                                 hri_aon_pwr_seq_on_delay_1_ctrl_reg_t data)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg = data;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_ON_DELAY_1_CTRL_reg(const void *const hw,
                                                                 hri_aon_pwr_seq_on_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg &= ~mask;
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_ON_DELAY_1_CTRL_reg(const void *const hw,
                                                                  hri_aon_pwr_seq_on_delay_1_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg ^= mask;
 ;
}

static inline hri_aon_pwr_seq_on_delay_1_ctrl_reg_t hri_aonpwrseqpwrseq_read_ON_DELAY_1_CTRL_reg(const void *const hw)
{
 return ((AonPwrSeq *)hw)->ON_DELAY_1_CTRL.reg;
}

static inline void
hri_aonpwrseqpwrseq_set_VDD_DCDC_EN_DELAY_CTRL_OFF_bf(const void *const hw,
                                                      hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->VDD_DCDC_EN_DELAY_CTRL.reg |= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t
hri_aonpwrseqpwrseq_get_VDD_DCDC_EN_DELAY_CTRL_OFF_bf(const void *const hw,
                                                      hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t mask)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->VDD_DCDC_EN_DELAY_CTRL.reg;
 tmp = (tmp & ((0x3Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_aonpwrseqpwrseq_write_VDD_DCDC_EN_DELAY_CTRL_OFF_bf(const void *const hw,
                                                        hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->VDD_DCDC_EN_DELAY_CTRL.reg;
 tmp &= ~(0x3Fu << 0);
 tmp |= ((0x3Fu << 0) & ((data) << 0));
 ((AonPwrSeq *)hw)->VDD_DCDC_EN_DELAY_CTRL.reg = tmp;
 ;
}

static inline void
hri_aonpwrseqpwrseq_clear_VDD_DCDC_EN_DELAY_CTRL_OFF_bf(const void *const hw,
                                                        hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->VDD_DCDC_EN_DELAY_CTRL.reg &= ~((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_aonpwrseqpwrseq_toggle_VDD_DCDC_EN_DELAY_CTRL_OFF_bf(const void *const hw,
                                                         hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->VDD_DCDC_EN_DELAY_CTRL.reg ^= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t
hri_aonpwrseqpwrseq_read_VDD_DCDC_EN_DELAY_CTRL_OFF_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->VDD_DCDC_EN_DELAY_CTRL.reg;
 tmp = (tmp & (0x3Fu << 0)) >> 0;
 return tmp;
}

static inline void
hri_aonpwrseqpwrseq_set_VDD_DCDC_EN_DELAY_CTRL_ON_bf(const void *const hw,
                                                     hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->VDD_DCDC_EN_DELAY_CTRL.reg |= ((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t
hri_aonpwrseqpwrseq_get_VDD_DCDC_EN_DELAY_CTRL_ON_bf(const void *const hw,
                                                     hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t mask)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->VDD_DCDC_EN_DELAY_CTRL.reg;
 tmp = (tmp & ((0x3Fu << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void
hri_aonpwrseqpwrseq_write_VDD_DCDC_EN_DELAY_CTRL_ON_bf(const void *const hw,
                                                       hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->VDD_DCDC_EN_DELAY_CTRL.reg;
 tmp &= ~(0x3Fu << 8);
 tmp |= ((0x3Fu << 8) & ((data) << 8));
 ((AonPwrSeq *)hw)->VDD_DCDC_EN_DELAY_CTRL.reg = tmp;
 ;
}

static inline void
hri_aonpwrseqpwrseq_clear_VDD_DCDC_EN_DELAY_CTRL_ON_bf(const void *const hw,
                                                       hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->VDD_DCDC_EN_DELAY_CTRL.reg &= ~((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline void
hri_aonpwrseqpwrseq_toggle_VDD_DCDC_EN_DELAY_CTRL_ON_bf(const void *const hw,
                                                        hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->VDD_DCDC_EN_DELAY_CTRL.reg ^= ((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t
hri_aonpwrseqpwrseq_read_VDD_DCDC_EN_DELAY_CTRL_ON_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->VDD_DCDC_EN_DELAY_CTRL.reg;
 tmp = (tmp & (0x3Fu << 8)) >> 8;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_set_VDD_DCDC_EN_DELAY_CTRL_reg(const void *const hw,
                                                                      hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->VDD_DCDC_EN_DELAY_CTRL.reg |= mask;
 ;
}

static inline hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t
hri_aonpwrseqpwrseq_get_VDD_DCDC_EN_DELAY_CTRL_reg(const void *const hw,
                                                   hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t mask)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->VDD_DCDC_EN_DELAY_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_aonpwrseqpwrseq_write_VDD_DCDC_EN_DELAY_CTRL_reg(const void *const hw,
                                                     hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t data)
{
 ;
 ((AonPwrSeq *)hw)->VDD_DCDC_EN_DELAY_CTRL.reg = data;
 ;
}

static inline void
hri_aonpwrseqpwrseq_clear_VDD_DCDC_EN_DELAY_CTRL_reg(const void *const hw,
                                                     hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->VDD_DCDC_EN_DELAY_CTRL.reg &= ~mask;
 ;
}

static inline void
hri_aonpwrseqpwrseq_toggle_VDD_DCDC_EN_DELAY_CTRL_reg(const void *const hw,
                                                      hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->VDD_DCDC_EN_DELAY_CTRL.reg ^= mask;
 ;
}

static inline hri_aon_pwr_seq_vdd_dcdc_en_delay_ctrl_reg_t
hri_aonpwrseqpwrseq_read_VDD_DCDC_EN_DELAY_CTRL_reg(const void *const hw)
{
 return ((AonPwrSeq *)hw)->VDD_DCDC_EN_DELAY_CTRL.reg;
}

static inline void hri_aonpwrseqpwrseq_set_MISC_BYPASS_0_CTRL_PD0_LOW_VOLTAGE_EN_VAL_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg |= (0x1u << 2);
 ;
}

static inline 
# 2039 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2039 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_MISC_BYPASS_0_CTRL_PD0_LOW_VOLTAGE_EN_VAL_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg;
 tmp = (tmp & (0x1u << 2))
       >> 2;
 return (
# 2045 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 2045 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_MISC_BYPASS_0_CTRL_PD0_LOW_VOLTAGE_EN_VAL_bit(const void *const hw,
                                                                                           
# 2049 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                          _Bool 
# 2049 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                            value)
{
 uint16_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_MISC_BYPASS_0_CTRL_PD0_LOW_VOLTAGE_EN_VAL_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_MISC_BYPASS_0_CTRL_PD0_LOW_VOLTAGE_EN_VAL_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg ^= (0x1u << 2);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_MISC_BYPASS_0_CTRL_PD0_LOW_VOLTAGE_EN_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg |= (0x1u << 3);
 ;
}

static inline 
# 2081 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2081 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_MISC_BYPASS_0_CTRL_PD0_LOW_VOLTAGE_EN_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 2087 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 2087 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_MISC_BYPASS_0_CTRL_PD0_LOW_VOLTAGE_EN_EN_bit(const void *const hw,
                                                                                          
# 2091 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                         _Bool 
# 2091 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                           value)
{
 uint16_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_MISC_BYPASS_0_CTRL_PD0_LOW_VOLTAGE_EN_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_MISC_BYPASS_0_CTRL_PD0_LOW_VOLTAGE_EN_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg ^= (0x1u << 3);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_MISC_BYPASS_0_CTRL_ENABLE_CLOCK_GATE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg |= (0x1u << 4);
 ;
}

static inline 
# 2123 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2123 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_MISC_BYPASS_0_CTRL_ENABLE_CLOCK_GATE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 2129 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 2129 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_MISC_BYPASS_0_CTRL_ENABLE_CLOCK_GATE_bit(const void *const hw, 
# 2132 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                                           _Bool 
# 2132 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                                value)
{
 uint16_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_MISC_BYPASS_0_CTRL_ENABLE_CLOCK_GATE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_MISC_BYPASS_0_CTRL_ENABLE_CLOCK_GATE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg ^= (0x1u << 4);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_MISC_BYPASS_0_CTRL_VDD_DCDC_EN_VAL_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg |= (0x1u << 6);
 ;
}

static inline 
# 2164 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2164 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_MISC_BYPASS_0_CTRL_VDD_DCDC_EN_VAL_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg;
 tmp = (tmp & (0x1u << 6))
       >> 6;
 return (
# 2170 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 2170 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_MISC_BYPASS_0_CTRL_VDD_DCDC_EN_VAL_bit(const void *const hw, 
# 2173 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                                         _Bool 
# 2173 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                              value)
{
 uint16_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_MISC_BYPASS_0_CTRL_VDD_DCDC_EN_VAL_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_MISC_BYPASS_0_CTRL_VDD_DCDC_EN_VAL_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg ^= (0x1u << 6);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_MISC_BYPASS_0_CTRL_VDD_DCDC_EN_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg |= (0x1u << 7);
 ;
}

static inline 
# 2205 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2205 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_MISC_BYPASS_0_CTRL_VDD_DCDC_EN_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg;
 tmp = (tmp & (0x1u << 7))
       >> 7;
 return (
# 2211 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 2211 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_MISC_BYPASS_0_CTRL_VDD_DCDC_EN_EN_bit(const void *const hw, 
# 2214 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                                        _Bool 
# 2214 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                             value)
{
 uint16_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_MISC_BYPASS_0_CTRL_VDD_DCDC_EN_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_MISC_BYPASS_0_CTRL_VDD_DCDC_EN_EN_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg ^= (0x1u << 7);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_MISC_BYPASS_0_CTRL_FORCE_ON_BLE_CORE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg |= (0x1u << 8);
 ;
}

static inline 
# 2246 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2246 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_MISC_BYPASS_0_CTRL_FORCE_ON_BLE_CORE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg;
 tmp = (tmp & (0x1u << 8))
       >> 8;
 return (
# 2252 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 2252 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_MISC_BYPASS_0_CTRL_FORCE_ON_BLE_CORE_bit(const void *const hw, 
# 2255 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                                           _Bool 
# 2255 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                                value)
{
 uint16_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg;
 tmp &= ~(0x1u << 8);
 tmp |= value << 8;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_MISC_BYPASS_0_CTRL_FORCE_ON_BLE_CORE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg &= ~(0x1u << 8);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_MISC_BYPASS_0_CTRL_FORCE_ON_BLE_CORE_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg ^= (0x1u << 8);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_MISC_BYPASS_0_CTRL_FORCE_ON_BLE_MEMORIES_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg |= (0x1u << 9);
 ;
}

static inline 
# 2287 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2287 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_MISC_BYPASS_0_CTRL_FORCE_ON_BLE_MEMORIES_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg;
 tmp = (tmp & (0x1u << 9))
       >> 9;
 return (
# 2293 "../hri/hri_aon_pwr_seq_b11.h" 3 4
        _Bool
# 2293 "../hri/hri_aon_pwr_seq_b11.h"
            )tmp;
}

static inline void hri_aonpwrseqpwrseq_write_MISC_BYPASS_0_CTRL_FORCE_ON_BLE_MEMORIES_bit(const void *const hw,
                                                                                          
# 2297 "../hri/hri_aon_pwr_seq_b11.h" 3 4
                                                                                         _Bool 
# 2297 "../hri/hri_aon_pwr_seq_b11.h"
                                                                                                           value)
{
 uint16_t tmp;
 ;
 tmp = ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg;
 tmp &= ~(0x1u << 9);
 tmp |= value << 9;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg = tmp;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_MISC_BYPASS_0_CTRL_FORCE_ON_BLE_MEMORIES_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg &= ~(0x1u << 9);
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_MISC_BYPASS_0_CTRL_FORCE_ON_BLE_MEMORIES_bit(const void *const hw)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg ^= (0x1u << 9);
 ;
}

static inline void hri_aonpwrseqpwrseq_set_MISC_BYPASS_0_CTRL_reg(const void *const hw,
                                                                  hri_aon_pwr_seq_misc_bypass_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg |= mask;
 ;
}

static inline hri_aon_pwr_seq_misc_bypass_0_ctrl_reg_t
hri_aonpwrseqpwrseq_get_MISC_BYPASS_0_CTRL_reg(const void *const hw, hri_aon_pwr_seq_misc_bypass_0_ctrl_reg_t mask)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aonpwrseqpwrseq_write_MISC_BYPASS_0_CTRL_reg(const void *const hw,
                                                                    hri_aon_pwr_seq_misc_bypass_0_ctrl_reg_t data)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg = data;
 ;
}

static inline void hri_aonpwrseqpwrseq_clear_MISC_BYPASS_0_CTRL_reg(const void *const hw,
                                                                    hri_aon_pwr_seq_misc_bypass_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg &= ~mask;
 ;
}

static inline void hri_aonpwrseqpwrseq_toggle_MISC_BYPASS_0_CTRL_reg(const void *const hw,
                                                                     hri_aon_pwr_seq_misc_bypass_0_ctrl_reg_t mask)
{
 ;
 ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg ^= mask;
 ;
}

static inline hri_aon_pwr_seq_misc_bypass_0_ctrl_reg_t
hri_aonpwrseqpwrseq_read_MISC_BYPASS_0_CTRL_reg(const void *const hw)
{
 return ((AonPwrSeq *)hw)->MISC_BYPASS_0_CTRL.reg;
}

static inline 
# 2369 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2369 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_RAW_WAKEUP_BITS_GPIO_0_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->RAW_WAKEUP_BITS.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 2375 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2375 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_RAW_WAKEUP_BITS_GPIO_1_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->RAW_WAKEUP_BITS.reg & (0x1u << 1))
        >> 1;
}

static inline 
# 2381 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2381 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_RAW_WAKEUP_BITS_GPIO_2_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->RAW_WAKEUP_BITS.reg & (0x1u << 2))
        >> 2;
}

static inline 
# 2387 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2387 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_RAW_WAKEUP_BITS_AON_ST_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->RAW_WAKEUP_BITS.reg & (0x1u << 3))
        >> 3;
}

static inline 
# 2393 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2393 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_RAW_WAKEUP_BITS_LPMCU_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->RAW_WAKEUP_BITS.reg & (0x1u << 4))
        >> 4;
}

static inline 
# 2399 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2399 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_RAW_WAKEUP_BITS_BLE_ST_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->RAW_WAKEUP_BITS.reg & (0x1u << 5))
        >> 5;
}

static inline hri_aon_pwr_seq_raw_wakeup_bits_reg_t
hri_aonpwrseqpwrseq_get_RAW_WAKEUP_BITS_reg(const void *const hw, hri_aon_pwr_seq_raw_wakeup_bits_reg_t mask)
{
 uint8_t tmp;
 tmp = ((AonPwrSeq *)hw)->RAW_WAKEUP_BITS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_aon_pwr_seq_raw_wakeup_bits_reg_t hri_aonpwrseqpwrseq_read_RAW_WAKEUP_BITS_reg(const void *const hw)
{
 return ((AonPwrSeq *)hw)->RAW_WAKEUP_BITS.reg;
}

static inline 
# 2419 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2419 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_PD_WAKEUP_BITS_ARM_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->PD_WAKEUP_BITS.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 2425 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2425 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_PD_WAKEUP_BITS_BLE_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->PD_WAKEUP_BITS.reg & (0x1u << 6))
        >> 6;
}

static inline 
# 2431 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2431 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_PD_WAKEUP_BITS_PD6_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->PD_WAKEUP_BITS.reg & (0x1u << 8))
        >> 8;
}

static inline 
# 2437 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2437 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_PD_WAKEUP_BITS_PD7_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->PD_WAKEUP_BITS.reg & (0x1u << 9))
        >> 9;
}

static inline hri_aon_pwr_seq_pd_wakeup_bits_reg_t
hri_aonpwrseqpwrseq_get_PD_WAKEUP_BITS_reg(const void *const hw, hri_aon_pwr_seq_pd_wakeup_bits_reg_t mask)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->PD_WAKEUP_BITS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_aon_pwr_seq_pd_wakeup_bits_reg_t hri_aonpwrseqpwrseq_read_PD_WAKEUP_BITS_reg(const void *const hw)
{
 return ((AonPwrSeq *)hw)->PD_WAKEUP_BITS.reg;
}

static inline 
# 2457 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2457 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_SERVICED_REQUEST_GPIO_WAKEUP_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->SERVICED_REQUEST.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 2463 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2463 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_SERVICED_REQUEST_AON_ST_WAKEUP_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->SERVICED_REQUEST.reg & (0x1u << 3))
        >> 3;
}

static inline 
# 2469 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2469 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_SERVICED_REQUEST_LPMCU_WAKEUP_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->SERVICED_REQUEST.reg & (0x1u << 4))
        >> 4;
}

static inline 
# 2475 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2475 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_SERVICED_REQUEST_BLE_ST_WAKEUP_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->SERVICED_REQUEST.reg & (0x1u << 5))
        >> 5;
}

static inline 
# 2481 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2481 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_SERVICED_REQUEST_SLEEP_1_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->SERVICED_REQUEST.reg & (0x1u << 8))
        >> 8;
}

static inline hri_aon_pwr_seq_serviced_request_reg_t
hri_aonpwrseqpwrseq_get_SERVICED_REQUEST_reg(const void *const hw, hri_aon_pwr_seq_serviced_request_reg_t mask)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->SERVICED_REQUEST.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_aon_pwr_seq_serviced_request_reg_t hri_aonpwrseqpwrseq_read_SERVICED_REQUEST_reg(const void *const hw)
{
 return ((AonPwrSeq *)hw)->SERVICED_REQUEST.reg;
}

static inline 
# 2501 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2501 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_ACTIVE_REQUEST_GPIO_WAKEUP_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->ACTIVE_REQUEST.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 2507 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2507 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_ACTIVE_REQUEST_AON_ST_WAKEUP_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->ACTIVE_REQUEST.reg & (0x1u << 3))
        >> 3;
}

static inline 
# 2513 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2513 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_ACTIVE_REQUEST_LPMCU_WAKEUP_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->ACTIVE_REQUEST.reg & (0x1u << 4))
        >> 4;
}

static inline 
# 2519 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2519 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_ACTIVE_REQUEST_BLE_ST_WAKEUP_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->ACTIVE_REQUEST.reg & (0x1u << 5))
        >> 5;
}

static inline 
# 2525 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2525 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_ACTIVE_REQUEST_SLEEP_1_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->ACTIVE_REQUEST.reg & (0x1u << 8))
        >> 8;
}

static inline hri_aon_pwr_seq_active_request_reg_t
hri_aonpwrseqpwrseq_get_ACTIVE_REQUEST_reg(const void *const hw, hri_aon_pwr_seq_active_request_reg_t mask)
{
 uint16_t tmp;
 tmp = ((AonPwrSeq *)hw)->ACTIVE_REQUEST.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_aon_pwr_seq_active_request_reg_t hri_aonpwrseqpwrseq_read_ACTIVE_REQUEST_reg(const void *const hw)
{
 return ((AonPwrSeq *)hw)->ACTIVE_REQUEST.reg;
}

static inline 
# 2545 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2545 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_LOGIC_FSM_STATES_BLE_ON_STATE_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->LOGIC_FSM_STATES.reg & (0x1u << 8))
        >> 8;
}

static inline 
# 2551 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2551 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_LOGIC_FSM_STATES_BLE_OFF_STATE_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->LOGIC_FSM_STATES.reg & (0x1u << 9))
        >> 9;
}

static inline 
# 2557 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2557 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_LOGIC_FSM_STATES_PD6_ON_STATE_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->LOGIC_FSM_STATES.reg & (0x1u << 12))
        >> 12;
}

static inline 
# 2563 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2563 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_LOGIC_FSM_STATES_PD6_OFF_STATE_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->LOGIC_FSM_STATES.reg & (0x1u << 13))
        >> 13;
}

static inline 
# 2569 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2569 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_LOGIC_FSM_STATES_PD7_ON_STATE_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->LOGIC_FSM_STATES.reg & (0x1u << 16))
        >> 16;
}

static inline 
# 2575 "../hri/hri_aon_pwr_seq_b11.h" 3 4
             _Bool 
# 2575 "../hri/hri_aon_pwr_seq_b11.h"
                  hri_aonpwrseqpwrseq_get_LOGIC_FSM_STATES_PD7_OFF_STATE_bit(const void *const hw)
{
 return (((AonPwrSeq *)hw)->LOGIC_FSM_STATES.reg & (0x1u << 17))
        >> 17;
}

static inline hri_aon_pwr_seq_logic_fsm_states_reg_t
hri_aonpwrseqpwrseq_get_LOGIC_FSM_STATES_MAIN_FSM_STATE_bf(const void *const hw,
                                                           hri_aon_pwr_seq_logic_fsm_states_reg_t mask)
{
 return (((AonPwrSeq *)hw)->LOGIC_FSM_STATES.reg & ((0x7u << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_aon_pwr_seq_logic_fsm_states_reg_t
hri_aonpwrseqpwrseq_read_LOGIC_FSM_STATES_MAIN_FSM_STATE_bf(const void *const hw)
{
 return (((AonPwrSeq *)hw)->LOGIC_FSM_STATES.reg & (0x7u << 0))
        >> 0;
}

static inline hri_aon_pwr_seq_logic_fsm_states_reg_t
hri_aonpwrseqpwrseq_get_LOGIC_FSM_STATES_reg(const void *const hw, hri_aon_pwr_seq_logic_fsm_states_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonPwrSeq *)hw)->LOGIC_FSM_STATES.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_aon_pwr_seq_logic_fsm_states_reg_t hri_aonpwrseqpwrseq_read_LOGIC_FSM_STATES_reg(const void *const hw)
{
 return ((AonPwrSeq *)hw)->LOGIC_FSM_STATES.reg;
}
# 49 "../hri/hri_b11.h" 2
# 1 "../hri/hri_aon_sleep_timer_b11.h" 1
# 45 "../hri/hri_aon_sleep_timer_b11.h"
#define _HRI_AON_SLEEP_TIMER_B11_H_INCLUDED_ 
# 58 "../hri/hri_aon_sleep_timer_b11.h"
#define AON_SLEEP_TIMER_CRITICAL_SECTION_ENTER() 
#define AON_SLEEP_TIMER_CRITICAL_SECTION_LEAVE() 


typedef uint32_t hri_aon_sleep_timer_control_reg_t;
typedef uint32_t hri_aon_sleep_timer_current_count_value_reg_t;
typedef uint32_t hri_aon_sleep_timer_single_count_duration_reg_t;

static inline void hri_aonsleeptimersleeptimer_set_CONTROL_RELOAD_ENABLE_bit(const void *const hw)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg |= (0x1u << 0);
 ;
}

static inline 
# 73 "../hri/hri_aon_sleep_timer_b11.h" 3 4
             _Bool 
# 73 "../hri/hri_aon_sleep_timer_b11.h"
                  hri_aonsleeptimersleeptimer_get_CONTROL_RELOAD_ENABLE_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonSleepTimer *)hw)->CONTROL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 78 "../hri/hri_aon_sleep_timer_b11.h" 3 4
        _Bool
# 78 "../hri/hri_aon_sleep_timer_b11.h"
            )tmp;
}

static inline void hri_aonsleeptimersleeptimer_write_CONTROL_RELOAD_ENABLE_bit(const void *const hw, 
# 81 "../hri/hri_aon_sleep_timer_b11.h" 3 4
                                                                                                    _Bool 
# 81 "../hri/hri_aon_sleep_timer_b11.h"
                                                                                                         value)
{
 uint32_t tmp;
 ;
 tmp = ((AonSleepTimer *)hw)->CONTROL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((AonSleepTimer *)hw)->CONTROL.reg = tmp;
 ;
}

static inline void hri_aonsleeptimersleeptimer_clear_CONTROL_RELOAD_ENABLE_bit(const void *const hw)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_aonsleeptimersleeptimer_toggle_CONTROL_RELOAD_ENABLE_bit(const void *const hw)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_aonsleeptimersleeptimer_set_CONTROL_SINGLE_COUNT_ENABLE_bit(const void *const hw)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg |= (0x1u << 1);
 ;
}

static inline 
# 113 "../hri/hri_aon_sleep_timer_b11.h" 3 4
             _Bool 
# 113 "../hri/hri_aon_sleep_timer_b11.h"
                  hri_aonsleeptimersleeptimer_get_CONTROL_SINGLE_COUNT_ENABLE_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonSleepTimer *)hw)->CONTROL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 118 "../hri/hri_aon_sleep_timer_b11.h" 3 4
        _Bool
# 118 "../hri/hri_aon_sleep_timer_b11.h"
            )tmp;
}

static inline void hri_aonsleeptimersleeptimer_write_CONTROL_SINGLE_COUNT_ENABLE_bit(const void *const hw, 
# 121 "../hri/hri_aon_sleep_timer_b11.h" 3 4
                                                                                                          _Bool 
# 121 "../hri/hri_aon_sleep_timer_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((AonSleepTimer *)hw)->CONTROL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((AonSleepTimer *)hw)->CONTROL.reg = tmp;
 ;
}

static inline void hri_aonsleeptimersleeptimer_clear_CONTROL_SINGLE_COUNT_ENABLE_bit(const void *const hw)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_aonsleeptimersleeptimer_toggle_CONTROL_SINGLE_COUNT_ENABLE_bit(const void *const hw)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_aonsleeptimersleeptimer_set_CONTROL_IRQ_CLEAR_bit(const void *const hw)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg |= (0x1u << 4);
 ;
}

static inline 
# 153 "../hri/hri_aon_sleep_timer_b11.h" 3 4
             _Bool 
# 153 "../hri/hri_aon_sleep_timer_b11.h"
                  hri_aonsleeptimersleeptimer_get_CONTROL_IRQ_CLEAR_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonSleepTimer *)hw)->CONTROL.reg;
 tmp = (tmp & (0x1u << 4)) >> 4;
 return (
# 158 "../hri/hri_aon_sleep_timer_b11.h" 3 4
        _Bool
# 158 "../hri/hri_aon_sleep_timer_b11.h"
            )tmp;
}

static inline void hri_aonsleeptimersleeptimer_write_CONTROL_IRQ_CLEAR_bit(const void *const hw, 
# 161 "../hri/hri_aon_sleep_timer_b11.h" 3 4
                                                                                                _Bool 
# 161 "../hri/hri_aon_sleep_timer_b11.h"
                                                                                                     value)
{
 uint32_t tmp;
 ;
 tmp = ((AonSleepTimer *)hw)->CONTROL.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((AonSleepTimer *)hw)->CONTROL.reg = tmp;
 ;
}

static inline void hri_aonsleeptimersleeptimer_clear_CONTROL_IRQ_CLEAR_bit(const void *const hw)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_aonsleeptimersleeptimer_toggle_CONTROL_IRQ_CLEAR_bit(const void *const hw)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg ^= (0x1u << 4);
 ;
}

static inline void hri_aonsleeptimersleeptimer_set_CONTROL_SLEEP_TIMER_ACTIVE_bit(const void *const hw)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg |= (0x1u << 30);
 ;
}

static inline 
# 193 "../hri/hri_aon_sleep_timer_b11.h" 3 4
             _Bool 
# 193 "../hri/hri_aon_sleep_timer_b11.h"
                  hri_aonsleeptimersleeptimer_get_CONTROL_SLEEP_TIMER_ACTIVE_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonSleepTimer *)hw)->CONTROL.reg;
 tmp = (tmp & (0x1u << 30)) >> 30;
 return (
# 198 "../hri/hri_aon_sleep_timer_b11.h" 3 4
        _Bool
# 198 "../hri/hri_aon_sleep_timer_b11.h"
            )tmp;
}

static inline void hri_aonsleeptimersleeptimer_write_CONTROL_SLEEP_TIMER_ACTIVE_bit(const void *const hw, 
# 201 "../hri/hri_aon_sleep_timer_b11.h" 3 4
                                                                                                         _Bool 
# 201 "../hri/hri_aon_sleep_timer_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((AonSleepTimer *)hw)->CONTROL.reg;
 tmp &= ~(0x1u << 30);
 tmp |= value << 30;
 ((AonSleepTimer *)hw)->CONTROL.reg = tmp;
 ;
}

static inline void hri_aonsleeptimersleeptimer_clear_CONTROL_SLEEP_TIMER_ACTIVE_bit(const void *const hw)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg &= ~(0x1u << 30);
 ;
}

static inline void hri_aonsleeptimersleeptimer_toggle_CONTROL_SLEEP_TIMER_ACTIVE_bit(const void *const hw)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg ^= (0x1u << 30);
 ;
}

static inline void hri_aonsleeptimersleeptimer_set_CONTROL_SLEEP_TIMER_NOT_ACTIVE_bit(const void *const hw)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg |= (0x1u << 31);
 ;
}

static inline 
# 233 "../hri/hri_aon_sleep_timer_b11.h" 3 4
             _Bool 
# 233 "../hri/hri_aon_sleep_timer_b11.h"
                  hri_aonsleeptimersleeptimer_get_CONTROL_SLEEP_TIMER_NOT_ACTIVE_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonSleepTimer *)hw)->CONTROL.reg;
 tmp = (tmp & (0x1u << 31))
       >> 31;
 return (
# 239 "../hri/hri_aon_sleep_timer_b11.h" 3 4
        _Bool
# 239 "../hri/hri_aon_sleep_timer_b11.h"
            )tmp;
}

static inline void hri_aonsleeptimersleeptimer_write_CONTROL_SLEEP_TIMER_NOT_ACTIVE_bit(const void *const hw,
                                                                                        
# 243 "../hri/hri_aon_sleep_timer_b11.h" 3 4
                                                                                       _Bool 
# 243 "../hri/hri_aon_sleep_timer_b11.h"
                                                                                                         value)
{
 uint32_t tmp;
 ;
 tmp = ((AonSleepTimer *)hw)->CONTROL.reg;
 tmp &= ~(0x1u << 31);
 tmp |= value << 31;
 ((AonSleepTimer *)hw)->CONTROL.reg = tmp;
 ;
}

static inline void hri_aonsleeptimersleeptimer_clear_CONTROL_SLEEP_TIMER_NOT_ACTIVE_bit(const void *const hw)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg &= ~(0x1u << 31);
 ;
}

static inline void hri_aonsleeptimersleeptimer_toggle_CONTROL_SLEEP_TIMER_NOT_ACTIVE_bit(const void *const hw)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg ^= (0x1u << 31);
 ;
}

static inline void
hri_aonsleeptimersleeptimer_set_CONTROL_SLP_TIMER_CLK_RELOAD_DLY_bf(const void *const hw,
                                                                    hri_aon_sleep_timer_control_reg_t mask)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg |= ((0x3u << 8) & ((mask) << 8));
 ;
}

static inline hri_aon_sleep_timer_control_reg_t
hri_aonsleeptimersleeptimer_get_CONTROL_SLP_TIMER_CLK_RELOAD_DLY_bf(const void *const hw,
                                                                    hri_aon_sleep_timer_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonSleepTimer *)hw)->CONTROL.reg;
 tmp = (tmp & ((0x3u << 8) & ((mask) << 8)))
       >> 8;
 return tmp;
}

static inline void
hri_aonsleeptimersleeptimer_write_CONTROL_SLP_TIMER_CLK_RELOAD_DLY_bf(const void *const hw,
                                                                      hri_aon_sleep_timer_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonSleepTimer *)hw)->CONTROL.reg;
 tmp &= ~(0x3u << 8);
 tmp |= ((0x3u << 8) & ((data) << 8));
 ((AonSleepTimer *)hw)->CONTROL.reg = tmp;
 ;
}

static inline void
hri_aonsleeptimersleeptimer_clear_CONTROL_SLP_TIMER_CLK_RELOAD_DLY_bf(const void *const hw,
                                                                      hri_aon_sleep_timer_control_reg_t mask)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg &= ~((0x3u << 8) & ((mask) << 8));
 ;
}

static inline void
hri_aonsleeptimersleeptimer_toggle_CONTROL_SLP_TIMER_CLK_RELOAD_DLY_bf(const void *const hw,
                                                                       hri_aon_sleep_timer_control_reg_t mask)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg ^= ((0x3u << 8) & ((mask) << 8));
 ;
}

static inline hri_aon_sleep_timer_control_reg_t
hri_aonsleeptimersleeptimer_read_CONTROL_SLP_TIMER_CLK_RELOAD_DLY_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonSleepTimer *)hw)->CONTROL.reg;
 tmp = (tmp & (0x3u << 8))
       >> 8;
 return tmp;
}

static inline void
hri_aonsleeptimersleeptimer_set_CONTROL_SLP_TIMER_SINGLE_COUNT_ENABLE_DLY_bf(const void *const hw,
                                                                             hri_aon_sleep_timer_control_reg_t mask)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg |= ((0x7u << 12) & ((mask) << 12));
 ;
}

static inline hri_aon_sleep_timer_control_reg_t
hri_aonsleeptimersleeptimer_get_CONTROL_SLP_TIMER_SINGLE_COUNT_ENABLE_DLY_bf(const void *const hw,
                                                                             hri_aon_sleep_timer_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonSleepTimer *)hw)->CONTROL.reg;
 tmp = (tmp & ((0x7u << 12) & ((mask) << 12)))
       >> 12;
 return tmp;
}

static inline void
hri_aonsleeptimersleeptimer_write_CONTROL_SLP_TIMER_SINGLE_COUNT_ENABLE_DLY_bf(const void *const hw,
                                                                               hri_aon_sleep_timer_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonSleepTimer *)hw)->CONTROL.reg;
 tmp &= ~(0x7u << 12);
 tmp |= ((0x7u << 12) & ((data) << 12));
 ((AonSleepTimer *)hw)->CONTROL.reg = tmp;
 ;
}

static inline void
hri_aonsleeptimersleeptimer_clear_CONTROL_SLP_TIMER_SINGLE_COUNT_ENABLE_DLY_bf(const void *const hw,
                                                                               hri_aon_sleep_timer_control_reg_t mask)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg &= ~((0x7u << 12) & ((mask) << 12));
 ;
}

static inline void
hri_aonsleeptimersleeptimer_toggle_CONTROL_SLP_TIMER_SINGLE_COUNT_ENABLE_DLY_bf(const void *const hw,
                                                                                hri_aon_sleep_timer_control_reg_t mask)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg ^= ((0x7u << 12) & ((mask) << 12));
 ;
}

static inline hri_aon_sleep_timer_control_reg_t
hri_aonsleeptimersleeptimer_read_CONTROL_SLP_TIMER_SINGLE_COUNT_ENABLE_DLY_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonSleepTimer *)hw)->CONTROL.reg;
 tmp = (tmp & (0x7u << 12))
       >> 12;
 return tmp;
}

static inline void hri_aonsleeptimersleeptimer_set_CONTROL_reg(const void *const hw,
                                                               hri_aon_sleep_timer_control_reg_t mask)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg |= mask;
 ;
}

static inline hri_aon_sleep_timer_control_reg_t
hri_aonsleeptimersleeptimer_get_CONTROL_reg(const void *const hw, hri_aon_sleep_timer_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonSleepTimer *)hw)->CONTROL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_aonsleeptimersleeptimer_write_CONTROL_reg(const void *const hw,
                                                                 hri_aon_sleep_timer_control_reg_t data)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg = data;
 ;
}

static inline void hri_aonsleeptimersleeptimer_clear_CONTROL_reg(const void *const hw,
                                                                 hri_aon_sleep_timer_control_reg_t mask)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg &= ~mask;
 ;
}

static inline void hri_aonsleeptimersleeptimer_toggle_CONTROL_reg(const void *const hw,
                                                                  hri_aon_sleep_timer_control_reg_t mask)
{
 ;
 ((AonSleepTimer *)hw)->CONTROL.reg ^= mask;
 ;
}

static inline hri_aon_sleep_timer_control_reg_t hri_aonsleeptimersleeptimer_read_CONTROL_reg(const void *const hw)
{
 return ((AonSleepTimer *)hw)->CONTROL.reg;
}

static inline void hri_aonsleeptimersleeptimer_set_SINGLE_COUNT_DURATION_SINGLE_COUNT_DURATION_bf(
    const void *const hw, hri_aon_sleep_timer_single_count_duration_reg_t mask)
{
 ;
 ((AonSleepTimer *)hw)->SINGLE_COUNT_DURATION.reg
     |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_sleep_timer_single_count_duration_reg_t
hri_aonsleeptimersleeptimer_get_SINGLE_COUNT_DURATION_SINGLE_COUNT_DURATION_bf(
    const void *const hw, hri_aon_sleep_timer_single_count_duration_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonSleepTimer *)hw)->SINGLE_COUNT_DURATION.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void hri_aonsleeptimersleeptimer_write_SINGLE_COUNT_DURATION_SINGLE_COUNT_DURATION_bf(
    const void *const hw, hri_aon_sleep_timer_single_count_duration_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((AonSleepTimer *)hw)->SINGLE_COUNT_DURATION.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((AonSleepTimer *)hw)->SINGLE_COUNT_DURATION.reg = tmp;
 ;
}

static inline void hri_aonsleeptimersleeptimer_clear_SINGLE_COUNT_DURATION_SINGLE_COUNT_DURATION_bf(
    const void *const hw, hri_aon_sleep_timer_single_count_duration_reg_t mask)
{
 ;
 ((AonSleepTimer *)hw)->SINGLE_COUNT_DURATION.reg
     &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_aonsleeptimersleeptimer_toggle_SINGLE_COUNT_DURATION_SINGLE_COUNT_DURATION_bf(
    const void *const hw, hri_aon_sleep_timer_single_count_duration_reg_t mask)
{
 ;
 ((AonSleepTimer *)hw)->SINGLE_COUNT_DURATION.reg
     ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_aon_sleep_timer_single_count_duration_reg_t
hri_aonsleeptimersleeptimer_read_SINGLE_COUNT_DURATION_SINGLE_COUNT_DURATION_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((AonSleepTimer *)hw)->SINGLE_COUNT_DURATION.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void
hri_aonsleeptimersleeptimer_set_SINGLE_COUNT_DURATION_reg(const void *const hw,
                                                          hri_aon_sleep_timer_single_count_duration_reg_t mask)
{
 ;
 ((AonSleepTimer *)hw)->SINGLE_COUNT_DURATION.reg |= mask;
 ;
}

static inline hri_aon_sleep_timer_single_count_duration_reg_t
hri_aonsleeptimersleeptimer_get_SINGLE_COUNT_DURATION_reg(const void *const hw,
                                                          hri_aon_sleep_timer_single_count_duration_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonSleepTimer *)hw)->SINGLE_COUNT_DURATION.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_aonsleeptimersleeptimer_write_SINGLE_COUNT_DURATION_reg(const void *const hw,
                                                            hri_aon_sleep_timer_single_count_duration_reg_t data)
{
 ;
 ((AonSleepTimer *)hw)->SINGLE_COUNT_DURATION.reg = data;
 ;
}

static inline void
hri_aonsleeptimersleeptimer_clear_SINGLE_COUNT_DURATION_reg(const void *const hw,
                                                            hri_aon_sleep_timer_single_count_duration_reg_t mask)
{
 ;
 ((AonSleepTimer *)hw)->SINGLE_COUNT_DURATION.reg &= ~mask;
 ;
}

static inline void
hri_aonsleeptimersleeptimer_toggle_SINGLE_COUNT_DURATION_reg(const void *const hw,
                                                             hri_aon_sleep_timer_single_count_duration_reg_t mask)
{
 ;
 ((AonSleepTimer *)hw)->SINGLE_COUNT_DURATION.reg ^= mask;
 ;
}

static inline hri_aon_sleep_timer_single_count_duration_reg_t
hri_aonsleeptimersleeptimer_read_SINGLE_COUNT_DURATION_reg(const void *const hw)
{
 return ((AonSleepTimer *)hw)->SINGLE_COUNT_DURATION.reg;
}

static inline hri_aon_sleep_timer_current_count_value_reg_t
hri_aonsleeptimersleeptimer_get_CURRENT_COUNT_VALUE_CURRENT_COUNT_VALUE_bf(
    const void *const hw, hri_aon_sleep_timer_current_count_value_reg_t mask)
{
 return (((AonSleepTimer *)hw)->CURRENT_COUNT_VALUE.reg
         & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_aon_sleep_timer_current_count_value_reg_t
hri_aonsleeptimersleeptimer_read_CURRENT_COUNT_VALUE_CURRENT_COUNT_VALUE_bf(const void *const hw)
{
 return (((AonSleepTimer *)hw)->CURRENT_COUNT_VALUE.reg
         & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_aon_sleep_timer_current_count_value_reg_t
hri_aonsleeptimersleeptimer_get_CURRENT_COUNT_VALUE_reg(const void *const hw,
                                                        hri_aon_sleep_timer_current_count_value_reg_t mask)
{
 uint32_t tmp;
 tmp = ((AonSleepTimer *)hw)->CURRENT_COUNT_VALUE.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_aon_sleep_timer_current_count_value_reg_t
hri_aonsleeptimersleeptimer_read_CURRENT_COUNT_VALUE_reg(const void *const hw)
{
 return ((AonSleepTimer *)hw)->CURRENT_COUNT_VALUE.reg;
}
# 50 "../hri/hri_b11.h" 2
# 1 "../hri/hri_arm_bpu_b11.h" 1
# 45 "../hri/hri_arm_bpu_b11.h"
#define _HRI_ARM_BPU_B11_H_INCLUDED_ 
# 58 "../hri/hri_arm_bpu_b11.h"
#define ARM_BPU_CRITICAL_SECTION_ENTER() 
#define ARM_BPU_CRITICAL_SECTION_LEAVE() 


typedef uint32_t hri_arm_bpu_bp_comp0_reg_t;
typedef uint32_t hri_arm_bpu_bp_comp1_reg_t;
typedef uint32_t hri_arm_bpu_bp_comp2_reg_t;
typedef uint32_t hri_arm_bpu_bp_comp3_reg_t;
typedef uint8_t hri_arm_bpu_bp_cid0_reg_t;
typedef uint8_t hri_arm_bpu_bp_cid1_reg_t;
typedef uint8_t hri_arm_bpu_bp_cid2_reg_t;
typedef uint8_t hri_arm_bpu_bp_cid3_reg_t;
typedef uint8_t hri_arm_bpu_bp_ctrl_reg_t;
typedef uint8_t hri_arm_bpu_bp_pid0_reg_t;
typedef uint8_t hri_arm_bpu_bp_pid1_reg_t;
typedef uint8_t hri_arm_bpu_bp_pid2_reg_t;
typedef uint8_t hri_arm_bpu_bp_pid3_reg_t;
typedef uint8_t hri_arm_bpu_bp_pid4_reg_t;

static inline void hri_armbpubpu_set_BP_CTRL_ENABLE_bit(const void *const hw)
{
 ;
 ((ArmBpu *)hw)->BP_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 84 "../hri/hri_arm_bpu_b11.h" 3 4
             _Bool 
# 84 "../hri/hri_arm_bpu_b11.h"
                  hri_armbpubpu_get_BP_CTRL_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ArmBpu *)hw)->BP_CTRL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 89 "../hri/hri_arm_bpu_b11.h" 3 4
        _Bool
# 89 "../hri/hri_arm_bpu_b11.h"
            )tmp;
}

static inline void hri_armbpubpu_write_BP_CTRL_ENABLE_bit(const void *const hw, 
# 92 "../hri/hri_arm_bpu_b11.h" 3 4
                                                                               _Bool 
# 92 "../hri/hri_arm_bpu_b11.h"
                                                                                    value)
{
 uint8_t tmp;
 ;
 tmp = ((ArmBpu *)hw)->BP_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ArmBpu *)hw)->BP_CTRL.reg = tmp;
 ;
}

static inline void hri_armbpubpu_clear_BP_CTRL_ENABLE_bit(const void *const hw)
{
 ;
 ((ArmBpu *)hw)->BP_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_armbpubpu_toggle_BP_CTRL_ENABLE_bit(const void *const hw)
{
 ;
 ((ArmBpu *)hw)->BP_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_armbpubpu_set_BP_CTRL_KEY_bit(const void *const hw)
{
 ;
 ((ArmBpu *)hw)->BP_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 124 "../hri/hri_arm_bpu_b11.h" 3 4
             _Bool 
# 124 "../hri/hri_arm_bpu_b11.h"
                  hri_armbpubpu_get_BP_CTRL_KEY_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ArmBpu *)hw)->BP_CTRL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 129 "../hri/hri_arm_bpu_b11.h" 3 4
        _Bool
# 129 "../hri/hri_arm_bpu_b11.h"
            )tmp;
}

static inline void hri_armbpubpu_write_BP_CTRL_KEY_bit(const void *const hw, 
# 132 "../hri/hri_arm_bpu_b11.h" 3 4
                                                                            _Bool 
# 132 "../hri/hri_arm_bpu_b11.h"
                                                                                 value)
{
 uint8_t tmp;
 ;
 tmp = ((ArmBpu *)hw)->BP_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ArmBpu *)hw)->BP_CTRL.reg = tmp;
 ;
}

static inline void hri_armbpubpu_clear_BP_CTRL_KEY_bit(const void *const hw)
{
 ;
 ((ArmBpu *)hw)->BP_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_armbpubpu_toggle_BP_CTRL_KEY_bit(const void *const hw)
{
 ;
 ((ArmBpu *)hw)->BP_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_armbpubpu_set_BP_CTRL_NUM_CODE_bf(const void *const hw, hri_arm_bpu_bp_ctrl_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_CTRL.reg |= ((0xFu << 4) & ((mask) << 4));
 ;
}

static inline hri_arm_bpu_bp_ctrl_reg_t hri_armbpubpu_get_BP_CTRL_NUM_CODE_bf(const void *const hw,
                                                                              hri_arm_bpu_bp_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmBpu *)hw)->BP_CTRL.reg;
 tmp = (tmp & ((0xFu << 4) & ((mask) << 4))) >> 4;
 return tmp;
}

static inline void hri_armbpubpu_write_BP_CTRL_NUM_CODE_bf(const void *const hw, hri_arm_bpu_bp_ctrl_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((ArmBpu *)hw)->BP_CTRL.reg;
 tmp &= ~(0xFu << 4);
 tmp |= ((0xFu << 4) & ((data) << 4));
 ((ArmBpu *)hw)->BP_CTRL.reg = tmp;
 ;
}

static inline void hri_armbpubpu_clear_BP_CTRL_NUM_CODE_bf(const void *const hw, hri_arm_bpu_bp_ctrl_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_CTRL.reg &= ~((0xFu << 4) & ((mask) << 4));
 ;
}

static inline void hri_armbpubpu_toggle_BP_CTRL_NUM_CODE_bf(const void *const hw, hri_arm_bpu_bp_ctrl_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_CTRL.reg ^= ((0xFu << 4) & ((mask) << 4));
 ;
}

static inline hri_arm_bpu_bp_ctrl_reg_t hri_armbpubpu_read_BP_CTRL_NUM_CODE_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ArmBpu *)hw)->BP_CTRL.reg;
 tmp = (tmp & (0xFu << 4)) >> 4;
 return tmp;
}

static inline void hri_armbpubpu_set_BP_CTRL_reg(const void *const hw, hri_arm_bpu_bp_ctrl_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_CTRL.reg |= mask;
 ;
}

static inline hri_arm_bpu_bp_ctrl_reg_t hri_armbpubpu_get_BP_CTRL_reg(const void *const hw,
                                                                      hri_arm_bpu_bp_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmBpu *)hw)->BP_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armbpubpu_write_BP_CTRL_reg(const void *const hw, hri_arm_bpu_bp_ctrl_reg_t data)
{
 ;
 ((ArmBpu *)hw)->BP_CTRL.reg = data;
 ;
}

static inline void hri_armbpubpu_clear_BP_CTRL_reg(const void *const hw, hri_arm_bpu_bp_ctrl_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_CTRL.reg &= ~mask;
 ;
}

static inline void hri_armbpubpu_toggle_BP_CTRL_reg(const void *const hw, hri_arm_bpu_bp_ctrl_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_CTRL.reg ^= mask;
 ;
}

static inline hri_arm_bpu_bp_ctrl_reg_t hri_armbpubpu_read_BP_CTRL_reg(const void *const hw)
{
 return ((ArmBpu *)hw)->BP_CTRL.reg;
}

static inline void hri_armbpubpu_set_BP_COMP0_ENABLE_bit(const void *const hw)
{
 ;
 ((ArmBpu *)hw)->BP_COMP0.reg |= (0x1u << 0);
 ;
}

static inline 
# 255 "../hri/hri_arm_bpu_b11.h" 3 4
             _Bool 
# 255 "../hri/hri_arm_bpu_b11.h"
                  hri_armbpubpu_get_BP_COMP0_ENABLE_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP0.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 260 "../hri/hri_arm_bpu_b11.h" 3 4
        _Bool
# 260 "../hri/hri_arm_bpu_b11.h"
            )tmp;
}

static inline void hri_armbpubpu_write_BP_COMP0_ENABLE_bit(const void *const hw, 
# 263 "../hri/hri_arm_bpu_b11.h" 3 4
                                                                                _Bool 
# 263 "../hri/hri_arm_bpu_b11.h"
                                                                                     value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmBpu *)hw)->BP_COMP0.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ArmBpu *)hw)->BP_COMP0.reg = tmp;
 ;
}

static inline void hri_armbpubpu_clear_BP_COMP0_ENABLE_bit(const void *const hw)
{
 ;
 ((ArmBpu *)hw)->BP_COMP0.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_armbpubpu_toggle_BP_COMP0_ENABLE_bit(const void *const hw)
{
 ;
 ((ArmBpu *)hw)->BP_COMP0.reg ^= (0x1u << 0);
 ;
}

static inline void hri_armbpubpu_set_BP_COMP0_COMP_bf(const void *const hw, hri_arm_bpu_bp_comp0_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP0.reg |= ((0x7FFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline hri_arm_bpu_bp_comp0_reg_t hri_armbpubpu_get_BP_COMP0_COMP_bf(const void *const hw,
                                                                            hri_arm_bpu_bp_comp0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP0.reg;
 tmp = (tmp & ((0x7FFFFFFu << 2) & ((mask) << 2))) >> 2;
 return tmp;
}

static inline void hri_armbpubpu_write_BP_COMP0_COMP_bf(const void *const hw, hri_arm_bpu_bp_comp0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmBpu *)hw)->BP_COMP0.reg;
 tmp &= ~(0x7FFFFFFu << 2);
 tmp |= ((0x7FFFFFFu << 2) & ((data) << 2));
 ((ArmBpu *)hw)->BP_COMP0.reg = tmp;
 ;
}

static inline void hri_armbpubpu_clear_BP_COMP0_COMP_bf(const void *const hw, hri_arm_bpu_bp_comp0_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP0.reg &= ~((0x7FFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline void hri_armbpubpu_toggle_BP_COMP0_COMP_bf(const void *const hw, hri_arm_bpu_bp_comp0_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP0.reg ^= ((0x7FFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline hri_arm_bpu_bp_comp0_reg_t hri_armbpubpu_read_BP_COMP0_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP0.reg;
 tmp = (tmp & (0x7FFFFFFu << 2)) >> 2;
 return tmp;
}

static inline void hri_armbpubpu_set_BP_COMP0_BP_MATCH_bf(const void *const hw, hri_arm_bpu_bp_comp0_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP0.reg |= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_bpu_bp_comp0_reg_t hri_armbpubpu_get_BP_COMP0_BP_MATCH_bf(const void *const hw,
                                                                                hri_arm_bpu_bp_comp0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP0.reg;
 tmp = (tmp & ((0x3u << 30) & ((mask) << 30))) >> 30;
 return tmp;
}

static inline void hri_armbpubpu_write_BP_COMP0_BP_MATCH_bf(const void *const hw, hri_arm_bpu_bp_comp0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmBpu *)hw)->BP_COMP0.reg;
 tmp &= ~(0x3u << 30);
 tmp |= ((0x3u << 30) & ((data) << 30));
 ((ArmBpu *)hw)->BP_COMP0.reg = tmp;
 ;
}

static inline void hri_armbpubpu_clear_BP_COMP0_BP_MATCH_bf(const void *const hw, hri_arm_bpu_bp_comp0_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP0.reg &= ~((0x3u << 30) & ((mask) << 30));
 ;
}

static inline void hri_armbpubpu_toggle_BP_COMP0_BP_MATCH_bf(const void *const hw, hri_arm_bpu_bp_comp0_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP0.reg ^= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_bpu_bp_comp0_reg_t hri_armbpubpu_read_BP_COMP0_BP_MATCH_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP0.reg;
 tmp = (tmp & (0x3u << 30)) >> 30;
 return tmp;
}

static inline void hri_armbpubpu_set_BP_COMP0_reg(const void *const hw, hri_arm_bpu_bp_comp0_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP0.reg |= mask;
 ;
}

static inline hri_arm_bpu_bp_comp0_reg_t hri_armbpubpu_get_BP_COMP0_reg(const void *const hw,
                                                                        hri_arm_bpu_bp_comp0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armbpubpu_write_BP_COMP0_reg(const void *const hw, hri_arm_bpu_bp_comp0_reg_t data)
{
 ;
 ((ArmBpu *)hw)->BP_COMP0.reg = data;
 ;
}

static inline void hri_armbpubpu_clear_BP_COMP0_reg(const void *const hw, hri_arm_bpu_bp_comp0_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP0.reg &= ~mask;
 ;
}

static inline void hri_armbpubpu_toggle_BP_COMP0_reg(const void *const hw, hri_arm_bpu_bp_comp0_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP0.reg ^= mask;
 ;
}

static inline hri_arm_bpu_bp_comp0_reg_t hri_armbpubpu_read_BP_COMP0_reg(const void *const hw)
{
 return ((ArmBpu *)hw)->BP_COMP0.reg;
}

static inline void hri_armbpubpu_set_BP_COMP1_ENABLE_bit(const void *const hw)
{
 ;
 ((ArmBpu *)hw)->BP_COMP1.reg |= (0x1u << 0);
 ;
}

static inline 
# 435 "../hri/hri_arm_bpu_b11.h" 3 4
             _Bool 
# 435 "../hri/hri_arm_bpu_b11.h"
                  hri_armbpubpu_get_BP_COMP1_ENABLE_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP1.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 440 "../hri/hri_arm_bpu_b11.h" 3 4
        _Bool
# 440 "../hri/hri_arm_bpu_b11.h"
            )tmp;
}

static inline void hri_armbpubpu_write_BP_COMP1_ENABLE_bit(const void *const hw, 
# 443 "../hri/hri_arm_bpu_b11.h" 3 4
                                                                                _Bool 
# 443 "../hri/hri_arm_bpu_b11.h"
                                                                                     value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmBpu *)hw)->BP_COMP1.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ArmBpu *)hw)->BP_COMP1.reg = tmp;
 ;
}

static inline void hri_armbpubpu_clear_BP_COMP1_ENABLE_bit(const void *const hw)
{
 ;
 ((ArmBpu *)hw)->BP_COMP1.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_armbpubpu_toggle_BP_COMP1_ENABLE_bit(const void *const hw)
{
 ;
 ((ArmBpu *)hw)->BP_COMP1.reg ^= (0x1u << 0);
 ;
}

static inline void hri_armbpubpu_set_BP_COMP1_COMP_bf(const void *const hw, hri_arm_bpu_bp_comp1_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP1.reg |= ((0x7FFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline hri_arm_bpu_bp_comp1_reg_t hri_armbpubpu_get_BP_COMP1_COMP_bf(const void *const hw,
                                                                            hri_arm_bpu_bp_comp1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP1.reg;
 tmp = (tmp & ((0x7FFFFFFu << 2) & ((mask) << 2))) >> 2;
 return tmp;
}

static inline void hri_armbpubpu_write_BP_COMP1_COMP_bf(const void *const hw, hri_arm_bpu_bp_comp1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmBpu *)hw)->BP_COMP1.reg;
 tmp &= ~(0x7FFFFFFu << 2);
 tmp |= ((0x7FFFFFFu << 2) & ((data) << 2));
 ((ArmBpu *)hw)->BP_COMP1.reg = tmp;
 ;
}

static inline void hri_armbpubpu_clear_BP_COMP1_COMP_bf(const void *const hw, hri_arm_bpu_bp_comp1_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP1.reg &= ~((0x7FFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline void hri_armbpubpu_toggle_BP_COMP1_COMP_bf(const void *const hw, hri_arm_bpu_bp_comp1_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP1.reg ^= ((0x7FFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline hri_arm_bpu_bp_comp1_reg_t hri_armbpubpu_read_BP_COMP1_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP1.reg;
 tmp = (tmp & (0x7FFFFFFu << 2)) >> 2;
 return tmp;
}

static inline void hri_armbpubpu_set_BP_COMP1_BP_MATCH_bf(const void *const hw, hri_arm_bpu_bp_comp1_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP1.reg |= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_bpu_bp_comp1_reg_t hri_armbpubpu_get_BP_COMP1_BP_MATCH_bf(const void *const hw,
                                                                                hri_arm_bpu_bp_comp1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP1.reg;
 tmp = (tmp & ((0x3u << 30) & ((mask) << 30))) >> 30;
 return tmp;
}

static inline void hri_armbpubpu_write_BP_COMP1_BP_MATCH_bf(const void *const hw, hri_arm_bpu_bp_comp1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmBpu *)hw)->BP_COMP1.reg;
 tmp &= ~(0x3u << 30);
 tmp |= ((0x3u << 30) & ((data) << 30));
 ((ArmBpu *)hw)->BP_COMP1.reg = tmp;
 ;
}

static inline void hri_armbpubpu_clear_BP_COMP1_BP_MATCH_bf(const void *const hw, hri_arm_bpu_bp_comp1_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP1.reg &= ~((0x3u << 30) & ((mask) << 30));
 ;
}

static inline void hri_armbpubpu_toggle_BP_COMP1_BP_MATCH_bf(const void *const hw, hri_arm_bpu_bp_comp1_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP1.reg ^= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_bpu_bp_comp1_reg_t hri_armbpubpu_read_BP_COMP1_BP_MATCH_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP1.reg;
 tmp = (tmp & (0x3u << 30)) >> 30;
 return tmp;
}

static inline void hri_armbpubpu_set_BP_COMP1_reg(const void *const hw, hri_arm_bpu_bp_comp1_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP1.reg |= mask;
 ;
}

static inline hri_arm_bpu_bp_comp1_reg_t hri_armbpubpu_get_BP_COMP1_reg(const void *const hw,
                                                                        hri_arm_bpu_bp_comp1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armbpubpu_write_BP_COMP1_reg(const void *const hw, hri_arm_bpu_bp_comp1_reg_t data)
{
 ;
 ((ArmBpu *)hw)->BP_COMP1.reg = data;
 ;
}

static inline void hri_armbpubpu_clear_BP_COMP1_reg(const void *const hw, hri_arm_bpu_bp_comp1_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP1.reg &= ~mask;
 ;
}

static inline void hri_armbpubpu_toggle_BP_COMP1_reg(const void *const hw, hri_arm_bpu_bp_comp1_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP1.reg ^= mask;
 ;
}

static inline hri_arm_bpu_bp_comp1_reg_t hri_armbpubpu_read_BP_COMP1_reg(const void *const hw)
{
 return ((ArmBpu *)hw)->BP_COMP1.reg;
}

static inline void hri_armbpubpu_set_BP_COMP2_ENABLE_bit(const void *const hw)
{
 ;
 ((ArmBpu *)hw)->BP_COMP2.reg |= (0x1u << 0);
 ;
}

static inline 
# 615 "../hri/hri_arm_bpu_b11.h" 3 4
             _Bool 
# 615 "../hri/hri_arm_bpu_b11.h"
                  hri_armbpubpu_get_BP_COMP2_ENABLE_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP2.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 620 "../hri/hri_arm_bpu_b11.h" 3 4
        _Bool
# 620 "../hri/hri_arm_bpu_b11.h"
            )tmp;
}

static inline void hri_armbpubpu_write_BP_COMP2_ENABLE_bit(const void *const hw, 
# 623 "../hri/hri_arm_bpu_b11.h" 3 4
                                                                                _Bool 
# 623 "../hri/hri_arm_bpu_b11.h"
                                                                                     value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmBpu *)hw)->BP_COMP2.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ArmBpu *)hw)->BP_COMP2.reg = tmp;
 ;
}

static inline void hri_armbpubpu_clear_BP_COMP2_ENABLE_bit(const void *const hw)
{
 ;
 ((ArmBpu *)hw)->BP_COMP2.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_armbpubpu_toggle_BP_COMP2_ENABLE_bit(const void *const hw)
{
 ;
 ((ArmBpu *)hw)->BP_COMP2.reg ^= (0x1u << 0);
 ;
}

static inline void hri_armbpubpu_set_BP_COMP2_COMP_bf(const void *const hw, hri_arm_bpu_bp_comp2_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP2.reg |= ((0x7FFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline hri_arm_bpu_bp_comp2_reg_t hri_armbpubpu_get_BP_COMP2_COMP_bf(const void *const hw,
                                                                            hri_arm_bpu_bp_comp2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP2.reg;
 tmp = (tmp & ((0x7FFFFFFu << 2) & ((mask) << 2))) >> 2;
 return tmp;
}

static inline void hri_armbpubpu_write_BP_COMP2_COMP_bf(const void *const hw, hri_arm_bpu_bp_comp2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmBpu *)hw)->BP_COMP2.reg;
 tmp &= ~(0x7FFFFFFu << 2);
 tmp |= ((0x7FFFFFFu << 2) & ((data) << 2));
 ((ArmBpu *)hw)->BP_COMP2.reg = tmp;
 ;
}

static inline void hri_armbpubpu_clear_BP_COMP2_COMP_bf(const void *const hw, hri_arm_bpu_bp_comp2_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP2.reg &= ~((0x7FFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline void hri_armbpubpu_toggle_BP_COMP2_COMP_bf(const void *const hw, hri_arm_bpu_bp_comp2_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP2.reg ^= ((0x7FFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline hri_arm_bpu_bp_comp2_reg_t hri_armbpubpu_read_BP_COMP2_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP2.reg;
 tmp = (tmp & (0x7FFFFFFu << 2)) >> 2;
 return tmp;
}

static inline void hri_armbpubpu_set_BP_COMP2_BP_MATCH_bf(const void *const hw, hri_arm_bpu_bp_comp2_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP2.reg |= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_bpu_bp_comp2_reg_t hri_armbpubpu_get_BP_COMP2_BP_MATCH_bf(const void *const hw,
                                                                                hri_arm_bpu_bp_comp2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP2.reg;
 tmp = (tmp & ((0x3u << 30) & ((mask) << 30))) >> 30;
 return tmp;
}

static inline void hri_armbpubpu_write_BP_COMP2_BP_MATCH_bf(const void *const hw, hri_arm_bpu_bp_comp2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmBpu *)hw)->BP_COMP2.reg;
 tmp &= ~(0x3u << 30);
 tmp |= ((0x3u << 30) & ((data) << 30));
 ((ArmBpu *)hw)->BP_COMP2.reg = tmp;
 ;
}

static inline void hri_armbpubpu_clear_BP_COMP2_BP_MATCH_bf(const void *const hw, hri_arm_bpu_bp_comp2_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP2.reg &= ~((0x3u << 30) & ((mask) << 30));
 ;
}

static inline void hri_armbpubpu_toggle_BP_COMP2_BP_MATCH_bf(const void *const hw, hri_arm_bpu_bp_comp2_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP2.reg ^= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_bpu_bp_comp2_reg_t hri_armbpubpu_read_BP_COMP2_BP_MATCH_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP2.reg;
 tmp = (tmp & (0x3u << 30)) >> 30;
 return tmp;
}

static inline void hri_armbpubpu_set_BP_COMP2_reg(const void *const hw, hri_arm_bpu_bp_comp2_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP2.reg |= mask;
 ;
}

static inline hri_arm_bpu_bp_comp2_reg_t hri_armbpubpu_get_BP_COMP2_reg(const void *const hw,
                                                                        hri_arm_bpu_bp_comp2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armbpubpu_write_BP_COMP2_reg(const void *const hw, hri_arm_bpu_bp_comp2_reg_t data)
{
 ;
 ((ArmBpu *)hw)->BP_COMP2.reg = data;
 ;
}

static inline void hri_armbpubpu_clear_BP_COMP2_reg(const void *const hw, hri_arm_bpu_bp_comp2_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP2.reg &= ~mask;
 ;
}

static inline void hri_armbpubpu_toggle_BP_COMP2_reg(const void *const hw, hri_arm_bpu_bp_comp2_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP2.reg ^= mask;
 ;
}

static inline hri_arm_bpu_bp_comp2_reg_t hri_armbpubpu_read_BP_COMP2_reg(const void *const hw)
{
 return ((ArmBpu *)hw)->BP_COMP2.reg;
}

static inline void hri_armbpubpu_set_BP_COMP3_ENABLE_bit(const void *const hw)
{
 ;
 ((ArmBpu *)hw)->BP_COMP3.reg |= (0x1u << 0);
 ;
}

static inline 
# 795 "../hri/hri_arm_bpu_b11.h" 3 4
             _Bool 
# 795 "../hri/hri_arm_bpu_b11.h"
                  hri_armbpubpu_get_BP_COMP3_ENABLE_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP3.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 800 "../hri/hri_arm_bpu_b11.h" 3 4
        _Bool
# 800 "../hri/hri_arm_bpu_b11.h"
            )tmp;
}

static inline void hri_armbpubpu_write_BP_COMP3_ENABLE_bit(const void *const hw, 
# 803 "../hri/hri_arm_bpu_b11.h" 3 4
                                                                                _Bool 
# 803 "../hri/hri_arm_bpu_b11.h"
                                                                                     value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmBpu *)hw)->BP_COMP3.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ArmBpu *)hw)->BP_COMP3.reg = tmp;
 ;
}

static inline void hri_armbpubpu_clear_BP_COMP3_ENABLE_bit(const void *const hw)
{
 ;
 ((ArmBpu *)hw)->BP_COMP3.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_armbpubpu_toggle_BP_COMP3_ENABLE_bit(const void *const hw)
{
 ;
 ((ArmBpu *)hw)->BP_COMP3.reg ^= (0x1u << 0);
 ;
}

static inline void hri_armbpubpu_set_BP_COMP3_COMP_bf(const void *const hw, hri_arm_bpu_bp_comp3_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP3.reg |= ((0x7FFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline hri_arm_bpu_bp_comp3_reg_t hri_armbpubpu_get_BP_COMP3_COMP_bf(const void *const hw,
                                                                            hri_arm_bpu_bp_comp3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP3.reg;
 tmp = (tmp & ((0x7FFFFFFu << 2) & ((mask) << 2))) >> 2;
 return tmp;
}

static inline void hri_armbpubpu_write_BP_COMP3_COMP_bf(const void *const hw, hri_arm_bpu_bp_comp3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmBpu *)hw)->BP_COMP3.reg;
 tmp &= ~(0x7FFFFFFu << 2);
 tmp |= ((0x7FFFFFFu << 2) & ((data) << 2));
 ((ArmBpu *)hw)->BP_COMP3.reg = tmp;
 ;
}

static inline void hri_armbpubpu_clear_BP_COMP3_COMP_bf(const void *const hw, hri_arm_bpu_bp_comp3_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP3.reg &= ~((0x7FFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline void hri_armbpubpu_toggle_BP_COMP3_COMP_bf(const void *const hw, hri_arm_bpu_bp_comp3_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP3.reg ^= ((0x7FFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline hri_arm_bpu_bp_comp3_reg_t hri_armbpubpu_read_BP_COMP3_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP3.reg;
 tmp = (tmp & (0x7FFFFFFu << 2)) >> 2;
 return tmp;
}

static inline void hri_armbpubpu_set_BP_COMP3_BP_MATCH_bf(const void *const hw, hri_arm_bpu_bp_comp3_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP3.reg |= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_bpu_bp_comp3_reg_t hri_armbpubpu_get_BP_COMP3_BP_MATCH_bf(const void *const hw,
                                                                                hri_arm_bpu_bp_comp3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP3.reg;
 tmp = (tmp & ((0x3u << 30) & ((mask) << 30))) >> 30;
 return tmp;
}

static inline void hri_armbpubpu_write_BP_COMP3_BP_MATCH_bf(const void *const hw, hri_arm_bpu_bp_comp3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmBpu *)hw)->BP_COMP3.reg;
 tmp &= ~(0x3u << 30);
 tmp |= ((0x3u << 30) & ((data) << 30));
 ((ArmBpu *)hw)->BP_COMP3.reg = tmp;
 ;
}

static inline void hri_armbpubpu_clear_BP_COMP3_BP_MATCH_bf(const void *const hw, hri_arm_bpu_bp_comp3_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP3.reg &= ~((0x3u << 30) & ((mask) << 30));
 ;
}

static inline void hri_armbpubpu_toggle_BP_COMP3_BP_MATCH_bf(const void *const hw, hri_arm_bpu_bp_comp3_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP3.reg ^= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_bpu_bp_comp3_reg_t hri_armbpubpu_read_BP_COMP3_BP_MATCH_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP3.reg;
 tmp = (tmp & (0x3u << 30)) >> 30;
 return tmp;
}

static inline void hri_armbpubpu_set_BP_COMP3_reg(const void *const hw, hri_arm_bpu_bp_comp3_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP3.reg |= mask;
 ;
}

static inline hri_arm_bpu_bp_comp3_reg_t hri_armbpubpu_get_BP_COMP3_reg(const void *const hw,
                                                                        hri_arm_bpu_bp_comp3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmBpu *)hw)->BP_COMP3.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armbpubpu_write_BP_COMP3_reg(const void *const hw, hri_arm_bpu_bp_comp3_reg_t data)
{
 ;
 ((ArmBpu *)hw)->BP_COMP3.reg = data;
 ;
}

static inline void hri_armbpubpu_clear_BP_COMP3_reg(const void *const hw, hri_arm_bpu_bp_comp3_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP3.reg &= ~mask;
 ;
}

static inline void hri_armbpubpu_toggle_BP_COMP3_reg(const void *const hw, hri_arm_bpu_bp_comp3_reg_t mask)
{
 ;
 ((ArmBpu *)hw)->BP_COMP3.reg ^= mask;
 ;
}

static inline hri_arm_bpu_bp_comp3_reg_t hri_armbpubpu_read_BP_COMP3_reg(const void *const hw)
{
 return ((ArmBpu *)hw)->BP_COMP3.reg;
}

static inline hri_arm_bpu_bp_pid4_reg_t hri_armbpubpu_get_BP_PID4_JEP106_C_CODE_bf(const void *const hw,
                                                                                   hri_arm_bpu_bp_pid4_reg_t mask)
{
 return (((ArmBpu *)hw)->BP_PID4.reg & ((0xFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_bpu_bp_pid4_reg_t hri_armbpubpu_read_BP_PID4_JEP106_C_CODE_bf(const void *const hw)
{
 return (((ArmBpu *)hw)->BP_PID4.reg & (0xFu << 0)) >> 0;
}

static inline hri_arm_bpu_bp_pid4_reg_t hri_armbpubpu_get_BP_PID4_BLOCK_COUNT_bf(const void *const hw,
                                                                                 hri_arm_bpu_bp_pid4_reg_t mask)
{
 return (((ArmBpu *)hw)->BP_PID4.reg & ((0xFu << 4) & ((mask) << 4))) >> 4;
}

static inline hri_arm_bpu_bp_pid4_reg_t hri_armbpubpu_read_BP_PID4_BLOCK_COUNT_bf(const void *const hw)
{
 return (((ArmBpu *)hw)->BP_PID4.reg & (0xFu << 4)) >> 4;
}

static inline hri_arm_bpu_bp_pid4_reg_t hri_armbpubpu_get_BP_PID4_reg(const void *const hw,
                                                                      hri_arm_bpu_bp_pid4_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmBpu *)hw)->BP_PID4.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_bpu_bp_pid4_reg_t hri_armbpubpu_read_BP_PID4_reg(const void *const hw)
{
 return ((ArmBpu *)hw)->BP_PID4.reg;
}

static inline hri_arm_bpu_bp_pid0_reg_t hri_armbpubpu_get_BP_PID0_PART_NUMBER_bf(const void *const hw,
                                                                                 hri_arm_bpu_bp_pid0_reg_t mask)
{
 return (((ArmBpu *)hw)->BP_PID0.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_bpu_bp_pid0_reg_t hri_armbpubpu_read_BP_PID0_PART_NUMBER_bf(const void *const hw)
{
 return (((ArmBpu *)hw)->BP_PID0.reg & (0xFFu << 0)) >> 0;
}

static inline hri_arm_bpu_bp_pid0_reg_t hri_armbpubpu_get_BP_PID0_reg(const void *const hw,
                                                                      hri_arm_bpu_bp_pid0_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmBpu *)hw)->BP_PID0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_bpu_bp_pid0_reg_t hri_armbpubpu_read_BP_PID0_reg(const void *const hw)
{
 return ((ArmBpu *)hw)->BP_PID0.reg;
}

static inline hri_arm_bpu_bp_pid1_reg_t hri_armbpubpu_get_BP_PID1_PART_NUMBER_bf(const void *const hw,
                                                                                 hri_arm_bpu_bp_pid1_reg_t mask)
{
 return (((ArmBpu *)hw)->BP_PID1.reg & ((0xFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_bpu_bp_pid1_reg_t hri_armbpubpu_read_BP_PID1_PART_NUMBER_bf(const void *const hw)
{
 return (((ArmBpu *)hw)->BP_PID1.reg & (0xFu << 0)) >> 0;
}

static inline hri_arm_bpu_bp_pid1_reg_t hri_armbpubpu_get_BP_PID1_JEP106_ID_3_0_bf(const void *const hw,
                                                                                   hri_arm_bpu_bp_pid1_reg_t mask)
{
 return (((ArmBpu *)hw)->BP_PID1.reg & ((0xFu << 4) & ((mask) << 4))) >> 4;
}

static inline hri_arm_bpu_bp_pid1_reg_t hri_armbpubpu_read_BP_PID1_JEP106_ID_3_0_bf(const void *const hw)
{
 return (((ArmBpu *)hw)->BP_PID1.reg & (0xFu << 4)) >> 4;
}

static inline hri_arm_bpu_bp_pid1_reg_t hri_armbpubpu_get_BP_PID1_reg(const void *const hw,
                                                                      hri_arm_bpu_bp_pid1_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmBpu *)hw)->BP_PID1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_bpu_bp_pid1_reg_t hri_armbpubpu_read_BP_PID1_reg(const void *const hw)
{
 return ((ArmBpu *)hw)->BP_PID1.reg;
}

static inline 
# 1065 "../hri/hri_arm_bpu_b11.h" 3 4
             _Bool 
# 1065 "../hri/hri_arm_bpu_b11.h"
                  hri_armbpubpu_get_BP_PID2_JEDEC_USED_bit(const void *const hw)
{
 return (((ArmBpu *)hw)->BP_PID2.reg & (0x1u << 3)) >> 3;
}

static inline hri_arm_bpu_bp_pid2_reg_t hri_armbpubpu_get_BP_PID2_JEP106_ID_6_4_bf(const void *const hw,
                                                                                   hri_arm_bpu_bp_pid2_reg_t mask)
{
 return (((ArmBpu *)hw)->BP_PID2.reg & ((0x7u << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_bpu_bp_pid2_reg_t hri_armbpubpu_read_BP_PID2_JEP106_ID_6_4_bf(const void *const hw)
{
 return (((ArmBpu *)hw)->BP_PID2.reg & (0x7u << 0)) >> 0;
}

static inline hri_arm_bpu_bp_pid2_reg_t hri_armbpubpu_get_BP_PID2_REVISION_bf(const void *const hw,
                                                                              hri_arm_bpu_bp_pid2_reg_t mask)
{
 return (((ArmBpu *)hw)->BP_PID2.reg & ((0xFu << 4) & ((mask) << 4))) >> 4;
}

static inline hri_arm_bpu_bp_pid2_reg_t hri_armbpubpu_read_BP_PID2_REVISION_bf(const void *const hw)
{
 return (((ArmBpu *)hw)->BP_PID2.reg & (0xFu << 4)) >> 4;
}

static inline hri_arm_bpu_bp_pid2_reg_t hri_armbpubpu_get_BP_PID2_reg(const void *const hw,
                                                                      hri_arm_bpu_bp_pid2_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmBpu *)hw)->BP_PID2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_bpu_bp_pid2_reg_t hri_armbpubpu_read_BP_PID2_reg(const void *const hw)
{
 return ((ArmBpu *)hw)->BP_PID2.reg;
}

static inline hri_arm_bpu_bp_pid3_reg_t hri_armbpubpu_get_BP_PID3_CUSTOMER_MOD_NUMBER_bf(const void *const hw,
                                                                                         hri_arm_bpu_bp_pid3_reg_t mask)
{
 return (((ArmBpu *)hw)->BP_PID3.reg & ((0xFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_arm_bpu_bp_pid3_reg_t hri_armbpubpu_read_BP_PID3_CUSTOMER_MOD_NUMBER_bf(const void *const hw)
{
 return (((ArmBpu *)hw)->BP_PID3.reg & (0xFu << 0))
        >> 0;
}

static inline hri_arm_bpu_bp_pid3_reg_t hri_armbpubpu_get_BP_PID3_ECO_REV_NUMBER_bf(const void *const hw,
                                                                                    hri_arm_bpu_bp_pid3_reg_t mask)
{
 return (((ArmBpu *)hw)->BP_PID3.reg & ((0xFu << 4) & ((mask) << 4))) >> 4;
}

static inline hri_arm_bpu_bp_pid3_reg_t hri_armbpubpu_read_BP_PID3_ECO_REV_NUMBER_bf(const void *const hw)
{
 return (((ArmBpu *)hw)->BP_PID3.reg & (0xFu << 4)) >> 4;
}

static inline hri_arm_bpu_bp_pid3_reg_t hri_armbpubpu_get_BP_PID3_reg(const void *const hw,
                                                                      hri_arm_bpu_bp_pid3_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmBpu *)hw)->BP_PID3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_bpu_bp_pid3_reg_t hri_armbpubpu_read_BP_PID3_reg(const void *const hw)
{
 return ((ArmBpu *)hw)->BP_PID3.reg;
}

static inline hri_arm_bpu_bp_cid0_reg_t hri_armbpubpu_get_BP_CID0_BP_CID0_bf(const void *const hw,
                                                                             hri_arm_bpu_bp_cid0_reg_t mask)
{
 return (((ArmBpu *)hw)->BP_CID0.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_bpu_bp_cid0_reg_t hri_armbpubpu_read_BP_CID0_BP_CID0_bf(const void *const hw)
{
 return (((ArmBpu *)hw)->BP_CID0.reg & (0xFFu << 0)) >> 0;
}

static inline hri_arm_bpu_bp_cid0_reg_t hri_armbpubpu_get_BP_CID0_reg(const void *const hw,
                                                                      hri_arm_bpu_bp_cid0_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmBpu *)hw)->BP_CID0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_bpu_bp_cid0_reg_t hri_armbpubpu_read_BP_CID0_reg(const void *const hw)
{
 return ((ArmBpu *)hw)->BP_CID0.reg;
}

static inline hri_arm_bpu_bp_cid1_reg_t hri_armbpubpu_get_BP_CID1_BP_CID1_bf(const void *const hw,
                                                                             hri_arm_bpu_bp_cid1_reg_t mask)
{
 return (((ArmBpu *)hw)->BP_CID1.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_bpu_bp_cid1_reg_t hri_armbpubpu_read_BP_CID1_BP_CID1_bf(const void *const hw)
{
 return (((ArmBpu *)hw)->BP_CID1.reg & (0xFFu << 0)) >> 0;
}

static inline hri_arm_bpu_bp_cid1_reg_t hri_armbpubpu_get_BP_CID1_reg(const void *const hw,
                                                                      hri_arm_bpu_bp_cid1_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmBpu *)hw)->BP_CID1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_bpu_bp_cid1_reg_t hri_armbpubpu_read_BP_CID1_reg(const void *const hw)
{
 return ((ArmBpu *)hw)->BP_CID1.reg;
}

static inline hri_arm_bpu_bp_cid2_reg_t hri_armbpubpu_get_BP_CID2_BP_CID2_bf(const void *const hw,
                                                                             hri_arm_bpu_bp_cid2_reg_t mask)
{
 return (((ArmBpu *)hw)->BP_CID2.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_bpu_bp_cid2_reg_t hri_armbpubpu_read_BP_CID2_BP_CID2_bf(const void *const hw)
{
 return (((ArmBpu *)hw)->BP_CID2.reg & (0xFFu << 0)) >> 0;
}

static inline hri_arm_bpu_bp_cid2_reg_t hri_armbpubpu_get_BP_CID2_reg(const void *const hw,
                                                                      hri_arm_bpu_bp_cid2_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmBpu *)hw)->BP_CID2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_bpu_bp_cid2_reg_t hri_armbpubpu_read_BP_CID2_reg(const void *const hw)
{
 return ((ArmBpu *)hw)->BP_CID2.reg;
}

static inline hri_arm_bpu_bp_cid3_reg_t hri_armbpubpu_get_BP_CID3_BP_CID3_bf(const void *const hw,
                                                                             hri_arm_bpu_bp_cid3_reg_t mask)
{
 return (((ArmBpu *)hw)->BP_CID3.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_bpu_bp_cid3_reg_t hri_armbpubpu_read_BP_CID3_BP_CID3_bf(const void *const hw)
{
 return (((ArmBpu *)hw)->BP_CID3.reg & (0xFFu << 0)) >> 0;
}

static inline hri_arm_bpu_bp_cid3_reg_t hri_armbpubpu_get_BP_CID3_reg(const void *const hw,
                                                                      hri_arm_bpu_bp_cid3_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmBpu *)hw)->BP_CID3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_bpu_bp_cid3_reg_t hri_armbpubpu_read_BP_CID3_reg(const void *const hw)
{
 return ((ArmBpu *)hw)->BP_CID3.reg;
}
# 51 "../hri/hri_b11.h" 2
# 1 "../hri/hri_arm_dwt_b11.h" 1
# 45 "../hri/hri_arm_dwt_b11.h"
#define _HRI_ARM_DWT_B11_H_INCLUDED_ 
# 58 "../hri/hri_arm_dwt_b11.h"
#define ARM_DWT_CRITICAL_SECTION_ENTER() 
#define ARM_DWT_CRITICAL_SECTION_LEAVE() 


typedef uint32_t hri_arm_dwt_dwt_comp0_reg_t;
typedef uint32_t hri_arm_dwt_dwt_comp1_reg_t;
typedef uint32_t hri_arm_dwt_dwt_ctrl_reg_t;
typedef uint32_t hri_arm_dwt_dwt_function0_reg_t;
typedef uint32_t hri_arm_dwt_dwt_function1_reg_t;
typedef uint32_t hri_arm_dwt_dwt_pcsr_reg_t;
typedef uint8_t hri_arm_dwt_dwt_cid0_reg_t;
typedef uint8_t hri_arm_dwt_dwt_cid1_reg_t;
typedef uint8_t hri_arm_dwt_dwt_cid2_reg_t;
typedef uint8_t hri_arm_dwt_dwt_cid3_reg_t;
typedef uint8_t hri_arm_dwt_dwt_mask0_reg_t;
typedef uint8_t hri_arm_dwt_dwt_mask1_reg_t;
typedef uint8_t hri_arm_dwt_dwt_pid0_reg_t;
typedef uint8_t hri_arm_dwt_dwt_pid1_reg_t;
typedef uint8_t hri_arm_dwt_dwt_pid2_reg_t;
typedef uint8_t hri_arm_dwt_dwt_pid3_reg_t;
typedef uint8_t hri_arm_dwt_dwt_pid4_reg_t;

static inline void hri_armdwtdwt_set_DWT_COMP0_COMP_bf(const void *const hw, hri_arm_dwt_dwt_comp0_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_COMP0.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_dwt_dwt_comp0_reg_t hri_armdwtdwt_get_DWT_COMP0_COMP_bf(const void *const hw,
                                                                              hri_arm_dwt_dwt_comp0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_COMP0.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_armdwtdwt_write_DWT_COMP0_COMP_bf(const void *const hw, hri_arm_dwt_dwt_comp0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmDwt *)hw)->DWT_COMP0.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((ArmDwt *)hw)->DWT_COMP0.reg = tmp;
 ;
}

static inline void hri_armdwtdwt_clear_DWT_COMP0_COMP_bf(const void *const hw, hri_arm_dwt_dwt_comp0_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_COMP0.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_armdwtdwt_toggle_DWT_COMP0_COMP_bf(const void *const hw, hri_arm_dwt_dwt_comp0_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_COMP0.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_dwt_dwt_comp0_reg_t hri_armdwtdwt_read_DWT_COMP0_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_COMP0.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_armdwtdwt_set_DWT_COMP0_reg(const void *const hw, hri_arm_dwt_dwt_comp0_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_COMP0.reg |= mask;
 ;
}

static inline hri_arm_dwt_dwt_comp0_reg_t hri_armdwtdwt_get_DWT_COMP0_reg(const void *const hw,
                                                                          hri_arm_dwt_dwt_comp0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_COMP0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armdwtdwt_write_DWT_COMP0_reg(const void *const hw, hri_arm_dwt_dwt_comp0_reg_t data)
{
 ;
 ((ArmDwt *)hw)->DWT_COMP0.reg = data;
 ;
}

static inline void hri_armdwtdwt_clear_DWT_COMP0_reg(const void *const hw, hri_arm_dwt_dwt_comp0_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_COMP0.reg &= ~mask;
 ;
}

static inline void hri_armdwtdwt_toggle_DWT_COMP0_reg(const void *const hw, hri_arm_dwt_dwt_comp0_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_COMP0.reg ^= mask;
 ;
}

static inline hri_arm_dwt_dwt_comp0_reg_t hri_armdwtdwt_read_DWT_COMP0_reg(const void *const hw)
{
 return ((ArmDwt *)hw)->DWT_COMP0.reg;
}

static inline void hri_armdwtdwt_set_DWT_MASK0_MASK_VALUE_bf(const void *const hw, hri_arm_dwt_dwt_mask0_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_MASK0.reg |= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_dwt_dwt_mask0_reg_t hri_armdwtdwt_get_DWT_MASK0_MASK_VALUE_bf(const void *const hw,
                                                                                    hri_arm_dwt_dwt_mask0_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_MASK0.reg;
 tmp = (tmp & ((0x1Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_armdwtdwt_write_DWT_MASK0_MASK_VALUE_bf(const void *const hw, hri_arm_dwt_dwt_mask0_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((ArmDwt *)hw)->DWT_MASK0.reg;
 tmp &= ~(0x1Fu << 0);
 tmp |= ((0x1Fu << 0) & ((data) << 0));
 ((ArmDwt *)hw)->DWT_MASK0.reg = tmp;
 ;
}

static inline void hri_armdwtdwt_clear_DWT_MASK0_MASK_VALUE_bf(const void *const hw, hri_arm_dwt_dwt_mask0_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_MASK0.reg &= ~((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline void hri_armdwtdwt_toggle_DWT_MASK0_MASK_VALUE_bf(const void *const hw, hri_arm_dwt_dwt_mask0_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_MASK0.reg ^= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_dwt_dwt_mask0_reg_t hri_armdwtdwt_read_DWT_MASK0_MASK_VALUE_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_MASK0.reg;
 tmp = (tmp & (0x1Fu << 0)) >> 0;
 return tmp;
}

static inline void hri_armdwtdwt_set_DWT_MASK0_reg(const void *const hw, hri_arm_dwt_dwt_mask0_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_MASK0.reg |= mask;
 ;
}

static inline hri_arm_dwt_dwt_mask0_reg_t hri_armdwtdwt_get_DWT_MASK0_reg(const void *const hw,
                                                                          hri_arm_dwt_dwt_mask0_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_MASK0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armdwtdwt_write_DWT_MASK0_reg(const void *const hw, hri_arm_dwt_dwt_mask0_reg_t data)
{
 ;
 ((ArmDwt *)hw)->DWT_MASK0.reg = data;
 ;
}

static inline void hri_armdwtdwt_clear_DWT_MASK0_reg(const void *const hw, hri_arm_dwt_dwt_mask0_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_MASK0.reg &= ~mask;
 ;
}

static inline void hri_armdwtdwt_toggle_DWT_MASK0_reg(const void *const hw, hri_arm_dwt_dwt_mask0_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_MASK0.reg ^= mask;
 ;
}

static inline hri_arm_dwt_dwt_mask0_reg_t hri_armdwtdwt_read_DWT_MASK0_reg(const void *const hw)
{
 return ((ArmDwt *)hw)->DWT_MASK0.reg;
}

static inline void hri_armdwtdwt_set_DWT_COMP1_COMP_bf(const void *const hw, hri_arm_dwt_dwt_comp1_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_COMP1.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_dwt_dwt_comp1_reg_t hri_armdwtdwt_get_DWT_COMP1_COMP_bf(const void *const hw,
                                                                              hri_arm_dwt_dwt_comp1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_COMP1.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_armdwtdwt_write_DWT_COMP1_COMP_bf(const void *const hw, hri_arm_dwt_dwt_comp1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmDwt *)hw)->DWT_COMP1.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((ArmDwt *)hw)->DWT_COMP1.reg = tmp;
 ;
}

static inline void hri_armdwtdwt_clear_DWT_COMP1_COMP_bf(const void *const hw, hri_arm_dwt_dwt_comp1_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_COMP1.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_armdwtdwt_toggle_DWT_COMP1_COMP_bf(const void *const hw, hri_arm_dwt_dwt_comp1_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_COMP1.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_dwt_dwt_comp1_reg_t hri_armdwtdwt_read_DWT_COMP1_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_COMP1.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_armdwtdwt_set_DWT_COMP1_reg(const void *const hw, hri_arm_dwt_dwt_comp1_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_COMP1.reg |= mask;
 ;
}

static inline hri_arm_dwt_dwt_comp1_reg_t hri_armdwtdwt_get_DWT_COMP1_reg(const void *const hw,
                                                                          hri_arm_dwt_dwt_comp1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_COMP1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armdwtdwt_write_DWT_COMP1_reg(const void *const hw, hri_arm_dwt_dwt_comp1_reg_t data)
{
 ;
 ((ArmDwt *)hw)->DWT_COMP1.reg = data;
 ;
}

static inline void hri_armdwtdwt_clear_DWT_COMP1_reg(const void *const hw, hri_arm_dwt_dwt_comp1_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_COMP1.reg &= ~mask;
 ;
}

static inline void hri_armdwtdwt_toggle_DWT_COMP1_reg(const void *const hw, hri_arm_dwt_dwt_comp1_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_COMP1.reg ^= mask;
 ;
}

static inline hri_arm_dwt_dwt_comp1_reg_t hri_armdwtdwt_read_DWT_COMP1_reg(const void *const hw)
{
 return ((ArmDwt *)hw)->DWT_COMP1.reg;
}

static inline void hri_armdwtdwt_set_DWT_MASK1_MASK_VALUE_bf(const void *const hw, hri_arm_dwt_dwt_mask1_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_MASK1.reg |= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_dwt_dwt_mask1_reg_t hri_armdwtdwt_get_DWT_MASK1_MASK_VALUE_bf(const void *const hw,
                                                                                    hri_arm_dwt_dwt_mask1_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_MASK1.reg;
 tmp = (tmp & ((0x1Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_armdwtdwt_write_DWT_MASK1_MASK_VALUE_bf(const void *const hw, hri_arm_dwt_dwt_mask1_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((ArmDwt *)hw)->DWT_MASK1.reg;
 tmp &= ~(0x1Fu << 0);
 tmp |= ((0x1Fu << 0) & ((data) << 0));
 ((ArmDwt *)hw)->DWT_MASK1.reg = tmp;
 ;
}

static inline void hri_armdwtdwt_clear_DWT_MASK1_MASK_VALUE_bf(const void *const hw, hri_arm_dwt_dwt_mask1_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_MASK1.reg &= ~((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline void hri_armdwtdwt_toggle_DWT_MASK1_MASK_VALUE_bf(const void *const hw, hri_arm_dwt_dwt_mask1_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_MASK1.reg ^= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_dwt_dwt_mask1_reg_t hri_armdwtdwt_read_DWT_MASK1_MASK_VALUE_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_MASK1.reg;
 tmp = (tmp & (0x1Fu << 0)) >> 0;
 return tmp;
}

static inline void hri_armdwtdwt_set_DWT_MASK1_reg(const void *const hw, hri_arm_dwt_dwt_mask1_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_MASK1.reg |= mask;
 ;
}

static inline hri_arm_dwt_dwt_mask1_reg_t hri_armdwtdwt_get_DWT_MASK1_reg(const void *const hw,
                                                                          hri_arm_dwt_dwt_mask1_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_MASK1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armdwtdwt_write_DWT_MASK1_reg(const void *const hw, hri_arm_dwt_dwt_mask1_reg_t data)
{
 ;
 ((ArmDwt *)hw)->DWT_MASK1.reg = data;
 ;
}

static inline void hri_armdwtdwt_clear_DWT_MASK1_reg(const void *const hw, hri_arm_dwt_dwt_mask1_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_MASK1.reg &= ~mask;
 ;
}

static inline void hri_armdwtdwt_toggle_DWT_MASK1_reg(const void *const hw, hri_arm_dwt_dwt_mask1_reg_t mask)
{
 ;
 ((ArmDwt *)hw)->DWT_MASK1.reg ^= mask;
 ;
}

static inline hri_arm_dwt_dwt_mask1_reg_t hri_armdwtdwt_read_DWT_MASK1_reg(const void *const hw)
{
 return ((ArmDwt *)hw)->DWT_MASK1.reg;
}

static inline hri_arm_dwt_dwt_ctrl_reg_t hri_armdwtdwt_get_DWT_CTRL_NUMCOMP_bf(const void *const hw,
                                                                               hri_arm_dwt_dwt_ctrl_reg_t mask)
{
 return (((ArmDwt *)hw)->DWT_CTRL.reg & ((0xFu << 28) & ((mask) << 28))) >> 28;
}

static inline hri_arm_dwt_dwt_ctrl_reg_t hri_armdwtdwt_read_DWT_CTRL_NUMCOMP_bf(const void *const hw)
{
 return (((ArmDwt *)hw)->DWT_CTRL.reg & (0xFu << 28)) >> 28;
}

static inline hri_arm_dwt_dwt_ctrl_reg_t hri_armdwtdwt_get_DWT_CTRL_reg(const void *const hw,
                                                                        hri_arm_dwt_dwt_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_dwt_dwt_ctrl_reg_t hri_armdwtdwt_read_DWT_CTRL_reg(const void *const hw)
{
 return ((ArmDwt *)hw)->DWT_CTRL.reg;
}

static inline hri_arm_dwt_dwt_pcsr_reg_t hri_armdwtdwt_get_DWT_PCSR_EIASAMPLE_bf(const void *const hw,
                                                                                 hri_arm_dwt_dwt_pcsr_reg_t mask)
{
 return (((ArmDwt *)hw)->DWT_PCSR.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_dwt_dwt_pcsr_reg_t hri_armdwtdwt_read_DWT_PCSR_EIASAMPLE_bf(const void *const hw)
{
 return (((ArmDwt *)hw)->DWT_PCSR.reg & (0xFFFFFFFFu << 0)) >> 0;
}

static inline hri_arm_dwt_dwt_pcsr_reg_t hri_armdwtdwt_get_DWT_PCSR_reg(const void *const hw,
                                                                        hri_arm_dwt_dwt_pcsr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_PCSR.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_dwt_dwt_pcsr_reg_t hri_armdwtdwt_read_DWT_PCSR_reg(const void *const hw)
{
 return ((ArmDwt *)hw)->DWT_PCSR.reg;
}

static inline 
# 494 "../hri/hri_arm_dwt_b11.h" 3 4
             _Bool 
# 494 "../hri/hri_arm_dwt_b11.h"
                  hri_armdwtdwt_get_DWT_FUNCTION0_MATCHED_bit(const void *const hw)
{
 return (((ArmDwt *)hw)->DWT_FUNCTION0.reg & (0x1u << 24)) >> 24;
}

static inline hri_arm_dwt_dwt_function0_reg_t
hri_armdwtdwt_get_DWT_FUNCTION0_FUNCTION_bf(const void *const hw, hri_arm_dwt_dwt_function0_reg_t mask)
{
 return (((ArmDwt *)hw)->DWT_FUNCTION0.reg & ((0xFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_arm_dwt_dwt_function0_reg_t hri_armdwtdwt_read_DWT_FUNCTION0_FUNCTION_bf(const void *const hw)
{
 return (((ArmDwt *)hw)->DWT_FUNCTION0.reg & (0xFu << 0))
        >> 0;
}

static inline hri_arm_dwt_dwt_function0_reg_t hri_armdwtdwt_get_DWT_FUNCTION0_reg(const void *const hw,
                                                                                  hri_arm_dwt_dwt_function0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_FUNCTION0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_dwt_dwt_function0_reg_t hri_armdwtdwt_read_DWT_FUNCTION0_reg(const void *const hw)
{
 return ((ArmDwt *)hw)->DWT_FUNCTION0.reg;
}

static inline 
# 526 "../hri/hri_arm_dwt_b11.h" 3 4
             _Bool 
# 526 "../hri/hri_arm_dwt_b11.h"
                  hri_armdwtdwt_get_DWT_FUNCTION1_MATCHED_bit(const void *const hw)
{
 return (((ArmDwt *)hw)->DWT_FUNCTION1.reg & (0x1u << 24)) >> 24;
}

static inline hri_arm_dwt_dwt_function1_reg_t
hri_armdwtdwt_get_DWT_FUNCTION1_FUNCTION_bf(const void *const hw, hri_arm_dwt_dwt_function1_reg_t mask)
{
 return (((ArmDwt *)hw)->DWT_FUNCTION1.reg & ((0xFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_arm_dwt_dwt_function1_reg_t hri_armdwtdwt_read_DWT_FUNCTION1_FUNCTION_bf(const void *const hw)
{
 return (((ArmDwt *)hw)->DWT_FUNCTION1.reg & (0xFu << 0))
        >> 0;
}

static inline hri_arm_dwt_dwt_function1_reg_t hri_armdwtdwt_get_DWT_FUNCTION1_reg(const void *const hw,
                                                                                  hri_arm_dwt_dwt_function1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_FUNCTION1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_dwt_dwt_function1_reg_t hri_armdwtdwt_read_DWT_FUNCTION1_reg(const void *const hw)
{
 return ((ArmDwt *)hw)->DWT_FUNCTION1.reg;
}

static inline hri_arm_dwt_dwt_pid4_reg_t hri_armdwtdwt_get_DWT_PID4_JEP106_C_CODE_bf(const void *const hw,
                                                                                     hri_arm_dwt_dwt_pid4_reg_t mask)
{
 return (((ArmDwt *)hw)->DWT_PID4.reg & ((0xFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_dwt_dwt_pid4_reg_t hri_armdwtdwt_read_DWT_PID4_JEP106_C_CODE_bf(const void *const hw)
{
 return (((ArmDwt *)hw)->DWT_PID4.reg & (0xFu << 0)) >> 0;
}

static inline hri_arm_dwt_dwt_pid4_reg_t hri_armdwtdwt_get_DWT_PID4_BLOCK_COUNT_bf(const void *const hw,
                                                                                   hri_arm_dwt_dwt_pid4_reg_t mask)
{
 return (((ArmDwt *)hw)->DWT_PID4.reg & ((0xFu << 4) & ((mask) << 4))) >> 4;
}

static inline hri_arm_dwt_dwt_pid4_reg_t hri_armdwtdwt_read_DWT_PID4_BLOCK_COUNT_bf(const void *const hw)
{
 return (((ArmDwt *)hw)->DWT_PID4.reg & (0xFu << 4)) >> 4;
}

static inline hri_arm_dwt_dwt_pid4_reg_t hri_armdwtdwt_get_DWT_PID4_reg(const void *const hw,
                                                                        hri_arm_dwt_dwt_pid4_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_PID4.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_dwt_dwt_pid4_reg_t hri_armdwtdwt_read_DWT_PID4_reg(const void *const hw)
{
 return ((ArmDwt *)hw)->DWT_PID4.reg;
}

static inline hri_arm_dwt_dwt_pid0_reg_t hri_armdwtdwt_get_DWT_PID0_PART_NUMBER_bf(const void *const hw,
                                                                                   hri_arm_dwt_dwt_pid0_reg_t mask)
{
 return (((ArmDwt *)hw)->DWT_PID0.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_dwt_dwt_pid0_reg_t hri_armdwtdwt_read_DWT_PID0_PART_NUMBER_bf(const void *const hw)
{
 return (((ArmDwt *)hw)->DWT_PID0.reg & (0xFFu << 0)) >> 0;
}

static inline hri_arm_dwt_dwt_pid0_reg_t hri_armdwtdwt_get_DWT_PID0_reg(const void *const hw,
                                                                        hri_arm_dwt_dwt_pid0_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_PID0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_dwt_dwt_pid0_reg_t hri_armdwtdwt_read_DWT_PID0_reg(const void *const hw)
{
 return ((ArmDwt *)hw)->DWT_PID0.reg;
}

static inline hri_arm_dwt_dwt_pid1_reg_t hri_armdwtdwt_get_DWT_PID1_PART_NUMBER_bf(const void *const hw,
                                                                                   hri_arm_dwt_dwt_pid1_reg_t mask)
{
 return (((ArmDwt *)hw)->DWT_PID1.reg & ((0xFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_dwt_dwt_pid1_reg_t hri_armdwtdwt_read_DWT_PID1_PART_NUMBER_bf(const void *const hw)
{
 return (((ArmDwt *)hw)->DWT_PID1.reg & (0xFu << 0)) >> 0;
}

static inline hri_arm_dwt_dwt_pid1_reg_t hri_armdwtdwt_get_DWT_PID1_JEP106_ID_3_0_bf(const void *const hw,
                                                                                     hri_arm_dwt_dwt_pid1_reg_t mask)
{
 return (((ArmDwt *)hw)->DWT_PID1.reg & ((0xFu << 4) & ((mask) << 4))) >> 4;
}

static inline hri_arm_dwt_dwt_pid1_reg_t hri_armdwtdwt_read_DWT_PID1_JEP106_ID_3_0_bf(const void *const hw)
{
 return (((ArmDwt *)hw)->DWT_PID1.reg & (0xFu << 4)) >> 4;
}

static inline hri_arm_dwt_dwt_pid1_reg_t hri_armdwtdwt_get_DWT_PID1_reg(const void *const hw,
                                                                        hri_arm_dwt_dwt_pid1_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_PID1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_dwt_dwt_pid1_reg_t hri_armdwtdwt_read_DWT_PID1_reg(const void *const hw)
{
 return ((ArmDwt *)hw)->DWT_PID1.reg;
}

static inline 
# 655 "../hri/hri_arm_dwt_b11.h" 3 4
             _Bool 
# 655 "../hri/hri_arm_dwt_b11.h"
                  hri_armdwtdwt_get_DWT_PID2_JEDEC_USED_bit(const void *const hw)
{
 return (((ArmDwt *)hw)->DWT_PID2.reg & (0x1u << 3)) >> 3;
}

static inline hri_arm_dwt_dwt_pid2_reg_t hri_armdwtdwt_get_DWT_PID2_JEP106_ID_6_4_bf(const void *const hw,
                                                                                     hri_arm_dwt_dwt_pid2_reg_t mask)
{
 return (((ArmDwt *)hw)->DWT_PID2.reg & ((0x7u << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_dwt_dwt_pid2_reg_t hri_armdwtdwt_read_DWT_PID2_JEP106_ID_6_4_bf(const void *const hw)
{
 return (((ArmDwt *)hw)->DWT_PID2.reg & (0x7u << 0)) >> 0;
}

static inline hri_arm_dwt_dwt_pid2_reg_t hri_armdwtdwt_get_DWT_PID2_REVISION_bf(const void *const hw,
                                                                                hri_arm_dwt_dwt_pid2_reg_t mask)
{
 return (((ArmDwt *)hw)->DWT_PID2.reg & ((0xFu << 4) & ((mask) << 4))) >> 4;
}

static inline hri_arm_dwt_dwt_pid2_reg_t hri_armdwtdwt_read_DWT_PID2_REVISION_bf(const void *const hw)
{
 return (((ArmDwt *)hw)->DWT_PID2.reg & (0xFu << 4)) >> 4;
}

static inline hri_arm_dwt_dwt_pid2_reg_t hri_armdwtdwt_get_DWT_PID2_reg(const void *const hw,
                                                                        hri_arm_dwt_dwt_pid2_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_PID2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_dwt_dwt_pid2_reg_t hri_armdwtdwt_read_DWT_PID2_reg(const void *const hw)
{
 return ((ArmDwt *)hw)->DWT_PID2.reg;
}

static inline hri_arm_dwt_dwt_pid3_reg_t
hri_armdwtdwt_get_DWT_PID3_CUSTOMER_MOD_NUMBER_bf(const void *const hw, hri_arm_dwt_dwt_pid3_reg_t mask)
{
 return (((ArmDwt *)hw)->DWT_PID3.reg & ((0xFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_arm_dwt_dwt_pid3_reg_t hri_armdwtdwt_read_DWT_PID3_CUSTOMER_MOD_NUMBER_bf(const void *const hw)
{
 return (((ArmDwt *)hw)->DWT_PID3.reg & (0xFu << 0))
        >> 0;
}

static inline hri_arm_dwt_dwt_pid3_reg_t hri_armdwtdwt_get_DWT_PID3_ECO_REV_NUMBER_bf(const void *const hw,
                                                                                      hri_arm_dwt_dwt_pid3_reg_t mask)
{
 return (((ArmDwt *)hw)->DWT_PID3.reg & ((0xFu << 4) & ((mask) << 4)))
        >> 4;
}

static inline hri_arm_dwt_dwt_pid3_reg_t hri_armdwtdwt_read_DWT_PID3_ECO_REV_NUMBER_bf(const void *const hw)
{
 return (((ArmDwt *)hw)->DWT_PID3.reg & (0xFu << 4)) >> 4;
}

static inline hri_arm_dwt_dwt_pid3_reg_t hri_armdwtdwt_get_DWT_PID3_reg(const void *const hw,
                                                                        hri_arm_dwt_dwt_pid3_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_PID3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_dwt_dwt_pid3_reg_t hri_armdwtdwt_read_DWT_PID3_reg(const void *const hw)
{
 return ((ArmDwt *)hw)->DWT_PID3.reg;
}

static inline hri_arm_dwt_dwt_cid0_reg_t hri_armdwtdwt_get_DWT_CID0_DWT_CID0_bf(const void *const hw,
                                                                                hri_arm_dwt_dwt_cid0_reg_t mask)
{
 return (((ArmDwt *)hw)->DWT_CID0.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_dwt_dwt_cid0_reg_t hri_armdwtdwt_read_DWT_CID0_DWT_CID0_bf(const void *const hw)
{
 return (((ArmDwt *)hw)->DWT_CID0.reg & (0xFFu << 0)) >> 0;
}

static inline hri_arm_dwt_dwt_cid0_reg_t hri_armdwtdwt_get_DWT_CID0_reg(const void *const hw,
                                                                        hri_arm_dwt_dwt_cid0_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_CID0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_dwt_dwt_cid0_reg_t hri_armdwtdwt_read_DWT_CID0_reg(const void *const hw)
{
 return ((ArmDwt *)hw)->DWT_CID0.reg;
}

static inline hri_arm_dwt_dwt_cid1_reg_t hri_armdwtdwt_get_DWT_CID1_DWT_CID1_bf(const void *const hw,
                                                                                hri_arm_dwt_dwt_cid1_reg_t mask)
{
 return (((ArmDwt *)hw)->DWT_CID1.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_dwt_dwt_cid1_reg_t hri_armdwtdwt_read_DWT_CID1_DWT_CID1_bf(const void *const hw)
{
 return (((ArmDwt *)hw)->DWT_CID1.reg & (0xFFu << 0)) >> 0;
}

static inline hri_arm_dwt_dwt_cid1_reg_t hri_armdwtdwt_get_DWT_CID1_reg(const void *const hw,
                                                                        hri_arm_dwt_dwt_cid1_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_CID1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_dwt_dwt_cid1_reg_t hri_armdwtdwt_read_DWT_CID1_reg(const void *const hw)
{
 return ((ArmDwt *)hw)->DWT_CID1.reg;
}

static inline hri_arm_dwt_dwt_cid2_reg_t hri_armdwtdwt_get_DWT_CID2_DWT_CID2_bf(const void *const hw,
                                                                                hri_arm_dwt_dwt_cid2_reg_t mask)
{
 return (((ArmDwt *)hw)->DWT_CID2.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_dwt_dwt_cid2_reg_t hri_armdwtdwt_read_DWT_CID2_DWT_CID2_bf(const void *const hw)
{
 return (((ArmDwt *)hw)->DWT_CID2.reg & (0xFFu << 0)) >> 0;
}

static inline hri_arm_dwt_dwt_cid2_reg_t hri_armdwtdwt_get_DWT_CID2_reg(const void *const hw,
                                                                        hri_arm_dwt_dwt_cid2_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_CID2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_dwt_dwt_cid2_reg_t hri_armdwtdwt_read_DWT_CID2_reg(const void *const hw)
{
 return ((ArmDwt *)hw)->DWT_CID2.reg;
}

static inline hri_arm_dwt_dwt_cid3_reg_t hri_armdwtdwt_get_DWT_CID3_DWT_CID3_bf(const void *const hw,
                                                                                hri_arm_dwt_dwt_cid3_reg_t mask)
{
 return (((ArmDwt *)hw)->DWT_CID3.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_dwt_dwt_cid3_reg_t hri_armdwtdwt_read_DWT_CID3_DWT_CID3_bf(const void *const hw)
{
 return (((ArmDwt *)hw)->DWT_CID3.reg & (0xFFu << 0)) >> 0;
}

static inline hri_arm_dwt_dwt_cid3_reg_t hri_armdwtdwt_get_DWT_CID3_reg(const void *const hw,
                                                                        hri_arm_dwt_dwt_cid3_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmDwt *)hw)->DWT_CID3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_dwt_dwt_cid3_reg_t hri_armdwtdwt_read_DWT_CID3_reg(const void *const hw)
{
 return ((ArmDwt *)hw)->DWT_CID3.reg;
}
# 52 "../hri/hri_b11.h" 2
# 1 "../hri/hri_arm_rom_b11.h" 1
# 45 "../hri/hri_arm_rom_b11.h"
#define _HRI_ARM_ROM_B11_H_INCLUDED_ 
# 58 "../hri/hri_arm_rom_b11.h"
#define ARM_ROM_CRITICAL_SECTION_ENTER() 
#define ARM_ROM_CRITICAL_SECTION_LEAVE() 


typedef uint32_t hri_arm_rom_rom_bpu_reg_t;
typedef uint32_t hri_arm_rom_rom_dwt_reg_t;
typedef uint32_t hri_arm_rom_rom_eot_reg_t;
typedef uint32_t hri_arm_rom_rom_scs_reg_t;
typedef uint8_t hri_arm_rom_rom_cid0_reg_t;
typedef uint8_t hri_arm_rom_rom_cid1_reg_t;
typedef uint8_t hri_arm_rom_rom_cid2_reg_t;
typedef uint8_t hri_arm_rom_rom_cid3_reg_t;
typedef uint8_t hri_arm_rom_rom_csmt_reg_t;
typedef uint8_t hri_arm_rom_rom_pid0_reg_t;
typedef uint8_t hri_arm_rom_rom_pid1_reg_t;
typedef uint8_t hri_arm_rom_rom_pid2_reg_t;
typedef uint8_t hri_arm_rom_rom_pid3_reg_t;
typedef uint8_t hri_arm_rom_rom_pid4_reg_t;

static inline hri_arm_rom_rom_scs_reg_t hri_armromrom_get_ROM_SCS_ROM_SCS_bf(const void *const hw,
                                                                             hri_arm_rom_rom_scs_reg_t mask)
{
 return (((ArmRom *)hw)->ROM_SCS.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_rom_rom_scs_reg_t hri_armromrom_read_ROM_SCS_ROM_SCS_bf(const void *const hw)
{
 return (((ArmRom *)hw)->ROM_SCS.reg & (0xFFFFFFFFu << 0)) >> 0;
}

static inline hri_arm_rom_rom_scs_reg_t hri_armromrom_get_ROM_SCS_reg(const void *const hw,
                                                                      hri_arm_rom_rom_scs_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmRom *)hw)->ROM_SCS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_rom_rom_scs_reg_t hri_armromrom_read_ROM_SCS_reg(const void *const hw)
{
 return ((ArmRom *)hw)->ROM_SCS.reg;
}

static inline hri_arm_rom_rom_dwt_reg_t hri_armromrom_get_ROM_DWT_ROM_DWT_bf(const void *const hw,
                                                                             hri_arm_rom_rom_dwt_reg_t mask)
{
 return (((ArmRom *)hw)->ROM_DWT.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_rom_rom_dwt_reg_t hri_armromrom_read_ROM_DWT_ROM_DWT_bf(const void *const hw)
{
 return (((ArmRom *)hw)->ROM_DWT.reg & (0xFFFFFFFFu << 0)) >> 0;
}

static inline hri_arm_rom_rom_dwt_reg_t hri_armromrom_get_ROM_DWT_reg(const void *const hw,
                                                                      hri_arm_rom_rom_dwt_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmRom *)hw)->ROM_DWT.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_rom_rom_dwt_reg_t hri_armromrom_read_ROM_DWT_reg(const void *const hw)
{
 return ((ArmRom *)hw)->ROM_DWT.reg;
}

static inline hri_arm_rom_rom_bpu_reg_t hri_armromrom_get_ROM_BPU_ROM_BPU_bf(const void *const hw,
                                                                             hri_arm_rom_rom_bpu_reg_t mask)
{
 return (((ArmRom *)hw)->ROM_BPU.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_rom_rom_bpu_reg_t hri_armromrom_read_ROM_BPU_ROM_BPU_bf(const void *const hw)
{
 return (((ArmRom *)hw)->ROM_BPU.reg & (0xFFFFFFFFu << 0)) >> 0;
}

static inline hri_arm_rom_rom_bpu_reg_t hri_armromrom_get_ROM_BPU_reg(const void *const hw,
                                                                      hri_arm_rom_rom_bpu_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmRom *)hw)->ROM_BPU.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_rom_rom_bpu_reg_t hri_armromrom_read_ROM_BPU_reg(const void *const hw)
{
 return ((ArmRom *)hw)->ROM_BPU.reg;
}

static inline hri_arm_rom_rom_eot_reg_t hri_armromrom_get_ROM_EOT_ROM_EOT_bf(const void *const hw,
                                                                             hri_arm_rom_rom_eot_reg_t mask)
{
 return (((ArmRom *)hw)->ROM_EOT.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_rom_rom_eot_reg_t hri_armromrom_read_ROM_EOT_ROM_EOT_bf(const void *const hw)
{
 return (((ArmRom *)hw)->ROM_EOT.reg & (0xFFFFFFFFu << 0)) >> 0;
}

static inline hri_arm_rom_rom_eot_reg_t hri_armromrom_get_ROM_EOT_reg(const void *const hw,
                                                                      hri_arm_rom_rom_eot_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmRom *)hw)->ROM_EOT.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_rom_rom_eot_reg_t hri_armromrom_read_ROM_EOT_reg(const void *const hw)
{
 return ((ArmRom *)hw)->ROM_EOT.reg;
}

static inline 
# 177 "../hri/hri_arm_rom_b11.h" 3 4
             _Bool 
# 177 "../hri/hri_arm_rom_b11.h"
                  hri_armromrom_get_ROM_CSMT_ROM_CSMT_bit(const void *const hw)
{
 return (((ArmRom *)hw)->ROM_CSMT.reg & (0x1u << 0)) >> 0;
}

static inline hri_arm_rom_rom_csmt_reg_t hri_armromrom_get_ROM_CSMT_reg(const void *const hw,
                                                                        hri_arm_rom_rom_csmt_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmRom *)hw)->ROM_CSMT.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_rom_rom_csmt_reg_t hri_armromrom_read_ROM_CSMT_reg(const void *const hw)
{
 return ((ArmRom *)hw)->ROM_CSMT.reg;
}

static inline hri_arm_rom_rom_pid4_reg_t hri_armromrom_get_ROM_PID4_JEP106_C_CODE_bf(const void *const hw,
                                                                                     hri_arm_rom_rom_pid4_reg_t mask)
{
 return (((ArmRom *)hw)->ROM_PID4.reg & ((0xFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_rom_rom_pid4_reg_t hri_armromrom_read_ROM_PID4_JEP106_C_CODE_bf(const void *const hw)
{
 return (((ArmRom *)hw)->ROM_PID4.reg & (0xFu << 0)) >> 0;
}

static inline hri_arm_rom_rom_pid4_reg_t hri_armromrom_get_ROM_PID4_BLOCK_COUNT_bf(const void *const hw,
                                                                                   hri_arm_rom_rom_pid4_reg_t mask)
{
 return (((ArmRom *)hw)->ROM_PID4.reg & ((0xFu << 4) & ((mask) << 4))) >> 4;
}

static inline hri_arm_rom_rom_pid4_reg_t hri_armromrom_read_ROM_PID4_BLOCK_COUNT_bf(const void *const hw)
{
 return (((ArmRom *)hw)->ROM_PID4.reg & (0xFu << 4)) >> 4;
}

static inline hri_arm_rom_rom_pid4_reg_t hri_armromrom_get_ROM_PID4_reg(const void *const hw,
                                                                        hri_arm_rom_rom_pid4_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmRom *)hw)->ROM_PID4.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_rom_rom_pid4_reg_t hri_armromrom_read_ROM_PID4_reg(const void *const hw)
{
 return ((ArmRom *)hw)->ROM_PID4.reg;
}

static inline hri_arm_rom_rom_pid0_reg_t hri_armromrom_get_ROM_PID0_PART_NUMBER_bf(const void *const hw,
                                                                                   hri_arm_rom_rom_pid0_reg_t mask)
{
 return (((ArmRom *)hw)->ROM_PID0.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_rom_rom_pid0_reg_t hri_armromrom_read_ROM_PID0_PART_NUMBER_bf(const void *const hw)
{
 return (((ArmRom *)hw)->ROM_PID0.reg & (0xFFu << 0)) >> 0;
}

static inline hri_arm_rom_rom_pid0_reg_t hri_armromrom_get_ROM_PID0_reg(const void *const hw,
                                                                        hri_arm_rom_rom_pid0_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmRom *)hw)->ROM_PID0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_rom_rom_pid0_reg_t hri_armromrom_read_ROM_PID0_reg(const void *const hw)
{
 return ((ArmRom *)hw)->ROM_PID0.reg;
}

static inline hri_arm_rom_rom_pid1_reg_t hri_armromrom_get_ROM_PID1_PART_NUMBER_bf(const void *const hw,
                                                                                   hri_arm_rom_rom_pid1_reg_t mask)
{
 return (((ArmRom *)hw)->ROM_PID1.reg & ((0xFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_rom_rom_pid1_reg_t hri_armromrom_read_ROM_PID1_PART_NUMBER_bf(const void *const hw)
{
 return (((ArmRom *)hw)->ROM_PID1.reg & (0xFu << 0)) >> 0;
}

static inline hri_arm_rom_rom_pid1_reg_t hri_armromrom_get_ROM_PID1_JEP106_ID_3_0_bf(const void *const hw,
                                                                                     hri_arm_rom_rom_pid1_reg_t mask)
{
 return (((ArmRom *)hw)->ROM_PID1.reg & ((0xFu << 4) & ((mask) << 4))) >> 4;
}

static inline hri_arm_rom_rom_pid1_reg_t hri_armromrom_read_ROM_PID1_JEP106_ID_3_0_bf(const void *const hw)
{
 return (((ArmRom *)hw)->ROM_PID1.reg & (0xFu << 4)) >> 4;
}

static inline hri_arm_rom_rom_pid1_reg_t hri_armromrom_get_ROM_PID1_reg(const void *const hw,
                                                                        hri_arm_rom_rom_pid1_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmRom *)hw)->ROM_PID1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_rom_rom_pid1_reg_t hri_armromrom_read_ROM_PID1_reg(const void *const hw)
{
 return ((ArmRom *)hw)->ROM_PID1.reg;
}

static inline 
# 293 "../hri/hri_arm_rom_b11.h" 3 4
             _Bool 
# 293 "../hri/hri_arm_rom_b11.h"
                  hri_armromrom_get_ROM_PID2_JEDEC_USED_bit(const void *const hw)
{
 return (((ArmRom *)hw)->ROM_PID2.reg & (0x1u << 3)) >> 3;
}

static inline hri_arm_rom_rom_pid2_reg_t hri_armromrom_get_ROM_PID2_JEP106_ID_6_4_bf(const void *const hw,
                                                                                     hri_arm_rom_rom_pid2_reg_t mask)
{
 return (((ArmRom *)hw)->ROM_PID2.reg & ((0x7u << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_rom_rom_pid2_reg_t hri_armromrom_read_ROM_PID2_JEP106_ID_6_4_bf(const void *const hw)
{
 return (((ArmRom *)hw)->ROM_PID2.reg & (0x7u << 0)) >> 0;
}

static inline hri_arm_rom_rom_pid2_reg_t hri_armromrom_get_ROM_PID2_REVISION_bf(const void *const hw,
                                                                                hri_arm_rom_rom_pid2_reg_t mask)
{
 return (((ArmRom *)hw)->ROM_PID2.reg & ((0xFu << 4) & ((mask) << 4))) >> 4;
}

static inline hri_arm_rom_rom_pid2_reg_t hri_armromrom_read_ROM_PID2_REVISION_bf(const void *const hw)
{
 return (((ArmRom *)hw)->ROM_PID2.reg & (0xFu << 4)) >> 4;
}

static inline hri_arm_rom_rom_pid2_reg_t hri_armromrom_get_ROM_PID2_reg(const void *const hw,
                                                                        hri_arm_rom_rom_pid2_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmRom *)hw)->ROM_PID2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_rom_rom_pid2_reg_t hri_armromrom_read_ROM_PID2_reg(const void *const hw)
{
 return ((ArmRom *)hw)->ROM_PID2.reg;
}

static inline hri_arm_rom_rom_pid3_reg_t
hri_armromrom_get_ROM_PID3_CUSTOMER_MOD_NUMBER_bf(const void *const hw, hri_arm_rom_rom_pid3_reg_t mask)
{
 return (((ArmRom *)hw)->ROM_PID3.reg & ((0xFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_arm_rom_rom_pid3_reg_t hri_armromrom_read_ROM_PID3_CUSTOMER_MOD_NUMBER_bf(const void *const hw)
{
 return (((ArmRom *)hw)->ROM_PID3.reg & (0xFu << 0))
        >> 0;
}

static inline hri_arm_rom_rom_pid3_reg_t hri_armromrom_get_ROM_PID3_ECO_REV_NUMBER_bf(const void *const hw,
                                                                                      hri_arm_rom_rom_pid3_reg_t mask)
{
 return (((ArmRom *)hw)->ROM_PID3.reg & ((0xFu << 4) & ((mask) << 4)))
        >> 4;
}

static inline hri_arm_rom_rom_pid3_reg_t hri_armromrom_read_ROM_PID3_ECO_REV_NUMBER_bf(const void *const hw)
{
 return (((ArmRom *)hw)->ROM_PID3.reg & (0xFu << 4)) >> 4;
}

static inline hri_arm_rom_rom_pid3_reg_t hri_armromrom_get_ROM_PID3_reg(const void *const hw,
                                                                        hri_arm_rom_rom_pid3_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmRom *)hw)->ROM_PID3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_rom_rom_pid3_reg_t hri_armromrom_read_ROM_PID3_reg(const void *const hw)
{
 return ((ArmRom *)hw)->ROM_PID3.reg;
}

static inline hri_arm_rom_rom_cid0_reg_t hri_armromrom_get_ROM_CID0_ROM_CID0_bf(const void *const hw,
                                                                                hri_arm_rom_rom_cid0_reg_t mask)
{
 return (((ArmRom *)hw)->ROM_CID0.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_rom_rom_cid0_reg_t hri_armromrom_read_ROM_CID0_ROM_CID0_bf(const void *const hw)
{
 return (((ArmRom *)hw)->ROM_CID0.reg & (0xFFu << 0)) >> 0;
}

static inline hri_arm_rom_rom_cid0_reg_t hri_armromrom_get_ROM_CID0_reg(const void *const hw,
                                                                        hri_arm_rom_rom_cid0_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmRom *)hw)->ROM_CID0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_rom_rom_cid0_reg_t hri_armromrom_read_ROM_CID0_reg(const void *const hw)
{
 return ((ArmRom *)hw)->ROM_CID0.reg;
}

static inline hri_arm_rom_rom_cid1_reg_t hri_armromrom_get_ROM_CID1_ROM_CID1_bf(const void *const hw,
                                                                                hri_arm_rom_rom_cid1_reg_t mask)
{
 return (((ArmRom *)hw)->ROM_CID1.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_rom_rom_cid1_reg_t hri_armromrom_read_ROM_CID1_ROM_CID1_bf(const void *const hw)
{
 return (((ArmRom *)hw)->ROM_CID1.reg & (0xFFu << 0)) >> 0;
}

static inline hri_arm_rom_rom_cid1_reg_t hri_armromrom_get_ROM_CID1_reg(const void *const hw,
                                                                        hri_arm_rom_rom_cid1_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmRom *)hw)->ROM_CID1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_rom_rom_cid1_reg_t hri_armromrom_read_ROM_CID1_reg(const void *const hw)
{
 return ((ArmRom *)hw)->ROM_CID1.reg;
}

static inline hri_arm_rom_rom_cid2_reg_t hri_armromrom_get_ROM_CID2_ROM_CID2_bf(const void *const hw,
                                                                                hri_arm_rom_rom_cid2_reg_t mask)
{
 return (((ArmRom *)hw)->ROM_CID2.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_rom_rom_cid2_reg_t hri_armromrom_read_ROM_CID2_ROM_CID2_bf(const void *const hw)
{
 return (((ArmRom *)hw)->ROM_CID2.reg & (0xFFu << 0)) >> 0;
}

static inline hri_arm_rom_rom_cid2_reg_t hri_armromrom_get_ROM_CID2_reg(const void *const hw,
                                                                        hri_arm_rom_rom_cid2_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmRom *)hw)->ROM_CID2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_rom_rom_cid2_reg_t hri_armromrom_read_ROM_CID2_reg(const void *const hw)
{
 return ((ArmRom *)hw)->ROM_CID2.reg;
}

static inline hri_arm_rom_rom_cid3_reg_t hri_armromrom_get_ROM_CID3_ROM_CID3_bf(const void *const hw,
                                                                                hri_arm_rom_rom_cid3_reg_t mask)
{
 return (((ArmRom *)hw)->ROM_CID3.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_rom_rom_cid3_reg_t hri_armromrom_read_ROM_CID3_ROM_CID3_bf(const void *const hw)
{
 return (((ArmRom *)hw)->ROM_CID3.reg & (0xFFu << 0)) >> 0;
}

static inline hri_arm_rom_rom_cid3_reg_t hri_armromrom_get_ROM_CID3_reg(const void *const hw,
                                                                        hri_arm_rom_rom_cid3_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmRom *)hw)->ROM_CID3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_rom_rom_cid3_reg_t hri_armromrom_read_ROM_CID3_reg(const void *const hw)
{
 return ((ArmRom *)hw)->ROM_CID3.reg;
}
# 53 "../hri/hri_b11.h" 2
# 1 "../hri/hri_arm_sysctrl_b11.h" 1
# 45 "../hri/hri_arm_sysctrl_b11.h"
#define _HRI_ARM_SYSCTRL_B11_H_INCLUDED_ 
# 58 "../hri/hri_arm_sysctrl_b11.h"
#define ARM_SYSCTRL_CRITICAL_SECTION_ENTER() 
#define ARM_SYSCTRL_CRITICAL_SECTION_LEAVE() 


typedef uint16_t hri_arm_sysctrl_ccr_reg_t;
typedef uint16_t hri_arm_sysctrl_shcsr_reg_t;
typedef uint32_t hri_arm_sysctrl_actlr_reg_t;
typedef uint32_t hri_arm_sysctrl_aircr_reg_t;
typedef uint32_t hri_arm_sysctrl_cpuid_reg_t;
typedef uint32_t hri_arm_sysctrl_dcrdr_reg_t;
typedef uint32_t hri_arm_sysctrl_dcrsr_reg_t;
typedef uint32_t hri_arm_sysctrl_demcr_reg_t;
typedef uint32_t hri_arm_sysctrl_dhcsr_reg_t;
typedef uint32_t hri_arm_sysctrl_icsr_reg_t;
typedef uint32_t hri_arm_sysctrl_nvic_icer_reg_t;
typedef uint32_t hri_arm_sysctrl_nvic_icpr_reg_t;
typedef uint32_t hri_arm_sysctrl_nvic_ipr0_reg_t;
typedef uint32_t hri_arm_sysctrl_nvic_ipr1_reg_t;
typedef uint32_t hri_arm_sysctrl_nvic_ipr2_reg_t;
typedef uint32_t hri_arm_sysctrl_nvic_ipr3_reg_t;
typedef uint32_t hri_arm_sysctrl_nvic_ipr4_reg_t;
typedef uint32_t hri_arm_sysctrl_nvic_ipr5_reg_t;
typedef uint32_t hri_arm_sysctrl_nvic_ipr6_reg_t;
typedef uint32_t hri_arm_sysctrl_nvic_ipr7_reg_t;
typedef uint32_t hri_arm_sysctrl_nvic_iser_reg_t;
typedef uint32_t hri_arm_sysctrl_nvic_ispr_reg_t;
typedef uint32_t hri_arm_sysctrl_shpr2_reg_t;
typedef uint32_t hri_arm_sysctrl_shpr3_reg_t;
typedef uint32_t hri_arm_sysctrl_syst_calib_reg_t;
typedef uint32_t hri_arm_sysctrl_syst_csr_reg_t;
typedef uint32_t hri_arm_sysctrl_syst_cvr_reg_t;
typedef uint32_t hri_arm_sysctrl_syst_rvr_reg_t;
typedef uint8_t hri_arm_sysctrl_dfsr_reg_t;
typedef uint8_t hri_arm_sysctrl_scr_reg_t;
typedef uint8_t hri_arm_sysctrl_scs_cid0_reg_t;
typedef uint8_t hri_arm_sysctrl_scs_cid1_reg_t;
typedef uint8_t hri_arm_sysctrl_scs_cid2_reg_t;
typedef uint8_t hri_arm_sysctrl_scs_cid3_reg_t;
typedef uint8_t hri_arm_sysctrl_scs_pid0_reg_t;
typedef uint8_t hri_arm_sysctrl_scs_pid1_reg_t;
typedef uint8_t hri_arm_sysctrl_scs_pid2_reg_t;
typedef uint8_t hri_arm_sysctrl_scs_pid3_reg_t;
typedef uint8_t hri_arm_sysctrl_scs_pid4_reg_t;

static inline void hri_armsysctrlsysctrl_set_SYST_CSR_ENABLE_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CSR.reg |= (0x1u << 0);
 ;
}

static inline 
# 109 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 109 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_SYST_CSR_ENABLE_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->SYST_CSR.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 114 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 114 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_SYST_CSR_ENABLE_bit(const void *const hw, 
# 117 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                        _Bool 
# 117 "../hri/hri_arm_sysctrl_b11.h"
                                                                                             value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->SYST_CSR.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ArmSysctrl *)hw)->SYST_CSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_SYST_CSR_ENABLE_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CSR.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_SYST_CSR_ENABLE_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CSR.reg ^= (0x1u << 0);
 ;
}

static inline void hri_armsysctrlsysctrl_set_SYST_CSR_TICKINT_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CSR.reg |= (0x1u << 1);
 ;
}

static inline 
# 149 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 149 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_SYST_CSR_TICKINT_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->SYST_CSR.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 154 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 154 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_SYST_CSR_TICKINT_bit(const void *const hw, 
# 157 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                         _Bool 
# 157 "../hri/hri_arm_sysctrl_b11.h"
                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->SYST_CSR.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ArmSysctrl *)hw)->SYST_CSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_SYST_CSR_TICKINT_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CSR.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_SYST_CSR_TICKINT_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CSR.reg ^= (0x1u << 1);
 ;
}

static inline void hri_armsysctrlsysctrl_set_SYST_CSR_CLKSOURCE_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CSR.reg |= (0x1u << 2);
 ;
}

static inline 
# 189 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 189 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_SYST_CSR_CLKSOURCE_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->SYST_CSR.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 194 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 194 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_SYST_CSR_CLKSOURCE_bit(const void *const hw, 
# 197 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                           _Bool 
# 197 "../hri/hri_arm_sysctrl_b11.h"
                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->SYST_CSR.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((ArmSysctrl *)hw)->SYST_CSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_SYST_CSR_CLKSOURCE_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CSR.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_SYST_CSR_CLKSOURCE_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CSR.reg ^= (0x1u << 2);
 ;
}

static inline void hri_armsysctrlsysctrl_set_SYST_CSR_COUNTFLAG_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CSR.reg |= (0x1u << 16);
 ;
}

static inline 
# 229 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 229 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_SYST_CSR_COUNTFLAG_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->SYST_CSR.reg;
 tmp = (tmp & (0x1u << 16)) >> 16;
 return (
# 234 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 234 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_SYST_CSR_COUNTFLAG_bit(const void *const hw, 
# 237 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                           _Bool 
# 237 "../hri/hri_arm_sysctrl_b11.h"
                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->SYST_CSR.reg;
 tmp &= ~(0x1u << 16);
 tmp |= value << 16;
 ((ArmSysctrl *)hw)->SYST_CSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_SYST_CSR_COUNTFLAG_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CSR.reg &= ~(0x1u << 16);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_SYST_CSR_COUNTFLAG_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CSR.reg ^= (0x1u << 16);
 ;
}

static inline void hri_armsysctrlsysctrl_set_SYST_CSR_reg(const void *const hw, hri_arm_sysctrl_syst_csr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CSR.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_syst_csr_reg_t hri_armsysctrlsysctrl_get_SYST_CSR_reg(const void *const hw,
                                                                                    hri_arm_sysctrl_syst_csr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->SYST_CSR.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_SYST_CSR_reg(const void *const hw, hri_arm_sysctrl_syst_csr_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CSR.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_SYST_CSR_reg(const void *const hw, hri_arm_sysctrl_syst_csr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CSR.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_SYST_CSR_reg(const void *const hw, hri_arm_sysctrl_syst_csr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CSR.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_syst_csr_reg_t hri_armsysctrlsysctrl_read_SYST_CSR_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->SYST_CSR.reg;
}

static inline void hri_armsysctrlsysctrl_set_SYST_RVR_SYST_RVR_bf(const void *const hw,
                                                                  hri_arm_sysctrl_syst_rvr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SYST_RVR.reg |= ((0xFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_sysctrl_syst_rvr_reg_t
hri_armsysctrlsysctrl_get_SYST_RVR_SYST_RVR_bf(const void *const hw, hri_arm_sysctrl_syst_rvr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->SYST_RVR.reg;
 tmp = (tmp & ((0xFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_SYST_RVR_SYST_RVR_bf(const void *const hw,
                                                                    hri_arm_sysctrl_syst_rvr_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->SYST_RVR.reg;
 tmp &= ~(0xFFFFFFu << 0);
 tmp |= ((0xFFFFFFu << 0) & ((data) << 0));
 ((ArmSysctrl *)hw)->SYST_RVR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_SYST_RVR_SYST_RVR_bf(const void *const hw,
                                                                    hri_arm_sysctrl_syst_rvr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SYST_RVR.reg &= ~((0xFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_SYST_RVR_SYST_RVR_bf(const void *const hw,
                                                                     hri_arm_sysctrl_syst_rvr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SYST_RVR.reg ^= ((0xFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_sysctrl_syst_rvr_reg_t hri_armsysctrlsysctrl_read_SYST_RVR_SYST_RVR_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->SYST_RVR.reg;
 tmp = (tmp & (0xFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_SYST_RVR_reg(const void *const hw, hri_arm_sysctrl_syst_rvr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SYST_RVR.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_syst_rvr_reg_t hri_armsysctrlsysctrl_get_SYST_RVR_reg(const void *const hw,
                                                                                    hri_arm_sysctrl_syst_rvr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->SYST_RVR.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_SYST_RVR_reg(const void *const hw, hri_arm_sysctrl_syst_rvr_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->SYST_RVR.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_SYST_RVR_reg(const void *const hw, hri_arm_sysctrl_syst_rvr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SYST_RVR.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_SYST_RVR_reg(const void *const hw, hri_arm_sysctrl_syst_rvr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SYST_RVR.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_syst_rvr_reg_t hri_armsysctrlsysctrl_read_SYST_RVR_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->SYST_RVR.reg;
}

static inline void hri_armsysctrlsysctrl_set_SYST_CVR_SYST_CVR_bf(const void *const hw,
                                                                  hri_arm_sysctrl_syst_cvr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CVR.reg |= ((0xFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_sysctrl_syst_cvr_reg_t
hri_armsysctrlsysctrl_get_SYST_CVR_SYST_CVR_bf(const void *const hw, hri_arm_sysctrl_syst_cvr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->SYST_CVR.reg;
 tmp = (tmp & ((0xFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_SYST_CVR_SYST_CVR_bf(const void *const hw,
                                                                    hri_arm_sysctrl_syst_cvr_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->SYST_CVR.reg;
 tmp &= ~(0xFFFFFFu << 0);
 tmp |= ((0xFFFFFFu << 0) & ((data) << 0));
 ((ArmSysctrl *)hw)->SYST_CVR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_SYST_CVR_SYST_CVR_bf(const void *const hw,
                                                                    hri_arm_sysctrl_syst_cvr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CVR.reg &= ~((0xFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_SYST_CVR_SYST_CVR_bf(const void *const hw,
                                                                     hri_arm_sysctrl_syst_cvr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CVR.reg ^= ((0xFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_sysctrl_syst_cvr_reg_t hri_armsysctrlsysctrl_read_SYST_CVR_SYST_CVR_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->SYST_CVR.reg;
 tmp = (tmp & (0xFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_SYST_CVR_reg(const void *const hw, hri_arm_sysctrl_syst_cvr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CVR.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_syst_cvr_reg_t hri_armsysctrlsysctrl_get_SYST_CVR_reg(const void *const hw,
                                                                                    hri_arm_sysctrl_syst_cvr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->SYST_CVR.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_SYST_CVR_reg(const void *const hw, hri_arm_sysctrl_syst_cvr_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CVR.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_SYST_CVR_reg(const void *const hw, hri_arm_sysctrl_syst_cvr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CVR.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_SYST_CVR_reg(const void *const hw, hri_arm_sysctrl_syst_cvr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SYST_CVR.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_syst_cvr_reg_t hri_armsysctrlsysctrl_read_SYST_CVR_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->SYST_CVR.reg;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_ISER_SETENA_bf(const void *const hw,
                                                                 hri_arm_sysctrl_nvic_iser_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ISER.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_sysctrl_nvic_iser_reg_t
hri_armsysctrlsysctrl_get_NVIC_ISER_SETENA_bf(const void *const hw, hri_arm_sysctrl_nvic_iser_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_ISER.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_ISER_SETENA_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_iser_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_ISER.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((ArmSysctrl *)hw)->NVIC_ISER.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_ISER_SETENA_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_iser_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ISER.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_ISER_SETENA_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_iser_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ISER.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_sysctrl_nvic_iser_reg_t hri_armsysctrlsysctrl_read_NVIC_ISER_SETENA_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_ISER.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_ISER_reg(const void *const hw, hri_arm_sysctrl_nvic_iser_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ISER.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_iser_reg_t
hri_armsysctrlsysctrl_get_NVIC_ISER_reg(const void *const hw, hri_arm_sysctrl_nvic_iser_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_ISER.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_ISER_reg(const void *const hw, hri_arm_sysctrl_nvic_iser_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ISER.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_ISER_reg(const void *const hw, hri_arm_sysctrl_nvic_iser_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ISER.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_ISER_reg(const void *const hw,
                                                              hri_arm_sysctrl_nvic_iser_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ISER.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_iser_reg_t hri_armsysctrlsysctrl_read_NVIC_ISER_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->NVIC_ISER.reg;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_ICER_CLRENA_bf(const void *const hw,
                                                                 hri_arm_sysctrl_nvic_icer_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ICER.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_sysctrl_nvic_icer_reg_t
hri_armsysctrlsysctrl_get_NVIC_ICER_CLRENA_bf(const void *const hw, hri_arm_sysctrl_nvic_icer_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_ICER.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_ICER_CLRENA_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_icer_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_ICER.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((ArmSysctrl *)hw)->NVIC_ICER.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_ICER_CLRENA_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_icer_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ICER.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_ICER_CLRENA_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_icer_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ICER.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_sysctrl_nvic_icer_reg_t hri_armsysctrlsysctrl_read_NVIC_ICER_CLRENA_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_ICER.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_ICER_reg(const void *const hw, hri_arm_sysctrl_nvic_icer_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ICER.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_icer_reg_t
hri_armsysctrlsysctrl_get_NVIC_ICER_reg(const void *const hw, hri_arm_sysctrl_nvic_icer_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_ICER.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_ICER_reg(const void *const hw, hri_arm_sysctrl_nvic_icer_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ICER.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_ICER_reg(const void *const hw, hri_arm_sysctrl_nvic_icer_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ICER.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_ICER_reg(const void *const hw,
                                                              hri_arm_sysctrl_nvic_icer_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ICER.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_icer_reg_t hri_armsysctrlsysctrl_read_NVIC_ICER_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->NVIC_ICER.reg;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_ISPR_SETPEND_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ispr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ISPR.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_sysctrl_nvic_ispr_reg_t
hri_armsysctrlsysctrl_get_NVIC_ISPR_SETPEND_bf(const void *const hw, hri_arm_sysctrl_nvic_ispr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_ISPR.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_ISPR_SETPEND_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ispr_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_ISPR.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((ArmSysctrl *)hw)->NVIC_ISPR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_ISPR_SETPEND_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ispr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ISPR.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_ISPR_SETPEND_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ispr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ISPR.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_sysctrl_nvic_ispr_reg_t hri_armsysctrlsysctrl_read_NVIC_ISPR_SETPEND_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_ISPR.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_ISPR_reg(const void *const hw, hri_arm_sysctrl_nvic_ispr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ISPR.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_ispr_reg_t
hri_armsysctrlsysctrl_get_NVIC_ISPR_reg(const void *const hw, hri_arm_sysctrl_nvic_ispr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_ISPR.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_ISPR_reg(const void *const hw, hri_arm_sysctrl_nvic_ispr_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ISPR.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_ISPR_reg(const void *const hw, hri_arm_sysctrl_nvic_ispr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ISPR.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_ISPR_reg(const void *const hw,
                                                              hri_arm_sysctrl_nvic_ispr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ISPR.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_ispr_reg_t hri_armsysctrlsysctrl_read_NVIC_ISPR_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->NVIC_ISPR.reg;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_ICPR_CLRPEND_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_icpr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ICPR.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_sysctrl_nvic_icpr_reg_t
hri_armsysctrlsysctrl_get_NVIC_ICPR_CLRPEND_bf(const void *const hw, hri_arm_sysctrl_nvic_icpr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_ICPR.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_ICPR_CLRPEND_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_icpr_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_ICPR.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((ArmSysctrl *)hw)->NVIC_ICPR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_ICPR_CLRPEND_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_icpr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ICPR.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_ICPR_CLRPEND_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_icpr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ICPR.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_sysctrl_nvic_icpr_reg_t hri_armsysctrlsysctrl_read_NVIC_ICPR_CLRPEND_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_ICPR.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_ICPR_reg(const void *const hw, hri_arm_sysctrl_nvic_icpr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ICPR.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_icpr_reg_t
hri_armsysctrlsysctrl_get_NVIC_ICPR_reg(const void *const hw, hri_arm_sysctrl_nvic_icpr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_ICPR.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_ICPR_reg(const void *const hw, hri_arm_sysctrl_nvic_icpr_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ICPR.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_ICPR_reg(const void *const hw, hri_arm_sysctrl_nvic_icpr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ICPR.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_ICPR_reg(const void *const hw,
                                                              hri_arm_sysctrl_nvic_icpr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_ICPR.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_icpr_reg_t hri_armsysctrlsysctrl_read_NVIC_ICPR_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->NVIC_ICPR.reg;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR0_PRI_N0_bf(const void *const hw,
                                                                 hri_arm_sysctrl_nvic_ipr0_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR0.reg |= ((0x3u << 6) & ((mask) << 6));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr0_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR0_PRI_N0_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR0.reg;
 tmp = (tmp & ((0x3u << 6) & ((mask) << 6))) >> 6;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR0_PRI_N0_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_ipr0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR0.reg;
 tmp &= ~(0x3u << 6);
 tmp |= ((0x3u << 6) & ((data) << 6));
 ((ArmSysctrl *)hw)->NVIC_IPR0.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR0_PRI_N0_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_ipr0_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR0.reg &= ~((0x3u << 6) & ((mask) << 6));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR0_PRI_N0_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr0_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR0.reg ^= ((0x3u << 6) & ((mask) << 6));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr0_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR0_PRI_N0_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR0.reg;
 tmp = (tmp & (0x3u << 6)) >> 6;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR0_PRI_N1_bf(const void *const hw,
                                                                 hri_arm_sysctrl_nvic_ipr0_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR0.reg |= ((0x3u << 14) & ((mask) << 14));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr0_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR0_PRI_N1_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR0.reg;
 tmp = (tmp & ((0x3u << 14) & ((mask) << 14))) >> 14;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR0_PRI_N1_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_ipr0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR0.reg;
 tmp &= ~(0x3u << 14);
 tmp |= ((0x3u << 14) & ((data) << 14));
 ((ArmSysctrl *)hw)->NVIC_IPR0.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR0_PRI_N1_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_ipr0_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR0.reg &= ~((0x3u << 14) & ((mask) << 14));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR0_PRI_N1_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr0_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR0.reg ^= ((0x3u << 14) & ((mask) << 14));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr0_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR0_PRI_N1_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR0.reg;
 tmp = (tmp & (0x3u << 14)) >> 14;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR0_PRI_N2_bf(const void *const hw,
                                                                 hri_arm_sysctrl_nvic_ipr0_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR0.reg |= ((0x3u << 22) & ((mask) << 22));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr0_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR0_PRI_N2_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR0.reg;
 tmp = (tmp & ((0x3u << 22) & ((mask) << 22))) >> 22;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR0_PRI_N2_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_ipr0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR0.reg;
 tmp &= ~(0x3u << 22);
 tmp |= ((0x3u << 22) & ((data) << 22));
 ((ArmSysctrl *)hw)->NVIC_IPR0.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR0_PRI_N2_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_ipr0_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR0.reg &= ~((0x3u << 22) & ((mask) << 22));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR0_PRI_N2_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr0_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR0.reg ^= ((0x3u << 22) & ((mask) << 22));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr0_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR0_PRI_N2_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR0.reg;
 tmp = (tmp & (0x3u << 22)) >> 22;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR0_PRI_N3_bf(const void *const hw,
                                                                 hri_arm_sysctrl_nvic_ipr0_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR0.reg |= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr0_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR0_PRI_N3_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR0.reg;
 tmp = (tmp & ((0x3u << 30) & ((mask) << 30))) >> 30;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR0_PRI_N3_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_ipr0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR0.reg;
 tmp &= ~(0x3u << 30);
 tmp |= ((0x3u << 30) & ((data) << 30));
 ((ArmSysctrl *)hw)->NVIC_IPR0.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR0_PRI_N3_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_ipr0_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR0.reg &= ~((0x3u << 30) & ((mask) << 30));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR0_PRI_N3_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr0_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR0.reg ^= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr0_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR0_PRI_N3_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR0.reg;
 tmp = (tmp & (0x3u << 30)) >> 30;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR0_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr0_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR0.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_ipr0_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR0_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR0_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr0_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR0.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR0_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr0_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR0.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR0_reg(const void *const hw,
                                                              hri_arm_sysctrl_nvic_ipr0_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR0.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_ipr0_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR0_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->NVIC_IPR0.reg;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR1_PRI_N4_bf(const void *const hw,
                                                                 hri_arm_sysctrl_nvic_ipr1_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR1.reg |= ((0x3u << 6) & ((mask) << 6));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr1_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR1_PRI_N4_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR1.reg;
 tmp = (tmp & ((0x3u << 6) & ((mask) << 6))) >> 6;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR1_PRI_N4_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_ipr1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR1.reg;
 tmp &= ~(0x3u << 6);
 tmp |= ((0x3u << 6) & ((data) << 6));
 ((ArmSysctrl *)hw)->NVIC_IPR1.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR1_PRI_N4_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_ipr1_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR1.reg &= ~((0x3u << 6) & ((mask) << 6));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR1_PRI_N4_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr1_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR1.reg ^= ((0x3u << 6) & ((mask) << 6));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr1_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR1_PRI_N4_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR1.reg;
 tmp = (tmp & (0x3u << 6)) >> 6;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR1_PRI_N5_bf(const void *const hw,
                                                                 hri_arm_sysctrl_nvic_ipr1_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR1.reg |= ((0x3u << 14) & ((mask) << 14));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr1_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR1_PRI_N5_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR1.reg;
 tmp = (tmp & ((0x3u << 14) & ((mask) << 14))) >> 14;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR1_PRI_N5_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_ipr1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR1.reg;
 tmp &= ~(0x3u << 14);
 tmp |= ((0x3u << 14) & ((data) << 14));
 ((ArmSysctrl *)hw)->NVIC_IPR1.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR1_PRI_N5_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_ipr1_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR1.reg &= ~((0x3u << 14) & ((mask) << 14));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR1_PRI_N5_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr1_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR1.reg ^= ((0x3u << 14) & ((mask) << 14));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr1_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR1_PRI_N5_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR1.reg;
 tmp = (tmp & (0x3u << 14)) >> 14;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR1_PRI_N6_bf(const void *const hw,
                                                                 hri_arm_sysctrl_nvic_ipr1_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR1.reg |= ((0x3u << 22) & ((mask) << 22));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr1_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR1_PRI_N6_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR1.reg;
 tmp = (tmp & ((0x3u << 22) & ((mask) << 22))) >> 22;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR1_PRI_N6_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_ipr1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR1.reg;
 tmp &= ~(0x3u << 22);
 tmp |= ((0x3u << 22) & ((data) << 22));
 ((ArmSysctrl *)hw)->NVIC_IPR1.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR1_PRI_N6_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_ipr1_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR1.reg &= ~((0x3u << 22) & ((mask) << 22));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR1_PRI_N6_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr1_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR1.reg ^= ((0x3u << 22) & ((mask) << 22));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr1_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR1_PRI_N6_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR1.reg;
 tmp = (tmp & (0x3u << 22)) >> 22;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR1_PRI_N7_bf(const void *const hw,
                                                                 hri_arm_sysctrl_nvic_ipr1_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR1.reg |= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr1_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR1_PRI_N7_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR1.reg;
 tmp = (tmp & ((0x3u << 30) & ((mask) << 30))) >> 30;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR1_PRI_N7_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_ipr1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR1.reg;
 tmp &= ~(0x3u << 30);
 tmp |= ((0x3u << 30) & ((data) << 30));
 ((ArmSysctrl *)hw)->NVIC_IPR1.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR1_PRI_N7_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_ipr1_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR1.reg &= ~((0x3u << 30) & ((mask) << 30));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR1_PRI_N7_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr1_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR1.reg ^= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr1_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR1_PRI_N7_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR1.reg;
 tmp = (tmp & (0x3u << 30)) >> 30;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR1_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr1_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR1.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_ipr1_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR1_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR1_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr1_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR1.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR1_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr1_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR1.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR1_reg(const void *const hw,
                                                              hri_arm_sysctrl_nvic_ipr1_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR1.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_ipr1_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR1_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->NVIC_IPR1.reg;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR2_PRI_N8_bf(const void *const hw,
                                                                 hri_arm_sysctrl_nvic_ipr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR2.reg |= ((0x3u << 6) & ((mask) << 6));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr2_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR2_PRI_N8_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR2.reg;
 tmp = (tmp & ((0x3u << 6) & ((mask) << 6))) >> 6;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR2_PRI_N8_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_ipr2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR2.reg;
 tmp &= ~(0x3u << 6);
 tmp |= ((0x3u << 6) & ((data) << 6));
 ((ArmSysctrl *)hw)->NVIC_IPR2.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR2_PRI_N8_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_ipr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR2.reg &= ~((0x3u << 6) & ((mask) << 6));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR2_PRI_N8_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR2.reg ^= ((0x3u << 6) & ((mask) << 6));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr2_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR2_PRI_N8_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR2.reg;
 tmp = (tmp & (0x3u << 6)) >> 6;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR2_PRI_N9_bf(const void *const hw,
                                                                 hri_arm_sysctrl_nvic_ipr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR2.reg |= ((0x3u << 14) & ((mask) << 14));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr2_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR2_PRI_N9_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR2.reg;
 tmp = (tmp & ((0x3u << 14) & ((mask) << 14))) >> 14;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR2_PRI_N9_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_ipr2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR2.reg;
 tmp &= ~(0x3u << 14);
 tmp |= ((0x3u << 14) & ((data) << 14));
 ((ArmSysctrl *)hw)->NVIC_IPR2.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR2_PRI_N9_bf(const void *const hw,
                                                                   hri_arm_sysctrl_nvic_ipr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR2.reg &= ~((0x3u << 14) & ((mask) << 14));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR2_PRI_N9_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR2.reg ^= ((0x3u << 14) & ((mask) << 14));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr2_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR2_PRI_N9_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR2.reg;
 tmp = (tmp & (0x3u << 14)) >> 14;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR2_PRI_N10_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR2.reg |= ((0x3u << 22) & ((mask) << 22));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr2_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR2_PRI_N10_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR2.reg;
 tmp = (tmp & ((0x3u << 22) & ((mask) << 22))) >> 22;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR2_PRI_N10_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR2.reg;
 tmp &= ~(0x3u << 22);
 tmp |= ((0x3u << 22) & ((data) << 22));
 ((ArmSysctrl *)hw)->NVIC_IPR2.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR2_PRI_N10_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR2.reg &= ~((0x3u << 22) & ((mask) << 22));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR2_PRI_N10_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR2.reg ^= ((0x3u << 22) & ((mask) << 22));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr2_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR2_PRI_N10_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR2.reg;
 tmp = (tmp & (0x3u << 22)) >> 22;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR2_PRI_N11_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR2.reg |= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr2_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR2_PRI_N11_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR2.reg;
 tmp = (tmp & ((0x3u << 30) & ((mask) << 30))) >> 30;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR2_PRI_N11_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR2.reg;
 tmp &= ~(0x3u << 30);
 tmp |= ((0x3u << 30) & ((data) << 30));
 ((ArmSysctrl *)hw)->NVIC_IPR2.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR2_PRI_N11_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR2.reg &= ~((0x3u << 30) & ((mask) << 30));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR2_PRI_N11_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR2.reg ^= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr2_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR2_PRI_N11_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR2.reg;
 tmp = (tmp & (0x3u << 30)) >> 30;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR2_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR2.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_ipr2_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR2_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR2_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr2_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR2.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR2_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR2.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR2_reg(const void *const hw,
                                                              hri_arm_sysctrl_nvic_ipr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR2.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_ipr2_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR2_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->NVIC_IPR2.reg;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR3_PRI_N12_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR3.reg |= ((0x3u << 6) & ((mask) << 6));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr3_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR3_PRI_N12_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR3.reg;
 tmp = (tmp & ((0x3u << 6) & ((mask) << 6))) >> 6;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR3_PRI_N12_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR3.reg;
 tmp &= ~(0x3u << 6);
 tmp |= ((0x3u << 6) & ((data) << 6));
 ((ArmSysctrl *)hw)->NVIC_IPR3.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR3_PRI_N12_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR3.reg &= ~((0x3u << 6) & ((mask) << 6));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR3_PRI_N12_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR3.reg ^= ((0x3u << 6) & ((mask) << 6));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr3_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR3_PRI_N12_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR3.reg;
 tmp = (tmp & (0x3u << 6)) >> 6;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR3_PRI_N13_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR3.reg |= ((0x3u << 14) & ((mask) << 14));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr3_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR3_PRI_N13_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR3.reg;
 tmp = (tmp & ((0x3u << 14) & ((mask) << 14))) >> 14;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR3_PRI_N13_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR3.reg;
 tmp &= ~(0x3u << 14);
 tmp |= ((0x3u << 14) & ((data) << 14));
 ((ArmSysctrl *)hw)->NVIC_IPR3.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR3_PRI_N13_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR3.reg &= ~((0x3u << 14) & ((mask) << 14));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR3_PRI_N13_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR3.reg ^= ((0x3u << 14) & ((mask) << 14));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr3_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR3_PRI_N13_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR3.reg;
 tmp = (tmp & (0x3u << 14)) >> 14;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR3_PRI_N14_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR3.reg |= ((0x3u << 22) & ((mask) << 22));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr3_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR3_PRI_N14_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR3.reg;
 tmp = (tmp & ((0x3u << 22) & ((mask) << 22))) >> 22;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR3_PRI_N14_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR3.reg;
 tmp &= ~(0x3u << 22);
 tmp |= ((0x3u << 22) & ((data) << 22));
 ((ArmSysctrl *)hw)->NVIC_IPR3.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR3_PRI_N14_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR3.reg &= ~((0x3u << 22) & ((mask) << 22));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR3_PRI_N14_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR3.reg ^= ((0x3u << 22) & ((mask) << 22));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr3_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR3_PRI_N14_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR3.reg;
 tmp = (tmp & (0x3u << 22)) >> 22;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR3_PRI_N15_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR3.reg |= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr3_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR3_PRI_N15_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR3.reg;
 tmp = (tmp & ((0x3u << 30) & ((mask) << 30))) >> 30;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR3_PRI_N15_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR3.reg;
 tmp &= ~(0x3u << 30);
 tmp |= ((0x3u << 30) & ((data) << 30));
 ((ArmSysctrl *)hw)->NVIC_IPR3.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR3_PRI_N15_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR3.reg &= ~((0x3u << 30) & ((mask) << 30));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR3_PRI_N15_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR3.reg ^= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr3_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR3_PRI_N15_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR3.reg;
 tmp = (tmp & (0x3u << 30)) >> 30;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR3_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR3.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_ipr3_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR3_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR3.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR3_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr3_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR3.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR3_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR3.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR3_reg(const void *const hw,
                                                              hri_arm_sysctrl_nvic_ipr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR3.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_ipr3_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR3_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->NVIC_IPR3.reg;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR4_PRI_N16_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr4_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR4.reg |= ((0x7u << 5) & ((mask) << 5));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr4_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR4_PRI_N16_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR4.reg;
 tmp = (tmp & ((0x7u << 5) & ((mask) << 5))) >> 5;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR4_PRI_N16_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR4.reg;
 tmp &= ~(0x7u << 5);
 tmp |= ((0x7u << 5) & ((data) << 5));
 ((ArmSysctrl *)hw)->NVIC_IPR4.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR4_PRI_N16_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr4_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR4.reg &= ~((0x7u << 5) & ((mask) << 5));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR4_PRI_N16_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr4_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR4.reg ^= ((0x7u << 5) & ((mask) << 5));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr4_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR4_PRI_N16_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR4.reg;
 tmp = (tmp & (0x7u << 5)) >> 5;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR4_PRI_N17_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr4_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR4.reg |= ((0x3u << 14) & ((mask) << 14));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr4_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR4_PRI_N17_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR4.reg;
 tmp = (tmp & ((0x3u << 14) & ((mask) << 14))) >> 14;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR4_PRI_N17_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR4.reg;
 tmp &= ~(0x3u << 14);
 tmp |= ((0x3u << 14) & ((data) << 14));
 ((ArmSysctrl *)hw)->NVIC_IPR4.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR4_PRI_N17_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr4_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR4.reg &= ~((0x3u << 14) & ((mask) << 14));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR4_PRI_N17_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr4_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR4.reg ^= ((0x3u << 14) & ((mask) << 14));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr4_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR4_PRI_N17_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR4.reg;
 tmp = (tmp & (0x3u << 14)) >> 14;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR4_PRI_N18_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr4_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR4.reg |= ((0x3u << 22) & ((mask) << 22));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr4_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR4_PRI_N18_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR4.reg;
 tmp = (tmp & ((0x3u << 22) & ((mask) << 22))) >> 22;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR4_PRI_N18_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR4.reg;
 tmp &= ~(0x3u << 22);
 tmp |= ((0x3u << 22) & ((data) << 22));
 ((ArmSysctrl *)hw)->NVIC_IPR4.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR4_PRI_N18_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr4_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR4.reg &= ~((0x3u << 22) & ((mask) << 22));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR4_PRI_N18_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr4_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR4.reg ^= ((0x3u << 22) & ((mask) << 22));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr4_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR4_PRI_N18_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR4.reg;
 tmp = (tmp & (0x3u << 22)) >> 22;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR4_PRI_N19_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr4_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR4.reg |= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr4_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR4_PRI_N19_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR4.reg;
 tmp = (tmp & ((0x3u << 30) & ((mask) << 30))) >> 30;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR4_PRI_N19_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR4.reg;
 tmp &= ~(0x3u << 30);
 tmp |= ((0x3u << 30) & ((data) << 30));
 ((ArmSysctrl *)hw)->NVIC_IPR4.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR4_PRI_N19_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr4_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR4.reg &= ~((0x3u << 30) & ((mask) << 30));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR4_PRI_N19_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr4_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR4.reg ^= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr4_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR4_PRI_N19_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR4.reg;
 tmp = (tmp & (0x3u << 30)) >> 30;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR4_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr4_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR4.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_ipr4_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR4_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR4.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR4_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr4_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR4.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR4_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr4_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR4.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR4_reg(const void *const hw,
                                                              hri_arm_sysctrl_nvic_ipr4_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR4.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_ipr4_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR4_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->NVIC_IPR4.reg;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR5_PRI_N20_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr5_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR5.reg |= ((0x7u << 5) & ((mask) << 5));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr5_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR5_PRI_N20_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr5_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR5.reg;
 tmp = (tmp & ((0x7u << 5) & ((mask) << 5))) >> 5;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR5_PRI_N20_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr5_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR5.reg;
 tmp &= ~(0x7u << 5);
 tmp |= ((0x7u << 5) & ((data) << 5));
 ((ArmSysctrl *)hw)->NVIC_IPR5.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR5_PRI_N20_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr5_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR5.reg &= ~((0x7u << 5) & ((mask) << 5));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR5_PRI_N20_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr5_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR5.reg ^= ((0x7u << 5) & ((mask) << 5));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr5_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR5_PRI_N20_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR5.reg;
 tmp = (tmp & (0x7u << 5)) >> 5;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR5_PRI_N21_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr5_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR5.reg |= ((0x3u << 14) & ((mask) << 14));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr5_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR5_PRI_N21_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr5_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR5.reg;
 tmp = (tmp & ((0x3u << 14) & ((mask) << 14))) >> 14;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR5_PRI_N21_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr5_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR5.reg;
 tmp &= ~(0x3u << 14);
 tmp |= ((0x3u << 14) & ((data) << 14));
 ((ArmSysctrl *)hw)->NVIC_IPR5.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR5_PRI_N21_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr5_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR5.reg &= ~((0x3u << 14) & ((mask) << 14));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR5_PRI_N21_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr5_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR5.reg ^= ((0x3u << 14) & ((mask) << 14));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr5_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR5_PRI_N21_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR5.reg;
 tmp = (tmp & (0x3u << 14)) >> 14;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR5_PRI_N22_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr5_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR5.reg |= ((0x3u << 22) & ((mask) << 22));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr5_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR5_PRI_N22_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr5_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR5.reg;
 tmp = (tmp & ((0x3u << 22) & ((mask) << 22))) >> 22;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR5_PRI_N22_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr5_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR5.reg;
 tmp &= ~(0x3u << 22);
 tmp |= ((0x3u << 22) & ((data) << 22));
 ((ArmSysctrl *)hw)->NVIC_IPR5.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR5_PRI_N22_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr5_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR5.reg &= ~((0x3u << 22) & ((mask) << 22));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR5_PRI_N22_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr5_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR5.reg ^= ((0x3u << 22) & ((mask) << 22));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr5_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR5_PRI_N22_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR5.reg;
 tmp = (tmp & (0x3u << 22)) >> 22;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR5_PRI_N23_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr5_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR5.reg |= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr5_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR5_PRI_N23_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr5_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR5.reg;
 tmp = (tmp & ((0x3u << 30) & ((mask) << 30))) >> 30;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR5_PRI_N23_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr5_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR5.reg;
 tmp &= ~(0x3u << 30);
 tmp |= ((0x3u << 30) & ((data) << 30));
 ((ArmSysctrl *)hw)->NVIC_IPR5.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR5_PRI_N23_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr5_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR5.reg &= ~((0x3u << 30) & ((mask) << 30));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR5_PRI_N23_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr5_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR5.reg ^= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr5_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR5_PRI_N23_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR5.reg;
 tmp = (tmp & (0x3u << 30)) >> 30;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR5_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr5_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR5.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_ipr5_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR5_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr5_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR5.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR5_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr5_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR5.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR5_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr5_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR5.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR5_reg(const void *const hw,
                                                              hri_arm_sysctrl_nvic_ipr5_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR5.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_ipr5_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR5_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->NVIC_IPR5.reg;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR6_PRI_N24_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr6_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR6.reg |= ((0x7u << 5) & ((mask) << 5));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr6_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR6_PRI_N24_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr6_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR6.reg;
 tmp = (tmp & ((0x7u << 5) & ((mask) << 5))) >> 5;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR6_PRI_N24_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr6_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR6.reg;
 tmp &= ~(0x7u << 5);
 tmp |= ((0x7u << 5) & ((data) << 5));
 ((ArmSysctrl *)hw)->NVIC_IPR6.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR6_PRI_N24_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr6_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR6.reg &= ~((0x7u << 5) & ((mask) << 5));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR6_PRI_N24_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr6_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR6.reg ^= ((0x7u << 5) & ((mask) << 5));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr6_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR6_PRI_N24_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR6.reg;
 tmp = (tmp & (0x7u << 5)) >> 5;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR6_PRI_N25_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr6_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR6.reg |= ((0x3u << 14) & ((mask) << 14));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr6_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR6_PRI_N25_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr6_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR6.reg;
 tmp = (tmp & ((0x3u << 14) & ((mask) << 14))) >> 14;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR6_PRI_N25_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr6_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR6.reg;
 tmp &= ~(0x3u << 14);
 tmp |= ((0x3u << 14) & ((data) << 14));
 ((ArmSysctrl *)hw)->NVIC_IPR6.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR6_PRI_N25_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr6_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR6.reg &= ~((0x3u << 14) & ((mask) << 14));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR6_PRI_N25_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr6_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR6.reg ^= ((0x3u << 14) & ((mask) << 14));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr6_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR6_PRI_N25_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR6.reg;
 tmp = (tmp & (0x3u << 14)) >> 14;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR6_PRI_N26_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr6_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR6.reg |= ((0x3u << 22) & ((mask) << 22));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr6_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR6_PRI_N26_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr6_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR6.reg;
 tmp = (tmp & ((0x3u << 22) & ((mask) << 22))) >> 22;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR6_PRI_N26_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr6_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR6.reg;
 tmp &= ~(0x3u << 22);
 tmp |= ((0x3u << 22) & ((data) << 22));
 ((ArmSysctrl *)hw)->NVIC_IPR6.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR6_PRI_N26_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr6_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR6.reg &= ~((0x3u << 22) & ((mask) << 22));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR6_PRI_N26_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr6_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR6.reg ^= ((0x3u << 22) & ((mask) << 22));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr6_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR6_PRI_N26_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR6.reg;
 tmp = (tmp & (0x3u << 22)) >> 22;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR6_PRI_N27_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr6_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR6.reg |= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr6_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR6_PRI_N27_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr6_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR6.reg;
 tmp = (tmp & ((0x3u << 30) & ((mask) << 30))) >> 30;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR6_PRI_N27_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr6_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR6.reg;
 tmp &= ~(0x3u << 30);
 tmp |= ((0x3u << 30) & ((data) << 30));
 ((ArmSysctrl *)hw)->NVIC_IPR6.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR6_PRI_N27_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr6_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR6.reg &= ~((0x3u << 30) & ((mask) << 30));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR6_PRI_N27_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr6_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR6.reg ^= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr6_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR6_PRI_N27_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR6.reg;
 tmp = (tmp & (0x3u << 30)) >> 30;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR6_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr6_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR6.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_ipr6_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR6_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr6_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR6.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR6_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr6_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR6.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR6_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr6_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR6.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR6_reg(const void *const hw,
                                                              hri_arm_sysctrl_nvic_ipr6_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR6.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_ipr6_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR6_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->NVIC_IPR6.reg;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR7_PRI_N28_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr7_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR7.reg |= ((0x7u << 5) & ((mask) << 5));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr7_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR7_PRI_N28_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr7_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR7.reg;
 tmp = (tmp & ((0x7u << 5) & ((mask) << 5))) >> 5;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR7_PRI_N28_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr7_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR7.reg;
 tmp &= ~(0x7u << 5);
 tmp |= ((0x7u << 5) & ((data) << 5));
 ((ArmSysctrl *)hw)->NVIC_IPR7.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR7_PRI_N28_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr7_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR7.reg &= ~((0x7u << 5) & ((mask) << 5));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR7_PRI_N28_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr7_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR7.reg ^= ((0x7u << 5) & ((mask) << 5));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr7_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR7_PRI_N28_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR7.reg;
 tmp = (tmp & (0x7u << 5)) >> 5;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR7_PRI_N29_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr7_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR7.reg |= ((0x3u << 14) & ((mask) << 14));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr7_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR7_PRI_N29_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr7_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR7.reg;
 tmp = (tmp & ((0x3u << 14) & ((mask) << 14))) >> 14;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR7_PRI_N29_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr7_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR7.reg;
 tmp &= ~(0x3u << 14);
 tmp |= ((0x3u << 14) & ((data) << 14));
 ((ArmSysctrl *)hw)->NVIC_IPR7.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR7_PRI_N29_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr7_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR7.reg &= ~((0x3u << 14) & ((mask) << 14));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR7_PRI_N29_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr7_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR7.reg ^= ((0x3u << 14) & ((mask) << 14));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr7_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR7_PRI_N29_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR7.reg;
 tmp = (tmp & (0x3u << 14)) >> 14;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR7_PRI_N30_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr7_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR7.reg |= ((0x3u << 22) & ((mask) << 22));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr7_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR7_PRI_N30_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr7_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR7.reg;
 tmp = (tmp & ((0x3u << 22) & ((mask) << 22))) >> 22;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR7_PRI_N30_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr7_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR7.reg;
 tmp &= ~(0x3u << 22);
 tmp |= ((0x3u << 22) & ((data) << 22));
 ((ArmSysctrl *)hw)->NVIC_IPR7.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR7_PRI_N30_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr7_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR7.reg &= ~((0x3u << 22) & ((mask) << 22));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR7_PRI_N30_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr7_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR7.reg ^= ((0x3u << 22) & ((mask) << 22));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr7_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR7_PRI_N30_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR7.reg;
 tmp = (tmp & (0x3u << 22)) >> 22;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR7_PRI_N31_bf(const void *const hw,
                                                                  hri_arm_sysctrl_nvic_ipr7_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR7.reg |= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr7_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR7_PRI_N31_bf(const void *const hw, hri_arm_sysctrl_nvic_ipr7_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR7.reg;
 tmp = (tmp & ((0x3u << 30) & ((mask) << 30))) >> 30;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR7_PRI_N31_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr7_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR7.reg;
 tmp &= ~(0x3u << 30);
 tmp |= ((0x3u << 30) & ((data) << 30));
 ((ArmSysctrl *)hw)->NVIC_IPR7.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR7_PRI_N31_bf(const void *const hw,
                                                                    hri_arm_sysctrl_nvic_ipr7_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR7.reg &= ~((0x3u << 30) & ((mask) << 30));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR7_PRI_N31_bf(const void *const hw,
                                                                     hri_arm_sysctrl_nvic_ipr7_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR7.reg ^= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_sysctrl_nvic_ipr7_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR7_PRI_N31_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR7.reg;
 tmp = (tmp & (0x3u << 30)) >> 30;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_NVIC_IPR7_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr7_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR7.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_ipr7_reg_t
hri_armsysctrlsysctrl_get_NVIC_IPR7_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr7_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->NVIC_IPR7.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_NVIC_IPR7_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr7_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR7.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_NVIC_IPR7_reg(const void *const hw, hri_arm_sysctrl_nvic_ipr7_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR7.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_NVIC_IPR7_reg(const void *const hw,
                                                              hri_arm_sysctrl_nvic_ipr7_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->NVIC_IPR7.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_nvic_ipr7_reg_t hri_armsysctrlsysctrl_read_NVIC_IPR7_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->NVIC_IPR7.reg;
}

static inline void hri_armsysctrlsysctrl_set_SCR_SLEEPONEXIT_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SCR.reg |= (0x1u << 1);
 ;
}

static inline 
# 2925 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 2925 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_SCR_SLEEPONEXIT_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ArmSysctrl *)hw)->SCR.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 2930 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 2930 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_SCR_SLEEPONEXIT_bit(const void *const hw, 
# 2933 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                        _Bool 
# 2933 "../hri/hri_arm_sysctrl_b11.h"
                                                                                             value)
{
 uint8_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->SCR.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ArmSysctrl *)hw)->SCR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_SCR_SLEEPONEXIT_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SCR.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_SCR_SLEEPONEXIT_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SCR.reg ^= (0x1u << 1);
 ;
}

static inline void hri_armsysctrlsysctrl_set_SCR_SLEEPDEEP_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SCR.reg |= (0x1u << 2);
 ;
}

static inline 
# 2965 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 2965 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_SCR_SLEEPDEEP_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ArmSysctrl *)hw)->SCR.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 2970 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 2970 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_SCR_SLEEPDEEP_bit(const void *const hw, 
# 2973 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                      _Bool 
# 2973 "../hri/hri_arm_sysctrl_b11.h"
                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->SCR.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((ArmSysctrl *)hw)->SCR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_SCR_SLEEPDEEP_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SCR.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_SCR_SLEEPDEEP_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SCR.reg ^= (0x1u << 2);
 ;
}

static inline void hri_armsysctrlsysctrl_set_SCR_SEVONPEND_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SCR.reg |= (0x1u << 4);
 ;
}

static inline 
# 3005 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 3005 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_SCR_SEVONPEND_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ArmSysctrl *)hw)->SCR.reg;
 tmp = (tmp & (0x1u << 4)) >> 4;
 return (
# 3010 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 3010 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_SCR_SEVONPEND_bit(const void *const hw, 
# 3013 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                      _Bool 
# 3013 "../hri/hri_arm_sysctrl_b11.h"
                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->SCR.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((ArmSysctrl *)hw)->SCR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_SCR_SEVONPEND_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SCR.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_SCR_SEVONPEND_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SCR.reg ^= (0x1u << 4);
 ;
}

static inline void hri_armsysctrlsysctrl_set_SCR_reg(const void *const hw, hri_arm_sysctrl_scr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SCR.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_scr_reg_t hri_armsysctrlsysctrl_get_SCR_reg(const void *const hw,
                                                                          hri_arm_sysctrl_scr_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmSysctrl *)hw)->SCR.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_SCR_reg(const void *const hw, hri_arm_sysctrl_scr_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->SCR.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_SCR_reg(const void *const hw, hri_arm_sysctrl_scr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SCR.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_SCR_reg(const void *const hw, hri_arm_sysctrl_scr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SCR.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_scr_reg_t hri_armsysctrlsysctrl_read_SCR_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->SCR.reg;
}

static inline void hri_armsysctrlsysctrl_set_SHPR2_PRI_11_bf(const void *const hw, hri_arm_sysctrl_shpr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SHPR2.reg |= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_sysctrl_shpr2_reg_t hri_armsysctrlsysctrl_get_SHPR2_PRI_11_bf(const void *const hw,
                                                                                    hri_arm_sysctrl_shpr2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->SHPR2.reg;
 tmp = (tmp & ((0x3u << 30) & ((mask) << 30))) >> 30;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_SHPR2_PRI_11_bf(const void *const hw, hri_arm_sysctrl_shpr2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->SHPR2.reg;
 tmp &= ~(0x3u << 30);
 tmp |= ((0x3u << 30) & ((data) << 30));
 ((ArmSysctrl *)hw)->SHPR2.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_SHPR2_PRI_11_bf(const void *const hw, hri_arm_sysctrl_shpr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SHPR2.reg &= ~((0x3u << 30) & ((mask) << 30));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_SHPR2_PRI_11_bf(const void *const hw, hri_arm_sysctrl_shpr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SHPR2.reg ^= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_sysctrl_shpr2_reg_t hri_armsysctrlsysctrl_read_SHPR2_PRI_11_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->SHPR2.reg;
 tmp = (tmp & (0x3u << 30)) >> 30;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_SHPR2_reg(const void *const hw, hri_arm_sysctrl_shpr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SHPR2.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_shpr2_reg_t hri_armsysctrlsysctrl_get_SHPR2_reg(const void *const hw,
                                                                              hri_arm_sysctrl_shpr2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->SHPR2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_SHPR2_reg(const void *const hw, hri_arm_sysctrl_shpr2_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->SHPR2.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_SHPR2_reg(const void *const hw, hri_arm_sysctrl_shpr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SHPR2.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_SHPR2_reg(const void *const hw, hri_arm_sysctrl_shpr2_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SHPR2.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_shpr2_reg_t hri_armsysctrlsysctrl_read_SHPR2_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->SHPR2.reg;
}

static inline void hri_armsysctrlsysctrl_set_SHPR3_PRI_14_bf(const void *const hw, hri_arm_sysctrl_shpr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SHPR3.reg |= ((0x3FFFFFu << 2) & ((mask) << 2));
 ;
}

static inline hri_arm_sysctrl_shpr3_reg_t hri_armsysctrlsysctrl_get_SHPR3_PRI_14_bf(const void *const hw,
                                                                                    hri_arm_sysctrl_shpr3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->SHPR3.reg;
 tmp = (tmp & ((0x3FFFFFu << 2) & ((mask) << 2))) >> 2;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_SHPR3_PRI_14_bf(const void *const hw, hri_arm_sysctrl_shpr3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->SHPR3.reg;
 tmp &= ~(0x3FFFFFu << 2);
 tmp |= ((0x3FFFFFu << 2) & ((data) << 2));
 ((ArmSysctrl *)hw)->SHPR3.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_SHPR3_PRI_14_bf(const void *const hw, hri_arm_sysctrl_shpr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SHPR3.reg &= ~((0x3FFFFFu << 2) & ((mask) << 2));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_SHPR3_PRI_14_bf(const void *const hw, hri_arm_sysctrl_shpr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SHPR3.reg ^= ((0x3FFFFFu << 2) & ((mask) << 2));
 ;
}

static inline hri_arm_sysctrl_shpr3_reg_t hri_armsysctrlsysctrl_read_SHPR3_PRI_14_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->SHPR3.reg;
 tmp = (tmp & (0x3FFFFFu << 2)) >> 2;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_SHPR3_PRI_15_bf(const void *const hw, hri_arm_sysctrl_shpr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SHPR3.reg |= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_sysctrl_shpr3_reg_t hri_armsysctrlsysctrl_get_SHPR3_PRI_15_bf(const void *const hw,
                                                                                    hri_arm_sysctrl_shpr3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->SHPR3.reg;
 tmp = (tmp & ((0x3u << 30) & ((mask) << 30))) >> 30;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_SHPR3_PRI_15_bf(const void *const hw, hri_arm_sysctrl_shpr3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->SHPR3.reg;
 tmp &= ~(0x3u << 30);
 tmp |= ((0x3u << 30) & ((data) << 30));
 ((ArmSysctrl *)hw)->SHPR3.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_SHPR3_PRI_15_bf(const void *const hw, hri_arm_sysctrl_shpr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SHPR3.reg &= ~((0x3u << 30) & ((mask) << 30));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_SHPR3_PRI_15_bf(const void *const hw, hri_arm_sysctrl_shpr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SHPR3.reg ^= ((0x3u << 30) & ((mask) << 30));
 ;
}

static inline hri_arm_sysctrl_shpr3_reg_t hri_armsysctrlsysctrl_read_SHPR3_PRI_15_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->SHPR3.reg;
 tmp = (tmp & (0x3u << 30)) >> 30;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_SHPR3_reg(const void *const hw, hri_arm_sysctrl_shpr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SHPR3.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_shpr3_reg_t hri_armsysctrlsysctrl_get_SHPR3_reg(const void *const hw,
                                                                              hri_arm_sysctrl_shpr3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->SHPR3.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_SHPR3_reg(const void *const hw, hri_arm_sysctrl_shpr3_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->SHPR3.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_SHPR3_reg(const void *const hw, hri_arm_sysctrl_shpr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SHPR3.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_SHPR3_reg(const void *const hw, hri_arm_sysctrl_shpr3_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SHPR3.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_shpr3_reg_t hri_armsysctrlsysctrl_read_SHPR3_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->SHPR3.reg;
}

static inline void hri_armsysctrlsysctrl_set_SHCSR_SVCALLPENDED_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SHCSR.reg |= (0x1u << 15);
 ;
}

static inline 
# 3318 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 3318 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_SHCSR_SVCALLPENDED_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((ArmSysctrl *)hw)->SHCSR.reg;
 tmp = (tmp & (0x1u << 15)) >> 15;
 return (
# 3323 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 3323 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_SHCSR_SVCALLPENDED_bit(const void *const hw, 
# 3326 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                           _Bool 
# 3326 "../hri/hri_arm_sysctrl_b11.h"
                                                                                                value)
{
 uint16_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->SHCSR.reg;
 tmp &= ~(0x1u << 15);
 tmp |= value << 15;
 ((ArmSysctrl *)hw)->SHCSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_SHCSR_SVCALLPENDED_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SHCSR.reg &= ~(0x1u << 15);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_SHCSR_SVCALLPENDED_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->SHCSR.reg ^= (0x1u << 15);
 ;
}

static inline void hri_armsysctrlsysctrl_set_SHCSR_reg(const void *const hw, hri_arm_sysctrl_shcsr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SHCSR.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_shcsr_reg_t hri_armsysctrlsysctrl_get_SHCSR_reg(const void *const hw,
                                                                              hri_arm_sysctrl_shcsr_reg_t mask)
{
 uint16_t tmp;
 tmp = ((ArmSysctrl *)hw)->SHCSR.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_SHCSR_reg(const void *const hw, hri_arm_sysctrl_shcsr_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->SHCSR.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_SHCSR_reg(const void *const hw, hri_arm_sysctrl_shcsr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SHCSR.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_SHCSR_reg(const void *const hw, hri_arm_sysctrl_shcsr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->SHCSR.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_shcsr_reg_t hri_armsysctrlsysctrl_read_SHCSR_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->SHCSR.reg;
}

static inline void hri_armsysctrlsysctrl_set_DFSR_HALTED_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DFSR.reg |= (0x1u << 0);
 ;
}

static inline 
# 3400 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 3400 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_DFSR_HALTED_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ArmSysctrl *)hw)->DFSR.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 3405 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 3405 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_DFSR_HALTED_bit(const void *const hw, 
# 3408 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                    _Bool 
# 3408 "../hri/hri_arm_sysctrl_b11.h"
                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DFSR.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ArmSysctrl *)hw)->DFSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DFSR_HALTED_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DFSR.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DFSR_HALTED_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DFSR.reg ^= (0x1u << 0);
 ;
}

static inline void hri_armsysctrlsysctrl_set_DFSR_BKPT_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DFSR.reg |= (0x1u << 1);
 ;
}

static inline 
# 3440 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 3440 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_DFSR_BKPT_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ArmSysctrl *)hw)->DFSR.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 3445 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 3445 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_DFSR_BKPT_bit(const void *const hw, 
# 3448 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                  _Bool 
# 3448 "../hri/hri_arm_sysctrl_b11.h"
                                                                                       value)
{
 uint8_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DFSR.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ArmSysctrl *)hw)->DFSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DFSR_BKPT_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DFSR.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DFSR_BKPT_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DFSR.reg ^= (0x1u << 1);
 ;
}

static inline void hri_armsysctrlsysctrl_set_DFSR_DWTTRAP_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DFSR.reg |= (0x1u << 2);
 ;
}

static inline 
# 3480 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 3480 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_DFSR_DWTTRAP_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ArmSysctrl *)hw)->DFSR.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 3485 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 3485 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_DFSR_DWTTRAP_bit(const void *const hw, 
# 3488 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                     _Bool 
# 3488 "../hri/hri_arm_sysctrl_b11.h"
                                                                                          value)
{
 uint8_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DFSR.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((ArmSysctrl *)hw)->DFSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DFSR_DWTTRAP_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DFSR.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DFSR_DWTTRAP_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DFSR.reg ^= (0x1u << 2);
 ;
}

static inline void hri_armsysctrlsysctrl_set_DFSR_VCATCH_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DFSR.reg |= (0x1u << 3);
 ;
}

static inline 
# 3520 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 3520 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_DFSR_VCATCH_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ArmSysctrl *)hw)->DFSR.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 3525 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 3525 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_DFSR_VCATCH_bit(const void *const hw, 
# 3528 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                    _Bool 
# 3528 "../hri/hri_arm_sysctrl_b11.h"
                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DFSR.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((ArmSysctrl *)hw)->DFSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DFSR_VCATCH_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DFSR.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DFSR_VCATCH_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DFSR.reg ^= (0x1u << 3);
 ;
}

static inline void hri_armsysctrlsysctrl_set_DFSR_EXTERNAL_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DFSR.reg |= (0x1u << 4);
 ;
}

static inline 
# 3560 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 3560 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_DFSR_EXTERNAL_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ArmSysctrl *)hw)->DFSR.reg;
 tmp = (tmp & (0x1u << 4)) >> 4;
 return (
# 3565 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 3565 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_DFSR_EXTERNAL_bit(const void *const hw, 
# 3568 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                      _Bool 
# 3568 "../hri/hri_arm_sysctrl_b11.h"
                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DFSR.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((ArmSysctrl *)hw)->DFSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DFSR_EXTERNAL_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DFSR.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DFSR_EXTERNAL_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DFSR.reg ^= (0x1u << 4);
 ;
}

static inline void hri_armsysctrlsysctrl_set_DFSR_reg(const void *const hw, hri_arm_sysctrl_dfsr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DFSR.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_dfsr_reg_t hri_armsysctrlsysctrl_get_DFSR_reg(const void *const hw,
                                                                            hri_arm_sysctrl_dfsr_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmSysctrl *)hw)->DFSR.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_DFSR_reg(const void *const hw, hri_arm_sysctrl_dfsr_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->DFSR.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DFSR_reg(const void *const hw, hri_arm_sysctrl_dfsr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DFSR.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DFSR_reg(const void *const hw, hri_arm_sysctrl_dfsr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DFSR.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_dfsr_reg_t hri_armsysctrlsysctrl_read_DFSR_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->DFSR.reg;
}

static inline void hri_armsysctrlsysctrl_set_DHCSR_C_DEBUGEN_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg |= (0x1u << 0);
 ;
}

static inline 
# 3642 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 3642 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_DHCSR_C_DEBUGEN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 3647 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 3647 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_DHCSR_C_DEBUGEN_bit(const void *const hw, 
# 3650 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                        _Bool 
# 3650 "../hri/hri_arm_sysctrl_b11.h"
                                                                                             value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ArmSysctrl *)hw)->DHCSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DHCSR_C_DEBUGEN_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DHCSR_C_DEBUGEN_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg ^= (0x1u << 0);
 ;
}

static inline void hri_armsysctrlsysctrl_set_DHCSR_C_HALT_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg |= (0x1u << 1);
 ;
}

static inline 
# 3682 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 3682 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_DHCSR_C_HALT_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 3687 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 3687 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_DHCSR_C_HALT_bit(const void *const hw, 
# 3690 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                     _Bool 
# 3690 "../hri/hri_arm_sysctrl_b11.h"
                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ArmSysctrl *)hw)->DHCSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DHCSR_C_HALT_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DHCSR_C_HALT_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg ^= (0x1u << 1);
 ;
}

static inline void hri_armsysctrlsysctrl_set_DHCSR_C_STEP_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg |= (0x1u << 2);
 ;
}

static inline 
# 3722 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 3722 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_DHCSR_C_STEP_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 3727 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 3727 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_DHCSR_C_STEP_bit(const void *const hw, 
# 3730 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                     _Bool 
# 3730 "../hri/hri_arm_sysctrl_b11.h"
                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((ArmSysctrl *)hw)->DHCSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DHCSR_C_STEP_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DHCSR_C_STEP_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg ^= (0x1u << 2);
 ;
}

static inline void hri_armsysctrlsysctrl_set_DHCSR_C_MASKINTS_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg |= (0x1u << 3);
 ;
}

static inline 
# 3762 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 3762 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_DHCSR_C_MASKINTS_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 3767 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 3767 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_DHCSR_C_MASKINTS_bit(const void *const hw, 
# 3770 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                         _Bool 
# 3770 "../hri/hri_arm_sysctrl_b11.h"
                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((ArmSysctrl *)hw)->DHCSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DHCSR_C_MASKINTS_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DHCSR_C_MASKINTS_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg ^= (0x1u << 3);
 ;
}

static inline void hri_armsysctrlsysctrl_set_DHCSR_S_REGRDY_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg |= (0x1u << 16);
 ;
}

static inline 
# 3802 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 3802 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_DHCSR_S_REGRDY_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp = (tmp & (0x1u << 16)) >> 16;
 return (
# 3807 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 3807 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_DHCSR_S_REGRDY_bit(const void *const hw, 
# 3810 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                       _Bool 
# 3810 "../hri/hri_arm_sysctrl_b11.h"
                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp &= ~(0x1u << 16);
 tmp |= value << 16;
 ((ArmSysctrl *)hw)->DHCSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DHCSR_S_REGRDY_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg &= ~(0x1u << 16);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DHCSR_S_REGRDY_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg ^= (0x1u << 16);
 ;
}

static inline void hri_armsysctrlsysctrl_set_DHCSR_S_HALT_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg |= (0x1u << 17);
 ;
}

static inline 
# 3842 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 3842 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_DHCSR_S_HALT_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp = (tmp & (0x1u << 17)) >> 17;
 return (
# 3847 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 3847 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_DHCSR_S_HALT_bit(const void *const hw, 
# 3850 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                     _Bool 
# 3850 "../hri/hri_arm_sysctrl_b11.h"
                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp &= ~(0x1u << 17);
 tmp |= value << 17;
 ((ArmSysctrl *)hw)->DHCSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DHCSR_S_HALT_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg &= ~(0x1u << 17);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DHCSR_S_HALT_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg ^= (0x1u << 17);
 ;
}

static inline void hri_armsysctrlsysctrl_set_DHCSR_S_SLEEP_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg |= (0x1u << 18);
 ;
}

static inline 
# 3882 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 3882 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_DHCSR_S_SLEEP_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp = (tmp & (0x1u << 18)) >> 18;
 return (
# 3887 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 3887 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_DHCSR_S_SLEEP_bit(const void *const hw, 
# 3890 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                      _Bool 
# 3890 "../hri/hri_arm_sysctrl_b11.h"
                                                                                           value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp &= ~(0x1u << 18);
 tmp |= value << 18;
 ((ArmSysctrl *)hw)->DHCSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DHCSR_S_SLEEP_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg &= ~(0x1u << 18);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DHCSR_S_SLEEP_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg ^= (0x1u << 18);
 ;
}

static inline void hri_armsysctrlsysctrl_set_DHCSR_S_LOCKUP_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg |= (0x1u << 19);
 ;
}

static inline 
# 3922 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 3922 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_DHCSR_S_LOCKUP_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp = (tmp & (0x1u << 19)) >> 19;
 return (
# 3927 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 3927 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_DHCSR_S_LOCKUP_bit(const void *const hw, 
# 3930 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                       _Bool 
# 3930 "../hri/hri_arm_sysctrl_b11.h"
                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp &= ~(0x1u << 19);
 tmp |= value << 19;
 ((ArmSysctrl *)hw)->DHCSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DHCSR_S_LOCKUP_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg &= ~(0x1u << 19);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DHCSR_S_LOCKUP_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg ^= (0x1u << 19);
 ;
}

static inline void hri_armsysctrlsysctrl_set_DHCSR_S_RETIRE_ST_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg |= (0x1u << 24);
 ;
}

static inline 
# 3962 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 3962 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_DHCSR_S_RETIRE_ST_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp = (tmp & (0x1u << 24)) >> 24;
 return (
# 3967 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 3967 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_DHCSR_S_RETIRE_ST_bit(const void *const hw, 
# 3970 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                          _Bool 
# 3970 "../hri/hri_arm_sysctrl_b11.h"
                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp &= ~(0x1u << 24);
 tmp |= value << 24;
 ((ArmSysctrl *)hw)->DHCSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DHCSR_S_RETIRE_ST_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg &= ~(0x1u << 24);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DHCSR_S_RETIRE_ST_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg ^= (0x1u << 24);
 ;
}

static inline void hri_armsysctrlsysctrl_set_DHCSR_S_RESET_ST_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg |= (0x1u << 25);
 ;
}

static inline 
# 4002 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 4002 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_DHCSR_S_RESET_ST_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp = (tmp & (0x1u << 25)) >> 25;
 return (
# 4007 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 4007 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_DHCSR_S_RESET_ST_bit(const void *const hw, 
# 4010 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                         _Bool 
# 4010 "../hri/hri_arm_sysctrl_b11.h"
                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp &= ~(0x1u << 25);
 tmp |= value << 25;
 ((ArmSysctrl *)hw)->DHCSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DHCSR_S_RESET_ST_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg &= ~(0x1u << 25);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DHCSR_S_RESET_ST_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg ^= (0x1u << 25);
 ;
}

static inline void hri_armsysctrlsysctrl_set_DHCSR_reg(const void *const hw, hri_arm_sysctrl_dhcsr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_dhcsr_reg_t hri_armsysctrlsysctrl_get_DHCSR_reg(const void *const hw,
                                                                              hri_arm_sysctrl_dhcsr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DHCSR.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_DHCSR_reg(const void *const hw, hri_arm_sysctrl_dhcsr_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DHCSR_reg(const void *const hw, hri_arm_sysctrl_dhcsr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DHCSR_reg(const void *const hw, hri_arm_sysctrl_dhcsr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DHCSR.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_dhcsr_reg_t hri_armsysctrlsysctrl_read_DHCSR_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->DHCSR.reg;
}

static inline void hri_armsysctrlsysctrl_set_DCRSR_REGWNR_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DCRSR.reg |= (0x1u << 16);
 ;
}

static inline 
# 4084 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 4084 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_DCRSR_REGWNR_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DCRSR.reg;
 tmp = (tmp & (0x1u << 16)) >> 16;
 return (
# 4089 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 4089 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_DCRSR_REGWNR_bit(const void *const hw, 
# 4092 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                     _Bool 
# 4092 "../hri/hri_arm_sysctrl_b11.h"
                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DCRSR.reg;
 tmp &= ~(0x1u << 16);
 tmp |= value << 16;
 ((ArmSysctrl *)hw)->DCRSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DCRSR_REGWNR_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DCRSR.reg &= ~(0x1u << 16);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DCRSR_REGWNR_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DCRSR.reg ^= (0x1u << 16);
 ;
}

static inline void hri_armsysctrlsysctrl_set_DCRSR_REGSEL_bf(const void *const hw, hri_arm_sysctrl_dcrsr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DCRSR.reg |= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_sysctrl_dcrsr_reg_t hri_armsysctrlsysctrl_get_DCRSR_REGSEL_bf(const void *const hw,
                                                                                    hri_arm_sysctrl_dcrsr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DCRSR.reg;
 tmp = (tmp & ((0x1Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_DCRSR_REGSEL_bf(const void *const hw, hri_arm_sysctrl_dcrsr_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DCRSR.reg;
 tmp &= ~(0x1Fu << 0);
 tmp |= ((0x1Fu << 0) & ((data) << 0));
 ((ArmSysctrl *)hw)->DCRSR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DCRSR_REGSEL_bf(const void *const hw, hri_arm_sysctrl_dcrsr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DCRSR.reg &= ~((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DCRSR_REGSEL_bf(const void *const hw, hri_arm_sysctrl_dcrsr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DCRSR.reg ^= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_sysctrl_dcrsr_reg_t hri_armsysctrlsysctrl_read_DCRSR_REGSEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DCRSR.reg;
 tmp = (tmp & (0x1Fu << 0)) >> 0;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_DCRSR_reg(const void *const hw, hri_arm_sysctrl_dcrsr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DCRSR.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_dcrsr_reg_t hri_armsysctrlsysctrl_get_DCRSR_reg(const void *const hw,
                                                                              hri_arm_sysctrl_dcrsr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DCRSR.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_DCRSR_reg(const void *const hw, hri_arm_sysctrl_dcrsr_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->DCRSR.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DCRSR_reg(const void *const hw, hri_arm_sysctrl_dcrsr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DCRSR.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DCRSR_reg(const void *const hw, hri_arm_sysctrl_dcrsr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DCRSR.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_dcrsr_reg_t hri_armsysctrlsysctrl_read_DCRSR_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->DCRSR.reg;
}

static inline void hri_armsysctrlsysctrl_set_DCRDR_DBGTMP_bf(const void *const hw, hri_arm_sysctrl_dcrdr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DCRDR.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_sysctrl_dcrdr_reg_t hri_armsysctrlsysctrl_get_DCRDR_DBGTMP_bf(const void *const hw,
                                                                                    hri_arm_sysctrl_dcrdr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DCRDR.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_DCRDR_DBGTMP_bf(const void *const hw, hri_arm_sysctrl_dcrdr_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DCRDR.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((ArmSysctrl *)hw)->DCRDR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DCRDR_DBGTMP_bf(const void *const hw, hri_arm_sysctrl_dcrdr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DCRDR.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DCRDR_DBGTMP_bf(const void *const hw, hri_arm_sysctrl_dcrdr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DCRDR.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_arm_sysctrl_dcrdr_reg_t hri_armsysctrlsysctrl_read_DCRDR_DBGTMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DCRDR.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_set_DCRDR_reg(const void *const hw, hri_arm_sysctrl_dcrdr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DCRDR.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_dcrdr_reg_t hri_armsysctrlsysctrl_get_DCRDR_reg(const void *const hw,
                                                                              hri_arm_sysctrl_dcrdr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DCRDR.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_DCRDR_reg(const void *const hw, hri_arm_sysctrl_dcrdr_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->DCRDR.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DCRDR_reg(const void *const hw, hri_arm_sysctrl_dcrdr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DCRDR.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DCRDR_reg(const void *const hw, hri_arm_sysctrl_dcrdr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DCRDR.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_dcrdr_reg_t hri_armsysctrlsysctrl_read_DCRDR_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->DCRDR.reg;
}

static inline void hri_armsysctrlsysctrl_set_DEMCR_VC_CORERESET_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DEMCR.reg |= (0x1u << 0);
 ;
}

static inline 
# 4306 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 4306 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_DEMCR_VC_CORERESET_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DEMCR.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 4311 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 4311 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_DEMCR_VC_CORERESET_bit(const void *const hw, 
# 4314 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                           _Bool 
# 4314 "../hri/hri_arm_sysctrl_b11.h"
                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DEMCR.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ArmSysctrl *)hw)->DEMCR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DEMCR_VC_CORERESET_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DEMCR.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DEMCR_VC_CORERESET_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DEMCR.reg ^= (0x1u << 0);
 ;
}

static inline void hri_armsysctrlsysctrl_set_DEMCR_VC_HARDERR_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DEMCR.reg |= (0x1u << 10);
 ;
}

static inline 
# 4346 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 4346 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_DEMCR_VC_HARDERR_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DEMCR.reg;
 tmp = (tmp & (0x1u << 10)) >> 10;
 return (
# 4351 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 4351 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_DEMCR_VC_HARDERR_bit(const void *const hw, 
# 4354 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                         _Bool 
# 4354 "../hri/hri_arm_sysctrl_b11.h"
                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DEMCR.reg;
 tmp &= ~(0x1u << 10);
 tmp |= value << 10;
 ((ArmSysctrl *)hw)->DEMCR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DEMCR_VC_HARDERR_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DEMCR.reg &= ~(0x1u << 10);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DEMCR_VC_HARDERR_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DEMCR.reg ^= (0x1u << 10);
 ;
}

static inline void hri_armsysctrlsysctrl_set_DEMCR_DWTENA_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DEMCR.reg |= (0x1u << 24);
 ;
}

static inline 
# 4386 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 4386 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_DEMCR_DWTENA_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DEMCR.reg;
 tmp = (tmp & (0x1u << 24)) >> 24;
 return (
# 4391 "../hri/hri_arm_sysctrl_b11.h" 3 4
        _Bool
# 4391 "../hri/hri_arm_sysctrl_b11.h"
            )tmp;
}

static inline void hri_armsysctrlsysctrl_write_DEMCR_DWTENA_bit(const void *const hw, 
# 4394 "../hri/hri_arm_sysctrl_b11.h" 3 4
                                                                                     _Bool 
# 4394 "../hri/hri_arm_sysctrl_b11.h"
                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((ArmSysctrl *)hw)->DEMCR.reg;
 tmp &= ~(0x1u << 24);
 tmp |= value << 24;
 ((ArmSysctrl *)hw)->DEMCR.reg = tmp;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DEMCR_DWTENA_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DEMCR.reg &= ~(0x1u << 24);
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DEMCR_DWTENA_bit(const void *const hw)
{
 ;
 ((ArmSysctrl *)hw)->DEMCR.reg ^= (0x1u << 24);
 ;
}

static inline void hri_armsysctrlsysctrl_set_DEMCR_reg(const void *const hw, hri_arm_sysctrl_demcr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DEMCR.reg |= mask;
 ;
}

static inline hri_arm_sysctrl_demcr_reg_t hri_armsysctrlsysctrl_get_DEMCR_reg(const void *const hw,
                                                                              hri_arm_sysctrl_demcr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->DEMCR.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_armsysctrlsysctrl_write_DEMCR_reg(const void *const hw, hri_arm_sysctrl_demcr_reg_t data)
{
 ;
 ((ArmSysctrl *)hw)->DEMCR.reg = data;
 ;
}

static inline void hri_armsysctrlsysctrl_clear_DEMCR_reg(const void *const hw, hri_arm_sysctrl_demcr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DEMCR.reg &= ~mask;
 ;
}

static inline void hri_armsysctrlsysctrl_toggle_DEMCR_reg(const void *const hw, hri_arm_sysctrl_demcr_reg_t mask)
{
 ;
 ((ArmSysctrl *)hw)->DEMCR.reg ^= mask;
 ;
}

static inline hri_arm_sysctrl_demcr_reg_t hri_armsysctrlsysctrl_read_DEMCR_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->DEMCR.reg;
}

static inline hri_arm_sysctrl_actlr_reg_t hri_armsysctrlsysctrl_get_ACTLR_ACTLR_bf(const void *const hw,
                                                                                   hri_arm_sysctrl_actlr_reg_t mask)
{
 return (((ArmSysctrl *)hw)->ACTLR.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_sysctrl_actlr_reg_t hri_armsysctrlsysctrl_read_ACTLR_ACTLR_bf(const void *const hw)
{
 return (((ArmSysctrl *)hw)->ACTLR.reg & (0xFFFFFFFFu << 0)) >> 0;
}

static inline hri_arm_sysctrl_actlr_reg_t hri_armsysctrlsysctrl_get_ACTLR_reg(const void *const hw,
                                                                              hri_arm_sysctrl_actlr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->ACTLR.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_sysctrl_actlr_reg_t hri_armsysctrlsysctrl_read_ACTLR_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->ACTLR.reg;
}

static inline 
# 4486 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 4486 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_SYST_CALIB_SKEW_bit(const void *const hw)
{
 return (((ArmSysctrl *)hw)->SYST_CALIB.reg & (0x1u << 30)) >> 30;
}

static inline 
# 4491 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 4491 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_SYST_CALIB_NOREF_bit(const void *const hw)
{
 return (((ArmSysctrl *)hw)->SYST_CALIB.reg & (0x1u << 31)) >> 31;
}

static inline hri_arm_sysctrl_syst_calib_reg_t
hri_armsysctrlsysctrl_get_SYST_CALIB_TENMS_bf(const void *const hw, hri_arm_sysctrl_syst_calib_reg_t mask)
{
 return (((ArmSysctrl *)hw)->SYST_CALIB.reg & ((0xFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_arm_sysctrl_syst_calib_reg_t hri_armsysctrlsysctrl_read_SYST_CALIB_TENMS_bf(const void *const hw)
{
 return (((ArmSysctrl *)hw)->SYST_CALIB.reg & (0xFFFFFFu << 0)) >> 0;
}

static inline hri_arm_sysctrl_syst_calib_reg_t
hri_armsysctrlsysctrl_get_SYST_CALIB_reg(const void *const hw, hri_arm_sysctrl_syst_calib_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->SYST_CALIB.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_sysctrl_syst_calib_reg_t hri_armsysctrlsysctrl_read_SYST_CALIB_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->SYST_CALIB.reg;
}

static inline hri_arm_sysctrl_cpuid_reg_t hri_armsysctrlsysctrl_get_CPUID_CPUID_bf(const void *const hw,
                                                                                   hri_arm_sysctrl_cpuid_reg_t mask)
{
 return (((ArmSysctrl *)hw)->CPUID.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_sysctrl_cpuid_reg_t hri_armsysctrlsysctrl_read_CPUID_CPUID_bf(const void *const hw)
{
 return (((ArmSysctrl *)hw)->CPUID.reg & (0xFFFFFFFFu << 0)) >> 0;
}

static inline hri_arm_sysctrl_cpuid_reg_t hri_armsysctrlsysctrl_get_CPUID_reg(const void *const hw,
                                                                              hri_arm_sysctrl_cpuid_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->CPUID.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_sysctrl_cpuid_reg_t hri_armsysctrlsysctrl_read_CPUID_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->CPUID.reg;
}

static inline 
# 4547 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 4547 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_ICSR_ISRPENDING_bit(const void *const hw)
{
 return (((ArmSysctrl *)hw)->ICSR.reg & (0x1u << 22)) >> 22;
}

static inline 
# 4552 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 4552 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_ICSR_ISRPREEMPT_bit(const void *const hw)
{
 return (((ArmSysctrl *)hw)->ICSR.reg & (0x1u << 23)) >> 23;
}

static inline 
# 4557 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 4557 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_ICSR_PENDSTCLR_bit(const void *const hw)
{
 return (((ArmSysctrl *)hw)->ICSR.reg & (0x1u << 25)) >> 25;
}

static inline 
# 4562 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 4562 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_ICSR_PENDSTSET_bit(const void *const hw)
{
 return (((ArmSysctrl *)hw)->ICSR.reg & (0x1u << 26)) >> 26;
}

static inline 
# 4567 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 4567 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_ICSR_PENDSVCLR_bit(const void *const hw)
{
 return (((ArmSysctrl *)hw)->ICSR.reg & (0x1u << 27)) >> 27;
}

static inline 
# 4572 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 4572 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_ICSR_PENDSVSET_bit(const void *const hw)
{
 return (((ArmSysctrl *)hw)->ICSR.reg & (0x1u << 28)) >> 28;
}

static inline 
# 4577 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 4577 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_ICSR_NMIPENDSET_bit(const void *const hw)
{
 return (((ArmSysctrl *)hw)->ICSR.reg & (0x1u << 31)) >> 31;
}

static inline hri_arm_sysctrl_icsr_reg_t hri_armsysctrlsysctrl_get_ICSR_VECTACTIVE_bf(const void *const hw,
                                                                                      hri_arm_sysctrl_icsr_reg_t mask)
{
 return (((ArmSysctrl *)hw)->ICSR.reg & ((0x1FFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_arm_sysctrl_icsr_reg_t hri_armsysctrlsysctrl_read_ICSR_VECTACTIVE_bf(const void *const hw)
{
 return (((ArmSysctrl *)hw)->ICSR.reg & (0x1FFu << 0)) >> 0;
}

static inline hri_arm_sysctrl_icsr_reg_t hri_armsysctrlsysctrl_get_ICSR_VECTPENDING_bf(const void *const hw,
                                                                                       hri_arm_sysctrl_icsr_reg_t mask)
{
 return (((ArmSysctrl *)hw)->ICSR.reg & ((0x1FFu << 12) & ((mask) << 12))) >> 12;
}

static inline hri_arm_sysctrl_icsr_reg_t hri_armsysctrlsysctrl_read_ICSR_VECTPENDING_bf(const void *const hw)
{
 return (((ArmSysctrl *)hw)->ICSR.reg & (0x1FFu << 12)) >> 12;
}

static inline hri_arm_sysctrl_icsr_reg_t hri_armsysctrlsysctrl_get_ICSR_reg(const void *const hw,
                                                                            hri_arm_sysctrl_icsr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->ICSR.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_sysctrl_icsr_reg_t hri_armsysctrlsysctrl_read_ICSR_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->ICSR.reg;
}

static inline 
# 4618 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 4618 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_AIRCR_VECTCLRACTIVE_bit(const void *const hw)
{
 return (((ArmSysctrl *)hw)->AIRCR.reg & (0x1u << 1)) >> 1;
}

static inline 
# 4623 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 4623 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_AIRCR_SYSRESETREQ_bit(const void *const hw)
{
 return (((ArmSysctrl *)hw)->AIRCR.reg & (0x1u << 2)) >> 2;
}

static inline 
# 4628 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 4628 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_AIRCR_ENDIANNESS_bit(const void *const hw)
{
 return (((ArmSysctrl *)hw)->AIRCR.reg & (0x1u << 15)) >> 15;
}

static inline hri_arm_sysctrl_aircr_reg_t hri_armsysctrlsysctrl_get_AIRCR_VECTKEY_bf(const void *const hw,
                                                                                     hri_arm_sysctrl_aircr_reg_t mask)
{
 return (((ArmSysctrl *)hw)->AIRCR.reg & ((0xFFFFu << 16) & ((mask) << 16))) >> 16;
}

static inline hri_arm_sysctrl_aircr_reg_t hri_armsysctrlsysctrl_read_AIRCR_VECTKEY_bf(const void *const hw)
{
 return (((ArmSysctrl *)hw)->AIRCR.reg & (0xFFFFu << 16)) >> 16;
}

static inline hri_arm_sysctrl_aircr_reg_t hri_armsysctrlsysctrl_get_AIRCR_reg(const void *const hw,
                                                                              hri_arm_sysctrl_aircr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ArmSysctrl *)hw)->AIRCR.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_sysctrl_aircr_reg_t hri_armsysctrlsysctrl_read_AIRCR_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->AIRCR.reg;
}

static inline 
# 4658 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 4658 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_CCR_UNALIGN_TRP_bit(const void *const hw)
{
 return (((ArmSysctrl *)hw)->CCR.reg & (0x1u << 3)) >> 3;
}

static inline 
# 4663 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 4663 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_CCR_STKALIGN_bit(const void *const hw)
{
 return (((ArmSysctrl *)hw)->CCR.reg & (0x1u << 9)) >> 9;
}

static inline hri_arm_sysctrl_ccr_reg_t hri_armsysctrlsysctrl_get_CCR_reg(const void *const hw,
                                                                          hri_arm_sysctrl_ccr_reg_t mask)
{
 uint16_t tmp;
 tmp = ((ArmSysctrl *)hw)->CCR.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_sysctrl_ccr_reg_t hri_armsysctrlsysctrl_read_CCR_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->CCR.reg;
}

static inline hri_arm_sysctrl_scs_pid4_reg_t
hri_armsysctrlsysctrl_get_SCS_PID4_JEP106_C_CODE_bf(const void *const hw, hri_arm_sysctrl_scs_pid4_reg_t mask)
{
 return (((ArmSysctrl *)hw)->SCS_PID4.reg & ((0xFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_arm_sysctrl_scs_pid4_reg_t hri_armsysctrlsysctrl_read_SCS_PID4_JEP106_C_CODE_bf(const void *const hw)
{
 return (((ArmSysctrl *)hw)->SCS_PID4.reg & (0xFu << 0))
        >> 0;
}

static inline hri_arm_sysctrl_scs_pid4_reg_t
hri_armsysctrlsysctrl_get_SCS_PID4_BLOCK_COUNT_bf(const void *const hw, hri_arm_sysctrl_scs_pid4_reg_t mask)
{
 return (((ArmSysctrl *)hw)->SCS_PID4.reg & ((0xFu << 4) & ((mask) << 4)))
        >> 4;
}

static inline hri_arm_sysctrl_scs_pid4_reg_t hri_armsysctrlsysctrl_read_SCS_PID4_BLOCK_COUNT_bf(const void *const hw)
{
 return (((ArmSysctrl *)hw)->SCS_PID4.reg & (0xFu << 4))
        >> 4;
}

static inline hri_arm_sysctrl_scs_pid4_reg_t hri_armsysctrlsysctrl_get_SCS_PID4_reg(const void *const hw,
                                                                                    hri_arm_sysctrl_scs_pid4_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmSysctrl *)hw)->SCS_PID4.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_sysctrl_scs_pid4_reg_t hri_armsysctrlsysctrl_read_SCS_PID4_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->SCS_PID4.reg;
}

static inline hri_arm_sysctrl_scs_pid0_reg_t
hri_armsysctrlsysctrl_get_SCS_PID0_PART_NUMBER_bf(const void *const hw, hri_arm_sysctrl_scs_pid0_reg_t mask)
{
 return (((ArmSysctrl *)hw)->SCS_PID0.reg & ((0xFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_arm_sysctrl_scs_pid0_reg_t hri_armsysctrlsysctrl_read_SCS_PID0_PART_NUMBER_bf(const void *const hw)
{
 return (((ArmSysctrl *)hw)->SCS_PID0.reg & (0xFFu << 0))
        >> 0;
}

static inline hri_arm_sysctrl_scs_pid0_reg_t hri_armsysctrlsysctrl_get_SCS_PID0_reg(const void *const hw,
                                                                                    hri_arm_sysctrl_scs_pid0_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmSysctrl *)hw)->SCS_PID0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_sysctrl_scs_pid0_reg_t hri_armsysctrlsysctrl_read_SCS_PID0_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->SCS_PID0.reg;
}

static inline hri_arm_sysctrl_scs_pid1_reg_t
hri_armsysctrlsysctrl_get_SCS_PID1_PART_NUMBER_bf(const void *const hw, hri_arm_sysctrl_scs_pid1_reg_t mask)
{
 return (((ArmSysctrl *)hw)->SCS_PID1.reg & ((0xFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_arm_sysctrl_scs_pid1_reg_t hri_armsysctrlsysctrl_read_SCS_PID1_PART_NUMBER_bf(const void *const hw)
{
 return (((ArmSysctrl *)hw)->SCS_PID1.reg & (0xFu << 0))
        >> 0;
}

static inline hri_arm_sysctrl_scs_pid1_reg_t
hri_armsysctrlsysctrl_get_SCS_PID1_JEP106_ID_3_0_bf(const void *const hw, hri_arm_sysctrl_scs_pid1_reg_t mask)
{
 return (((ArmSysctrl *)hw)->SCS_PID1.reg & ((0xFu << 4) & ((mask) << 4)))
        >> 4;
}

static inline hri_arm_sysctrl_scs_pid1_reg_t hri_armsysctrlsysctrl_read_SCS_PID1_JEP106_ID_3_0_bf(const void *const hw)
{
 return (((ArmSysctrl *)hw)->SCS_PID1.reg & (0xFu << 4))
        >> 4;
}

static inline hri_arm_sysctrl_scs_pid1_reg_t hri_armsysctrlsysctrl_get_SCS_PID1_reg(const void *const hw,
                                                                                    hri_arm_sysctrl_scs_pid1_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmSysctrl *)hw)->SCS_PID1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_sysctrl_scs_pid1_reg_t hri_armsysctrlsysctrl_read_SCS_PID1_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->SCS_PID1.reg;
}

static inline 
# 4789 "../hri/hri_arm_sysctrl_b11.h" 3 4
             _Bool 
# 4789 "../hri/hri_arm_sysctrl_b11.h"
                  hri_armsysctrlsysctrl_get_SCS_PID2_JEDEC_USED_bit(const void *const hw)
{
 return (((ArmSysctrl *)hw)->SCS_PID2.reg & (0x1u << 3))
        >> 3;
}

static inline hri_arm_sysctrl_scs_pid2_reg_t
hri_armsysctrlsysctrl_get_SCS_PID2_JEP106_ID_6_4_bf(const void *const hw, hri_arm_sysctrl_scs_pid2_reg_t mask)
{
 return (((ArmSysctrl *)hw)->SCS_PID2.reg & ((0x7u << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_arm_sysctrl_scs_pid2_reg_t hri_armsysctrlsysctrl_read_SCS_PID2_JEP106_ID_6_4_bf(const void *const hw)
{
 return (((ArmSysctrl *)hw)->SCS_PID2.reg & (0x7u << 0))
        >> 0;
}

static inline hri_arm_sysctrl_scs_pid2_reg_t
hri_armsysctrlsysctrl_get_SCS_PID2_REVISION_bf(const void *const hw, hri_arm_sysctrl_scs_pid2_reg_t mask)
{
 return (((ArmSysctrl *)hw)->SCS_PID2.reg & ((0xFu << 4) & ((mask) << 4)))
        >> 4;
}

static inline hri_arm_sysctrl_scs_pid2_reg_t hri_armsysctrlsysctrl_read_SCS_PID2_REVISION_bf(const void *const hw)
{
 return (((ArmSysctrl *)hw)->SCS_PID2.reg & (0xFu << 4)) >> 4;
}

static inline hri_arm_sysctrl_scs_pid2_reg_t hri_armsysctrlsysctrl_get_SCS_PID2_reg(const void *const hw,
                                                                                    hri_arm_sysctrl_scs_pid2_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmSysctrl *)hw)->SCS_PID2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_sysctrl_scs_pid2_reg_t hri_armsysctrlsysctrl_read_SCS_PID2_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->SCS_PID2.reg;
}

static inline hri_arm_sysctrl_scs_pid3_reg_t
hri_armsysctrlsysctrl_get_SCS_PID3_CUSTOMER_MOD_NUMBER_bf(const void *const hw, hri_arm_sysctrl_scs_pid3_reg_t mask)
{
 return (((ArmSysctrl *)hw)->SCS_PID3.reg & ((0xFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_arm_sysctrl_scs_pid3_reg_t
hri_armsysctrlsysctrl_read_SCS_PID3_CUSTOMER_MOD_NUMBER_bf(const void *const hw)
{
 return (((ArmSysctrl *)hw)->SCS_PID3.reg & (0xFu << 0))
        >> 0;
}

static inline hri_arm_sysctrl_scs_pid3_reg_t
hri_armsysctrlsysctrl_get_SCS_PID3_ECO_REV_NUMBER_bf(const void *const hw, hri_arm_sysctrl_scs_pid3_reg_t mask)
{
 return (((ArmSysctrl *)hw)->SCS_PID3.reg & ((0xFu << 4) & ((mask) << 4)))
        >> 4;
}

static inline hri_arm_sysctrl_scs_pid3_reg_t hri_armsysctrlsysctrl_read_SCS_PID3_ECO_REV_NUMBER_bf(const void *const hw)
{
 return (((ArmSysctrl *)hw)->SCS_PID3.reg & (0xFu << 4))
        >> 4;
}

static inline hri_arm_sysctrl_scs_pid3_reg_t hri_armsysctrlsysctrl_get_SCS_PID3_reg(const void *const hw,
                                                                                    hri_arm_sysctrl_scs_pid3_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmSysctrl *)hw)->SCS_PID3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_sysctrl_scs_pid3_reg_t hri_armsysctrlsysctrl_read_SCS_PID3_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->SCS_PID3.reg;
}

static inline hri_arm_sysctrl_scs_cid0_reg_t
hri_armsysctrlsysctrl_get_SCS_CID0_SCS_CID0_bf(const void *const hw, hri_arm_sysctrl_scs_cid0_reg_t mask)
{
 return (((ArmSysctrl *)hw)->SCS_CID0.reg & ((0xFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_arm_sysctrl_scs_cid0_reg_t hri_armsysctrlsysctrl_read_SCS_CID0_SCS_CID0_bf(const void *const hw)
{
 return (((ArmSysctrl *)hw)->SCS_CID0.reg & (0xFFu << 0)) >> 0;
}

static inline hri_arm_sysctrl_scs_cid0_reg_t hri_armsysctrlsysctrl_get_SCS_CID0_reg(const void *const hw,
                                                                                    hri_arm_sysctrl_scs_cid0_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmSysctrl *)hw)->SCS_CID0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_sysctrl_scs_cid0_reg_t hri_armsysctrlsysctrl_read_SCS_CID0_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->SCS_CID0.reg;
}

static inline hri_arm_sysctrl_scs_cid1_reg_t
hri_armsysctrlsysctrl_get_SCS_CID1_SCS_CID1_bf(const void *const hw, hri_arm_sysctrl_scs_cid1_reg_t mask)
{
 return (((ArmSysctrl *)hw)->SCS_CID1.reg & ((0xFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_arm_sysctrl_scs_cid1_reg_t hri_armsysctrlsysctrl_read_SCS_CID1_SCS_CID1_bf(const void *const hw)
{
 return (((ArmSysctrl *)hw)->SCS_CID1.reg & (0xFFu << 0)) >> 0;
}

static inline hri_arm_sysctrl_scs_cid1_reg_t hri_armsysctrlsysctrl_get_SCS_CID1_reg(const void *const hw,
                                                                                    hri_arm_sysctrl_scs_cid1_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmSysctrl *)hw)->SCS_CID1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_sysctrl_scs_cid1_reg_t hri_armsysctrlsysctrl_read_SCS_CID1_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->SCS_CID1.reg;
}

static inline hri_arm_sysctrl_scs_cid2_reg_t
hri_armsysctrlsysctrl_get_SCS_CID2_SCS_CID2_bf(const void *const hw, hri_arm_sysctrl_scs_cid2_reg_t mask)
{
 return (((ArmSysctrl *)hw)->SCS_CID2.reg & ((0xFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_arm_sysctrl_scs_cid2_reg_t hri_armsysctrlsysctrl_read_SCS_CID2_SCS_CID2_bf(const void *const hw)
{
 return (((ArmSysctrl *)hw)->SCS_CID2.reg & (0xFFu << 0)) >> 0;
}

static inline hri_arm_sysctrl_scs_cid2_reg_t hri_armsysctrlsysctrl_get_SCS_CID2_reg(const void *const hw,
                                                                                    hri_arm_sysctrl_scs_cid2_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmSysctrl *)hw)->SCS_CID2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_sysctrl_scs_cid2_reg_t hri_armsysctrlsysctrl_read_SCS_CID2_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->SCS_CID2.reg;
}

static inline hri_arm_sysctrl_scs_cid3_reg_t
hri_armsysctrlsysctrl_get_SCS_CID3_SCS_CID3_bf(const void *const hw, hri_arm_sysctrl_scs_cid3_reg_t mask)
{
 return (((ArmSysctrl *)hw)->SCS_CID3.reg & ((0xFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_arm_sysctrl_scs_cid3_reg_t hri_armsysctrlsysctrl_read_SCS_CID3_SCS_CID3_bf(const void *const hw)
{
 return (((ArmSysctrl *)hw)->SCS_CID3.reg & (0xFFu << 0)) >> 0;
}

static inline hri_arm_sysctrl_scs_cid3_reg_t hri_armsysctrlsysctrl_get_SCS_CID3_reg(const void *const hw,
                                                                                    hri_arm_sysctrl_scs_cid3_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ArmSysctrl *)hw)->SCS_CID3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_arm_sysctrl_scs_cid3_reg_t hri_armsysctrlsysctrl_read_SCS_CID3_reg(const void *const hw)
{
 return ((ArmSysctrl *)hw)->SCS_CID3.reg;
}
# 54 "../hri/hri_b11.h" 2
# 1 "../hri/hri_dualtimer_b11.h" 1
# 45 "../hri/hri_dualtimer_b11.h"
#define _HRI_DUALTIMER_B11_H_INCLUDED_ 
# 58 "../hri/hri_dualtimer_b11.h"
#define DUALTIMER_CRITICAL_SECTION_ENTER() 
#define DUALTIMER_CRITICAL_SECTION_LEAVE() 


typedef uint32_t hri_dualtimer_timer1bgload_reg_t;
typedef uint32_t hri_dualtimer_timer1load_reg_t;
typedef uint32_t hri_dualtimer_timer1value_reg_t;
typedef uint32_t hri_dualtimer_timer2bgload_reg_t;
typedef uint32_t hri_dualtimer_timer2load_reg_t;
typedef uint32_t hri_dualtimer_timer2value_reg_t;
typedef uint8_t hri_dualtimer_timer1control_reg_t;
typedef uint8_t hri_dualtimer_timer1intclr_reg_t;
typedef uint8_t hri_dualtimer_timer1mis_reg_t;
typedef uint8_t hri_dualtimer_timer1ris_reg_t;
typedef uint8_t hri_dualtimer_timer2control_reg_t;
typedef uint8_t hri_dualtimer_timer2intclr_reg_t;
typedef uint8_t hri_dualtimer_timer2mis_reg_t;
typedef uint8_t hri_dualtimer_timer2ris_reg_t;
typedef uint8_t hri_dualtimer_timeritcr_reg_t;
typedef uint8_t hri_dualtimer_timeritop_reg_t;
typedef uint8_t hri_dualtimer_timerpcellid0_reg_t;
typedef uint8_t hri_dualtimer_timerpcellid1_reg_t;
typedef uint8_t hri_dualtimer_timerpcellid2_reg_t;
typedef uint8_t hri_dualtimer_timerpcellid3_reg_t;
typedef uint8_t hri_dualtimer_timerperiphid0_reg_t;
typedef uint8_t hri_dualtimer_timerperiphid1_reg_t;
typedef uint8_t hri_dualtimer_timerperiphid2_reg_t;
typedef uint8_t hri_dualtimer_timerperiphid3_reg_t;
typedef uint8_t hri_dualtimer_timerperiphid4_reg_t;
typedef uint8_t hri_dualtimer_timerperiphid5_reg_t;
typedef uint8_t hri_dualtimer_timerperiphid6_reg_t;
typedef uint8_t hri_dualtimer_timerperiphid7_reg_t;

static inline void hri_dualtimer_write_TIMER1INTCLR_reg(const void *const hw, hri_dualtimer_timer1intclr_reg_t data)
{
 ;
 ((Dualtimer *)hw)->TIMER1INTCLR.reg = data;
 ;
}

static inline void hri_dualtimer_write_TIMER2INTCLR_reg(const void *const hw, hri_dualtimer_timer2intclr_reg_t data)
{
 ;
 ((Dualtimer *)hw)->TIMER2INTCLR.reg = data;
 ;
}

static inline void hri_dualtimer_write_TIMERITOP_reg(const void *const hw, hri_dualtimer_timeritop_reg_t data)
{
 ;
 ((Dualtimer *)hw)->TIMERITOP.reg = data;
 ;
}

static inline void hri_dualtimer_set_TIMER1LOAD_TIMER1LOAD_bf(const void *const hw, hri_dualtimer_timer1load_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER1LOAD.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_dualtimer_timer1load_reg_t
hri_dualtimer_get_TIMER1LOAD_TIMER1LOAD_bf(const void *const hw, hri_dualtimer_timer1load_reg_t mask)
{
 uint32_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER1LOAD.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_dualtimer_write_TIMER1LOAD_TIMER1LOAD_bf(const void *const hw,
                                                                hri_dualtimer_timer1load_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((Dualtimer *)hw)->TIMER1LOAD.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((Dualtimer *)hw)->TIMER1LOAD.reg = tmp;
 ;
}

static inline void hri_dualtimer_clear_TIMER1LOAD_TIMER1LOAD_bf(const void *const hw,
                                                                hri_dualtimer_timer1load_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER1LOAD.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_dualtimer_toggle_TIMER1LOAD_TIMER1LOAD_bf(const void *const hw,
                                                                 hri_dualtimer_timer1load_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER1LOAD.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_dualtimer_timer1load_reg_t hri_dualtimer_read_TIMER1LOAD_TIMER1LOAD_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER1LOAD.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_dualtimer_set_TIMER1LOAD_reg(const void *const hw, hri_dualtimer_timer1load_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER1LOAD.reg |= mask;
 ;
}

static inline hri_dualtimer_timer1load_reg_t hri_dualtimer_get_TIMER1LOAD_reg(const void *const hw,
                                                                              hri_dualtimer_timer1load_reg_t mask)
{
 uint32_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER1LOAD.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_dualtimer_write_TIMER1LOAD_reg(const void *const hw, hri_dualtimer_timer1load_reg_t data)
{
 ;
 ((Dualtimer *)hw)->TIMER1LOAD.reg = data;
 ;
}

static inline void hri_dualtimer_clear_TIMER1LOAD_reg(const void *const hw, hri_dualtimer_timer1load_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER1LOAD.reg &= ~mask;
 ;
}

static inline void hri_dualtimer_toggle_TIMER1LOAD_reg(const void *const hw, hri_dualtimer_timer1load_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER1LOAD.reg ^= mask;
 ;
}

static inline hri_dualtimer_timer1load_reg_t hri_dualtimer_read_TIMER1LOAD_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMER1LOAD.reg;
}

static inline void hri_dualtimer_set_TIMER1CONTROL_ONE_SHOT_COUNT_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg |= (0x1u << 0);
 ;
}

static inline 
# 213 "../hri/hri_dualtimer_b11.h" 3 4
             _Bool 
# 213 "../hri/hri_dualtimer_b11.h"
                  hri_dualtimer_get_TIMER1CONTROL_ONE_SHOT_COUNT_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER1CONTROL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 218 "../hri/hri_dualtimer_b11.h" 3 4
        _Bool
# 218 "../hri/hri_dualtimer_b11.h"
            )tmp;
}

static inline void hri_dualtimer_write_TIMER1CONTROL_ONE_SHOT_COUNT_bit(const void *const hw, 
# 221 "../hri/hri_dualtimer_b11.h" 3 4
                                                                                             _Bool 
# 221 "../hri/hri_dualtimer_b11.h"
                                                                                                  value)
{
 uint8_t tmp;
 ;
 tmp = ((Dualtimer *)hw)->TIMER1CONTROL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg = tmp;
 ;
}

static inline void hri_dualtimer_clear_TIMER1CONTROL_ONE_SHOT_COUNT_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_dualtimer_toggle_TIMER1CONTROL_ONE_SHOT_COUNT_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_dualtimer_set_TIMER1CONTROL_TIMER_SIZE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg |= (0x1u << 1);
 ;
}

static inline 
# 253 "../hri/hri_dualtimer_b11.h" 3 4
             _Bool 
# 253 "../hri/hri_dualtimer_b11.h"
                  hri_dualtimer_get_TIMER1CONTROL_TIMER_SIZE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER1CONTROL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 258 "../hri/hri_dualtimer_b11.h" 3 4
        _Bool
# 258 "../hri/hri_dualtimer_b11.h"
            )tmp;
}

static inline void hri_dualtimer_write_TIMER1CONTROL_TIMER_SIZE_bit(const void *const hw, 
# 261 "../hri/hri_dualtimer_b11.h" 3 4
                                                                                         _Bool 
# 261 "../hri/hri_dualtimer_b11.h"
                                                                                              value)
{
 uint8_t tmp;
 ;
 tmp = ((Dualtimer *)hw)->TIMER1CONTROL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg = tmp;
 ;
}

static inline void hri_dualtimer_clear_TIMER1CONTROL_TIMER_SIZE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_dualtimer_toggle_TIMER1CONTROL_TIMER_SIZE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_dualtimer_set_TIMER1CONTROL_RESERVED4_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg |= (0x1u << 4);
 ;
}

static inline 
# 293 "../hri/hri_dualtimer_b11.h" 3 4
             _Bool 
# 293 "../hri/hri_dualtimer_b11.h"
                  hri_dualtimer_get_TIMER1CONTROL_RESERVED4_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER1CONTROL.reg;
 tmp = (tmp & (0x1u << 4)) >> 4;
 return (
# 298 "../hri/hri_dualtimer_b11.h" 3 4
        _Bool
# 298 "../hri/hri_dualtimer_b11.h"
            )tmp;
}

static inline void hri_dualtimer_write_TIMER1CONTROL_RESERVED4_bit(const void *const hw, 
# 301 "../hri/hri_dualtimer_b11.h" 3 4
                                                                                        _Bool 
# 301 "../hri/hri_dualtimer_b11.h"
                                                                                             value)
{
 uint8_t tmp;
 ;
 tmp = ((Dualtimer *)hw)->TIMER1CONTROL.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg = tmp;
 ;
}

static inline void hri_dualtimer_clear_TIMER1CONTROL_RESERVED4_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_dualtimer_toggle_TIMER1CONTROL_RESERVED4_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg ^= (0x1u << 4);
 ;
}

static inline void hri_dualtimer_set_TIMER1CONTROL_INTERRUPT_ENABLE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg |= (0x1u << 5);
 ;
}

static inline 
# 333 "../hri/hri_dualtimer_b11.h" 3 4
             _Bool 
# 333 "../hri/hri_dualtimer_b11.h"
                  hri_dualtimer_get_TIMER1CONTROL_INTERRUPT_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER1CONTROL.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 338 "../hri/hri_dualtimer_b11.h" 3 4
        _Bool
# 338 "../hri/hri_dualtimer_b11.h"
            )tmp;
}

static inline void hri_dualtimer_write_TIMER1CONTROL_INTERRUPT_ENABLE_bit(const void *const hw, 
# 341 "../hri/hri_dualtimer_b11.h" 3 4
                                                                                               _Bool 
# 341 "../hri/hri_dualtimer_b11.h"
                                                                                                    value)
{
 uint8_t tmp;
 ;
 tmp = ((Dualtimer *)hw)->TIMER1CONTROL.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg = tmp;
 ;
}

static inline void hri_dualtimer_clear_TIMER1CONTROL_INTERRUPT_ENABLE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_dualtimer_toggle_TIMER1CONTROL_INTERRUPT_ENABLE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg ^= (0x1u << 5);
 ;
}

static inline void hri_dualtimer_set_TIMER1CONTROL_TIMER_MODE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg |= (0x1u << 6);
 ;
}

static inline 
# 373 "../hri/hri_dualtimer_b11.h" 3 4
             _Bool 
# 373 "../hri/hri_dualtimer_b11.h"
                  hri_dualtimer_get_TIMER1CONTROL_TIMER_MODE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER1CONTROL.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 378 "../hri/hri_dualtimer_b11.h" 3 4
        _Bool
# 378 "../hri/hri_dualtimer_b11.h"
            )tmp;
}

static inline void hri_dualtimer_write_TIMER1CONTROL_TIMER_MODE_bit(const void *const hw, 
# 381 "../hri/hri_dualtimer_b11.h" 3 4
                                                                                         _Bool 
# 381 "../hri/hri_dualtimer_b11.h"
                                                                                              value)
{
 uint8_t tmp;
 ;
 tmp = ((Dualtimer *)hw)->TIMER1CONTROL.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg = tmp;
 ;
}

static inline void hri_dualtimer_clear_TIMER1CONTROL_TIMER_MODE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_dualtimer_toggle_TIMER1CONTROL_TIMER_MODE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg ^= (0x1u << 6);
 ;
}

static inline void hri_dualtimer_set_TIMER1CONTROL_TIMER_ENABLE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg |= (0x1u << 7);
 ;
}

static inline 
# 413 "../hri/hri_dualtimer_b11.h" 3 4
             _Bool 
# 413 "../hri/hri_dualtimer_b11.h"
                  hri_dualtimer_get_TIMER1CONTROL_TIMER_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER1CONTROL.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 418 "../hri/hri_dualtimer_b11.h" 3 4
        _Bool
# 418 "../hri/hri_dualtimer_b11.h"
            )tmp;
}

static inline void hri_dualtimer_write_TIMER1CONTROL_TIMER_ENABLE_bit(const void *const hw, 
# 421 "../hri/hri_dualtimer_b11.h" 3 4
                                                                                           _Bool 
# 421 "../hri/hri_dualtimer_b11.h"
                                                                                                value)
{
 uint8_t tmp;
 ;
 tmp = ((Dualtimer *)hw)->TIMER1CONTROL.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg = tmp;
 ;
}

static inline void hri_dualtimer_clear_TIMER1CONTROL_TIMER_ENABLE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_dualtimer_toggle_TIMER1CONTROL_TIMER_ENABLE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg ^= (0x1u << 7);
 ;
}

static inline void hri_dualtimer_set_TIMER1CONTROL_TIMERPRE_bf(const void *const hw,
                                                               hri_dualtimer_timer1control_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg |= ((0x3u << 2) & ((mask) << 2));
 ;
}

static inline hri_dualtimer_timer1control_reg_t
hri_dualtimer_get_TIMER1CONTROL_TIMERPRE_bf(const void *const hw, hri_dualtimer_timer1control_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER1CONTROL.reg;
 tmp = (tmp & ((0x3u << 2) & ((mask) << 2))) >> 2;
 return tmp;
}

static inline void hri_dualtimer_write_TIMER1CONTROL_TIMERPRE_bf(const void *const hw,
                                                                 hri_dualtimer_timer1control_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((Dualtimer *)hw)->TIMER1CONTROL.reg;
 tmp &= ~(0x3u << 2);
 tmp |= ((0x3u << 2) & ((data) << 2));
 ((Dualtimer *)hw)->TIMER1CONTROL.reg = tmp;
 ;
}

static inline void hri_dualtimer_clear_TIMER1CONTROL_TIMERPRE_bf(const void *const hw,
                                                                 hri_dualtimer_timer1control_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg &= ~((0x3u << 2) & ((mask) << 2));
 ;
}

static inline void hri_dualtimer_toggle_TIMER1CONTROL_TIMERPRE_bf(const void *const hw,
                                                                  hri_dualtimer_timer1control_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg ^= ((0x3u << 2) & ((mask) << 2));
 ;
}

static inline hri_dualtimer_timer1control_reg_t hri_dualtimer_read_TIMER1CONTROL_TIMERPRE_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER1CONTROL.reg;
 tmp = (tmp & (0x3u << 2)) >> 2;
 return tmp;
}

static inline void hri_dualtimer_set_TIMER1CONTROL_reg(const void *const hw, hri_dualtimer_timer1control_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg |= mask;
 ;
}

static inline hri_dualtimer_timer1control_reg_t
hri_dualtimer_get_TIMER1CONTROL_reg(const void *const hw, hri_dualtimer_timer1control_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER1CONTROL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_dualtimer_write_TIMER1CONTROL_reg(const void *const hw, hri_dualtimer_timer1control_reg_t data)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg = data;
 ;
}

static inline void hri_dualtimer_clear_TIMER1CONTROL_reg(const void *const hw, hri_dualtimer_timer1control_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg &= ~mask;
 ;
}

static inline void hri_dualtimer_toggle_TIMER1CONTROL_reg(const void *const hw, hri_dualtimer_timer1control_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER1CONTROL.reg ^= mask;
 ;
}

static inline hri_dualtimer_timer1control_reg_t hri_dualtimer_read_TIMER1CONTROL_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMER1CONTROL.reg;
}

static inline void hri_dualtimer_set_TIMER1BGLOAD_TIMER1BGLOAD_bf(const void *const hw,
                                                                  hri_dualtimer_timer1bgload_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER1BGLOAD.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_dualtimer_timer1bgload_reg_t
hri_dualtimer_get_TIMER1BGLOAD_TIMER1BGLOAD_bf(const void *const hw, hri_dualtimer_timer1bgload_reg_t mask)
{
 uint32_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER1BGLOAD.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_dualtimer_write_TIMER1BGLOAD_TIMER1BGLOAD_bf(const void *const hw,
                                                                    hri_dualtimer_timer1bgload_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((Dualtimer *)hw)->TIMER1BGLOAD.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((Dualtimer *)hw)->TIMER1BGLOAD.reg = tmp;
 ;
}

static inline void hri_dualtimer_clear_TIMER1BGLOAD_TIMER1BGLOAD_bf(const void *const hw,
                                                                    hri_dualtimer_timer1bgload_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER1BGLOAD.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_dualtimer_toggle_TIMER1BGLOAD_TIMER1BGLOAD_bf(const void *const hw,
                                                                     hri_dualtimer_timer1bgload_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER1BGLOAD.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_dualtimer_timer1bgload_reg_t hri_dualtimer_read_TIMER1BGLOAD_TIMER1BGLOAD_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER1BGLOAD.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_dualtimer_set_TIMER1BGLOAD_reg(const void *const hw, hri_dualtimer_timer1bgload_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER1BGLOAD.reg |= mask;
 ;
}

static inline hri_dualtimer_timer1bgload_reg_t hri_dualtimer_get_TIMER1BGLOAD_reg(const void *const hw,
                                                                                  hri_dualtimer_timer1bgload_reg_t mask)
{
 uint32_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER1BGLOAD.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_dualtimer_write_TIMER1BGLOAD_reg(const void *const hw, hri_dualtimer_timer1bgload_reg_t data)
{
 ;
 ((Dualtimer *)hw)->TIMER1BGLOAD.reg = data;
 ;
}

static inline void hri_dualtimer_clear_TIMER1BGLOAD_reg(const void *const hw, hri_dualtimer_timer1bgload_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER1BGLOAD.reg &= ~mask;
 ;
}

static inline void hri_dualtimer_toggle_TIMER1BGLOAD_reg(const void *const hw, hri_dualtimer_timer1bgload_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER1BGLOAD.reg ^= mask;
 ;
}

static inline hri_dualtimer_timer1bgload_reg_t hri_dualtimer_read_TIMER1BGLOAD_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMER1BGLOAD.reg;
}

static inline void hri_dualtimer_set_TIMER2LOAD_TIMER2LOAD_bf(const void *const hw, hri_dualtimer_timer2load_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER2LOAD.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_dualtimer_timer2load_reg_t
hri_dualtimer_get_TIMER2LOAD_TIMER2LOAD_bf(const void *const hw, hri_dualtimer_timer2load_reg_t mask)
{
 uint32_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER2LOAD.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_dualtimer_write_TIMER2LOAD_TIMER2LOAD_bf(const void *const hw,
                                                                hri_dualtimer_timer2load_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((Dualtimer *)hw)->TIMER2LOAD.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((Dualtimer *)hw)->TIMER2LOAD.reg = tmp;
 ;
}

static inline void hri_dualtimer_clear_TIMER2LOAD_TIMER2LOAD_bf(const void *const hw,
                                                                hri_dualtimer_timer2load_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER2LOAD.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_dualtimer_toggle_TIMER2LOAD_TIMER2LOAD_bf(const void *const hw,
                                                                 hri_dualtimer_timer2load_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER2LOAD.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_dualtimer_timer2load_reg_t hri_dualtimer_read_TIMER2LOAD_TIMER2LOAD_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER2LOAD.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_dualtimer_set_TIMER2LOAD_reg(const void *const hw, hri_dualtimer_timer2load_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER2LOAD.reg |= mask;
 ;
}

static inline hri_dualtimer_timer2load_reg_t hri_dualtimer_get_TIMER2LOAD_reg(const void *const hw,
                                                                              hri_dualtimer_timer2load_reg_t mask)
{
 uint32_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER2LOAD.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_dualtimer_write_TIMER2LOAD_reg(const void *const hw, hri_dualtimer_timer2load_reg_t data)
{
 ;
 ((Dualtimer *)hw)->TIMER2LOAD.reg = data;
 ;
}

static inline void hri_dualtimer_clear_TIMER2LOAD_reg(const void *const hw, hri_dualtimer_timer2load_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER2LOAD.reg &= ~mask;
 ;
}

static inline void hri_dualtimer_toggle_TIMER2LOAD_reg(const void *const hw, hri_dualtimer_timer2load_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER2LOAD.reg ^= mask;
 ;
}

static inline hri_dualtimer_timer2load_reg_t hri_dualtimer_read_TIMER2LOAD_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMER2LOAD.reg;
}

static inline void hri_dualtimer_set_TIMER2CONTROL_ONE_SHOT_COUNT_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg |= (0x1u << 0);
 ;
}

static inline 
# 737 "../hri/hri_dualtimer_b11.h" 3 4
             _Bool 
# 737 "../hri/hri_dualtimer_b11.h"
                  hri_dualtimer_get_TIMER2CONTROL_ONE_SHOT_COUNT_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER2CONTROL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 742 "../hri/hri_dualtimer_b11.h" 3 4
        _Bool
# 742 "../hri/hri_dualtimer_b11.h"
            )tmp;
}

static inline void hri_dualtimer_write_TIMER2CONTROL_ONE_SHOT_COUNT_bit(const void *const hw, 
# 745 "../hri/hri_dualtimer_b11.h" 3 4
                                                                                             _Bool 
# 745 "../hri/hri_dualtimer_b11.h"
                                                                                                  value)
{
 uint8_t tmp;
 ;
 tmp = ((Dualtimer *)hw)->TIMER2CONTROL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg = tmp;
 ;
}

static inline void hri_dualtimer_clear_TIMER2CONTROL_ONE_SHOT_COUNT_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_dualtimer_toggle_TIMER2CONTROL_ONE_SHOT_COUNT_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_dualtimer_set_TIMER2CONTROL_TIMER_SIZE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg |= (0x1u << 1);
 ;
}

static inline 
# 777 "../hri/hri_dualtimer_b11.h" 3 4
             _Bool 
# 777 "../hri/hri_dualtimer_b11.h"
                  hri_dualtimer_get_TIMER2CONTROL_TIMER_SIZE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER2CONTROL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 782 "../hri/hri_dualtimer_b11.h" 3 4
        _Bool
# 782 "../hri/hri_dualtimer_b11.h"
            )tmp;
}

static inline void hri_dualtimer_write_TIMER2CONTROL_TIMER_SIZE_bit(const void *const hw, 
# 785 "../hri/hri_dualtimer_b11.h" 3 4
                                                                                         _Bool 
# 785 "../hri/hri_dualtimer_b11.h"
                                                                                              value)
{
 uint8_t tmp;
 ;
 tmp = ((Dualtimer *)hw)->TIMER2CONTROL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg = tmp;
 ;
}

static inline void hri_dualtimer_clear_TIMER2CONTROL_TIMER_SIZE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_dualtimer_toggle_TIMER2CONTROL_TIMER_SIZE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_dualtimer_set_TIMER2CONTROL_RESERVED4_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg |= (0x1u << 4);
 ;
}

static inline 
# 817 "../hri/hri_dualtimer_b11.h" 3 4
             _Bool 
# 817 "../hri/hri_dualtimer_b11.h"
                  hri_dualtimer_get_TIMER2CONTROL_RESERVED4_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER2CONTROL.reg;
 tmp = (tmp & (0x1u << 4)) >> 4;
 return (
# 822 "../hri/hri_dualtimer_b11.h" 3 4
        _Bool
# 822 "../hri/hri_dualtimer_b11.h"
            )tmp;
}

static inline void hri_dualtimer_write_TIMER2CONTROL_RESERVED4_bit(const void *const hw, 
# 825 "../hri/hri_dualtimer_b11.h" 3 4
                                                                                        _Bool 
# 825 "../hri/hri_dualtimer_b11.h"
                                                                                             value)
{
 uint8_t tmp;
 ;
 tmp = ((Dualtimer *)hw)->TIMER2CONTROL.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg = tmp;
 ;
}

static inline void hri_dualtimer_clear_TIMER2CONTROL_RESERVED4_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_dualtimer_toggle_TIMER2CONTROL_RESERVED4_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg ^= (0x1u << 4);
 ;
}

static inline void hri_dualtimer_set_TIMER2CONTROL_INTERRUPT_ENABLE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg |= (0x1u << 5);
 ;
}

static inline 
# 857 "../hri/hri_dualtimer_b11.h" 3 4
             _Bool 
# 857 "../hri/hri_dualtimer_b11.h"
                  hri_dualtimer_get_TIMER2CONTROL_INTERRUPT_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER2CONTROL.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 862 "../hri/hri_dualtimer_b11.h" 3 4
        _Bool
# 862 "../hri/hri_dualtimer_b11.h"
            )tmp;
}

static inline void hri_dualtimer_write_TIMER2CONTROL_INTERRUPT_ENABLE_bit(const void *const hw, 
# 865 "../hri/hri_dualtimer_b11.h" 3 4
                                                                                               _Bool 
# 865 "../hri/hri_dualtimer_b11.h"
                                                                                                    value)
{
 uint8_t tmp;
 ;
 tmp = ((Dualtimer *)hw)->TIMER2CONTROL.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg = tmp;
 ;
}

static inline void hri_dualtimer_clear_TIMER2CONTROL_INTERRUPT_ENABLE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_dualtimer_toggle_TIMER2CONTROL_INTERRUPT_ENABLE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg ^= (0x1u << 5);
 ;
}

static inline void hri_dualtimer_set_TIMER2CONTROL_TIMER_MODE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg |= (0x1u << 6);
 ;
}

static inline 
# 897 "../hri/hri_dualtimer_b11.h" 3 4
             _Bool 
# 897 "../hri/hri_dualtimer_b11.h"
                  hri_dualtimer_get_TIMER2CONTROL_TIMER_MODE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER2CONTROL.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 902 "../hri/hri_dualtimer_b11.h" 3 4
        _Bool
# 902 "../hri/hri_dualtimer_b11.h"
            )tmp;
}

static inline void hri_dualtimer_write_TIMER2CONTROL_TIMER_MODE_bit(const void *const hw, 
# 905 "../hri/hri_dualtimer_b11.h" 3 4
                                                                                         _Bool 
# 905 "../hri/hri_dualtimer_b11.h"
                                                                                              value)
{
 uint8_t tmp;
 ;
 tmp = ((Dualtimer *)hw)->TIMER2CONTROL.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg = tmp;
 ;
}

static inline void hri_dualtimer_clear_TIMER2CONTROL_TIMER_MODE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_dualtimer_toggle_TIMER2CONTROL_TIMER_MODE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg ^= (0x1u << 6);
 ;
}

static inline void hri_dualtimer_set_TIMER2CONTROL_TIMER_ENABLE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg |= (0x1u << 7);
 ;
}

static inline 
# 937 "../hri/hri_dualtimer_b11.h" 3 4
             _Bool 
# 937 "../hri/hri_dualtimer_b11.h"
                  hri_dualtimer_get_TIMER2CONTROL_TIMER_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER2CONTROL.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 942 "../hri/hri_dualtimer_b11.h" 3 4
        _Bool
# 942 "../hri/hri_dualtimer_b11.h"
            )tmp;
}

static inline void hri_dualtimer_write_TIMER2CONTROL_TIMER_ENABLE_bit(const void *const hw, 
# 945 "../hri/hri_dualtimer_b11.h" 3 4
                                                                                           _Bool 
# 945 "../hri/hri_dualtimer_b11.h"
                                                                                                value)
{
 uint8_t tmp;
 ;
 tmp = ((Dualtimer *)hw)->TIMER2CONTROL.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg = tmp;
 ;
}

static inline void hri_dualtimer_clear_TIMER2CONTROL_TIMER_ENABLE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_dualtimer_toggle_TIMER2CONTROL_TIMER_ENABLE_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg ^= (0x1u << 7);
 ;
}

static inline void hri_dualtimer_set_TIMER2CONTROL_TIMERPRE_bf(const void *const hw,
                                                               hri_dualtimer_timer2control_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg |= ((0x3u << 2) & ((mask) << 2));
 ;
}

static inline hri_dualtimer_timer2control_reg_t
hri_dualtimer_get_TIMER2CONTROL_TIMERPRE_bf(const void *const hw, hri_dualtimer_timer2control_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER2CONTROL.reg;
 tmp = (tmp & ((0x3u << 2) & ((mask) << 2))) >> 2;
 return tmp;
}

static inline void hri_dualtimer_write_TIMER2CONTROL_TIMERPRE_bf(const void *const hw,
                                                                 hri_dualtimer_timer2control_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((Dualtimer *)hw)->TIMER2CONTROL.reg;
 tmp &= ~(0x3u << 2);
 tmp |= ((0x3u << 2) & ((data) << 2));
 ((Dualtimer *)hw)->TIMER2CONTROL.reg = tmp;
 ;
}

static inline void hri_dualtimer_clear_TIMER2CONTROL_TIMERPRE_bf(const void *const hw,
                                                                 hri_dualtimer_timer2control_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg &= ~((0x3u << 2) & ((mask) << 2));
 ;
}

static inline void hri_dualtimer_toggle_TIMER2CONTROL_TIMERPRE_bf(const void *const hw,
                                                                  hri_dualtimer_timer2control_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg ^= ((0x3u << 2) & ((mask) << 2));
 ;
}

static inline hri_dualtimer_timer2control_reg_t hri_dualtimer_read_TIMER2CONTROL_TIMERPRE_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER2CONTROL.reg;
 tmp = (tmp & (0x3u << 2)) >> 2;
 return tmp;
}

static inline void hri_dualtimer_set_TIMER2CONTROL_reg(const void *const hw, hri_dualtimer_timer2control_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg |= mask;
 ;
}

static inline hri_dualtimer_timer2control_reg_t
hri_dualtimer_get_TIMER2CONTROL_reg(const void *const hw, hri_dualtimer_timer2control_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER2CONTROL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_dualtimer_write_TIMER2CONTROL_reg(const void *const hw, hri_dualtimer_timer2control_reg_t data)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg = data;
 ;
}

static inline void hri_dualtimer_clear_TIMER2CONTROL_reg(const void *const hw, hri_dualtimer_timer2control_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg &= ~mask;
 ;
}

static inline void hri_dualtimer_toggle_TIMER2CONTROL_reg(const void *const hw, hri_dualtimer_timer2control_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER2CONTROL.reg ^= mask;
 ;
}

static inline hri_dualtimer_timer2control_reg_t hri_dualtimer_read_TIMER2CONTROL_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMER2CONTROL.reg;
}

static inline void hri_dualtimer_set_TIMER2BGLOAD_TIMER2BGLOAD_bf(const void *const hw,
                                                                  hri_dualtimer_timer2bgload_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER2BGLOAD.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_dualtimer_timer2bgload_reg_t
hri_dualtimer_get_TIMER2BGLOAD_TIMER2BGLOAD_bf(const void *const hw, hri_dualtimer_timer2bgload_reg_t mask)
{
 uint32_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER2BGLOAD.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_dualtimer_write_TIMER2BGLOAD_TIMER2BGLOAD_bf(const void *const hw,
                                                                    hri_dualtimer_timer2bgload_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((Dualtimer *)hw)->TIMER2BGLOAD.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((Dualtimer *)hw)->TIMER2BGLOAD.reg = tmp;
 ;
}

static inline void hri_dualtimer_clear_TIMER2BGLOAD_TIMER2BGLOAD_bf(const void *const hw,
                                                                    hri_dualtimer_timer2bgload_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER2BGLOAD.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_dualtimer_toggle_TIMER2BGLOAD_TIMER2BGLOAD_bf(const void *const hw,
                                                                     hri_dualtimer_timer2bgload_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER2BGLOAD.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_dualtimer_timer2bgload_reg_t hri_dualtimer_read_TIMER2BGLOAD_TIMER2BGLOAD_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER2BGLOAD.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_dualtimer_set_TIMER2BGLOAD_reg(const void *const hw, hri_dualtimer_timer2bgload_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER2BGLOAD.reg |= mask;
 ;
}

static inline hri_dualtimer_timer2bgload_reg_t hri_dualtimer_get_TIMER2BGLOAD_reg(const void *const hw,
                                                                                  hri_dualtimer_timer2bgload_reg_t mask)
{
 uint32_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER2BGLOAD.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_dualtimer_write_TIMER2BGLOAD_reg(const void *const hw, hri_dualtimer_timer2bgload_reg_t data)
{
 ;
 ((Dualtimer *)hw)->TIMER2BGLOAD.reg = data;
 ;
}

static inline void hri_dualtimer_clear_TIMER2BGLOAD_reg(const void *const hw, hri_dualtimer_timer2bgload_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER2BGLOAD.reg &= ~mask;
 ;
}

static inline void hri_dualtimer_toggle_TIMER2BGLOAD_reg(const void *const hw, hri_dualtimer_timer2bgload_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMER2BGLOAD.reg ^= mask;
 ;
}

static inline hri_dualtimer_timer2bgload_reg_t hri_dualtimer_read_TIMER2BGLOAD_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMER2BGLOAD.reg;
}

static inline void hri_dualtimer_set_TIMERITCR_TIMERITCR_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMERITCR.reg |= (0x1u << 0);
 ;
}

static inline 
# 1167 "../hri/hri_dualtimer_b11.h" 3 4
             _Bool 
# 1167 "../hri/hri_dualtimer_b11.h"
                  hri_dualtimer_get_TIMERITCR_TIMERITCR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMERITCR.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 1172 "../hri/hri_dualtimer_b11.h" 3 4
        _Bool
# 1172 "../hri/hri_dualtimer_b11.h"
            )tmp;
}

static inline void hri_dualtimer_write_TIMERITCR_TIMERITCR_bit(const void *const hw, 
# 1175 "../hri/hri_dualtimer_b11.h" 3 4
                                                                                    _Bool 
# 1175 "../hri/hri_dualtimer_b11.h"
                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((Dualtimer *)hw)->TIMERITCR.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((Dualtimer *)hw)->TIMERITCR.reg = tmp;
 ;
}

static inline void hri_dualtimer_clear_TIMERITCR_TIMERITCR_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMERITCR.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_dualtimer_toggle_TIMERITCR_TIMERITCR_bit(const void *const hw)
{
 ;
 ((Dualtimer *)hw)->TIMERITCR.reg ^= (0x1u << 0);
 ;
}

static inline void hri_dualtimer_set_TIMERITCR_reg(const void *const hw, hri_dualtimer_timeritcr_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMERITCR.reg |= mask;
 ;
}

static inline hri_dualtimer_timeritcr_reg_t hri_dualtimer_get_TIMERITCR_reg(const void *const hw,
                                                                            hri_dualtimer_timeritcr_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMERITCR.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_dualtimer_write_TIMERITCR_reg(const void *const hw, hri_dualtimer_timeritcr_reg_t data)
{
 ;
 ((Dualtimer *)hw)->TIMERITCR.reg = data;
 ;
}

static inline void hri_dualtimer_clear_TIMERITCR_reg(const void *const hw, hri_dualtimer_timeritcr_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMERITCR.reg &= ~mask;
 ;
}

static inline void hri_dualtimer_toggle_TIMERITCR_reg(const void *const hw, hri_dualtimer_timeritcr_reg_t mask)
{
 ;
 ((Dualtimer *)hw)->TIMERITCR.reg ^= mask;
 ;
}

static inline hri_dualtimer_timeritcr_reg_t hri_dualtimer_read_TIMERITCR_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMERITCR.reg;
}

static inline hri_dualtimer_timer1value_reg_t
hri_dualtimer_get_TIMER1VALUE_TIMER1VALUE_bf(const void *const hw, hri_dualtimer_timer1value_reg_t mask)
{
 return (((Dualtimer *)hw)->TIMER1VALUE.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_dualtimer_timer1value_reg_t hri_dualtimer_read_TIMER1VALUE_TIMER1VALUE_bf(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMER1VALUE.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_dualtimer_timer1value_reg_t hri_dualtimer_get_TIMER1VALUE_reg(const void *const hw,
                                                                                hri_dualtimer_timer1value_reg_t mask)
{
 uint32_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER1VALUE.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_dualtimer_timer1value_reg_t hri_dualtimer_read_TIMER1VALUE_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMER1VALUE.reg;
}

static inline 
# 1269 "../hri/hri_dualtimer_b11.h" 3 4
             _Bool 
# 1269 "../hri/hri_dualtimer_b11.h"
                  hri_dualtimer_get_TIMER1RIS_TIMER1RIS_bit(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMER1RIS.reg & (0x1u << 0)) >> 0;
}

static inline hri_dualtimer_timer1ris_reg_t hri_dualtimer_get_TIMER1RIS_reg(const void *const hw,
                                                                            hri_dualtimer_timer1ris_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER1RIS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_dualtimer_timer1ris_reg_t hri_dualtimer_read_TIMER1RIS_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMER1RIS.reg;
}

static inline 
# 1288 "../hri/hri_dualtimer_b11.h" 3 4
             _Bool 
# 1288 "../hri/hri_dualtimer_b11.h"
                  hri_dualtimer_get_TIMER1MIS_TIMER1MIS_bit(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMER1MIS.reg & (0x1u << 0)) >> 0;
}

static inline hri_dualtimer_timer1mis_reg_t hri_dualtimer_get_TIMER1MIS_reg(const void *const hw,
                                                                            hri_dualtimer_timer1mis_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER1MIS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_dualtimer_timer1mis_reg_t hri_dualtimer_read_TIMER1MIS_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMER1MIS.reg;
}

static inline hri_dualtimer_timer2value_reg_t
hri_dualtimer_get_TIMER2VALUE_TIMER2VALUE_bf(const void *const hw, hri_dualtimer_timer2value_reg_t mask)
{
 return (((Dualtimer *)hw)->TIMER2VALUE.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_dualtimer_timer2value_reg_t hri_dualtimer_read_TIMER2VALUE_TIMER2VALUE_bf(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMER2VALUE.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_dualtimer_timer2value_reg_t hri_dualtimer_get_TIMER2VALUE_reg(const void *const hw,
                                                                                hri_dualtimer_timer2value_reg_t mask)
{
 uint32_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER2VALUE.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_dualtimer_timer2value_reg_t hri_dualtimer_read_TIMER2VALUE_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMER2VALUE.reg;
}

static inline 
# 1334 "../hri/hri_dualtimer_b11.h" 3 4
             _Bool 
# 1334 "../hri/hri_dualtimer_b11.h"
                  hri_dualtimer_get_TIMER2RIS_TIMER2RIS_bit(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMER2RIS.reg & (0x1u << 0)) >> 0;
}

static inline hri_dualtimer_timer2ris_reg_t hri_dualtimer_get_TIMER2RIS_reg(const void *const hw,
                                                                            hri_dualtimer_timer2ris_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER2RIS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_dualtimer_timer2ris_reg_t hri_dualtimer_read_TIMER2RIS_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMER2RIS.reg;
}

static inline 
# 1353 "../hri/hri_dualtimer_b11.h" 3 4
             _Bool 
# 1353 "../hri/hri_dualtimer_b11.h"
                  hri_dualtimer_get_TIMER2MIS_TIMER2MIS_bit(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMER2MIS.reg & (0x1u << 0)) >> 0;
}

static inline hri_dualtimer_timer2mis_reg_t hri_dualtimer_get_TIMER2MIS_reg(const void *const hw,
                                                                            hri_dualtimer_timer2mis_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMER2MIS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_dualtimer_timer2mis_reg_t hri_dualtimer_read_TIMER2MIS_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMER2MIS.reg;
}

static inline hri_dualtimer_timerperiphid4_reg_t
hri_dualtimer_get_TIMERPERIPHID4_JEP106_C_CODE_bf(const void *const hw, hri_dualtimer_timerperiphid4_reg_t mask)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID4.reg & ((0xFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_dualtimer_timerperiphid4_reg_t
hri_dualtimer_read_TIMERPERIPHID4_JEP106_C_CODE_bf(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID4.reg & (0xFu << 0))
        >> 0;
}

static inline hri_dualtimer_timerperiphid4_reg_t
hri_dualtimer_get_TIMERPERIPHID4_BLOCK_COUNT_bf(const void *const hw, hri_dualtimer_timerperiphid4_reg_t mask)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID4.reg & ((0xFu << 4) & ((mask) << 4)))
        >> 4;
}

static inline hri_dualtimer_timerperiphid4_reg_t hri_dualtimer_read_TIMERPERIPHID4_BLOCK_COUNT_bf(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID4.reg & (0xFu << 4))
        >> 4;
}

static inline hri_dualtimer_timerperiphid4_reg_t
hri_dualtimer_get_TIMERPERIPHID4_reg(const void *const hw, hri_dualtimer_timerperiphid4_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMERPERIPHID4.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_dualtimer_timerperiphid4_reg_t hri_dualtimer_read_TIMERPERIPHID4_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMERPERIPHID4.reg;
}

static inline hri_dualtimer_timerperiphid5_reg_t
hri_dualtimer_get_TIMERPERIPHID5_TIMERPERIPHID5_bf(const void *const hw, hri_dualtimer_timerperiphid5_reg_t mask)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID5.reg & ((0xFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_dualtimer_timerperiphid5_reg_t
hri_dualtimer_read_TIMERPERIPHID5_TIMERPERIPHID5_bf(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID5.reg & (0xFFu << 0))
        >> 0;
}

static inline hri_dualtimer_timerperiphid5_reg_t
hri_dualtimer_get_TIMERPERIPHID5_reg(const void *const hw, hri_dualtimer_timerperiphid5_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMERPERIPHID5.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_dualtimer_timerperiphid5_reg_t hri_dualtimer_read_TIMERPERIPHID5_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMERPERIPHID5.reg;
}

static inline hri_dualtimer_timerperiphid6_reg_t
hri_dualtimer_get_TIMERPERIPHID6_TIMERPERIPHID6_bf(const void *const hw, hri_dualtimer_timerperiphid6_reg_t mask)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID6.reg & ((0xFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_dualtimer_timerperiphid6_reg_t
hri_dualtimer_read_TIMERPERIPHID6_TIMERPERIPHID6_bf(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID6.reg & (0xFFu << 0))
        >> 0;
}

static inline hri_dualtimer_timerperiphid6_reg_t
hri_dualtimer_get_TIMERPERIPHID6_reg(const void *const hw, hri_dualtimer_timerperiphid6_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMERPERIPHID6.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_dualtimer_timerperiphid6_reg_t hri_dualtimer_read_TIMERPERIPHID6_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMERPERIPHID6.reg;
}

static inline hri_dualtimer_timerperiphid7_reg_t
hri_dualtimer_get_TIMERPERIPHID7_TIMERPERIPHID7_bf(const void *const hw, hri_dualtimer_timerperiphid7_reg_t mask)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID7.reg & ((0xFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_dualtimer_timerperiphid7_reg_t
hri_dualtimer_read_TIMERPERIPHID7_TIMERPERIPHID7_bf(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID7.reg & (0xFFu << 0))
        >> 0;
}

static inline hri_dualtimer_timerperiphid7_reg_t
hri_dualtimer_get_TIMERPERIPHID7_reg(const void *const hw, hri_dualtimer_timerperiphid7_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMERPERIPHID7.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_dualtimer_timerperiphid7_reg_t hri_dualtimer_read_TIMERPERIPHID7_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMERPERIPHID7.reg;
}

static inline hri_dualtimer_timerperiphid0_reg_t
hri_dualtimer_get_TIMERPERIPHID0_PART_NUMBER_bf(const void *const hw, hri_dualtimer_timerperiphid0_reg_t mask)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID0.reg & ((0xFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_dualtimer_timerperiphid0_reg_t hri_dualtimer_read_TIMERPERIPHID0_PART_NUMBER_bf(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID0.reg & (0xFFu << 0))
        >> 0;
}

static inline hri_dualtimer_timerperiphid0_reg_t
hri_dualtimer_get_TIMERPERIPHID0_reg(const void *const hw, hri_dualtimer_timerperiphid0_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMERPERIPHID0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_dualtimer_timerperiphid0_reg_t hri_dualtimer_read_TIMERPERIPHID0_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMERPERIPHID0.reg;
}

static inline hri_dualtimer_timerperiphid1_reg_t
hri_dualtimer_get_TIMERPERIPHID1_PART_NUMBER_bf(const void *const hw, hri_dualtimer_timerperiphid1_reg_t mask)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID1.reg & ((0xFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_dualtimer_timerperiphid1_reg_t hri_dualtimer_read_TIMERPERIPHID1_PART_NUMBER_bf(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID1.reg & (0xFu << 0))
        >> 0;
}

static inline hri_dualtimer_timerperiphid1_reg_t
hri_dualtimer_get_TIMERPERIPHID1_JEP106_ID_3_0_bf(const void *const hw, hri_dualtimer_timerperiphid1_reg_t mask)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID1.reg & ((0xFu << 4) & ((mask) << 4)))
        >> 4;
}

static inline hri_dualtimer_timerperiphid1_reg_t
hri_dualtimer_read_TIMERPERIPHID1_JEP106_ID_3_0_bf(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID1.reg & (0xFu << 4))
        >> 4;
}

static inline hri_dualtimer_timerperiphid1_reg_t
hri_dualtimer_get_TIMERPERIPHID1_reg(const void *const hw, hri_dualtimer_timerperiphid1_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMERPERIPHID1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_dualtimer_timerperiphid1_reg_t hri_dualtimer_read_TIMERPERIPHID1_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMERPERIPHID1.reg;
}

static inline 
# 1565 "../hri/hri_dualtimer_b11.h" 3 4
             _Bool 
# 1565 "../hri/hri_dualtimer_b11.h"
                  hri_dualtimer_get_TIMERPERIPHID2_JEDEC_USED_bit(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID2.reg & (0x1u << 3))
        >> 3;
}

static inline hri_dualtimer_timerperiphid2_reg_t
hri_dualtimer_get_TIMERPERIPHID2_JEP106_ID_6_4_bf(const void *const hw, hri_dualtimer_timerperiphid2_reg_t mask)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID2.reg & ((0x7u << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_dualtimer_timerperiphid2_reg_t
hri_dualtimer_read_TIMERPERIPHID2_JEP106_ID_6_4_bf(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID2.reg & (0x7u << 0))
        >> 0;
}

static inline hri_dualtimer_timerperiphid2_reg_t
hri_dualtimer_get_TIMERPERIPHID2_REVISION_bf(const void *const hw, hri_dualtimer_timerperiphid2_reg_t mask)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID2.reg & ((0xFu << 4) & ((mask) << 4)))
        >> 4;
}

static inline hri_dualtimer_timerperiphid2_reg_t hri_dualtimer_read_TIMERPERIPHID2_REVISION_bf(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID2.reg & (0xFu << 4))
        >> 4;
}

static inline hri_dualtimer_timerperiphid2_reg_t
hri_dualtimer_get_TIMERPERIPHID2_reg(const void *const hw, hri_dualtimer_timerperiphid2_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMERPERIPHID2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_dualtimer_timerperiphid2_reg_t hri_dualtimer_read_TIMERPERIPHID2_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMERPERIPHID2.reg;
}

static inline hri_dualtimer_timerperiphid3_reg_t
hri_dualtimer_get_TIMERPERIPHID3_CUSTOMER_MOD_NUMBER_bf(const void *const hw, hri_dualtimer_timerperiphid3_reg_t mask)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID3.reg & ((0xFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_dualtimer_timerperiphid3_reg_t
hri_dualtimer_read_TIMERPERIPHID3_CUSTOMER_MOD_NUMBER_bf(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID3.reg & (0xFu << 0))
        >> 0;
}

static inline hri_dualtimer_timerperiphid3_reg_t
hri_dualtimer_get_TIMERPERIPHID3_ECO_REV_NUMBER_bf(const void *const hw, hri_dualtimer_timerperiphid3_reg_t mask)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID3.reg & ((0xFu << 4) & ((mask) << 4)))
        >> 4;
}

static inline hri_dualtimer_timerperiphid3_reg_t
hri_dualtimer_read_TIMERPERIPHID3_ECO_REV_NUMBER_bf(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMERPERIPHID3.reg & (0xFu << 4))
        >> 4;
}

static inline hri_dualtimer_timerperiphid3_reg_t
hri_dualtimer_get_TIMERPERIPHID3_reg(const void *const hw, hri_dualtimer_timerperiphid3_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMERPERIPHID3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_dualtimer_timerperiphid3_reg_t hri_dualtimer_read_TIMERPERIPHID3_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMERPERIPHID3.reg;
}

static inline hri_dualtimer_timerpcellid0_reg_t
hri_dualtimer_get_TIMERPCELLID0_TIMERPCELLID0_bf(const void *const hw, hri_dualtimer_timerpcellid0_reg_t mask)
{
 return (((Dualtimer *)hw)->TIMERPCELLID0.reg & ((0xFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_dualtimer_timerpcellid0_reg_t hri_dualtimer_read_TIMERPCELLID0_TIMERPCELLID0_bf(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMERPCELLID0.reg & (0xFFu << 0))
        >> 0;
}

static inline hri_dualtimer_timerpcellid0_reg_t
hri_dualtimer_get_TIMERPCELLID0_reg(const void *const hw, hri_dualtimer_timerpcellid0_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMERPCELLID0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_dualtimer_timerpcellid0_reg_t hri_dualtimer_read_TIMERPCELLID0_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMERPCELLID0.reg;
}

static inline hri_dualtimer_timerpcellid1_reg_t
hri_dualtimer_get_TIMERPCELLID1_TIMERPCELLID1_bf(const void *const hw, hri_dualtimer_timerpcellid1_reg_t mask)
{
 return (((Dualtimer *)hw)->TIMERPCELLID1.reg & ((0xFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_dualtimer_timerpcellid1_reg_t hri_dualtimer_read_TIMERPCELLID1_TIMERPCELLID1_bf(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMERPCELLID1.reg & (0xFFu << 0))
        >> 0;
}

static inline hri_dualtimer_timerpcellid1_reg_t
hri_dualtimer_get_TIMERPCELLID1_reg(const void *const hw, hri_dualtimer_timerpcellid1_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMERPCELLID1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_dualtimer_timerpcellid1_reg_t hri_dualtimer_read_TIMERPCELLID1_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMERPCELLID1.reg;
}

static inline hri_dualtimer_timerpcellid2_reg_t
hri_dualtimer_get_TIMERPCELLID2_TIMERPCELLID2_bf(const void *const hw, hri_dualtimer_timerpcellid2_reg_t mask)
{
 return (((Dualtimer *)hw)->TIMERPCELLID2.reg & ((0xFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_dualtimer_timerpcellid2_reg_t hri_dualtimer_read_TIMERPCELLID2_TIMERPCELLID2_bf(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMERPCELLID2.reg & (0xFFu << 0))
        >> 0;
}

static inline hri_dualtimer_timerpcellid2_reg_t
hri_dualtimer_get_TIMERPCELLID2_reg(const void *const hw, hri_dualtimer_timerpcellid2_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMERPCELLID2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_dualtimer_timerpcellid2_reg_t hri_dualtimer_read_TIMERPCELLID2_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMERPCELLID2.reg;
}

static inline hri_dualtimer_timerpcellid3_reg_t
hri_dualtimer_get_TIMERPCELLID3_TIMERPCELLID3_bf(const void *const hw, hri_dualtimer_timerpcellid3_reg_t mask)
{
 return (((Dualtimer *)hw)->TIMERPCELLID3.reg & ((0xFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_dualtimer_timerpcellid3_reg_t hri_dualtimer_read_TIMERPCELLID3_TIMERPCELLID3_bf(const void *const hw)
{
 return (((Dualtimer *)hw)->TIMERPCELLID3.reg & (0xFFu << 0))
        >> 0;
}

static inline hri_dualtimer_timerpcellid3_reg_t
hri_dualtimer_get_TIMERPCELLID3_reg(const void *const hw, hri_dualtimer_timerpcellid3_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Dualtimer *)hw)->TIMERPCELLID3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_dualtimer_timerpcellid3_reg_t hri_dualtimer_read_TIMERPCELLID3_reg(const void *const hw)
{
 return ((Dualtimer *)hw)->TIMERPCELLID3.reg;
}
# 55 "../hri/hri_b11.h" 2
# 1 "../hri/hri_efuse_misc_regs_b11.h" 1
# 45 "../hri/hri_efuse_misc_regs_b11.h"
#define _HRI_EFUSE_MISC_REGS_B11_H_INCLUDED_ 
# 58 "../hri/hri_efuse_misc_regs_b11.h"
#define EFUSE_MISC_REGS_CRITICAL_SECTION_ENTER() 
#define EFUSE_MISC_REGS_CRITICAL_SECTION_LEAVE() 


typedef uint32_t hri_efuse_misc_regs_efuse_1_control_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_1_prog_0_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_1_prog_1_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_1_prog_2_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_1_prog_3_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_1_status_0_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_1_status_1_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_1_status_2_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_1_status_3_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_2_control_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_2_prog_0_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_2_prog_1_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_2_prog_2_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_2_prog_3_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_2_status_0_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_2_status_1_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_2_status_2_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_2_status_3_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_3_control_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_3_prog_0_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_3_prog_1_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_3_prog_2_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_3_prog_3_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_3_status_0_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_3_status_1_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_3_status_2_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_3_status_3_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_4_control_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_4_prog_0_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_4_prog_1_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_4_prog_2_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_4_prog_3_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_4_status_0_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_4_status_1_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_4_status_2_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_4_status_3_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_5_control_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_5_prog_0_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_5_prog_1_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_5_prog_2_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_5_prog_3_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_5_status_0_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_5_status_1_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_5_status_2_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_5_status_3_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_6_control_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_6_prog_0_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_6_prog_1_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_6_prog_2_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_6_prog_3_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_6_status_0_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_6_status_1_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_6_status_2_reg_t;
typedef uint32_t hri_efuse_misc_regs_efuse_6_status_3_reg_t;
typedef uint8_t hri_efuse_misc_regs_efuse_global_reset_reg_t;
typedef uint8_t hri_efuse_misc_regs_efuse_misc_ctrl_reg_t;

static inline void hri_efusemiscregsmiscregs_set_EFUSE_GLOBAL_RESET_GLOBAL_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg |= (0x1u << 0);
 ;
}

static inline 
# 126 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 126 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_GLOBAL_RESET_GLOBAL_RSTN_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg;
 tmp = (tmp & (0x1u << 0))
       >> 0;
 return (
# 132 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 132 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_GLOBAL_RESET_GLOBAL_RSTN_bit(const void *const hw, 
# 135 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                           _Bool 
# 135 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                                value)
{
 uint8_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_GLOBAL_RESET_GLOBAL_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_GLOBAL_RESET_GLOBAL_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg ^= (0x1u << 0);
 ;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_GLOBAL_RESET_EFUSE_1_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg |= (0x1u << 1);
 ;
}

static inline 
# 167 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 167 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_GLOBAL_RESET_EFUSE_1_RSTN_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 173 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 173 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_GLOBAL_RESET_EFUSE_1_RSTN_bit(const void *const hw, 
# 176 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                            _Bool 
# 176 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                                 value)
{
 uint8_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_GLOBAL_RESET_EFUSE_1_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_GLOBAL_RESET_EFUSE_1_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg ^= (0x1u << 1);
 ;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_GLOBAL_RESET_EFUSE_2_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg |= (0x1u << 2);
 ;
}

static inline 
# 208 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 208 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_GLOBAL_RESET_EFUSE_2_RSTN_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg;
 tmp = (tmp & (0x1u << 2))
       >> 2;
 return (
# 214 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 214 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_GLOBAL_RESET_EFUSE_2_RSTN_bit(const void *const hw, 
# 217 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                            _Bool 
# 217 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                                 value)
{
 uint8_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_GLOBAL_RESET_EFUSE_2_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_GLOBAL_RESET_EFUSE_2_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg ^= (0x1u << 2);
 ;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_GLOBAL_RESET_EFUSE_3_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg |= (0x1u << 3);
 ;
}

static inline 
# 249 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 249 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_GLOBAL_RESET_EFUSE_3_RSTN_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 255 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 255 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_GLOBAL_RESET_EFUSE_3_RSTN_bit(const void *const hw, 
# 258 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                            _Bool 
# 258 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                                 value)
{
 uint8_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_GLOBAL_RESET_EFUSE_3_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_GLOBAL_RESET_EFUSE_3_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg ^= (0x1u << 3);
 ;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_GLOBAL_RESET_EFUSE_4_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg |= (0x1u << 4);
 ;
}

static inline 
# 290 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 290 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_GLOBAL_RESET_EFUSE_4_RSTN_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 296 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 296 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_GLOBAL_RESET_EFUSE_4_RSTN_bit(const void *const hw, 
# 299 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                            _Bool 
# 299 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                                 value)
{
 uint8_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_GLOBAL_RESET_EFUSE_4_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_GLOBAL_RESET_EFUSE_4_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg ^= (0x1u << 4);
 ;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_GLOBAL_RESET_EFUSE_5_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg |= (0x1u << 5);
 ;
}

static inline 
# 331 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 331 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_GLOBAL_RESET_EFUSE_5_RSTN_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg;
 tmp = (tmp & (0x1u << 5))
       >> 5;
 return (
# 337 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 337 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_GLOBAL_RESET_EFUSE_5_RSTN_bit(const void *const hw, 
# 340 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                            _Bool 
# 340 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                                 value)
{
 uint8_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_GLOBAL_RESET_EFUSE_5_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_GLOBAL_RESET_EFUSE_5_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg ^= (0x1u << 5);
 ;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_GLOBAL_RESET_EFUSE_6_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg |= (0x1u << 6);
 ;
}

static inline 
# 372 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 372 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_GLOBAL_RESET_EFUSE_6_RSTN_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg;
 tmp = (tmp & (0x1u << 6))
       >> 6;
 return (
# 378 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 378 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_GLOBAL_RESET_EFUSE_6_RSTN_bit(const void *const hw, 
# 381 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                            _Bool 
# 381 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                                 value)
{
 uint8_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_GLOBAL_RESET_EFUSE_6_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_GLOBAL_RESET_EFUSE_6_RSTN_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg ^= (0x1u << 6);
 ;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_GLOBAL_RESET_reg(const void *const hw,
                                                     hri_efuse_misc_regs_efuse_global_reset_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_global_reset_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_GLOBAL_RESET_reg(const void *const hw,
                                                     hri_efuse_misc_regs_efuse_global_reset_reg_t mask)
{
 uint8_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_GLOBAL_RESET_reg(const void *const hw,
                                                       hri_efuse_misc_regs_efuse_global_reset_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg = data;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_GLOBAL_RESET_reg(const void *const hw,
                                                       hri_efuse_misc_regs_efuse_global_reset_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg &= ~mask;
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_GLOBAL_RESET_reg(const void *const hw,
                                                        hri_efuse_misc_regs_efuse_global_reset_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_global_reset_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_GLOBAL_RESET_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_GLOBAL_RESET.reg;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_1_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg |= (0x1u << 0);
 ;
}

static inline 
# 465 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 465 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_1_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 470 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 470 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_1_CONTROL_FORCE_LOAD_bit(const void *const hw, 
# 473 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                       _Bool 
# 473 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_1_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_1_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_1_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg |= (0x1u << 1);
 ;
}

static inline 
# 505 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 505 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_1_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 511 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 511 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_1_CONTROL_START_PROGRAM_bit(const void *const hw, 
# 514 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 514 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_1_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_1_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_1_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg |= (0x1u << 31);
 ;
}

static inline 
# 546 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 546 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_1_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg;
 tmp = (tmp & (0x1u << 31))
       >> 31;
 return (
# 552 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 552 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_1_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw, 
# 555 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                            _Bool 
# 555 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                                 value)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg;
 tmp &= ~(0x1u << 31);
 tmp |= value << 31;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_1_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg &= ~(0x1u << 31);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_1_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg ^= (0x1u << 31);
 ;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_1_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_1_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg |= ((0x1FFu << 2) & ((mask) << 2));
 ;
}

static inline hri_efuse_misc_regs_efuse_1_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_1_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg;
 tmp = (tmp & ((0x1FFu << 2) & ((mask) << 2)))
       >> 2;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_1_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_1_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg;
 tmp &= ~(0x1FFu << 2);
 tmp |= ((0x1FFu << 2) & ((data) << 2));
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_1_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_1_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg &= ~((0x1FFu << 2) & ((mask) << 2));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_1_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_1_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg ^= ((0x1FFu << 2) & ((mask) << 2));
 ;
}

static inline hri_efuse_misc_regs_efuse_1_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_CONTROL_FIRST_READ_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg;
 tmp = (tmp & (0x1FFu << 2))
       >> 2;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_1_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_1_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg |= ((0xFu << 11) & ((mask) << 11));
 ;
}

static inline hri_efuse_misc_regs_efuse_1_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_1_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg;
 tmp = (tmp & ((0xFu << 11) & ((mask) << 11)))
       >> 11;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_1_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_1_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg;
 tmp &= ~(0xFu << 11);
 tmp |= ((0xFu << 11) & ((data) << 11));
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_1_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_1_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg &= ~((0xFu << 11) & ((mask) << 11));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_1_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_1_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg ^= ((0xFu << 11) & ((mask) << 11));
 ;
}

static inline hri_efuse_misc_regs_efuse_1_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg;
 tmp = (tmp & (0xFu << 11))
       >> 11;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_1_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_1_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg |= ((0x1FFu << 15) & ((mask) << 15));
 ;
}

static inline hri_efuse_misc_regs_efuse_1_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_1_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg;
 tmp = (tmp & ((0x1FFu << 15) & ((mask) << 15)))
       >> 15;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_1_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_1_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg;
 tmp &= ~(0x1FFu << 15);
 tmp |= ((0x1FFu << 15) & ((data) << 15));
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_1_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_1_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg &= ~((0x1FFu << 15) & ((mask) << 15));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_1_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_1_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg ^= ((0x1FFu << 15) & ((mask) << 15));
 ;
}

static inline hri_efuse_misc_regs_efuse_1_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg;
 tmp = (tmp & (0x1FFu << 15))
       >> 15;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_1_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_1_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg |= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_efuse_misc_regs_efuse_1_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_1_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg;
 tmp = (tmp & ((0x7u << 24) & ((mask) << 24)))
       >> 24;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_1_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_1_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg;
 tmp &= ~(0x7u << 24);
 tmp |= ((0x7u << 24) & ((data) << 24));
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_1_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_1_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg &= ~((0x7u << 24) & ((mask) << 24));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_1_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_1_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg ^= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_efuse_misc_regs_efuse_1_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg;
 tmp = (tmp & (0x7u << 24))
       >> 24;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_1_CONTROL_reg(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_1_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_1_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_CONTROL_reg(const void *const hw, hri_efuse_misc_regs_efuse_1_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_1_CONTROL_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_1_control_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_1_CONTROL_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_1_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_1_CONTROL_reg(const void *const hw,
                                                                        hri_efuse_misc_regs_efuse_1_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_1_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_CONTROL_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_1_CONTROL.reg;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_2_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg |= (0x1u << 0);
 ;
}

static inline 
# 878 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 878 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_2_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 883 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 883 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_2_CONTROL_FORCE_LOAD_bit(const void *const hw, 
# 886 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                       _Bool 
# 886 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_2_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_2_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_2_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg |= (0x1u << 1);
 ;
}

static inline 
# 918 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 918 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_2_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 924 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 924 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_2_CONTROL_START_PROGRAM_bit(const void *const hw, 
# 927 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 927 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_2_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_2_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_2_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg |= (0x1u << 31);
 ;
}

static inline 
# 959 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 959 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_2_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg;
 tmp = (tmp & (0x1u << 31))
       >> 31;
 return (
# 965 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 965 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_2_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw, 
# 968 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                            _Bool 
# 968 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                                 value)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg;
 tmp &= ~(0x1u << 31);
 tmp |= value << 31;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_2_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg &= ~(0x1u << 31);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_2_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg ^= (0x1u << 31);
 ;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_2_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_2_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg |= ((0x1FFu << 2) & ((mask) << 2));
 ;
}

static inline hri_efuse_misc_regs_efuse_2_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_2_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg;
 tmp = (tmp & ((0x1FFu << 2) & ((mask) << 2)))
       >> 2;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_2_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_2_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg;
 tmp &= ~(0x1FFu << 2);
 tmp |= ((0x1FFu << 2) & ((data) << 2));
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_2_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_2_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg &= ~((0x1FFu << 2) & ((mask) << 2));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_2_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_2_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg ^= ((0x1FFu << 2) & ((mask) << 2));
 ;
}

static inline hri_efuse_misc_regs_efuse_2_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_CONTROL_FIRST_READ_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg;
 tmp = (tmp & (0x1FFu << 2))
       >> 2;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_2_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_2_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg |= ((0xFu << 11) & ((mask) << 11));
 ;
}

static inline hri_efuse_misc_regs_efuse_2_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_2_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg;
 tmp = (tmp & ((0xFu << 11) & ((mask) << 11)))
       >> 11;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_2_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_2_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg;
 tmp &= ~(0xFu << 11);
 tmp |= ((0xFu << 11) & ((data) << 11));
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_2_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_2_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg &= ~((0xFu << 11) & ((mask) << 11));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_2_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_2_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg ^= ((0xFu << 11) & ((mask) << 11));
 ;
}

static inline hri_efuse_misc_regs_efuse_2_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg;
 tmp = (tmp & (0xFu << 11))
       >> 11;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_2_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_2_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg |= ((0x1FFu << 15) & ((mask) << 15));
 ;
}

static inline hri_efuse_misc_regs_efuse_2_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_2_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg;
 tmp = (tmp & ((0x1FFu << 15) & ((mask) << 15)))
       >> 15;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_2_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_2_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg;
 tmp &= ~(0x1FFu << 15);
 tmp |= ((0x1FFu << 15) & ((data) << 15));
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_2_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_2_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg &= ~((0x1FFu << 15) & ((mask) << 15));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_2_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_2_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg ^= ((0x1FFu << 15) & ((mask) << 15));
 ;
}

static inline hri_efuse_misc_regs_efuse_2_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg;
 tmp = (tmp & (0x1FFu << 15))
       >> 15;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_2_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_2_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg |= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_efuse_misc_regs_efuse_2_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_2_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg;
 tmp = (tmp & ((0x7u << 24) & ((mask) << 24)))
       >> 24;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_2_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_2_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg;
 tmp &= ~(0x7u << 24);
 tmp |= ((0x7u << 24) & ((data) << 24));
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_2_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_2_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg &= ~((0x7u << 24) & ((mask) << 24));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_2_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_2_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg ^= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_efuse_misc_regs_efuse_2_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg;
 tmp = (tmp & (0x7u << 24))
       >> 24;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_2_CONTROL_reg(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_2_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_2_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_CONTROL_reg(const void *const hw, hri_efuse_misc_regs_efuse_2_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_2_CONTROL_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_2_control_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_2_CONTROL_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_2_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_2_CONTROL_reg(const void *const hw,
                                                                        hri_efuse_misc_regs_efuse_2_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_2_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_CONTROL_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_2_CONTROL.reg;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_3_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg |= (0x1u << 0);
 ;
}

static inline 
# 1291 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 1291 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_3_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 1296 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 1296 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_3_CONTROL_FORCE_LOAD_bit(const void *const hw, 
# 1299 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                       _Bool 
# 1299 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_3_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_3_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_3_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg |= (0x1u << 1);
 ;
}

static inline 
# 1331 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 1331 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_3_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 1337 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 1337 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_3_CONTROL_START_PROGRAM_bit(const void *const hw, 
# 1340 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 1340 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_3_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_3_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_3_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg |= (0x1u << 31);
 ;
}

static inline 
# 1372 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 1372 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_3_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg;
 tmp = (tmp & (0x1u << 31))
       >> 31;
 return (
# 1378 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 1378 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_3_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw, 
# 1381 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                            _Bool 
# 1381 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                                 value)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg;
 tmp &= ~(0x1u << 31);
 tmp |= value << 31;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_3_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg &= ~(0x1u << 31);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_3_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg ^= (0x1u << 31);
 ;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_3_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_3_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg |= ((0x1FFu << 2) & ((mask) << 2));
 ;
}

static inline hri_efuse_misc_regs_efuse_3_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_3_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg;
 tmp = (tmp & ((0x1FFu << 2) & ((mask) << 2)))
       >> 2;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_3_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_3_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg;
 tmp &= ~(0x1FFu << 2);
 tmp |= ((0x1FFu << 2) & ((data) << 2));
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_3_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_3_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg &= ~((0x1FFu << 2) & ((mask) << 2));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_3_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_3_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg ^= ((0x1FFu << 2) & ((mask) << 2));
 ;
}

static inline hri_efuse_misc_regs_efuse_3_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_CONTROL_FIRST_READ_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg;
 tmp = (tmp & (0x1FFu << 2))
       >> 2;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_3_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_3_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg |= ((0xFu << 11) & ((mask) << 11));
 ;
}

static inline hri_efuse_misc_regs_efuse_3_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_3_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg;
 tmp = (tmp & ((0xFu << 11) & ((mask) << 11)))
       >> 11;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_3_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_3_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg;
 tmp &= ~(0xFu << 11);
 tmp |= ((0xFu << 11) & ((data) << 11));
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_3_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_3_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg &= ~((0xFu << 11) & ((mask) << 11));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_3_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_3_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg ^= ((0xFu << 11) & ((mask) << 11));
 ;
}

static inline hri_efuse_misc_regs_efuse_3_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg;
 tmp = (tmp & (0xFu << 11))
       >> 11;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_3_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_3_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg |= ((0x1FFu << 15) & ((mask) << 15));
 ;
}

static inline hri_efuse_misc_regs_efuse_3_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_3_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg;
 tmp = (tmp & ((0x1FFu << 15) & ((mask) << 15)))
       >> 15;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_3_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_3_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg;
 tmp &= ~(0x1FFu << 15);
 tmp |= ((0x1FFu << 15) & ((data) << 15));
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_3_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_3_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg &= ~((0x1FFu << 15) & ((mask) << 15));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_3_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_3_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg ^= ((0x1FFu << 15) & ((mask) << 15));
 ;
}

static inline hri_efuse_misc_regs_efuse_3_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg;
 tmp = (tmp & (0x1FFu << 15))
       >> 15;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_3_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_3_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg |= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_efuse_misc_regs_efuse_3_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_3_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg;
 tmp = (tmp & ((0x7u << 24) & ((mask) << 24)))
       >> 24;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_3_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_3_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg;
 tmp &= ~(0x7u << 24);
 tmp |= ((0x7u << 24) & ((data) << 24));
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_3_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_3_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg &= ~((0x7u << 24) & ((mask) << 24));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_3_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_3_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg ^= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_efuse_misc_regs_efuse_3_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg;
 tmp = (tmp & (0x7u << 24))
       >> 24;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_3_CONTROL_reg(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_3_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_3_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_CONTROL_reg(const void *const hw, hri_efuse_misc_regs_efuse_3_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_3_CONTROL_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_3_control_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_3_CONTROL_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_3_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_3_CONTROL_reg(const void *const hw,
                                                                        hri_efuse_misc_regs_efuse_3_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_3_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_CONTROL_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_3_CONTROL.reg;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_4_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg |= (0x1u << 0);
 ;
}

static inline 
# 1704 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 1704 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_4_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 1709 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 1709 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_4_CONTROL_FORCE_LOAD_bit(const void *const hw, 
# 1712 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                       _Bool 
# 1712 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_4_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_4_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_4_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg |= (0x1u << 1);
 ;
}

static inline 
# 1744 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 1744 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_4_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 1750 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 1750 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_4_CONTROL_START_PROGRAM_bit(const void *const hw, 
# 1753 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 1753 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_4_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_4_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_4_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg |= (0x1u << 31);
 ;
}

static inline 
# 1785 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 1785 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_4_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg;
 tmp = (tmp & (0x1u << 31))
       >> 31;
 return (
# 1791 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 1791 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_4_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw, 
# 1794 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                            _Bool 
# 1794 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                                 value)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg;
 tmp &= ~(0x1u << 31);
 tmp |= value << 31;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_4_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg &= ~(0x1u << 31);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_4_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg ^= (0x1u << 31);
 ;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_4_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_4_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg |= ((0x1FFu << 2) & ((mask) << 2));
 ;
}

static inline hri_efuse_misc_regs_efuse_4_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_4_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg;
 tmp = (tmp & ((0x1FFu << 2) & ((mask) << 2)))
       >> 2;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_4_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_4_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg;
 tmp &= ~(0x1FFu << 2);
 tmp |= ((0x1FFu << 2) & ((data) << 2));
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_4_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_4_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg &= ~((0x1FFu << 2) & ((mask) << 2));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_4_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_4_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg ^= ((0x1FFu << 2) & ((mask) << 2));
 ;
}

static inline hri_efuse_misc_regs_efuse_4_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_CONTROL_FIRST_READ_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg;
 tmp = (tmp & (0x1FFu << 2))
       >> 2;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_4_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_4_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg |= ((0xFu << 11) & ((mask) << 11));
 ;
}

static inline hri_efuse_misc_regs_efuse_4_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_4_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg;
 tmp = (tmp & ((0xFu << 11) & ((mask) << 11)))
       >> 11;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_4_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_4_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg;
 tmp &= ~(0xFu << 11);
 tmp |= ((0xFu << 11) & ((data) << 11));
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_4_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_4_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg &= ~((0xFu << 11) & ((mask) << 11));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_4_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_4_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg ^= ((0xFu << 11) & ((mask) << 11));
 ;
}

static inline hri_efuse_misc_regs_efuse_4_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg;
 tmp = (tmp & (0xFu << 11))
       >> 11;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_4_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_4_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg |= ((0x1FFu << 15) & ((mask) << 15));
 ;
}

static inline hri_efuse_misc_regs_efuse_4_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_4_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg;
 tmp = (tmp & ((0x1FFu << 15) & ((mask) << 15)))
       >> 15;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_4_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_4_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg;
 tmp &= ~(0x1FFu << 15);
 tmp |= ((0x1FFu << 15) & ((data) << 15));
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_4_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_4_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg &= ~((0x1FFu << 15) & ((mask) << 15));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_4_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_4_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg ^= ((0x1FFu << 15) & ((mask) << 15));
 ;
}

static inline hri_efuse_misc_regs_efuse_4_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg;
 tmp = (tmp & (0x1FFu << 15))
       >> 15;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_4_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_4_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg |= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_efuse_misc_regs_efuse_4_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_4_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg;
 tmp = (tmp & ((0x7u << 24) & ((mask) << 24)))
       >> 24;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_4_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_4_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg;
 tmp &= ~(0x7u << 24);
 tmp |= ((0x7u << 24) & ((data) << 24));
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_4_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_4_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg &= ~((0x7u << 24) & ((mask) << 24));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_4_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_4_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg ^= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_efuse_misc_regs_efuse_4_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg;
 tmp = (tmp & (0x7u << 24))
       >> 24;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_4_CONTROL_reg(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_4_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_4_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_CONTROL_reg(const void *const hw, hri_efuse_misc_regs_efuse_4_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_4_CONTROL_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_4_control_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_4_CONTROL_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_4_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_4_CONTROL_reg(const void *const hw,
                                                                        hri_efuse_misc_regs_efuse_4_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_4_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_CONTROL_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_4_CONTROL.reg;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_5_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg |= (0x1u << 0);
 ;
}

static inline 
# 2117 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 2117 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_5_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 2122 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 2122 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_5_CONTROL_FORCE_LOAD_bit(const void *const hw, 
# 2125 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                       _Bool 
# 2125 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_5_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_5_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_5_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg |= (0x1u << 1);
 ;
}

static inline 
# 2157 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 2157 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_5_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 2163 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 2163 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_5_CONTROL_START_PROGRAM_bit(const void *const hw, 
# 2166 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 2166 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_5_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_5_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_5_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg |= (0x1u << 31);
 ;
}

static inline 
# 2198 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 2198 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_5_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg;
 tmp = (tmp & (0x1u << 31))
       >> 31;
 return (
# 2204 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 2204 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_5_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw, 
# 2207 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                            _Bool 
# 2207 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                                 value)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg;
 tmp &= ~(0x1u << 31);
 tmp |= value << 31;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_5_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg &= ~(0x1u << 31);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_5_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg ^= (0x1u << 31);
 ;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_5_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_5_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg |= ((0x1FFu << 2) & ((mask) << 2));
 ;
}

static inline hri_efuse_misc_regs_efuse_5_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_5_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg;
 tmp = (tmp & ((0x1FFu << 2) & ((mask) << 2)))
       >> 2;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_5_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_5_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg;
 tmp &= ~(0x1FFu << 2);
 tmp |= ((0x1FFu << 2) & ((data) << 2));
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_5_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_5_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg &= ~((0x1FFu << 2) & ((mask) << 2));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_5_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_5_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg ^= ((0x1FFu << 2) & ((mask) << 2));
 ;
}

static inline hri_efuse_misc_regs_efuse_5_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_CONTROL_FIRST_READ_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg;
 tmp = (tmp & (0x1FFu << 2))
       >> 2;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_5_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_5_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg |= ((0xFu << 11) & ((mask) << 11));
 ;
}

static inline hri_efuse_misc_regs_efuse_5_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_5_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg;
 tmp = (tmp & ((0xFu << 11) & ((mask) << 11)))
       >> 11;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_5_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_5_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg;
 tmp &= ~(0xFu << 11);
 tmp |= ((0xFu << 11) & ((data) << 11));
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_5_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_5_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg &= ~((0xFu << 11) & ((mask) << 11));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_5_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_5_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg ^= ((0xFu << 11) & ((mask) << 11));
 ;
}

static inline hri_efuse_misc_regs_efuse_5_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg;
 tmp = (tmp & (0xFu << 11))
       >> 11;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_5_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_5_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg |= ((0x1FFu << 15) & ((mask) << 15));
 ;
}

static inline hri_efuse_misc_regs_efuse_5_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_5_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg;
 tmp = (tmp & ((0x1FFu << 15) & ((mask) << 15)))
       >> 15;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_5_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_5_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg;
 tmp &= ~(0x1FFu << 15);
 tmp |= ((0x1FFu << 15) & ((data) << 15));
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_5_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_5_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg &= ~((0x1FFu << 15) & ((mask) << 15));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_5_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_5_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg ^= ((0x1FFu << 15) & ((mask) << 15));
 ;
}

static inline hri_efuse_misc_regs_efuse_5_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg;
 tmp = (tmp & (0x1FFu << 15))
       >> 15;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_5_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_5_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg |= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_efuse_misc_regs_efuse_5_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_5_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg;
 tmp = (tmp & ((0x7u << 24) & ((mask) << 24)))
       >> 24;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_5_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_5_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg;
 tmp &= ~(0x7u << 24);
 tmp |= ((0x7u << 24) & ((data) << 24));
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_5_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_5_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg &= ~((0x7u << 24) & ((mask) << 24));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_5_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_5_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg ^= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_efuse_misc_regs_efuse_5_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg;
 tmp = (tmp & (0x7u << 24))
       >> 24;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_5_CONTROL_reg(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_5_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_5_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_CONTROL_reg(const void *const hw, hri_efuse_misc_regs_efuse_5_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_5_CONTROL_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_5_control_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_5_CONTROL_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_5_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_5_CONTROL_reg(const void *const hw,
                                                                        hri_efuse_misc_regs_efuse_5_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_5_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_CONTROL_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_5_CONTROL.reg;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_6_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg |= (0x1u << 0);
 ;
}

static inline 
# 2530 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 2530 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_6_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 2535 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 2535 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_6_CONTROL_FORCE_LOAD_bit(const void *const hw, 
# 2538 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                       _Bool 
# 2538 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_6_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_6_CONTROL_FORCE_LOAD_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_6_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg |= (0x1u << 1);
 ;
}

static inline 
# 2570 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 2570 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_6_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 2576 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 2576 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_6_CONTROL_START_PROGRAM_bit(const void *const hw, 
# 2579 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 2579 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_6_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_6_CONTROL_START_PROGRAM_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_6_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg |= (0x1u << 31);
 ;
}

static inline 
# 2611 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 2611 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_6_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg;
 tmp = (tmp & (0x1u << 31))
       >> 31;
 return (
# 2617 "../hri/hri_efuse_misc_regs_b11.h" 3 4
        _Bool
# 2617 "../hri/hri_efuse_misc_regs_b11.h"
            )tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_6_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw, 
# 2620 "../hri/hri_efuse_misc_regs_b11.h" 3 4
                                                                                                            _Bool 
# 2620 "../hri/hri_efuse_misc_regs_b11.h"
                                                                                                                 value)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg;
 tmp &= ~(0x1u << 31);
 tmp |= value << 31;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg = tmp;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_6_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg &= ~(0x1u << 31);
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_6_CONTROL_EFUSE_LOAD_DONE_bit(const void *const hw)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg ^= (0x1u << 31);
 ;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_6_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_6_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg |= ((0x1FFu << 2) & ((mask) << 2));
 ;
}

static inline hri_efuse_misc_regs_efuse_6_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_6_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg;
 tmp = (tmp & ((0x1FFu << 2) & ((mask) << 2)))
       >> 2;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_6_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_6_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg;
 tmp &= ~(0x1FFu << 2);
 tmp |= ((0x1FFu << 2) & ((data) << 2));
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_6_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_6_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg &= ~((0x1FFu << 2) & ((mask) << 2));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_6_CONTROL_FIRST_READ_COUNT_bf(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_6_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg ^= ((0x1FFu << 2) & ((mask) << 2));
 ;
}

static inline hri_efuse_misc_regs_efuse_6_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_CONTROL_FIRST_READ_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg;
 tmp = (tmp & (0x1FFu << 2))
       >> 2;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_6_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_6_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg |= ((0xFu << 11) & ((mask) << 11));
 ;
}

static inline hri_efuse_misc_regs_efuse_6_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_6_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg;
 tmp = (tmp & ((0xFu << 11) & ((mask) << 11)))
       >> 11;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_6_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_6_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg;
 tmp &= ~(0xFu << 11);
 tmp |= ((0xFu << 11) & ((data) << 11));
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_6_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_6_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg &= ~((0xFu << 11) & ((mask) << 11));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_6_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_6_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg ^= ((0xFu << 11) & ((mask) << 11));
 ;
}

static inline hri_efuse_misc_regs_efuse_6_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_CONTROL_FIRST_PROG_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg;
 tmp = (tmp & (0xFu << 11))
       >> 11;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_6_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_6_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg |= ((0x1FFu << 15) & ((mask) << 15));
 ;
}

static inline hri_efuse_misc_regs_efuse_6_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_6_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg;
 tmp = (tmp & ((0x1FFu << 15) & ((mask) << 15)))
       >> 15;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_6_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_6_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg;
 tmp &= ~(0x1FFu << 15);
 tmp |= ((0x1FFu << 15) & ((data) << 15));
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_6_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_6_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg &= ~((0x1FFu << 15) & ((mask) << 15));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_6_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_6_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg ^= ((0x1FFu << 15) & ((mask) << 15));
 ;
}

static inline hri_efuse_misc_regs_efuse_6_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_CONTROL_PROG_CLK_H_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg;
 tmp = (tmp & (0x1FFu << 15))
       >> 15;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_6_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_6_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg |= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_efuse_misc_regs_efuse_6_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_6_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg;
 tmp = (tmp & ((0x7u << 24) & ((mask) << 24)))
       >> 24;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_6_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_6_control_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg;
 tmp &= ~(0x7u << 24);
 tmp |= ((0x7u << 24) & ((data) << 24));
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_6_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_6_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg &= ~((0x7u << 24) & ((mask) << 24));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_6_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_6_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg ^= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_efuse_misc_regs_efuse_6_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_CONTROL_DEBUG_BUS_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg;
 tmp = (tmp & (0x7u << 24))
       >> 24;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_6_CONTROL_reg(const void *const hw,
                                                                     hri_efuse_misc_regs_efuse_6_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_6_control_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_CONTROL_reg(const void *const hw, hri_efuse_misc_regs_efuse_6_control_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_6_CONTROL_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_6_control_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_6_CONTROL_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_6_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_6_CONTROL_reg(const void *const hw,
                                                                        hri_efuse_misc_regs_efuse_6_control_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_6_control_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_CONTROL_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_6_CONTROL.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_1_PROG_0_EFUSE_1_PROG_0_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_1_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_0.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_1_prog_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_PROG_0_EFUSE_1_PROG_0_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_1_prog_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_0.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_1_PROG_0_EFUSE_1_PROG_0_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_1_prog_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_0.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_0.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_1_PROG_0_EFUSE_1_PROG_0_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_1_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_0.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_1_PROG_0_EFUSE_1_PROG_0_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_1_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_0.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_1_prog_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_PROG_0_EFUSE_1_PROG_0_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_0.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_1_PROG_0_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_1_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_0.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_1_prog_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_PROG_0_reg(const void *const hw, hri_efuse_misc_regs_efuse_1_prog_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_1_PROG_0_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_1_prog_0_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_0.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_1_PROG_0_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_1_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_0.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_1_PROG_0_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_1_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_0.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_1_prog_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_PROG_0_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_0.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_1_PROG_1_EFUSE_1_PROG_1_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_1_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_1.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_1_prog_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_PROG_1_EFUSE_1_PROG_1_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_1_prog_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_1.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_1_PROG_1_EFUSE_1_PROG_1_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_1_prog_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_1.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_1.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_1_PROG_1_EFUSE_1_PROG_1_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_1_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_1.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_1_PROG_1_EFUSE_1_PROG_1_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_1_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_1.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_1_prog_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_PROG_1_EFUSE_1_PROG_1_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_1.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_1_PROG_1_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_1_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_1.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_1_prog_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_PROG_1_reg(const void *const hw, hri_efuse_misc_regs_efuse_1_prog_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_1_PROG_1_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_1_prog_1_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_1.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_1_PROG_1_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_1_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_1.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_1_PROG_1_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_1_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_1.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_1_prog_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_PROG_1_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_1.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_1_PROG_2_EFUSE_1_PROG_2_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_1_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_2.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_1_prog_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_PROG_2_EFUSE_1_PROG_2_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_1_prog_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_2.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_1_PROG_2_EFUSE_1_PROG_2_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_1_prog_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_2.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_2.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_1_PROG_2_EFUSE_1_PROG_2_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_1_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_2.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_1_PROG_2_EFUSE_1_PROG_2_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_1_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_2.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_1_prog_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_PROG_2_EFUSE_1_PROG_2_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_2.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_1_PROG_2_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_1_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_2.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_1_prog_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_PROG_2_reg(const void *const hw, hri_efuse_misc_regs_efuse_1_prog_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_1_PROG_2_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_1_prog_2_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_2.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_1_PROG_2_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_1_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_2.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_1_PROG_2_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_1_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_2.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_1_prog_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_PROG_2_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_2.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_1_PROG_3_EFUSE_1_PROG_3_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_1_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_3.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_1_prog_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_PROG_3_EFUSE_1_PROG_3_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_1_prog_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_3.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_1_PROG_3_EFUSE_1_PROG_3_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_1_prog_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_3.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_3.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_1_PROG_3_EFUSE_1_PROG_3_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_1_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_3.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_1_PROG_3_EFUSE_1_PROG_3_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_1_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_3.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_1_prog_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_PROG_3_EFUSE_1_PROG_3_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_3.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_1_PROG_3_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_1_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_3.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_1_prog_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_PROG_3_reg(const void *const hw, hri_efuse_misc_regs_efuse_1_prog_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_3.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_1_PROG_3_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_1_prog_3_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_3.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_1_PROG_3_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_1_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_3.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_1_PROG_3_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_1_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_3.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_1_prog_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_PROG_3_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_1_PROG_3.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_2_PROG_0_EFUSE_2_PROG_0_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_2_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_0.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_2_prog_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_PROG_0_EFUSE_2_PROG_0_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_2_prog_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_0.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_2_PROG_0_EFUSE_2_PROG_0_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_2_prog_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_0.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_0.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_2_PROG_0_EFUSE_2_PROG_0_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_2_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_0.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_2_PROG_0_EFUSE_2_PROG_0_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_2_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_0.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_2_prog_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_PROG_0_EFUSE_2_PROG_0_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_0.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_2_PROG_0_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_2_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_0.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_2_prog_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_PROG_0_reg(const void *const hw, hri_efuse_misc_regs_efuse_2_prog_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_2_PROG_0_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_2_prog_0_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_0.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_2_PROG_0_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_2_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_0.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_2_PROG_0_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_2_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_0.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_2_prog_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_PROG_0_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_0.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_2_PROG_1_EFUSE_2_PROG_1_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_2_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_1.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_2_prog_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_PROG_1_EFUSE_2_PROG_1_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_2_prog_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_1.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_2_PROG_1_EFUSE_2_PROG_1_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_2_prog_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_1.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_1.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_2_PROG_1_EFUSE_2_PROG_1_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_2_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_1.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_2_PROG_1_EFUSE_2_PROG_1_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_2_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_1.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_2_prog_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_PROG_1_EFUSE_2_PROG_1_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_1.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_2_PROG_1_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_2_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_1.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_2_prog_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_PROG_1_reg(const void *const hw, hri_efuse_misc_regs_efuse_2_prog_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_2_PROG_1_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_2_prog_1_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_1.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_2_PROG_1_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_2_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_1.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_2_PROG_1_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_2_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_1.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_2_prog_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_PROG_1_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_1.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_2_PROG_2_EFUSE_2_PROG_2_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_2_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_2.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_2_prog_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_PROG_2_EFUSE_2_PROG_2_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_2_prog_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_2.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_2_PROG_2_EFUSE_2_PROG_2_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_2_prog_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_2.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_2.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_2_PROG_2_EFUSE_2_PROG_2_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_2_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_2.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_2_PROG_2_EFUSE_2_PROG_2_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_2_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_2.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_2_prog_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_PROG_2_EFUSE_2_PROG_2_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_2.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_2_PROG_2_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_2_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_2.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_2_prog_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_PROG_2_reg(const void *const hw, hri_efuse_misc_regs_efuse_2_prog_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_2_PROG_2_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_2_prog_2_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_2.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_2_PROG_2_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_2_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_2.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_2_PROG_2_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_2_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_2.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_2_prog_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_PROG_2_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_2.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_2_PROG_3_EFUSE_2_PROG_3_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_2_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_3.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_2_prog_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_PROG_3_EFUSE_2_PROG_3_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_2_prog_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_3.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_2_PROG_3_EFUSE_2_PROG_3_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_2_prog_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_3.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_3.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_2_PROG_3_EFUSE_2_PROG_3_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_2_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_3.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_2_PROG_3_EFUSE_2_PROG_3_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_2_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_3.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_2_prog_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_PROG_3_EFUSE_2_PROG_3_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_3.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_2_PROG_3_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_2_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_3.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_2_prog_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_PROG_3_reg(const void *const hw, hri_efuse_misc_regs_efuse_2_prog_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_3.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_2_PROG_3_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_2_prog_3_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_3.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_2_PROG_3_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_2_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_3.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_2_PROG_3_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_2_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_3.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_2_prog_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_PROG_3_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_2_PROG_3.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_3_PROG_0_EFUSE_3_PROG_0_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_3_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_0.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_3_prog_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_PROG_0_EFUSE_3_PROG_0_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_3_prog_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_0.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_3_PROG_0_EFUSE_3_PROG_0_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_3_prog_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_0.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_0.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_3_PROG_0_EFUSE_3_PROG_0_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_3_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_0.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_3_PROG_0_EFUSE_3_PROG_0_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_3_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_0.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_3_prog_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_PROG_0_EFUSE_3_PROG_0_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_0.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_3_PROG_0_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_3_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_0.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_3_prog_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_PROG_0_reg(const void *const hw, hri_efuse_misc_regs_efuse_3_prog_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_3_PROG_0_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_3_prog_0_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_0.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_3_PROG_0_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_3_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_0.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_3_PROG_0_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_3_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_0.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_3_prog_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_PROG_0_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_0.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_3_PROG_1_EFUSE_3_PROG_1_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_3_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_1.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_3_prog_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_PROG_1_EFUSE_3_PROG_1_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_3_prog_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_1.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_3_PROG_1_EFUSE_3_PROG_1_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_3_prog_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_1.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_1.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_3_PROG_1_EFUSE_3_PROG_1_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_3_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_1.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_3_PROG_1_EFUSE_3_PROG_1_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_3_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_1.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_3_prog_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_PROG_1_EFUSE_3_PROG_1_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_1.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_3_PROG_1_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_3_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_1.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_3_prog_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_PROG_1_reg(const void *const hw, hri_efuse_misc_regs_efuse_3_prog_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_3_PROG_1_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_3_prog_1_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_1.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_3_PROG_1_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_3_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_1.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_3_PROG_1_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_3_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_1.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_3_prog_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_PROG_1_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_1.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_3_PROG_2_EFUSE_3_PROG_2_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_3_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_2.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_3_prog_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_PROG_2_EFUSE_3_PROG_2_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_3_prog_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_2.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_3_PROG_2_EFUSE_3_PROG_2_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_3_prog_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_2.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_2.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_3_PROG_2_EFUSE_3_PROG_2_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_3_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_2.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_3_PROG_2_EFUSE_3_PROG_2_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_3_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_2.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_3_prog_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_PROG_2_EFUSE_3_PROG_2_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_2.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_3_PROG_2_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_3_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_2.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_3_prog_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_PROG_2_reg(const void *const hw, hri_efuse_misc_regs_efuse_3_prog_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_3_PROG_2_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_3_prog_2_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_2.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_3_PROG_2_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_3_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_2.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_3_PROG_2_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_3_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_2.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_3_prog_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_PROG_2_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_2.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_3_PROG_3_EFUSE_3_PROG_3_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_3_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_3.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_3_prog_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_PROG_3_EFUSE_3_PROG_3_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_3_prog_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_3.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_3_PROG_3_EFUSE_3_PROG_3_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_3_prog_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_3.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_3.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_3_PROG_3_EFUSE_3_PROG_3_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_3_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_3.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_3_PROG_3_EFUSE_3_PROG_3_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_3_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_3.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_3_prog_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_PROG_3_EFUSE_3_PROG_3_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_3.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_3_PROG_3_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_3_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_3.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_3_prog_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_PROG_3_reg(const void *const hw, hri_efuse_misc_regs_efuse_3_prog_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_3.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_3_PROG_3_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_3_prog_3_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_3.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_3_PROG_3_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_3_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_3.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_3_PROG_3_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_3_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_3.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_3_prog_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_PROG_3_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_3_PROG_3.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_4_PROG_0_EFUSE_4_PROG_0_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_4_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_0.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_4_prog_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_PROG_0_EFUSE_4_PROG_0_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_4_prog_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_0.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_4_PROG_0_EFUSE_4_PROG_0_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_4_prog_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_0.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_0.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_4_PROG_0_EFUSE_4_PROG_0_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_4_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_0.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_4_PROG_0_EFUSE_4_PROG_0_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_4_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_0.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_4_prog_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_PROG_0_EFUSE_4_PROG_0_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_0.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_4_PROG_0_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_4_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_0.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_4_prog_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_PROG_0_reg(const void *const hw, hri_efuse_misc_regs_efuse_4_prog_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_4_PROG_0_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_4_prog_0_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_0.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_4_PROG_0_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_4_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_0.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_4_PROG_0_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_4_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_0.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_4_prog_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_PROG_0_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_0.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_4_PROG_1_EFUSE_4_PROG_1_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_4_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_1.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_4_prog_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_PROG_1_EFUSE_4_PROG_1_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_4_prog_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_1.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_4_PROG_1_EFUSE_4_PROG_1_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_4_prog_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_1.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_1.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_4_PROG_1_EFUSE_4_PROG_1_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_4_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_1.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_4_PROG_1_EFUSE_4_PROG_1_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_4_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_1.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_4_prog_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_PROG_1_EFUSE_4_PROG_1_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_1.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_4_PROG_1_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_4_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_1.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_4_prog_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_PROG_1_reg(const void *const hw, hri_efuse_misc_regs_efuse_4_prog_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_4_PROG_1_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_4_prog_1_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_1.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_4_PROG_1_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_4_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_1.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_4_PROG_1_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_4_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_1.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_4_prog_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_PROG_1_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_1.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_4_PROG_2_EFUSE_4_PROG_2_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_4_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_2.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_4_prog_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_PROG_2_EFUSE_4_PROG_2_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_4_prog_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_2.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_4_PROG_2_EFUSE_4_PROG_2_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_4_prog_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_2.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_2.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_4_PROG_2_EFUSE_4_PROG_2_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_4_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_2.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_4_PROG_2_EFUSE_4_PROG_2_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_4_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_2.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_4_prog_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_PROG_2_EFUSE_4_PROG_2_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_2.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_4_PROG_2_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_4_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_2.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_4_prog_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_PROG_2_reg(const void *const hw, hri_efuse_misc_regs_efuse_4_prog_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_4_PROG_2_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_4_prog_2_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_2.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_4_PROG_2_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_4_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_2.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_4_PROG_2_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_4_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_2.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_4_prog_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_PROG_2_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_2.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_4_PROG_3_EFUSE_4_PROG_3_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_4_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_3.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_4_prog_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_PROG_3_EFUSE_4_PROG_3_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_4_prog_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_3.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_4_PROG_3_EFUSE_4_PROG_3_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_4_prog_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_3.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_3.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_4_PROG_3_EFUSE_4_PROG_3_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_4_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_3.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_4_PROG_3_EFUSE_4_PROG_3_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_4_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_3.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_4_prog_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_PROG_3_EFUSE_4_PROG_3_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_3.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_4_PROG_3_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_4_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_3.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_4_prog_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_PROG_3_reg(const void *const hw, hri_efuse_misc_regs_efuse_4_prog_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_3.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_4_PROG_3_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_4_prog_3_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_3.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_4_PROG_3_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_4_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_3.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_4_PROG_3_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_4_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_3.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_4_prog_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_PROG_3_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_4_PROG_3.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_5_PROG_0_EFUSE_5_PROG_0_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_5_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_0.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_5_prog_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_PROG_0_EFUSE_5_PROG_0_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_5_prog_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_0.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_5_PROG_0_EFUSE_5_PROG_0_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_5_prog_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_0.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_0.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_5_PROG_0_EFUSE_5_PROG_0_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_5_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_0.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_5_PROG_0_EFUSE_5_PROG_0_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_5_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_0.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_5_prog_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_PROG_0_EFUSE_5_PROG_0_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_0.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_5_PROG_0_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_5_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_0.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_5_prog_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_PROG_0_reg(const void *const hw, hri_efuse_misc_regs_efuse_5_prog_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_5_PROG_0_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_5_prog_0_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_0.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_5_PROG_0_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_5_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_0.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_5_PROG_0_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_5_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_0.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_5_prog_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_PROG_0_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_0.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_5_PROG_1_EFUSE_5_PROG_1_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_5_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_1.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_5_prog_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_PROG_1_EFUSE_5_PROG_1_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_5_prog_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_1.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_5_PROG_1_EFUSE_5_PROG_1_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_5_prog_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_1.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_1.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_5_PROG_1_EFUSE_5_PROG_1_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_5_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_1.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_5_PROG_1_EFUSE_5_PROG_1_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_5_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_1.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_5_prog_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_PROG_1_EFUSE_5_PROG_1_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_1.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_5_PROG_1_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_5_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_1.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_5_prog_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_PROG_1_reg(const void *const hw, hri_efuse_misc_regs_efuse_5_prog_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_5_PROG_1_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_5_prog_1_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_1.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_5_PROG_1_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_5_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_1.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_5_PROG_1_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_5_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_1.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_5_prog_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_PROG_1_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_1.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_5_PROG_2_EFUSE_5_PROG_2_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_5_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_2.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_5_prog_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_PROG_2_EFUSE_5_PROG_2_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_5_prog_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_2.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_5_PROG_2_EFUSE_5_PROG_2_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_5_prog_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_2.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_2.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_5_PROG_2_EFUSE_5_PROG_2_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_5_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_2.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_5_PROG_2_EFUSE_5_PROG_2_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_5_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_2.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_5_prog_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_PROG_2_EFUSE_5_PROG_2_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_2.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_5_PROG_2_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_5_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_2.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_5_prog_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_PROG_2_reg(const void *const hw, hri_efuse_misc_regs_efuse_5_prog_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_5_PROG_2_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_5_prog_2_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_2.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_5_PROG_2_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_5_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_2.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_5_PROG_2_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_5_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_2.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_5_prog_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_PROG_2_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_2.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_5_PROG_3_EFUSE_5_PROG_3_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_5_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_3.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_5_prog_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_PROG_3_EFUSE_5_PROG_3_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_5_prog_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_3.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_5_PROG_3_EFUSE_5_PROG_3_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_5_prog_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_3.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_3.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_5_PROG_3_EFUSE_5_PROG_3_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_5_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_3.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_5_PROG_3_EFUSE_5_PROG_3_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_5_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_3.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_5_prog_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_PROG_3_EFUSE_5_PROG_3_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_3.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_5_PROG_3_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_5_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_3.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_5_prog_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_PROG_3_reg(const void *const hw, hri_efuse_misc_regs_efuse_5_prog_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_3.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_5_PROG_3_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_5_prog_3_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_3.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_5_PROG_3_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_5_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_3.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_5_PROG_3_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_5_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_3.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_5_prog_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_PROG_3_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_5_PROG_3.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_6_PROG_0_EFUSE_6_PROG_0_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_6_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_0.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_6_prog_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_PROG_0_EFUSE_6_PROG_0_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_6_prog_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_0.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_6_PROG_0_EFUSE_6_PROG_0_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_6_prog_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_0.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_0.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_6_PROG_0_EFUSE_6_PROG_0_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_6_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_0.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_6_PROG_0_EFUSE_6_PROG_0_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_6_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_0.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_6_prog_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_PROG_0_EFUSE_6_PROG_0_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_0.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_6_PROG_0_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_6_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_0.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_6_prog_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_PROG_0_reg(const void *const hw, hri_efuse_misc_regs_efuse_6_prog_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_6_PROG_0_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_6_prog_0_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_0.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_6_PROG_0_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_6_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_0.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_6_PROG_0_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_6_prog_0_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_0.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_6_prog_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_PROG_0_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_0.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_6_PROG_1_EFUSE_6_PROG_1_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_6_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_1.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_6_prog_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_PROG_1_EFUSE_6_PROG_1_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_6_prog_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_1.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_6_PROG_1_EFUSE_6_PROG_1_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_6_prog_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_1.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_1.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_6_PROG_1_EFUSE_6_PROG_1_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_6_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_1.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_6_PROG_1_EFUSE_6_PROG_1_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_6_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_1.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_6_prog_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_PROG_1_EFUSE_6_PROG_1_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_1.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_6_PROG_1_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_6_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_1.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_6_prog_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_PROG_1_reg(const void *const hw, hri_efuse_misc_regs_efuse_6_prog_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_6_PROG_1_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_6_prog_1_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_1.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_6_PROG_1_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_6_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_1.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_6_PROG_1_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_6_prog_1_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_1.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_6_prog_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_PROG_1_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_1.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_6_PROG_2_EFUSE_6_PROG_2_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_6_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_2.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_6_prog_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_PROG_2_EFUSE_6_PROG_2_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_6_prog_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_2.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_6_PROG_2_EFUSE_6_PROG_2_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_6_prog_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_2.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_2.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_6_PROG_2_EFUSE_6_PROG_2_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_6_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_2.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_6_PROG_2_EFUSE_6_PROG_2_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_6_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_2.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_6_prog_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_PROG_2_EFUSE_6_PROG_2_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_2.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_6_PROG_2_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_6_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_2.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_6_prog_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_PROG_2_reg(const void *const hw, hri_efuse_misc_regs_efuse_6_prog_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_6_PROG_2_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_6_prog_2_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_2.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_6_PROG_2_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_6_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_2.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_6_PROG_2_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_6_prog_2_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_2.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_6_prog_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_PROG_2_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_2.reg;
}

static inline void
hri_efusemiscregsmiscregs_set_EFUSE_6_PROG_3_EFUSE_6_PROG_3_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_6_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_3.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_6_prog_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_PROG_3_EFUSE_6_PROG_3_bf(const void *const hw,
                                                               hri_efuse_misc_regs_efuse_6_prog_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_3.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_efusemiscregsmiscregs_write_EFUSE_6_PROG_3_EFUSE_6_PROG_3_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_6_prog_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_3.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_3.reg = tmp;
 ;
}

static inline void
hri_efusemiscregsmiscregs_clear_EFUSE_6_PROG_3_EFUSE_6_PROG_3_bf(const void *const hw,
                                                                 hri_efuse_misc_regs_efuse_6_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_3.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_efusemiscregsmiscregs_toggle_EFUSE_6_PROG_3_EFUSE_6_PROG_3_bf(const void *const hw,
                                                                  hri_efuse_misc_regs_efuse_6_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_3.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_efuse_misc_regs_efuse_6_prog_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_PROG_3_EFUSE_6_PROG_3_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_3.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_set_EFUSE_6_PROG_3_reg(const void *const hw,
                                                                    hri_efuse_misc_regs_efuse_6_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_3.reg |= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_6_prog_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_PROG_3_reg(const void *const hw, hri_efuse_misc_regs_efuse_6_prog_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_3.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_efusemiscregsmiscregs_write_EFUSE_6_PROG_3_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_6_prog_3_reg_t data)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_3.reg = data;
 ;
}

static inline void hri_efusemiscregsmiscregs_clear_EFUSE_6_PROG_3_reg(const void *const hw,
                                                                      hri_efuse_misc_regs_efuse_6_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_3.reg &= ~mask;
 ;
}

static inline void hri_efusemiscregsmiscregs_toggle_EFUSE_6_PROG_3_reg(const void *const hw,
                                                                       hri_efuse_misc_regs_efuse_6_prog_3_reg_t mask)
{
 ;
 ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_3.reg ^= mask;
 ;
}

static inline hri_efuse_misc_regs_efuse_6_prog_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_PROG_3_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_6_PROG_3.reg;
}

static inline hri_efuse_misc_regs_efuse_1_status_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_STATUS_0_EFUSE_1_STATUS_0_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_1_status_0_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_1_STATUS_0.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_1_status_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_STATUS_0_EFUSE_1_STATUS_0_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_1_STATUS_0.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_1_status_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_STATUS_0_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_1_status_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_STATUS_0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_1_status_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_STATUS_0_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_1_STATUS_0.reg;
}

static inline hri_efuse_misc_regs_efuse_1_status_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_STATUS_1_EFUSE_1_STATUS_1_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_1_status_1_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_1_STATUS_1.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_1_status_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_STATUS_1_EFUSE_1_STATUS_1_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_1_STATUS_1.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_1_status_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_STATUS_1_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_1_status_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_STATUS_1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_1_status_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_STATUS_1_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_1_STATUS_1.reg;
}

static inline hri_efuse_misc_regs_efuse_1_status_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_STATUS_2_EFUSE_1_STATUS_2_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_1_status_2_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_1_STATUS_2.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_1_status_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_STATUS_2_EFUSE_1_STATUS_2_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_1_STATUS_2.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_1_status_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_STATUS_2_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_1_status_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_STATUS_2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_1_status_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_STATUS_2_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_1_STATUS_2.reg;
}

static inline hri_efuse_misc_regs_efuse_1_status_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_STATUS_3_EFUSE_1_STATUS_3_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_1_status_3_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_1_STATUS_3.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_1_status_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_STATUS_3_EFUSE_1_STATUS_3_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_1_STATUS_3.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_1_status_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_1_STATUS_3_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_1_status_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_1_STATUS_3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_1_status_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_1_STATUS_3_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_1_STATUS_3.reg;
}

static inline hri_efuse_misc_regs_efuse_2_status_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_STATUS_0_EFUSE_2_STATUS_0_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_2_status_0_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_2_STATUS_0.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_2_status_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_STATUS_0_EFUSE_2_STATUS_0_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_2_STATUS_0.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_2_status_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_STATUS_0_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_2_status_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_STATUS_0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_2_status_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_STATUS_0_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_2_STATUS_0.reg;
}

static inline hri_efuse_misc_regs_efuse_2_status_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_STATUS_1_EFUSE_2_STATUS_1_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_2_status_1_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_2_STATUS_1.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_2_status_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_STATUS_1_EFUSE_2_STATUS_1_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_2_STATUS_1.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_2_status_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_STATUS_1_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_2_status_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_STATUS_1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_2_status_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_STATUS_1_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_2_STATUS_1.reg;
}

static inline hri_efuse_misc_regs_efuse_2_status_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_STATUS_2_EFUSE_2_STATUS_2_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_2_status_2_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_2_STATUS_2.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_2_status_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_STATUS_2_EFUSE_2_STATUS_2_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_2_STATUS_2.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_2_status_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_STATUS_2_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_2_status_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_STATUS_2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_2_status_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_STATUS_2_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_2_STATUS_2.reg;
}

static inline hri_efuse_misc_regs_efuse_2_status_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_STATUS_3_EFUSE_2_STATUS_3_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_2_status_3_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_2_STATUS_3.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_2_status_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_STATUS_3_EFUSE_2_STATUS_3_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_2_STATUS_3.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_2_status_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_2_STATUS_3_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_2_status_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_2_STATUS_3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_2_status_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_2_STATUS_3_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_2_STATUS_3.reg;
}

static inline hri_efuse_misc_regs_efuse_3_status_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_STATUS_0_EFUSE_3_STATUS_0_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_3_status_0_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_3_STATUS_0.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_3_status_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_STATUS_0_EFUSE_3_STATUS_0_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_3_STATUS_0.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_3_status_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_STATUS_0_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_3_status_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_STATUS_0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_3_status_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_STATUS_0_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_3_STATUS_0.reg;
}

static inline hri_efuse_misc_regs_efuse_3_status_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_STATUS_1_EFUSE_3_STATUS_1_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_3_status_1_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_3_STATUS_1.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_3_status_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_STATUS_1_EFUSE_3_STATUS_1_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_3_STATUS_1.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_3_status_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_STATUS_1_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_3_status_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_STATUS_1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_3_status_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_STATUS_1_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_3_STATUS_1.reg;
}

static inline hri_efuse_misc_regs_efuse_3_status_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_STATUS_2_EFUSE_3_STATUS_2_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_3_status_2_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_3_STATUS_2.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_3_status_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_STATUS_2_EFUSE_3_STATUS_2_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_3_STATUS_2.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_3_status_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_STATUS_2_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_3_status_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_STATUS_2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_3_status_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_STATUS_2_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_3_STATUS_2.reg;
}

static inline hri_efuse_misc_regs_efuse_3_status_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_STATUS_3_EFUSE_3_STATUS_3_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_3_status_3_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_3_STATUS_3.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_3_status_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_STATUS_3_EFUSE_3_STATUS_3_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_3_STATUS_3.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_3_status_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_3_STATUS_3_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_3_status_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_3_STATUS_3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_3_status_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_3_STATUS_3_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_3_STATUS_3.reg;
}

static inline hri_efuse_misc_regs_efuse_4_status_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_STATUS_0_EFUSE_4_STATUS_0_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_4_status_0_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_4_STATUS_0.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_4_status_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_STATUS_0_EFUSE_4_STATUS_0_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_4_STATUS_0.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_4_status_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_STATUS_0_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_4_status_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_STATUS_0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_4_status_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_STATUS_0_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_4_STATUS_0.reg;
}

static inline hri_efuse_misc_regs_efuse_4_status_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_STATUS_1_EFUSE_4_STATUS_1_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_4_status_1_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_4_STATUS_1.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_4_status_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_STATUS_1_EFUSE_4_STATUS_1_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_4_STATUS_1.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_4_status_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_STATUS_1_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_4_status_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_STATUS_1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_4_status_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_STATUS_1_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_4_STATUS_1.reg;
}

static inline hri_efuse_misc_regs_efuse_4_status_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_STATUS_2_EFUSE_4_STATUS_2_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_4_status_2_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_4_STATUS_2.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_4_status_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_STATUS_2_EFUSE_4_STATUS_2_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_4_STATUS_2.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_4_status_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_STATUS_2_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_4_status_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_STATUS_2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_4_status_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_STATUS_2_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_4_STATUS_2.reg;
}

static inline hri_efuse_misc_regs_efuse_4_status_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_STATUS_3_EFUSE_4_STATUS_3_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_4_status_3_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_4_STATUS_3.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_4_status_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_STATUS_3_EFUSE_4_STATUS_3_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_4_STATUS_3.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_4_status_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_4_STATUS_3_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_4_status_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_4_STATUS_3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_4_status_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_4_STATUS_3_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_4_STATUS_3.reg;
}

static inline hri_efuse_misc_regs_efuse_5_status_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_STATUS_0_EFUSE_5_STATUS_0_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_5_status_0_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_5_STATUS_0.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_5_status_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_STATUS_0_EFUSE_5_STATUS_0_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_5_STATUS_0.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_5_status_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_STATUS_0_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_5_status_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_STATUS_0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_5_status_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_STATUS_0_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_5_STATUS_0.reg;
}

static inline hri_efuse_misc_regs_efuse_5_status_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_STATUS_1_EFUSE_5_STATUS_1_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_5_status_1_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_5_STATUS_1.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_5_status_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_STATUS_1_EFUSE_5_STATUS_1_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_5_STATUS_1.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_5_status_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_STATUS_1_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_5_status_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_STATUS_1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_5_status_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_STATUS_1_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_5_STATUS_1.reg;
}

static inline hri_efuse_misc_regs_efuse_5_status_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_STATUS_2_EFUSE_5_STATUS_2_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_5_status_2_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_5_STATUS_2.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_5_status_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_STATUS_2_EFUSE_5_STATUS_2_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_5_STATUS_2.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_5_status_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_STATUS_2_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_5_status_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_STATUS_2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_5_status_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_STATUS_2_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_5_STATUS_2.reg;
}

static inline hri_efuse_misc_regs_efuse_5_status_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_STATUS_3_EFUSE_5_STATUS_3_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_5_status_3_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_5_STATUS_3.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_5_status_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_STATUS_3_EFUSE_5_STATUS_3_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_5_STATUS_3.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_5_status_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_5_STATUS_3_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_5_status_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_5_STATUS_3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_5_status_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_5_STATUS_3_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_5_STATUS_3.reg;
}

static inline hri_efuse_misc_regs_efuse_6_status_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_STATUS_0_EFUSE_6_STATUS_0_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_6_status_0_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_6_STATUS_0.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_6_status_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_STATUS_0_EFUSE_6_STATUS_0_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_6_STATUS_0.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_6_status_0_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_STATUS_0_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_6_status_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_STATUS_0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_6_status_0_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_STATUS_0_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_6_STATUS_0.reg;
}

static inline hri_efuse_misc_regs_efuse_6_status_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_STATUS_1_EFUSE_6_STATUS_1_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_6_status_1_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_6_STATUS_1.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_6_status_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_STATUS_1_EFUSE_6_STATUS_1_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_6_STATUS_1.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_6_status_1_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_STATUS_1_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_6_status_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_STATUS_1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_6_status_1_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_STATUS_1_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_6_STATUS_1.reg;
}

static inline hri_efuse_misc_regs_efuse_6_status_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_STATUS_2_EFUSE_6_STATUS_2_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_6_status_2_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_6_STATUS_2.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_6_status_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_STATUS_2_EFUSE_6_STATUS_2_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_6_STATUS_2.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_6_status_2_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_STATUS_2_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_6_status_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_STATUS_2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_6_status_2_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_STATUS_2_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_6_STATUS_2.reg;
}

static inline hri_efuse_misc_regs_efuse_6_status_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_STATUS_3_EFUSE_6_STATUS_3_bf(const void *const hw,
                                                                   hri_efuse_misc_regs_efuse_6_status_3_reg_t mask)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_6_STATUS_3.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_6_status_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_STATUS_3_EFUSE_6_STATUS_3_bf(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_6_STATUS_3.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_6_status_3_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_6_STATUS_3_reg(const void *const hw,
                                                   hri_efuse_misc_regs_efuse_6_status_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_6_STATUS_3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_6_status_3_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_6_STATUS_3_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_6_STATUS_3.reg;
}

static inline 
# 6272 "../hri/hri_efuse_misc_regs_b11.h" 3 4
             _Bool 
# 6272 "../hri/hri_efuse_misc_regs_b11.h"
                  hri_efusemiscregsmiscregs_get_EFUSE_MISC_CTRL_OUT_OF_RESET_bit(const void *const hw)
{
 return (((EfuseMiscRegs *)hw)->EFUSE_MISC_CTRL.reg & (0x1u << 0))
        >> 0;
}

static inline hri_efuse_misc_regs_efuse_misc_ctrl_reg_t
hri_efusemiscregsmiscregs_get_EFUSE_MISC_CTRL_reg(const void *const hw, hri_efuse_misc_regs_efuse_misc_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((EfuseMiscRegs *)hw)->EFUSE_MISC_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_efuse_misc_regs_efuse_misc_ctrl_reg_t
hri_efusemiscregsmiscregs_read_EFUSE_MISC_CTRL_reg(const void *const hw)
{
 return ((EfuseMiscRegs *)hw)->EFUSE_MISC_CTRL.reg;
}
# 56 "../hri/hri_b11.h" 2
# 1 "../hri/hri_gpio_b11.h" 1
# 45 "../hri/hri_gpio_b11.h"
#define _HRI_GPIO_B11_H_INCLUDED_ 
# 58 "../hri/hri_gpio_b11.h"
#define GPIO_CRITICAL_SECTION_ENTER() 
#define GPIO_CRITICAL_SECTION_LEAVE() 


typedef uint16_t hri_gpio_data_reg_t;
typedef uint16_t hri_gpio_dataout_reg_t;
typedef uint16_t hri_gpio_intenclr_reg_t;
typedef uint16_t hri_gpio_intenset_reg_t;
typedef uint16_t hri_gpio_intpolclr_reg_t;
typedef uint16_t hri_gpio_intpolset_reg_t;
typedef uint16_t hri_gpio_intstatusclear_reg_t;
typedef uint16_t hri_gpio_inttypeclr_reg_t;
typedef uint16_t hri_gpio_inttypeset_reg_t;
typedef uint16_t hri_gpio_outenclr_reg_t;
typedef uint16_t hri_gpio_outenset_reg_t;
typedef uint8_t hri_gpio_cid0_reg_t;
typedef uint8_t hri_gpio_cid1_reg_t;
typedef uint8_t hri_gpio_cid2_reg_t;
typedef uint8_t hri_gpio_cid3_reg_t;
typedef uint8_t hri_gpio_pid0_reg_t;
typedef uint8_t hri_gpio_pid1_reg_t;
typedef uint8_t hri_gpio_pid2_reg_t;
typedef uint8_t hri_gpio_pid3_reg_t;
typedef uint8_t hri_gpio_pid4_reg_t;
typedef uint8_t hri_gpio_pid5_reg_t;
typedef uint8_t hri_gpio_pid6_reg_t;
typedef uint8_t hri_gpio_pid7_reg_t;

static inline void hri_gpio_set_DATA_VALUE_bf(const void *const hw, hri_gpio_data_reg_t mask)
{
 ;
 ((Gpio *)hw)->DATA.reg |= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_data_reg_t hri_gpio_get_DATA_VALUE_bf(const void *const hw, hri_gpio_data_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->DATA.reg;
 tmp = (tmp & ((0xFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_gpio_write_DATA_VALUE_bf(const void *const hw, hri_gpio_data_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((Gpio *)hw)->DATA.reg;
 tmp &= ~(0xFFFFu << 0);
 tmp |= ((0xFFFFu << 0) & ((data) << 0));
 ((Gpio *)hw)->DATA.reg = tmp;
 ;
}

static inline void hri_gpio_clear_DATA_VALUE_bf(const void *const hw, hri_gpio_data_reg_t mask)
{
 ;
 ((Gpio *)hw)->DATA.reg &= ~((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_gpio_toggle_DATA_VALUE_bf(const void *const hw, hri_gpio_data_reg_t mask)
{
 ;
 ((Gpio *)hw)->DATA.reg ^= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_data_reg_t hri_gpio_read_DATA_VALUE_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->DATA.reg;
 tmp = (tmp & (0xFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_gpio_set_DATA_reg(const void *const hw, hri_gpio_data_reg_t mask)
{
 ;
 ((Gpio *)hw)->DATA.reg |= mask;
 ;
}

static inline hri_gpio_data_reg_t hri_gpio_get_DATA_reg(const void *const hw, hri_gpio_data_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->DATA.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_gpio_write_DATA_reg(const void *const hw, hri_gpio_data_reg_t data)
{
 ;
 ((Gpio *)hw)->DATA.reg = data;
 ;
}

static inline void hri_gpio_clear_DATA_reg(const void *const hw, hri_gpio_data_reg_t mask)
{
 ;
 ((Gpio *)hw)->DATA.reg &= ~mask;
 ;
}

static inline void hri_gpio_toggle_DATA_reg(const void *const hw, hri_gpio_data_reg_t mask)
{
 ;
 ((Gpio *)hw)->DATA.reg ^= mask;
 ;
}

static inline hri_gpio_data_reg_t hri_gpio_read_DATA_reg(const void *const hw)
{
 return ((Gpio *)hw)->DATA.reg;
}

static inline void hri_gpio_set_DATAOUT_VALUE_bf(const void *const hw, hri_gpio_dataout_reg_t mask)
{
 ;
 ((Gpio *)hw)->DATAOUT.reg |= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_dataout_reg_t hri_gpio_get_DATAOUT_VALUE_bf(const void *const hw, hri_gpio_dataout_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->DATAOUT.reg;
 tmp = (tmp & ((0xFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_gpio_write_DATAOUT_VALUE_bf(const void *const hw, hri_gpio_dataout_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((Gpio *)hw)->DATAOUT.reg;
 tmp &= ~(0xFFFFu << 0);
 tmp |= ((0xFFFFu << 0) & ((data) << 0));
 ((Gpio *)hw)->DATAOUT.reg = tmp;
 ;
}

static inline void hri_gpio_clear_DATAOUT_VALUE_bf(const void *const hw, hri_gpio_dataout_reg_t mask)
{
 ;
 ((Gpio *)hw)->DATAOUT.reg &= ~((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_gpio_toggle_DATAOUT_VALUE_bf(const void *const hw, hri_gpio_dataout_reg_t mask)
{
 ;
 ((Gpio *)hw)->DATAOUT.reg ^= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_dataout_reg_t hri_gpio_read_DATAOUT_VALUE_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->DATAOUT.reg;
 tmp = (tmp & (0xFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_gpio_set_DATAOUT_reg(const void *const hw, hri_gpio_dataout_reg_t mask)
{
 ;
 ((Gpio *)hw)->DATAOUT.reg |= mask;
 ;
}

static inline hri_gpio_dataout_reg_t hri_gpio_get_DATAOUT_reg(const void *const hw, hri_gpio_dataout_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->DATAOUT.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_gpio_write_DATAOUT_reg(const void *const hw, hri_gpio_dataout_reg_t data)
{
 ;
 ((Gpio *)hw)->DATAOUT.reg = data;
 ;
}

static inline void hri_gpio_clear_DATAOUT_reg(const void *const hw, hri_gpio_dataout_reg_t mask)
{
 ;
 ((Gpio *)hw)->DATAOUT.reg &= ~mask;
 ;
}

static inline void hri_gpio_toggle_DATAOUT_reg(const void *const hw, hri_gpio_dataout_reg_t mask)
{
 ;
 ((Gpio *)hw)->DATAOUT.reg ^= mask;
 ;
}

static inline hri_gpio_dataout_reg_t hri_gpio_read_DATAOUT_reg(const void *const hw)
{
 return ((Gpio *)hw)->DATAOUT.reg;
}

static inline void hri_gpio_set_OUTENSET_VALUE_bf(const void *const hw, hri_gpio_outenset_reg_t mask)
{
 ;
 ((Gpio *)hw)->OUTENSET.reg |= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_outenset_reg_t hri_gpio_get_OUTENSET_VALUE_bf(const void *const hw, hri_gpio_outenset_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->OUTENSET.reg;
 tmp = (tmp & ((0xFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_gpio_write_OUTENSET_VALUE_bf(const void *const hw, hri_gpio_outenset_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((Gpio *)hw)->OUTENSET.reg;
 tmp &= ~(0xFFFFu << 0);
 tmp |= ((0xFFFFu << 0) & ((data) << 0));
 ((Gpio *)hw)->OUTENSET.reg = tmp;
 ;
}

static inline void hri_gpio_clear_OUTENSET_VALUE_bf(const void *const hw, hri_gpio_outenset_reg_t mask)
{
 ;
 ((Gpio *)hw)->OUTENSET.reg &= ~((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_gpio_toggle_OUTENSET_VALUE_bf(const void *const hw, hri_gpio_outenset_reg_t mask)
{
 ;
 ((Gpio *)hw)->OUTENSET.reg ^= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_outenset_reg_t hri_gpio_read_OUTENSET_VALUE_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->OUTENSET.reg;
 tmp = (tmp & (0xFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_gpio_set_OUTENSET_reg(const void *const hw, hri_gpio_outenset_reg_t mask)
{
 ;
 ((Gpio *)hw)->OUTENSET.reg |= mask;
 ;
}

static inline hri_gpio_outenset_reg_t hri_gpio_get_OUTENSET_reg(const void *const hw, hri_gpio_outenset_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->OUTENSET.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_gpio_write_OUTENSET_reg(const void *const hw, hri_gpio_outenset_reg_t data)
{
 ;
 ((Gpio *)hw)->OUTENSET.reg = data;
 ;
}

static inline void hri_gpio_clear_OUTENSET_reg(const void *const hw, hri_gpio_outenset_reg_t mask)
{
 ;
 ((Gpio *)hw)->OUTENSET.reg &= ~mask;
 ;
}

static inline void hri_gpio_toggle_OUTENSET_reg(const void *const hw, hri_gpio_outenset_reg_t mask)
{
 ;
 ((Gpio *)hw)->OUTENSET.reg ^= mask;
 ;
}

static inline hri_gpio_outenset_reg_t hri_gpio_read_OUTENSET_reg(const void *const hw)
{
 return ((Gpio *)hw)->OUTENSET.reg;
}

static inline void hri_gpio_set_OUTENCLR_VALUE_bf(const void *const hw, hri_gpio_outenclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->OUTENCLR.reg |= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_outenclr_reg_t hri_gpio_get_OUTENCLR_VALUE_bf(const void *const hw, hri_gpio_outenclr_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->OUTENCLR.reg;
 tmp = (tmp & ((0xFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_gpio_write_OUTENCLR_VALUE_bf(const void *const hw, hri_gpio_outenclr_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((Gpio *)hw)->OUTENCLR.reg;
 tmp &= ~(0xFFFFu << 0);
 tmp |= ((0xFFFFu << 0) & ((data) << 0));
 ((Gpio *)hw)->OUTENCLR.reg = tmp;
 ;
}

static inline void hri_gpio_clear_OUTENCLR_VALUE_bf(const void *const hw, hri_gpio_outenclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->OUTENCLR.reg &= ~((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_gpio_toggle_OUTENCLR_VALUE_bf(const void *const hw, hri_gpio_outenclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->OUTENCLR.reg ^= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_outenclr_reg_t hri_gpio_read_OUTENCLR_VALUE_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->OUTENCLR.reg;
 tmp = (tmp & (0xFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_gpio_set_OUTENCLR_reg(const void *const hw, hri_gpio_outenclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->OUTENCLR.reg |= mask;
 ;
}

static inline hri_gpio_outenclr_reg_t hri_gpio_get_OUTENCLR_reg(const void *const hw, hri_gpio_outenclr_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->OUTENCLR.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_gpio_write_OUTENCLR_reg(const void *const hw, hri_gpio_outenclr_reg_t data)
{
 ;
 ((Gpio *)hw)->OUTENCLR.reg = data;
 ;
}

static inline void hri_gpio_clear_OUTENCLR_reg(const void *const hw, hri_gpio_outenclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->OUTENCLR.reg &= ~mask;
 ;
}

static inline void hri_gpio_toggle_OUTENCLR_reg(const void *const hw, hri_gpio_outenclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->OUTENCLR.reg ^= mask;
 ;
}

static inline hri_gpio_outenclr_reg_t hri_gpio_read_OUTENCLR_reg(const void *const hw)
{
 return ((Gpio *)hw)->OUTENCLR.reg;
}

static inline void hri_gpio_set_INTENSET_VALUE_bf(const void *const hw, hri_gpio_intenset_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTENSET.reg |= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_intenset_reg_t hri_gpio_get_INTENSET_VALUE_bf(const void *const hw, hri_gpio_intenset_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->INTENSET.reg;
 tmp = (tmp & ((0xFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_gpio_write_INTENSET_VALUE_bf(const void *const hw, hri_gpio_intenset_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((Gpio *)hw)->INTENSET.reg;
 tmp &= ~(0xFFFFu << 0);
 tmp |= ((0xFFFFu << 0) & ((data) << 0));
 ((Gpio *)hw)->INTENSET.reg = tmp;
 ;
}

static inline void hri_gpio_clear_INTENSET_VALUE_bf(const void *const hw, hri_gpio_intenset_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTENSET.reg &= ~((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_gpio_toggle_INTENSET_VALUE_bf(const void *const hw, hri_gpio_intenset_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTENSET.reg ^= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_intenset_reg_t hri_gpio_read_INTENSET_VALUE_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->INTENSET.reg;
 tmp = (tmp & (0xFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_gpio_set_INTENSET_reg(const void *const hw, hri_gpio_intenset_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTENSET.reg |= mask;
 ;
}

static inline hri_gpio_intenset_reg_t hri_gpio_get_INTENSET_reg(const void *const hw, hri_gpio_intenset_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->INTENSET.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_gpio_write_INTENSET_reg(const void *const hw, hri_gpio_intenset_reg_t data)
{
 ;
 ((Gpio *)hw)->INTENSET.reg = data;
 ;
}

static inline void hri_gpio_clear_INTENSET_reg(const void *const hw, hri_gpio_intenset_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTENSET.reg &= ~mask;
 ;
}

static inline void hri_gpio_toggle_INTENSET_reg(const void *const hw, hri_gpio_intenset_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTENSET.reg ^= mask;
 ;
}

static inline hri_gpio_intenset_reg_t hri_gpio_read_INTENSET_reg(const void *const hw)
{
 return ((Gpio *)hw)->INTENSET.reg;
}

static inline void hri_gpio_set_INTENCLR_VALUE_bf(const void *const hw, hri_gpio_intenclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTENCLR.reg |= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_intenclr_reg_t hri_gpio_get_INTENCLR_VALUE_bf(const void *const hw, hri_gpio_intenclr_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->INTENCLR.reg;
 tmp = (tmp & ((0xFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_gpio_write_INTENCLR_VALUE_bf(const void *const hw, hri_gpio_intenclr_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((Gpio *)hw)->INTENCLR.reg;
 tmp &= ~(0xFFFFu << 0);
 tmp |= ((0xFFFFu << 0) & ((data) << 0));
 ((Gpio *)hw)->INTENCLR.reg = tmp;
 ;
}

static inline void hri_gpio_clear_INTENCLR_VALUE_bf(const void *const hw, hri_gpio_intenclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTENCLR.reg &= ~((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_gpio_toggle_INTENCLR_VALUE_bf(const void *const hw, hri_gpio_intenclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTENCLR.reg ^= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_intenclr_reg_t hri_gpio_read_INTENCLR_VALUE_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->INTENCLR.reg;
 tmp = (tmp & (0xFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_gpio_set_INTENCLR_reg(const void *const hw, hri_gpio_intenclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTENCLR.reg |= mask;
 ;
}

static inline hri_gpio_intenclr_reg_t hri_gpio_get_INTENCLR_reg(const void *const hw, hri_gpio_intenclr_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->INTENCLR.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_gpio_write_INTENCLR_reg(const void *const hw, hri_gpio_intenclr_reg_t data)
{
 ;
 ((Gpio *)hw)->INTENCLR.reg = data;
 ;
}

static inline void hri_gpio_clear_INTENCLR_reg(const void *const hw, hri_gpio_intenclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTENCLR.reg &= ~mask;
 ;
}

static inline void hri_gpio_toggle_INTENCLR_reg(const void *const hw, hri_gpio_intenclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTENCLR.reg ^= mask;
 ;
}

static inline hri_gpio_intenclr_reg_t hri_gpio_read_INTENCLR_reg(const void *const hw)
{
 return ((Gpio *)hw)->INTENCLR.reg;
}

static inline void hri_gpio_set_INTTYPESET_VALUE_bf(const void *const hw, hri_gpio_inttypeset_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTTYPESET.reg |= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_inttypeset_reg_t hri_gpio_get_INTTYPESET_VALUE_bf(const void *const hw,
                                                                         hri_gpio_inttypeset_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->INTTYPESET.reg;
 tmp = (tmp & ((0xFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_gpio_write_INTTYPESET_VALUE_bf(const void *const hw, hri_gpio_inttypeset_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((Gpio *)hw)->INTTYPESET.reg;
 tmp &= ~(0xFFFFu << 0);
 tmp |= ((0xFFFFu << 0) & ((data) << 0));
 ((Gpio *)hw)->INTTYPESET.reg = tmp;
 ;
}

static inline void hri_gpio_clear_INTTYPESET_VALUE_bf(const void *const hw, hri_gpio_inttypeset_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTTYPESET.reg &= ~((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_gpio_toggle_INTTYPESET_VALUE_bf(const void *const hw, hri_gpio_inttypeset_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTTYPESET.reg ^= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_inttypeset_reg_t hri_gpio_read_INTTYPESET_VALUE_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->INTTYPESET.reg;
 tmp = (tmp & (0xFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_gpio_set_INTTYPESET_reg(const void *const hw, hri_gpio_inttypeset_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTTYPESET.reg |= mask;
 ;
}

static inline hri_gpio_inttypeset_reg_t hri_gpio_get_INTTYPESET_reg(const void *const hw,
                                                                    hri_gpio_inttypeset_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->INTTYPESET.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_gpio_write_INTTYPESET_reg(const void *const hw, hri_gpio_inttypeset_reg_t data)
{
 ;
 ((Gpio *)hw)->INTTYPESET.reg = data;
 ;
}

static inline void hri_gpio_clear_INTTYPESET_reg(const void *const hw, hri_gpio_inttypeset_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTTYPESET.reg &= ~mask;
 ;
}

static inline void hri_gpio_toggle_INTTYPESET_reg(const void *const hw, hri_gpio_inttypeset_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTTYPESET.reg ^= mask;
 ;
}

static inline hri_gpio_inttypeset_reg_t hri_gpio_read_INTTYPESET_reg(const void *const hw)
{
 return ((Gpio *)hw)->INTTYPESET.reg;
}

static inline void hri_gpio_set_INTTYPECLR_VALUE_bf(const void *const hw, hri_gpio_inttypeclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTTYPECLR.reg |= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_inttypeclr_reg_t hri_gpio_get_INTTYPECLR_VALUE_bf(const void *const hw,
                                                                         hri_gpio_inttypeclr_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->INTTYPECLR.reg;
 tmp = (tmp & ((0xFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_gpio_write_INTTYPECLR_VALUE_bf(const void *const hw, hri_gpio_inttypeclr_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((Gpio *)hw)->INTTYPECLR.reg;
 tmp &= ~(0xFFFFu << 0);
 tmp |= ((0xFFFFu << 0) & ((data) << 0));
 ((Gpio *)hw)->INTTYPECLR.reg = tmp;
 ;
}

static inline void hri_gpio_clear_INTTYPECLR_VALUE_bf(const void *const hw, hri_gpio_inttypeclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTTYPECLR.reg &= ~((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_gpio_toggle_INTTYPECLR_VALUE_bf(const void *const hw, hri_gpio_inttypeclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTTYPECLR.reg ^= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_inttypeclr_reg_t hri_gpio_read_INTTYPECLR_VALUE_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->INTTYPECLR.reg;
 tmp = (tmp & (0xFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_gpio_set_INTTYPECLR_reg(const void *const hw, hri_gpio_inttypeclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTTYPECLR.reg |= mask;
 ;
}

static inline hri_gpio_inttypeclr_reg_t hri_gpio_get_INTTYPECLR_reg(const void *const hw,
                                                                    hri_gpio_inttypeclr_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->INTTYPECLR.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_gpio_write_INTTYPECLR_reg(const void *const hw, hri_gpio_inttypeclr_reg_t data)
{
 ;
 ((Gpio *)hw)->INTTYPECLR.reg = data;
 ;
}

static inline void hri_gpio_clear_INTTYPECLR_reg(const void *const hw, hri_gpio_inttypeclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTTYPECLR.reg &= ~mask;
 ;
}

static inline void hri_gpio_toggle_INTTYPECLR_reg(const void *const hw, hri_gpio_inttypeclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTTYPECLR.reg ^= mask;
 ;
}

static inline hri_gpio_inttypeclr_reg_t hri_gpio_read_INTTYPECLR_reg(const void *const hw)
{
 return ((Gpio *)hw)->INTTYPECLR.reg;
}

static inline void hri_gpio_set_INTPOLSET_VALUE_bf(const void *const hw, hri_gpio_intpolset_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTPOLSET.reg |= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_intpolset_reg_t hri_gpio_get_INTPOLSET_VALUE_bf(const void *const hw,
                                                                       hri_gpio_intpolset_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->INTPOLSET.reg;
 tmp = (tmp & ((0xFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_gpio_write_INTPOLSET_VALUE_bf(const void *const hw, hri_gpio_intpolset_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((Gpio *)hw)->INTPOLSET.reg;
 tmp &= ~(0xFFFFu << 0);
 tmp |= ((0xFFFFu << 0) & ((data) << 0));
 ((Gpio *)hw)->INTPOLSET.reg = tmp;
 ;
}

static inline void hri_gpio_clear_INTPOLSET_VALUE_bf(const void *const hw, hri_gpio_intpolset_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTPOLSET.reg &= ~((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_gpio_toggle_INTPOLSET_VALUE_bf(const void *const hw, hri_gpio_intpolset_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTPOLSET.reg ^= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_intpolset_reg_t hri_gpio_read_INTPOLSET_VALUE_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->INTPOLSET.reg;
 tmp = (tmp & (0xFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_gpio_set_INTPOLSET_reg(const void *const hw, hri_gpio_intpolset_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTPOLSET.reg |= mask;
 ;
}

static inline hri_gpio_intpolset_reg_t hri_gpio_get_INTPOLSET_reg(const void *const hw, hri_gpio_intpolset_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->INTPOLSET.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_gpio_write_INTPOLSET_reg(const void *const hw, hri_gpio_intpolset_reg_t data)
{
 ;
 ((Gpio *)hw)->INTPOLSET.reg = data;
 ;
}

static inline void hri_gpio_clear_INTPOLSET_reg(const void *const hw, hri_gpio_intpolset_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTPOLSET.reg &= ~mask;
 ;
}

static inline void hri_gpio_toggle_INTPOLSET_reg(const void *const hw, hri_gpio_intpolset_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTPOLSET.reg ^= mask;
 ;
}

static inline hri_gpio_intpolset_reg_t hri_gpio_read_INTPOLSET_reg(const void *const hw)
{
 return ((Gpio *)hw)->INTPOLSET.reg;
}

static inline void hri_gpio_set_INTPOLCLR_VALUE_bf(const void *const hw, hri_gpio_intpolclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTPOLCLR.reg |= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_intpolclr_reg_t hri_gpio_get_INTPOLCLR_VALUE_bf(const void *const hw,
                                                                       hri_gpio_intpolclr_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->INTPOLCLR.reg;
 tmp = (tmp & ((0xFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_gpio_write_INTPOLCLR_VALUE_bf(const void *const hw, hri_gpio_intpolclr_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((Gpio *)hw)->INTPOLCLR.reg;
 tmp &= ~(0xFFFFu << 0);
 tmp |= ((0xFFFFu << 0) & ((data) << 0));
 ((Gpio *)hw)->INTPOLCLR.reg = tmp;
 ;
}

static inline void hri_gpio_clear_INTPOLCLR_VALUE_bf(const void *const hw, hri_gpio_intpolclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTPOLCLR.reg &= ~((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_gpio_toggle_INTPOLCLR_VALUE_bf(const void *const hw, hri_gpio_intpolclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTPOLCLR.reg ^= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_intpolclr_reg_t hri_gpio_read_INTPOLCLR_VALUE_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->INTPOLCLR.reg;
 tmp = (tmp & (0xFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_gpio_set_INTPOLCLR_reg(const void *const hw, hri_gpio_intpolclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTPOLCLR.reg |= mask;
 ;
}

static inline hri_gpio_intpolclr_reg_t hri_gpio_get_INTPOLCLR_reg(const void *const hw, hri_gpio_intpolclr_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->INTPOLCLR.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_gpio_write_INTPOLCLR_reg(const void *const hw, hri_gpio_intpolclr_reg_t data)
{
 ;
 ((Gpio *)hw)->INTPOLCLR.reg = data;
 ;
}

static inline void hri_gpio_clear_INTPOLCLR_reg(const void *const hw, hri_gpio_intpolclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTPOLCLR.reg &= ~mask;
 ;
}

static inline void hri_gpio_toggle_INTPOLCLR_reg(const void *const hw, hri_gpio_intpolclr_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTPOLCLR.reg ^= mask;
 ;
}

static inline hri_gpio_intpolclr_reg_t hri_gpio_read_INTPOLCLR_reg(const void *const hw)
{
 return ((Gpio *)hw)->INTPOLCLR.reg;
}

static inline hri_gpio_pid4_reg_t hri_gpio_get_PID4_JEP106_C_CODE_bf(const void *const hw, hri_gpio_pid4_reg_t mask)
{
 return (((Gpio *)hw)->PID4.reg & ((0xFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_gpio_pid4_reg_t hri_gpio_read_PID4_JEP106_C_CODE_bf(const void *const hw)
{
 return (((Gpio *)hw)->PID4.reg & (0xFu << 0)) >> 0;
}

static inline hri_gpio_pid4_reg_t hri_gpio_get_PID4_BLOCK_COUNT_bf(const void *const hw, hri_gpio_pid4_reg_t mask)
{
 return (((Gpio *)hw)->PID4.reg & ((0xFu << 4) & ((mask) << 4))) >> 4;
}

static inline hri_gpio_pid4_reg_t hri_gpio_read_PID4_BLOCK_COUNT_bf(const void *const hw)
{
 return (((Gpio *)hw)->PID4.reg & (0xFu << 4)) >> 4;
}

static inline hri_gpio_pid4_reg_t hri_gpio_get_PID4_reg(const void *const hw, hri_gpio_pid4_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Gpio *)hw)->PID4.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_gpio_pid4_reg_t hri_gpio_read_PID4_reg(const void *const hw)
{
 return ((Gpio *)hw)->PID4.reg;
}

static inline hri_gpio_pid5_reg_t hri_gpio_get_PID5_PID5_bf(const void *const hw, hri_gpio_pid5_reg_t mask)
{
 return (((Gpio *)hw)->PID5.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_gpio_pid5_reg_t hri_gpio_read_PID5_PID5_bf(const void *const hw)
{
 return (((Gpio *)hw)->PID5.reg & (0xFFu << 0)) >> 0;
}

static inline hri_gpio_pid5_reg_t hri_gpio_get_PID5_reg(const void *const hw, hri_gpio_pid5_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Gpio *)hw)->PID5.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_gpio_pid5_reg_t hri_gpio_read_PID5_reg(const void *const hw)
{
 return ((Gpio *)hw)->PID5.reg;
}

static inline hri_gpio_pid6_reg_t hri_gpio_get_PID6_PID6_bf(const void *const hw, hri_gpio_pid6_reg_t mask)
{
 return (((Gpio *)hw)->PID6.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_gpio_pid6_reg_t hri_gpio_read_PID6_PID6_bf(const void *const hw)
{
 return (((Gpio *)hw)->PID6.reg & (0xFFu << 0)) >> 0;
}

static inline hri_gpio_pid6_reg_t hri_gpio_get_PID6_reg(const void *const hw, hri_gpio_pid6_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Gpio *)hw)->PID6.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_gpio_pid6_reg_t hri_gpio_read_PID6_reg(const void *const hw)
{
 return ((Gpio *)hw)->PID6.reg;
}

static inline hri_gpio_pid7_reg_t hri_gpio_get_PID7_PID7_bf(const void *const hw, hri_gpio_pid7_reg_t mask)
{
 return (((Gpio *)hw)->PID7.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_gpio_pid7_reg_t hri_gpio_read_PID7_PID7_bf(const void *const hw)
{
 return (((Gpio *)hw)->PID7.reg & (0xFFu << 0)) >> 0;
}

static inline hri_gpio_pid7_reg_t hri_gpio_get_PID7_reg(const void *const hw, hri_gpio_pid7_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Gpio *)hw)->PID7.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_gpio_pid7_reg_t hri_gpio_read_PID7_reg(const void *const hw)
{
 return ((Gpio *)hw)->PID7.reg;
}

static inline hri_gpio_pid0_reg_t hri_gpio_get_PID0_PART_NUMBER_bf(const void *const hw, hri_gpio_pid0_reg_t mask)
{
 return (((Gpio *)hw)->PID0.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_gpio_pid0_reg_t hri_gpio_read_PID0_PART_NUMBER_bf(const void *const hw)
{
 return (((Gpio *)hw)->PID0.reg & (0xFFu << 0)) >> 0;
}

static inline hri_gpio_pid0_reg_t hri_gpio_get_PID0_reg(const void *const hw, hri_gpio_pid0_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Gpio *)hw)->PID0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_gpio_pid0_reg_t hri_gpio_read_PID0_reg(const void *const hw)
{
 return ((Gpio *)hw)->PID0.reg;
}

static inline hri_gpio_pid1_reg_t hri_gpio_get_PID1_PART_NUMBER_bf(const void *const hw, hri_gpio_pid1_reg_t mask)
{
 return (((Gpio *)hw)->PID1.reg & ((0xFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_gpio_pid1_reg_t hri_gpio_read_PID1_PART_NUMBER_bf(const void *const hw)
{
 return (((Gpio *)hw)->PID1.reg & (0xFu << 0)) >> 0;
}

static inline hri_gpio_pid1_reg_t hri_gpio_get_PID1_JEP106_ID_3_0_bf(const void *const hw, hri_gpio_pid1_reg_t mask)
{
 return (((Gpio *)hw)->PID1.reg & ((0xFu << 4) & ((mask) << 4))) >> 4;
}

static inline hri_gpio_pid1_reg_t hri_gpio_read_PID1_JEP106_ID_3_0_bf(const void *const hw)
{
 return (((Gpio *)hw)->PID1.reg & (0xFu << 4)) >> 4;
}

static inline hri_gpio_pid1_reg_t hri_gpio_get_PID1_reg(const void *const hw, hri_gpio_pid1_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Gpio *)hw)->PID1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_gpio_pid1_reg_t hri_gpio_read_PID1_reg(const void *const hw)
{
 return ((Gpio *)hw)->PID1.reg;
}

static inline 
# 1140 "../hri/hri_gpio_b11.h" 3 4
             _Bool 
# 1140 "../hri/hri_gpio_b11.h"
                  hri_gpio_get_PID2_JEDEC_USED_bit(const void *const hw)
{
 return (((Gpio *)hw)->PID2.reg & (0x1u << 3)) >> 3;
}

static inline hri_gpio_pid2_reg_t hri_gpio_get_PID2_JEP106_ID_6_4_bf(const void *const hw, hri_gpio_pid2_reg_t mask)
{
 return (((Gpio *)hw)->PID2.reg & ((0x7u << 0) & ((mask) << 0))) >> 0;
}

static inline hri_gpio_pid2_reg_t hri_gpio_read_PID2_JEP106_ID_6_4_bf(const void *const hw)
{
 return (((Gpio *)hw)->PID2.reg & (0x7u << 0)) >> 0;
}

static inline hri_gpio_pid2_reg_t hri_gpio_get_PID2_REVISION_bf(const void *const hw, hri_gpio_pid2_reg_t mask)
{
 return (((Gpio *)hw)->PID2.reg & ((0xFu << 4) & ((mask) << 4))) >> 4;
}

static inline hri_gpio_pid2_reg_t hri_gpio_read_PID2_REVISION_bf(const void *const hw)
{
 return (((Gpio *)hw)->PID2.reg & (0xFu << 4)) >> 4;
}

static inline hri_gpio_pid2_reg_t hri_gpio_get_PID2_reg(const void *const hw, hri_gpio_pid2_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Gpio *)hw)->PID2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_gpio_pid2_reg_t hri_gpio_read_PID2_reg(const void *const hw)
{
 return ((Gpio *)hw)->PID2.reg;
}

static inline hri_gpio_pid3_reg_t hri_gpio_get_PID3_CUSTOMER_MOD_NUMBER_bf(const void *const hw,
                                                                           hri_gpio_pid3_reg_t mask)
{
 return (((Gpio *)hw)->PID3.reg & ((0xFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_gpio_pid3_reg_t hri_gpio_read_PID3_CUSTOMER_MOD_NUMBER_bf(const void *const hw)
{
 return (((Gpio *)hw)->PID3.reg & (0xFu << 0)) >> 0;
}

static inline hri_gpio_pid3_reg_t hri_gpio_get_PID3_ECO_REV_NUMBER_bf(const void *const hw, hri_gpio_pid3_reg_t mask)
{
 return (((Gpio *)hw)->PID3.reg & ((0xFu << 4) & ((mask) << 4))) >> 4;
}

static inline hri_gpio_pid3_reg_t hri_gpio_read_PID3_ECO_REV_NUMBER_bf(const void *const hw)
{
 return (((Gpio *)hw)->PID3.reg & (0xFu << 4)) >> 4;
}

static inline hri_gpio_pid3_reg_t hri_gpio_get_PID3_reg(const void *const hw, hri_gpio_pid3_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Gpio *)hw)->PID3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_gpio_pid3_reg_t hri_gpio_read_PID3_reg(const void *const hw)
{
 return ((Gpio *)hw)->PID3.reg;
}

static inline hri_gpio_cid0_reg_t hri_gpio_get_CID0_CID0_bf(const void *const hw, hri_gpio_cid0_reg_t mask)
{
 return (((Gpio *)hw)->CID0.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_gpio_cid0_reg_t hri_gpio_read_CID0_CID0_bf(const void *const hw)
{
 return (((Gpio *)hw)->CID0.reg & (0xFFu << 0)) >> 0;
}

static inline hri_gpio_cid0_reg_t hri_gpio_get_CID0_reg(const void *const hw, hri_gpio_cid0_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Gpio *)hw)->CID0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_gpio_cid0_reg_t hri_gpio_read_CID0_reg(const void *const hw)
{
 return ((Gpio *)hw)->CID0.reg;
}

static inline hri_gpio_cid1_reg_t hri_gpio_get_CID1_CID1_bf(const void *const hw, hri_gpio_cid1_reg_t mask)
{
 return (((Gpio *)hw)->CID1.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_gpio_cid1_reg_t hri_gpio_read_CID1_CID1_bf(const void *const hw)
{
 return (((Gpio *)hw)->CID1.reg & (0xFFu << 0)) >> 0;
}

static inline hri_gpio_cid1_reg_t hri_gpio_get_CID1_reg(const void *const hw, hri_gpio_cid1_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Gpio *)hw)->CID1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_gpio_cid1_reg_t hri_gpio_read_CID1_reg(const void *const hw)
{
 return ((Gpio *)hw)->CID1.reg;
}

static inline hri_gpio_cid2_reg_t hri_gpio_get_CID2_CID2_bf(const void *const hw, hri_gpio_cid2_reg_t mask)
{
 return (((Gpio *)hw)->CID2.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_gpio_cid2_reg_t hri_gpio_read_CID2_CID2_bf(const void *const hw)
{
 return (((Gpio *)hw)->CID2.reg & (0xFFu << 0)) >> 0;
}

static inline hri_gpio_cid2_reg_t hri_gpio_get_CID2_reg(const void *const hw, hri_gpio_cid2_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Gpio *)hw)->CID2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_gpio_cid2_reg_t hri_gpio_read_CID2_reg(const void *const hw)
{
 return ((Gpio *)hw)->CID2.reg;
}

static inline hri_gpio_cid3_reg_t hri_gpio_get_CID3_CID3_bf(const void *const hw, hri_gpio_cid3_reg_t mask)
{
 return (((Gpio *)hw)->CID3.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_gpio_cid3_reg_t hri_gpio_read_CID3_CID3_bf(const void *const hw)
{
 return (((Gpio *)hw)->CID3.reg & (0xFFu << 0)) >> 0;
}

static inline hri_gpio_cid3_reg_t hri_gpio_get_CID3_reg(const void *const hw, hri_gpio_cid3_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Gpio *)hw)->CID3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_gpio_cid3_reg_t hri_gpio_read_CID3_reg(const void *const hw)
{
 return ((Gpio *)hw)->CID3.reg;
}

static inline hri_gpio_intstatusclear_reg_t hri_gpio_get_INTSTATUSCLEAR_VALUE_bf(const void *const hw,
                                                                                 hri_gpio_intstatusclear_reg_t mask)
{
 return (((Gpio *)hw)->INTSTATUSCLEAR.reg & ((0xFFFFu << 0) & ((mask) << 0))) >> 0;
}

static inline void hri_gpio_clear_INTSTATUSCLEAR_VALUE_bf(const void *const hw, hri_gpio_intstatusclear_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTSTATUSCLEAR.reg = ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_gpio_intstatusclear_reg_t hri_gpio_read_INTSTATUSCLEAR_VALUE_bf(const void *const hw)
{
 return (((Gpio *)hw)->INTSTATUSCLEAR.reg & (0xFFFFu << 0)) >> 0;
}

static inline hri_gpio_intstatusclear_reg_t hri_gpio_get_INTSTATUSCLEAR_reg(const void *const hw,
                                                                            hri_gpio_intstatusclear_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Gpio *)hw)->INTSTATUSCLEAR.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_gpio_clear_INTSTATUSCLEAR_reg(const void *const hw, hri_gpio_intstatusclear_reg_t mask)
{
 ;
 ((Gpio *)hw)->INTSTATUSCLEAR.reg = mask;
 ;
}

static inline hri_gpio_intstatusclear_reg_t hri_gpio_read_INTSTATUSCLEAR_reg(const void *const hw)
{
 return ((Gpio *)hw)->INTSTATUSCLEAR.reg;
}
# 57 "../hri/hri_b11.h" 2
# 1 "../hri/hri_i2c_b11.h" 1
# 45 "../hri/hri_i2c_b11.h"
#define _HRI_I2C_B11_H_INCLUDED_ 
# 58 "../hri/hri_i2c_b11.h"
#define I2C_CRITICAL_SECTION_ENTER() 
#define I2C_CRITICAL_SECTION_LEAVE() 


typedef uint16_t hri_i2c_clk_divider_reg_t;
typedef uint16_t hri_i2c_transmit_data_reg_t;
typedef uint8_t hri_i2c_clock_source_select_reg_t;
typedef uint8_t hri_i2c_flush_reg_t;
typedef uint8_t hri_i2c_master_mode_reg_t;
typedef uint8_t hri_i2c_module_enable_reg_t;
typedef uint8_t hri_i2c_onbus_reg_t;
typedef uint8_t hri_i2c_receive_data_reg_t;
typedef uint8_t hri_i2c_receive_status_reg_t;
typedef uint8_t hri_i2c_rx_interrupt_mask_reg_t;
typedef uint8_t hri_i2c_slave_address_reg_t;
typedef uint8_t hri_i2c_status_reg_t;
typedef uint8_t hri_i2c_transmit_status_reg_t;
typedef uint8_t hri_i2c_tx_interrupt_mask_reg_t;

static inline void hri_i2c_write_TRANSMIT_DATA_reg(const void *const hw, hri_i2c_transmit_data_reg_t data)
{
 ;
 ((I2c *)hw)->TRANSMIT_DATA.reg = data;
 ;
}

static inline void hri_i2c_write_FLUSH_reg(const void *const hw, hri_i2c_flush_reg_t data)
{
 ;
 ((I2c *)hw)->I2C_FLUSH.reg = data;
 ;
}

static inline void hri_i2c_set_CLOCK_SOURCE_SELECT_CLOCK_bf(const void *const hw,
                                                            hri_i2c_clock_source_select_reg_t mask)
{
 ;
 ((I2c *)hw)->CLOCK_SOURCE_SELECT.reg |= ((0x3u << 0) & ((mask) << 0));
 ;
}

static inline hri_i2c_clock_source_select_reg_t
hri_i2c_get_CLOCK_SOURCE_SELECT_CLOCK_bf(const void *const hw, hri_i2c_clock_source_select_reg_t mask)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->CLOCK_SOURCE_SELECT.reg;
 tmp = (tmp & ((0x3u << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_i2c_write_CLOCK_SOURCE_SELECT_CLOCK_bf(const void *const hw,
                                                              hri_i2c_clock_source_select_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((I2c *)hw)->CLOCK_SOURCE_SELECT.reg;
 tmp &= ~(0x3u << 0);
 tmp |= ((0x3u << 0) & ((data) << 0));
 ((I2c *)hw)->CLOCK_SOURCE_SELECT.reg = tmp;
 ;
}

static inline void hri_i2c_clear_CLOCK_SOURCE_SELECT_CLOCK_bf(const void *const hw,
                                                              hri_i2c_clock_source_select_reg_t mask)
{
 ;
 ((I2c *)hw)->CLOCK_SOURCE_SELECT.reg &= ~((0x3u << 0) & ((mask) << 0));
 ;
}

static inline void hri_i2c_toggle_CLOCK_SOURCE_SELECT_CLOCK_bf(const void *const hw,
                                                               hri_i2c_clock_source_select_reg_t mask)
{
 ;
 ((I2c *)hw)->CLOCK_SOURCE_SELECT.reg ^= ((0x3u << 0) & ((mask) << 0));
 ;
}

static inline hri_i2c_clock_source_select_reg_t hri_i2c_read_CLOCK_SOURCE_SELECT_CLOCK_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->CLOCK_SOURCE_SELECT.reg;
 tmp = (tmp & (0x3u << 0)) >> 0;
 return tmp;
}

static inline void hri_i2c_set_CLOCK_SOURCE_SELECT_reg(const void *const hw, hri_i2c_clock_source_select_reg_t mask)
{
 ;
 ((I2c *)hw)->CLOCK_SOURCE_SELECT.reg |= mask;
 ;
}

static inline hri_i2c_clock_source_select_reg_t
hri_i2c_get_CLOCK_SOURCE_SELECT_reg(const void *const hw, hri_i2c_clock_source_select_reg_t mask)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->CLOCK_SOURCE_SELECT.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_i2c_write_CLOCK_SOURCE_SELECT_reg(const void *const hw, hri_i2c_clock_source_select_reg_t data)
{
 ;
 ((I2c *)hw)->CLOCK_SOURCE_SELECT.reg = data;
 ;
}

static inline void hri_i2c_clear_CLOCK_SOURCE_SELECT_reg(const void *const hw, hri_i2c_clock_source_select_reg_t mask)
{
 ;
 ((I2c *)hw)->CLOCK_SOURCE_SELECT.reg &= ~mask;
 ;
}

static inline void hri_i2c_toggle_CLOCK_SOURCE_SELECT_reg(const void *const hw, hri_i2c_clock_source_select_reg_t mask)
{
 ;
 ((I2c *)hw)->CLOCK_SOURCE_SELECT.reg ^= mask;
 ;
}

static inline hri_i2c_clock_source_select_reg_t hri_i2c_read_CLOCK_SOURCE_SELECT_reg(const void *const hw)
{
 return ((I2c *)hw)->CLOCK_SOURCE_SELECT.reg;
}

static inline void hri_i2c_set_MODULE_ENABLE_ENABLE_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->I2C_MODULE_ENABLE.reg |= (0x1u << 0);
 ;
}

static inline 
# 193 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 193 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_MODULE_ENABLE_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->I2C_MODULE_ENABLE.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 198 "../hri/hri_i2c_b11.h" 3 4
        _Bool
# 198 "../hri/hri_i2c_b11.h"
            )tmp;
}

static inline void hri_i2c_write_MODULE_ENABLE_ENABLE_bit(const void *const hw, 
# 201 "../hri/hri_i2c_b11.h" 3 4
                                                                               _Bool 
# 201 "../hri/hri_i2c_b11.h"
                                                                                    value)
{
 uint8_t tmp;
 ;
 tmp = ((I2c *)hw)->I2C_MODULE_ENABLE.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((I2c *)hw)->I2C_MODULE_ENABLE.reg = tmp;
 ;
}

static inline void hri_i2c_clear_MODULE_ENABLE_ENABLE_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->I2C_MODULE_ENABLE.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_i2c_toggle_MODULE_ENABLE_ENABLE_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->I2C_MODULE_ENABLE.reg ^= (0x1u << 0);
 ;
}

static inline void hri_i2c_set_MODULE_ENABLE_reg(const void *const hw, hri_i2c_module_enable_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_MODULE_ENABLE.reg |= mask;
 ;
}

static inline hri_i2c_module_enable_reg_t hri_i2c_get_MODULE_ENABLE_reg(const void *const hw,
                                                                        hri_i2c_module_enable_reg_t mask)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->I2C_MODULE_ENABLE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_i2c_write_MODULE_ENABLE_reg(const void *const hw, hri_i2c_module_enable_reg_t data)
{
 ;
 ((I2c *)hw)->I2C_MODULE_ENABLE.reg = data;
 ;
}

static inline void hri_i2c_clear_MODULE_ENABLE_reg(const void *const hw, hri_i2c_module_enable_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_MODULE_ENABLE.reg &= ~mask;
 ;
}

static inline void hri_i2c_toggle_MODULE_ENABLE_reg(const void *const hw, hri_i2c_module_enable_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_MODULE_ENABLE.reg ^= mask;
 ;
}

static inline hri_i2c_module_enable_reg_t hri_i2c_read_MODULE_ENABLE_reg(const void *const hw)
{
 return ((I2c *)hw)->I2C_MODULE_ENABLE.reg;
}

static inline void hri_i2c_set_CLK_DIVIDER_I2C_DIVIDE_RATIO_bf(const void *const hw, hri_i2c_clk_divider_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_CLK_DIVIDER.reg |= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_i2c_clk_divider_reg_t hri_i2c_get_CLK_DIVIDER_I2C_DIVIDE_RATIO_bf(const void *const hw,
                                                                                    hri_i2c_clk_divider_reg_t mask)
{
 uint16_t tmp;
 tmp = ((I2c *)hw)->I2C_CLK_DIVIDER.reg;
 tmp = (tmp & ((0xFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_i2c_write_CLK_DIVIDER_I2C_DIVIDE_RATIO_bf(const void *const hw, hri_i2c_clk_divider_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((I2c *)hw)->I2C_CLK_DIVIDER.reg;
 tmp &= ~(0xFFFFu << 0);
 tmp |= ((0xFFFFu << 0) & ((data) << 0));
 ((I2c *)hw)->I2C_CLK_DIVIDER.reg = tmp;
 ;
}

static inline void hri_i2c_clear_CLK_DIVIDER_I2C_DIVIDE_RATIO_bf(const void *const hw, hri_i2c_clk_divider_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_CLK_DIVIDER.reg &= ~((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_i2c_toggle_CLK_DIVIDER_I2C_DIVIDE_RATIO_bf(const void *const hw, hri_i2c_clk_divider_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_CLK_DIVIDER.reg ^= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_i2c_clk_divider_reg_t hri_i2c_read_CLK_DIVIDER_I2C_DIVIDE_RATIO_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((I2c *)hw)->I2C_CLK_DIVIDER.reg;
 tmp = (tmp & (0xFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_i2c_set_CLK_DIVIDER_reg(const void *const hw, hri_i2c_clk_divider_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_CLK_DIVIDER.reg |= mask;
 ;
}

static inline hri_i2c_clk_divider_reg_t hri_i2c_get_CLK_DIVIDER_reg(const void *const hw,
                                                                    hri_i2c_clk_divider_reg_t mask)
{
 uint16_t tmp;
 tmp = ((I2c *)hw)->I2C_CLK_DIVIDER.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_i2c_write_CLK_DIVIDER_reg(const void *const hw, hri_i2c_clk_divider_reg_t data)
{
 ;
 ((I2c *)hw)->I2C_CLK_DIVIDER.reg = data;
 ;
}

static inline void hri_i2c_clear_CLK_DIVIDER_reg(const void *const hw, hri_i2c_clk_divider_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_CLK_DIVIDER.reg &= ~mask;
 ;
}

static inline void hri_i2c_toggle_CLK_DIVIDER_reg(const void *const hw, hri_i2c_clk_divider_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_CLK_DIVIDER.reg ^= mask;
 ;
}

static inline hri_i2c_clk_divider_reg_t hri_i2c_read_CLK_DIVIDER_reg(const void *const hw)
{
 return ((I2c *)hw)->I2C_CLK_DIVIDER.reg;
}

static inline void hri_i2c_set_MASTER_MODE_MASTER_ENABLE_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->I2C_MASTER_MODE.reg |= (0x1u << 0);
 ;
}

static inline 
# 366 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 366 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_MASTER_MODE_MASTER_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->I2C_MASTER_MODE.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 371 "../hri/hri_i2c_b11.h" 3 4
        _Bool
# 371 "../hri/hri_i2c_b11.h"
            )tmp;
}

static inline void hri_i2c_write_MASTER_MODE_MASTER_ENABLE_bit(const void *const hw, 
# 374 "../hri/hri_i2c_b11.h" 3 4
                                                                                    _Bool 
# 374 "../hri/hri_i2c_b11.h"
                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((I2c *)hw)->I2C_MASTER_MODE.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((I2c *)hw)->I2C_MASTER_MODE.reg = tmp;
 ;
}

static inline void hri_i2c_clear_MASTER_MODE_MASTER_ENABLE_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->I2C_MASTER_MODE.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_i2c_toggle_MASTER_MODE_MASTER_ENABLE_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->I2C_MASTER_MODE.reg ^= (0x1u << 0);
 ;
}

static inline void hri_i2c_set_MASTER_MODE_reg(const void *const hw, hri_i2c_master_mode_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_MASTER_MODE.reg |= mask;
 ;
}

static inline hri_i2c_master_mode_reg_t hri_i2c_get_MASTER_MODE_reg(const void *const hw,
                                                                    hri_i2c_master_mode_reg_t mask)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->I2C_MASTER_MODE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_i2c_write_MASTER_MODE_reg(const void *const hw, hri_i2c_master_mode_reg_t data)
{
 ;
 ((I2c *)hw)->I2C_MASTER_MODE.reg = data;
 ;
}

static inline void hri_i2c_clear_MASTER_MODE_reg(const void *const hw, hri_i2c_master_mode_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_MASTER_MODE.reg &= ~mask;
 ;
}

static inline void hri_i2c_toggle_MASTER_MODE_reg(const void *const hw, hri_i2c_master_mode_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_MASTER_MODE.reg ^= mask;
 ;
}

static inline hri_i2c_master_mode_reg_t hri_i2c_read_MASTER_MODE_reg(const void *const hw)
{
 return ((I2c *)hw)->I2C_MASTER_MODE.reg;
}

static inline void hri_i2c_set_ONBUS_ONBUS_ENABLE_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->I2C_ONBUS.reg |= (0x1u << 0);
 ;
}

static inline 
# 448 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 448 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_ONBUS_ONBUS_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->I2C_ONBUS.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 453 "../hri/hri_i2c_b11.h" 3 4
        _Bool
# 453 "../hri/hri_i2c_b11.h"
            )tmp;
}

static inline void hri_i2c_write_ONBUS_ONBUS_ENABLE_bit(const void *const hw, 
# 456 "../hri/hri_i2c_b11.h" 3 4
                                                                             _Bool 
# 456 "../hri/hri_i2c_b11.h"
                                                                                  value)
{
 uint8_t tmp;
 ;
 tmp = ((I2c *)hw)->I2C_ONBUS.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((I2c *)hw)->I2C_ONBUS.reg = tmp;
 ;
}

static inline void hri_i2c_clear_ONBUS_ONBUS_ENABLE_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->I2C_ONBUS.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_i2c_toggle_ONBUS_ONBUS_ENABLE_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->I2C_ONBUS.reg ^= (0x1u << 0);
 ;
}

static inline void hri_i2c_set_ONBUS_reg(const void *const hw, hri_i2c_onbus_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_ONBUS.reg |= mask;
 ;
}

static inline hri_i2c_onbus_reg_t hri_i2c_get_ONBUS_reg(const void *const hw, hri_i2c_onbus_reg_t mask)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->I2C_ONBUS.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_i2c_write_ONBUS_reg(const void *const hw, hri_i2c_onbus_reg_t data)
{
 ;
 ((I2c *)hw)->I2C_ONBUS.reg = data;
 ;
}

static inline void hri_i2c_clear_ONBUS_reg(const void *const hw, hri_i2c_onbus_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_ONBUS.reg &= ~mask;
 ;
}

static inline void hri_i2c_toggle_ONBUS_reg(const void *const hw, hri_i2c_onbus_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_ONBUS.reg ^= mask;
 ;
}

static inline hri_i2c_onbus_reg_t hri_i2c_read_ONBUS_reg(const void *const hw)
{
 return ((I2c *)hw)->I2C_ONBUS.reg;
}

static inline void hri_i2c_set_SLAVE_ADDRESS_ADDRESS_bf(const void *const hw, hri_i2c_slave_address_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_SLAVE_ADDRESS.reg |= ((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_i2c_slave_address_reg_t hri_i2c_get_SLAVE_ADDRESS_ADDRESS_bf(const void *const hw,
                                                                               hri_i2c_slave_address_reg_t mask)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->I2C_SLAVE_ADDRESS.reg;
 tmp = (tmp & ((0x7Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_i2c_write_SLAVE_ADDRESS_ADDRESS_bf(const void *const hw, hri_i2c_slave_address_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((I2c *)hw)->I2C_SLAVE_ADDRESS.reg;
 tmp &= ~(0x7Fu << 0);
 tmp |= ((0x7Fu << 0) & ((data) << 0));
 ((I2c *)hw)->I2C_SLAVE_ADDRESS.reg = tmp;
 ;
}

static inline void hri_i2c_clear_SLAVE_ADDRESS_ADDRESS_bf(const void *const hw, hri_i2c_slave_address_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_SLAVE_ADDRESS.reg &= ~((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline void hri_i2c_toggle_SLAVE_ADDRESS_ADDRESS_bf(const void *const hw, hri_i2c_slave_address_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_SLAVE_ADDRESS.reg ^= ((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_i2c_slave_address_reg_t hri_i2c_read_SLAVE_ADDRESS_ADDRESS_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->I2C_SLAVE_ADDRESS.reg;
 tmp = (tmp & (0x7Fu << 0)) >> 0;
 return tmp;
}

static inline void hri_i2c_set_SLAVE_ADDRESS_reg(const void *const hw, hri_i2c_slave_address_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_SLAVE_ADDRESS.reg |= mask;
 ;
}

static inline hri_i2c_slave_address_reg_t hri_i2c_get_SLAVE_ADDRESS_reg(const void *const hw,
                                                                        hri_i2c_slave_address_reg_t mask)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->I2C_SLAVE_ADDRESS.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_i2c_write_SLAVE_ADDRESS_reg(const void *const hw, hri_i2c_slave_address_reg_t data)
{
 ;
 ((I2c *)hw)->I2C_SLAVE_ADDRESS.reg = data;
 ;
}

static inline void hri_i2c_clear_SLAVE_ADDRESS_reg(const void *const hw, hri_i2c_slave_address_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_SLAVE_ADDRESS.reg &= ~mask;
 ;
}

static inline void hri_i2c_toggle_SLAVE_ADDRESS_reg(const void *const hw, hri_i2c_slave_address_reg_t mask)
{
 ;
 ((I2c *)hw)->I2C_SLAVE_ADDRESS.reg ^= mask;
 ;
}

static inline hri_i2c_slave_address_reg_t hri_i2c_read_SLAVE_ADDRESS_reg(const void *const hw)
{
 return ((I2c *)hw)->I2C_SLAVE_ADDRESS.reg;
}

static inline void hri_i2c_set_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg |= (0x1u << 0);
 ;
}

static inline 
# 620 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 620 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->TX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 625 "../hri/hri_i2c_b11.h" 3 4
        _Bool
# 625 "../hri/hri_i2c_b11.h"
            )tmp;
}

static inline void hri_i2c_write_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_bit(const void *const hw, 
# 628 "../hri/hri_i2c_b11.h" 3 4
                                                                                                  _Bool 
# 628 "../hri/hri_i2c_b11.h"
                                                                                                       value)
{
 uint8_t tmp;
 ;
 tmp = ((I2c *)hw)->TX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_i2c_clear_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_i2c_toggle_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg ^= (0x1u << 0);
 ;
}

static inline void hri_i2c_set_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg |= (0x1u << 1);
 ;
}

static inline 
# 660 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 660 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->TX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 666 "../hri/hri_i2c_b11.h" 3 4
        _Bool
# 666 "../hri/hri_i2c_b11.h"
            )tmp;
}

static inline void hri_i2c_write_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_bit(const void *const hw, 
# 669 "../hri/hri_i2c_b11.h" 3 4
                                                                                                    _Bool 
# 669 "../hri/hri_i2c_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((I2c *)hw)->TX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_i2c_clear_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_i2c_toggle_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg ^= (0x1u << 1);
 ;
}

static inline void hri_i2c_set_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg |= (0x1u << 2);
 ;
}

static inline 
# 701 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 701 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->TX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 706 "../hri/hri_i2c_b11.h" 3 4
        _Bool
# 706 "../hri/hri_i2c_b11.h"
            )tmp;
}

static inline void hri_i2c_write_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_bit(const void *const hw, 
# 709 "../hri/hri_i2c_b11.h" 3 4
                                                                                                   _Bool 
# 709 "../hri/hri_i2c_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((I2c *)hw)->TX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_i2c_clear_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_i2c_toggle_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg ^= (0x1u << 2);
 ;
}

static inline void hri_i2c_set_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg |= (0x1u << 3);
 ;
}

static inline 
# 741 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 741 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->TX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 747 "../hri/hri_i2c_b11.h" 3 4
        _Bool
# 747 "../hri/hri_i2c_b11.h"
            )tmp;
}

static inline void hri_i2c_write_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_bit(const void *const hw, 
# 750 "../hri/hri_i2c_b11.h" 3 4
                                                                                                    _Bool 
# 750 "../hri/hri_i2c_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((I2c *)hw)->TX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_i2c_clear_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_i2c_toggle_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg ^= (0x1u << 3);
 ;
}

static inline void hri_i2c_set_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg |= (0x1u << 4);
 ;
}

static inline 
# 782 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 782 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->TX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 4)) >> 4;
 return (
# 787 "../hri/hri_i2c_b11.h" 3 4
        _Bool
# 787 "../hri/hri_i2c_b11.h"
            )tmp;
}

static inline void hri_i2c_write_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_bit(const void *const hw, 
# 790 "../hri/hri_i2c_b11.h" 3 4
                                                                                               _Bool 
# 790 "../hri/hri_i2c_b11.h"
                                                                                                    value)
{
 uint8_t tmp;
 ;
 tmp = ((I2c *)hw)->TX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_i2c_clear_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_i2c_toggle_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg ^= (0x1u << 4);
 ;
}

static inline void hri_i2c_set_TX_INTERRUPT_MASK_reg(const void *const hw, hri_i2c_tx_interrupt_mask_reg_t mask)
{
 ;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg |= mask;
 ;
}

static inline hri_i2c_tx_interrupt_mask_reg_t hri_i2c_get_TX_INTERRUPT_MASK_reg(const void *const hw,
                                                                                hri_i2c_tx_interrupt_mask_reg_t mask)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->TX_INTERRUPT_MASK.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_i2c_write_TX_INTERRUPT_MASK_reg(const void *const hw, hri_i2c_tx_interrupt_mask_reg_t data)
{
 ;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg = data;
 ;
}

static inline void hri_i2c_clear_TX_INTERRUPT_MASK_reg(const void *const hw, hri_i2c_tx_interrupt_mask_reg_t mask)
{
 ;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg &= ~mask;
 ;
}

static inline void hri_i2c_toggle_TX_INTERRUPT_MASK_reg(const void *const hw, hri_i2c_tx_interrupt_mask_reg_t mask)
{
 ;
 ((I2c *)hw)->TX_INTERRUPT_MASK.reg ^= mask;
 ;
}

static inline hri_i2c_tx_interrupt_mask_reg_t hri_i2c_read_TX_INTERRUPT_MASK_reg(const void *const hw)
{
 return ((I2c *)hw)->TX_INTERRUPT_MASK.reg;
}

static inline void hri_i2c_set_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg |= (0x1u << 0);
 ;
}

static inline 
# 864 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 864 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->RX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 869 "../hri/hri_i2c_b11.h" 3 4
        _Bool
# 869 "../hri/hri_i2c_b11.h"
            )tmp;
}

static inline void hri_i2c_write_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_bit(const void *const hw, 
# 872 "../hri/hri_i2c_b11.h" 3 4
                                                                                                   _Bool 
# 872 "../hri/hri_i2c_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((I2c *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_i2c_clear_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_i2c_toggle_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg ^= (0x1u << 0);
 ;
}

static inline void hri_i2c_set_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg |= (0x1u << 1);
 ;
}

static inline 
# 904 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 904 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->RX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 909 "../hri/hri_i2c_b11.h" 3 4
        _Bool
# 909 "../hri/hri_i2c_b11.h"
            )tmp;
}

static inline void hri_i2c_write_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_bit(const void *const hw, 
# 912 "../hri/hri_i2c_b11.h" 3 4
                                                                                                   _Bool 
# 912 "../hri/hri_i2c_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((I2c *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_i2c_clear_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_i2c_toggle_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg ^= (0x1u << 1);
 ;
}

static inline void hri_i2c_set_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg |= (0x1u << 2);
 ;
}

static inline 
# 944 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 944 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->RX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 949 "../hri/hri_i2c_b11.h" 3 4
        _Bool
# 949 "../hri/hri_i2c_b11.h"
            )tmp;
}

static inline void hri_i2c_write_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_bit(const void *const hw, 
# 952 "../hri/hri_i2c_b11.h" 3 4
                                                                                                  _Bool 
# 952 "../hri/hri_i2c_b11.h"
                                                                                                       value)
{
 uint8_t tmp;
 ;
 tmp = ((I2c *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_i2c_clear_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_i2c_toggle_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg ^= (0x1u << 2);
 ;
}

static inline void hri_i2c_set_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg |= (0x1u << 3);
 ;
}

static inline 
# 984 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 984 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->RX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 989 "../hri/hri_i2c_b11.h" 3 4
        _Bool
# 989 "../hri/hri_i2c_b11.h"
            )tmp;
}

static inline void hri_i2c_write_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_bit(const void *const hw, 
# 992 "../hri/hri_i2c_b11.h" 3 4
                                                                                                   _Bool 
# 992 "../hri/hri_i2c_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((I2c *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_i2c_clear_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_i2c_toggle_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg ^= (0x1u << 3);
 ;
}

static inline void hri_i2c_set_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg |= (0x1u << 4);
 ;
}

static inline 
# 1024 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 1024 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->RX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 4)) >> 4;
 return (
# 1029 "../hri/hri_i2c_b11.h" 3 4
        _Bool
# 1029 "../hri/hri_i2c_b11.h"
            )tmp;
}

static inline void hri_i2c_write_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_bit(const void *const hw, 
# 1032 "../hri/hri_i2c_b11.h" 3 4
                                                                                              _Bool 
# 1032 "../hri/hri_i2c_b11.h"
                                                                                                   value)
{
 uint8_t tmp;
 ;
 tmp = ((I2c *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_i2c_clear_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_i2c_toggle_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg ^= (0x1u << 4);
 ;
}

static inline void hri_i2c_set_RX_INTERRUPT_MASK_NAK_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg |= (0x1u << 5);
 ;
}

static inline 
# 1064 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 1064 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_RX_INTERRUPT_MASK_NAK_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->RX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 1069 "../hri/hri_i2c_b11.h" 3 4
        _Bool
# 1069 "../hri/hri_i2c_b11.h"
            )tmp;
}

static inline void hri_i2c_write_RX_INTERRUPT_MASK_NAK_MASK_bit(const void *const hw, 
# 1072 "../hri/hri_i2c_b11.h" 3 4
                                                                                     _Bool 
# 1072 "../hri/hri_i2c_b11.h"
                                                                                          value)
{
 uint8_t tmp;
 ;
 tmp = ((I2c *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_i2c_clear_RX_INTERRUPT_MASK_NAK_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_i2c_toggle_RX_INTERRUPT_MASK_NAK_MASK_bit(const void *const hw)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg ^= (0x1u << 5);
 ;
}

static inline void hri_i2c_set_RX_INTERRUPT_MASK_reg(const void *const hw, hri_i2c_rx_interrupt_mask_reg_t mask)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg |= mask;
 ;
}

static inline hri_i2c_rx_interrupt_mask_reg_t hri_i2c_get_RX_INTERRUPT_MASK_reg(const void *const hw,
                                                                                hri_i2c_rx_interrupt_mask_reg_t mask)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_i2c_write_RX_INTERRUPT_MASK_reg(const void *const hw, hri_i2c_rx_interrupt_mask_reg_t data)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg = data;
 ;
}

static inline void hri_i2c_clear_RX_INTERRUPT_MASK_reg(const void *const hw, hri_i2c_rx_interrupt_mask_reg_t mask)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg &= ~mask;
 ;
}

static inline void hri_i2c_toggle_RX_INTERRUPT_MASK_reg(const void *const hw, hri_i2c_rx_interrupt_mask_reg_t mask)
{
 ;
 ((I2c *)hw)->RX_INTERRUPT_MASK.reg ^= mask;
 ;
}

static inline hri_i2c_rx_interrupt_mask_reg_t hri_i2c_read_RX_INTERRUPT_MASK_reg(const void *const hw)
{
 return ((I2c *)hw)->RX_INTERRUPT_MASK.reg;
}

static inline hri_i2c_receive_data_reg_t hri_i2c_get_RECEIVE_DATA_RX_BYTE_bf(const void *const hw,
                                                                             hri_i2c_receive_data_reg_t mask)
{
 return (((I2c *)hw)->RECEIVE_DATA.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_i2c_receive_data_reg_t hri_i2c_read_RECEIVE_DATA_RX_BYTE_bf(const void *const hw)
{
 return (((I2c *)hw)->RECEIVE_DATA.reg & (0xFFu << 0)) >> 0;
}

static inline hri_i2c_receive_data_reg_t hri_i2c_get_RECEIVE_DATA_reg(const void *const hw,
                                                                      hri_i2c_receive_data_reg_t mask)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->RECEIVE_DATA.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_i2c_receive_data_reg_t hri_i2c_read_RECEIVE_DATA_reg(const void *const hw)
{
 return ((I2c *)hw)->RECEIVE_DATA.reg;
}

static inline 
# 1164 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 1164 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_bit(const void *const hw)
{
 return (((I2c *)hw)->TRANSMIT_STATUS.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 1170 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 1170 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_TRANSMIT_STATUS_TX_FIFO_0P25_EMPTY_bit(const void *const hw)
{
 return (((I2c *)hw)->TRANSMIT_STATUS.reg & (0x1u << 1))
        >> 1;
}

static inline 
# 1176 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 1176 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_TRANSMIT_STATUS_TX_FIFO_0P5_EMPTY_bit(const void *const hw)
{
 return (((I2c *)hw)->TRANSMIT_STATUS.reg & (0x1u << 2))
        >> 2;
}

static inline 
# 1182 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 1182 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_TRANSMIT_STATUS_TX_FIFO_0P75_EMPTY_bit(const void *const hw)
{
 return (((I2c *)hw)->TRANSMIT_STATUS.reg & (0x1u << 3))
        >> 3;
}

static inline 
# 1188 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 1188 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_TRANSMIT_STATUS_TX_FIFO_EMPTY_bit(const void *const hw)
{
 return (((I2c *)hw)->TRANSMIT_STATUS.reg & (0x1u << 4))
        >> 4;
}

static inline hri_i2c_transmit_status_reg_t hri_i2c_get_TRANSMIT_STATUS_reg(const void *const hw,
                                                                            hri_i2c_transmit_status_reg_t mask)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->TRANSMIT_STATUS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_i2c_transmit_status_reg_t hri_i2c_read_TRANSMIT_STATUS_reg(const void *const hw)
{
 return ((I2c *)hw)->TRANSMIT_STATUS.reg;
}

static inline 
# 1208 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 1208 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY_bit(const void *const hw)
{
 return (((I2c *)hw)->RECEIVE_STATUS.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 1214 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 1214 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_RECEIVE_STATUS_RX_FIFO_0P25_FULL_bit(const void *const hw)
{
 return (((I2c *)hw)->RECEIVE_STATUS.reg & (0x1u << 1))
        >> 1;
}

static inline 
# 1220 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 1220 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_RECEIVE_STATUS_RX_FIFO_0P5_FULL_bit(const void *const hw)
{
 return (((I2c *)hw)->RECEIVE_STATUS.reg & (0x1u << 2))
        >> 2;
}

static inline 
# 1226 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 1226 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_RECEIVE_STATUS_RX_FIFO_0P75_FULL_bit(const void *const hw)
{
 return (((I2c *)hw)->RECEIVE_STATUS.reg & (0x1u << 3))
        >> 3;
}

static inline 
# 1232 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 1232 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_RECEIVE_STATUS_FIFO_OVERRUN_bit(const void *const hw)
{
 return (((I2c *)hw)->RECEIVE_STATUS.reg & (0x1u << 4))
        >> 4;
}

static inline 
# 1238 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 1238 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_RECEIVE_STATUS_NAK_bit(const void *const hw)
{
 return (((I2c *)hw)->RECEIVE_STATUS.reg & (0x1u << 5)) >> 5;
}

static inline hri_i2c_receive_status_reg_t hri_i2c_get_RECEIVE_STATUS_reg(const void *const hw,
                                                                          hri_i2c_receive_status_reg_t mask)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->RECEIVE_STATUS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_i2c_receive_status_reg_t hri_i2c_read_RECEIVE_STATUS_reg(const void *const hw)
{
 return ((I2c *)hw)->RECEIVE_STATUS.reg;
}

static inline 
# 1257 "../hri/hri_i2c_b11.h" 3 4
             _Bool 
# 1257 "../hri/hri_i2c_b11.h"
                  hri_i2c_get_STATUS_I2C_ACTIVE_bit(const void *const hw)
{
 return (((I2c *)hw)->I2C_STATUS.reg & (0x1u << 0)) >> 0;
}

static inline hri_i2c_status_reg_t hri_i2c_get_STATUS_reg(const void *const hw, hri_i2c_status_reg_t mask)
{
 uint8_t tmp;
 tmp = ((I2c *)hw)->I2C_STATUS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_i2c_status_reg_t hri_i2c_read_STATUS_reg(const void *const hw)
{
 return ((I2c *)hw)->I2C_STATUS.reg;
}
# 58 "../hri/hri_b11.h" 2
# 1 "../hri/hri_lp_clk_cal_regs_b11.h" 1
# 45 "../hri/hri_lp_clk_cal_regs_b11.h"
#define _HRI_LP_CLK_CAL_REGS_B11_H_INCLUDED_ 
# 58 "../hri/hri_lp_clk_cal_regs_b11.h"
#define LP_CLK_CAL_REGS_CRITICAL_SECTION_ENTER() 
#define LP_CLK_CAL_REGS_CRITICAL_SECTION_LEAVE() 


typedef uint16_t hri_lp_clk_cal_regs_config_reg_reg_t;
typedef uint32_t hri_lp_clk_cal_regs_calib_osc_count_reg_reg_t;
typedef uint32_t hri_lp_clk_cal_regs_calib_rtc_count_reg_reg_t;
typedef uint8_t hri_lp_clk_cal_regs_calib_status_reg_reg_t;

static inline void hri_lpclkcalregsclkcalregs_set_CONFIG_REG_START_RTC_CALIB_bit(const void *const hw)
{
 ;
 ((LpClkCalRegs *)hw)->CONFIG_REG.reg |= (0x1u << 6);
 ;
}

static inline 
# 74 "../hri/hri_lp_clk_cal_regs_b11.h" 3 4
             _Bool 
# 74 "../hri/hri_lp_clk_cal_regs_b11.h"
                  hri_lpclkcalregsclkcalregs_get_CONFIG_REG_START_RTC_CALIB_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpClkCalRegs *)hw)->CONFIG_REG.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 79 "../hri/hri_lp_clk_cal_regs_b11.h" 3 4
        _Bool
# 79 "../hri/hri_lp_clk_cal_regs_b11.h"
            )tmp;
}

static inline void hri_lpclkcalregsclkcalregs_write_CONFIG_REG_START_RTC_CALIB_bit(const void *const hw, 
# 82 "../hri/hri_lp_clk_cal_regs_b11.h" 3 4
                                                                                                        _Bool 
# 82 "../hri/hri_lp_clk_cal_regs_b11.h"
                                                                                                             value)
{
 uint16_t tmp;
 ;
 tmp = ((LpClkCalRegs *)hw)->CONFIG_REG.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((LpClkCalRegs *)hw)->CONFIG_REG.reg = tmp;
 ;
}

static inline void hri_lpclkcalregsclkcalregs_clear_CONFIG_REG_START_RTC_CALIB_bit(const void *const hw)
{
 ;
 ((LpClkCalRegs *)hw)->CONFIG_REG.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_lpclkcalregsclkcalregs_toggle_CONFIG_REG_START_RTC_CALIB_bit(const void *const hw)
{
 ;
 ((LpClkCalRegs *)hw)->CONFIG_REG.reg ^= (0x1u << 6);
 ;
}

static inline void hri_lpclkcalregsclkcalregs_set_CONFIG_REG_START_OSC_CALIB_bit(const void *const hw)
{
 ;
 ((LpClkCalRegs *)hw)->CONFIG_REG.reg |= (0x1u << 7);
 ;
}

static inline 
# 114 "../hri/hri_lp_clk_cal_regs_b11.h" 3 4
             _Bool 
# 114 "../hri/hri_lp_clk_cal_regs_b11.h"
                  hri_lpclkcalregsclkcalregs_get_CONFIG_REG_START_OSC_CALIB_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpClkCalRegs *)hw)->CONFIG_REG.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 119 "../hri/hri_lp_clk_cal_regs_b11.h" 3 4
        _Bool
# 119 "../hri/hri_lp_clk_cal_regs_b11.h"
            )tmp;
}

static inline void hri_lpclkcalregsclkcalregs_write_CONFIG_REG_START_OSC_CALIB_bit(const void *const hw, 
# 122 "../hri/hri_lp_clk_cal_regs_b11.h" 3 4
                                                                                                        _Bool 
# 122 "../hri/hri_lp_clk_cal_regs_b11.h"
                                                                                                             value)
{
 uint16_t tmp;
 ;
 tmp = ((LpClkCalRegs *)hw)->CONFIG_REG.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((LpClkCalRegs *)hw)->CONFIG_REG.reg = tmp;
 ;
}

static inline void hri_lpclkcalregsclkcalregs_clear_CONFIG_REG_START_OSC_CALIB_bit(const void *const hw)
{
 ;
 ((LpClkCalRegs *)hw)->CONFIG_REG.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_lpclkcalregsclkcalregs_toggle_CONFIG_REG_START_OSC_CALIB_bit(const void *const hw)
{
 ;
 ((LpClkCalRegs *)hw)->CONFIG_REG.reg ^= (0x1u << 7);
 ;
}

static inline void
hri_lpclkcalregsclkcalregs_set_CONFIG_REG_NUMBER_CALIB_CLKS_bf(const void *const hw,
                                                               hri_lp_clk_cal_regs_config_reg_reg_t mask)
{
 ;
 ((LpClkCalRegs *)hw)->CONFIG_REG.reg |= ((0xFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lp_clk_cal_regs_config_reg_reg_t
hri_lpclkcalregsclkcalregs_get_CONFIG_REG_NUMBER_CALIB_CLKS_bf(const void *const hw,
                                                               hri_lp_clk_cal_regs_config_reg_reg_t mask)
{
 uint16_t tmp;
 tmp = ((LpClkCalRegs *)hw)->CONFIG_REG.reg;
 tmp = (tmp & ((0xFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpclkcalregsclkcalregs_write_CONFIG_REG_NUMBER_CALIB_CLKS_bf(const void *const hw,
                                                                 hri_lp_clk_cal_regs_config_reg_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((LpClkCalRegs *)hw)->CONFIG_REG.reg;
 tmp &= ~(0xFu << 0);
 tmp |= ((0xFu << 0) & ((data) << 0));
 ((LpClkCalRegs *)hw)->CONFIG_REG.reg = tmp;
 ;
}

static inline void
hri_lpclkcalregsclkcalregs_clear_CONFIG_REG_NUMBER_CALIB_CLKS_bf(const void *const hw,
                                                                 hri_lp_clk_cal_regs_config_reg_reg_t mask)
{
 ;
 ((LpClkCalRegs *)hw)->CONFIG_REG.reg &= ~((0xFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpclkcalregsclkcalregs_toggle_CONFIG_REG_NUMBER_CALIB_CLKS_bf(const void *const hw,
                                                                  hri_lp_clk_cal_regs_config_reg_reg_t mask)
{
 ;
 ((LpClkCalRegs *)hw)->CONFIG_REG.reg ^= ((0xFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lp_clk_cal_regs_config_reg_reg_t
hri_lpclkcalregsclkcalregs_read_CONFIG_REG_NUMBER_CALIB_CLKS_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpClkCalRegs *)hw)->CONFIG_REG.reg;
 tmp = (tmp & (0xFu << 0)) >> 0;
 return tmp;
}

static inline void hri_lpclkcalregsclkcalregs_set_CONFIG_REG_IRQ_CONTROL_bf(const void *const hw,
                                                                            hri_lp_clk_cal_regs_config_reg_reg_t mask)
{
 ;
 ((LpClkCalRegs *)hw)->CONFIG_REG.reg |= ((0x3u << 14) & ((mask) << 14));
 ;
}

static inline hri_lp_clk_cal_regs_config_reg_reg_t
hri_lpclkcalregsclkcalregs_get_CONFIG_REG_IRQ_CONTROL_bf(const void *const hw,
                                                         hri_lp_clk_cal_regs_config_reg_reg_t mask)
{
 uint16_t tmp;
 tmp = ((LpClkCalRegs *)hw)->CONFIG_REG.reg;
 tmp = (tmp & ((0x3u << 14) & ((mask) << 14))) >> 14;
 return tmp;
}

static inline void hri_lpclkcalregsclkcalregs_write_CONFIG_REG_IRQ_CONTROL_bf(const void *const hw,
                                                                              hri_lp_clk_cal_regs_config_reg_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((LpClkCalRegs *)hw)->CONFIG_REG.reg;
 tmp &= ~(0x3u << 14);
 tmp |= ((0x3u << 14) & ((data) << 14));
 ((LpClkCalRegs *)hw)->CONFIG_REG.reg = tmp;
 ;
}

static inline void hri_lpclkcalregsclkcalregs_clear_CONFIG_REG_IRQ_CONTROL_bf(const void *const hw,
                                                                              hri_lp_clk_cal_regs_config_reg_reg_t mask)
{
 ;
 ((LpClkCalRegs *)hw)->CONFIG_REG.reg &= ~((0x3u << 14) & ((mask) << 14));
 ;
}

static inline void
hri_lpclkcalregsclkcalregs_toggle_CONFIG_REG_IRQ_CONTROL_bf(const void *const hw,
                                                            hri_lp_clk_cal_regs_config_reg_reg_t mask)
{
 ;
 ((LpClkCalRegs *)hw)->CONFIG_REG.reg ^= ((0x3u << 14) & ((mask) << 14));
 ;
}

static inline hri_lp_clk_cal_regs_config_reg_reg_t
hri_lpclkcalregsclkcalregs_read_CONFIG_REG_IRQ_CONTROL_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpClkCalRegs *)hw)->CONFIG_REG.reg;
 tmp = (tmp & (0x3u << 14)) >> 14;
 return tmp;
}

static inline void hri_lpclkcalregsclkcalregs_set_CONFIG_REG_reg(const void *const hw,
                                                                 hri_lp_clk_cal_regs_config_reg_reg_t mask)
{
 ;
 ((LpClkCalRegs *)hw)->CONFIG_REG.reg |= mask;
 ;
}

static inline hri_lp_clk_cal_regs_config_reg_reg_t
hri_lpclkcalregsclkcalregs_get_CONFIG_REG_reg(const void *const hw, hri_lp_clk_cal_regs_config_reg_reg_t mask)
{
 uint16_t tmp;
 tmp = ((LpClkCalRegs *)hw)->CONFIG_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpclkcalregsclkcalregs_write_CONFIG_REG_reg(const void *const hw,
                                                                   hri_lp_clk_cal_regs_config_reg_reg_t data)
{
 ;
 ((LpClkCalRegs *)hw)->CONFIG_REG.reg = data;
 ;
}

static inline void hri_lpclkcalregsclkcalregs_clear_CONFIG_REG_reg(const void *const hw,
                                                                   hri_lp_clk_cal_regs_config_reg_reg_t mask)
{
 ;
 ((LpClkCalRegs *)hw)->CONFIG_REG.reg &= ~mask;
 ;
}

static inline void hri_lpclkcalregsclkcalregs_toggle_CONFIG_REG_reg(const void *const hw,
                                                                    hri_lp_clk_cal_regs_config_reg_reg_t mask)
{
 ;
 ((LpClkCalRegs *)hw)->CONFIG_REG.reg ^= mask;
 ;
}

static inline hri_lp_clk_cal_regs_config_reg_reg_t hri_lpclkcalregsclkcalregs_read_CONFIG_REG_reg(const void *const hw)
{
 return ((LpClkCalRegs *)hw)->CONFIG_REG.reg;
}

static inline 
# 309 "../hri/hri_lp_clk_cal_regs_b11.h" 3 4
             _Bool 
# 309 "../hri/hri_lp_clk_cal_regs_b11.h"
                  hri_lpclkcalregsclkcalregs_get_CALIB_OSC_COUNT_REG_NO_CAL_IN_PROGRESS_bit(const void *const hw)
{
 return (((LpClkCalRegs *)hw)->CALIB_OSC_COUNT_REG.reg & (0x1u << 15))
        >> 15;
}

static inline 
# 315 "../hri/hri_lp_clk_cal_regs_b11.h" 3 4
             _Bool 
# 315 "../hri/hri_lp_clk_cal_regs_b11.h"
                  hri_lpclkcalregsclkcalregs_get_CALIB_OSC_COUNT_REG_CAL_DONE_bit(const void *const hw)
{
 return (((LpClkCalRegs *)hw)->CALIB_OSC_COUNT_REG.reg & (0x1u << 31))
        >> 31;
}

static inline hri_lp_clk_cal_regs_calib_osc_count_reg_reg_t
hri_lpclkcalregsclkcalregs_get_CALIB_OSC_COUNT_REG_CAL_FRAC_COUNT_bf(const void *const hw,
                                                                     hri_lp_clk_cal_regs_calib_osc_count_reg_reg_t mask)
{
 return (((LpClkCalRegs *)hw)->CALIB_OSC_COUNT_REG.reg & ((0x7FFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_lp_clk_cal_regs_calib_osc_count_reg_reg_t
hri_lpclkcalregsclkcalregs_read_CALIB_OSC_COUNT_REG_CAL_FRAC_COUNT_bf(const void *const hw)
{
 return (((LpClkCalRegs *)hw)->CALIB_OSC_COUNT_REG.reg & (0x7FFFu << 0))
        >> 0;
}

static inline hri_lp_clk_cal_regs_calib_osc_count_reg_reg_t
hri_lpclkcalregsclkcalregs_get_CALIB_OSC_COUNT_REG_CAL_INT_COUNT_bf(const void *const hw,
                                                                    hri_lp_clk_cal_regs_calib_osc_count_reg_reg_t mask)
{
 return (((LpClkCalRegs *)hw)->CALIB_OSC_COUNT_REG.reg & ((0x7FFFu << 16) & ((mask) << 16)))
        >> 16;
}

static inline hri_lp_clk_cal_regs_calib_osc_count_reg_reg_t
hri_lpclkcalregsclkcalregs_read_CALIB_OSC_COUNT_REG_CAL_INT_COUNT_bf(const void *const hw)
{
 return (((LpClkCalRegs *)hw)->CALIB_OSC_COUNT_REG.reg & (0x7FFFu << 16))
        >> 16;
}

static inline hri_lp_clk_cal_regs_calib_osc_count_reg_reg_t
hri_lpclkcalregsclkcalregs_get_CALIB_OSC_COUNT_REG_reg(const void *const hw,
                                                       hri_lp_clk_cal_regs_calib_osc_count_reg_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpClkCalRegs *)hw)->CALIB_OSC_COUNT_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lp_clk_cal_regs_calib_osc_count_reg_reg_t
hri_lpclkcalregsclkcalregs_read_CALIB_OSC_COUNT_REG_reg(const void *const hw)
{
 return ((LpClkCalRegs *)hw)->CALIB_OSC_COUNT_REG.reg;
}

static inline 
# 367 "../hri/hri_lp_clk_cal_regs_b11.h" 3 4
             _Bool 
# 367 "../hri/hri_lp_clk_cal_regs_b11.h"
                  hri_lpclkcalregsclkcalregs_get_CALIB_RTC_COUNT_REG_NO_CAL_IN_PROGRESS_bit(const void *const hw)
{
 return (((LpClkCalRegs *)hw)->CALIB_RTC_COUNT_REG.reg & (0x1u << 15))
        >> 15;
}

static inline 
# 373 "../hri/hri_lp_clk_cal_regs_b11.h" 3 4
             _Bool 
# 373 "../hri/hri_lp_clk_cal_regs_b11.h"
                  hri_lpclkcalregsclkcalregs_get_CALIB_RTC_COUNT_REG_CAL_DONE_bit(const void *const hw)
{
 return (((LpClkCalRegs *)hw)->CALIB_RTC_COUNT_REG.reg & (0x1u << 31))
        >> 31;
}

static inline hri_lp_clk_cal_regs_calib_rtc_count_reg_reg_t
hri_lpclkcalregsclkcalregs_get_CALIB_RTC_COUNT_REG_CAL_FRAC_COUNT_bf(const void *const hw,
                                                                     hri_lp_clk_cal_regs_calib_rtc_count_reg_reg_t mask)
{
 return (((LpClkCalRegs *)hw)->CALIB_RTC_COUNT_REG.reg & ((0x7FFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_lp_clk_cal_regs_calib_rtc_count_reg_reg_t
hri_lpclkcalregsclkcalregs_read_CALIB_RTC_COUNT_REG_CAL_FRAC_COUNT_bf(const void *const hw)
{
 return (((LpClkCalRegs *)hw)->CALIB_RTC_COUNT_REG.reg & (0x7FFFu << 0))
        >> 0;
}

static inline hri_lp_clk_cal_regs_calib_rtc_count_reg_reg_t
hri_lpclkcalregsclkcalregs_get_CALIB_RTC_COUNT_REG_CAL_INT_COUNT_bf(const void *const hw,
                                                                    hri_lp_clk_cal_regs_calib_rtc_count_reg_reg_t mask)
{
 return (((LpClkCalRegs *)hw)->CALIB_RTC_COUNT_REG.reg & ((0x7FFFu << 16) & ((mask) << 16)))
        >> 16;
}

static inline hri_lp_clk_cal_regs_calib_rtc_count_reg_reg_t
hri_lpclkcalregsclkcalregs_read_CALIB_RTC_COUNT_REG_CAL_INT_COUNT_bf(const void *const hw)
{
 return (((LpClkCalRegs *)hw)->CALIB_RTC_COUNT_REG.reg & (0x7FFFu << 16))
        >> 16;
}

static inline hri_lp_clk_cal_regs_calib_rtc_count_reg_reg_t
hri_lpclkcalregsclkcalregs_get_CALIB_RTC_COUNT_REG_reg(const void *const hw,
                                                       hri_lp_clk_cal_regs_calib_rtc_count_reg_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpClkCalRegs *)hw)->CALIB_RTC_COUNT_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lp_clk_cal_regs_calib_rtc_count_reg_reg_t
hri_lpclkcalregsclkcalregs_read_CALIB_RTC_COUNT_REG_reg(const void *const hw)
{
 return ((LpClkCalRegs *)hw)->CALIB_RTC_COUNT_REG.reg;
}

static inline 
# 425 "../hri/hri_lp_clk_cal_regs_b11.h" 3 4
             _Bool 
# 425 "../hri/hri_lp_clk_cal_regs_b11.h"
                  hri_lpclkcalregsclkcalregs_get_CALIB_STATUS_REG_CALIBRATION_OSC_DONE_bit(const void *const hw)
{
 return (((LpClkCalRegs *)hw)->CALIB_STATUS_REG.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 431 "../hri/hri_lp_clk_cal_regs_b11.h" 3 4
             _Bool 
# 431 "../hri/hri_lp_clk_cal_regs_b11.h"
                  hri_lpclkcalregsclkcalregs_get_CALIB_STATUS_REG_CALIBRATION_RTC_DONE_bit(const void *const hw)
{
 return (((LpClkCalRegs *)hw)->CALIB_STATUS_REG.reg & (0x1u << 1))
        >> 1;
}

static inline 
# 437 "../hri/hri_lp_clk_cal_regs_b11.h" 3 4
             _Bool 
# 437 "../hri/hri_lp_clk_cal_regs_b11.h"
                  hri_lpclkcalregsclkcalregs_get_CALIB_STATUS_REG_OSC_CAL_RUNNING_bit(const void *const hw)
{
 return (((LpClkCalRegs *)hw)->CALIB_STATUS_REG.reg & (0x1u << 4))
        >> 4;
}

static inline 
# 443 "../hri/hri_lp_clk_cal_regs_b11.h" 3 4
             _Bool 
# 443 "../hri/hri_lp_clk_cal_regs_b11.h"
                  hri_lpclkcalregsclkcalregs_get_CALIB_STATUS_REG_RTC_CAL_RUNNING_bit(const void *const hw)
{
 return (((LpClkCalRegs *)hw)->CALIB_STATUS_REG.reg & (0x1u << 5))
        >> 5;
}

static inline hri_lp_clk_cal_regs_calib_status_reg_reg_t
hri_lpclkcalregsclkcalregs_get_CALIB_STATUS_REG_reg(const void *const hw,
                                                    hri_lp_clk_cal_regs_calib_status_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpClkCalRegs *)hw)->CALIB_STATUS_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lp_clk_cal_regs_calib_status_reg_reg_t
hri_lpclkcalregsclkcalregs_read_CALIB_STATUS_REG_reg(const void *const hw)
{
 return ((LpClkCalRegs *)hw)->CALIB_STATUS_REG.reg;
}
# 59 "../hri/hri_b11.h" 2
# 1 "../hri/hri_lpmcu_misc_regs_b11.h" 1
# 45 "../hri/hri_lpmcu_misc_regs_b11.h"
#define _HRI_LPMCU_MISC_REGS_B11_H_INCLUDED_ 
# 58 "../hri/hri_lpmcu_misc_regs_b11.h"
#define LPMCU_MISC_REGS_CRITICAL_SECTION_ENTER() 
#define LPMCU_MISC_REGS_CRITICAL_SECTION_LEAVE() 


typedef uint16_t hri_lpmcu_misc_regs_fp_comp_enable_reg_t;
typedef uint16_t hri_lpmcu_misc_regs_irq_ctrl_reg_t;
typedef uint16_t hri_lpmcu_misc_regs_lpmcu_force_ctrl_reg_t;
typedef uint16_t hri_lpmcu_misc_regs_lpmcu_global_reset_1_reg_t;
typedef uint16_t hri_lpmcu_misc_regs_mbist_sram_alg_sel_reg_t;
typedef uint16_t hri_lpmcu_misc_regs_quad_dec0_status_reg_t;
typedef uint16_t hri_lpmcu_misc_regs_quad_dec1_status_reg_t;
typedef uint16_t hri_lpmcu_misc_regs_quad_dec2_status_reg_t;
typedef uint16_t hri_lpmcu_misc_regs_sens_adc_ch0_data_reg_t;
typedef uint16_t hri_lpmcu_misc_regs_sens_adc_ch1_data_reg_t;
typedef uint16_t hri_lpmcu_misc_regs_sens_adc_ch2_data_reg_t;
typedef uint16_t hri_lpmcu_misc_regs_sens_adc_ch3_data_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_aon_sleep_timer_counter_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_arm_irq_status_0_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_arm_irq_status_1_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_arm_sleep_wakeup_ctrl_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_efuse_1_status_3_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp0_comp_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp0_replace_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp10_comp_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp10_replace_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp11_comp_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp11_replace_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp12_comp_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp12_replace_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp13_comp_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp13_replace_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp14_comp_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp14_replace_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp15_comp_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp15_replace_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp1_comp_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp1_replace_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp2_comp_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp2_replace_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp3_comp_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp3_replace_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp4_comp_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp4_replace_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp5_comp_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp5_replace_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp6_comp_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp6_replace_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp7_comp_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp7_replace_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp8_comp_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp8_replace_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp9_comp_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_fp_comp9_replace_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_invert_output_ctrl_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_ishape_pad_3_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_lpmcu_chip_id_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_lpmcu_clock_enables_0_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_lpmcu_clock_enables_1_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_lpmcu_global_reset_0_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_mbist_bg_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_mbist_ctrl_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_mbist_dual_status_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_mbist_status_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_msemi_mem_ctrl_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_pinmux_sel_0_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_pinmux_sel_1_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_pinmux_sel_2_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_pinmux_sel_3_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_pmu_read_regs_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_pull_enable_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_pwm0_ctrl_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_pwm1_ctrl_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_pwm2_ctrl_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_pwm3_ctrl_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_remap_boot_base_addr_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_remap_boot_end_addr_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_remap_idram1_base_addr_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_remap_idram1_end_addr_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_remap_idram2_base_addr_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_remap_idram2_end_addr_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_rtype_pad_0_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_sens_adc_raw_status_reg_t;
typedef uint32_t hri_lpmcu_misc_regs_wp3_misr_dataout_reg_t;
typedef uint8_t hri_lpmcu_misc_regs_ble_ctrl_reg_t;
typedef uint8_t hri_lpmcu_misc_regs_ble_deep_sleep_enables_reg_t;
typedef uint8_t hri_lpmcu_misc_regs_btmcu_ctrl_reg_t;
typedef uint8_t hri_lpmcu_misc_regs_dualtimer0_ctrl_reg_t;
typedef uint8_t hri_lpmcu_misc_regs_irq_mux_io_sel_5_reg_t;
typedef uint8_t hri_lpmcu_misc_regs_irq_sts_reg_t;
typedef uint8_t hri_lpmcu_misc_regs_lpmcu_ctrl_2_reg_t;
typedef uint8_t hri_lpmcu_misc_regs_lpmcu_mbist_reg_t;
typedef uint8_t hri_lpmcu_misc_regs_ms_gpio_reg_t;
typedef uint8_t hri_lpmcu_misc_regs_quad_dec0_ctrl_reg_t;
typedef uint8_t hri_lpmcu_misc_regs_quad_dec1_ctrl_reg_t;
typedef uint8_t hri_lpmcu_misc_regs_quad_dec2_ctrl_reg_t;
typedef uint8_t hri_lpmcu_misc_regs_quad_dec_irqs_reg_t;
typedef uint8_t hri_lpmcu_misc_regs_spiflash_bypass_reg_t;
typedef uint8_t hri_lpmcu_misc_regs_spiflash_vddio_ctrl_reg_t;
typedef uint8_t hri_lpmcu_misc_regs_test_bus_ctrl_reg_t;

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_GLOBAL_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 0);
 ;
}

static inline 
# 182 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 182 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_GLOBAL_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 0))
       >> 0;
 return (
# 188 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 188 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_GLOBAL_RSTN_bit(const void *const hw,
                                                                                        
# 192 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                       _Bool 
# 192 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_GLOBAL_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_GLOBAL_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_CPU_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 1);
 ;
}

static inline 
# 224 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 224 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_CPU_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 230 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 230 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_CPU_RSTN_bit(const void *const hw, 
# 233 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 233 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_CPU_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_CPU_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 2);
 ;
}

static inline 
# 265 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 265 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 2))
       >> 2;
 return (
# 271 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 271 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN_bit(const void *const hw,
                                                                                                
# 275 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                               _Bool 
# 275 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                 value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 3);
 ;
}

static inline 
# 307 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 307 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 313 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 313 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN_bit(const void *const hw,
                                                                                            
# 317 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                           _Bool 
# 317 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                             value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 4);
 ;
}

static inline 
# 349 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 349 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 355 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 355 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN_bit(const void *const hw,
                                                                                           
# 359 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                          _Bool 
# 359 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 5);
 ;
}

static inline 
# 391 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 391 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 5))
       >> 5;
 return (
# 397 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 397 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN_bit(const void *const hw,
                                                                                         
# 401 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                        _Bool 
# 401 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 6);
 ;
}

static inline 
# 433 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 433 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 6))
       >> 6;
 return (
# 439 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 439 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN_bit(const void *const hw,
                                                                                             
# 443 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                            _Bool 
# 443 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 7);
 ;
}

static inline 
# 475 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 475 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 7))
       >> 7;
 return (
# 481 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 481 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN_bit(const void *const hw,
                                                                                         
# 485 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                        _Bool 
# 485 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 8);
 ;
}

static inline 
# 517 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 517 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 8))
       >> 8;
 return (
# 523 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 523 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN_bit(const void *const hw,
                                                                                           
# 527 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                          _Bool 
# 527 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 8);
 tmp |= value << 8;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 9);
 ;
}

static inline 
# 559 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 559 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 9))
       >> 9;
 return (
# 565 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 565 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN_bit(const void *const hw,
                                                                                         
# 569 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                        _Bool 
# 569 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 9);
 tmp |= value << 9;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_GPIO_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 10);
 ;
}

static inline 
# 601 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 601 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_GPIO_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 10))
       >> 10;
 return (
# 607 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 607 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_GPIO_RSTN_bit(const void *const hw, 
# 610 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                           _Bool 
# 610 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 10);
 tmp |= value << 10;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_GPIO_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 10);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_GPIO_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 10);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 11);
 ;
}

static inline 
# 642 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 642 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 11))
       >> 11;
 return (
# 648 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 648 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN_bit(const void *const hw,
                                                                                        
# 652 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                       _Bool 
# 652 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 11);
 tmp |= value << 11;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 11);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 11);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 12);
 ;
}

static inline 
# 684 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 684 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 12))
       >> 12;
 return (
# 690 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 690 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN_bit(const void *const hw,
                                                                                            
# 694 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                           _Bool 
# 694 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                             value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 12);
 tmp |= value << 12;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 12);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 12);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 13);
 ;
}

static inline 
# 726 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 726 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 13))
       >> 13;
 return (
# 732 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 732 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN_bit(const void *const hw,
                                                                                          
# 736 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                         _Bool 
# 736 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                           value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 13);
 tmp |= value << 13;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 13);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 13);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 14);
 ;
}

static inline 
# 768 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 768 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 14))
       >> 14;
 return (
# 774 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 774 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN_bit(const void *const hw,
                                                                                            
# 778 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                           _Bool 
# 778 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                             value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 14);
 tmp |= value << 14;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 14);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 14);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 15);
 ;
}

static inline 
# 810 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 810 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 15))
       >> 15;
 return (
# 816 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 816 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN_bit(const void *const hw,
                                                                                          
# 820 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                         _Bool 
# 820 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                           value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 15);
 tmp |= value << 15;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 15);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 15);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_WDT0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 16);
 ;
}

static inline 
# 852 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 852 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_WDT0_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 16))
       >> 16;
 return (
# 858 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 858 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_WDT0_RSTN_bit(const void *const hw, 
# 861 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                           _Bool 
# 861 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 16);
 tmp |= value << 16;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_WDT0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 16);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_WDT0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 16);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_WDT1_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 17);
 ;
}

static inline 
# 893 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 893 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_WDT1_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 17))
       >> 17;
 return (
# 899 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 899 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_WDT1_RSTN_bit(const void *const hw, 
# 902 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                           _Bool 
# 902 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 17);
 tmp |= value << 17;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_WDT1_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 17);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_WDT1_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 17);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 18);
 ;
}

static inline 
# 934 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 934 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 18))
       >> 18;
 return (
# 940 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 940 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN_bit(const void *const hw,
                                                                                                
# 944 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                               _Bool 
# 944 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                 value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 18);
 tmp |= value << 18;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 18);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 18);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_MBIST_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 19);
 ;
}

static inline 
# 976 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 976 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_MBIST_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 19))
       >> 19;
 return (
# 982 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 982 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_MBIST_RSTN_bit(const void *const hw, 
# 985 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                            _Bool 
# 985 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                 value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 19);
 tmp |= value << 19;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_MBIST_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 19);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_MBIST_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 19);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_CALIB_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 20);
 ;
}

static inline 
# 1017 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1017 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_CALIB_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 20))
       >> 20;
 return (
# 1023 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1023 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_CALIB_RSTN_bit(const void *const hw, 
# 1026 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                            _Bool 
# 1026 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                 value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 20);
 tmp |= value << 20;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_CALIB_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 20);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_CALIB_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 20);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 21);
 ;
}

static inline 
# 1058 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1058 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 21))
       >> 21;
 return (
# 1064 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1064 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN_bit(const void *const hw,
                                                                                               
# 1068 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                              _Bool 
# 1068 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 21);
 tmp |= value << 21;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 21);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 21);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_DBUG_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 22);
 ;
}

static inline 
# 1100 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1100 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_DBUG_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 22))
       >> 22;
 return (
# 1106 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1106 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_DBUG_RSTN_bit(const void *const hw, 
# 1109 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                           _Bool 
# 1109 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 22);
 tmp |= value << 22;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_DBUG_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 22);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_DBUG_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 22);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 23);
 ;
}

static inline 
# 1141 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1141 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 23))
       >> 23;
 return (
# 1147 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1147 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN_bit(const void *const hw,
                                                                                              
# 1151 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                             _Bool 
# 1151 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 23);
 tmp |= value << 23;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 23);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 23);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 24);
 ;
}

static inline 
# 1183 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1183 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 24))
       >> 24;
 return (
# 1189 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1189 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN_bit(const void *const hw,
                                                                                             
# 1193 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                            _Bool 
# 1193 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 24);
 tmp |= value << 24;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 24);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 24);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 25);
 ;
}

static inline 
# 1225 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1225 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 25))
       >> 25;
 return (
# 1231 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1231 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN_bit(const void *const hw,
                                                                                           
# 1235 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                          _Bool 
# 1235 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 25);
 tmp |= value << 25;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 25);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 25);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 26);
 ;
}

static inline 
# 1267 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1267 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 26))
       >> 26;
 return (
# 1273 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1273 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN_bit(const void *const hw,
                                                                                           
# 1277 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                          _Bool 
# 1277 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 26);
 tmp |= value << 26;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 26);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 26);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 27);
 ;
}

static inline 
# 1309 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1309 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 27))
       >> 27;
 return (
# 1315 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1315 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN_bit(const void *const hw,
                                                                                           
# 1319 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                          _Bool 
# 1319 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 27);
 tmp |= value << 27;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 27);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 27);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_PWM0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 28);
 ;
}

static inline 
# 1351 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1351 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_PWM0_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 28))
       >> 28;
 return (
# 1357 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1357 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_PWM0_RSTN_bit(const void *const hw, 
# 1360 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                           _Bool 
# 1360 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 28);
 tmp |= value << 28;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_PWM0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 28);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_PWM0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 28);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_PWM1_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 29);
 ;
}

static inline 
# 1392 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1392 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_PWM1_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 29))
       >> 29;
 return (
# 1398 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1398 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_PWM1_RSTN_bit(const void *const hw, 
# 1401 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                           _Bool 
# 1401 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 29);
 tmp |= value << 29;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_PWM1_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 29);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_PWM1_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 29);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_PWM2_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 30);
 ;
}

static inline 
# 1433 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1433 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_PWM2_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 30))
       >> 30;
 return (
# 1439 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1439 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_PWM2_RSTN_bit(const void *const hw, 
# 1442 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                           _Bool 
# 1442 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 30);
 tmp |= value << 30;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_PWM2_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 30);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_PWM2_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 30);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_PWM3_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= (0x1u << 31);
 ;
}

static inline 
# 1474 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1474 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_PWM3_RSTN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp = (tmp & (0x1u << 31))
       >> 31;
 return (
# 1480 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1480 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_PWM3_RSTN_bit(const void *const hw, 
# 1483 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                           _Bool 
# 1483 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= ~(0x1u << 31);
 tmp |= value << 31;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_PWM3_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~(0x1u << 31);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_PWM3_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= (0x1u << 31);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_0_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_lpmcu_global_reset_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_global_reset_0_reg_t
hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_0_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_lpmcu_global_reset_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_0_reg(const void *const hw,
                                                         hri_lpmcu_misc_regs_lpmcu_global_reset_0_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_0_reg(const void *const hw,
                                                         hri_lpmcu_misc_regs_lpmcu_global_reset_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_0_reg(const void *const hw,
                                                          hri_lpmcu_misc_regs_lpmcu_global_reset_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_global_reset_0_reg_t
hri_lpmcumiscregsmiscregs_read_LPMCU_GLOBAL_RESET_0_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_0.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg |= (0x1u << 0);
 ;
}

static inline 
# 1567 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1567 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp = (tmp & (0x1u << 0))
       >> 0;
 return (
# 1573 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1573 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN_bit(const void *const hw,
                                                                                            
# 1577 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                           _Bool 
# 1577 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                             value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg |= (0x1u << 1);
 ;
}

static inline 
# 1609 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1609 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 1615 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1615 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN_bit(const void *const hw,
                                                                                           
# 1619 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                          _Bool 
# 1619 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                            value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg ^= (0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg |= (0x1u << 2);
 ;
}

static inline 
# 1651 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1651 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp = (tmp & (0x1u << 2))
       >> 2;
 return (
# 1657 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1657 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN_bit(const void *const hw,
                                                                                         
# 1661 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                        _Bool 
# 1661 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg ^= (0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg |= (0x1u << 3);
 ;
}

static inline 
# 1693 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1693 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 1699 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1699 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN_bit(const void *const hw,
                                                                                                   
# 1703 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 1703 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg &= ~(0x1u << 3);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg ^= (0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg |= (0x1u << 4);
 ;
}

static inline 
# 1736 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1736 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 1742 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1742 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN_bit(const void *const hw,
                                                                                                  
# 1746 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                 _Bool 
# 1746 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                      value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg ^= (0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg |= (0x1u << 5);
 ;
}

static inline 
# 1778 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1778 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp = (tmp & (0x1u << 5))
       >> 5;
 return (
# 1784 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1784 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN_bit(const void *const hw,
                                                                                                   
# 1788 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 1788 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg &= ~(0x1u << 5);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg ^= (0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg |= (0x1u << 6);
 ;
}

static inline 
# 1821 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1821 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp = (tmp & (0x1u << 6))
       >> 6;
 return (
# 1827 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1827 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN_bit(const void *const hw,
                                                                                                  
# 1831 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                 _Bool 
# 1831 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                      value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg ^= (0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg |= (0x1u << 7);
 ;
}

static inline 
# 1863 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1863 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp = (tmp & (0x1u << 7))
       >> 7;
 return (
# 1869 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1869 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN_bit(const void *const hw,
                                                                                              
# 1873 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                             _Bool 
# 1873 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg ^= (0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg |= (0x1u << 8);
 ;
}

static inline 
# 1905 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 1905 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp = (tmp & (0x1u << 8))
       >> 8;
 return (
# 1911 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1911 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN_bit(const void *const hw,
                                                                                              
# 1915 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                             _Bool 
# 1915 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp &= ~(0x1u << 8);
 tmp |= value << 8;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg &= ~(0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg ^= (0x1u << 8);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg
     |= (0x1u << 9);
 ;
}

static inline 
# 1949 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool

# 1950 "../hri/hri_lpmcu_misc_regs_b11.h"
hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp = (tmp & (0x1u << 9))
       >> 9;
 return (
# 1956 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 1956 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN_bit(const void *const hw, 
# 1960 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 1960 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp &= ~(0x1u << 9);
 tmp |= value << 9;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg
     &= ~(0x1u << 9);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg
     ^= (0x1u << 9);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg
     |= (0x1u << 10);
 ;
}

static inline 
# 1998 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool

# 1999 "../hri/hri_lpmcu_misc_regs_b11.h"
hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp = (tmp & (0x1u << 10))
       >> 10;
 return (
# 2005 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2005 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN_bit(const void *const hw, 
# 2009 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 2009 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp &= ~(0x1u << 10);
 tmp |= value << 10;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg
     &= ~(0x1u << 10);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg
     ^= (0x1u << 10);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg |= (0x1u << 11);
 ;
}

static inline 
# 2045 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2045 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp = (tmp & (0x1u << 11))
       >> 11;
 return (
# 2051 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2051 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN_bit(const void *const hw,
                                                                                                
# 2055 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                               _Bool 
# 2055 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                 value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp &= ~(0x1u << 11);
 tmp |= value << 11;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg &= ~(0x1u << 11);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg ^= (0x1u << 11);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_set_LPMCU_GLOBAL_RESET_1_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_lpmcu_global_reset_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_global_reset_1_reg_t
hri_lpmcumiscregsmiscregs_get_LPMCU_GLOBAL_RESET_1_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_lpmcu_global_reset_1_reg_t mask)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_LPMCU_GLOBAL_RESET_1_reg(const void *const hw,
                                                         hri_lpmcu_misc_regs_lpmcu_global_reset_1_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_LPMCU_GLOBAL_RESET_1_reg(const void *const hw,
                                                         hri_lpmcu_misc_regs_lpmcu_global_reset_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_LPMCU_GLOBAL_RESET_1_reg(const void *const hw,
                                                          hri_lpmcu_misc_regs_lpmcu_global_reset_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_global_reset_1_reg_t
hri_lpmcumiscregsmiscregs_read_LPMCU_GLOBAL_RESET_1_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->LPMCU_GLOBAL_RESET_1.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_SPI_FLASH0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 1);
 ;
}

static inline 
# 2139 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2139 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_SPI_FLASH0_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 2145 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2145 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_SPI_FLASH0_CLK_EN_bit(const void *const hw,
                                                                                               
# 2149 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                              _Bool 
# 2149 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_SPI_FLASH0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_SPI_FLASH0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_SPI0_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 2);
 ;
}

static inline 
# 2181 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2181 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_SPI0_CORE_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 2))
       >> 2;
 return (
# 2187 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2187 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_SPI0_CORE_CLK_EN_bit(const void *const hw,
                                                                                              
# 2191 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                             _Bool 
# 2191 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_SPI0_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_SPI0_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_SPI1_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 3);
 ;
}

static inline 
# 2223 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2223 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_SPI1_CORE_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 2229 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2229 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_SPI1_CORE_CLK_EN_bit(const void *const hw,
                                                                                              
# 2233 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                             _Bool 
# 2233 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_SPI1_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_SPI1_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_I2C0_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 4);
 ;
}

static inline 
# 2265 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2265 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_I2C0_CORE_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 2271 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2271 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_I2C0_CORE_CLK_EN_bit(const void *const hw,
                                                                                              
# 2275 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                             _Bool 
# 2275 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_I2C0_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_I2C0_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 5);
 ;
}

static inline 
# 2307 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2307 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 5))
       >> 5;
 return (
# 2313 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2313 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN_bit(const void *const hw,
                                                                                               
# 2317 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                              _Bool 
# 2317 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_GPIO_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 7);
 ;
}

static inline 
# 2349 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2349 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_GPIO_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 7))
       >> 7;
 return (
# 2355 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2355 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_GPIO_CLK_EN_bit(const void *const hw,
                                                                                         
# 2359 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                        _Bool 
# 2359 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_GPIO_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_GPIO_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_TIMER0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 8);
 ;
}

static inline 
# 2391 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2391 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_TIMER0_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 8))
       >> 8;
 return (
# 2397 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2397 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_TIMER0_CLK_EN_bit(const void *const hw,
                                                                                           
# 2401 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                          _Bool 
# 2401 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 8);
 tmp |= value << 8;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_TIMER0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_TIMER0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_WDT0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 11);
 ;
}

static inline 
# 2433 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2433 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_WDT0_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 11))
       >> 11;
 return (
# 2439 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2439 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_WDT0_CLK_EN_bit(const void *const hw,
                                                                                         
# 2443 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                        _Bool 
# 2443 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 11);
 tmp |= value << 11;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_WDT0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 11);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_WDT0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 11);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_WDT1_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 12);
 ;
}

static inline 
# 2475 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2475 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_WDT1_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 12))
       >> 12;
 return (
# 2481 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2481 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_WDT1_CLK_EN_bit(const void *const hw,
                                                                                         
# 2485 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                        _Bool 
# 2485 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 12);
 tmp |= value << 12;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_WDT1_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 12);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_WDT1_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 12);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_UART0_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 13);
 ;
}

static inline 
# 2517 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2517 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_UART0_CORE_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 13))
       >> 13;
 return (
# 2523 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2523 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_UART0_CORE_CLK_EN_bit(const void *const hw,
                                                                                               
# 2527 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                              _Bool 
# 2527 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 13);
 tmp |= value << 13;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_UART0_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 13);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_UART0_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 13);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_UART0_IF_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 14);
 ;
}

static inline 
# 2559 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2559 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_UART0_IF_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 14))
       >> 14;
 return (
# 2565 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2565 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_UART0_IF_CLK_EN_bit(const void *const hw,
                                                                                             
# 2569 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                            _Bool 
# 2569 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 14);
 tmp |= value << 14;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_UART0_IF_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 14);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_UART0_IF_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 14);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_UART1_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 15);
 ;
}

static inline 
# 2601 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2601 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_UART1_CORE_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 15))
       >> 15;
 return (
# 2607 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2607 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_UART1_CORE_CLK_EN_bit(const void *const hw,
                                                                                               
# 2611 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                              _Bool 
# 2611 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 15);
 tmp |= value << 15;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_UART1_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 15);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_UART1_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 15);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_UART1_IF_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 16);
 ;
}

static inline 
# 2643 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2643 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_UART1_IF_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 16))
       >> 16;
 return (
# 2649 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2649 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_UART1_IF_CLK_EN_bit(const void *const hw,
                                                                                             
# 2653 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                            _Bool 
# 2653 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 16);
 tmp |= value << 16;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_UART1_IF_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 16);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_UART1_IF_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 16);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_IRQ_CTRLR_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 17);
 ;
}

static inline 
# 2685 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2685 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_IRQ_CTRLR_CORE_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 17))
       >> 17;
 return (
# 2691 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2691 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_IRQ_CTRLR_CORE_CLK_EN_bit(const void *const hw,
                                                                                                   
# 2695 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 2695 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 17);
 tmp |= value << 17;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_IRQ_CTRLR_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg
     &= ~(0x1u << 17);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_IRQ_CTRLR_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 17);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_IDRAM_1_GL_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 18);
 ;
}

static inline 
# 2729 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2729 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_IDRAM_1_GL_MEM_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 18))
       >> 18;
 return (
# 2735 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2735 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_IDRAM_1_GL_MEM_CLK_EN_bit(const void *const hw,
                                                                                                   
# 2739 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 2739 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 18);
 tmp |= value << 18;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_IDRAM_1_GL_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg
     &= ~(0x1u << 18);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_IDRAM_1_GL_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 18);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_IDRAM_2_GL_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 19);
 ;
}

static inline 
# 2773 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2773 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_IDRAM_2_GL_MEM_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 19))
       >> 19;
 return (
# 2779 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2779 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_IDRAM_2_GL_MEM_CLK_EN_bit(const void *const hw,
                                                                                                   
# 2783 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 2783 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 19);
 tmp |= value << 19;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_IDRAM_2_GL_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg
     &= ~(0x1u << 19);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_IDRAM_2_GL_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 19);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_ROM_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 20);
 ;
}

static inline 
# 2817 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2817 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_ROM_MEM_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 20))
       >> 20;
 return (
# 2823 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2823 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_ROM_MEM_CLK_EN_bit(const void *const hw,
                                                                                            
# 2827 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                           _Bool 
# 2827 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                             value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 20);
 tmp |= value << 20;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_ROM_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 20);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_ROM_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 20);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_CALIB_XBAR_IF_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 21);
 ;
}

static inline 
# 2859 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2859 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_CALIB_XBAR_IF_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 21))
       >> 21;
 return (
# 2865 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2865 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_CALIB_XBAR_IF_CLK_EN_bit(const void *const hw,
                                                                                                  
# 2869 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                 _Bool 
# 2869 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 21);
 tmp |= value << 21;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_CALIB_XBAR_IF_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 21);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_CALIB_XBAR_IF_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 21);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_AON_WRAPPER_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 22);
 ;
}

static inline 
# 2901 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2901 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_AON_WRAPPER_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 22))
       >> 22;
 return (
# 2907 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2907 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_AON_WRAPPER_CLK_EN_bit(const void *const hw,
                                                                                                
# 2911 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                               _Bool 
# 2911 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                 value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 22);
 tmp |= value << 22;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_AON_WRAPPER_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 22);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_AON_WRAPPER_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 22);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_ARM_PCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 23);
 ;
}

static inline 
# 2943 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2943 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_ARM_PCLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 23))
       >> 23;
 return (
# 2949 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2949 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_ARM_PCLK_EN_bit(const void *const hw,
                                                                                         
# 2953 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                        _Bool 
# 2953 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 23);
 tmp |= value << 23;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_ARM_PCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 23);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_ARM_PCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 23);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_ARM_PCLKG_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 24);
 ;
}

static inline 
# 2985 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 2985 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_ARM_PCLKG_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 24))
       >> 24;
 return (
# 2991 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 2991 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_ARM_PCLKG_EN_bit(const void *const hw,
                                                                                          
# 2995 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                         _Bool 
# 2995 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                           value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 24);
 tmp |= value << 24;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_ARM_PCLKG_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 24);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_ARM_PCLKG_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 24);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_BLE_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 25);
 ;
}

static inline 
# 3027 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 3027 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_BLE_MEM_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 25))
       >> 25;
 return (
# 3033 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3033 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_BLE_MEM_CLK_EN_bit(const void *const hw,
                                                                                            
# 3037 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                           _Bool 
# 3037 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                             value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 25);
 tmp |= value << 25;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_BLE_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 25);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_BLE_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 25);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_QUAD_DEC0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 26);
 ;
}

static inline 
# 3069 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 3069 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_QUAD_DEC0_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 26))
       >> 26;
 return (
# 3075 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3075 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_QUAD_DEC0_CLK_EN_bit(const void *const hw,
                                                                                              
# 3079 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                             _Bool 
# 3079 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 26);
 tmp |= value << 26;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_QUAD_DEC0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 26);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_QUAD_DEC0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 26);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_QUAD_DEC1_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 27);
 ;
}

static inline 
# 3111 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 3111 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_QUAD_DEC1_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 27))
       >> 27;
 return (
# 3117 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3117 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_QUAD_DEC1_CLK_EN_bit(const void *const hw,
                                                                                              
# 3121 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                             _Bool 
# 3121 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 27);
 tmp |= value << 27;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_QUAD_DEC1_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 27);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_QUAD_DEC1_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 27);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_QUAD_DEC2_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 28);
 ;
}

static inline 
# 3153 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 3153 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_QUAD_DEC2_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 28))
       >> 28;
 return (
# 3159 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3159 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_QUAD_DEC2_CLK_EN_bit(const void *const hw,
                                                                                              
# 3163 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                             _Bool 
# 3163 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 28);
 tmp |= value << 28;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_QUAD_DEC2_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 28);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_QUAD_DEC2_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 28);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_I2C1_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 29);
 ;
}

static inline 
# 3195 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 3195 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_I2C1_CORE_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 29))
       >> 29;
 return (
# 3201 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3201 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_I2C1_CORE_CLK_EN_bit(const void *const hw,
                                                                                              
# 3205 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                             _Bool 
# 3205 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 29);
 tmp |= value << 29;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_I2C1_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 29);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_I2C1_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 29);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_CALIB_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= (0x1u << 30);
 ;
}

static inline 
# 3237 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 3237 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_CALIB_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp = (tmp & (0x1u << 30))
       >> 30;
 return (
# 3243 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3243 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_CALIB_CLK_EN_bit(const void *const hw,
                                                                                          
# 3247 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                         _Bool 
# 3247 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                           value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= ~(0x1u << 30);
 tmp |= value << 30;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_CALIB_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~(0x1u << 30);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_CALIB_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= (0x1u << 30);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_0_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_lpmcu_clock_enables_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_clock_enables_0_reg_t
hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_0_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_lpmcu_clock_enables_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_0_reg(const void *const hw,
                                                          hri_lpmcu_misc_regs_lpmcu_clock_enables_0_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_0_reg(const void *const hw,
                                                          hri_lpmcu_misc_regs_lpmcu_clock_enables_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_0_reg(const void *const hw,
                                                           hri_lpmcu_misc_regs_lpmcu_clock_enables_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_clock_enables_0_reg_t
hri_lpmcumiscregsmiscregs_read_LPMCU_CLOCK_ENABLES_0_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_0.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_EFUSE0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 0);
 ;
}

static inline 
# 3331 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 3331 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_EFUSE0_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 0))
       >> 0;
 return (
# 3337 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3337 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_EFUSE0_CLK_EN_bit(const void *const hw,
                                                                                           
# 3341 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                          _Bool 
# 3341 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_EFUSE0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_EFUSE0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_EFUSE1_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 1);
 ;
}

static inline 
# 3373 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 3373 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_EFUSE1_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 3379 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3379 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_EFUSE1_CLK_EN_bit(const void *const hw,
                                                                                           
# 3383 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                          _Bool 
# 3383 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_EFUSE1_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_EFUSE1_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_EFUSE2_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 2);
 ;
}

static inline 
# 3415 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 3415 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_EFUSE2_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 2))
       >> 2;
 return (
# 3421 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3421 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_EFUSE2_CLK_EN_bit(const void *const hw,
                                                                                           
# 3425 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                          _Bool 
# 3425 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_EFUSE2_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_EFUSE2_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_EFUSE3_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 3);
 ;
}

static inline 
# 3457 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 3457 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_EFUSE3_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 3463 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3463 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_EFUSE3_CLK_EN_bit(const void *const hw,
                                                                                           
# 3467 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                          _Bool 
# 3467 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_EFUSE3_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_EFUSE3_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_EFUSE4_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 4);
 ;
}

static inline 
# 3499 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 3499 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_EFUSE4_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 3505 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3505 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_EFUSE4_CLK_EN_bit(const void *const hw,
                                                                                           
# 3509 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                          _Bool 
# 3509 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_EFUSE4_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_EFUSE4_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_EFUSE5_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 5);
 ;
}

static inline 
# 3541 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 3541 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_EFUSE5_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 5))
       >> 5;
 return (
# 3547 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3547 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_EFUSE5_CLK_EN_bit(const void *const hw,
                                                                                           
# 3551 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                          _Bool 
# 3551 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_EFUSE5_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_EFUSE5_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_PWM0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 6);
 ;
}

static inline 
# 3583 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 3583 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_PWM0_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 6))
       >> 6;
 return (
# 3589 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3589 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_PWM0_CLK_EN_bit(const void *const hw,
                                                                                         
# 3593 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                        _Bool 
# 3593 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_PWM0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_PWM0_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_PWM1_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 7);
 ;
}

static inline 
# 3625 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 3625 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_PWM1_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 7))
       >> 7;
 return (
# 3631 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3631 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_PWM1_CLK_EN_bit(const void *const hw,
                                                                                         
# 3635 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                        _Bool 
# 3635 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_PWM1_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_PWM1_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_PWM2_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 8);
 ;
}

static inline 
# 3667 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 3667 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_PWM2_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 8))
       >> 8;
 return (
# 3673 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3673 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_PWM2_CLK_EN_bit(const void *const hw,
                                                                                         
# 3677 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                        _Bool 
# 3677 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 8);
 tmp |= value << 8;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_PWM2_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_PWM2_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_PWM3_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 9);
 ;
}

static inline 
# 3709 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 3709 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_PWM3_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 9))
       >> 9;
 return (
# 3715 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3715 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_PWM3_CLK_EN_bit(const void *const hw,
                                                                                         
# 3719 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                        _Bool 
# 3719 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 9);
 tmp |= value << 9;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_PWM3_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_PWM3_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_SENS_ADC_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 10);
 ;
}

static inline 
# 3751 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 3751 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_SENS_ADC_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 10))
       >> 10;
 return (
# 3757 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3757 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_SENS_ADC_CLK_EN_bit(const void *const hw,
                                                                                             
# 3761 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                            _Bool 
# 3761 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 10);
 tmp |= value << 10;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_SENS_ADC_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 10);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_SENS_ADC_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 10);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg
     |= (0x1u << 11);
 ;
}

static inline 
# 3795 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool

# 3796 "../hri/hri_lpmcu_misc_regs_b11.h"
hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 11))
       >> 11;
 return (
# 3802 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3802 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN_bit(const void *const hw, 
# 3806 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                         _Bool 
# 3806 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 11);
 tmp |= value << 11;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg
     &= ~(0x1u << 11);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg
     ^= (0x1u << 11);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg
     |= (0x1u << 12);
 ;
}

static inline 
# 3844 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool

# 3845 "../hri/hri_lpmcu_misc_regs_b11.h"
hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 12))
       >> 12;
 return (
# 3851 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3851 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN_bit(const void *const hw, 
# 3855 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                         _Bool 
# 3855 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 12);
 tmp |= value << 12;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg
     &= ~(0x1u << 12);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg
     ^= (0x1u << 12);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_GPIO_GCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 13);
 ;
}

static inline 
# 3891 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 3891 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_GPIO_GCLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 13))
       >> 13;
 return (
# 3897 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3897 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_GPIO_GCLK_EN_bit(const void *const hw,
                                                                                          
# 3901 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                         _Bool 
# 3901 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                           value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 13);
 tmp |= value << 13;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_GPIO_GCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 13);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_GPIO_GCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 13);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_TIMER0_PGCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 14);
 ;
}

static inline 
# 3933 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 3933 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_TIMER0_PGCLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 14))
       >> 14;
 return (
# 3939 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3939 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_TIMER0_PGCLK_EN_bit(const void *const hw,
                                                                                             
# 3943 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                            _Bool 
# 3943 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 14);
 tmp |= value << 14;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_TIMER0_PGCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 14);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_TIMER0_PGCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 14);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_SHA_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 15);
 ;
}

static inline 
# 3975 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 3975 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_SHA_CORE_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 15))
       >> 15;
 return (
# 3981 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 3981 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_SHA_CORE_CLK_EN_bit(const void *const hw,
                                                                                             
# 3985 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                            _Bool 
# 3985 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 15);
 tmp |= value << 15;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_SHA_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 15);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_SHA_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 15);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_SHA_AHB_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 16);
 ;
}

static inline 
# 4017 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 4017 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_SHA_AHB_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 16))
       >> 16;
 return (
# 4023 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 4023 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_SHA_AHB_CLK_EN_bit(const void *const hw,
                                                                                            
# 4027 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                           _Bool 
# 4027 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                             value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 16);
 tmp |= value << 16;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_SHA_AHB_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 16);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_SHA_AHB_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 16);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_AES_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 17);
 ;
}

static inline 
# 4059 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 4059 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_AES_CORE_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 17))
       >> 17;
 return (
# 4065 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 4065 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_AES_CORE_CLK_EN_bit(const void *const hw,
                                                                                             
# 4069 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                            _Bool 
# 4069 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 17);
 tmp |= value << 17;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_AES_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 17);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_AES_CORE_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 17);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_AES_AHB_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 18);
 ;
}

static inline 
# 4101 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 4101 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_AES_AHB_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 18))
       >> 18;
 return (
# 4107 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 4107 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_AES_AHB_CLK_EN_bit(const void *const hw,
                                                                                            
# 4111 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                           _Bool 
# 4111 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                             value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 18);
 tmp |= value << 18;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_AES_AHB_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 18);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_AES_AHB_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 18);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_IDRAM_1_0_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 19);
 ;
}

static inline 
# 4143 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 4143 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_IDRAM_1_0_MEM_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 19))
       >> 19;
 return (
# 4149 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 4149 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_IDRAM_1_0_MEM_CLK_EN_bit(const void *const hw,
                                                                                                  
# 4153 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                 _Bool 
# 4153 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 19);
 tmp |= value << 19;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_IDRAM_1_0_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 19);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_IDRAM_1_0_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 19);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_IDRAM_1_1_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 20);
 ;
}

static inline 
# 4185 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 4185 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_IDRAM_1_1_MEM_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 20))
       >> 20;
 return (
# 4191 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 4191 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_IDRAM_1_1_MEM_CLK_EN_bit(const void *const hw,
                                                                                                  
# 4195 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                 _Bool 
# 4195 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 20);
 tmp |= value << 20;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_IDRAM_1_1_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 20);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_IDRAM_1_1_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 20);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_IDRAM_1_2_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 21);
 ;
}

static inline 
# 4227 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 4227 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_IDRAM_1_2_MEM_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 21))
       >> 21;
 return (
# 4233 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 4233 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_IDRAM_1_2_MEM_CLK_EN_bit(const void *const hw,
                                                                                                  
# 4237 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                 _Bool 
# 4237 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 21);
 tmp |= value << 21;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_IDRAM_1_2_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 21);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_IDRAM_1_2_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 21);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_IDRAM_2_0_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 22);
 ;
}

static inline 
# 4269 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 4269 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_IDRAM_2_0_MEM_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 22))
       >> 22;
 return (
# 4275 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 4275 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_IDRAM_2_0_MEM_CLK_EN_bit(const void *const hw,
                                                                                                  
# 4279 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                 _Bool 
# 4279 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 22);
 tmp |= value << 22;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_IDRAM_2_0_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 22);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_IDRAM_2_0_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 22);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_IDRAM_2_1_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= (0x1u << 23);
 ;
}

static inline 
# 4311 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 4311 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_IDRAM_2_1_MEM_CLK_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp = (tmp & (0x1u << 23))
       >> 23;
 return (
# 4317 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 4317 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_IDRAM_2_1_MEM_CLK_EN_bit(const void *const hw,
                                                                                                  
# 4321 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                 _Bool 
# 4321 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= ~(0x1u << 23);
 tmp |= value << 23;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_IDRAM_2_1_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~(0x1u << 23);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_IDRAM_2_1_MEM_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= (0x1u << 23);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_set_LPMCU_CLOCK_ENABLES_1_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_lpmcu_clock_enables_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_clock_enables_1_reg_t
hri_lpmcumiscregsmiscregs_get_LPMCU_CLOCK_ENABLES_1_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_lpmcu_clock_enables_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_LPMCU_CLOCK_ENABLES_1_reg(const void *const hw,
                                                          hri_lpmcu_misc_regs_lpmcu_clock_enables_1_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_LPMCU_CLOCK_ENABLES_1_reg(const void *const hw,
                                                          hri_lpmcu_misc_regs_lpmcu_clock_enables_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_LPMCU_CLOCK_ENABLES_1_reg(const void *const hw,
                                                           hri_lpmcu_misc_regs_lpmcu_clock_enables_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_clock_enables_1_reg_t
hri_lpmcumiscregsmiscregs_read_LPMCU_CLOCK_ENABLES_1_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->LPMCU_CLOCK_ENABLES_1.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_BTMCU_CTRL_RXTX_SEQ_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 4405 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 4405 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_BTMCU_CTRL_RXTX_SEQ_CLK_EN_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 4410 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 4410 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_BTMCU_CTRL_RXTX_SEQ_CLK_EN_bit(const void *const hw, 
# 4413 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                       _Bool 
# 4413 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                            value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_BTMCU_CTRL_RXTX_SEQ_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_BTMCU_CTRL_RXTX_SEQ_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_BTMCU_CTRL_AHB_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 4445 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 4445 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_BTMCU_CTRL_AHB_CLK_EN_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 4450 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 4450 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_BTMCU_CTRL_AHB_CLK_EN_bit(const void *const hw, 
# 4453 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 4453 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_BTMCU_CTRL_AHB_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_BTMCU_CTRL_AHB_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_BTMCU_CTRL_PERIPH_REGS_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg |= (0x1u << 2);
 ;
}

static inline 
# 4485 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 4485 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_BTMCU_CTRL_PERIPH_REGS_CLK_EN_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg;
 tmp = (tmp & (0x1u << 2))
       >> 2;
 return (
# 4491 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 4491 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_BTMCU_CTRL_PERIPH_REGS_CLK_EN_bit(const void *const hw, 
# 4494 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 4494 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_BTMCU_CTRL_PERIPH_REGS_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_BTMCU_CTRL_PERIPH_REGS_CLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg ^= (0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_BTMCU_CTRL_reg(const void *const hw,
                                                                hri_lpmcu_misc_regs_btmcu_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_btmcu_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_BTMCU_CTRL_reg(const void *const hw, hri_lpmcu_misc_regs_btmcu_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_BTMCU_CTRL_reg(const void *const hw,
                                                                  hri_lpmcu_misc_regs_btmcu_ctrl_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_BTMCU_CTRL_reg(const void *const hw,
                                                                  hri_lpmcu_misc_regs_btmcu_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_BTMCU_CTRL_reg(const void *const hw,
                                                                   hri_lpmcu_misc_regs_btmcu_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_btmcu_ctrl_reg_t hri_lpmcumiscregsmiscregs_read_BTMCU_CTRL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->BTMCU_CTRL.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CTRL_USE_BT26M_CLK_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg |= (0x1u << 2);
 ;
}

static inline 
# 4572 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 4572 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CTRL_USE_BT26M_CLK_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 4577 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 4577 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CTRL_USE_BT26M_CLK_bit(const void *const hw, 
# 4580 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                     _Bool 
# 4580 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CTRL_USE_BT26M_CLK_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CTRL_USE_BT26M_CLK_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg ^= (0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CTRL_USE_ARM_LP_CLK_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg |= (0x1u << 3);
 ;
}

static inline 
# 4612 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 4612 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CTRL_USE_ARM_LP_CLK_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 4617 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 4617 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CTRL_USE_ARM_LP_CLK_bit(const void *const hw, 
# 4620 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                      _Bool 
# 4620 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                           value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CTRL_USE_ARM_LP_CLK_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CTRL_USE_ARM_LP_CLK_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg ^= (0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CTRL_BYPASS_WIC_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg |= (0x1u << 8);
 ;
}

static inline 
# 4652 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 4652 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CTRL_BYPASS_WIC_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp = (tmp & (0x1u << 8)) >> 8;
 return (
# 4657 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 4657 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CTRL_BYPASS_WIC_bit(const void *const hw, 
# 4660 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 4660 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp &= ~(0x1u << 8);
 tmp |= value << 8;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CTRL_BYPASS_WIC_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg &= ~(0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CTRL_BYPASS_WIC_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg ^= (0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CTRL_USE_XO_FOR_LP_CAL_CLK_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg |= (0x1u << 9);
 ;
}

static inline 
# 4692 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 4692 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CTRL_USE_XO_FOR_LP_CAL_CLK_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp = (tmp & (0x1u << 9))
       >> 9;
 return (
# 4698 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 4698 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CTRL_USE_XO_FOR_LP_CAL_CLK_bit(const void *const hw,
                                                                                        
# 4702 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                       _Bool 
# 4702 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp &= ~(0x1u << 9);
 tmp |= value << 9;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CTRL_USE_XO_FOR_LP_CAL_CLK_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg &= ~(0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CTRL_USE_XO_FOR_LP_CAL_CLK_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg ^= (0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CTRL_SPI_FLASH0_DIV_CLK_SEL_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg |= (0x1u << 16);
 ;
}

static inline 
# 4734 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 4734 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CTRL_SPI_FLASH0_DIV_CLK_SEL_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp = (tmp & (0x1u << 16))
       >> 16;
 return (
# 4740 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 4740 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CTRL_SPI_FLASH0_DIV_CLK_SEL_bit(const void *const hw,
                                                                                         
# 4744 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                        _Bool 
# 4744 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp &= ~(0x1u << 16);
 tmp |= value << 16;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CTRL_SPI_FLASH0_DIV_CLK_SEL_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg &= ~(0x1u << 16);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CTRL_SPI_FLASH0_DIV_CLK_SEL_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg ^= (0x1u << 16);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CTRL_IDRAM_1_MEM_IQ_BYP_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg |= (0x1u << 19);
 ;
}

static inline 
# 4776 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 4776 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CTRL_IDRAM_1_MEM_IQ_BYP_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp = (tmp & (0x1u << 19))
       >> 19;
 return (
# 4782 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 4782 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CTRL_IDRAM_1_MEM_IQ_BYP_EN_bit(const void *const hw,
                                                                                        
# 4786 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                       _Bool 
# 4786 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp &= ~(0x1u << 19);
 tmp |= value << 19;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CTRL_IDRAM_1_MEM_IQ_BYP_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg &= ~(0x1u << 19);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CTRL_IDRAM_1_MEM_IQ_BYP_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg ^= (0x1u << 19);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CTRL_INVERT_UART0_IF_CLK_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg |= (0x1u << 28);
 ;
}

static inline 
# 4818 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 4818 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CTRL_INVERT_UART0_IF_CLK_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp = (tmp & (0x1u << 28))
       >> 28;
 return (
# 4824 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 4824 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CTRL_INVERT_UART0_IF_CLK_bit(const void *const hw, 
# 4827 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                           _Bool 
# 4827 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp &= ~(0x1u << 28);
 tmp |= value << 28;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CTRL_INVERT_UART0_IF_CLK_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg &= ~(0x1u << 28);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CTRL_INVERT_UART0_IF_CLK_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg ^= (0x1u << 28);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CTRL_INVERT_UART1_IF_CLK_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg |= (0x1u << 29);
 ;
}

static inline 
# 4859 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 4859 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_CTRL_INVERT_UART1_IF_CLK_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp = (tmp & (0x1u << 29))
       >> 29;
 return (
# 4865 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 4865 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CTRL_INVERT_UART1_IF_CLK_bit(const void *const hw, 
# 4868 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                           _Bool 
# 4868 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp &= ~(0x1u << 29);
 tmp |= value << 29;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CTRL_INVERT_UART1_IF_CLK_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg &= ~(0x1u << 29);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CTRL_INVERT_UART1_IF_CLK_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg ^= (0x1u << 29);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CTRL_LPMCU_CLK_SEL_bf(const void *const hw,
                                                                             hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg |= ((0x3u << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_LPMCU_CTRL_LPMCU_CLK_SEL_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp = (tmp & ((0x3u << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_LPMCU_CTRL_LPMCU_CLK_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp &= ~(0x3u << 0);
 tmp |= ((0x3u << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_LPMCU_CTRL_LPMCU_CLK_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg &= ~((0x3u << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_LPMCU_CTRL_LPMCU_CLK_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg ^= ((0x3u << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_LPMCU_CTRL_LPMCU_CLK_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp = (tmp & (0x3u << 0)) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_LPMCU_CTRL_DUALTIMER0_CLK_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg |= ((0x3u << 4) & ((mask) << 4));
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_LPMCU_CTRL_DUALTIMER0_CLK_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp = (tmp & ((0x3u << 4) & ((mask) << 4)))
       >> 4;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_LPMCU_CTRL_DUALTIMER0_CLK_SEL_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp &= ~(0x3u << 4);
 tmp |= ((0x3u << 4) & ((data) << 4));
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_LPMCU_CTRL_DUALTIMER0_CLK_SEL_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg &= ~((0x3u << 4) & ((mask) << 4));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_LPMCU_CTRL_DUALTIMER0_CLK_SEL_bf(const void *const hw,
                                                                  hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg ^= ((0x3u << 4) & ((mask) << 4));
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_LPMCU_CTRL_DUALTIMER0_CLK_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp = (tmp & (0x3u << 4))
       >> 4;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_LPMCU_CTRL_SPI_FLASH0_CLKSEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg |= ((0x3u << 12) & ((mask) << 12));
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_LPMCU_CTRL_SPI_FLASH0_CLKSEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp = (tmp & ((0x3u << 12) & ((mask) << 12)))
       >> 12;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_LPMCU_CTRL_SPI_FLASH0_CLKSEL_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp &= ~(0x3u << 12);
 tmp |= ((0x3u << 12) & ((data) << 12));
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_LPMCU_CTRL_SPI_FLASH0_CLKSEL_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg &= ~((0x3u << 12) & ((mask) << 12));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_LPMCU_CTRL_SPI_FLASH0_CLKSEL_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg ^= ((0x3u << 12) & ((mask) << 12));
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_LPMCU_CTRL_SPI_FLASH0_CLKSEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp = (tmp & (0x3u << 12)) >> 12;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_LPMCU_CTRL_SPI_FLASH0_CLOCK_DIV_VALUE_bf(const void *const hw,
                                                                       hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg |= ((0xFFu << 20) & ((mask) << 20));
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_LPMCU_CTRL_SPI_FLASH0_CLOCK_DIV_VALUE_bf(const void *const hw,
                                                                       hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp = (tmp & ((0xFFu << 20) & ((mask) << 20)))
       >> 20;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_LPMCU_CTRL_SPI_FLASH0_CLOCK_DIV_VALUE_bf(const void *const hw,
                                                                         hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp &= ~(0xFFu << 20);
 tmp |= ((0xFFu << 20) & ((data) << 20));
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_LPMCU_CTRL_SPI_FLASH0_CLOCK_DIV_VALUE_bf(const void *const hw,
                                                                         hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg &= ~((0xFFu << 20) & ((mask) << 20));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_LPMCU_CTRL_SPI_FLASH0_CLOCK_DIV_VALUE_bf(const void *const hw,
                                                                          hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg ^= ((0xFFu << 20) & ((mask) << 20));
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_LPMCU_CTRL_SPI_FLASH0_CLOCK_DIV_VALUE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp = (tmp & (0xFFu << 20))
       >> 20;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CTRL_reg(const void *const hw,
                                                                hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_LPMCU_CTRL_reg(const void *const hw, hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CTRL_reg(const void *const hw,
                                                                  hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CTRL_reg(const void *const hw,
                                                                  hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CTRL_reg(const void *const hw,
                                                                   hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_ctrl_reg_t hri_lpmcumiscregsmiscregs_read_LPMCU_CTRL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->LPMCU_CTRL.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_MBIST_MBIST_MODE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_MBIST.reg |= (0x1u << 0);
 ;
}

static inline 
# 5186 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 5186 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_MBIST_MBIST_MODE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_MBIST.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 5191 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 5191 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_MBIST_MBIST_MODE_bit(const void *const hw, 
# 5194 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 5194 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_MBIST.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->LPMCU_MBIST.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_MBIST_MBIST_MODE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_MBIST.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_MBIST_MBIST_MODE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_MBIST.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_MBIST_reg(const void *const hw,
                                                                 hri_lpmcu_misc_regs_lpmcu_mbist_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_MBIST.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_mbist_reg_t
hri_lpmcumiscregsmiscregs_get_LPMCU_MBIST_reg(const void *const hw, hri_lpmcu_misc_regs_lpmcu_mbist_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_MBIST.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_MBIST_reg(const void *const hw,
                                                                   hri_lpmcu_misc_regs_lpmcu_mbist_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_MBIST.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_MBIST_reg(const void *const hw,
                                                                   hri_lpmcu_misc_regs_lpmcu_mbist_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_MBIST.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_MBIST_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_lpmcu_mbist_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_MBIST.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_mbist_reg_t hri_lpmcumiscregsmiscregs_read_LPMCU_MBIST_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->LPMCU_MBIST.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_BLE_CTRL_BLE_WAKEUP_REQ_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BLE_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 5272 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 5272 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_BLE_CTRL_BLE_WAKEUP_REQ_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->BLE_CTRL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 5277 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 5277 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_BLE_CTRL_BLE_WAKEUP_REQ_bit(const void *const hw, 
# 5280 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                    _Bool 
# 5280 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->BLE_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->BLE_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_BLE_CTRL_BLE_WAKEUP_REQ_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BLE_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_BLE_CTRL_BLE_WAKEUP_REQ_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BLE_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_BLE_CTRL_BLE_WAKEUP_REQ_CORE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BLE_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 5312 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 5312 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_BLE_CTRL_BLE_WAKEUP_REQ_CORE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->BLE_CTRL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 5317 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 5317 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_BLE_CTRL_BLE_WAKEUP_REQ_CORE_bit(const void *const hw, 
# 5320 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                         _Bool 
# 5320 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->BLE_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->BLE_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_BLE_CTRL_BLE_WAKEUP_REQ_CORE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BLE_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_BLE_CTRL_BLE_WAKEUP_REQ_CORE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BLE_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_BLE_CTRL_reg(const void *const hw,
                                                              hri_lpmcu_misc_regs_ble_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->BLE_CTRL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_ble_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_BLE_CTRL_reg(const void *const hw, hri_lpmcu_misc_regs_ble_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->BLE_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_BLE_CTRL_reg(const void *const hw,
                                                                hri_lpmcu_misc_regs_ble_ctrl_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->BLE_CTRL.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_BLE_CTRL_reg(const void *const hw,
                                                                hri_lpmcu_misc_regs_ble_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->BLE_CTRL.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_BLE_CTRL_reg(const void *const hw,
                                                                 hri_lpmcu_misc_regs_ble_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->BLE_CTRL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_ble_ctrl_reg_t hri_lpmcumiscregsmiscregs_read_BLE_CTRL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->BLE_CTRL.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_MBIST_CTRL_MBIST_CONTROL_bf(const void *const hw,
                                                                             hri_lpmcu_misc_regs_mbist_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_CTRL.reg |= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_mbist_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_MBIST_CTRL_MBIST_CONTROL_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_mbist_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_CTRL.reg;
 tmp = (tmp & ((0x7FFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MBIST_CTRL_MBIST_CONTROL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_mbist_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_CTRL.reg;
 tmp &= ~(0x7FFFFu << 0);
 tmp |= ((0x7FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->MBIST_CTRL.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MBIST_CTRL_MBIST_CONTROL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_mbist_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_CTRL.reg &= ~((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MBIST_CTRL_MBIST_CONTROL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mbist_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_CTRL.reg ^= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_mbist_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_MBIST_CTRL_MBIST_CONTROL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_CTRL.reg;
 tmp = (tmp & (0x7FFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_MBIST_CTRL_reg(const void *const hw,
                                                                hri_lpmcu_misc_regs_mbist_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_CTRL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_mbist_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_MBIST_CTRL_reg(const void *const hw, hri_lpmcu_misc_regs_mbist_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MBIST_CTRL_reg(const void *const hw,
                                                                  hri_lpmcu_misc_regs_mbist_ctrl_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_CTRL.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MBIST_CTRL_reg(const void *const hw,
                                                                  hri_lpmcu_misc_regs_mbist_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_CTRL.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MBIST_CTRL_reg(const void *const hw,
                                                                   hri_lpmcu_misc_regs_mbist_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_CTRL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_mbist_ctrl_reg_t hri_lpmcumiscregsmiscregs_read_MBIST_CTRL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->MBIST_CTRL.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_MBIST_SRAM_ALG_SEL_MARCH2_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg |= (0x1u << 0);
 ;
}

static inline 
# 5502 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 5502 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MBIST_SRAM_ALG_SEL_MARCH2_ENABLE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp = (tmp & (0x1u << 0))
       >> 0;
 return (
# 5508 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 5508 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MBIST_SRAM_ALG_SEL_MARCH2_ENABLE_bit(const void *const hw,
                                                                                        
# 5512 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                       _Bool 
# 5512 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MBIST_SRAM_ALG_SEL_MARCH2_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MBIST_SRAM_ALG_SEL_MARCH2_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MBIST_SRAM_ALG_SEL_UNIQUE_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg |= (0x1u << 1);
 ;
}

static inline 
# 5544 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 5544 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MBIST_SRAM_ALG_SEL_UNIQUE_ENABLE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 5550 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 5550 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MBIST_SRAM_ALG_SEL_UNIQUE_ENABLE_bit(const void *const hw,
                                                                                        
# 5554 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                       _Bool 
# 5554 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MBIST_SRAM_ALG_SEL_UNIQUE_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MBIST_SRAM_ALG_SEL_UNIQUE_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MBIST_SRAM_ALG_SEL_CHECKERBOARD_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg |= (0x1u << 2);
 ;
}

static inline 
# 5586 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 5586 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MBIST_SRAM_ALG_SEL_CHECKERBOARD_ENABLE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp = (tmp & (0x1u << 2))
       >> 2;
 return (
# 5592 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 5592 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MBIST_SRAM_ALG_SEL_CHECKERBOARD_ENABLE_bit(const void *const hw,
                                                                                              
# 5596 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                             _Bool 
# 5596 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MBIST_SRAM_ALG_SEL_CHECKERBOARD_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MBIST_SRAM_ALG_SEL_CHECKERBOARD_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg ^= (0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MBIST_SRAM_ALG_SEL_DIAGONAL_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg |= (0x1u << 3);
 ;
}

static inline 
# 5628 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 5628 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MBIST_SRAM_ALG_SEL_DIAGONAL_ENABLE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 5634 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 5634 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MBIST_SRAM_ALG_SEL_DIAGONAL_ENABLE_bit(const void *const hw,
                                                                                          
# 5638 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                         _Bool 
# 5638 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                           value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MBIST_SRAM_ALG_SEL_DIAGONAL_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MBIST_SRAM_ALG_SEL_DIAGONAL_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg ^= (0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MBIST_SRAM_ALG_SEL_ADDRDEC0_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg |= (0x1u << 4);
 ;
}

static inline 
# 5670 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 5670 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MBIST_SRAM_ALG_SEL_ADDRDEC0_ENABLE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 5676 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 5676 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MBIST_SRAM_ALG_SEL_ADDRDEC0_ENABLE_bit(const void *const hw,
                                                                                          
# 5680 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                         _Bool 
# 5680 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                           value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MBIST_SRAM_ALG_SEL_ADDRDEC0_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MBIST_SRAM_ALG_SEL_ADDRDEC0_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg ^= (0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MBIST_SRAM_ALG_SEL_ADDRDEC1_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg |= (0x1u << 5);
 ;
}

static inline 
# 5712 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 5712 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MBIST_SRAM_ALG_SEL_ADDRDEC1_ENABLE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp = (tmp & (0x1u << 5))
       >> 5;
 return (
# 5718 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 5718 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MBIST_SRAM_ALG_SEL_ADDRDEC1_ENABLE_bit(const void *const hw,
                                                                                          
# 5722 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                         _Bool 
# 5722 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                           value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MBIST_SRAM_ALG_SEL_ADDRDEC1_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MBIST_SRAM_ALG_SEL_ADDRDEC1_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg ^= (0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MBIST_SRAM_ALG_SEL_COLMARCH1_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg |= (0x1u << 6);
 ;
}

static inline 
# 5754 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 5754 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MBIST_SRAM_ALG_SEL_COLMARCH1_ENABLE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp = (tmp & (0x1u << 6))
       >> 6;
 return (
# 5760 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 5760 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MBIST_SRAM_ALG_SEL_COLMARCH1_ENABLE_bit(const void *const hw,
                                                                                           
# 5764 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                          _Bool 
# 5764 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                            value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MBIST_SRAM_ALG_SEL_COLMARCH1_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MBIST_SRAM_ALG_SEL_COLMARCH1_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg ^= (0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MBIST_SRAM_ALG_SEL_FILLWITH0_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg |= (0x1u << 7);
 ;
}

static inline 
# 5796 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 5796 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MBIST_SRAM_ALG_SEL_FILLWITH0_ENABLE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp = (tmp & (0x1u << 7))
       >> 7;
 return (
# 5802 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 5802 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MBIST_SRAM_ALG_SEL_FILLWITH0_ENABLE_bit(const void *const hw,
                                                                                           
# 5806 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                          _Bool 
# 5806 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                            value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MBIST_SRAM_ALG_SEL_FILLWITH0_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MBIST_SRAM_ALG_SEL_FILLWITH0_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg ^= (0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MBIST_SRAM_ALG_SEL_RET_READ_ZEROS_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg |= (0x1u << 8);
 ;
}

static inline 
# 5838 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 5838 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MBIST_SRAM_ALG_SEL_RET_READ_ZEROS_ENABLE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp = (tmp & (0x1u << 8))
       >> 8;
 return (
# 5844 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 5844 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MBIST_SRAM_ALG_SEL_RET_READ_ZEROS_ENABLE_bit(const void *const hw,
                                                                                                
# 5848 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                               _Bool 
# 5848 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                 value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp &= ~(0x1u << 8);
 tmp |= value << 8;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MBIST_SRAM_ALG_SEL_RET_READ_ZEROS_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg &= ~(0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MBIST_SRAM_ALG_SEL_RET_READ_ZEROS_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg ^= (0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MBIST_SRAM_ALG_SEL_RET_WRITE_ZEROS_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg |= (0x1u << 9);
 ;
}

static inline 
# 5880 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 5880 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MBIST_SRAM_ALG_SEL_RET_WRITE_ZEROS_ENABLE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp = (tmp & (0x1u << 9))
       >> 9;
 return (
# 5886 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 5886 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MBIST_SRAM_ALG_SEL_RET_WRITE_ZEROS_ENABLE_bit(const void *const hw,
                                                                                                 
# 5890 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                _Bool 
# 5890 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                     value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp &= ~(0x1u << 9);
 tmp |= value << 9;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MBIST_SRAM_ALG_SEL_RET_WRITE_ZEROS_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg &= ~(0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MBIST_SRAM_ALG_SEL_RET_WRITE_ZEROS_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg ^= (0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MBIST_SRAM_ALG_SEL_RET_READ_ONES_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg |= (0x1u << 10);
 ;
}

static inline 
# 5922 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 5922 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MBIST_SRAM_ALG_SEL_RET_READ_ONES_ENABLE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp = (tmp & (0x1u << 10))
       >> 10;
 return (
# 5928 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 5928 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MBIST_SRAM_ALG_SEL_RET_READ_ONES_ENABLE_bit(const void *const hw,
                                                                                               
# 5932 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                              _Bool 
# 5932 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp &= ~(0x1u << 10);
 tmp |= value << 10;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MBIST_SRAM_ALG_SEL_RET_READ_ONES_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg &= ~(0x1u << 10);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MBIST_SRAM_ALG_SEL_RET_READ_ONES_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg ^= (0x1u << 10);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MBIST_SRAM_ALG_SEL_RET_WRITE_ONES_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg |= (0x1u << 11);
 ;
}

static inline 
# 5964 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 5964 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MBIST_SRAM_ALG_SEL_RET_WRITE_ONES_ENABLE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp = (tmp & (0x1u << 11))
       >> 11;
 return (
# 5970 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 5970 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MBIST_SRAM_ALG_SEL_RET_WRITE_ONES_ENABLE_bit(const void *const hw,
                                                                                                
# 5974 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                               _Bool 
# 5974 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                 value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp &= ~(0x1u << 11);
 tmp |= value << 11;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MBIST_SRAM_ALG_SEL_RET_WRITE_ONES_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg &= ~(0x1u << 11);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MBIST_SRAM_ALG_SEL_RET_WRITE_ONES_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg ^= (0x1u << 11);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MBIST_SRAM_ALG_SEL_RET_READ_CB_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg |= (0x1u << 12);
 ;
}

static inline 
# 6006 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 6006 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MBIST_SRAM_ALG_SEL_RET_READ_CB_ENABLE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp = (tmp & (0x1u << 12))
       >> 12;
 return (
# 6012 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 6012 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MBIST_SRAM_ALG_SEL_RET_READ_CB_ENABLE_bit(const void *const hw,
                                                                                             
# 6016 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                            _Bool 
# 6016 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp &= ~(0x1u << 12);
 tmp |= value << 12;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MBIST_SRAM_ALG_SEL_RET_READ_CB_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg &= ~(0x1u << 12);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MBIST_SRAM_ALG_SEL_RET_READ_CB_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg ^= (0x1u << 12);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MBIST_SRAM_ALG_SEL_RET_WRITE_CB_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg |= (0x1u << 13);
 ;
}

static inline 
# 6048 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 6048 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MBIST_SRAM_ALG_SEL_RET_WRITE_CB_ENABLE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp = (tmp & (0x1u << 13))
       >> 13;
 return (
# 6054 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 6054 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MBIST_SRAM_ALG_SEL_RET_WRITE_CB_ENABLE_bit(const void *const hw,
                                                                                              
# 6058 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                             _Bool 
# 6058 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp &= ~(0x1u << 13);
 tmp |= value << 13;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MBIST_SRAM_ALG_SEL_RET_WRITE_CB_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg &= ~(0x1u << 13);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MBIST_SRAM_ALG_SEL_RET_WRITE_CB_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg ^= (0x1u << 13);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MBIST_SRAM_ALG_SEL_RET_READ_INVCB_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg |= (0x1u << 14);
 ;
}

static inline 
# 6090 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 6090 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MBIST_SRAM_ALG_SEL_RET_READ_INVCB_ENABLE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp = (tmp & (0x1u << 14))
       >> 14;
 return (
# 6096 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 6096 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MBIST_SRAM_ALG_SEL_RET_READ_INVCB_ENABLE_bit(const void *const hw,
                                                                                                
# 6100 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                               _Bool 
# 6100 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                 value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp &= ~(0x1u << 14);
 tmp |= value << 14;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MBIST_SRAM_ALG_SEL_RET_READ_INVCB_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg &= ~(0x1u << 14);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MBIST_SRAM_ALG_SEL_RET_READ_INVCB_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg ^= (0x1u << 14);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MBIST_SRAM_ALG_SEL_RET_WRITE_INVCB_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg |= (0x1u << 15);
 ;
}

static inline 
# 6132 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 6132 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MBIST_SRAM_ALG_SEL_RET_WRITE_INVCB_ENABLE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp = (tmp & (0x1u << 15))
       >> 15;
 return (
# 6138 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 6138 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MBIST_SRAM_ALG_SEL_RET_WRITE_INVCB_ENABLE_bit(const void *const hw,
                                                                                                 
# 6142 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                _Bool 
# 6142 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                     value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp &= ~(0x1u << 15);
 tmp |= value << 15;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MBIST_SRAM_ALG_SEL_RET_WRITE_INVCB_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg &= ~(0x1u << 15);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MBIST_SRAM_ALG_SEL_RET_WRITE_INVCB_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg ^= (0x1u << 15);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MBIST_SRAM_ALG_SEL_reg(const void *const hw,
                                                     hri_lpmcu_misc_regs_mbist_sram_alg_sel_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_mbist_sram_alg_sel_reg_t
hri_lpmcumiscregsmiscregs_get_MBIST_SRAM_ALG_SEL_reg(const void *const hw,
                                                     hri_lpmcu_misc_regs_mbist_sram_alg_sel_reg_t mask)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MBIST_SRAM_ALG_SEL_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_mbist_sram_alg_sel_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MBIST_SRAM_ALG_SEL_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_mbist_sram_alg_sel_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MBIST_SRAM_ALG_SEL_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_mbist_sram_alg_sel_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_mbist_sram_alg_sel_reg_t
hri_lpmcumiscregsmiscregs_read_MBIST_SRAM_ALG_SEL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->MBIST_SRAM_ALG_SEL.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_MBIST_BG_MBIST_BG_bf(const void *const hw,
                                                                      hri_lpmcu_misc_regs_mbist_bg_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_BG.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_mbist_bg_reg_t
hri_lpmcumiscregsmiscregs_get_MBIST_BG_MBIST_BG_bf(const void *const hw, hri_lpmcu_misc_regs_mbist_bg_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_BG.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MBIST_BG_MBIST_BG_bf(const void *const hw,
                                                                        hri_lpmcu_misc_regs_mbist_bg_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_BG.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->MBIST_BG.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MBIST_BG_MBIST_BG_bf(const void *const hw,
                                                                        hri_lpmcu_misc_regs_mbist_bg_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_BG.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MBIST_BG_MBIST_BG_bf(const void *const hw,
                                                                         hri_lpmcu_misc_regs_mbist_bg_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_BG.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_mbist_bg_reg_t
hri_lpmcumiscregsmiscregs_read_MBIST_BG_MBIST_BG_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_BG.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_MBIST_BG_reg(const void *const hw,
                                                              hri_lpmcu_misc_regs_mbist_bg_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_BG.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_mbist_bg_reg_t
hri_lpmcumiscregsmiscregs_get_MBIST_BG_reg(const void *const hw, hri_lpmcu_misc_regs_mbist_bg_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_BG.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MBIST_BG_reg(const void *const hw,
                                                                hri_lpmcu_misc_regs_mbist_bg_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_BG.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MBIST_BG_reg(const void *const hw,
                                                                hri_lpmcu_misc_regs_mbist_bg_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_BG.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MBIST_BG_reg(const void *const hw,
                                                                 hri_lpmcu_misc_regs_mbist_bg_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MBIST_BG.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_mbist_bg_reg_t hri_lpmcumiscregsmiscregs_read_MBIST_BG_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->MBIST_BG.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_TEST_BUS_CTRL_TEST_ENABLE_ARM_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->TEST_BUS_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 6326 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 6326 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_TEST_BUS_CTRL_TEST_ENABLE_ARM_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->TEST_BUS_CTRL.reg;
 tmp = (tmp & (0x1u << 0))
       >> 0;
 return (
# 6332 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 6332 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_TEST_BUS_CTRL_TEST_ENABLE_ARM_bit(const void *const hw, 
# 6335 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 6335 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->TEST_BUS_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->TEST_BUS_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_TEST_BUS_CTRL_TEST_ENABLE_ARM_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->TEST_BUS_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_TEST_BUS_CTRL_TEST_ENABLE_ARM_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->TEST_BUS_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_TEST_BUS_CTRL_reg(const void *const hw,
                                                                   hri_lpmcu_misc_regs_test_bus_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->TEST_BUS_CTRL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_test_bus_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_TEST_BUS_CTRL_reg(const void *const hw, hri_lpmcu_misc_regs_test_bus_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->TEST_BUS_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_TEST_BUS_CTRL_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_test_bus_ctrl_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->TEST_BUS_CTRL.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_TEST_BUS_CTRL_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_test_bus_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->TEST_BUS_CTRL.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_TEST_BUS_CTRL_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_test_bus_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->TEST_BUS_CTRL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_test_bus_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_TEST_BUS_CTRL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->TEST_BUS_CTRL.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_0_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 6414 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 6414 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_0_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 6419 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 6419 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_0_bit(const void *const hw, 
# 6422 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                         _Bool 
# 6422 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_0_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_0_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_1_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 6454 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 6454 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_1_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 6459 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 6459 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_1_bit(const void *const hw, 
# 6462 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                         _Bool 
# 6462 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_1_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_1_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_2_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 2);
 ;
}

static inline 
# 6494 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 6494 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_2_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 6499 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 6499 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_2_bit(const void *const hw, 
# 6502 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                         _Bool 
# 6502 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_2_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_2_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_3_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 3);
 ;
}

static inline 
# 6534 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 6534 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_3_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 6539 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 6539 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_3_bit(const void *const hw, 
# 6542 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                         _Bool 
# 6542 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_3_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_3_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_4_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 4);
 ;
}

static inline 
# 6574 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 6574 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_4_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 4)) >> 4;
 return (
# 6579 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 6579 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_4_bit(const void *const hw, 
# 6582 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                         _Bool 
# 6582 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_4_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_4_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_5_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 5);
 ;
}

static inline 
# 6614 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 6614 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_5_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 6619 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 6619 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_5_bit(const void *const hw, 
# 6622 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                         _Bool 
# 6622 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_5_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_5_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_6_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 6);
 ;
}

static inline 
# 6654 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 6654 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_6_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 6659 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 6659 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_6_bit(const void *const hw, 
# 6662 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                         _Bool 
# 6662 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_6_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_6_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_7_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 7);
 ;
}

static inline 
# 6694 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 6694 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_7_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 6699 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 6699 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_7_bit(const void *const hw, 
# 6702 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                         _Bool 
# 6702 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_7_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_7_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_8_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 8);
 ;
}

static inline 
# 6734 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 6734 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_8_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 8)) >> 8;
 return (
# 6739 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 6739 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_8_bit(const void *const hw, 
# 6742 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                         _Bool 
# 6742 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 8);
 tmp |= value << 8;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_8_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_8_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_9_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 9);
 ;
}

static inline 
# 6774 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 6774 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_9_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 9)) >> 9;
 return (
# 6779 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 6779 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_9_bit(const void *const hw, 
# 6782 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                         _Bool 
# 6782 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 9);
 tmp |= value << 9;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_9_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_9_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_10_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 10);
 ;
}

static inline 
# 6814 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 6814 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_10_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 10))
       >> 10;
 return (
# 6820 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 6820 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_10_bit(const void *const hw, 
# 6823 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 6823 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 10);
 tmp |= value << 10;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_10_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 10);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_10_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 10);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_11_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 11);
 ;
}

static inline 
# 6855 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 6855 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_11_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 11))
       >> 11;
 return (
# 6861 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 6861 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_11_bit(const void *const hw, 
# 6864 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 6864 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 11);
 tmp |= value << 11;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_11_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 11);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_11_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 11);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_12_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 12);
 ;
}

static inline 
# 6896 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 6896 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_12_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 12))
       >> 12;
 return (
# 6902 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 6902 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_12_bit(const void *const hw, 
# 6905 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 6905 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 12);
 tmp |= value << 12;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_12_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 12);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_12_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 12);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_13_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 13);
 ;
}

static inline 
# 6937 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 6937 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_13_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 13))
       >> 13;
 return (
# 6943 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 6943 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_13_bit(const void *const hw, 
# 6946 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 6946 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 13);
 tmp |= value << 13;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_13_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 13);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_13_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 13);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_14_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 14);
 ;
}

static inline 
# 6978 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 6978 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_14_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 14))
       >> 14;
 return (
# 6984 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 6984 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_14_bit(const void *const hw, 
# 6987 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 6987 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 14);
 tmp |= value << 14;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_14_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 14);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_14_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 14);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_15_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 15);
 ;
}

static inline 
# 7019 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 7019 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_15_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 15))
       >> 15;
 return (
# 7025 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 7025 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_15_bit(const void *const hw, 
# 7028 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 7028 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 15);
 tmp |= value << 15;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_15_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 15);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_15_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 15);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_16_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 16);
 ;
}

static inline 
# 7060 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 7060 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_16_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 16))
       >> 16;
 return (
# 7066 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 7066 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_16_bit(const void *const hw, 
# 7069 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 7069 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 16);
 tmp |= value << 16;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_16_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 16);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_16_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 16);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_17_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 17);
 ;
}

static inline 
# 7101 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 7101 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_17_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 17))
       >> 17;
 return (
# 7107 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 7107 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_17_bit(const void *const hw, 
# 7110 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 7110 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 17);
 tmp |= value << 17;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_17_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 17);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_17_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 17);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_18_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 18);
 ;
}

static inline 
# 7142 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 7142 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_18_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 18))
       >> 18;
 return (
# 7148 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 7148 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_18_bit(const void *const hw, 
# 7151 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 7151 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 18);
 tmp |= value << 18;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_18_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 18);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_18_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 18);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_19_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 19);
 ;
}

static inline 
# 7183 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 7183 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_19_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 19))
       >> 19;
 return (
# 7189 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 7189 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_19_bit(const void *const hw, 
# 7192 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 7192 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 19);
 tmp |= value << 19;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_19_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 19);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_19_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 19);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_20_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 20);
 ;
}

static inline 
# 7224 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 7224 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_20_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 20))
       >> 20;
 return (
# 7230 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 7230 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_20_bit(const void *const hw, 
# 7233 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 7233 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 20);
 tmp |= value << 20;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_20_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 20);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_20_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 20);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_21_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 21);
 ;
}

static inline 
# 7265 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 7265 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_21_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 21))
       >> 21;
 return (
# 7271 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 7271 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_21_bit(const void *const hw, 
# 7274 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 7274 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 21);
 tmp |= value << 21;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_21_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 21);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_21_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 21);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_22_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 22);
 ;
}

static inline 
# 7306 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 7306 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_22_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 22))
       >> 22;
 return (
# 7312 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 7312 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_22_bit(const void *const hw, 
# 7315 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 7315 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 22);
 tmp |= value << 22;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_22_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 22);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_22_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 22);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_GPIO_23_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 23);
 ;
}

static inline 
# 7347 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 7347 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_GPIO_23_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 23))
       >> 23;
 return (
# 7353 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 7353 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_GPIO_23_bit(const void *const hw, 
# 7356 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 7356 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 23);
 tmp |= value << 23;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_GPIO_23_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 23);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_GPIO_23_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 23);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_SIP_0_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 27);
 ;
}

static inline 
# 7388 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 7388 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_SIP_0_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 27)) >> 27;
 return (
# 7393 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 7393 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_SIP_0_bit(const void *const hw, 
# 7396 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                        _Bool 
# 7396 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                             value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 27);
 tmp |= value << 27;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_SIP_0_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 27);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_SIP_0_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 27);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_SIP_1_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 28);
 ;
}

static inline 
# 7428 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 7428 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_SIP_1_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 28)) >> 28;
 return (
# 7433 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 7433 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_SIP_1_bit(const void *const hw, 
# 7436 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                        _Bool 
# 7436 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                             value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 28);
 tmp |= value << 28;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_SIP_1_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 28);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_SIP_1_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 28);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_SIP_2_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 29);
 ;
}

static inline 
# 7468 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 7468 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_SIP_2_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 29)) >> 29;
 return (
# 7473 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 7473 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_SIP_2_bit(const void *const hw, 
# 7476 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                        _Bool 
# 7476 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                             value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 29);
 tmp |= value << 29;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_SIP_2_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 29);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_SIP_2_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 29);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_SIP_3_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 30);
 ;
}

static inline 
# 7508 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 7508 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_SIP_3_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 30)) >> 30;
 return (
# 7513 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 7513 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_SIP_3_bit(const void *const hw, 
# 7516 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                        _Bool 
# 7516 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                             value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 30);
 tmp |= value << 30;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_SIP_3_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 30);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_SIP_3_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 30);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_LP_SIP_4_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= (0x1u << 31);
 ;
}

static inline 
# 7548 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 7548 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_LP_SIP_4_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp = (tmp & (0x1u << 31)) >> 31;
 return (
# 7553 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 7553 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_LP_SIP_4_bit(const void *const hw, 
# 7556 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                        _Bool 
# 7556 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                             value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= ~(0x1u << 31);
 tmp |= value << 31;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_LP_SIP_4_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~(0x1u << 31);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_LP_SIP_4_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= (0x1u << 31);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_set_INVERT_OUTPUT_CTRL_reg(const void *const hw,
                                                     hri_lpmcu_misc_regs_invert_output_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_invert_output_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_INVERT_OUTPUT_CTRL_reg(const void *const hw,
                                                     hri_lpmcu_misc_regs_invert_output_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_INVERT_OUTPUT_CTRL_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_invert_output_ctrl_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_INVERT_OUTPUT_CTRL_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_invert_output_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_INVERT_OUTPUT_CTRL_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_invert_output_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_invert_output_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_INVERT_OUTPUT_CTRL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->INVERT_OUTPUT_CTRL.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_0_LP_GPIO_0_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg |= ((0x7u << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_0_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_0_LP_GPIO_0_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp = (tmp & ((0x7u << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_0_LP_GPIO_0_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp &= ~(0x7u << 0);
 tmp |= ((0x7u << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_0_LP_GPIO_0_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg &= ~((0x7u << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_0_LP_GPIO_0_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg ^= ((0x7u << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_0_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_0_LP_GPIO_0_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp = (tmp & (0x7u << 0)) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_0_LP_GPIO_1_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg |= ((0x7u << 4) & ((mask) << 4));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_0_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_0_LP_GPIO_1_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp = (tmp & ((0x7u << 4) & ((mask) << 4))) >> 4;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_0_LP_GPIO_1_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp &= ~(0x7u << 4);
 tmp |= ((0x7u << 4) & ((data) << 4));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_0_LP_GPIO_1_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg &= ~((0x7u << 4) & ((mask) << 4));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_0_LP_GPIO_1_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg ^= ((0x7u << 4) & ((mask) << 4));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_0_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_0_LP_GPIO_1_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp = (tmp & (0x7u << 4)) >> 4;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_0_LP_GPIO_2_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg |= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_0_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_0_LP_GPIO_2_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp = (tmp & ((0x7u << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_0_LP_GPIO_2_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp &= ~(0x7u << 8);
 tmp |= ((0x7u << 8) & ((data) << 8));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_0_LP_GPIO_2_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg &= ~((0x7u << 8) & ((mask) << 8));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_0_LP_GPIO_2_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg ^= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_0_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_0_LP_GPIO_2_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp = (tmp & (0x7u << 8)) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_0_LP_GPIO_3_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg |= ((0x7u << 12) & ((mask) << 12));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_0_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_0_LP_GPIO_3_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp = (tmp & ((0x7u << 12) & ((mask) << 12))) >> 12;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_0_LP_GPIO_3_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp &= ~(0x7u << 12);
 tmp |= ((0x7u << 12) & ((data) << 12));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_0_LP_GPIO_3_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg &= ~((0x7u << 12) & ((mask) << 12));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_0_LP_GPIO_3_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg ^= ((0x7u << 12) & ((mask) << 12));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_0_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_0_LP_GPIO_3_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp = (tmp & (0x7u << 12)) >> 12;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_0_LP_GPIO_4_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg |= ((0x7u << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_0_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_0_LP_GPIO_4_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp = (tmp & ((0x7u << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_0_LP_GPIO_4_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp &= ~(0x7u << 16);
 tmp |= ((0x7u << 16) & ((data) << 16));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_0_LP_GPIO_4_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg &= ~((0x7u << 16) & ((mask) << 16));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_0_LP_GPIO_4_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg ^= ((0x7u << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_0_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_0_LP_GPIO_4_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp = (tmp & (0x7u << 16)) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_0_LP_GPIO_5_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg |= ((0x7u << 20) & ((mask) << 20));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_0_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_0_LP_GPIO_5_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp = (tmp & ((0x7u << 20) & ((mask) << 20))) >> 20;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_0_LP_GPIO_5_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp &= ~(0x7u << 20);
 tmp |= ((0x7u << 20) & ((data) << 20));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_0_LP_GPIO_5_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg &= ~((0x7u << 20) & ((mask) << 20));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_0_LP_GPIO_5_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg ^= ((0x7u << 20) & ((mask) << 20));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_0_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_0_LP_GPIO_5_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp = (tmp & (0x7u << 20)) >> 20;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_0_LP_GPIO_6_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg |= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_0_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_0_LP_GPIO_6_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp = (tmp & ((0x7u << 24) & ((mask) << 24))) >> 24;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_0_LP_GPIO_6_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp &= ~(0x7u << 24);
 tmp |= ((0x7u << 24) & ((data) << 24));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_0_LP_GPIO_6_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg &= ~((0x7u << 24) & ((mask) << 24));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_0_LP_GPIO_6_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg ^= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_0_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_0_LP_GPIO_6_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp = (tmp & (0x7u << 24)) >> 24;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_0_LP_GPIO_7_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg |= ((0x7u << 28) & ((mask) << 28));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_0_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_0_LP_GPIO_7_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp = (tmp & ((0x7u << 28) & ((mask) << 28))) >> 28;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_0_LP_GPIO_7_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp &= ~(0x7u << 28);
 tmp |= ((0x7u << 28) & ((data) << 28));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_0_LP_GPIO_7_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg &= ~((0x7u << 28) & ((mask) << 28));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_0_LP_GPIO_7_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg ^= ((0x7u << 28) & ((mask) << 28));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_0_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_0_LP_GPIO_7_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp = (tmp & (0x7u << 28)) >> 28;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_0_reg(const void *const hw,
                                                                  hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_0_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_0_reg(const void *const hw, hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_0_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_pinmux_sel_0_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_0_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_0_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_pinmux_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_0_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_0_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->PINMUX_SEL_0.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_1_LP_GPIO_8_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg |= ((0x7u << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_1_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_1_LP_GPIO_8_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp = (tmp & ((0x7u << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_1_LP_GPIO_8_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp &= ~(0x7u << 0);
 tmp |= ((0x7u << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_1_LP_GPIO_8_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg &= ~((0x7u << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_1_LP_GPIO_8_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg ^= ((0x7u << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_1_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_1_LP_GPIO_8_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp = (tmp & (0x7u << 0)) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_1_LP_GPIO_9_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg |= ((0x7u << 4) & ((mask) << 4));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_1_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_1_LP_GPIO_9_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp = (tmp & ((0x7u << 4) & ((mask) << 4))) >> 4;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_1_LP_GPIO_9_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp &= ~(0x7u << 4);
 tmp |= ((0x7u << 4) & ((data) << 4));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_1_LP_GPIO_9_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg &= ~((0x7u << 4) & ((mask) << 4));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_1_LP_GPIO_9_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg ^= ((0x7u << 4) & ((mask) << 4));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_1_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_1_LP_GPIO_9_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp = (tmp & (0x7u << 4)) >> 4;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_1_LP_GPIO_10_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg |= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_1_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_1_LP_GPIO_10_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp = (tmp & ((0x7u << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_1_LP_GPIO_10_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp &= ~(0x7u << 8);
 tmp |= ((0x7u << 8) & ((data) << 8));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_1_LP_GPIO_10_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg &= ~((0x7u << 8) & ((mask) << 8));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_1_LP_GPIO_10_SEL_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg ^= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_1_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_1_LP_GPIO_10_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp = (tmp & (0x7u << 8)) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_1_LP_GPIO_11_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg |= ((0x7u << 12) & ((mask) << 12));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_1_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_1_LP_GPIO_11_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp = (tmp & ((0x7u << 12) & ((mask) << 12))) >> 12;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_1_LP_GPIO_11_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp &= ~(0x7u << 12);
 tmp |= ((0x7u << 12) & ((data) << 12));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_1_LP_GPIO_11_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg &= ~((0x7u << 12) & ((mask) << 12));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_1_LP_GPIO_11_SEL_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg ^= ((0x7u << 12) & ((mask) << 12));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_1_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_1_LP_GPIO_11_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp = (tmp & (0x7u << 12)) >> 12;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_1_LP_GPIO_12_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg |= ((0x7u << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_1_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_1_LP_GPIO_12_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp = (tmp & ((0x7u << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_1_LP_GPIO_12_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp &= ~(0x7u << 16);
 tmp |= ((0x7u << 16) & ((data) << 16));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_1_LP_GPIO_12_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg &= ~((0x7u << 16) & ((mask) << 16));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_1_LP_GPIO_12_SEL_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg ^= ((0x7u << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_1_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_1_LP_GPIO_12_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp = (tmp & (0x7u << 16)) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_1_LP_GPIO_13_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg |= ((0x7u << 20) & ((mask) << 20));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_1_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_1_LP_GPIO_13_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp = (tmp & ((0x7u << 20) & ((mask) << 20))) >> 20;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_1_LP_GPIO_13_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp &= ~(0x7u << 20);
 tmp |= ((0x7u << 20) & ((data) << 20));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_1_LP_GPIO_13_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg &= ~((0x7u << 20) & ((mask) << 20));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_1_LP_GPIO_13_SEL_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg ^= ((0x7u << 20) & ((mask) << 20));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_1_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_1_LP_GPIO_13_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp = (tmp & (0x7u << 20)) >> 20;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_1_LP_GPIO_14_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg |= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_1_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_1_LP_GPIO_14_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp = (tmp & ((0x7u << 24) & ((mask) << 24))) >> 24;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_1_LP_GPIO_14_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp &= ~(0x7u << 24);
 tmp |= ((0x7u << 24) & ((data) << 24));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_1_LP_GPIO_14_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg &= ~((0x7u << 24) & ((mask) << 24));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_1_LP_GPIO_14_SEL_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg ^= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_1_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_1_LP_GPIO_14_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp = (tmp & (0x7u << 24)) >> 24;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_1_LP_GPIO_15_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg |= ((0x7u << 28) & ((mask) << 28));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_1_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_1_LP_GPIO_15_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp = (tmp & ((0x7u << 28) & ((mask) << 28))) >> 28;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_1_LP_GPIO_15_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp &= ~(0x7u << 28);
 tmp |= ((0x7u << 28) & ((data) << 28));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_1_LP_GPIO_15_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg &= ~((0x7u << 28) & ((mask) << 28));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_1_LP_GPIO_15_SEL_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg ^= ((0x7u << 28) & ((mask) << 28));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_1_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_1_LP_GPIO_15_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp = (tmp & (0x7u << 28)) >> 28;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_1_reg(const void *const hw,
                                                                  hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_1_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_1_reg(const void *const hw, hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_1_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_pinmux_sel_1_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_1_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_1_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_pinmux_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_1_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_1_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->PINMUX_SEL_1.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_2_LP_GPIO_16_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg |= ((0x7u << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_2_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_2_LP_GPIO_16_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp = (tmp & ((0x7u << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_2_LP_GPIO_16_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp &= ~(0x7u << 0);
 tmp |= ((0x7u << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_2_LP_GPIO_16_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg &= ~((0x7u << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_2_LP_GPIO_16_SEL_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg ^= ((0x7u << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_2_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_2_LP_GPIO_16_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp = (tmp & (0x7u << 0)) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_2_LP_GPIO_17_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg |= ((0x7u << 4) & ((mask) << 4));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_2_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_2_LP_GPIO_17_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp = (tmp & ((0x7u << 4) & ((mask) << 4))) >> 4;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_2_LP_GPIO_17_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp &= ~(0x7u << 4);
 tmp |= ((0x7u << 4) & ((data) << 4));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_2_LP_GPIO_17_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg &= ~((0x7u << 4) & ((mask) << 4));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_2_LP_GPIO_17_SEL_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg ^= ((0x7u << 4) & ((mask) << 4));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_2_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_2_LP_GPIO_17_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp = (tmp & (0x7u << 4)) >> 4;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_2_LP_GPIO_18_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg |= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_2_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_2_LP_GPIO_18_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp = (tmp & ((0x7u << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_2_LP_GPIO_18_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp &= ~(0x7u << 8);
 tmp |= ((0x7u << 8) & ((data) << 8));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_2_LP_GPIO_18_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg &= ~((0x7u << 8) & ((mask) << 8));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_2_LP_GPIO_18_SEL_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg ^= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_2_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_2_LP_GPIO_18_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp = (tmp & (0x7u << 8)) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_2_LP_GPIO_19_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg |= ((0x7u << 12) & ((mask) << 12));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_2_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_2_LP_GPIO_19_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp = (tmp & ((0x7u << 12) & ((mask) << 12))) >> 12;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_2_LP_GPIO_19_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp &= ~(0x7u << 12);
 tmp |= ((0x7u << 12) & ((data) << 12));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_2_LP_GPIO_19_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg &= ~((0x7u << 12) & ((mask) << 12));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_2_LP_GPIO_19_SEL_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg ^= ((0x7u << 12) & ((mask) << 12));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_2_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_2_LP_GPIO_19_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp = (tmp & (0x7u << 12)) >> 12;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_2_LP_GPIO_20_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg |= ((0x7u << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_2_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_2_LP_GPIO_20_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp = (tmp & ((0x7u << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_2_LP_GPIO_20_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp &= ~(0x7u << 16);
 tmp |= ((0x7u << 16) & ((data) << 16));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_2_LP_GPIO_20_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg &= ~((0x7u << 16) & ((mask) << 16));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_2_LP_GPIO_20_SEL_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg ^= ((0x7u << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_2_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_2_LP_GPIO_20_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp = (tmp & (0x7u << 16)) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_2_LP_GPIO_21_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg |= ((0x7u << 20) & ((mask) << 20));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_2_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_2_LP_GPIO_21_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp = (tmp & ((0x7u << 20) & ((mask) << 20))) >> 20;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_2_LP_GPIO_21_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp &= ~(0x7u << 20);
 tmp |= ((0x7u << 20) & ((data) << 20));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_2_LP_GPIO_21_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg &= ~((0x7u << 20) & ((mask) << 20));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_2_LP_GPIO_21_SEL_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg ^= ((0x7u << 20) & ((mask) << 20));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_2_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_2_LP_GPIO_21_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp = (tmp & (0x7u << 20)) >> 20;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_2_LP_GPIO_22_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg |= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_2_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_2_LP_GPIO_22_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp = (tmp & ((0x7u << 24) & ((mask) << 24))) >> 24;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_2_LP_GPIO_22_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp &= ~(0x7u << 24);
 tmp |= ((0x7u << 24) & ((data) << 24));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_2_LP_GPIO_22_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg &= ~((0x7u << 24) & ((mask) << 24));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_2_LP_GPIO_22_SEL_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg ^= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_2_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_2_LP_GPIO_22_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp = (tmp & (0x7u << 24)) >> 24;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_2_LP_GPIO_23_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg |= ((0x7u << 28) & ((mask) << 28));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_2_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_2_LP_GPIO_23_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp = (tmp & ((0x7u << 28) & ((mask) << 28))) >> 28;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_2_LP_GPIO_23_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp &= ~(0x7u << 28);
 tmp |= ((0x7u << 28) & ((data) << 28));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_2_LP_GPIO_23_SEL_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg &= ~((0x7u << 28) & ((mask) << 28));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_2_LP_GPIO_23_SEL_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg ^= ((0x7u << 28) & ((mask) << 28));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_2_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_2_LP_GPIO_23_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp = (tmp & (0x7u << 28)) >> 28;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_2_reg(const void *const hw,
                                                                  hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_2_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_2_reg(const void *const hw, hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_2_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_pinmux_sel_2_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_2_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_2_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_pinmux_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_2_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_2_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->PINMUX_SEL_2.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_0_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 0);
 ;
}

static inline 
# 9197 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9197 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_0_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 9202 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 9202 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_0_bit(const void *const hw, 
# 9205 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 9205 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_0_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_0_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_1_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 1);
 ;
}

static inline 
# 9237 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9237 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_1_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 9242 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 9242 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_1_bit(const void *const hw, 
# 9245 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 9245 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_1_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_1_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_2_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 2);
 ;
}

static inline 
# 9277 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9277 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_2_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 9282 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 9282 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_2_bit(const void *const hw, 
# 9285 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 9285 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_2_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_2_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_3_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 3);
 ;
}

static inline 
# 9317 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9317 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_3_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 9322 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 9322 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_3_bit(const void *const hw, 
# 9325 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 9325 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_3_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_3_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_4_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 4);
 ;
}

static inline 
# 9357 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9357 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_4_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 4)) >> 4;
 return (
# 9362 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 9362 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_4_bit(const void *const hw, 
# 9365 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 9365 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_4_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_4_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_5_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 5);
 ;
}

static inline 
# 9397 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9397 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_5_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 9402 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 9402 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_5_bit(const void *const hw, 
# 9405 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 9405 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_5_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_5_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_6_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 6);
 ;
}

static inline 
# 9437 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9437 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_6_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 9442 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 9442 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_6_bit(const void *const hw, 
# 9445 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 9445 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_6_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_6_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_7_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 7);
 ;
}

static inline 
# 9477 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9477 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_7_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 9482 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 9482 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_7_bit(const void *const hw, 
# 9485 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 9485 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_7_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_7_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_8_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 8);
 ;
}

static inline 
# 9517 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9517 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_8_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 8)) >> 8;
 return (
# 9522 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 9522 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_8_bit(const void *const hw, 
# 9525 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 9525 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 8);
 tmp |= value << 8;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_8_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_8_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_9_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 9);
 ;
}

static inline 
# 9557 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9557 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_9_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 9)) >> 9;
 return (
# 9562 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 9562 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_9_bit(const void *const hw, 
# 9565 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 9565 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 9);
 tmp |= value << 9;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_9_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_9_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_10_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 10);
 ;
}

static inline 
# 9597 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9597 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_10_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 10)) >> 10;
 return (
# 9602 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 9602 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_10_bit(const void *const hw, 
# 9605 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 9605 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 10);
 tmp |= value << 10;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_10_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 10);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_10_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 10);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_11_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 11);
 ;
}

static inline 
# 9637 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9637 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_11_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 11)) >> 11;
 return (
# 9642 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 9642 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_11_bit(const void *const hw, 
# 9645 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 9645 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 11);
 tmp |= value << 11;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_11_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 11);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_11_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 11);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_12_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 12);
 ;
}

static inline 
# 9677 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9677 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_12_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 12)) >> 12;
 return (
# 9682 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 9682 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_12_bit(const void *const hw, 
# 9685 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 9685 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 12);
 tmp |= value << 12;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_12_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 12);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_12_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 12);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_13_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 13);
 ;
}

static inline 
# 9717 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9717 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_13_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 13)) >> 13;
 return (
# 9722 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 9722 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_13_bit(const void *const hw, 
# 9725 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 9725 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 13);
 tmp |= value << 13;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_13_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 13);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_13_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 13);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_14_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 14);
 ;
}

static inline 
# 9757 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9757 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_14_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 14)) >> 14;
 return (
# 9762 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 9762 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_14_bit(const void *const hw, 
# 9765 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 9765 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 14);
 tmp |= value << 14;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_14_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 14);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_14_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 14);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_15_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 15);
 ;
}

static inline 
# 9797 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9797 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_15_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 15)) >> 15;
 return (
# 9802 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 9802 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_15_bit(const void *const hw, 
# 9805 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 9805 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 15);
 tmp |= value << 15;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_15_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 15);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_15_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 15);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_16_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 16);
 ;
}

static inline 
# 9837 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9837 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_16_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 16)) >> 16;
 return (
# 9842 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 9842 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_16_bit(const void *const hw, 
# 9845 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 9845 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 16);
 tmp |= value << 16;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_16_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 16);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_16_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 16);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_17_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 17);
 ;
}

static inline 
# 9877 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9877 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_17_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 17)) >> 17;
 return (
# 9882 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 9882 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_17_bit(const void *const hw, 
# 9885 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 9885 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 17);
 tmp |= value << 17;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_17_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 17);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_17_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 17);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_18_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 18);
 ;
}

static inline 
# 9917 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9917 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_18_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 18)) >> 18;
 return (
# 9922 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 9922 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_18_bit(const void *const hw, 
# 9925 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 9925 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 18);
 tmp |= value << 18;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_18_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 18);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_18_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 18);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_19_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 19);
 ;
}

static inline 
# 9957 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9957 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_19_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 19)) >> 19;
 return (
# 9962 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 9962 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_19_bit(const void *const hw, 
# 9965 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 9965 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 19);
 tmp |= value << 19;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_19_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 19);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_19_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 19);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_20_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 20);
 ;
}

static inline 
# 9997 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 9997 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_20_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 20)) >> 20;
 return (
# 10002 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10002 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_20_bit(const void *const hw, 
# 10005 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 10005 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 20);
 tmp |= value << 20;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_20_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 20);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_20_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 20);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_21_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 21);
 ;
}

static inline 
# 10037 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10037 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_21_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 21)) >> 21;
 return (
# 10042 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10042 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_21_bit(const void *const hw, 
# 10045 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 10045 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 21);
 tmp |= value << 21;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_21_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 21);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_21_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 21);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_22_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 22);
 ;
}

static inline 
# 10077 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10077 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_22_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 22)) >> 22;
 return (
# 10082 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10082 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_22_bit(const void *const hw, 
# 10085 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 10085 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 22);
 tmp |= value << 22;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_22_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 22);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_22_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 22);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_GPIO_23_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 23);
 ;
}

static inline 
# 10117 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10117 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_GPIO_23_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 23)) >> 23;
 return (
# 10122 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10122 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_GPIO_23_bit(const void *const hw, 
# 10125 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 10125 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 23);
 tmp |= value << 23;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_GPIO_23_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 23);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_GPIO_23_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 23);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_SIP_0_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 27);
 ;
}

static inline 
# 10157 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10157 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_SIP_0_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 27)) >> 27;
 return (
# 10162 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10162 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_SIP_0_bit(const void *const hw, 
# 10165 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                 _Bool 
# 10165 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 27);
 tmp |= value << 27;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_SIP_0_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 27);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_SIP_0_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 27);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_SIP_1_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 28);
 ;
}

static inline 
# 10197 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10197 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_SIP_1_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 28)) >> 28;
 return (
# 10202 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10202 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_SIP_1_bit(const void *const hw, 
# 10205 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                 _Bool 
# 10205 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 28);
 tmp |= value << 28;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_SIP_1_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 28);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_SIP_1_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 28);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_SIP_2_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 29);
 ;
}

static inline 
# 10237 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10237 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_SIP_2_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 29)) >> 29;
 return (
# 10242 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10242 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_SIP_2_bit(const void *const hw, 
# 10245 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                 _Bool 
# 10245 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 29);
 tmp |= value << 29;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_SIP_2_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 29);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_SIP_2_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 29);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_SIP_3_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 30);
 ;
}

static inline 
# 10277 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10277 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_SIP_3_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 30)) >> 30;
 return (
# 10282 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10282 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_SIP_3_bit(const void *const hw, 
# 10285 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                 _Bool 
# 10285 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 30);
 tmp |= value << 30;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_SIP_3_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 30);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_SIP_3_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 30);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_LP_SIP_4_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= (0x1u << 31);
 ;
}

static inline 
# 10317 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10317 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_LP_SIP_4_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp = (tmp & (0x1u << 31)) >> 31;
 return (
# 10322 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10322 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_LP_SIP_4_bit(const void *const hw, 
# 10325 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                 _Bool 
# 10325 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= ~(0x1u << 31);
 tmp |= value << 31;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_LP_SIP_4_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~(0x1u << 31);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_LP_SIP_4_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= (0x1u << 31);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PULL_ENABLE_reg(const void *const hw,
                                                                 hri_lpmcu_misc_regs_pull_enable_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_pull_enable_reg_t
hri_lpmcumiscregsmiscregs_get_PULL_ENABLE_reg(const void *const hw, hri_lpmcu_misc_regs_pull_enable_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PULL_ENABLE_reg(const void *const hw,
                                                                   hri_lpmcu_misc_regs_pull_enable_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PULL_ENABLE_reg(const void *const hw,
                                                                   hri_lpmcu_misc_regs_pull_enable_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PULL_ENABLE_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_pull_enable_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_pull_enable_reg_t hri_lpmcumiscregsmiscregs_read_PULL_ENABLE_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->PULL_ENABLE.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_0_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 0);
 ;
}

static inline 
# 10403 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10403 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_0_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 10408 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10408 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_0_bit(const void *const hw, 
# 10411 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 10411 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_0_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_0_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_1_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 1);
 ;
}

static inline 
# 10443 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10443 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_1_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 10448 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10448 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_1_bit(const void *const hw, 
# 10451 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 10451 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_1_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_1_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_2_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 2);
 ;
}

static inline 
# 10483 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10483 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_2_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 10488 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10488 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_2_bit(const void *const hw, 
# 10491 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 10491 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_2_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_2_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_3_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 3);
 ;
}

static inline 
# 10523 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10523 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_3_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 10528 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10528 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_3_bit(const void *const hw, 
# 10531 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 10531 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_3_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_3_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_4_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 4);
 ;
}

static inline 
# 10563 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10563 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_4_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 4)) >> 4;
 return (
# 10568 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10568 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_4_bit(const void *const hw, 
# 10571 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 10571 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_4_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_4_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_5_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 5);
 ;
}

static inline 
# 10603 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10603 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_5_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 10608 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10608 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_5_bit(const void *const hw, 
# 10611 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 10611 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_5_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_5_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_6_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 6);
 ;
}

static inline 
# 10643 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10643 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_6_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 10648 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10648 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_6_bit(const void *const hw, 
# 10651 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 10651 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_6_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_6_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_7_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 7);
 ;
}

static inline 
# 10683 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10683 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_7_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 10688 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10688 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_7_bit(const void *const hw, 
# 10691 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 10691 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_7_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_7_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_8_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 8);
 ;
}

static inline 
# 10723 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10723 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_8_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 8)) >> 8;
 return (
# 10728 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10728 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_8_bit(const void *const hw, 
# 10731 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 10731 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 8);
 tmp |= value << 8;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_8_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_8_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_9_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 9);
 ;
}

static inline 
# 10763 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10763 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_9_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 9)) >> 9;
 return (
# 10768 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10768 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_9_bit(const void *const hw, 
# 10771 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 10771 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 9);
 tmp |= value << 9;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_9_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_9_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_10_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 10);
 ;
}

static inline 
# 10803 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10803 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_10_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 10)) >> 10;
 return (
# 10808 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10808 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_10_bit(const void *const hw, 
# 10811 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 10811 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 10);
 tmp |= value << 10;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_10_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 10);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_10_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 10);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_11_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 11);
 ;
}

static inline 
# 10843 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10843 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_11_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 11)) >> 11;
 return (
# 10848 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10848 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_11_bit(const void *const hw, 
# 10851 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 10851 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 11);
 tmp |= value << 11;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_11_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 11);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_11_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 11);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_12_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 12);
 ;
}

static inline 
# 10883 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10883 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_12_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 12)) >> 12;
 return (
# 10888 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10888 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_12_bit(const void *const hw, 
# 10891 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 10891 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 12);
 tmp |= value << 12;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_12_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 12);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_12_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 12);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_13_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 13);
 ;
}

static inline 
# 10923 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10923 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_13_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 13)) >> 13;
 return (
# 10928 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10928 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_13_bit(const void *const hw, 
# 10931 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 10931 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 13);
 tmp |= value << 13;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_13_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 13);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_13_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 13);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_14_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 14);
 ;
}

static inline 
# 10963 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 10963 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_14_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 14)) >> 14;
 return (
# 10968 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 10968 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_14_bit(const void *const hw, 
# 10971 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 10971 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 14);
 tmp |= value << 14;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_14_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 14);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_14_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 14);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_15_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 15);
 ;
}

static inline 
# 11003 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 11003 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_15_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 15)) >> 15;
 return (
# 11008 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 11008 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_15_bit(const void *const hw, 
# 11011 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 11011 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 15);
 tmp |= value << 15;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_15_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 15);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_15_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 15);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_16_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 16);
 ;
}

static inline 
# 11043 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 11043 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_16_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 16)) >> 16;
 return (
# 11048 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 11048 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_16_bit(const void *const hw, 
# 11051 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 11051 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 16);
 tmp |= value << 16;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_16_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 16);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_16_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 16);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_17_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 17);
 ;
}

static inline 
# 11083 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 11083 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_17_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 17)) >> 17;
 return (
# 11088 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 11088 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_17_bit(const void *const hw, 
# 11091 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 11091 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 17);
 tmp |= value << 17;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_17_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 17);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_17_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 17);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_18_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 18);
 ;
}

static inline 
# 11123 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 11123 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_18_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 18)) >> 18;
 return (
# 11128 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 11128 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_18_bit(const void *const hw, 
# 11131 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 11131 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 18);
 tmp |= value << 18;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_18_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 18);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_18_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 18);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_19_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 19);
 ;
}

static inline 
# 11163 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 11163 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_19_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 19)) >> 19;
 return (
# 11168 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 11168 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_19_bit(const void *const hw, 
# 11171 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 11171 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 19);
 tmp |= value << 19;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_19_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 19);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_19_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 19);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_20_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 20);
 ;
}

static inline 
# 11203 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 11203 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_20_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 20)) >> 20;
 return (
# 11208 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 11208 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_20_bit(const void *const hw, 
# 11211 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 11211 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 20);
 tmp |= value << 20;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_20_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 20);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_20_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 20);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_21_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 21);
 ;
}

static inline 
# 11243 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 11243 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_21_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 21)) >> 21;
 return (
# 11248 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 11248 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_21_bit(const void *const hw, 
# 11251 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 11251 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 21);
 tmp |= value << 21;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_21_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 21);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_21_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 21);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_22_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 22);
 ;
}

static inline 
# 11283 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 11283 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_22_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 22)) >> 22;
 return (
# 11288 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 11288 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_22_bit(const void *const hw, 
# 11291 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 11291 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 22);
 tmp |= value << 22;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_22_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 22);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_22_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 22);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_LP_GPIO_23_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= (0x1u << 23);
 ;
}

static inline 
# 11323 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 11323 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_LP_GPIO_23_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp = (tmp & (0x1u << 23)) >> 23;
 return (
# 11328 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 11328 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_LP_GPIO_23_bit(const void *const hw, 
# 11331 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 11331 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= ~(0x1u << 23);
 tmp |= value << 23;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_LP_GPIO_23_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~(0x1u << 23);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_LP_GPIO_23_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= (0x1u << 23);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_RTYPE_PAD_0_reg(const void *const hw,
                                                                 hri_lpmcu_misc_regs_rtype_pad_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_rtype_pad_0_reg_t
hri_lpmcumiscregsmiscregs_get_RTYPE_PAD_0_reg(const void *const hw, hri_lpmcu_misc_regs_rtype_pad_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_RTYPE_PAD_0_reg(const void *const hw,
                                                                   hri_lpmcu_misc_regs_rtype_pad_0_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_RTYPE_PAD_0_reg(const void *const hw,
                                                                   hri_lpmcu_misc_regs_rtype_pad_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_RTYPE_PAD_0_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_rtype_pad_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_rtype_pad_0_reg_t hri_lpmcumiscregsmiscregs_read_RTYPE_PAD_0_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->RTYPE_PAD_0.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_3_LP_SIP_0_SEL_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg |= ((0x7u << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_3_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_3_LP_SIP_0_SEL_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg;
 tmp = (tmp & ((0x7u << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_3_LP_SIP_0_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg;
 tmp &= ~(0x7u << 0);
 tmp |= ((0x7u << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_3_LP_SIP_0_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg &= ~((0x7u << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_3_LP_SIP_0_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg ^= ((0x7u << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_3_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_3_LP_SIP_0_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg;
 tmp = (tmp & (0x7u << 0)) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_3_LP_SIP_1_SEL_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg |= ((0x7u << 4) & ((mask) << 4));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_3_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_3_LP_SIP_1_SEL_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg;
 tmp = (tmp & ((0x7u << 4) & ((mask) << 4))) >> 4;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_3_LP_SIP_1_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg;
 tmp &= ~(0x7u << 4);
 tmp |= ((0x7u << 4) & ((data) << 4));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_3_LP_SIP_1_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg &= ~((0x7u << 4) & ((mask) << 4));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_3_LP_SIP_1_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg ^= ((0x7u << 4) & ((mask) << 4));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_3_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_3_LP_SIP_1_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg;
 tmp = (tmp & (0x7u << 4)) >> 4;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_3_LP_SIP_2_SEL_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg |= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_3_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_3_LP_SIP_2_SEL_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg;
 tmp = (tmp & ((0x7u << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_3_LP_SIP_2_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg;
 tmp &= ~(0x7u << 8);
 tmp |= ((0x7u << 8) & ((data) << 8));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_3_LP_SIP_2_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg &= ~((0x7u << 8) & ((mask) << 8));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_3_LP_SIP_2_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg ^= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_3_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_3_LP_SIP_2_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg;
 tmp = (tmp & (0x7u << 8)) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_3_LP_SIP_3_SEL_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg |= ((0x7u << 12) & ((mask) << 12));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_3_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_3_LP_SIP_3_SEL_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg;
 tmp = (tmp & ((0x7u << 12) & ((mask) << 12))) >> 12;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_3_LP_SIP_3_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg;
 tmp &= ~(0x7u << 12);
 tmp |= ((0x7u << 12) & ((data) << 12));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_3_LP_SIP_3_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg &= ~((0x7u << 12) & ((mask) << 12));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_3_LP_SIP_3_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg ^= ((0x7u << 12) & ((mask) << 12));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_3_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_3_LP_SIP_3_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg;
 tmp = (tmp & (0x7u << 12)) >> 12;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_3_LP_SIP_4_SEL_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg |= ((0x7u << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_3_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_3_LP_SIP_4_SEL_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg;
 tmp = (tmp & ((0x7u << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_3_LP_SIP_4_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg;
 tmp &= ~(0x7u << 16);
 tmp |= ((0x7u << 16) & ((data) << 16));
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_3_LP_SIP_4_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg &= ~((0x7u << 16) & ((mask) << 16));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_3_LP_SIP_4_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg ^= ((0x7u << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_3_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_3_LP_SIP_4_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg;
 tmp = (tmp & (0x7u << 16)) >> 16;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_PINMUX_SEL_3_reg(const void *const hw,
                                                                  hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_3_reg_t
hri_lpmcumiscregsmiscregs_get_PINMUX_SEL_3_reg(const void *const hw, hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PINMUX_SEL_3_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_pinmux_sel_3_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PINMUX_SEL_3_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PINMUX_SEL_3_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_pinmux_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_pinmux_sel_3_reg_t
hri_lpmcumiscregsmiscregs_read_PINMUX_SEL_3_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->PINMUX_SEL_3.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_ISHAPE_PAD_3_LP_SIP_0_bf(const void *const hw,
                                                                          hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg |= ((0x7u << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_ishape_pad_3_reg_t
hri_lpmcumiscregsmiscregs_get_ISHAPE_PAD_3_LP_SIP_0_bf(const void *const hw,
                                                       hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg;
 tmp = (tmp & ((0x7u << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_ISHAPE_PAD_3_LP_SIP_0_bf(const void *const hw,
                                                                            hri_lpmcu_misc_regs_ishape_pad_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg;
 tmp &= ~(0x7u << 0);
 tmp |= ((0x7u << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_ISHAPE_PAD_3_LP_SIP_0_bf(const void *const hw,
                                                                            hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg &= ~((0x7u << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_ISHAPE_PAD_3_LP_SIP_0_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg ^= ((0x7u << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_ishape_pad_3_reg_t
hri_lpmcumiscregsmiscregs_read_ISHAPE_PAD_3_LP_SIP_0_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg;
 tmp = (tmp & (0x7u << 0)) >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_ISHAPE_PAD_3_LP_SIP_1_bf(const void *const hw,
                                                                          hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg |= ((0x7u << 4) & ((mask) << 4));
 ;
}

static inline hri_lpmcu_misc_regs_ishape_pad_3_reg_t
hri_lpmcumiscregsmiscregs_get_ISHAPE_PAD_3_LP_SIP_1_bf(const void *const hw,
                                                       hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg;
 tmp = (tmp & ((0x7u << 4) & ((mask) << 4))) >> 4;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_ISHAPE_PAD_3_LP_SIP_1_bf(const void *const hw,
                                                                            hri_lpmcu_misc_regs_ishape_pad_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg;
 tmp &= ~(0x7u << 4);
 tmp |= ((0x7u << 4) & ((data) << 4));
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_ISHAPE_PAD_3_LP_SIP_1_bf(const void *const hw,
                                                                            hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg &= ~((0x7u << 4) & ((mask) << 4));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_ISHAPE_PAD_3_LP_SIP_1_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg ^= ((0x7u << 4) & ((mask) << 4));
 ;
}

static inline hri_lpmcu_misc_regs_ishape_pad_3_reg_t
hri_lpmcumiscregsmiscregs_read_ISHAPE_PAD_3_LP_SIP_1_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg;
 tmp = (tmp & (0x7u << 4)) >> 4;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_ISHAPE_PAD_3_LP_SIP_2_bf(const void *const hw,
                                                                          hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg |= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_ishape_pad_3_reg_t
hri_lpmcumiscregsmiscregs_get_ISHAPE_PAD_3_LP_SIP_2_bf(const void *const hw,
                                                       hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg;
 tmp = (tmp & ((0x7u << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_ISHAPE_PAD_3_LP_SIP_2_bf(const void *const hw,
                                                                            hri_lpmcu_misc_regs_ishape_pad_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg;
 tmp &= ~(0x7u << 8);
 tmp |= ((0x7u << 8) & ((data) << 8));
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_ISHAPE_PAD_3_LP_SIP_2_bf(const void *const hw,
                                                                            hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg &= ~((0x7u << 8) & ((mask) << 8));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_ISHAPE_PAD_3_LP_SIP_2_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg ^= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_ishape_pad_3_reg_t
hri_lpmcumiscregsmiscregs_read_ISHAPE_PAD_3_LP_SIP_2_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg;
 tmp = (tmp & (0x7u << 8)) >> 8;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_ISHAPE_PAD_3_LP_SIP_3_bf(const void *const hw,
                                                                          hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg |= ((0x7u << 12) & ((mask) << 12));
 ;
}

static inline hri_lpmcu_misc_regs_ishape_pad_3_reg_t
hri_lpmcumiscregsmiscregs_get_ISHAPE_PAD_3_LP_SIP_3_bf(const void *const hw,
                                                       hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg;
 tmp = (tmp & ((0x7u << 12) & ((mask) << 12))) >> 12;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_ISHAPE_PAD_3_LP_SIP_3_bf(const void *const hw,
                                                                            hri_lpmcu_misc_regs_ishape_pad_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg;
 tmp &= ~(0x7u << 12);
 tmp |= ((0x7u << 12) & ((data) << 12));
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_ISHAPE_PAD_3_LP_SIP_3_bf(const void *const hw,
                                                                            hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg &= ~((0x7u << 12) & ((mask) << 12));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_ISHAPE_PAD_3_LP_SIP_3_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg ^= ((0x7u << 12) & ((mask) << 12));
 ;
}

static inline hri_lpmcu_misc_regs_ishape_pad_3_reg_t
hri_lpmcumiscregsmiscregs_read_ISHAPE_PAD_3_LP_SIP_3_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg;
 tmp = (tmp & (0x7u << 12)) >> 12;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_ISHAPE_PAD_3_LP_SIP_4_bf(const void *const hw,
                                                                          hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg |= ((0x7u << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_ishape_pad_3_reg_t
hri_lpmcumiscregsmiscregs_get_ISHAPE_PAD_3_LP_SIP_4_bf(const void *const hw,
                                                       hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg;
 tmp = (tmp & ((0x7u << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_ISHAPE_PAD_3_LP_SIP_4_bf(const void *const hw,
                                                                            hri_lpmcu_misc_regs_ishape_pad_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg;
 tmp &= ~(0x7u << 16);
 tmp |= ((0x7u << 16) & ((data) << 16));
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_ISHAPE_PAD_3_LP_SIP_4_bf(const void *const hw,
                                                                            hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg &= ~((0x7u << 16) & ((mask) << 16));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_ISHAPE_PAD_3_LP_SIP_4_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg ^= ((0x7u << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_ishape_pad_3_reg_t
hri_lpmcumiscregsmiscregs_read_ISHAPE_PAD_3_LP_SIP_4_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg;
 tmp = (tmp & (0x7u << 16)) >> 16;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_ISHAPE_PAD_3_reg(const void *const hw,
                                                                  hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_ishape_pad_3_reg_t
hri_lpmcumiscregsmiscregs_get_ISHAPE_PAD_3_reg(const void *const hw, hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_ISHAPE_PAD_3_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_ishape_pad_3_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_ISHAPE_PAD_3_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_ISHAPE_PAD_3_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_ishape_pad_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_ishape_pad_3_reg_t
hri_lpmcumiscregsmiscregs_read_ISHAPE_PAD_3_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->ISHAPE_PAD_3.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_LPMCU_CTRL_2_SPI_FLASH0_CLOCK_FRAC_VALUE_bf(const void *const hw,
                                                                          hri_lpmcu_misc_regs_lpmcu_ctrl_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL_2.reg |= ((0xFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_ctrl_2_reg_t
hri_lpmcumiscregsmiscregs_get_LPMCU_CTRL_2_SPI_FLASH0_CLOCK_FRAC_VALUE_bf(const void *const hw,
                                                                          hri_lpmcu_misc_regs_lpmcu_ctrl_2_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL_2.reg;
 tmp = (tmp & ((0xFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_LPMCU_CTRL_2_SPI_FLASH0_CLOCK_FRAC_VALUE_bf(const void *const hw,
                                                                            hri_lpmcu_misc_regs_lpmcu_ctrl_2_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL_2.reg;
 tmp &= ~(0xFFu << 0);
 tmp |= ((0xFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL_2.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_LPMCU_CTRL_2_SPI_FLASH0_CLOCK_FRAC_VALUE_bf(const void *const hw,
                                                                            hri_lpmcu_misc_regs_lpmcu_ctrl_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL_2.reg &= ~((0xFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CTRL_2_SPI_FLASH0_CLOCK_FRAC_VALUE_bf(
    const void *const hw, hri_lpmcu_misc_regs_lpmcu_ctrl_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL_2.reg ^= ((0xFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_ctrl_2_reg_t
hri_lpmcumiscregsmiscregs_read_LPMCU_CTRL_2_SPI_FLASH0_CLOCK_FRAC_VALUE_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL_2.reg;
 tmp = (tmp & (0xFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_CTRL_2_reg(const void *const hw,
                                                                  hri_lpmcu_misc_regs_lpmcu_ctrl_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL_2.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_ctrl_2_reg_t
hri_lpmcumiscregsmiscregs_get_LPMCU_CTRL_2_reg(const void *const hw, hri_lpmcu_misc_regs_lpmcu_ctrl_2_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CTRL_2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_CTRL_2_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_lpmcu_ctrl_2_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL_2.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_CTRL_2_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_lpmcu_ctrl_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL_2.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_CTRL_2_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_lpmcu_ctrl_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_CTRL_2.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_ctrl_2_reg_t
hri_lpmcumiscregsmiscregs_read_LPMCU_CTRL_2_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->LPMCU_CTRL_2.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_SPIFLASH_VDDIO_CTRL_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->SPIFLASH_VDDIO_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 12185 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 12185 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_SPIFLASH_VDDIO_CTRL_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->SPIFLASH_VDDIO_CTRL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 12190 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 12190 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_SPIFLASH_VDDIO_CTRL_ENABLE_bit(const void *const hw, 
# 12193 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                       _Bool 
# 12193 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                            value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->SPIFLASH_VDDIO_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->SPIFLASH_VDDIO_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_SPIFLASH_VDDIO_CTRL_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->SPIFLASH_VDDIO_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_SPIFLASH_VDDIO_CTRL_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->SPIFLASH_VDDIO_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_set_SPIFLASH_VDDIO_CTRL_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_spiflash_vddio_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->SPIFLASH_VDDIO_CTRL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_spiflash_vddio_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_SPIFLASH_VDDIO_CTRL_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_spiflash_vddio_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->SPIFLASH_VDDIO_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_SPIFLASH_VDDIO_CTRL_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_spiflash_vddio_ctrl_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->SPIFLASH_VDDIO_CTRL.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_SPIFLASH_VDDIO_CTRL_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_spiflash_vddio_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->SPIFLASH_VDDIO_CTRL.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_SPIFLASH_VDDIO_CTRL_reg(const void *const hw,
                                                         hri_lpmcu_misc_regs_spiflash_vddio_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->SPIFLASH_VDDIO_CTRL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_spiflash_vddio_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_SPIFLASH_VDDIO_CTRL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->SPIFLASH_VDDIO_CTRL.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_SPIFLASH_BYPASS_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->SPIFLASH_BYPASS.reg |= (0x1u << 0);
 ;
}

static inline 
# 12277 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 12277 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_SPIFLASH_BYPASS_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->SPIFLASH_BYPASS.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 12282 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 12282 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_SPIFLASH_BYPASS_ENABLE_bit(const void *const hw, 
# 12285 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 12285 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->SPIFLASH_BYPASS.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->SPIFLASH_BYPASS.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_SPIFLASH_BYPASS_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->SPIFLASH_BYPASS.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_SPIFLASH_BYPASS_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->SPIFLASH_BYPASS.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_SPIFLASH_BYPASS_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_spiflash_bypass_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->SPIFLASH_BYPASS.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_spiflash_bypass_reg_t
hri_lpmcumiscregsmiscregs_get_SPIFLASH_BYPASS_reg(const void *const hw, hri_lpmcu_misc_regs_spiflash_bypass_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->SPIFLASH_BYPASS.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_SPIFLASH_BYPASS_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_spiflash_bypass_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->SPIFLASH_BYPASS.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_SPIFLASH_BYPASS_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_spiflash_bypass_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->SPIFLASH_BYPASS.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_SPIFLASH_BYPASS_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_spiflash_bypass_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->SPIFLASH_BYPASS.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_spiflash_bypass_reg_t
hri_lpmcumiscregsmiscregs_read_SPIFLASH_BYPASS_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->SPIFLASH_BYPASS.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_0_MUX_0_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg |= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_0_MUX_0_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg;
 tmp = (tmp & ((0x1Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_0_MUX_0_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg;
 tmp &= ~(0x1Fu << 0);
 tmp |= ((0x1Fu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_0_MUX_0_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg &= ~((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_0_MUX_0_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg ^= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_0_MUX_0_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg;
 tmp = (tmp & (0x1Fu << 0)) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_0_MUX_1_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg |= ((0x1Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_0_MUX_1_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg;
 tmp = (tmp & ((0x1Fu << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_0_MUX_1_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg;
 tmp &= ~(0x1Fu << 8);
 tmp |= ((0x1Fu << 8) & ((data) << 8));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_0_MUX_1_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg &= ~((0x1Fu << 8) & ((mask) << 8));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_0_MUX_1_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg ^= ((0x1Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_0_MUX_1_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg;
 tmp = (tmp & (0x1Fu << 8)) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_0_MUX_2_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg |= ((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_0_MUX_2_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg;
 tmp = (tmp & ((0x1Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_0_MUX_2_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg;
 tmp &= ~(0x1Fu << 16);
 tmp |= ((0x1Fu << 16) & ((data) << 16));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_0_MUX_2_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg &= ~((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_0_MUX_2_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg ^= ((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_0_MUX_2_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg;
 tmp = (tmp & (0x1Fu << 16)) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_0_MUX_3_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg |= ((0x1Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_0_MUX_3_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg;
 tmp = (tmp & ((0x1Fu << 24) & ((mask) << 24))) >> 24;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_0_MUX_3_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg;
 tmp &= ~(0x1Fu << 24);
 tmp |= ((0x1Fu << 24) & ((data) << 24));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_0_MUX_3_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg &= ~((0x1Fu << 24) & ((mask) << 24));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_0_MUX_3_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg ^= ((0x1Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_0_MUX_3_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg;
 tmp = (tmp & (0x1Fu << 24)) >> 24;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_0_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_0_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_0_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_0_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_0_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_0_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_0_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_0.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_1_MUX_4_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg |= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_1_MUX_4_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg;
 tmp = (tmp & ((0x1Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_1_MUX_4_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg;
 tmp &= ~(0x1Fu << 0);
 tmp |= ((0x1Fu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_1_MUX_4_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg &= ~((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_1_MUX_4_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg ^= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_1_MUX_4_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg;
 tmp = (tmp & (0x1Fu << 0)) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_1_MUX_5_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg |= ((0x1Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_1_MUX_5_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg;
 tmp = (tmp & ((0x1Fu << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_1_MUX_5_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg;
 tmp &= ~(0x1Fu << 8);
 tmp |= ((0x1Fu << 8) & ((data) << 8));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_1_MUX_5_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg &= ~((0x1Fu << 8) & ((mask) << 8));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_1_MUX_5_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg ^= ((0x1Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_1_MUX_5_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg;
 tmp = (tmp & (0x1Fu << 8)) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_1_MUX_6_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg |= ((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_1_MUX_6_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg;
 tmp = (tmp & ((0x1Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_1_MUX_6_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg;
 tmp &= ~(0x1Fu << 16);
 tmp |= ((0x1Fu << 16) & ((data) << 16));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_1_MUX_6_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg &= ~((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_1_MUX_6_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg ^= ((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_1_MUX_6_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg;
 tmp = (tmp & (0x1Fu << 16)) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_1_MUX_7_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg |= ((0x1Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_1_MUX_7_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg;
 tmp = (tmp & ((0x1Fu << 24) & ((mask) << 24))) >> 24;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_1_MUX_7_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg;
 tmp &= ~(0x1Fu << 24);
 tmp |= ((0x1Fu << 24) & ((data) << 24));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_1_MUX_7_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg &= ~((0x1Fu << 24) & ((mask) << 24));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_1_MUX_7_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg ^= ((0x1Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_1_MUX_7_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg;
 tmp = (tmp & (0x1Fu << 24)) >> 24;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_1_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_1_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_1_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_1_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_1_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_1_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_1_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_1.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_2_MUX_8_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg |= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_2_MUX_8_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg;
 tmp = (tmp & ((0x1Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_2_MUX_8_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg;
 tmp &= ~(0x1Fu << 0);
 tmp |= ((0x1Fu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_2_MUX_8_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg &= ~((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_2_MUX_8_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg ^= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_2_MUX_8_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg;
 tmp = (tmp & (0x1Fu << 0)) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_2_MUX_9_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg |= ((0x1Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_2_MUX_9_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg;
 tmp = (tmp & ((0x1Fu << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_2_MUX_9_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg;
 tmp &= ~(0x1Fu << 8);
 tmp |= ((0x1Fu << 8) & ((data) << 8));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_2_MUX_9_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg &= ~((0x1Fu << 8) & ((mask) << 8));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_2_MUX_9_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg ^= ((0x1Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_2_MUX_9_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg;
 tmp = (tmp & (0x1Fu << 8)) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_2_MUX_10_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg |= ((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_2_MUX_10_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg;
 tmp = (tmp & ((0x1Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_2_MUX_10_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg;
 tmp &= ~(0x1Fu << 16);
 tmp |= ((0x1Fu << 16) & ((data) << 16));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_2_MUX_10_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg &= ~((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_2_MUX_10_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg ^= ((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_2_MUX_10_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg;
 tmp = (tmp & (0x1Fu << 16)) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_2_MUX_11_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg |= ((0x1Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_2_MUX_11_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg;
 tmp = (tmp & ((0x1Fu << 24) & ((mask) << 24))) >> 24;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_2_MUX_11_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg;
 tmp &= ~(0x1Fu << 24);
 tmp |= ((0x1Fu << 24) & ((data) << 24));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_2_MUX_11_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg &= ~((0x1Fu << 24) & ((mask) << 24));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_2_MUX_11_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg ^= ((0x1Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_2_MUX_11_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg;
 tmp = (tmp & (0x1Fu << 24)) >> 24;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_2_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_2_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_2_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_2_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_2_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_2_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_2_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_2.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_3_MUX_12_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg |= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_3_MUX_12_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg;
 tmp = (tmp & ((0x1Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_3_MUX_12_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg;
 tmp &= ~(0x1Fu << 0);
 tmp |= ((0x1Fu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_3_MUX_12_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg &= ~((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_3_MUX_12_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg ^= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_3_MUX_12_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg;
 tmp = (tmp & (0x1Fu << 0)) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_3_MUX_13_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg |= ((0x1Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_3_MUX_13_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg;
 tmp = (tmp & ((0x1Fu << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_3_MUX_13_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg;
 tmp &= ~(0x1Fu << 8);
 tmp |= ((0x1Fu << 8) & ((data) << 8));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_3_MUX_13_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg &= ~((0x1Fu << 8) & ((mask) << 8));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_3_MUX_13_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg ^= ((0x1Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_3_MUX_13_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg;
 tmp = (tmp & (0x1Fu << 8)) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_3_MUX_14_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg |= ((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_3_MUX_14_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg;
 tmp = (tmp & ((0x1Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_3_MUX_14_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg;
 tmp &= ~(0x1Fu << 16);
 tmp |= ((0x1Fu << 16) & ((data) << 16));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_3_MUX_14_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg &= ~((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_3_MUX_14_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg ^= ((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_3_MUX_14_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg;
 tmp = (tmp & (0x1Fu << 16)) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_3_MUX_15_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg |= ((0x1Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_3_MUX_15_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg;
 tmp = (tmp & ((0x1Fu << 24) & ((mask) << 24))) >> 24;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_3_MUX_15_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg;
 tmp &= ~(0x1Fu << 24);
 tmp |= ((0x1Fu << 24) & ((data) << 24));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_3_MUX_15_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg &= ~((0x1Fu << 24) & ((mask) << 24));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_3_MUX_15_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg ^= ((0x1Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_3_MUX_15_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg;
 tmp = (tmp & (0x1Fu << 24)) >> 24;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_3_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_3_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_3_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_3_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_3_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_3_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_3_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_3.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_4_MUX_16_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg |= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_4_MUX_16_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg;
 tmp = (tmp & ((0x1Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_4_MUX_16_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg;
 tmp &= ~(0x1Fu << 0);
 tmp |= ((0x1Fu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_4_MUX_16_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg &= ~((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_4_MUX_16_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg ^= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_4_MUX_16_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg;
 tmp = (tmp & (0x1Fu << 0)) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_4_MUX_17_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg |= ((0x1Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_4_MUX_17_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg;
 tmp = (tmp & ((0x1Fu << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_4_MUX_17_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg;
 tmp &= ~(0x1Fu << 8);
 tmp |= ((0x1Fu << 8) & ((data) << 8));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_4_MUX_17_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg &= ~((0x1Fu << 8) & ((mask) << 8));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_4_MUX_17_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg ^= ((0x1Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_4_MUX_17_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg;
 tmp = (tmp & (0x1Fu << 8)) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_4_MUX_18_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg |= ((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_4_MUX_18_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg;
 tmp = (tmp & ((0x1Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_4_MUX_18_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg;
 tmp &= ~(0x1Fu << 16);
 tmp |= ((0x1Fu << 16) & ((data) << 16));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_4_MUX_18_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg &= ~((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_4_MUX_18_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg ^= ((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_4_MUX_18_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg;
 tmp = (tmp & (0x1Fu << 16)) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_4_MUX_19_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg |= ((0x1Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_4_MUX_19_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg;
 tmp = (tmp & ((0x1Fu << 24) & ((mask) << 24))) >> 24;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_4_MUX_19_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg;
 tmp &= ~(0x1Fu << 24);
 tmp |= ((0x1Fu << 24) & ((data) << 24));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_4_MUX_19_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg &= ~((0x1Fu << 24) & ((mask) << 24));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_4_MUX_19_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg ^= ((0x1Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_4_MUX_19_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg;
 tmp = (tmp & (0x1Fu << 24)) >> 24;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_4_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_4_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_4_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_4_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_4_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_4_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_4_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_4.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_5_MUX_20_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_5.reg |= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_5_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_5_MUX_20_bf(const void *const hw,
                                                         hri_lpmcu_misc_regs_irq_mux_io_sel_5_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_5.reg;
 tmp = (tmp & ((0x1Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_5_MUX_20_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_5_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_5.reg;
 tmp &= ~(0x1Fu << 0);
 tmp |= ((0x1Fu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_5.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_5_MUX_20_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_irq_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_5.reg &= ~((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_5_MUX_20_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_irq_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_5.reg ^= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_5_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_5_MUX_20_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_5.reg;
 tmp = (tmp & (0x1Fu << 0)) >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_IRQ_MUX_IO_SEL_5_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_irq_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_5.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_5_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_MUX_IO_SEL_5_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_irq_mux_io_sel_5_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_5.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_IRQ_MUX_IO_SEL_5_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_5_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_5.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_IRQ_MUX_IO_SEL_5_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_irq_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_5.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_MUX_IO_SEL_5_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_irq_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_5.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_irq_mux_io_sel_5_reg_t
hri_lpmcumiscregsmiscregs_read_IRQ_MUX_IO_SEL_5_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->IRQ_MUX_IO_SEL_5.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM0_CTRL_PWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 13897 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 13897 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PWM0_CTRL_PWM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 13902 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 13902 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM0_CTRL_PWM_EN_bit(const void *const hw, 
# 13905 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                             _Bool 
# 13905 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                  value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM0_CTRL_PWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM0_CTRL_PWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM0_CTRL_OUTPUT_POLARITY_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 13937 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 13937 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PWM0_CTRL_OUTPUT_POLARITY_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 13942 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 13942 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM0_CTRL_OUTPUT_POLARITY_bit(const void *const hw, 
# 13945 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                      _Bool 
# 13945 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                           value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM0_CTRL_OUTPUT_POLARITY_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM0_CTRL_OUTPUT_POLARITY_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM0_CTRL_AGCDATA_FMT_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg |= (0x1u << 2);
 ;
}

static inline 
# 13977 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 13977 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PWM0_CTRL_AGCDATA_FMT_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 13982 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 13982 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM0_CTRL_AGCDATA_FMT_bit(const void *const hw, 
# 13985 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 13985 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM0_CTRL_AGCDATA_FMT_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM0_CTRL_AGCDATA_FMT_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg ^= (0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM0_CTRL_SAMPLE_METHOD_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg |= (0x1u << 3);
 ;
}

static inline 
# 14017 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 14017 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PWM0_CTRL_SAMPLE_METHOD_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 14022 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 14022 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM0_CTRL_SAMPLE_METHOD_bit(const void *const hw, 
# 14025 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                    _Bool 
# 14025 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM0_CTRL_SAMPLE_METHOD_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM0_CTRL_SAMPLE_METHOD_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg ^= (0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM0_CTRL_PWM_PERIOD_bf(const void *const hw,
                                                                         hri_lpmcu_misc_regs_pwm0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg |= ((0xFu << 5) & ((mask) << 5));
 ;
}

static inline hri_lpmcu_misc_regs_pwm0_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_PWM0_CTRL_PWM_PERIOD_bf(const void *const hw, hri_lpmcu_misc_regs_pwm0_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg;
 tmp = (tmp & ((0xFu << 5) & ((mask) << 5))) >> 5;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM0_CTRL_PWM_PERIOD_bf(const void *const hw,
                                                                           hri_lpmcu_misc_regs_pwm0_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg;
 tmp &= ~(0xFu << 5);
 tmp |= ((0xFu << 5) & ((data) << 5));
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM0_CTRL_PWM_PERIOD_bf(const void *const hw,
                                                                           hri_lpmcu_misc_regs_pwm0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg &= ~((0xFu << 5) & ((mask) << 5));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM0_CTRL_PWM_PERIOD_bf(const void *const hw,
                                                                            hri_lpmcu_misc_regs_pwm0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg ^= ((0xFu << 5) & ((mask) << 5));
 ;
}

static inline hri_lpmcu_misc_regs_pwm0_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_PWM0_CTRL_PWM_PERIOD_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg;
 tmp = (tmp & (0xFu << 5)) >> 5;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM0_CTRL_AGCDATA_IN_bf(const void *const hw,
                                                                         hri_lpmcu_misc_regs_pwm0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg |= ((0x3FFu << 9) & ((mask) << 9));
 ;
}

static inline hri_lpmcu_misc_regs_pwm0_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_PWM0_CTRL_AGCDATA_IN_bf(const void *const hw, hri_lpmcu_misc_regs_pwm0_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg;
 tmp = (tmp & ((0x3FFu << 9) & ((mask) << 9))) >> 9;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM0_CTRL_AGCDATA_IN_bf(const void *const hw,
                                                                           hri_lpmcu_misc_regs_pwm0_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg;
 tmp &= ~(0x3FFu << 9);
 tmp |= ((0x3FFu << 9) & ((data) << 9));
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM0_CTRL_AGCDATA_IN_bf(const void *const hw,
                                                                           hri_lpmcu_misc_regs_pwm0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg &= ~((0x3FFu << 9) & ((mask) << 9));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM0_CTRL_AGCDATA_IN_bf(const void *const hw,
                                                                            hri_lpmcu_misc_regs_pwm0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg ^= ((0x3FFu << 9) & ((mask) << 9));
 ;
}

static inline hri_lpmcu_misc_regs_pwm0_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_PWM0_CTRL_AGCDATA_IN_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg;
 tmp = (tmp & (0x3FFu << 9)) >> 9;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM0_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                                        hri_lpmcu_misc_regs_pwm0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg |= ((0x3u << 21) & ((mask) << 21));
 ;
}

static inline hri_lpmcu_misc_regs_pwm0_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_PWM0_CTRL_CLOCK_SEL_bf(const void *const hw, hri_lpmcu_misc_regs_pwm0_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg;
 tmp = (tmp & ((0x3u << 21) & ((mask) << 21))) >> 21;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM0_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                                          hri_lpmcu_misc_regs_pwm0_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg;
 tmp &= ~(0x3u << 21);
 tmp |= ((0x3u << 21) & ((data) << 21));
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM0_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                                          hri_lpmcu_misc_regs_pwm0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg &= ~((0x3u << 21) & ((mask) << 21));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM0_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                                           hri_lpmcu_misc_regs_pwm0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg ^= ((0x3u << 21) & ((mask) << 21));
 ;
}

static inline hri_lpmcu_misc_regs_pwm0_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_PWM0_CTRL_CLOCK_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg;
 tmp = (tmp & (0x3u << 21)) >> 21;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM0_CTRL_reg(const void *const hw,
                                                               hri_lpmcu_misc_regs_pwm0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_pwm0_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_PWM0_CTRL_reg(const void *const hw, hri_lpmcu_misc_regs_pwm0_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM0_CTRL_reg(const void *const hw,
                                                                 hri_lpmcu_misc_regs_pwm0_ctrl_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM0_CTRL_reg(const void *const hw,
                                                                 hri_lpmcu_misc_regs_pwm0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM0_CTRL_reg(const void *const hw,
                                                                  hri_lpmcu_misc_regs_pwm0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_pwm0_ctrl_reg_t hri_lpmcumiscregsmiscregs_read_PWM0_CTRL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->PWM0_CTRL.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM1_CTRL_PWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 14265 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 14265 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PWM1_CTRL_PWM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 14270 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 14270 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM1_CTRL_PWM_EN_bit(const void *const hw, 
# 14273 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                             _Bool 
# 14273 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                  value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM1_CTRL_PWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM1_CTRL_PWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM1_CTRL_OUTPUT_POLARITY_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 14305 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 14305 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PWM1_CTRL_OUTPUT_POLARITY_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 14310 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 14310 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM1_CTRL_OUTPUT_POLARITY_bit(const void *const hw, 
# 14313 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                      _Bool 
# 14313 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                           value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM1_CTRL_OUTPUT_POLARITY_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM1_CTRL_OUTPUT_POLARITY_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM1_CTRL_AGCDATA_FMT_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg |= (0x1u << 2);
 ;
}

static inline 
# 14345 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 14345 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PWM1_CTRL_AGCDATA_FMT_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 14350 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 14350 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM1_CTRL_AGCDATA_FMT_bit(const void *const hw, 
# 14353 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 14353 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM1_CTRL_AGCDATA_FMT_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM1_CTRL_AGCDATA_FMT_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg ^= (0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM1_CTRL_SAMPLE_METHOD_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg |= (0x1u << 3);
 ;
}

static inline 
# 14385 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 14385 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PWM1_CTRL_SAMPLE_METHOD_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 14390 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 14390 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM1_CTRL_SAMPLE_METHOD_bit(const void *const hw, 
# 14393 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                    _Bool 
# 14393 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM1_CTRL_SAMPLE_METHOD_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM1_CTRL_SAMPLE_METHOD_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg ^= (0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM1_CTRL_PWM_PERIOD_bf(const void *const hw,
                                                                         hri_lpmcu_misc_regs_pwm1_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg |= ((0xFu << 5) & ((mask) << 5));
 ;
}

static inline hri_lpmcu_misc_regs_pwm1_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_PWM1_CTRL_PWM_PERIOD_bf(const void *const hw, hri_lpmcu_misc_regs_pwm1_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg;
 tmp = (tmp & ((0xFu << 5) & ((mask) << 5))) >> 5;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM1_CTRL_PWM_PERIOD_bf(const void *const hw,
                                                                           hri_lpmcu_misc_regs_pwm1_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg;
 tmp &= ~(0xFu << 5);
 tmp |= ((0xFu << 5) & ((data) << 5));
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM1_CTRL_PWM_PERIOD_bf(const void *const hw,
                                                                           hri_lpmcu_misc_regs_pwm1_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg &= ~((0xFu << 5) & ((mask) << 5));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM1_CTRL_PWM_PERIOD_bf(const void *const hw,
                                                                            hri_lpmcu_misc_regs_pwm1_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg ^= ((0xFu << 5) & ((mask) << 5));
 ;
}

static inline hri_lpmcu_misc_regs_pwm1_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_PWM1_CTRL_PWM_PERIOD_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg;
 tmp = (tmp & (0xFu << 5)) >> 5;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM1_CTRL_AGCDATA_IN_bf(const void *const hw,
                                                                         hri_lpmcu_misc_regs_pwm1_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg |= ((0x3FFu << 9) & ((mask) << 9));
 ;
}

static inline hri_lpmcu_misc_regs_pwm1_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_PWM1_CTRL_AGCDATA_IN_bf(const void *const hw, hri_lpmcu_misc_regs_pwm1_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg;
 tmp = (tmp & ((0x3FFu << 9) & ((mask) << 9))) >> 9;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM1_CTRL_AGCDATA_IN_bf(const void *const hw,
                                                                           hri_lpmcu_misc_regs_pwm1_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg;
 tmp &= ~(0x3FFu << 9);
 tmp |= ((0x3FFu << 9) & ((data) << 9));
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM1_CTRL_AGCDATA_IN_bf(const void *const hw,
                                                                           hri_lpmcu_misc_regs_pwm1_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg &= ~((0x3FFu << 9) & ((mask) << 9));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM1_CTRL_AGCDATA_IN_bf(const void *const hw,
                                                                            hri_lpmcu_misc_regs_pwm1_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg ^= ((0x3FFu << 9) & ((mask) << 9));
 ;
}

static inline hri_lpmcu_misc_regs_pwm1_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_PWM1_CTRL_AGCDATA_IN_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg;
 tmp = (tmp & (0x3FFu << 9)) >> 9;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM1_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                                        hri_lpmcu_misc_regs_pwm1_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg |= ((0x3u << 21) & ((mask) << 21));
 ;
}

static inline hri_lpmcu_misc_regs_pwm1_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_PWM1_CTRL_CLOCK_SEL_bf(const void *const hw, hri_lpmcu_misc_regs_pwm1_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg;
 tmp = (tmp & ((0x3u << 21) & ((mask) << 21))) >> 21;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM1_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                                          hri_lpmcu_misc_regs_pwm1_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg;
 tmp &= ~(0x3u << 21);
 tmp |= ((0x3u << 21) & ((data) << 21));
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM1_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                                          hri_lpmcu_misc_regs_pwm1_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg &= ~((0x3u << 21) & ((mask) << 21));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM1_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                                           hri_lpmcu_misc_regs_pwm1_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg ^= ((0x3u << 21) & ((mask) << 21));
 ;
}

static inline hri_lpmcu_misc_regs_pwm1_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_PWM1_CTRL_CLOCK_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg;
 tmp = (tmp & (0x3u << 21)) >> 21;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM1_CTRL_reg(const void *const hw,
                                                               hri_lpmcu_misc_regs_pwm1_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_pwm1_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_PWM1_CTRL_reg(const void *const hw, hri_lpmcu_misc_regs_pwm1_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM1_CTRL_reg(const void *const hw,
                                                                 hri_lpmcu_misc_regs_pwm1_ctrl_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM1_CTRL_reg(const void *const hw,
                                                                 hri_lpmcu_misc_regs_pwm1_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM1_CTRL_reg(const void *const hw,
                                                                  hri_lpmcu_misc_regs_pwm1_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_pwm1_ctrl_reg_t hri_lpmcumiscregsmiscregs_read_PWM1_CTRL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->PWM1_CTRL.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM2_CTRL_PWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 14633 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 14633 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PWM2_CTRL_PWM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 14638 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 14638 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM2_CTRL_PWM_EN_bit(const void *const hw, 
# 14641 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                             _Bool 
# 14641 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                  value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM2_CTRL_PWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM2_CTRL_PWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM2_CTRL_OUTPUT_POLARITY_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 14673 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 14673 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PWM2_CTRL_OUTPUT_POLARITY_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 14678 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 14678 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM2_CTRL_OUTPUT_POLARITY_bit(const void *const hw, 
# 14681 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                      _Bool 
# 14681 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                           value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM2_CTRL_OUTPUT_POLARITY_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM2_CTRL_OUTPUT_POLARITY_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM2_CTRL_AGCDATA_FMT_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg |= (0x1u << 2);
 ;
}

static inline 
# 14713 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 14713 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PWM2_CTRL_AGCDATA_FMT_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 14718 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 14718 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM2_CTRL_AGCDATA_FMT_bit(const void *const hw, 
# 14721 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 14721 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM2_CTRL_AGCDATA_FMT_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM2_CTRL_AGCDATA_FMT_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg ^= (0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM2_CTRL_SAMPLE_METHOD_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg |= (0x1u << 3);
 ;
}

static inline 
# 14753 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 14753 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PWM2_CTRL_SAMPLE_METHOD_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 14758 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 14758 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM2_CTRL_SAMPLE_METHOD_bit(const void *const hw, 
# 14761 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                    _Bool 
# 14761 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM2_CTRL_SAMPLE_METHOD_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM2_CTRL_SAMPLE_METHOD_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg ^= (0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM2_CTRL_PWM_PERIOD_bf(const void *const hw,
                                                                         hri_lpmcu_misc_regs_pwm2_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg |= ((0xFu << 5) & ((mask) << 5));
 ;
}

static inline hri_lpmcu_misc_regs_pwm2_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_PWM2_CTRL_PWM_PERIOD_bf(const void *const hw, hri_lpmcu_misc_regs_pwm2_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg;
 tmp = (tmp & ((0xFu << 5) & ((mask) << 5))) >> 5;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM2_CTRL_PWM_PERIOD_bf(const void *const hw,
                                                                           hri_lpmcu_misc_regs_pwm2_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg;
 tmp &= ~(0xFu << 5);
 tmp |= ((0xFu << 5) & ((data) << 5));
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM2_CTRL_PWM_PERIOD_bf(const void *const hw,
                                                                           hri_lpmcu_misc_regs_pwm2_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg &= ~((0xFu << 5) & ((mask) << 5));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM2_CTRL_PWM_PERIOD_bf(const void *const hw,
                                                                            hri_lpmcu_misc_regs_pwm2_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg ^= ((0xFu << 5) & ((mask) << 5));
 ;
}

static inline hri_lpmcu_misc_regs_pwm2_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_PWM2_CTRL_PWM_PERIOD_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg;
 tmp = (tmp & (0xFu << 5)) >> 5;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM2_CTRL_AGCDATA_IN_bf(const void *const hw,
                                                                         hri_lpmcu_misc_regs_pwm2_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg |= ((0x3FFu << 9) & ((mask) << 9));
 ;
}

static inline hri_lpmcu_misc_regs_pwm2_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_PWM2_CTRL_AGCDATA_IN_bf(const void *const hw, hri_lpmcu_misc_regs_pwm2_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg;
 tmp = (tmp & ((0x3FFu << 9) & ((mask) << 9))) >> 9;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM2_CTRL_AGCDATA_IN_bf(const void *const hw,
                                                                           hri_lpmcu_misc_regs_pwm2_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg;
 tmp &= ~(0x3FFu << 9);
 tmp |= ((0x3FFu << 9) & ((data) << 9));
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM2_CTRL_AGCDATA_IN_bf(const void *const hw,
                                                                           hri_lpmcu_misc_regs_pwm2_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg &= ~((0x3FFu << 9) & ((mask) << 9));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM2_CTRL_AGCDATA_IN_bf(const void *const hw,
                                                                            hri_lpmcu_misc_regs_pwm2_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg ^= ((0x3FFu << 9) & ((mask) << 9));
 ;
}

static inline hri_lpmcu_misc_regs_pwm2_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_PWM2_CTRL_AGCDATA_IN_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg;
 tmp = (tmp & (0x3FFu << 9)) >> 9;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM2_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                                        hri_lpmcu_misc_regs_pwm2_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg |= ((0x3u << 21) & ((mask) << 21));
 ;
}

static inline hri_lpmcu_misc_regs_pwm2_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_PWM2_CTRL_CLOCK_SEL_bf(const void *const hw, hri_lpmcu_misc_regs_pwm2_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg;
 tmp = (tmp & ((0x3u << 21) & ((mask) << 21))) >> 21;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM2_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                                          hri_lpmcu_misc_regs_pwm2_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg;
 tmp &= ~(0x3u << 21);
 tmp |= ((0x3u << 21) & ((data) << 21));
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM2_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                                          hri_lpmcu_misc_regs_pwm2_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg &= ~((0x3u << 21) & ((mask) << 21));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM2_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                                           hri_lpmcu_misc_regs_pwm2_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg ^= ((0x3u << 21) & ((mask) << 21));
 ;
}

static inline hri_lpmcu_misc_regs_pwm2_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_PWM2_CTRL_CLOCK_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg;
 tmp = (tmp & (0x3u << 21)) >> 21;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM2_CTRL_reg(const void *const hw,
                                                               hri_lpmcu_misc_regs_pwm2_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_pwm2_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_PWM2_CTRL_reg(const void *const hw, hri_lpmcu_misc_regs_pwm2_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM2_CTRL_reg(const void *const hw,
                                                                 hri_lpmcu_misc_regs_pwm2_ctrl_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM2_CTRL_reg(const void *const hw,
                                                                 hri_lpmcu_misc_regs_pwm2_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM2_CTRL_reg(const void *const hw,
                                                                  hri_lpmcu_misc_regs_pwm2_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_pwm2_ctrl_reg_t hri_lpmcumiscregsmiscregs_read_PWM2_CTRL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->PWM2_CTRL.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM3_CTRL_PWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 15001 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 15001 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PWM3_CTRL_PWM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 15006 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 15006 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM3_CTRL_PWM_EN_bit(const void *const hw, 
# 15009 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                             _Bool 
# 15009 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                  value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM3_CTRL_PWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM3_CTRL_PWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM3_CTRL_OUTPUT_POLARITY_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 15041 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 15041 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PWM3_CTRL_OUTPUT_POLARITY_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 15046 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 15046 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM3_CTRL_OUTPUT_POLARITY_bit(const void *const hw, 
# 15049 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                      _Bool 
# 15049 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                           value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM3_CTRL_OUTPUT_POLARITY_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM3_CTRL_OUTPUT_POLARITY_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM3_CTRL_AGCDATA_FMT_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg |= (0x1u << 2);
 ;
}

static inline 
# 15081 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 15081 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PWM3_CTRL_AGCDATA_FMT_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 15086 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 15086 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM3_CTRL_AGCDATA_FMT_bit(const void *const hw, 
# 15089 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 15089 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM3_CTRL_AGCDATA_FMT_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM3_CTRL_AGCDATA_FMT_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg ^= (0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM3_CTRL_SAMPLE_METHOD_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg |= (0x1u << 3);
 ;
}

static inline 
# 15121 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 15121 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_PWM3_CTRL_SAMPLE_METHOD_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 15126 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 15126 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM3_CTRL_SAMPLE_METHOD_bit(const void *const hw, 
# 15129 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                    _Bool 
# 15129 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM3_CTRL_SAMPLE_METHOD_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM3_CTRL_SAMPLE_METHOD_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg ^= (0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM3_CTRL_PWM_PERIOD_bf(const void *const hw,
                                                                         hri_lpmcu_misc_regs_pwm3_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg |= ((0xFu << 5) & ((mask) << 5));
 ;
}

static inline hri_lpmcu_misc_regs_pwm3_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_PWM3_CTRL_PWM_PERIOD_bf(const void *const hw, hri_lpmcu_misc_regs_pwm3_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg;
 tmp = (tmp & ((0xFu << 5) & ((mask) << 5))) >> 5;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM3_CTRL_PWM_PERIOD_bf(const void *const hw,
                                                                           hri_lpmcu_misc_regs_pwm3_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg;
 tmp &= ~(0xFu << 5);
 tmp |= ((0xFu << 5) & ((data) << 5));
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM3_CTRL_PWM_PERIOD_bf(const void *const hw,
                                                                           hri_lpmcu_misc_regs_pwm3_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg &= ~((0xFu << 5) & ((mask) << 5));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM3_CTRL_PWM_PERIOD_bf(const void *const hw,
                                                                            hri_lpmcu_misc_regs_pwm3_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg ^= ((0xFu << 5) & ((mask) << 5));
 ;
}

static inline hri_lpmcu_misc_regs_pwm3_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_PWM3_CTRL_PWM_PERIOD_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg;
 tmp = (tmp & (0xFu << 5)) >> 5;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM3_CTRL_AGCDATA_IN_bf(const void *const hw,
                                                                         hri_lpmcu_misc_regs_pwm3_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg |= ((0x3FFu << 9) & ((mask) << 9));
 ;
}

static inline hri_lpmcu_misc_regs_pwm3_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_PWM3_CTRL_AGCDATA_IN_bf(const void *const hw, hri_lpmcu_misc_regs_pwm3_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg;
 tmp = (tmp & ((0x3FFu << 9) & ((mask) << 9))) >> 9;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM3_CTRL_AGCDATA_IN_bf(const void *const hw,
                                                                           hri_lpmcu_misc_regs_pwm3_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg;
 tmp &= ~(0x3FFu << 9);
 tmp |= ((0x3FFu << 9) & ((data) << 9));
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM3_CTRL_AGCDATA_IN_bf(const void *const hw,
                                                                           hri_lpmcu_misc_regs_pwm3_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg &= ~((0x3FFu << 9) & ((mask) << 9));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM3_CTRL_AGCDATA_IN_bf(const void *const hw,
                                                                            hri_lpmcu_misc_regs_pwm3_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg ^= ((0x3FFu << 9) & ((mask) << 9));
 ;
}

static inline hri_lpmcu_misc_regs_pwm3_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_PWM3_CTRL_AGCDATA_IN_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg;
 tmp = (tmp & (0x3FFu << 9)) >> 9;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM3_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                                        hri_lpmcu_misc_regs_pwm3_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg |= ((0x3u << 21) & ((mask) << 21));
 ;
}

static inline hri_lpmcu_misc_regs_pwm3_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_PWM3_CTRL_CLOCK_SEL_bf(const void *const hw, hri_lpmcu_misc_regs_pwm3_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg;
 tmp = (tmp & ((0x3u << 21) & ((mask) << 21))) >> 21;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM3_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                                          hri_lpmcu_misc_regs_pwm3_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg;
 tmp &= ~(0x3u << 21);
 tmp |= ((0x3u << 21) & ((data) << 21));
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM3_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                                          hri_lpmcu_misc_regs_pwm3_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg &= ~((0x3u << 21) & ((mask) << 21));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM3_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                                           hri_lpmcu_misc_regs_pwm3_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg ^= ((0x3u << 21) & ((mask) << 21));
 ;
}

static inline hri_lpmcu_misc_regs_pwm3_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_PWM3_CTRL_CLOCK_SEL_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg;
 tmp = (tmp & (0x3u << 21)) >> 21;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_PWM3_CTRL_reg(const void *const hw,
                                                               hri_lpmcu_misc_regs_pwm3_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_pwm3_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_PWM3_CTRL_reg(const void *const hw, hri_lpmcu_misc_regs_pwm3_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_PWM3_CTRL_reg(const void *const hw,
                                                                 hri_lpmcu_misc_regs_pwm3_ctrl_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_PWM3_CTRL_reg(const void *const hw,
                                                                 hri_lpmcu_misc_regs_pwm3_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_PWM3_CTRL_reg(const void *const hw,
                                                                  hri_lpmcu_misc_regs_pwm3_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_pwm3_ctrl_reg_t hri_lpmcumiscregsmiscregs_read_PWM3_CTRL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->PWM3_CTRL.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_DUALTIMER0_CTRL_CNTR_1_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->DUALTIMER0_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 15369 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 15369 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_DUALTIMER0_CTRL_CNTR_1_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->DUALTIMER0_CTRL.reg;
 tmp = (tmp & (0x1u << 0))
       >> 0;
 return (
# 15375 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 15375 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_DUALTIMER0_CTRL_CNTR_1_ENABLE_bit(const void *const hw, 
# 15378 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 15378 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->DUALTIMER0_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->DUALTIMER0_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_DUALTIMER0_CTRL_CNTR_1_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->DUALTIMER0_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_DUALTIMER0_CTRL_CNTR_1_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->DUALTIMER0_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_DUALTIMER0_CTRL_CNTR_2_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->DUALTIMER0_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 15410 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 15410 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_DUALTIMER0_CTRL_CNTR_2_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->DUALTIMER0_CTRL.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 15416 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 15416 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_DUALTIMER0_CTRL_CNTR_2_ENABLE_bit(const void *const hw, 
# 15419 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 15419 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->DUALTIMER0_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->DUALTIMER0_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_DUALTIMER0_CTRL_CNTR_2_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->DUALTIMER0_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_DUALTIMER0_CTRL_CNTR_2_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->DUALTIMER0_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_DUALTIMER0_CTRL_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_dualtimer0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->DUALTIMER0_CTRL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_dualtimer0_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_DUALTIMER0_CTRL_reg(const void *const hw, hri_lpmcu_misc_regs_dualtimer0_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->DUALTIMER0_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_DUALTIMER0_CTRL_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_dualtimer0_ctrl_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->DUALTIMER0_CTRL.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_DUALTIMER0_CTRL_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_dualtimer0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->DUALTIMER0_CTRL.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_DUALTIMER0_CTRL_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_dualtimer0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->DUALTIMER0_CTRL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_dualtimer0_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_DUALTIMER0_CTRL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->DUALTIMER0_CTRL.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_ARM_SLEEP_WAKEUP_CTRL_SLEEP_1_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 15498 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 15498 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_ARM_SLEEP_WAKEUP_CTRL_SLEEP_1_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg;
 tmp = (tmp & (0x1u << 0))
       >> 0;
 return (
# 15504 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 15504 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_ARM_SLEEP_WAKEUP_CTRL_SLEEP_1_bit(const void *const hw, 
# 15507 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 15507 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_ARM_SLEEP_WAKEUP_CTRL_SLEEP_1_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_ARM_SLEEP_WAKEUP_CTRL_SLEEP_1_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_ARM_SLEEP_WAKEUP_CTRL_WAKEUP_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg |= (0x1u << 16);
 ;
}

static inline 
# 15539 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 15539 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_ARM_SLEEP_WAKEUP_CTRL_WAKEUP_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg;
 tmp = (tmp & (0x1u << 16)) >> 16;
 return (
# 15544 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 15544 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_ARM_SLEEP_WAKEUP_CTRL_WAKEUP_bit(const void *const hw, 
# 15547 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                         _Bool 
# 15547 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg;
 tmp &= ~(0x1u << 16);
 tmp |= value << 16;
 ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_ARM_SLEEP_WAKEUP_CTRL_WAKEUP_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg &= ~(0x1u << 16);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_ARM_SLEEP_WAKEUP_CTRL_WAKEUP_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg ^= (0x1u << 16);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_ARM_SLEEP_WAKEUP_CTRL_RXTX_WAKEUP_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg |= (0x1u << 24);
 ;
}

static inline 
# 15579 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 15579 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_ARM_SLEEP_WAKEUP_CTRL_RXTX_WAKEUP_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg;
 tmp = (tmp & (0x1u << 24))
       >> 24;
 return (
# 15585 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 15585 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_ARM_SLEEP_WAKEUP_CTRL_RXTX_WAKEUP_bit(const void *const hw,
                                                                                         
# 15589 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                        _Bool 
# 15589 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg;
 tmp &= ~(0x1u << 24);
 tmp |= value << 24;
 ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_ARM_SLEEP_WAKEUP_CTRL_RXTX_WAKEUP_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg &= ~(0x1u << 24);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_ARM_SLEEP_WAKEUP_CTRL_RXTX_WAKEUP_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg ^= (0x1u << 24);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_set_ARM_SLEEP_WAKEUP_CTRL_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_arm_sleep_wakeup_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_arm_sleep_wakeup_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_ARM_SLEEP_WAKEUP_CTRL_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_arm_sleep_wakeup_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_ARM_SLEEP_WAKEUP_CTRL_reg(const void *const hw,
                                                          hri_lpmcu_misc_regs_arm_sleep_wakeup_ctrl_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_ARM_SLEEP_WAKEUP_CTRL_reg(const void *const hw,
                                                          hri_lpmcu_misc_regs_arm_sleep_wakeup_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_ARM_SLEEP_WAKEUP_CTRL_reg(const void *const hw,
                                                           hri_lpmcu_misc_regs_arm_sleep_wakeup_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_arm_sleep_wakeup_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_ARM_SLEEP_WAKEUP_CTRL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->ARM_SLEEP_WAKEUP_CTRL.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_0_LP_GPIO_0_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg |= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_0_LP_GPIO_0_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg;
 tmp = (tmp & ((0x3Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_0_LP_GPIO_0_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg;
 tmp &= ~(0x3Fu << 0);
 tmp |= ((0x3Fu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_0_LP_GPIO_0_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg &= ~((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_0_LP_GPIO_0_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg ^= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_0_LP_GPIO_0_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg;
 tmp = (tmp & (0x3Fu << 0)) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_0_LP_GPIO_1_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg |= ((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_0_LP_GPIO_1_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg;
 tmp = (tmp & ((0x3Fu << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_0_LP_GPIO_1_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg;
 tmp &= ~(0x3Fu << 8);
 tmp |= ((0x3Fu << 8) & ((data) << 8));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_0_LP_GPIO_1_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg &= ~((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_0_LP_GPIO_1_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg ^= ((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_0_LP_GPIO_1_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg;
 tmp = (tmp & (0x3Fu << 8)) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_0_LP_GPIO_2_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg |= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_0_LP_GPIO_2_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg;
 tmp = (tmp & ((0x3Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_0_LP_GPIO_2_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg;
 tmp &= ~(0x3Fu << 16);
 tmp |= ((0x3Fu << 16) & ((data) << 16));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_0_LP_GPIO_2_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg &= ~((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_0_LP_GPIO_2_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg ^= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_0_LP_GPIO_2_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg;
 tmp = (tmp & (0x3Fu << 16)) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_0_LP_GPIO_3_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg |= ((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_0_LP_GPIO_3_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg;
 tmp = (tmp & ((0x3Fu << 24) & ((mask) << 24))) >> 24;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_0_LP_GPIO_3_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg;
 tmp &= ~(0x3Fu << 24);
 tmp |= ((0x3Fu << 24) & ((data) << 24));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_0_LP_GPIO_3_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg &= ~((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_0_LP_GPIO_3_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg ^= ((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_0_LP_GPIO_3_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg;
 tmp = (tmp & (0x3Fu << 24)) >> 24;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_0_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_0_reg(const void *const hw,
                                                    hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_0_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_0_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_0_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_0_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_0_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_0.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_1_LP_GPIO_4_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg |= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_1_LP_GPIO_4_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg;
 tmp = (tmp & ((0x3Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_1_LP_GPIO_4_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg;
 tmp &= ~(0x3Fu << 0);
 tmp |= ((0x3Fu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_1_LP_GPIO_4_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg &= ~((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_1_LP_GPIO_4_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg ^= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_1_LP_GPIO_4_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg;
 tmp = (tmp & (0x3Fu << 0)) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_1_LP_GPIO_5_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg |= ((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_1_LP_GPIO_5_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg;
 tmp = (tmp & ((0x3Fu << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_1_LP_GPIO_5_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg;
 tmp &= ~(0x3Fu << 8);
 tmp |= ((0x3Fu << 8) & ((data) << 8));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_1_LP_GPIO_5_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg &= ~((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_1_LP_GPIO_5_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg ^= ((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_1_LP_GPIO_5_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg;
 tmp = (tmp & (0x3Fu << 8)) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_1_LP_GPIO_6_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg |= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_1_LP_GPIO_6_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg;
 tmp = (tmp & ((0x3Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_1_LP_GPIO_6_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg;
 tmp &= ~(0x3Fu << 16);
 tmp |= ((0x3Fu << 16) & ((data) << 16));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_1_LP_GPIO_6_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg &= ~((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_1_LP_GPIO_6_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg ^= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_1_LP_GPIO_6_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg;
 tmp = (tmp & (0x3Fu << 16)) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_1_LP_GPIO_7_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg |= ((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_1_LP_GPIO_7_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg;
 tmp = (tmp & ((0x3Fu << 24) & ((mask) << 24))) >> 24;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_1_LP_GPIO_7_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg;
 tmp &= ~(0x3Fu << 24);
 tmp |= ((0x3Fu << 24) & ((data) << 24));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_1_LP_GPIO_7_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg &= ~((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_1_LP_GPIO_7_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg ^= ((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_1_LP_GPIO_7_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg;
 tmp = (tmp & (0x3Fu << 24)) >> 24;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_1_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_1_reg(const void *const hw,
                                                    hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_1_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_1_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_1_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_1_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_1_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_1.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_2_LP_GPIO_8_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg |= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_2_LP_GPIO_8_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg;
 tmp = (tmp & ((0x3Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_2_LP_GPIO_8_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg;
 tmp &= ~(0x3Fu << 0);
 tmp |= ((0x3Fu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_2_LP_GPIO_8_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg &= ~((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_2_LP_GPIO_8_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg ^= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_2_LP_GPIO_8_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg;
 tmp = (tmp & (0x3Fu << 0)) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_2_LP_GPIO_9_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg |= ((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_2_LP_GPIO_9_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg;
 tmp = (tmp & ((0x3Fu << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_2_LP_GPIO_9_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg;
 tmp &= ~(0x3Fu << 8);
 tmp |= ((0x3Fu << 8) & ((data) << 8));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_2_LP_GPIO_9_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg &= ~((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_2_LP_GPIO_9_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg ^= ((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_2_LP_GPIO_9_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg;
 tmp = (tmp & (0x3Fu << 8)) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_2_LP_GPIO_10_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg |= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_2_LP_GPIO_10_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg;
 tmp = (tmp & ((0x3Fu << 16) & ((mask) << 16)))
       >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_2_LP_GPIO_10_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg;
 tmp &= ~(0x3Fu << 16);
 tmp |= ((0x3Fu << 16) & ((data) << 16));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_2_LP_GPIO_10_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg &= ~((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_2_LP_GPIO_10_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg ^= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_2_LP_GPIO_10_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg;
 tmp = (tmp & (0x3Fu << 16)) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_2_LP_GPIO_11_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg |= ((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_2_LP_GPIO_11_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg;
 tmp = (tmp & ((0x3Fu << 24) & ((mask) << 24)))
       >> 24;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_2_LP_GPIO_11_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg;
 tmp &= ~(0x3Fu << 24);
 tmp |= ((0x3Fu << 24) & ((data) << 24));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_2_LP_GPIO_11_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg &= ~((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_2_LP_GPIO_11_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg ^= ((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_2_LP_GPIO_11_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg;
 tmp = (tmp & (0x3Fu << 24)) >> 24;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_2_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_2_reg(const void *const hw,
                                                    hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_2_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_2_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_2_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_2_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_2_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_2.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_3_LP_GPIO_12_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg |= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_3_LP_GPIO_12_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg;
 tmp = (tmp & ((0x3Fu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_3_LP_GPIO_12_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg;
 tmp &= ~(0x3Fu << 0);
 tmp |= ((0x3Fu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_3_LP_GPIO_12_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg &= ~((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_3_LP_GPIO_12_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg ^= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_3_LP_GPIO_12_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg;
 tmp = (tmp & (0x3Fu << 0)) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_3_LP_GPIO_13_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg |= ((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_3_LP_GPIO_13_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg;
 tmp = (tmp & ((0x3Fu << 8) & ((mask) << 8)))
       >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_3_LP_GPIO_13_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg;
 tmp &= ~(0x3Fu << 8);
 tmp |= ((0x3Fu << 8) & ((data) << 8));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_3_LP_GPIO_13_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg &= ~((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_3_LP_GPIO_13_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg ^= ((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_3_LP_GPIO_13_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg;
 tmp = (tmp & (0x3Fu << 8)) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_3_LP_GPIO_14_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg |= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_3_LP_GPIO_14_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg;
 tmp = (tmp & ((0x3Fu << 16) & ((mask) << 16)))
       >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_3_LP_GPIO_14_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg;
 tmp &= ~(0x3Fu << 16);
 tmp |= ((0x3Fu << 16) & ((data) << 16));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_3_LP_GPIO_14_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg &= ~((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_3_LP_GPIO_14_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg ^= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_3_LP_GPIO_14_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg;
 tmp = (tmp & (0x3Fu << 16)) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_3_LP_GPIO_15_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg |= ((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_3_LP_GPIO_15_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg;
 tmp = (tmp & ((0x3Fu << 24) & ((mask) << 24)))
       >> 24;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_3_LP_GPIO_15_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg;
 tmp &= ~(0x3Fu << 24);
 tmp |= ((0x3Fu << 24) & ((data) << 24));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_3_LP_GPIO_15_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg &= ~((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_3_LP_GPIO_15_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg ^= ((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_3_LP_GPIO_15_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg;
 tmp = (tmp & (0x3Fu << 24)) >> 24;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_3_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_3_reg(const void *const hw,
                                                    hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_3_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_3_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_3_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_3_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_3_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_3.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_4_LP_GPIO_16_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg |= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_4_LP_GPIO_16_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg;
 tmp = (tmp & ((0x3Fu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_4_LP_GPIO_16_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg;
 tmp &= ~(0x3Fu << 0);
 tmp |= ((0x3Fu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_4_LP_GPIO_16_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg &= ~((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_4_LP_GPIO_16_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg ^= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_4_LP_GPIO_16_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg;
 tmp = (tmp & (0x3Fu << 0)) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_4_LP_GPIO_17_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg |= ((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_4_LP_GPIO_17_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg;
 tmp = (tmp & ((0x3Fu << 8) & ((mask) << 8)))
       >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_4_LP_GPIO_17_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg;
 tmp &= ~(0x3Fu << 8);
 tmp |= ((0x3Fu << 8) & ((data) << 8));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_4_LP_GPIO_17_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg &= ~((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_4_LP_GPIO_17_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg ^= ((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_4_LP_GPIO_17_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg;
 tmp = (tmp & (0x3Fu << 8)) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_4_LP_GPIO_18_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg |= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_4_LP_GPIO_18_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg;
 tmp = (tmp & ((0x3Fu << 16) & ((mask) << 16)))
       >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_4_LP_GPIO_18_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg;
 tmp &= ~(0x3Fu << 16);
 tmp |= ((0x3Fu << 16) & ((data) << 16));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_4_LP_GPIO_18_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg &= ~((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_4_LP_GPIO_18_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg ^= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_4_LP_GPIO_18_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg;
 tmp = (tmp & (0x3Fu << 16)) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_4_LP_GPIO_19_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg |= ((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_4_LP_GPIO_19_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg;
 tmp = (tmp & ((0x3Fu << 24) & ((mask) << 24)))
       >> 24;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_4_LP_GPIO_19_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg;
 tmp &= ~(0x3Fu << 24);
 tmp |= ((0x3Fu << 24) & ((data) << 24));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_4_LP_GPIO_19_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg &= ~((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_4_LP_GPIO_19_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg ^= ((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_4_LP_GPIO_19_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg;
 tmp = (tmp & (0x3Fu << 24)) >> 24;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_4_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_4_reg(const void *const hw,
                                                    hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_4_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_4_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_4_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_4_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_4_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_4.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_5_LP_GPIO_20_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg |= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_5_LP_GPIO_20_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg;
 tmp = (tmp & ((0x3Fu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_5_LP_GPIO_20_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg;
 tmp &= ~(0x3Fu << 0);
 tmp |= ((0x3Fu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_5_LP_GPIO_20_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg &= ~((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_5_LP_GPIO_20_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg ^= ((0x3Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_5_LP_GPIO_20_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg;
 tmp = (tmp & (0x3Fu << 0)) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_5_LP_GPIO_21_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg |= ((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_5_LP_GPIO_21_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg;
 tmp = (tmp & ((0x3Fu << 8) & ((mask) << 8)))
       >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_5_LP_GPIO_21_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg;
 tmp &= ~(0x3Fu << 8);
 tmp |= ((0x3Fu << 8) & ((data) << 8));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_5_LP_GPIO_21_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg &= ~((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_5_LP_GPIO_21_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg ^= ((0x3Fu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_5_LP_GPIO_21_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg;
 tmp = (tmp & (0x3Fu << 8)) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_5_LP_GPIO_22_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg |= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_5_LP_GPIO_22_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg;
 tmp = (tmp & ((0x3Fu << 16) & ((mask) << 16)))
       >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_5_LP_GPIO_22_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg;
 tmp &= ~(0x3Fu << 16);
 tmp |= ((0x3Fu << 16) & ((data) << 16));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_5_LP_GPIO_22_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg &= ~((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_5_LP_GPIO_22_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg ^= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_5_LP_GPIO_22_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg;
 tmp = (tmp & (0x3Fu << 16)) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_5_LP_GPIO_23_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg |= ((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_5_LP_GPIO_23_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg;
 tmp = (tmp & ((0x3Fu << 24) & ((mask) << 24)))
       >> 24;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_5_LP_GPIO_23_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg;
 tmp &= ~(0x3Fu << 24);
 tmp |= ((0x3Fu << 24) & ((data) << 24));
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_5_LP_GPIO_23_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg &= ~((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_5_LP_GPIO_23_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg ^= ((0x3Fu << 24) & ((mask) << 24));
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_5_LP_GPIO_23_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg;
 tmp = (tmp & (0x3Fu << 24)) >> 24;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_MEGA_MUX_IO_SEL_5_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t
hri_lpmcumiscregsmiscregs_get_MEGA_MUX_IO_SEL_5_reg(const void *const hw,
                                                    hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_MEGA_MUX_IO_SEL_5_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_MEGA_MUX_IO_SEL_5_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_MEGA_MUX_IO_SEL_5_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_mega_mux_io_sel_5_reg_t
hri_lpmcumiscregsmiscregs_read_MEGA_MUX_IO_SEL_5_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->MEGA_MUX_IO_SEL_5.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_SENS_ADC_CLK_CTRL_INVERT_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg |= (0x1u << 20);
 ;
}

static inline 
# 17409 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 17409 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_SENS_ADC_CLK_CTRL_INVERT_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg;
 tmp = (tmp & (0x1u << 20)) >> 20;
 return (
# 17414 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 17414 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_SENS_ADC_CLK_CTRL_INVERT_bit(const void *const hw, 
# 17417 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                     _Bool 
# 17417 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg;
 tmp &= ~(0x1u << 20);
 tmp |= value << 20;
 ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_SENS_ADC_CLK_CTRL_INVERT_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg &= ~(0x1u << 20);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_SENS_ADC_CLK_CTRL_INVERT_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg ^= (0x1u << 20);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_set_SENS_ADC_CLK_CTRL_FRAC_PART_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg |= ((0xFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_SENS_ADC_CLK_CTRL_FRAC_PART_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg;
 tmp = (tmp & ((0xFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_SENS_ADC_CLK_CTRL_FRAC_PART_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg;
 tmp &= ~(0xFFu << 0);
 tmp |= ((0xFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_SENS_ADC_CLK_CTRL_FRAC_PART_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg &= ~((0xFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_SENS_ADC_CLK_CTRL_FRAC_PART_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg ^= ((0xFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_SENS_ADC_CLK_CTRL_FRAC_PART_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg;
 tmp = (tmp & (0xFFu << 0)) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_SENS_ADC_CLK_CTRL_INT_PART_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg |= ((0xFFFu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_SENS_ADC_CLK_CTRL_INT_PART_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg;
 tmp = (tmp & ((0xFFFu << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_SENS_ADC_CLK_CTRL_INT_PART_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg;
 tmp &= ~(0xFFFu << 8);
 tmp |= ((0xFFFu << 8) & ((data) << 8));
 ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_SENS_ADC_CLK_CTRL_INT_PART_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg &= ~((0xFFFu << 8) & ((mask) << 8));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_SENS_ADC_CLK_CTRL_INT_PART_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg ^= ((0xFFFu << 8) & ((mask) << 8));
 ;
}

static inline hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_SENS_ADC_CLK_CTRL_INT_PART_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg;
 tmp = (tmp & (0xFFFu << 8)) >> 8;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_SENS_ADC_CLK_CTRL_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_SENS_ADC_CLK_CTRL_reg(const void *const hw,
                                                    hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_SENS_ADC_CLK_CTRL_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_SENS_ADC_CLK_CTRL_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_SENS_ADC_CLK_CTRL_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_sens_adc_clk_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_SENS_ADC_CLK_CTRL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->SENS_ADC_CLK_CTRL.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_IRQ_CTRL_BLE_LVL_OSC_EN_IRQ_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 17618 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 17618 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_IRQ_CTRL_BLE_LVL_OSC_EN_IRQ_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp = (tmp & (0x1u << 0))
       >> 0;
 return (
# 17624 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 17624 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_IRQ_CTRL_BLE_LVL_OSC_EN_IRQ_EN_bit(const void *const hw, 
# 17627 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                           _Bool 
# 17627 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_IRQ_CTRL_BLE_LVL_OSC_EN_IRQ_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_IRQ_CTRL_BLE_LVL_OSC_EN_IRQ_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_IRQ_CTRL_BLE_LVL_OSC_EN_IRQ_CLR_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 17659 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 17659 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_IRQ_CTRL_BLE_LVL_OSC_EN_IRQ_CLR_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 17665 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 17665 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_IRQ_CTRL_BLE_LVL_OSC_EN_IRQ_CLR_bit(const void *const hw, 
# 17668 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                            _Bool 
# 17668 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                 value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_IRQ_CTRL_BLE_LVL_OSC_EN_IRQ_CLR_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_IRQ_CTRL_BLE_LVL_OSC_EN_IRQ_CLR_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_IRQ_CTRL_BLE_LVL_WAKEUP_LP_IRQ_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg |= (0x1u << 2);
 ;
}

static inline 
# 17700 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 17700 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_IRQ_CTRL_BLE_LVL_WAKEUP_LP_IRQ_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp = (tmp & (0x1u << 2))
       >> 2;
 return (
# 17706 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 17706 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_IRQ_CTRL_BLE_LVL_WAKEUP_LP_IRQ_EN_bit(const void *const hw,
                                                                                         
# 17710 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                        _Bool 
# 17710 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_IRQ_CTRL_BLE_LVL_WAKEUP_LP_IRQ_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_IRQ_CTRL_BLE_LVL_WAKEUP_LP_IRQ_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg ^= (0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_IRQ_CTRL_BLE_LVL_WAKEUP_LP_IRQ_CLR_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg |= (0x1u << 3);
 ;
}

static inline 
# 17742 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 17742 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_IRQ_CTRL_BLE_LVL_WAKEUP_LP_IRQ_CLR_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 17748 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 17748 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_IRQ_CTRL_BLE_LVL_WAKEUP_LP_IRQ_CLR_bit(const void *const hw,
                                                                                          
# 17752 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                         _Bool 
# 17752 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                           value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_IRQ_CTRL_BLE_LVL_WAKEUP_LP_IRQ_CLR_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_IRQ_CTRL_BLE_LVL_WAKEUP_LP_IRQ_CLR_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg ^= (0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_IRQ_CTRL_BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg |= (0x1u << 4);
 ;
}

static inline 
# 17784 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 17784 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_IRQ_CTRL_BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 17790 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 17790 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_IRQ_CTRL_BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_EN_bit(const void *const hw,
                                                                                                   
# 17794 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 17794 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_IRQ_CTRL_BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg &= ~(0x1u << 4);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_CTRL_BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg ^= (0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_IRQ_CTRL_BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_CLR_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg |= (0x1u << 5);
 ;
}

static inline 
# 17827 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 17827 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_IRQ_CTRL_BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_CLR_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp = (tmp & (0x1u << 5))
       >> 5;
 return (
# 17833 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 17833 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_CTRL_BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_CLR_bit(const void *const hw, 
# 17837 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                      _Bool 
# 17837 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                           value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_CTRL_BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_CLR_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg &= ~(0x1u << 5);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_CTRL_BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_CLR_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg ^= (0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_IRQ_CTRL_BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg |= (0x1u << 6);
 ;
}

static inline 
# 17871 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 17871 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_IRQ_CTRL_BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp = (tmp & (0x1u << 6))
       >> 6;
 return (
# 17877 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 17877 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_CTRL_BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_EN_bit(const void *const hw, 
# 17881 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                       _Bool 
# 17881 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                            value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_CTRL_BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg &= ~(0x1u << 6);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_CTRL_BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg ^= (0x1u << 6);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_set_IRQ_CTRL_BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_CLR_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg |= (0x1u << 7);
 ;
}

static inline 
# 17916 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool

# 17917 "../hri/hri_lpmcu_misc_regs_b11.h"
hri_lpmcumiscregsmiscregs_get_IRQ_CTRL_BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_CLR_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp = (tmp & (0x1u << 7))
       >> 7;
 return (
# 17923 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 17923 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_IRQ_CTRL_BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_CLR_bit(const void *const hw, 
# 17927 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                        _Bool 
# 17927 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                             value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_IRQ_CTRL_BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_CLR_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg &= ~(0x1u << 7);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_CTRL_BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_CLR_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg ^= (0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_IRQ_CTRL_RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg |= (0x1u << 8);
 ;
}

static inline 
# 17961 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 17961 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_IRQ_CTRL_RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp = (tmp & (0x1u << 8))
       >> 8;
 return (
# 17967 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 17967 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_IRQ_CTRL_RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_EN_bit(const void *const hw,
                                                                                                  
# 17971 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                 _Bool 
# 17971 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                      value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp &= ~(0x1u << 8);
 tmp |= value << 8;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_IRQ_CTRL_RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg &= ~(0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_IRQ_CTRL_RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg ^= (0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_IRQ_CTRL_RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_CLR_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg |= (0x1u << 9);
 ;
}

static inline 
# 18003 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18003 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_IRQ_CTRL_RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_CLR_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp = (tmp & (0x1u << 9))
       >> 9;
 return (
# 18009 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18009 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_IRQ_CTRL_RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_CLR_bit(const void *const hw,
                                                                                                   
# 18013 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 18013 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp &= ~(0x1u << 9);
 tmp |= value << 9;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_IRQ_CTRL_RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_CLR_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg &= ~(0x1u << 9);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_IRQ_CTRL_RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_CLR_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg ^= (0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_IRQ_CTRL_reg(const void *const hw,
                                                              hri_lpmcu_misc_regs_irq_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_irq_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_CTRL_reg(const void *const hw, hri_lpmcu_misc_regs_irq_ctrl_reg_t mask)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_IRQ_CTRL_reg(const void *const hw,
                                                                hri_lpmcu_misc_regs_irq_ctrl_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_IRQ_CTRL_reg(const void *const hw,
                                                                hri_lpmcu_misc_regs_irq_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_IRQ_CTRL_reg(const void *const hw,
                                                                 hri_lpmcu_misc_regs_irq_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_irq_ctrl_reg_t hri_lpmcumiscregsmiscregs_read_IRQ_CTRL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->IRQ_CTRL.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD2A_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 18092 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18092 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD2A_MEM_RWM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 0))
       >> 0;
 return (
# 18098 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18098 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD2A_MEM_RWM_EN_bit(const void *const hw, 
# 18101 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                           _Bool 
# 18101 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD2A_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD2A_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD2A_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 18133 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18133 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD2A_MEM_WM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 18139 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18139 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD2A_MEM_WM_EN_bit(const void *const hw, 
# 18142 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 18142 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD2A_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD2A_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD2A_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 2);
 ;
}

static inline 
# 18174 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18174 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD2A_MEM_RM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 2))
       >> 2;
 return (
# 18180 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18180 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD2A_MEM_RM_EN_bit(const void *const hw, 
# 18183 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 18183 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD2A_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD2A_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD2B_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 4);
 ;
}

static inline 
# 18215 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18215 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD2B_MEM_RWM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 18221 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18221 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD2B_MEM_RWM_EN_bit(const void *const hw, 
# 18224 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                           _Bool 
# 18224 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD2B_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD2B_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD2B_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 5);
 ;
}

static inline 
# 18256 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18256 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD2B_MEM_WM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 5))
       >> 5;
 return (
# 18262 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18262 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD2B_MEM_WM_EN_bit(const void *const hw, 
# 18265 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 18265 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD2B_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD2B_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD2B_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 6);
 ;
}

static inline 
# 18297 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18297 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD2B_MEM_RM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 6))
       >> 6;
 return (
# 18303 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18303 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD2B_MEM_RM_EN_bit(const void *const hw, 
# 18306 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 18306 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD2B_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD2B_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD3A_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 8);
 ;
}

static inline 
# 18338 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18338 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD3A_MEM_RWM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 8))
       >> 8;
 return (
# 18344 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18344 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD3A_MEM_RWM_EN_bit(const void *const hw, 
# 18347 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                           _Bool 
# 18347 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 8);
 tmp |= value << 8;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD3A_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD3A_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD3A_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 9);
 ;
}

static inline 
# 18379 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18379 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD3A_MEM_WM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 9))
       >> 9;
 return (
# 18385 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18385 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD3A_MEM_WM_EN_bit(const void *const hw, 
# 18388 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 18388 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 9);
 tmp |= value << 9;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD3A_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD3A_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD3A_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 10);
 ;
}

static inline 
# 18420 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18420 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD3A_MEM_RM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 10))
       >> 10;
 return (
# 18426 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18426 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD3A_MEM_RM_EN_bit(const void *const hw, 
# 18429 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 18429 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 10);
 tmp |= value << 10;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD3A_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 10);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD3A_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 10);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD3B_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 12);
 ;
}

static inline 
# 18461 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18461 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD3B_MEM_RWM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 12))
       >> 12;
 return (
# 18467 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18467 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD3B_MEM_RWM_EN_bit(const void *const hw, 
# 18470 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                           _Bool 
# 18470 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 12);
 tmp |= value << 12;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD3B_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 12);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD3B_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 12);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD3B_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 13);
 ;
}

static inline 
# 18502 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18502 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD3B_MEM_WM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 13))
       >> 13;
 return (
# 18508 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18508 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD3B_MEM_WM_EN_bit(const void *const hw, 
# 18511 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 18511 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 13);
 tmp |= value << 13;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD3B_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 13);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD3B_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 13);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD3B_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 14);
 ;
}

static inline 
# 18543 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18543 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD3B_MEM_RM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 14))
       >> 14;
 return (
# 18549 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18549 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD3B_MEM_RM_EN_bit(const void *const hw, 
# 18552 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 18552 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 14);
 tmp |= value << 14;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD3B_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 14);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD3B_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 14);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD3C_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 16);
 ;
}

static inline 
# 18584 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18584 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD3C_MEM_RWM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 16))
       >> 16;
 return (
# 18590 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18590 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD3C_MEM_RWM_EN_bit(const void *const hw, 
# 18593 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                           _Bool 
# 18593 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 16);
 tmp |= value << 16;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD3C_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 16);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD3C_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 16);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD3C_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 17);
 ;
}

static inline 
# 18625 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18625 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD3C_MEM_WM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 17))
       >> 17;
 return (
# 18631 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18631 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD3C_MEM_WM_EN_bit(const void *const hw, 
# 18634 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 18634 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 17);
 tmp |= value << 17;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD3C_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 17);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD3C_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 17);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD3C_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 18);
 ;
}

static inline 
# 18666 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18666 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD3C_MEM_RM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 18))
       >> 18;
 return (
# 18672 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18672 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD3C_MEM_RM_EN_bit(const void *const hw, 
# 18675 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 18675 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 18);
 tmp |= value << 18;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD3C_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 18);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD3C_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 18);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD5_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 20);
 ;
}

static inline 
# 18707 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18707 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD5_MEM_RWM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 20))
       >> 20;
 return (
# 18713 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18713 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD5_MEM_RWM_EN_bit(const void *const hw, 
# 18716 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 18716 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 20);
 tmp |= value << 20;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD5_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 20);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD5_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 20);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD5_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 21);
 ;
}

static inline 
# 18748 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18748 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD5_MEM_WM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 21)) >> 21;
 return (
# 18753 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18753 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD5_MEM_WM_EN_bit(const void *const hw, 
# 18756 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                         _Bool 
# 18756 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 21);
 tmp |= value << 21;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD5_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 21);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD5_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 21);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD5_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 22);
 ;
}

static inline 
# 18788 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18788 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD5_MEM_RM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 22)) >> 22;
 return (
# 18793 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18793 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD5_MEM_RM_EN_bit(const void *const hw, 
# 18796 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                         _Bool 
# 18796 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 22);
 tmp |= value << 22;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD5_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 22);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD5_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 22);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD8_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 24);
 ;
}

static inline 
# 18828 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18828 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD8_MEM_RWM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 24))
       >> 24;
 return (
# 18834 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18834 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD8_MEM_RWM_EN_bit(const void *const hw, 
# 18837 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 18837 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 24);
 tmp |= value << 24;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD8_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 24);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD8_MEM_RWM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 24);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD8_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 25);
 ;
}

static inline 
# 18869 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18869 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD8_MEM_WM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 25)) >> 25;
 return (
# 18874 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18874 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD8_MEM_WM_EN_bit(const void *const hw, 
# 18877 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                         _Bool 
# 18877 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 25);
 tmp |= value << 25;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD8_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 25);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD8_MEM_WM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 25);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_PD8_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= (0x1u << 26);
 ;
}

static inline 
# 18909 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18909 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_PD8_MEM_RM_EN_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp = (tmp & (0x1u << 26)) >> 26;
 return (
# 18914 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 18914 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_PD8_MEM_RM_EN_bit(const void *const hw, 
# 18917 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                         _Bool 
# 18917 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= ~(0x1u << 26);
 tmp |= value << 26;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_PD8_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~(0x1u << 26);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_PD8_MEM_RM_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= (0x1u << 26);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MSEMI_MEM_CTRL_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_msemi_mem_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_msemi_mem_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_MSEMI_MEM_CTRL_reg(const void *const hw, hri_lpmcu_misc_regs_msemi_mem_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MSEMI_MEM_CTRL_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_msemi_mem_ctrl_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MSEMI_MEM_CTRL_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_msemi_mem_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MSEMI_MEM_CTRL_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_msemi_mem_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_msemi_mem_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_MSEMI_MEM_CTRL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->MSEMI_MEM_CTRL.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_FORCE_CTRL_SCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 18996 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 18996 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_FORCE_CTRL_SCLK_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 19001 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 19001 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_FORCE_CTRL_SCLK_EN_bit(const void *const hw, 
# 19004 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                     _Bool 
# 19004 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_FORCE_CTRL_SCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_FORCE_CTRL_SCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_FORCE_CTRL_SCLK_VAL_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 19036 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 19036 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_FORCE_CTRL_SCLK_VAL_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 19041 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 19041 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_FORCE_CTRL_SCLK_VAL_bit(const void *const hw, 
# 19044 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                      _Bool 
# 19044 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                           value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_FORCE_CTRL_SCLK_VAL_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_FORCE_CTRL_SCLK_VAL_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_FORCE_CTRL_DCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg |= (0x1u << 2);
 ;
}

static inline 
# 19076 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 19076 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_FORCE_CTRL_DCLK_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 19081 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 19081 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_FORCE_CTRL_DCLK_EN_bit(const void *const hw, 
# 19084 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                     _Bool 
# 19084 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_FORCE_CTRL_DCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_FORCE_CTRL_DCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg ^= (0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_FORCE_CTRL_DCLK_VAL_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg |= (0x1u << 3);
 ;
}

static inline 
# 19116 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 19116 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_FORCE_CTRL_DCLK_VAL_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 19121 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 19121 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_FORCE_CTRL_DCLK_VAL_bit(const void *const hw, 
# 19124 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                      _Bool 
# 19124 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                           value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_FORCE_CTRL_DCLK_VAL_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_FORCE_CTRL_DCLK_VAL_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg ^= (0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_FORCE_CTRL_PCLKG_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg |= (0x1u << 4);
 ;
}

static inline 
# 19156 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 19156 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_FORCE_CTRL_PCLKG_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp = (tmp & (0x1u << 4)) >> 4;
 return (
# 19161 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 19161 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_FORCE_CTRL_PCLKG_EN_bit(const void *const hw, 
# 19164 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                      _Bool 
# 19164 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                           value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_FORCE_CTRL_PCLKG_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_FORCE_CTRL_PCLKG_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg ^= (0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_FORCE_CTRL_PCLKG_VAL_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg |= (0x1u << 5);
 ;
}

static inline 
# 19196 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 19196 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_FORCE_CTRL_PCLKG_VAL_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 19201 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 19201 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_FORCE_CTRL_PCLKG_VAL_bit(const void *const hw, 
# 19204 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                       _Bool 
# 19204 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                            value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_FORCE_CTRL_PCLKG_VAL_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_FORCE_CTRL_PCLKG_VAL_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg ^= (0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_FORCE_CTRL_WICENREQ_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg |= (0x1u << 6);
 ;
}

static inline 
# 19236 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 19236 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_FORCE_CTRL_WICENREQ_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 19241 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 19241 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_FORCE_CTRL_WICENREQ_EN_bit(const void *const hw, 
# 19244 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                         _Bool 
# 19244 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_FORCE_CTRL_WICENREQ_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_FORCE_CTRL_WICENREQ_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg ^= (0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_FORCE_CTRL_WICENREQ_VAL_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg |= (0x1u << 7);
 ;
}

static inline 
# 19276 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 19276 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_FORCE_CTRL_WICENREQ_VAL_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp = (tmp & (0x1u << 7))
       >> 7;
 return (
# 19282 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 19282 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_FORCE_CTRL_WICENREQ_VAL_bit(const void *const hw, 
# 19285 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 19285 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_FORCE_CTRL_WICENREQ_VAL_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_FORCE_CTRL_WICENREQ_VAL_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg ^= (0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_FORCE_CTRL_GPIO_GCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg |= (0x1u << 8);
 ;
}

static inline 
# 19317 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 19317 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_FORCE_CTRL_GPIO_GCLK_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp = (tmp & (0x1u << 8))
       >> 8;
 return (
# 19323 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 19323 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_FORCE_CTRL_GPIO_GCLK_EN_bit(const void *const hw, 
# 19326 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 19326 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp &= ~(0x1u << 8);
 tmp |= value << 8;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_FORCE_CTRL_GPIO_GCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg &= ~(0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_FORCE_CTRL_GPIO_GCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg ^= (0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_FORCE_CTRL_COUNTER_PGCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg |= (0x1u << 9);
 ;
}

static inline 
# 19358 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 19358 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_FORCE_CTRL_COUNTER_PGCLK_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp = (tmp & (0x1u << 9))
       >> 9;
 return (
# 19364 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 19364 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_FORCE_CTRL_COUNTER_PGCLK_EN_bit(const void *const hw,
                                                                                         
# 19368 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                        _Bool 
# 19368 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp &= ~(0x1u << 9);
 tmp |= value << 9;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_FORCE_CTRL_COUNTER_PGCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg &= ~(0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_FORCE_CTRL_COUNTER_PGCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg ^= (0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_FORCE_CTRL_DUALTIMER_PGCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg |= (0x1u << 10);
 ;
}

static inline 
# 19400 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 19400 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_FORCE_CTRL_DUALTIMER_PGCLK_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp = (tmp & (0x1u << 10))
       >> 10;
 return (
# 19406 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 19406 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_FORCE_CTRL_DUALTIMER_PGCLK_EN_bit(const void *const hw,
                                                                                           
# 19410 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                          _Bool 
# 19410 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                            value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp &= ~(0x1u << 10);
 tmp |= value << 10;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_FORCE_CTRL_DUALTIMER_PGCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg &= ~(0x1u << 10);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_FORCE_CTRL_DUALTIMER_PGCLK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg ^= (0x1u << 10);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_FORCE_CTRL_WICENACK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg |= (0x1u << 11);
 ;
}

static inline 
# 19442 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 19442 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_FORCE_CTRL_WICENACK_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp = (tmp & (0x1u << 11)) >> 11;
 return (
# 19447 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 19447 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_FORCE_CTRL_WICENACK_EN_bit(const void *const hw, 
# 19450 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                         _Bool 
# 19450 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                              value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp &= ~(0x1u << 11);
 tmp |= value << 11;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_FORCE_CTRL_WICENACK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg &= ~(0x1u << 11);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_FORCE_CTRL_WICENACK_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg ^= (0x1u << 11);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_FORCE_CTRL_WICENACK_VAL_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg |= (0x1u << 12);
 ;
}

static inline 
# 19482 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 19482 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_LPMCU_FORCE_CTRL_WICENACK_VAL_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp = (tmp & (0x1u << 12))
       >> 12;
 return (
# 19488 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 19488 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_FORCE_CTRL_WICENACK_VAL_bit(const void *const hw, 
# 19491 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                          _Bool 
# 19491 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                               value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp &= ~(0x1u << 12);
 tmp |= value << 12;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_FORCE_CTRL_WICENACK_VAL_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg &= ~(0x1u << 12);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_LPMCU_FORCE_CTRL_WICENACK_VAL_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg ^= (0x1u << 12);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_LPMCU_FORCE_CTRL_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_lpmcu_force_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_force_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_LPMCU_FORCE_CTRL_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_lpmcu_force_ctrl_reg_t mask)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_LPMCU_FORCE_CTRL_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_lpmcu_force_ctrl_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_LPMCU_FORCE_CTRL_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_lpmcu_force_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_LPMCU_FORCE_CTRL_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_lpmcu_force_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_lpmcu_force_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_LPMCU_FORCE_CTRL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->LPMCU_FORCE_CTRL.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_BLE_DEEP_SLEEP_ENABLES_FW_TIMER_CORR_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BLE_DEEP_SLEEP_ENABLES.reg |= (0x1u << 0);
 ;
}

static inline 
# 19572 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 19572 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_BLE_DEEP_SLEEP_ENABLES_FW_TIMER_CORR_EN_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->BLE_DEEP_SLEEP_ENABLES.reg;
 tmp = (tmp & (0x1u << 0))
       >> 0;
 return (
# 19578 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 19578 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_BLE_DEEP_SLEEP_ENABLES_FW_TIMER_CORR_EN_bit(const void *const hw,
                                                                                               
# 19582 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                              _Bool 
# 19582 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->BLE_DEEP_SLEEP_ENABLES.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->BLE_DEEP_SLEEP_ENABLES.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_BLE_DEEP_SLEEP_ENABLES_FW_TIMER_CORR_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BLE_DEEP_SLEEP_ENABLES.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_BLE_DEEP_SLEEP_ENABLES_FW_TIMER_CORR_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BLE_DEEP_SLEEP_ENABLES.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_BLE_DEEP_SLEEP_ENABLES_HW_TIMER_CORR_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BLE_DEEP_SLEEP_ENABLES.reg |= (0x1u << 1);
 ;
}

static inline 
# 19614 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 19614 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_BLE_DEEP_SLEEP_ENABLES_HW_TIMER_CORR_EN_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->BLE_DEEP_SLEEP_ENABLES.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 19620 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 19620 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_BLE_DEEP_SLEEP_ENABLES_HW_TIMER_CORR_EN_bit(const void *const hw,
                                                                                               
# 19624 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                              _Bool 
# 19624 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                                value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->BLE_DEEP_SLEEP_ENABLES.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->BLE_DEEP_SLEEP_ENABLES.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_BLE_DEEP_SLEEP_ENABLES_HW_TIMER_CORR_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BLE_DEEP_SLEEP_ENABLES.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_BLE_DEEP_SLEEP_ENABLES_HW_TIMER_CORR_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->BLE_DEEP_SLEEP_ENABLES.reg ^= (0x1u << 1);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_set_BLE_DEEP_SLEEP_ENABLES_reg(const void *const hw,
                                                         hri_lpmcu_misc_regs_ble_deep_sleep_enables_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->BLE_DEEP_SLEEP_ENABLES.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_ble_deep_sleep_enables_reg_t
hri_lpmcumiscregsmiscregs_get_BLE_DEEP_SLEEP_ENABLES_reg(const void *const hw,
                                                         hri_lpmcu_misc_regs_ble_deep_sleep_enables_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->BLE_DEEP_SLEEP_ENABLES.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_BLE_DEEP_SLEEP_ENABLES_reg(const void *const hw,
                                                           hri_lpmcu_misc_regs_ble_deep_sleep_enables_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->BLE_DEEP_SLEEP_ENABLES.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_BLE_DEEP_SLEEP_ENABLES_reg(const void *const hw,
                                                           hri_lpmcu_misc_regs_ble_deep_sleep_enables_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->BLE_DEEP_SLEEP_ENABLES.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_BLE_DEEP_SLEEP_ENABLES_reg(const void *const hw,
                                                            hri_lpmcu_misc_regs_ble_deep_sleep_enables_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->BLE_DEEP_SLEEP_ENABLES.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_ble_deep_sleep_enables_reg_t
hri_lpmcumiscregsmiscregs_read_BLE_DEEP_SLEEP_ENABLES_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->BLE_DEEP_SLEEP_ENABLES.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_DEEP_SLEEP_HW_TIMER_CORR_WAIT_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->DEEP_SLEEP_HW_TIMER_CORR.reg |= ((0x3FFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t
hri_lpmcumiscregsmiscregs_get_DEEP_SLEEP_HW_TIMER_CORR_WAIT_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->DEEP_SLEEP_HW_TIMER_CORR.reg;
 tmp = (tmp & ((0x3FFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_DEEP_SLEEP_HW_TIMER_CORR_WAIT_bf(
    const void *const hw, hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->DEEP_SLEEP_HW_TIMER_CORR.reg;
 tmp &= ~(0x3FFu << 0);
 tmp |= ((0x3FFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->DEEP_SLEEP_HW_TIMER_CORR.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_DEEP_SLEEP_HW_TIMER_CORR_WAIT_bf(
    const void *const hw, hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->DEEP_SLEEP_HW_TIMER_CORR.reg &= ~((0x3FFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_DEEP_SLEEP_HW_TIMER_CORR_WAIT_bf(
    const void *const hw, hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->DEEP_SLEEP_HW_TIMER_CORR.reg ^= ((0x3FFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t
hri_lpmcumiscregsmiscregs_read_DEEP_SLEEP_HW_TIMER_CORR_WAIT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->DEEP_SLEEP_HW_TIMER_CORR.reg;
 tmp = (tmp & (0x3FFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_DEEP_SLEEP_HW_TIMER_CORR_RTC_TOSC_bf(
    const void *const hw, hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->DEEP_SLEEP_HW_TIMER_CORR.reg |= ((0x3FFFFu << 12) & ((mask) << 12));
 ;
}

static inline hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t
hri_lpmcumiscregsmiscregs_get_DEEP_SLEEP_HW_TIMER_CORR_RTC_TOSC_bf(
    const void *const hw, hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->DEEP_SLEEP_HW_TIMER_CORR.reg;
 tmp = (tmp & ((0x3FFFFu << 12) & ((mask) << 12)))
       >> 12;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_DEEP_SLEEP_HW_TIMER_CORR_RTC_TOSC_bf(
    const void *const hw, hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->DEEP_SLEEP_HW_TIMER_CORR.reg;
 tmp &= ~(0x3FFFFu << 12);
 tmp |= ((0x3FFFFu << 12) & ((data) << 12));
 ((LpmcuMiscRegs *)hw)->DEEP_SLEEP_HW_TIMER_CORR.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_DEEP_SLEEP_HW_TIMER_CORR_RTC_TOSC_bf(
    const void *const hw, hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->DEEP_SLEEP_HW_TIMER_CORR.reg &= ~((0x3FFFFu << 12) & ((mask) << 12));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_DEEP_SLEEP_HW_TIMER_CORR_RTC_TOSC_bf(
    const void *const hw, hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->DEEP_SLEEP_HW_TIMER_CORR.reg ^= ((0x3FFFFu << 12) & ((mask) << 12));
 ;
}

static inline hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t
hri_lpmcumiscregsmiscregs_read_DEEP_SLEEP_HW_TIMER_CORR_RTC_TOSC_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->DEEP_SLEEP_HW_TIMER_CORR.reg;
 tmp = (tmp & (0x3FFFFu << 12))
       >> 12;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_DEEP_SLEEP_HW_TIMER_CORR_reg(const void *const hw,
                                                           hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->DEEP_SLEEP_HW_TIMER_CORR.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t
hri_lpmcumiscregsmiscregs_get_DEEP_SLEEP_HW_TIMER_CORR_reg(const void *const hw,
                                                           hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->DEEP_SLEEP_HW_TIMER_CORR.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_DEEP_SLEEP_HW_TIMER_CORR_reg(const void *const hw,
                                                             hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->DEEP_SLEEP_HW_TIMER_CORR.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_DEEP_SLEEP_HW_TIMER_CORR_reg(const void *const hw,
                                                             hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->DEEP_SLEEP_HW_TIMER_CORR.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_DEEP_SLEEP_HW_TIMER_CORR_reg(const void *const hw,
                                                              hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->DEEP_SLEEP_HW_TIMER_CORR.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_deep_sleep_hw_timer_corr_reg_t
hri_lpmcumiscregsmiscregs_read_DEEP_SLEEP_HW_TIMER_CORR_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->DEEP_SLEEP_HW_TIMER_CORR.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_REMAP_IDRAM1_BASE_ADDR_REMAP_IDRAM1_BASE_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_idram1_base_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_BASE_ADDR.reg
     |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_remap_idram1_base_addr_reg_t
hri_lpmcumiscregsmiscregs_get_REMAP_IDRAM1_BASE_ADDR_REMAP_IDRAM1_BASE_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_idram1_base_addr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_BASE_ADDR.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_REMAP_IDRAM1_BASE_ADDR_REMAP_IDRAM1_BASE_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_idram1_base_addr_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_BASE_ADDR.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_BASE_ADDR.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_REMAP_IDRAM1_BASE_ADDR_REMAP_IDRAM1_BASE_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_idram1_base_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_BASE_ADDR.reg
     &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_REMAP_IDRAM1_BASE_ADDR_REMAP_IDRAM1_BASE_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_idram1_base_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_BASE_ADDR.reg
     ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_remap_idram1_base_addr_reg_t
hri_lpmcumiscregsmiscregs_read_REMAP_IDRAM1_BASE_ADDR_REMAP_IDRAM1_BASE_ADDR_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_BASE_ADDR.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_REMAP_IDRAM1_BASE_ADDR_reg(const void *const hw,
                                                         hri_lpmcu_misc_regs_remap_idram1_base_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_BASE_ADDR.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_remap_idram1_base_addr_reg_t
hri_lpmcumiscregsmiscregs_get_REMAP_IDRAM1_BASE_ADDR_reg(const void *const hw,
                                                         hri_lpmcu_misc_regs_remap_idram1_base_addr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_BASE_ADDR.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_REMAP_IDRAM1_BASE_ADDR_reg(const void *const hw,
                                                           hri_lpmcu_misc_regs_remap_idram1_base_addr_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_BASE_ADDR.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_REMAP_IDRAM1_BASE_ADDR_reg(const void *const hw,
                                                           hri_lpmcu_misc_regs_remap_idram1_base_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_BASE_ADDR.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_REMAP_IDRAM1_BASE_ADDR_reg(const void *const hw,
                                                            hri_lpmcu_misc_regs_remap_idram1_base_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_BASE_ADDR.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_remap_idram1_base_addr_reg_t
hri_lpmcumiscregsmiscregs_read_REMAP_IDRAM1_BASE_ADDR_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_BASE_ADDR.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_REMAP_IDRAM1_END_ADDR_REMAP_IDRAM1_END_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_idram1_end_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_END_ADDR.reg
     |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_remap_idram1_end_addr_reg_t
hri_lpmcumiscregsmiscregs_get_REMAP_IDRAM1_END_ADDR_REMAP_IDRAM1_END_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_idram1_end_addr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_END_ADDR.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_REMAP_IDRAM1_END_ADDR_REMAP_IDRAM1_END_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_idram1_end_addr_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_END_ADDR.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_END_ADDR.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_REMAP_IDRAM1_END_ADDR_REMAP_IDRAM1_END_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_idram1_end_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_END_ADDR.reg
     &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_REMAP_IDRAM1_END_ADDR_REMAP_IDRAM1_END_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_idram1_end_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_END_ADDR.reg
     ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_remap_idram1_end_addr_reg_t
hri_lpmcumiscregsmiscregs_read_REMAP_IDRAM1_END_ADDR_REMAP_IDRAM1_END_ADDR_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_END_ADDR.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_REMAP_IDRAM1_END_ADDR_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_remap_idram1_end_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_END_ADDR.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_remap_idram1_end_addr_reg_t
hri_lpmcumiscregsmiscregs_get_REMAP_IDRAM1_END_ADDR_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_remap_idram1_end_addr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_END_ADDR.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_REMAP_IDRAM1_END_ADDR_reg(const void *const hw,
                                                          hri_lpmcu_misc_regs_remap_idram1_end_addr_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_END_ADDR.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_REMAP_IDRAM1_END_ADDR_reg(const void *const hw,
                                                          hri_lpmcu_misc_regs_remap_idram1_end_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_END_ADDR.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_REMAP_IDRAM1_END_ADDR_reg(const void *const hw,
                                                           hri_lpmcu_misc_regs_remap_idram1_end_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_END_ADDR.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_remap_idram1_end_addr_reg_t
hri_lpmcumiscregsmiscregs_read_REMAP_IDRAM1_END_ADDR_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->REMAP_IDRAM1_END_ADDR.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_REMAP_IDRAM2_BASE_ADDR_REMAP_IDRAM2_BASE_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_idram2_base_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_BASE_ADDR.reg
     |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_remap_idram2_base_addr_reg_t
hri_lpmcumiscregsmiscregs_get_REMAP_IDRAM2_BASE_ADDR_REMAP_IDRAM2_BASE_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_idram2_base_addr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_BASE_ADDR.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_REMAP_IDRAM2_BASE_ADDR_REMAP_IDRAM2_BASE_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_idram2_base_addr_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_BASE_ADDR.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_BASE_ADDR.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_REMAP_IDRAM2_BASE_ADDR_REMAP_IDRAM2_BASE_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_idram2_base_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_BASE_ADDR.reg
     &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_REMAP_IDRAM2_BASE_ADDR_REMAP_IDRAM2_BASE_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_idram2_base_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_BASE_ADDR.reg
     ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_remap_idram2_base_addr_reg_t
hri_lpmcumiscregsmiscregs_read_REMAP_IDRAM2_BASE_ADDR_REMAP_IDRAM2_BASE_ADDR_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_BASE_ADDR.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_REMAP_IDRAM2_BASE_ADDR_reg(const void *const hw,
                                                         hri_lpmcu_misc_regs_remap_idram2_base_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_BASE_ADDR.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_remap_idram2_base_addr_reg_t
hri_lpmcumiscregsmiscregs_get_REMAP_IDRAM2_BASE_ADDR_reg(const void *const hw,
                                                         hri_lpmcu_misc_regs_remap_idram2_base_addr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_BASE_ADDR.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_REMAP_IDRAM2_BASE_ADDR_reg(const void *const hw,
                                                           hri_lpmcu_misc_regs_remap_idram2_base_addr_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_BASE_ADDR.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_REMAP_IDRAM2_BASE_ADDR_reg(const void *const hw,
                                                           hri_lpmcu_misc_regs_remap_idram2_base_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_BASE_ADDR.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_REMAP_IDRAM2_BASE_ADDR_reg(const void *const hw,
                                                            hri_lpmcu_misc_regs_remap_idram2_base_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_BASE_ADDR.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_remap_idram2_base_addr_reg_t
hri_lpmcumiscregsmiscregs_read_REMAP_IDRAM2_BASE_ADDR_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_BASE_ADDR.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_REMAP_IDRAM2_END_ADDR_REMAP_IDRAM2_END_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_idram2_end_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_END_ADDR.reg
     |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_remap_idram2_end_addr_reg_t
hri_lpmcumiscregsmiscregs_get_REMAP_IDRAM2_END_ADDR_REMAP_IDRAM2_END_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_idram2_end_addr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_END_ADDR.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_REMAP_IDRAM2_END_ADDR_REMAP_IDRAM2_END_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_idram2_end_addr_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_END_ADDR.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_END_ADDR.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_REMAP_IDRAM2_END_ADDR_REMAP_IDRAM2_END_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_idram2_end_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_END_ADDR.reg
     &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_REMAP_IDRAM2_END_ADDR_REMAP_IDRAM2_END_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_idram2_end_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_END_ADDR.reg
     ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_remap_idram2_end_addr_reg_t
hri_lpmcumiscregsmiscregs_read_REMAP_IDRAM2_END_ADDR_REMAP_IDRAM2_END_ADDR_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_END_ADDR.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_REMAP_IDRAM2_END_ADDR_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_remap_idram2_end_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_END_ADDR.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_remap_idram2_end_addr_reg_t
hri_lpmcumiscregsmiscregs_get_REMAP_IDRAM2_END_ADDR_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_remap_idram2_end_addr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_END_ADDR.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_REMAP_IDRAM2_END_ADDR_reg(const void *const hw,
                                                          hri_lpmcu_misc_regs_remap_idram2_end_addr_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_END_ADDR.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_REMAP_IDRAM2_END_ADDR_reg(const void *const hw,
                                                          hri_lpmcu_misc_regs_remap_idram2_end_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_END_ADDR.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_REMAP_IDRAM2_END_ADDR_reg(const void *const hw,
                                                           hri_lpmcu_misc_regs_remap_idram2_end_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_END_ADDR.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_remap_idram2_end_addr_reg_t
hri_lpmcumiscregsmiscregs_read_REMAP_IDRAM2_END_ADDR_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->REMAP_IDRAM2_END_ADDR.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_REMAP_BOOT_BASE_ADDR_REMAP_BOOT_BASE_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_boot_base_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_BOOT_BASE_ADDR.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_remap_boot_base_addr_reg_t
hri_lpmcumiscregsmiscregs_get_REMAP_BOOT_BASE_ADDR_REMAP_BOOT_BASE_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_boot_base_addr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_BOOT_BASE_ADDR.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_REMAP_BOOT_BASE_ADDR_REMAP_BOOT_BASE_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_boot_base_addr_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_BOOT_BASE_ADDR.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->REMAP_BOOT_BASE_ADDR.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_REMAP_BOOT_BASE_ADDR_REMAP_BOOT_BASE_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_boot_base_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_BOOT_BASE_ADDR.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_REMAP_BOOT_BASE_ADDR_REMAP_BOOT_BASE_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_boot_base_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_BOOT_BASE_ADDR.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_remap_boot_base_addr_reg_t
hri_lpmcumiscregsmiscregs_read_REMAP_BOOT_BASE_ADDR_REMAP_BOOT_BASE_ADDR_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_BOOT_BASE_ADDR.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_REMAP_BOOT_BASE_ADDR_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_remap_boot_base_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_BOOT_BASE_ADDR.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_remap_boot_base_addr_reg_t
hri_lpmcumiscregsmiscregs_get_REMAP_BOOT_BASE_ADDR_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_remap_boot_base_addr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_BOOT_BASE_ADDR.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_REMAP_BOOT_BASE_ADDR_reg(const void *const hw,
                                                         hri_lpmcu_misc_regs_remap_boot_base_addr_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_BOOT_BASE_ADDR.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_REMAP_BOOT_BASE_ADDR_reg(const void *const hw,
                                                         hri_lpmcu_misc_regs_remap_boot_base_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_BOOT_BASE_ADDR.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_REMAP_BOOT_BASE_ADDR_reg(const void *const hw,
                                                          hri_lpmcu_misc_regs_remap_boot_base_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_BOOT_BASE_ADDR.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_remap_boot_base_addr_reg_t
hri_lpmcumiscregsmiscregs_read_REMAP_BOOT_BASE_ADDR_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->REMAP_BOOT_BASE_ADDR.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_REMAP_BOOT_END_ADDR_REMAP_BOOT_END_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_boot_end_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_BOOT_END_ADDR.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_remap_boot_end_addr_reg_t
hri_lpmcumiscregsmiscregs_get_REMAP_BOOT_END_ADDR_REMAP_BOOT_END_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_boot_end_addr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_BOOT_END_ADDR.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_REMAP_BOOT_END_ADDR_REMAP_BOOT_END_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_boot_end_addr_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_BOOT_END_ADDR.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->REMAP_BOOT_END_ADDR.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_REMAP_BOOT_END_ADDR_REMAP_BOOT_END_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_boot_end_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_BOOT_END_ADDR.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_REMAP_BOOT_END_ADDR_REMAP_BOOT_END_ADDR_bf(
    const void *const hw, hri_lpmcu_misc_regs_remap_boot_end_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_BOOT_END_ADDR.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_remap_boot_end_addr_reg_t
hri_lpmcumiscregsmiscregs_read_REMAP_BOOT_END_ADDR_REMAP_BOOT_END_ADDR_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_BOOT_END_ADDR.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_REMAP_BOOT_END_ADDR_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_remap_boot_end_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_BOOT_END_ADDR.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_remap_boot_end_addr_reg_t
hri_lpmcumiscregsmiscregs_get_REMAP_BOOT_END_ADDR_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_remap_boot_end_addr_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->REMAP_BOOT_END_ADDR.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_REMAP_BOOT_END_ADDR_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_remap_boot_end_addr_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_BOOT_END_ADDR.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_REMAP_BOOT_END_ADDR_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_remap_boot_end_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_BOOT_END_ADDR.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_REMAP_BOOT_END_ADDR_reg(const void *const hw,
                                                         hri_lpmcu_misc_regs_remap_boot_end_addr_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->REMAP_BOOT_END_ADDR.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_remap_boot_end_addr_reg_t
hri_lpmcumiscregsmiscregs_read_REMAP_BOOT_END_ADDR_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->REMAP_BOOT_END_ADDR.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_QUAD_DEC0_THRESHOLD_UPPER_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_THRESHOLD.reg |= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC0_THRESHOLD_UPPER_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC0_THRESHOLD.reg;
 tmp = (tmp & ((0xFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_QUAD_DEC0_THRESHOLD_UPPER_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC0_THRESHOLD.reg;
 tmp &= ~(0xFFFFu << 0);
 tmp |= ((0xFFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_THRESHOLD.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_QUAD_DEC0_THRESHOLD_UPPER_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_THRESHOLD.reg &= ~((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC0_THRESHOLD_UPPER_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_THRESHOLD.reg ^= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC0_THRESHOLD_UPPER_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC0_THRESHOLD.reg;
 tmp = (tmp & (0xFFFFu << 0)) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_QUAD_DEC0_THRESHOLD_LOWER_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_THRESHOLD.reg |= ((0xFFFFu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC0_THRESHOLD_LOWER_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC0_THRESHOLD.reg;
 tmp = (tmp & ((0xFFFFu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_QUAD_DEC0_THRESHOLD_LOWER_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC0_THRESHOLD.reg;
 tmp &= ~(0xFFFFu << 16);
 tmp |= ((0xFFFFu << 16) & ((data) << 16));
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_THRESHOLD.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_QUAD_DEC0_THRESHOLD_LOWER_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_THRESHOLD.reg &= ~((0xFFFFu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC0_THRESHOLD_LOWER_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_THRESHOLD.reg ^= ((0xFFFFu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC0_THRESHOLD_LOWER_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC0_THRESHOLD.reg;
 tmp = (tmp & (0xFFFFu << 16)) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_QUAD_DEC0_THRESHOLD_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_THRESHOLD.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC0_THRESHOLD_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC0_THRESHOLD.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_QUAD_DEC0_THRESHOLD_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_THRESHOLD.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_QUAD_DEC0_THRESHOLD_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_THRESHOLD.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC0_THRESHOLD_reg(const void *const hw,
                                                         hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_THRESHOLD.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec0_threshold_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC0_THRESHOLD_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->QUAD_DEC0_THRESHOLD.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_QUAD_DEC0_CTRL_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 20711 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 20711 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_QUAD_DEC0_CTRL_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 20716 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 20716 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_QUAD_DEC0_CTRL_ENABLE_bit(const void *const hw, 
# 20719 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 20719 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_QUAD_DEC0_CTRL_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC0_CTRL_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_QUAD_DEC0_CTRL_CLR_IRQ_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 20751 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 20751 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_QUAD_DEC0_CTRL_CLR_IRQ_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 20756 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 20756 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_QUAD_DEC0_CTRL_CLR_IRQ_bit(const void *const hw, 
# 20759 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 20759 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_QUAD_DEC0_CTRL_CLR_IRQ_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC0_CTRL_CLR_IRQ_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_set_QUAD_DEC0_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_quad_dec0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg |= ((0x3u << 2) & ((mask) << 2));
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec0_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC0_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_quad_dec0_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg;
 tmp = (tmp & ((0x3u << 2) & ((mask) << 2))) >> 2;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_QUAD_DEC0_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_quad_dec0_ctrl_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg;
 tmp &= ~(0x3u << 2);
 tmp |= ((0x3u << 2) & ((data) << 2));
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_QUAD_DEC0_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_quad_dec0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg &= ~((0x3u << 2) & ((mask) << 2));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC0_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_quad_dec0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg ^= ((0x3u << 2) & ((mask) << 2));
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec0_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC0_CTRL_CLOCK_SEL_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg;
 tmp = (tmp & (0x3u << 2)) >> 2;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_QUAD_DEC0_CTRL_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_quad_dec0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec0_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC0_CTRL_reg(const void *const hw, hri_lpmcu_misc_regs_quad_dec0_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_QUAD_DEC0_CTRL_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_quad_dec0_ctrl_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_QUAD_DEC0_CTRL_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_quad_dec0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC0_CTRL_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_quad_dec0_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec0_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC0_CTRL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->QUAD_DEC0_CTRL.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_QUAD_DEC1_THRESHOLD_UPPER_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_THRESHOLD.reg |= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC1_THRESHOLD_UPPER_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC1_THRESHOLD.reg;
 tmp = (tmp & ((0xFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_QUAD_DEC1_THRESHOLD_UPPER_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC1_THRESHOLD.reg;
 tmp &= ~(0xFFFFu << 0);
 tmp |= ((0xFFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_THRESHOLD.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_QUAD_DEC1_THRESHOLD_UPPER_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_THRESHOLD.reg &= ~((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC1_THRESHOLD_UPPER_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_THRESHOLD.reg ^= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC1_THRESHOLD_UPPER_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC1_THRESHOLD.reg;
 tmp = (tmp & (0xFFFFu << 0)) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_QUAD_DEC1_THRESHOLD_LOWER_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_THRESHOLD.reg |= ((0xFFFFu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC1_THRESHOLD_LOWER_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC1_THRESHOLD.reg;
 tmp = (tmp & ((0xFFFFu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_QUAD_DEC1_THRESHOLD_LOWER_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC1_THRESHOLD.reg;
 tmp &= ~(0xFFFFu << 16);
 tmp |= ((0xFFFFu << 16) & ((data) << 16));
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_THRESHOLD.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_QUAD_DEC1_THRESHOLD_LOWER_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_THRESHOLD.reg &= ~((0xFFFFu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC1_THRESHOLD_LOWER_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_THRESHOLD.reg ^= ((0xFFFFu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC1_THRESHOLD_LOWER_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC1_THRESHOLD.reg;
 tmp = (tmp & (0xFFFFu << 16)) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_QUAD_DEC1_THRESHOLD_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_THRESHOLD.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC1_THRESHOLD_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC1_THRESHOLD.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_QUAD_DEC1_THRESHOLD_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_THRESHOLD.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_QUAD_DEC1_THRESHOLD_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_THRESHOLD.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC1_THRESHOLD_reg(const void *const hw,
                                                         hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_THRESHOLD.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec1_threshold_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC1_THRESHOLD_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->QUAD_DEC1_THRESHOLD.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_QUAD_DEC1_CTRL_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 21067 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 21067 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_QUAD_DEC1_CTRL_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 21072 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 21072 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_QUAD_DEC1_CTRL_ENABLE_bit(const void *const hw, 
# 21075 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 21075 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_QUAD_DEC1_CTRL_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC1_CTRL_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_QUAD_DEC1_CTRL_CLR_IRQ_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 21107 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 21107 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_QUAD_DEC1_CTRL_CLR_IRQ_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 21112 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 21112 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_QUAD_DEC1_CTRL_CLR_IRQ_bit(const void *const hw, 
# 21115 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 21115 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_QUAD_DEC1_CTRL_CLR_IRQ_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC1_CTRL_CLR_IRQ_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_set_QUAD_DEC1_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_quad_dec1_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg |= ((0x3u << 2) & ((mask) << 2));
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec1_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC1_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_quad_dec1_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg;
 tmp = (tmp & ((0x3u << 2) & ((mask) << 2))) >> 2;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_QUAD_DEC1_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_quad_dec1_ctrl_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg;
 tmp &= ~(0x3u << 2);
 tmp |= ((0x3u << 2) & ((data) << 2));
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_QUAD_DEC1_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_quad_dec1_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg &= ~((0x3u << 2) & ((mask) << 2));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC1_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_quad_dec1_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg ^= ((0x3u << 2) & ((mask) << 2));
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec1_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC1_CTRL_CLOCK_SEL_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg;
 tmp = (tmp & (0x3u << 2)) >> 2;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_QUAD_DEC1_CTRL_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_quad_dec1_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec1_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC1_CTRL_reg(const void *const hw, hri_lpmcu_misc_regs_quad_dec1_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_QUAD_DEC1_CTRL_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_quad_dec1_ctrl_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_QUAD_DEC1_CTRL_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_quad_dec1_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC1_CTRL_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_quad_dec1_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec1_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC1_CTRL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->QUAD_DEC1_CTRL.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_QUAD_DEC2_THRESHOLD_UPPER_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_THRESHOLD.reg |= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC2_THRESHOLD_UPPER_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC2_THRESHOLD.reg;
 tmp = (tmp & ((0xFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_QUAD_DEC2_THRESHOLD_UPPER_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC2_THRESHOLD.reg;
 tmp &= ~(0xFFFFu << 0);
 tmp |= ((0xFFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_THRESHOLD.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_QUAD_DEC2_THRESHOLD_UPPER_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_THRESHOLD.reg &= ~((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC2_THRESHOLD_UPPER_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_THRESHOLD.reg ^= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC2_THRESHOLD_UPPER_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC2_THRESHOLD.reg;
 tmp = (tmp & (0xFFFFu << 0)) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_QUAD_DEC2_THRESHOLD_LOWER_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_THRESHOLD.reg |= ((0xFFFFu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC2_THRESHOLD_LOWER_bf(const void *const hw,
                                                           hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC2_THRESHOLD.reg;
 tmp = (tmp & ((0xFFFFu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_QUAD_DEC2_THRESHOLD_LOWER_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC2_THRESHOLD.reg;
 tmp &= ~(0xFFFFu << 16);
 tmp |= ((0xFFFFu << 16) & ((data) << 16));
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_THRESHOLD.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_QUAD_DEC2_THRESHOLD_LOWER_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_THRESHOLD.reg &= ~((0xFFFFu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC2_THRESHOLD_LOWER_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_THRESHOLD.reg ^= ((0xFFFFu << 16) & ((mask) << 16));
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC2_THRESHOLD_LOWER_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC2_THRESHOLD.reg;
 tmp = (tmp & (0xFFFFu << 16)) >> 16;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_set_QUAD_DEC2_THRESHOLD_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_THRESHOLD.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC2_THRESHOLD_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC2_THRESHOLD.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_QUAD_DEC2_THRESHOLD_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_THRESHOLD.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_QUAD_DEC2_THRESHOLD_reg(const void *const hw,
                                                        hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_THRESHOLD.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC2_THRESHOLD_reg(const void *const hw,
                                                         hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_THRESHOLD.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec2_threshold_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC2_THRESHOLD_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->QUAD_DEC2_THRESHOLD.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_QUAD_DEC2_CTRL_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 21423 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 21423 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_QUAD_DEC2_CTRL_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 21428 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 21428 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_QUAD_DEC2_CTRL_ENABLE_bit(const void *const hw, 
# 21431 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                  _Bool 
# 21431 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                       value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_QUAD_DEC2_CTRL_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC2_CTRL_ENABLE_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_QUAD_DEC2_CTRL_CLR_IRQ_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 21463 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 21463 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_QUAD_DEC2_CTRL_CLR_IRQ_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 21468 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 21468 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_QUAD_DEC2_CTRL_CLR_IRQ_bit(const void *const hw, 
# 21471 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 21471 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_QUAD_DEC2_CTRL_CLR_IRQ_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC2_CTRL_CLR_IRQ_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_set_QUAD_DEC2_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_quad_dec2_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg |= ((0x3u << 2) & ((mask) << 2));
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec2_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC2_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                          hri_lpmcu_misc_regs_quad_dec2_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg;
 tmp = (tmp & ((0x3u << 2) & ((mask) << 2))) >> 2;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_QUAD_DEC2_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_quad_dec2_ctrl_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg;
 tmp &= ~(0x3u << 2);
 tmp |= ((0x3u << 2) & ((data) << 2));
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_QUAD_DEC2_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_quad_dec2_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg &= ~((0x3u << 2) & ((mask) << 2));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC2_CTRL_CLOCK_SEL_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_quad_dec2_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg ^= ((0x3u << 2) & ((mask) << 2));
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec2_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC2_CTRL_CLOCK_SEL_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg;
 tmp = (tmp & (0x3u << 2)) >> 2;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_QUAD_DEC2_CTRL_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_quad_dec2_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec2_ctrl_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC2_CTRL_reg(const void *const hw, hri_lpmcu_misc_regs_quad_dec2_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_QUAD_DEC2_CTRL_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_quad_dec2_ctrl_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_QUAD_DEC2_CTRL_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_quad_dec2_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_QUAD_DEC2_CTRL_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_quad_dec2_ctrl_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_quad_dec2_ctrl_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC2_CTRL_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->QUAD_DEC2_CTRL.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP0_COMP_FP_COMP0_COMP_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_fp_comp0_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP0_COMP.reg |= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp0_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP0_COMP_FP_COMP0_COMP_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_fp_comp0_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP0_COMP.reg;
 tmp = (tmp & ((0x1FFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP0_COMP_FP_COMP0_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp0_comp_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP0_COMP.reg;
 tmp &= ~(0x1FFFFu << 0);
 tmp |= ((0x1FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP0_COMP.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP0_COMP_FP_COMP0_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp0_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP0_COMP.reg &= ~((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP0_COMP_FP_COMP0_COMP_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_fp_comp0_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP0_COMP.reg ^= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp0_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP0_COMP_FP_COMP0_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP0_COMP.reg;
 tmp = (tmp & (0x1FFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP0_COMP_reg(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp0_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP0_COMP.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp0_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP0_COMP_reg(const void *const hw, hri_lpmcu_misc_regs_fp_comp0_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP0_COMP.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP0_COMP_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp0_comp_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP0_COMP.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP0_COMP_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp0_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP0_COMP.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP0_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp0_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP0_COMP.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp0_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP0_COMP_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP0_COMP.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP1_COMP_FP_COMP1_COMP_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_fp_comp1_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP1_COMP.reg |= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp1_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP1_COMP_FP_COMP1_COMP_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_fp_comp1_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP1_COMP.reg;
 tmp = (tmp & ((0x1FFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP1_COMP_FP_COMP1_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp1_comp_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP1_COMP.reg;
 tmp &= ~(0x1FFFFu << 0);
 tmp |= ((0x1FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP1_COMP.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP1_COMP_FP_COMP1_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp1_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP1_COMP.reg &= ~((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP1_COMP_FP_COMP1_COMP_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_fp_comp1_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP1_COMP.reg ^= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp1_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP1_COMP_FP_COMP1_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP1_COMP.reg;
 tmp = (tmp & (0x1FFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP1_COMP_reg(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp1_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP1_COMP.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp1_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP1_COMP_reg(const void *const hw, hri_lpmcu_misc_regs_fp_comp1_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP1_COMP.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP1_COMP_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp1_comp_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP1_COMP.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP1_COMP_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp1_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP1_COMP.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP1_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp1_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP1_COMP.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp1_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP1_COMP_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP1_COMP.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP2_COMP_FP_COMP2_COMP_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_fp_comp2_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP2_COMP.reg |= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp2_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP2_COMP_FP_COMP2_COMP_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_fp_comp2_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP2_COMP.reg;
 tmp = (tmp & ((0x1FFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP2_COMP_FP_COMP2_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp2_comp_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP2_COMP.reg;
 tmp &= ~(0x1FFFFu << 0);
 tmp |= ((0x1FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP2_COMP.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP2_COMP_FP_COMP2_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp2_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP2_COMP.reg &= ~((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP2_COMP_FP_COMP2_COMP_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_fp_comp2_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP2_COMP.reg ^= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp2_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP2_COMP_FP_COMP2_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP2_COMP.reg;
 tmp = (tmp & (0x1FFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP2_COMP_reg(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp2_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP2_COMP.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp2_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP2_COMP_reg(const void *const hw, hri_lpmcu_misc_regs_fp_comp2_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP2_COMP.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP2_COMP_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp2_comp_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP2_COMP.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP2_COMP_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp2_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP2_COMP.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP2_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp2_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP2_COMP.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp2_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP2_COMP_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP2_COMP.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP3_COMP_FP_COMP3_COMP_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_fp_comp3_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP3_COMP.reg |= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp3_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP3_COMP_FP_COMP3_COMP_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_fp_comp3_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP3_COMP.reg;
 tmp = (tmp & ((0x1FFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP3_COMP_FP_COMP3_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp3_comp_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP3_COMP.reg;
 tmp &= ~(0x1FFFFu << 0);
 tmp |= ((0x1FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP3_COMP.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP3_COMP_FP_COMP3_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp3_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP3_COMP.reg &= ~((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP3_COMP_FP_COMP3_COMP_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_fp_comp3_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP3_COMP.reg ^= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp3_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP3_COMP_FP_COMP3_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP3_COMP.reg;
 tmp = (tmp & (0x1FFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP3_COMP_reg(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp3_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP3_COMP.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp3_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP3_COMP_reg(const void *const hw, hri_lpmcu_misc_regs_fp_comp3_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP3_COMP.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP3_COMP_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp3_comp_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP3_COMP.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP3_COMP_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp3_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP3_COMP.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP3_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp3_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP3_COMP.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp3_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP3_COMP_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP3_COMP.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP4_COMP_FP_COMP4_COMP_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_fp_comp4_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP4_COMP.reg |= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp4_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP4_COMP_FP_COMP4_COMP_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_fp_comp4_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP4_COMP.reg;
 tmp = (tmp & ((0x1FFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP4_COMP_FP_COMP4_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp4_comp_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP4_COMP.reg;
 tmp &= ~(0x1FFFFu << 0);
 tmp |= ((0x1FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP4_COMP.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP4_COMP_FP_COMP4_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp4_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP4_COMP.reg &= ~((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP4_COMP_FP_COMP4_COMP_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_fp_comp4_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP4_COMP.reg ^= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp4_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP4_COMP_FP_COMP4_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP4_COMP.reg;
 tmp = (tmp & (0x1FFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP4_COMP_reg(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp4_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP4_COMP.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp4_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP4_COMP_reg(const void *const hw, hri_lpmcu_misc_regs_fp_comp4_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP4_COMP.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP4_COMP_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp4_comp_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP4_COMP.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP4_COMP_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp4_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP4_COMP.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP4_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp4_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP4_COMP.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp4_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP4_COMP_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP4_COMP.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP5_COMP_FP_COMP5_COMP_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_fp_comp5_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP5_COMP.reg |= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp5_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP5_COMP_FP_COMP5_COMP_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_fp_comp5_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP5_COMP.reg;
 tmp = (tmp & ((0x1FFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP5_COMP_FP_COMP5_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp5_comp_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP5_COMP.reg;
 tmp &= ~(0x1FFFFu << 0);
 tmp |= ((0x1FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP5_COMP.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP5_COMP_FP_COMP5_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp5_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP5_COMP.reg &= ~((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP5_COMP_FP_COMP5_COMP_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_fp_comp5_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP5_COMP.reg ^= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp5_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP5_COMP_FP_COMP5_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP5_COMP.reg;
 tmp = (tmp & (0x1FFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP5_COMP_reg(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp5_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP5_COMP.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp5_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP5_COMP_reg(const void *const hw, hri_lpmcu_misc_regs_fp_comp5_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP5_COMP.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP5_COMP_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp5_comp_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP5_COMP.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP5_COMP_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp5_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP5_COMP.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP5_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp5_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP5_COMP.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp5_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP5_COMP_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP5_COMP.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP6_COMP_FP_COMP6_COMP_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_fp_comp6_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP6_COMP.reg |= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp6_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP6_COMP_FP_COMP6_COMP_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_fp_comp6_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP6_COMP.reg;
 tmp = (tmp & ((0x1FFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP6_COMP_FP_COMP6_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp6_comp_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP6_COMP.reg;
 tmp &= ~(0x1FFFFu << 0);
 tmp |= ((0x1FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP6_COMP.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP6_COMP_FP_COMP6_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp6_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP6_COMP.reg &= ~((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP6_COMP_FP_COMP6_COMP_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_fp_comp6_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP6_COMP.reg ^= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp6_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP6_COMP_FP_COMP6_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP6_COMP.reg;
 tmp = (tmp & (0x1FFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP6_COMP_reg(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp6_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP6_COMP.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp6_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP6_COMP_reg(const void *const hw, hri_lpmcu_misc_regs_fp_comp6_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP6_COMP.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP6_COMP_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp6_comp_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP6_COMP.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP6_COMP_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp6_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP6_COMP.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP6_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp6_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP6_COMP.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp6_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP6_COMP_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP6_COMP.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP7_COMP_FP_COMP7_COMP_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_fp_comp7_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP7_COMP.reg |= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp7_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP7_COMP_FP_COMP7_COMP_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_fp_comp7_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP7_COMP.reg;
 tmp = (tmp & ((0x1FFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP7_COMP_FP_COMP7_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp7_comp_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP7_COMP.reg;
 tmp &= ~(0x1FFFFu << 0);
 tmp |= ((0x1FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP7_COMP.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP7_COMP_FP_COMP7_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp7_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP7_COMP.reg &= ~((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP7_COMP_FP_COMP7_COMP_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_fp_comp7_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP7_COMP.reg ^= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp7_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP7_COMP_FP_COMP7_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP7_COMP.reg;
 tmp = (tmp & (0x1FFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP7_COMP_reg(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp7_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP7_COMP.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp7_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP7_COMP_reg(const void *const hw, hri_lpmcu_misc_regs_fp_comp7_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP7_COMP.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP7_COMP_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp7_comp_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP7_COMP.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP7_COMP_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp7_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP7_COMP.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP7_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp7_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP7_COMP.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp7_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP7_COMP_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP7_COMP.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP8_COMP_FP_COMP8_COMP_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_fp_comp8_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP8_COMP.reg |= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp8_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP8_COMP_FP_COMP8_COMP_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_fp_comp8_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP8_COMP.reg;
 tmp = (tmp & ((0x1FFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP8_COMP_FP_COMP8_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp8_comp_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP8_COMP.reg;
 tmp &= ~(0x1FFFFu << 0);
 tmp |= ((0x1FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP8_COMP.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP8_COMP_FP_COMP8_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp8_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP8_COMP.reg &= ~((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP8_COMP_FP_COMP8_COMP_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_fp_comp8_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP8_COMP.reg ^= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp8_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP8_COMP_FP_COMP8_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP8_COMP.reg;
 tmp = (tmp & (0x1FFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP8_COMP_reg(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp8_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP8_COMP.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp8_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP8_COMP_reg(const void *const hw, hri_lpmcu_misc_regs_fp_comp8_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP8_COMP.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP8_COMP_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp8_comp_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP8_COMP.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP8_COMP_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp8_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP8_COMP.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP8_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp8_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP8_COMP.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp8_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP8_COMP_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP8_COMP.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP9_COMP_FP_COMP9_COMP_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_fp_comp9_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP9_COMP.reg |= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp9_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP9_COMP_FP_COMP9_COMP_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_fp_comp9_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP9_COMP.reg;
 tmp = (tmp & ((0x1FFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP9_COMP_FP_COMP9_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp9_comp_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP9_COMP.reg;
 tmp &= ~(0x1FFFFu << 0);
 tmp |= ((0x1FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP9_COMP.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP9_COMP_FP_COMP9_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp9_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP9_COMP.reg &= ~((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP9_COMP_FP_COMP9_COMP_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_fp_comp9_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP9_COMP.reg ^= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp9_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP9_COMP_FP_COMP9_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP9_COMP.reg;
 tmp = (tmp & (0x1FFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP9_COMP_reg(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp9_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP9_COMP.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp9_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP9_COMP_reg(const void *const hw, hri_lpmcu_misc_regs_fp_comp9_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP9_COMP.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP9_COMP_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp9_comp_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP9_COMP.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP9_COMP_reg(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp9_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP9_COMP.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP9_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp9_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP9_COMP.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp9_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP9_COMP_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP9_COMP.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP10_COMP_FP_COMP10_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp10_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP10_COMP.reg |= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp10_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP10_COMP_FP_COMP10_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp10_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP10_COMP.reg;
 tmp = (tmp & ((0x1FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP10_COMP_FP_COMP10_COMP_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_fp_comp10_comp_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP10_COMP.reg;
 tmp &= ~(0x1FFFFu << 0);
 tmp |= ((0x1FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP10_COMP.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP10_COMP_FP_COMP10_COMP_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_fp_comp10_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP10_COMP.reg &= ~((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP10_COMP_FP_COMP10_COMP_bf(const void *const hw,
                                                                  hri_lpmcu_misc_regs_fp_comp10_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP10_COMP.reg ^= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp10_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP10_COMP_FP_COMP10_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP10_COMP.reg;
 tmp = (tmp & (0x1FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP10_COMP_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_fp_comp10_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP10_COMP.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp10_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP10_COMP_reg(const void *const hw, hri_lpmcu_misc_regs_fp_comp10_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP10_COMP.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP10_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp10_comp_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP10_COMP.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP10_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp10_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP10_COMP.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP10_COMP_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp10_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP10_COMP.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp10_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP10_COMP_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP10_COMP.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP11_COMP_FP_COMP11_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp11_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP11_COMP.reg |= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp11_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP11_COMP_FP_COMP11_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp11_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP11_COMP.reg;
 tmp = (tmp & ((0x1FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP11_COMP_FP_COMP11_COMP_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_fp_comp11_comp_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP11_COMP.reg;
 tmp &= ~(0x1FFFFu << 0);
 tmp |= ((0x1FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP11_COMP.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP11_COMP_FP_COMP11_COMP_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_fp_comp11_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP11_COMP.reg &= ~((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP11_COMP_FP_COMP11_COMP_bf(const void *const hw,
                                                                  hri_lpmcu_misc_regs_fp_comp11_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP11_COMP.reg ^= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp11_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP11_COMP_FP_COMP11_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP11_COMP.reg;
 tmp = (tmp & (0x1FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP11_COMP_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_fp_comp11_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP11_COMP.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp11_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP11_COMP_reg(const void *const hw, hri_lpmcu_misc_regs_fp_comp11_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP11_COMP.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP11_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp11_comp_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP11_COMP.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP11_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp11_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP11_COMP.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP11_COMP_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp11_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP11_COMP.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp11_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP11_COMP_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP11_COMP.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP12_COMP_FP_COMP12_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp12_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP12_COMP.reg |= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp12_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP12_COMP_FP_COMP12_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp12_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP12_COMP.reg;
 tmp = (tmp & ((0x1FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP12_COMP_FP_COMP12_COMP_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_fp_comp12_comp_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP12_COMP.reg;
 tmp &= ~(0x1FFFFu << 0);
 tmp |= ((0x1FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP12_COMP.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP12_COMP_FP_COMP12_COMP_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_fp_comp12_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP12_COMP.reg &= ~((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP12_COMP_FP_COMP12_COMP_bf(const void *const hw,
                                                                  hri_lpmcu_misc_regs_fp_comp12_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP12_COMP.reg ^= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp12_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP12_COMP_FP_COMP12_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP12_COMP.reg;
 tmp = (tmp & (0x1FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP12_COMP_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_fp_comp12_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP12_COMP.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp12_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP12_COMP_reg(const void *const hw, hri_lpmcu_misc_regs_fp_comp12_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP12_COMP.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP12_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp12_comp_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP12_COMP.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP12_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp12_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP12_COMP.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP12_COMP_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp12_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP12_COMP.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp12_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP12_COMP_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP12_COMP.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP13_COMP_FP_COMP13_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp13_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP13_COMP.reg |= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp13_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP13_COMP_FP_COMP13_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp13_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP13_COMP.reg;
 tmp = (tmp & ((0x1FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP13_COMP_FP_COMP13_COMP_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_fp_comp13_comp_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP13_COMP.reg;
 tmp &= ~(0x1FFFFu << 0);
 tmp |= ((0x1FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP13_COMP.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP13_COMP_FP_COMP13_COMP_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_fp_comp13_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP13_COMP.reg &= ~((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP13_COMP_FP_COMP13_COMP_bf(const void *const hw,
                                                                  hri_lpmcu_misc_regs_fp_comp13_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP13_COMP.reg ^= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp13_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP13_COMP_FP_COMP13_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP13_COMP.reg;
 tmp = (tmp & (0x1FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP13_COMP_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_fp_comp13_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP13_COMP.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp13_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP13_COMP_reg(const void *const hw, hri_lpmcu_misc_regs_fp_comp13_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP13_COMP.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP13_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp13_comp_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP13_COMP.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP13_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp13_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP13_COMP.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP13_COMP_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp13_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP13_COMP.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp13_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP13_COMP_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP13_COMP.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP14_COMP_FP_COMP14_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp14_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP14_COMP.reg |= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp14_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP14_COMP_FP_COMP14_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp14_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP14_COMP.reg;
 tmp = (tmp & ((0x1FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP14_COMP_FP_COMP14_COMP_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_fp_comp14_comp_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP14_COMP.reg;
 tmp &= ~(0x1FFFFu << 0);
 tmp |= ((0x1FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP14_COMP.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP14_COMP_FP_COMP14_COMP_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_fp_comp14_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP14_COMP.reg &= ~((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP14_COMP_FP_COMP14_COMP_bf(const void *const hw,
                                                                  hri_lpmcu_misc_regs_fp_comp14_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP14_COMP.reg ^= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp14_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP14_COMP_FP_COMP14_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP14_COMP.reg;
 tmp = (tmp & (0x1FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP14_COMP_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_fp_comp14_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP14_COMP.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp14_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP14_COMP_reg(const void *const hw, hri_lpmcu_misc_regs_fp_comp14_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP14_COMP.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP14_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp14_comp_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP14_COMP.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP14_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp14_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP14_COMP.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP14_COMP_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp14_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP14_COMP.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp14_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP14_COMP_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP14_COMP.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP15_COMP_FP_COMP15_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp15_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP15_COMP.reg |= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp15_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP15_COMP_FP_COMP15_COMP_bf(const void *const hw,
                                                               hri_lpmcu_misc_regs_fp_comp15_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP15_COMP.reg;
 tmp = (tmp & ((0x1FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP15_COMP_FP_COMP15_COMP_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_fp_comp15_comp_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP15_COMP.reg;
 tmp &= ~(0x1FFFFu << 0);
 tmp |= ((0x1FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP15_COMP.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP15_COMP_FP_COMP15_COMP_bf(const void *const hw,
                                                                 hri_lpmcu_misc_regs_fp_comp15_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP15_COMP.reg &= ~((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP15_COMP_FP_COMP15_COMP_bf(const void *const hw,
                                                                  hri_lpmcu_misc_regs_fp_comp15_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP15_COMP.reg ^= ((0x1FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp15_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP15_COMP_FP_COMP15_COMP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP15_COMP.reg;
 tmp = (tmp & (0x1FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP15_COMP_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_fp_comp15_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP15_COMP.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp15_comp_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP15_COMP_reg(const void *const hw, hri_lpmcu_misc_regs_fp_comp15_comp_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP15_COMP.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP15_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp15_comp_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP15_COMP.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP15_COMP_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp15_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP15_COMP.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP15_COMP_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp15_comp_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP15_COMP.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp15_comp_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP15_COMP_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP15_COMP.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP0_REPLACE_FP_COMP0_REPLACE_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp0_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP0_REPLACE.reg |= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp0_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP0_REPLACE_FP_COMP0_REPLACE_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp0_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP0_REPLACE.reg;
 tmp = (tmp & ((0x7FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP0_REPLACE_FP_COMP0_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp0_replace_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP0_REPLACE.reg;
 tmp &= ~(0x7FFFFu << 0);
 tmp |= ((0x7FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP0_REPLACE.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP0_REPLACE_FP_COMP0_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp0_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP0_REPLACE.reg &= ~((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP0_REPLACE_FP_COMP0_REPLACE_bf(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp0_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP0_REPLACE.reg ^= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp0_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP0_REPLACE_FP_COMP0_REPLACE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP0_REPLACE.reg;
 tmp = (tmp & (0x7FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP0_REPLACE_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp0_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP0_REPLACE.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp0_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP0_REPLACE_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_fp_comp0_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP0_REPLACE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP0_REPLACE_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_fp_comp0_replace_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP0_REPLACE.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP0_REPLACE_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_fp_comp0_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP0_REPLACE.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP0_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp0_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP0_REPLACE.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp0_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP0_REPLACE_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP0_REPLACE.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP1_REPLACE_FP_COMP1_REPLACE_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp1_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP1_REPLACE.reg |= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp1_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP1_REPLACE_FP_COMP1_REPLACE_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp1_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP1_REPLACE.reg;
 tmp = (tmp & ((0x7FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP1_REPLACE_FP_COMP1_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp1_replace_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP1_REPLACE.reg;
 tmp &= ~(0x7FFFFu << 0);
 tmp |= ((0x7FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP1_REPLACE.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP1_REPLACE_FP_COMP1_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp1_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP1_REPLACE.reg &= ~((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP1_REPLACE_FP_COMP1_REPLACE_bf(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp1_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP1_REPLACE.reg ^= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp1_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP1_REPLACE_FP_COMP1_REPLACE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP1_REPLACE.reg;
 tmp = (tmp & (0x7FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP1_REPLACE_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp1_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP1_REPLACE.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp1_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP1_REPLACE_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_fp_comp1_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP1_REPLACE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP1_REPLACE_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_fp_comp1_replace_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP1_REPLACE.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP1_REPLACE_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_fp_comp1_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP1_REPLACE.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP1_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp1_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP1_REPLACE.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp1_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP1_REPLACE_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP1_REPLACE.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP2_REPLACE_FP_COMP2_REPLACE_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp2_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP2_REPLACE.reg |= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp2_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP2_REPLACE_FP_COMP2_REPLACE_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp2_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP2_REPLACE.reg;
 tmp = (tmp & ((0x7FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP2_REPLACE_FP_COMP2_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp2_replace_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP2_REPLACE.reg;
 tmp &= ~(0x7FFFFu << 0);
 tmp |= ((0x7FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP2_REPLACE.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP2_REPLACE_FP_COMP2_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp2_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP2_REPLACE.reg &= ~((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP2_REPLACE_FP_COMP2_REPLACE_bf(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp2_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP2_REPLACE.reg ^= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp2_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP2_REPLACE_FP_COMP2_REPLACE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP2_REPLACE.reg;
 tmp = (tmp & (0x7FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP2_REPLACE_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp2_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP2_REPLACE.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp2_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP2_REPLACE_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_fp_comp2_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP2_REPLACE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP2_REPLACE_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_fp_comp2_replace_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP2_REPLACE.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP2_REPLACE_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_fp_comp2_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP2_REPLACE.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP2_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp2_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP2_REPLACE.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp2_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP2_REPLACE_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP2_REPLACE.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP3_REPLACE_FP_COMP3_REPLACE_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp3_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP3_REPLACE.reg |= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp3_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP3_REPLACE_FP_COMP3_REPLACE_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp3_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP3_REPLACE.reg;
 tmp = (tmp & ((0x7FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP3_REPLACE_FP_COMP3_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp3_replace_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP3_REPLACE.reg;
 tmp &= ~(0x7FFFFu << 0);
 tmp |= ((0x7FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP3_REPLACE.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP3_REPLACE_FP_COMP3_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp3_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP3_REPLACE.reg &= ~((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP3_REPLACE_FP_COMP3_REPLACE_bf(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp3_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP3_REPLACE.reg ^= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp3_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP3_REPLACE_FP_COMP3_REPLACE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP3_REPLACE.reg;
 tmp = (tmp & (0x7FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP3_REPLACE_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp3_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP3_REPLACE.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp3_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP3_REPLACE_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_fp_comp3_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP3_REPLACE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP3_REPLACE_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_fp_comp3_replace_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP3_REPLACE.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP3_REPLACE_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_fp_comp3_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP3_REPLACE.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP3_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp3_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP3_REPLACE.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp3_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP3_REPLACE_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP3_REPLACE.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP4_REPLACE_FP_COMP4_REPLACE_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp4_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP4_REPLACE.reg |= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp4_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP4_REPLACE_FP_COMP4_REPLACE_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp4_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP4_REPLACE.reg;
 tmp = (tmp & ((0x7FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP4_REPLACE_FP_COMP4_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp4_replace_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP4_REPLACE.reg;
 tmp &= ~(0x7FFFFu << 0);
 tmp |= ((0x7FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP4_REPLACE.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP4_REPLACE_FP_COMP4_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp4_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP4_REPLACE.reg &= ~((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP4_REPLACE_FP_COMP4_REPLACE_bf(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp4_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP4_REPLACE.reg ^= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp4_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP4_REPLACE_FP_COMP4_REPLACE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP4_REPLACE.reg;
 tmp = (tmp & (0x7FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP4_REPLACE_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp4_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP4_REPLACE.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp4_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP4_REPLACE_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_fp_comp4_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP4_REPLACE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP4_REPLACE_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_fp_comp4_replace_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP4_REPLACE.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP4_REPLACE_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_fp_comp4_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP4_REPLACE.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP4_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp4_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP4_REPLACE.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp4_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP4_REPLACE_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP4_REPLACE.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP5_REPLACE_FP_COMP5_REPLACE_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp5_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP5_REPLACE.reg |= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp5_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP5_REPLACE_FP_COMP5_REPLACE_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp5_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP5_REPLACE.reg;
 tmp = (tmp & ((0x7FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP5_REPLACE_FP_COMP5_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp5_replace_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP5_REPLACE.reg;
 tmp &= ~(0x7FFFFu << 0);
 tmp |= ((0x7FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP5_REPLACE.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP5_REPLACE_FP_COMP5_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp5_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP5_REPLACE.reg &= ~((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP5_REPLACE_FP_COMP5_REPLACE_bf(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp5_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP5_REPLACE.reg ^= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp5_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP5_REPLACE_FP_COMP5_REPLACE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP5_REPLACE.reg;
 tmp = (tmp & (0x7FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP5_REPLACE_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp5_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP5_REPLACE.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp5_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP5_REPLACE_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_fp_comp5_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP5_REPLACE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP5_REPLACE_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_fp_comp5_replace_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP5_REPLACE.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP5_REPLACE_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_fp_comp5_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP5_REPLACE.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP5_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp5_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP5_REPLACE.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp5_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP5_REPLACE_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP5_REPLACE.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP6_REPLACE_FP_COMP6_REPLACE_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp6_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP6_REPLACE.reg |= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp6_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP6_REPLACE_FP_COMP6_REPLACE_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp6_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP6_REPLACE.reg;
 tmp = (tmp & ((0x7FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP6_REPLACE_FP_COMP6_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp6_replace_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP6_REPLACE.reg;
 tmp &= ~(0x7FFFFu << 0);
 tmp |= ((0x7FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP6_REPLACE.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP6_REPLACE_FP_COMP6_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp6_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP6_REPLACE.reg &= ~((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP6_REPLACE_FP_COMP6_REPLACE_bf(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp6_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP6_REPLACE.reg ^= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp6_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP6_REPLACE_FP_COMP6_REPLACE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP6_REPLACE.reg;
 tmp = (tmp & (0x7FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP6_REPLACE_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp6_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP6_REPLACE.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp6_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP6_REPLACE_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_fp_comp6_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP6_REPLACE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP6_REPLACE_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_fp_comp6_replace_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP6_REPLACE.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP6_REPLACE_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_fp_comp6_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP6_REPLACE.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP6_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp6_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP6_REPLACE.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp6_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP6_REPLACE_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP6_REPLACE.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP7_REPLACE_FP_COMP7_REPLACE_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp7_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP7_REPLACE.reg |= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp7_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP7_REPLACE_FP_COMP7_REPLACE_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp7_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP7_REPLACE.reg;
 tmp = (tmp & ((0x7FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP7_REPLACE_FP_COMP7_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp7_replace_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP7_REPLACE.reg;
 tmp &= ~(0x7FFFFu << 0);
 tmp |= ((0x7FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP7_REPLACE.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP7_REPLACE_FP_COMP7_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp7_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP7_REPLACE.reg &= ~((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP7_REPLACE_FP_COMP7_REPLACE_bf(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp7_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP7_REPLACE.reg ^= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp7_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP7_REPLACE_FP_COMP7_REPLACE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP7_REPLACE.reg;
 tmp = (tmp & (0x7FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP7_REPLACE_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp7_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP7_REPLACE.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp7_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP7_REPLACE_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_fp_comp7_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP7_REPLACE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP7_REPLACE_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_fp_comp7_replace_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP7_REPLACE.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP7_REPLACE_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_fp_comp7_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP7_REPLACE.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP7_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp7_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP7_REPLACE.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp7_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP7_REPLACE_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP7_REPLACE.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP8_REPLACE_FP_COMP8_REPLACE_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp8_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP8_REPLACE.reg |= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp8_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP8_REPLACE_FP_COMP8_REPLACE_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp8_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP8_REPLACE.reg;
 tmp = (tmp & ((0x7FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP8_REPLACE_FP_COMP8_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp8_replace_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP8_REPLACE.reg;
 tmp &= ~(0x7FFFFu << 0);
 tmp |= ((0x7FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP8_REPLACE.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP8_REPLACE_FP_COMP8_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp8_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP8_REPLACE.reg &= ~((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP8_REPLACE_FP_COMP8_REPLACE_bf(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp8_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP8_REPLACE.reg ^= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp8_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP8_REPLACE_FP_COMP8_REPLACE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP8_REPLACE.reg;
 tmp = (tmp & (0x7FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP8_REPLACE_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp8_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP8_REPLACE.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp8_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP8_REPLACE_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_fp_comp8_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP8_REPLACE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP8_REPLACE_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_fp_comp8_replace_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP8_REPLACE.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP8_REPLACE_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_fp_comp8_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP8_REPLACE.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP8_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp8_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP8_REPLACE.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp8_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP8_REPLACE_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP8_REPLACE.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP9_REPLACE_FP_COMP9_REPLACE_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp9_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP9_REPLACE.reg |= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp9_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP9_REPLACE_FP_COMP9_REPLACE_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_fp_comp9_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP9_REPLACE.reg;
 tmp = (tmp & ((0x7FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP9_REPLACE_FP_COMP9_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp9_replace_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP9_REPLACE.reg;
 tmp &= ~(0x7FFFFu << 0);
 tmp |= ((0x7FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP9_REPLACE.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP9_REPLACE_FP_COMP9_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp9_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP9_REPLACE.reg &= ~((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP9_REPLACE_FP_COMP9_REPLACE_bf(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp9_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP9_REPLACE.reg ^= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp9_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP9_REPLACE_FP_COMP9_REPLACE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP9_REPLACE.reg;
 tmp = (tmp & (0x7FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP9_REPLACE_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp9_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP9_REPLACE.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp9_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP9_REPLACE_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_fp_comp9_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP9_REPLACE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP9_REPLACE_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_fp_comp9_replace_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP9_REPLACE.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP9_REPLACE_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_fp_comp9_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP9_REPLACE.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP9_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp9_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP9_REPLACE.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp9_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP9_REPLACE_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP9_REPLACE.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP10_REPLACE_FP_COMP10_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp10_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP10_REPLACE.reg |= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp10_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP10_REPLACE_FP_COMP10_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp10_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP10_REPLACE.reg;
 tmp = (tmp & ((0x7FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP10_REPLACE_FP_COMP10_REPLACE_bf(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp10_replace_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP10_REPLACE.reg;
 tmp &= ~(0x7FFFFu << 0);
 tmp |= ((0x7FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP10_REPLACE.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP10_REPLACE_FP_COMP10_REPLACE_bf(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp10_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP10_REPLACE.reg &= ~((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP10_REPLACE_FP_COMP10_REPLACE_bf(
    const void *const hw, hri_lpmcu_misc_regs_fp_comp10_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP10_REPLACE.reg ^= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp10_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP10_REPLACE_FP_COMP10_REPLACE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP10_REPLACE.reg;
 tmp = (tmp & (0x7FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP10_REPLACE_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp10_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP10_REPLACE.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp10_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP10_REPLACE_reg(const void *const hw,
                                                    hri_lpmcu_misc_regs_fp_comp10_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP10_REPLACE.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP10_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp10_replace_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP10_REPLACE.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP10_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp10_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP10_REPLACE.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP10_REPLACE_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_fp_comp10_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP10_REPLACE.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp10_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP10_REPLACE_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP10_REPLACE.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP11_REPLACE_FP_COMP11_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp11_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP11_REPLACE.reg |= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp11_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP11_REPLACE_FP_COMP11_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp11_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP11_REPLACE.reg;
 tmp = (tmp & ((0x7FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP11_REPLACE_FP_COMP11_REPLACE_bf(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp11_replace_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP11_REPLACE.reg;
 tmp &= ~(0x7FFFFu << 0);
 tmp |= ((0x7FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP11_REPLACE.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP11_REPLACE_FP_COMP11_REPLACE_bf(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp11_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP11_REPLACE.reg &= ~((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP11_REPLACE_FP_COMP11_REPLACE_bf(
    const void *const hw, hri_lpmcu_misc_regs_fp_comp11_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP11_REPLACE.reg ^= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp11_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP11_REPLACE_FP_COMP11_REPLACE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP11_REPLACE.reg;
 tmp = (tmp & (0x7FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP11_REPLACE_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp11_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP11_REPLACE.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp11_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP11_REPLACE_reg(const void *const hw,
                                                    hri_lpmcu_misc_regs_fp_comp11_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP11_REPLACE.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP11_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp11_replace_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP11_REPLACE.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP11_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp11_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP11_REPLACE.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP11_REPLACE_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_fp_comp11_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP11_REPLACE.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp11_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP11_REPLACE_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP11_REPLACE.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP12_REPLACE_FP_COMP12_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp12_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP12_REPLACE.reg |= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp12_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP12_REPLACE_FP_COMP12_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp12_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP12_REPLACE.reg;
 tmp = (tmp & ((0x7FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP12_REPLACE_FP_COMP12_REPLACE_bf(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp12_replace_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP12_REPLACE.reg;
 tmp &= ~(0x7FFFFu << 0);
 tmp |= ((0x7FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP12_REPLACE.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP12_REPLACE_FP_COMP12_REPLACE_bf(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp12_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP12_REPLACE.reg &= ~((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP12_REPLACE_FP_COMP12_REPLACE_bf(
    const void *const hw, hri_lpmcu_misc_regs_fp_comp12_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP12_REPLACE.reg ^= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp12_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP12_REPLACE_FP_COMP12_REPLACE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP12_REPLACE.reg;
 tmp = (tmp & (0x7FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP12_REPLACE_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp12_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP12_REPLACE.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp12_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP12_REPLACE_reg(const void *const hw,
                                                    hri_lpmcu_misc_regs_fp_comp12_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP12_REPLACE.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP12_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp12_replace_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP12_REPLACE.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP12_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp12_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP12_REPLACE.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP12_REPLACE_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_fp_comp12_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP12_REPLACE.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp12_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP12_REPLACE_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP12_REPLACE.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP13_REPLACE_FP_COMP13_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp13_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP13_REPLACE.reg |= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp13_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP13_REPLACE_FP_COMP13_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp13_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP13_REPLACE.reg;
 tmp = (tmp & ((0x7FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP13_REPLACE_FP_COMP13_REPLACE_bf(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp13_replace_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP13_REPLACE.reg;
 tmp &= ~(0x7FFFFu << 0);
 tmp |= ((0x7FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP13_REPLACE.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP13_REPLACE_FP_COMP13_REPLACE_bf(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp13_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP13_REPLACE.reg &= ~((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP13_REPLACE_FP_COMP13_REPLACE_bf(
    const void *const hw, hri_lpmcu_misc_regs_fp_comp13_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP13_REPLACE.reg ^= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp13_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP13_REPLACE_FP_COMP13_REPLACE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP13_REPLACE.reg;
 tmp = (tmp & (0x7FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP13_REPLACE_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp13_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP13_REPLACE.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp13_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP13_REPLACE_reg(const void *const hw,
                                                    hri_lpmcu_misc_regs_fp_comp13_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP13_REPLACE.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP13_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp13_replace_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP13_REPLACE.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP13_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp13_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP13_REPLACE.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP13_REPLACE_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_fp_comp13_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP13_REPLACE.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp13_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP13_REPLACE_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP13_REPLACE.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP14_REPLACE_FP_COMP14_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp14_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP14_REPLACE.reg |= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp14_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP14_REPLACE_FP_COMP14_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp14_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP14_REPLACE.reg;
 tmp = (tmp & ((0x7FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP14_REPLACE_FP_COMP14_REPLACE_bf(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp14_replace_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP14_REPLACE.reg;
 tmp &= ~(0x7FFFFu << 0);
 tmp |= ((0x7FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP14_REPLACE.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP14_REPLACE_FP_COMP14_REPLACE_bf(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp14_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP14_REPLACE.reg &= ~((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP14_REPLACE_FP_COMP14_REPLACE_bf(
    const void *const hw, hri_lpmcu_misc_regs_fp_comp14_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP14_REPLACE.reg ^= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp14_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP14_REPLACE_FP_COMP14_REPLACE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP14_REPLACE.reg;
 tmp = (tmp & (0x7FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP14_REPLACE_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp14_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP14_REPLACE.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp14_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP14_REPLACE_reg(const void *const hw,
                                                    hri_lpmcu_misc_regs_fp_comp14_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP14_REPLACE.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP14_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp14_replace_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP14_REPLACE.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP14_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp14_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP14_REPLACE.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP14_REPLACE_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_fp_comp14_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP14_REPLACE.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp14_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP14_REPLACE_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP14_REPLACE.reg;
}

static inline void
hri_lpmcumiscregsmiscregs_set_FP_COMP15_REPLACE_FP_COMP15_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp15_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP15_REPLACE.reg |= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp15_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP15_REPLACE_FP_COMP15_REPLACE_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_fp_comp15_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP15_REPLACE.reg;
 tmp = (tmp & ((0x7FFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP15_REPLACE_FP_COMP15_REPLACE_bf(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp15_replace_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP15_REPLACE.reg;
 tmp &= ~(0x7FFFFu << 0);
 tmp |= ((0x7FFFFu << 0) & ((data) << 0));
 ((LpmcuMiscRegs *)hw)->FP_COMP15_REPLACE.reg = tmp;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP15_REPLACE_FP_COMP15_REPLACE_bf(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp15_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP15_REPLACE.reg &= ~((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP15_REPLACE_FP_COMP15_REPLACE_bf(
    const void *const hw, hri_lpmcu_misc_regs_fp_comp15_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP15_REPLACE.reg ^= ((0x7FFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp15_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP15_REPLACE_FP_COMP15_REPLACE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP15_REPLACE.reg;
 tmp = (tmp & (0x7FFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP15_REPLACE_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp15_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP15_REPLACE.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp15_replace_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP15_REPLACE_reg(const void *const hw,
                                                    hri_lpmcu_misc_regs_fp_comp15_replace_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP15_REPLACE.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_lpmcumiscregsmiscregs_write_FP_COMP15_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp15_replace_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP15_REPLACE.reg = data;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_FP_COMP15_REPLACE_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_fp_comp15_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP15_REPLACE.reg &= ~mask;
 ;
}

static inline void
hri_lpmcumiscregsmiscregs_toggle_FP_COMP15_REPLACE_reg(const void *const hw,
                                                       hri_lpmcu_misc_regs_fp_comp15_replace_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP15_REPLACE.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp15_replace_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP15_REPLACE_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP15_REPLACE.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP_ENABLE_CMP_0_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg |= (0x1u << 0);
 ;
}

static inline 
# 25083 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25083 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_FP_COMP_ENABLE_CMP_0_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 25088 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25088 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP_ENABLE_CMP_0_EN_bit(const void *const hw, 
# 25091 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                    _Bool 
# 25091 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP_ENABLE_CMP_0_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP_ENABLE_CMP_0_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP_ENABLE_CMP_1_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg |= (0x1u << 1);
 ;
}

static inline 
# 25123 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25123 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_FP_COMP_ENABLE_CMP_1_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 25128 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25128 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP_ENABLE_CMP_1_EN_bit(const void *const hw, 
# 25131 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                    _Bool 
# 25131 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP_ENABLE_CMP_1_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP_ENABLE_CMP_1_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg ^= (0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP_ENABLE_CMP_2_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg |= (0x1u << 2);
 ;
}

static inline 
# 25163 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25163 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_FP_COMP_ENABLE_CMP_2_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 25168 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25168 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP_ENABLE_CMP_2_EN_bit(const void *const hw, 
# 25171 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                    _Bool 
# 25171 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP_ENABLE_CMP_2_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP_ENABLE_CMP_2_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg ^= (0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP_ENABLE_CMP_3_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg |= (0x1u << 3);
 ;
}

static inline 
# 25203 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25203 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_FP_COMP_ENABLE_CMP_3_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 25208 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25208 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP_ENABLE_CMP_3_EN_bit(const void *const hw, 
# 25211 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                    _Bool 
# 25211 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP_ENABLE_CMP_3_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP_ENABLE_CMP_3_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg ^= (0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP_ENABLE_CMP_4_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg |= (0x1u << 4);
 ;
}

static inline 
# 25243 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25243 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_FP_COMP_ENABLE_CMP_4_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp = (tmp & (0x1u << 4)) >> 4;
 return (
# 25248 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25248 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP_ENABLE_CMP_4_EN_bit(const void *const hw, 
# 25251 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                    _Bool 
# 25251 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP_ENABLE_CMP_4_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP_ENABLE_CMP_4_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg ^= (0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP_ENABLE_CMP_5_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg |= (0x1u << 5);
 ;
}

static inline 
# 25283 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25283 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_FP_COMP_ENABLE_CMP_5_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 25288 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25288 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP_ENABLE_CMP_5_EN_bit(const void *const hw, 
# 25291 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                    _Bool 
# 25291 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP_ENABLE_CMP_5_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP_ENABLE_CMP_5_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg ^= (0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP_ENABLE_CMP_6_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg |= (0x1u << 6);
 ;
}

static inline 
# 25323 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25323 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_FP_COMP_ENABLE_CMP_6_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 25328 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25328 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP_ENABLE_CMP_6_EN_bit(const void *const hw, 
# 25331 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                    _Bool 
# 25331 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP_ENABLE_CMP_6_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP_ENABLE_CMP_6_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg ^= (0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP_ENABLE_CMP_7_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg |= (0x1u << 7);
 ;
}

static inline 
# 25363 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25363 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_FP_COMP_ENABLE_CMP_7_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 25368 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25368 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP_ENABLE_CMP_7_EN_bit(const void *const hw, 
# 25371 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                    _Bool 
# 25371 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP_ENABLE_CMP_7_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP_ENABLE_CMP_7_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg ^= (0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP_ENABLE_CMP_8_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg |= (0x1u << 8);
 ;
}

static inline 
# 25403 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25403 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_FP_COMP_ENABLE_CMP_8_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp = (tmp & (0x1u << 8)) >> 8;
 return (
# 25408 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25408 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP_ENABLE_CMP_8_EN_bit(const void *const hw, 
# 25411 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                    _Bool 
# 25411 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp &= ~(0x1u << 8);
 tmp |= value << 8;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP_ENABLE_CMP_8_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg &= ~(0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP_ENABLE_CMP_8_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg ^= (0x1u << 8);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP_ENABLE_CMP_9_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg |= (0x1u << 9);
 ;
}

static inline 
# 25443 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25443 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_FP_COMP_ENABLE_CMP_9_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp = (tmp & (0x1u << 9)) >> 9;
 return (
# 25448 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25448 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP_ENABLE_CMP_9_EN_bit(const void *const hw, 
# 25451 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                    _Bool 
# 25451 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                         value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp &= ~(0x1u << 9);
 tmp |= value << 9;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP_ENABLE_CMP_9_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg &= ~(0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP_ENABLE_CMP_9_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg ^= (0x1u << 9);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP_ENABLE_CMP_10_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg |= (0x1u << 10);
 ;
}

static inline 
# 25483 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25483 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_FP_COMP_ENABLE_CMP_10_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp = (tmp & (0x1u << 10)) >> 10;
 return (
# 25488 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25488 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP_ENABLE_CMP_10_EN_bit(const void *const hw, 
# 25491 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                     _Bool 
# 25491 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp &= ~(0x1u << 10);
 tmp |= value << 10;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP_ENABLE_CMP_10_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg &= ~(0x1u << 10);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP_ENABLE_CMP_10_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg ^= (0x1u << 10);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP_ENABLE_CMP_11_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg |= (0x1u << 11);
 ;
}

static inline 
# 25523 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25523 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_FP_COMP_ENABLE_CMP_11_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp = (tmp & (0x1u << 11)) >> 11;
 return (
# 25528 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25528 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP_ENABLE_CMP_11_EN_bit(const void *const hw, 
# 25531 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                     _Bool 
# 25531 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp &= ~(0x1u << 11);
 tmp |= value << 11;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP_ENABLE_CMP_11_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg &= ~(0x1u << 11);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP_ENABLE_CMP_11_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg ^= (0x1u << 11);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP_ENABLE_CMP_12_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg |= (0x1u << 12);
 ;
}

static inline 
# 25563 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25563 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_FP_COMP_ENABLE_CMP_12_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp = (tmp & (0x1u << 12)) >> 12;
 return (
# 25568 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25568 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP_ENABLE_CMP_12_EN_bit(const void *const hw, 
# 25571 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                     _Bool 
# 25571 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp &= ~(0x1u << 12);
 tmp |= value << 12;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP_ENABLE_CMP_12_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg &= ~(0x1u << 12);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP_ENABLE_CMP_12_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg ^= (0x1u << 12);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP_ENABLE_CMP_13_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg |= (0x1u << 13);
 ;
}

static inline 
# 25603 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25603 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_FP_COMP_ENABLE_CMP_13_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp = (tmp & (0x1u << 13)) >> 13;
 return (
# 25608 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25608 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP_ENABLE_CMP_13_EN_bit(const void *const hw, 
# 25611 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                     _Bool 
# 25611 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp &= ~(0x1u << 13);
 tmp |= value << 13;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP_ENABLE_CMP_13_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg &= ~(0x1u << 13);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP_ENABLE_CMP_13_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg ^= (0x1u << 13);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP_ENABLE_CMP_14_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg |= (0x1u << 14);
 ;
}

static inline 
# 25643 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25643 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_FP_COMP_ENABLE_CMP_14_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp = (tmp & (0x1u << 14)) >> 14;
 return (
# 25648 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25648 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP_ENABLE_CMP_14_EN_bit(const void *const hw, 
# 25651 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                     _Bool 
# 25651 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp &= ~(0x1u << 14);
 tmp |= value << 14;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP_ENABLE_CMP_14_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg &= ~(0x1u << 14);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP_ENABLE_CMP_14_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg ^= (0x1u << 14);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP_ENABLE_CMP_15_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg |= (0x1u << 15);
 ;
}

static inline 
# 25683 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25683 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_FP_COMP_ENABLE_CMP_15_EN_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp = (tmp & (0x1u << 15)) >> 15;
 return (
# 25688 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25688 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP_ENABLE_CMP_15_EN_bit(const void *const hw, 
# 25691 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                     _Bool 
# 25691 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                          value)
{
 uint16_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp &= ~(0x1u << 15);
 tmp |= value << 15;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP_ENABLE_CMP_15_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg &= ~(0x1u << 15);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP_ENABLE_CMP_15_EN_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg ^= (0x1u << 15);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_FP_COMP_ENABLE_reg(const void *const hw,
                                                                    hri_lpmcu_misc_regs_fp_comp_enable_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp_enable_reg_t
hri_lpmcumiscregsmiscregs_get_FP_COMP_ENABLE_reg(const void *const hw, hri_lpmcu_misc_regs_fp_comp_enable_reg_t mask)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_FP_COMP_ENABLE_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp_enable_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_FP_COMP_ENABLE_reg(const void *const hw,
                                                                      hri_lpmcu_misc_regs_fp_comp_enable_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_FP_COMP_ENABLE_reg(const void *const hw,
                                                                       hri_lpmcu_misc_regs_fp_comp_enable_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_fp_comp_enable_reg_t
hri_lpmcumiscregsmiscregs_read_FP_COMP_ENABLE_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->FP_COMP_ENABLE.reg;
}

static inline void hri_lpmcumiscregsmiscregs_set_MS_GPIO_PULL_TYPE_44_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg |= (0x1u << 0);
 ;
}

static inline 
# 25770 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25770 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MS_GPIO_PULL_TYPE_44_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MS_GPIO.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 25775 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25775 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MS_GPIO_PULL_TYPE_44_bit(const void *const hw, 
# 25778 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                 _Bool 
# 25778 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                      value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MS_GPIO.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MS_GPIO_PULL_TYPE_44_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MS_GPIO_PULL_TYPE_44_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg ^= (0x1u << 0);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MS_GPIO_PULL_TYPE_45_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg |= (0x1u << 1);
 ;
}

static inline 
# 25810 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25810 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MS_GPIO_PULL_TYPE_45_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MS_GPIO.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 25815 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25815 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MS_GPIO_PULL_TYPE_45_bit(const void *const hw, 
# 25818 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                 _Bool 
# 25818 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                      value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MS_GPIO.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MS_GPIO_PULL_TYPE_45_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MS_GPIO_PULL_TYPE_45_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg ^= (0x1u << 1);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MS_GPIO_PULL_TYPE_46_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg |= (0x1u << 2);
 ;
}

static inline 
# 25850 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25850 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MS_GPIO_PULL_TYPE_46_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MS_GPIO.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 25855 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25855 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MS_GPIO_PULL_TYPE_46_bit(const void *const hw, 
# 25858 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                 _Bool 
# 25858 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                      value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MS_GPIO.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MS_GPIO_PULL_TYPE_46_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MS_GPIO_PULL_TYPE_46_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg ^= (0x1u << 2);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MS_GPIO_PULL_TYPE_47_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg |= (0x1u << 3);
 ;
}

static inline 
# 25890 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25890 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MS_GPIO_PULL_TYPE_47_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MS_GPIO.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 25895 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25895 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MS_GPIO_PULL_TYPE_47_bit(const void *const hw, 
# 25898 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                 _Bool 
# 25898 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                      value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MS_GPIO.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MS_GPIO_PULL_TYPE_47_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MS_GPIO_PULL_TYPE_47_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg ^= (0x1u << 3);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MS_GPIO_PULL_ENABLE_44_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg |= (0x1u << 4);
 ;
}

static inline 
# 25930 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25930 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MS_GPIO_PULL_ENABLE_44_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MS_GPIO.reg;
 tmp = (tmp & (0x1u << 4)) >> 4;
 return (
# 25935 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25935 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MS_GPIO_PULL_ENABLE_44_bit(const void *const hw, 
# 25938 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 25938 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MS_GPIO.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MS_GPIO_PULL_ENABLE_44_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MS_GPIO_PULL_ENABLE_44_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg ^= (0x1u << 4);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MS_GPIO_PULL_ENABLE_45_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg |= (0x1u << 5);
 ;
}

static inline 
# 25970 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 25970 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MS_GPIO_PULL_ENABLE_45_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MS_GPIO.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 25975 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 25975 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MS_GPIO_PULL_ENABLE_45_bit(const void *const hw, 
# 25978 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 25978 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MS_GPIO.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MS_GPIO_PULL_ENABLE_45_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MS_GPIO_PULL_ENABLE_45_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg ^= (0x1u << 5);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MS_GPIO_PULL_ENABLE_46_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg |= (0x1u << 6);
 ;
}

static inline 
# 26010 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 26010 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MS_GPIO_PULL_ENABLE_46_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MS_GPIO.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 26015 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 26015 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MS_GPIO_PULL_ENABLE_46_bit(const void *const hw, 
# 26018 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 26018 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MS_GPIO.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MS_GPIO_PULL_ENABLE_46_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MS_GPIO_PULL_ENABLE_46_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg ^= (0x1u << 6);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MS_GPIO_PULL_ENABLE_47_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg |= (0x1u << 7);
 ;
}

static inline 
# 26050 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 26050 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MS_GPIO_PULL_ENABLE_47_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MS_GPIO.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 26055 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
        _Bool
# 26055 "../hri/hri_lpmcu_misc_regs_b11.h"
            )tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MS_GPIO_PULL_ENABLE_47_bit(const void *const hw, 
# 26058 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
                                                                                                   _Bool 
# 26058 "../hri/hri_lpmcu_misc_regs_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((LpmcuMiscRegs *)hw)->MS_GPIO.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg = tmp;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MS_GPIO_PULL_ENABLE_47_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MS_GPIO_PULL_ENABLE_47_bit(const void *const hw)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg ^= (0x1u << 7);
 ;
}

static inline void hri_lpmcumiscregsmiscregs_set_MS_GPIO_reg(const void *const hw,
                                                             hri_lpmcu_misc_regs_ms_gpio_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg |= mask;
 ;
}

static inline hri_lpmcu_misc_regs_ms_gpio_reg_t
hri_lpmcumiscregsmiscregs_get_MS_GPIO_reg(const void *const hw, hri_lpmcu_misc_regs_ms_gpio_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MS_GPIO.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_write_MS_GPIO_reg(const void *const hw,
                                                               hri_lpmcu_misc_regs_ms_gpio_reg_t data)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg = data;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_clear_MS_GPIO_reg(const void *const hw,
                                                               hri_lpmcu_misc_regs_ms_gpio_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg &= ~mask;
 ;
}

static inline void hri_lpmcumiscregsmiscregs_toggle_MS_GPIO_reg(const void *const hw,
                                                                hri_lpmcu_misc_regs_ms_gpio_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->MS_GPIO.reg ^= mask;
 ;
}

static inline hri_lpmcu_misc_regs_ms_gpio_reg_t hri_lpmcumiscregsmiscregs_read_MS_GPIO_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->MS_GPIO.reg;
}

static inline hri_lpmcu_misc_regs_lpmcu_chip_id_reg_t
hri_lpmcumiscregsmiscregs_get_LPMCU_CHIP_ID_REV_ID_bf(const void *const hw,
                                                      hri_lpmcu_misc_regs_lpmcu_chip_id_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->LPMCU_CHIP_ID.reg & ((0xFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_lpmcu_misc_regs_lpmcu_chip_id_reg_t
hri_lpmcumiscregsmiscregs_read_LPMCU_CHIP_ID_REV_ID_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->LPMCU_CHIP_ID.reg & (0xFFFFFFu << 0))
        >> 0;
}

static inline hri_lpmcu_misc_regs_lpmcu_chip_id_reg_t
hri_lpmcumiscregsmiscregs_get_LPMCU_CHIP_ID_reg(const void *const hw, hri_lpmcu_misc_regs_lpmcu_chip_id_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->LPMCU_CHIP_ID.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lpmcu_misc_regs_lpmcu_chip_id_reg_t
hri_lpmcumiscregsmiscregs_read_LPMCU_CHIP_ID_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->LPMCU_CHIP_ID.reg;
}

static inline 
# 26159 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 26159 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_MBIST_STATUS_MBIST_MODE_bit(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->MBIST_STATUS.reg & (0x1u << 31))
        >> 31;
}

static inline hri_lpmcu_misc_regs_mbist_status_reg_t
hri_lpmcumiscregsmiscregs_get_MBIST_STATUS_MBIST_BUS_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_mbist_status_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->MBIST_STATUS.reg & ((0x1FFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_lpmcu_misc_regs_mbist_status_reg_t
hri_lpmcumiscregsmiscregs_read_MBIST_STATUS_MBIST_BUS_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->MBIST_STATUS.reg & (0x1FFFFFu << 0))
        >> 0;
}

static inline hri_lpmcu_misc_regs_mbist_status_reg_t
hri_lpmcumiscregsmiscregs_get_MBIST_STATUS_MBIST_BLOCK_SEL_bf(const void *const hw,
                                                              hri_lpmcu_misc_regs_mbist_status_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->MBIST_STATUS.reg & ((0x1Fu << 21) & ((mask) << 21)))
        >> 21;
}

static inline hri_lpmcu_misc_regs_mbist_status_reg_t
hri_lpmcumiscregsmiscregs_read_MBIST_STATUS_MBIST_BLOCK_SEL_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->MBIST_STATUS.reg & (0x1Fu << 21))
        >> 21;
}

static inline hri_lpmcu_misc_regs_mbist_status_reg_t
hri_lpmcumiscregsmiscregs_get_MBIST_STATUS_MBIST_WRAPPER_SEL_bf(const void *const hw,
                                                                hri_lpmcu_misc_regs_mbist_status_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->MBIST_STATUS.reg & ((0x1Fu << 26) & ((mask) << 26)))
        >> 26;
}

static inline hri_lpmcu_misc_regs_mbist_status_reg_t
hri_lpmcumiscregsmiscregs_read_MBIST_STATUS_MBIST_WRAPPER_SEL_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->MBIST_STATUS.reg & (0x1Fu << 26))
        >> 26;
}

static inline hri_lpmcu_misc_regs_mbist_status_reg_t
hri_lpmcumiscregsmiscregs_get_MBIST_STATUS_reg(const void *const hw, hri_lpmcu_misc_regs_mbist_status_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_STATUS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lpmcu_misc_regs_mbist_status_reg_t
hri_lpmcumiscregsmiscregs_read_MBIST_STATUS_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->MBIST_STATUS.reg;
}

static inline hri_lpmcu_misc_regs_wp3_misr_dataout_reg_t
hri_lpmcumiscregsmiscregs_get_WP3_MISR_DATAOUT_WP3_MISR_DATAOUT_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_wp3_misr_dataout_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->WP3_MISR_DATAOUT.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_lpmcu_misc_regs_wp3_misr_dataout_reg_t
hri_lpmcumiscregsmiscregs_read_WP3_MISR_DATAOUT_WP3_MISR_DATAOUT_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->WP3_MISR_DATAOUT.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_lpmcu_misc_regs_wp3_misr_dataout_reg_t
hri_lpmcumiscregsmiscregs_get_WP3_MISR_DATAOUT_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_wp3_misr_dataout_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->WP3_MISR_DATAOUT.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lpmcu_misc_regs_wp3_misr_dataout_reg_t
hri_lpmcumiscregsmiscregs_read_WP3_MISR_DATAOUT_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->WP3_MISR_DATAOUT.reg;
}

static inline hri_lpmcu_misc_regs_mbist_dual_status_reg_t
hri_lpmcumiscregsmiscregs_get_MBIST_DUAL_STATUS_MBIST_BUS_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_mbist_dual_status_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->MBIST_DUAL_STATUS.reg & ((0x1FFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_lpmcu_misc_regs_mbist_dual_status_reg_t
hri_lpmcumiscregsmiscregs_read_MBIST_DUAL_STATUS_MBIST_BUS_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->MBIST_DUAL_STATUS.reg & (0x1FFFFFu << 0))
        >> 0;
}

static inline hri_lpmcu_misc_regs_mbist_dual_status_reg_t
hri_lpmcumiscregsmiscregs_get_MBIST_DUAL_STATUS_reg(const void *const hw,
                                                    hri_lpmcu_misc_regs_mbist_dual_status_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->MBIST_DUAL_STATUS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lpmcu_misc_regs_mbist_dual_status_reg_t
hri_lpmcumiscregsmiscregs_read_MBIST_DUAL_STATUS_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->MBIST_DUAL_STATUS.reg;
}

static inline 
# 26287 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 26287 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_SENS_ADC_RAW_STATUS_ADC_DONE_bit(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->SENS_ADC_RAW_STATUS.reg & (0x1u << 16))
        >> 16;
}

static inline hri_lpmcu_misc_regs_sens_adc_raw_status_reg_t
hri_lpmcumiscregsmiscregs_get_SENS_ADC_RAW_STATUS_ADC_OUT_bf(const void *const hw,
                                                             hri_lpmcu_misc_regs_sens_adc_raw_status_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->SENS_ADC_RAW_STATUS.reg & ((0x7FFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_lpmcu_misc_regs_sens_adc_raw_status_reg_t
hri_lpmcumiscregsmiscregs_read_SENS_ADC_RAW_STATUS_ADC_OUT_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->SENS_ADC_RAW_STATUS.reg & (0x7FFu << 0))
        >> 0;
}

static inline hri_lpmcu_misc_regs_sens_adc_raw_status_reg_t
hri_lpmcumiscregsmiscregs_get_SENS_ADC_RAW_STATUS_ADC_CH_bf(const void *const hw,
                                                            hri_lpmcu_misc_regs_sens_adc_raw_status_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->SENS_ADC_RAW_STATUS.reg & ((0x3u << 12) & ((mask) << 12)))
        >> 12;
}

static inline hri_lpmcu_misc_regs_sens_adc_raw_status_reg_t
hri_lpmcumiscregsmiscregs_read_SENS_ADC_RAW_STATUS_ADC_CH_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->SENS_ADC_RAW_STATUS.reg & (0x3u << 12))
        >> 12;
}

static inline hri_lpmcu_misc_regs_sens_adc_raw_status_reg_t
hri_lpmcumiscregsmiscregs_get_SENS_ADC_RAW_STATUS_reg(const void *const hw,
                                                      hri_lpmcu_misc_regs_sens_adc_raw_status_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->SENS_ADC_RAW_STATUS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lpmcu_misc_regs_sens_adc_raw_status_reg_t
hri_lpmcumiscregsmiscregs_read_SENS_ADC_RAW_STATUS_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->SENS_ADC_RAW_STATUS.reg;
}

static inline hri_lpmcu_misc_regs_sens_adc_ch0_data_reg_t
hri_lpmcumiscregsmiscregs_get_SENS_ADC_CH0_DATA_SENS_ADC_CH0_DATA_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_sens_adc_ch0_data_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->SENS_ADC_CH0_DATA.reg & ((0x7FFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_lpmcu_misc_regs_sens_adc_ch0_data_reg_t
hri_lpmcumiscregsmiscregs_read_SENS_ADC_CH0_DATA_SENS_ADC_CH0_DATA_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->SENS_ADC_CH0_DATA.reg & (0x7FFu << 0))
        >> 0;
}

static inline hri_lpmcu_misc_regs_sens_adc_ch0_data_reg_t
hri_lpmcumiscregsmiscregs_get_SENS_ADC_CH0_DATA_reg(const void *const hw,
                                                    hri_lpmcu_misc_regs_sens_adc_ch0_data_reg_t mask)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->SENS_ADC_CH0_DATA.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lpmcu_misc_regs_sens_adc_ch0_data_reg_t
hri_lpmcumiscregsmiscregs_read_SENS_ADC_CH0_DATA_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->SENS_ADC_CH0_DATA.reg;
}

static inline hri_lpmcu_misc_regs_sens_adc_ch1_data_reg_t
hri_lpmcumiscregsmiscregs_get_SENS_ADC_CH1_DATA_SENS_ADC_CH1_DATA_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_sens_adc_ch1_data_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->SENS_ADC_CH1_DATA.reg & ((0x7FFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_lpmcu_misc_regs_sens_adc_ch1_data_reg_t
hri_lpmcumiscregsmiscregs_read_SENS_ADC_CH1_DATA_SENS_ADC_CH1_DATA_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->SENS_ADC_CH1_DATA.reg & (0x7FFu << 0))
        >> 0;
}

static inline hri_lpmcu_misc_regs_sens_adc_ch1_data_reg_t
hri_lpmcumiscregsmiscregs_get_SENS_ADC_CH1_DATA_reg(const void *const hw,
                                                    hri_lpmcu_misc_regs_sens_adc_ch1_data_reg_t mask)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->SENS_ADC_CH1_DATA.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lpmcu_misc_regs_sens_adc_ch1_data_reg_t
hri_lpmcumiscregsmiscregs_read_SENS_ADC_CH1_DATA_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->SENS_ADC_CH1_DATA.reg;
}

static inline hri_lpmcu_misc_regs_sens_adc_ch2_data_reg_t
hri_lpmcumiscregsmiscregs_get_SENS_ADC_CH2_DATA_SENS_ADC_CH2_DATA_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_sens_adc_ch2_data_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->SENS_ADC_CH2_DATA.reg & ((0x7FFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_lpmcu_misc_regs_sens_adc_ch2_data_reg_t
hri_lpmcumiscregsmiscregs_read_SENS_ADC_CH2_DATA_SENS_ADC_CH2_DATA_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->SENS_ADC_CH2_DATA.reg & (0x7FFu << 0))
        >> 0;
}

static inline hri_lpmcu_misc_regs_sens_adc_ch2_data_reg_t
hri_lpmcumiscregsmiscregs_get_SENS_ADC_CH2_DATA_reg(const void *const hw,
                                                    hri_lpmcu_misc_regs_sens_adc_ch2_data_reg_t mask)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->SENS_ADC_CH2_DATA.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lpmcu_misc_regs_sens_adc_ch2_data_reg_t
hri_lpmcumiscregsmiscregs_read_SENS_ADC_CH2_DATA_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->SENS_ADC_CH2_DATA.reg;
}

static inline hri_lpmcu_misc_regs_sens_adc_ch3_data_reg_t
hri_lpmcumiscregsmiscregs_get_SENS_ADC_CH3_DATA_SENS_ADC_CH3_DATA_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_sens_adc_ch3_data_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->SENS_ADC_CH3_DATA.reg & ((0x7FFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_lpmcu_misc_regs_sens_adc_ch3_data_reg_t
hri_lpmcumiscregsmiscregs_read_SENS_ADC_CH3_DATA_SENS_ADC_CH3_DATA_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->SENS_ADC_CH3_DATA.reg & (0x7FFu << 0))
        >> 0;
}

static inline hri_lpmcu_misc_regs_sens_adc_ch3_data_reg_t
hri_lpmcumiscregsmiscregs_get_SENS_ADC_CH3_DATA_reg(const void *const hw,
                                                    hri_lpmcu_misc_regs_sens_adc_ch3_data_reg_t mask)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->SENS_ADC_CH3_DATA.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lpmcu_misc_regs_sens_adc_ch3_data_reg_t
hri_lpmcumiscregsmiscregs_read_SENS_ADC_CH3_DATA_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->SENS_ADC_CH3_DATA.reg;
}

static inline 
# 26463 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 26463 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_IRQ_STS_BLE_OSC_EN_IRQ_bit(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->IRQ_STS.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 26469 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 26469 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_IRQ_STS_BLE_WAKEUP_LP_IRQ_bit(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->IRQ_STS.reg & (0x1u << 1))
        >> 1;
}

static inline 
# 26475 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 26475 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_IRQ_STS_BLE_LP_OUT_OF_RESET_IRQ_bit(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->IRQ_STS.reg & (0x1u << 2))
        >> 2;
}

static inline 
# 26481 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 26481 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_IRQ_STS_BLE_CORE_OUT_OF_RESET_IRQ_EN_bit(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->IRQ_STS.reg & (0x1u << 3))
        >> 3;
}

static inline 
# 26487 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 26487 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_IRQ_STS_EFUSE_OUT_OF_RESET_bit(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->IRQ_STS.reg & (0x1u << 4))
        >> 4;
}

static inline hri_lpmcu_misc_regs_irq_sts_reg_t
hri_lpmcumiscregsmiscregs_get_IRQ_STS_reg(const void *const hw, hri_lpmcu_misc_regs_irq_sts_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->IRQ_STS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lpmcu_misc_regs_irq_sts_reg_t hri_lpmcumiscregsmiscregs_read_IRQ_STS_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->IRQ_STS.reg;
}

static inline hri_lpmcu_misc_regs_arm_irq_status_0_reg_t
hri_lpmcumiscregsmiscregs_get_ARM_IRQ_STATUS_0_ARM_IRQ_STATUS_0_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_arm_irq_status_0_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->ARM_IRQ_STATUS_0.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_lpmcu_misc_regs_arm_irq_status_0_reg_t
hri_lpmcumiscregsmiscregs_read_ARM_IRQ_STATUS_0_ARM_IRQ_STATUS_0_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->ARM_IRQ_STATUS_0.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_lpmcu_misc_regs_arm_irq_status_0_reg_t
hri_lpmcumiscregsmiscregs_get_ARM_IRQ_STATUS_0_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_arm_irq_status_0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->ARM_IRQ_STATUS_0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lpmcu_misc_regs_arm_irq_status_0_reg_t
hri_lpmcumiscregsmiscregs_read_ARM_IRQ_STATUS_0_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->ARM_IRQ_STATUS_0.reg;
}

static inline hri_lpmcu_misc_regs_arm_irq_status_1_reg_t
hri_lpmcumiscregsmiscregs_get_ARM_IRQ_STATUS_1_ARM_IRQ_STATUS_1_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_arm_irq_status_1_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->ARM_IRQ_STATUS_1.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_lpmcu_misc_regs_arm_irq_status_1_reg_t
hri_lpmcumiscregsmiscregs_read_ARM_IRQ_STATUS_1_ARM_IRQ_STATUS_1_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->ARM_IRQ_STATUS_1.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_lpmcu_misc_regs_arm_irq_status_1_reg_t
hri_lpmcumiscregsmiscregs_get_ARM_IRQ_STATUS_1_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_arm_irq_status_1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->ARM_IRQ_STATUS_1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lpmcu_misc_regs_arm_irq_status_1_reg_t
hri_lpmcumiscregsmiscregs_read_ARM_IRQ_STATUS_1_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->ARM_IRQ_STATUS_1.reg;
}

static inline 
# 26569 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 26569 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_QUAD_DEC_IRQS_QUAD_DEC0_IRQ_bit(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->QUAD_DEC_IRQS.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 26575 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 26575 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_QUAD_DEC_IRQS_QUAD_DEC1_IRQ_bit(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->QUAD_DEC_IRQS.reg & (0x1u << 1))
        >> 1;
}

static inline 
# 26581 "../hri/hri_lpmcu_misc_regs_b11.h" 3 4
             _Bool 
# 26581 "../hri/hri_lpmcu_misc_regs_b11.h"
                  hri_lpmcumiscregsmiscregs_get_QUAD_DEC_IRQS_QUAD_DEC2_IRQ_bit(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->QUAD_DEC_IRQS.reg & (0x1u << 2))
        >> 2;
}

static inline hri_lpmcu_misc_regs_quad_dec_irqs_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC_IRQS_reg(const void *const hw, hri_lpmcu_misc_regs_quad_dec_irqs_reg_t mask)
{
 uint8_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC_IRQS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lpmcu_misc_regs_quad_dec_irqs_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC_IRQS_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->QUAD_DEC_IRQS.reg;
}

static inline hri_lpmcu_misc_regs_quad_dec0_status_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC0_STATUS_COUNT_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_quad_dec0_status_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->QUAD_DEC0_STATUS.reg & ((0xFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_lpmcu_misc_regs_quad_dec0_status_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC0_STATUS_COUNT_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->QUAD_DEC0_STATUS.reg & (0xFFFFu << 0))
        >> 0;
}

static inline hri_lpmcu_misc_regs_quad_dec0_status_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC0_STATUS_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_quad_dec0_status_reg_t mask)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC0_STATUS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lpmcu_misc_regs_quad_dec0_status_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC0_STATUS_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->QUAD_DEC0_STATUS.reg;
}

static inline hri_lpmcu_misc_regs_quad_dec1_status_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC1_STATUS_COUNT_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_quad_dec1_status_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->QUAD_DEC1_STATUS.reg & ((0xFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_lpmcu_misc_regs_quad_dec1_status_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC1_STATUS_COUNT_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->QUAD_DEC1_STATUS.reg & (0xFFFFu << 0))
        >> 0;
}

static inline hri_lpmcu_misc_regs_quad_dec1_status_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC1_STATUS_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_quad_dec1_status_reg_t mask)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC1_STATUS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lpmcu_misc_regs_quad_dec1_status_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC1_STATUS_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->QUAD_DEC1_STATUS.reg;
}

static inline hri_lpmcu_misc_regs_quad_dec2_status_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC2_STATUS_COUNT_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_quad_dec2_status_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->QUAD_DEC2_STATUS.reg & ((0xFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_lpmcu_misc_regs_quad_dec2_status_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC2_STATUS_COUNT_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->QUAD_DEC2_STATUS.reg & (0xFFFFu << 0))
        >> 0;
}

static inline hri_lpmcu_misc_regs_quad_dec2_status_reg_t
hri_lpmcumiscregsmiscregs_get_QUAD_DEC2_STATUS_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_quad_dec2_status_reg_t mask)
{
 uint16_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->QUAD_DEC2_STATUS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lpmcu_misc_regs_quad_dec2_status_reg_t
hri_lpmcumiscregsmiscregs_read_QUAD_DEC2_STATUS_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->QUAD_DEC2_STATUS.reg;
}

static inline hri_lpmcu_misc_regs_pmu_read_regs_reg_t
hri_lpmcumiscregsmiscregs_get_PMU_READ_REGS_READREG1_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_pmu_read_regs_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->PMU_READ_REGS.reg & ((0xFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_lpmcu_misc_regs_pmu_read_regs_reg_t
hri_lpmcumiscregsmiscregs_read_PMU_READ_REGS_READREG1_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->PMU_READ_REGS.reg & (0xFFu << 0))
        >> 0;
}

static inline hri_lpmcu_misc_regs_pmu_read_regs_reg_t
hri_lpmcumiscregsmiscregs_get_PMU_READ_REGS_READREG2_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_pmu_read_regs_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->PMU_READ_REGS.reg & ((0xFFu << 8) & ((mask) << 8)))
        >> 8;
}

static inline hri_lpmcu_misc_regs_pmu_read_regs_reg_t
hri_lpmcumiscregsmiscregs_read_PMU_READ_REGS_READREG2_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->PMU_READ_REGS.reg & (0xFFu << 8))
        >> 8;
}

static inline hri_lpmcu_misc_regs_pmu_read_regs_reg_t
hri_lpmcumiscregsmiscregs_get_PMU_READ_REGS_READREG3_bf(const void *const hw,
                                                        hri_lpmcu_misc_regs_pmu_read_regs_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->PMU_READ_REGS.reg & ((0xFFu << 16) & ((mask) << 16)))
        >> 16;
}

static inline hri_lpmcu_misc_regs_pmu_read_regs_reg_t
hri_lpmcumiscregsmiscregs_read_PMU_READ_REGS_READREG3_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->PMU_READ_REGS.reg & (0xFFu << 16))
        >> 16;
}

static inline hri_lpmcu_misc_regs_pmu_read_regs_reg_t
hri_lpmcumiscregsmiscregs_get_PMU_READ_REGS_reg(const void *const hw, hri_lpmcu_misc_regs_pmu_read_regs_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->PMU_READ_REGS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lpmcu_misc_regs_pmu_read_regs_reg_t
hri_lpmcumiscregsmiscregs_read_PMU_READ_REGS_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->PMU_READ_REGS.reg;
}

static inline hri_lpmcu_misc_regs_aon_sleep_timer_counter_reg_t
hri_lpmcumiscregsmiscregs_get_AON_SLEEP_TIMER_COUNTER_AON_SLEEP_TIMER_COUNTER_bf(
    const void *const hw, hri_lpmcu_misc_regs_aon_sleep_timer_counter_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->AON_SLEEP_TIMER_COUNTER.reg
         & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_lpmcu_misc_regs_aon_sleep_timer_counter_reg_t
hri_lpmcumiscregsmiscregs_read_AON_SLEEP_TIMER_COUNTER_AON_SLEEP_TIMER_COUNTER_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->AON_SLEEP_TIMER_COUNTER.reg
         & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_lpmcu_misc_regs_aon_sleep_timer_counter_reg_t
hri_lpmcumiscregsmiscregs_get_AON_SLEEP_TIMER_COUNTER_reg(const void *const hw,
                                                          hri_lpmcu_misc_regs_aon_sleep_timer_counter_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->AON_SLEEP_TIMER_COUNTER.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_lpmcu_misc_regs_aon_sleep_timer_counter_reg_t
hri_lpmcumiscregsmiscregs_read_AON_SLEEP_TIMER_COUNTER_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->AON_SLEEP_TIMER_COUNTER.reg;
}

static inline hri_lpmcu_misc_regs_efuse_1_status_3_reg_t
hri_lpmcumiscregsmiscregs_get_EFUSE_1_STATUS_3_EFUSE_1_STATUS_3_bf(const void *const hw,
                                                                   hri_lpmcu_misc_regs_efuse_1_status_3_reg_t mask)
{
 return (((LpmcuMiscRegs *)hw)->EFUSE_1_STATUS_3.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline void
hri_lpmcumiscregsmiscregs_clear_EFUSE_1_STATUS_3_EFUSE_1_STATUS_3_bf(const void *const hw,
                                                                     hri_lpmcu_misc_regs_efuse_1_status_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->EFUSE_1_STATUS_3.reg = ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_lpmcu_misc_regs_efuse_1_status_3_reg_t
hri_lpmcumiscregsmiscregs_read_EFUSE_1_STATUS_3_EFUSE_1_STATUS_3_bf(const void *const hw)
{
 return (((LpmcuMiscRegs *)hw)->EFUSE_1_STATUS_3.reg & (0xFFFFFFFFu << 0))
        >> 0;
}

static inline hri_lpmcu_misc_regs_efuse_1_status_3_reg_t
hri_lpmcumiscregsmiscregs_get_EFUSE_1_STATUS_3_reg(const void *const hw,
                                                   hri_lpmcu_misc_regs_efuse_1_status_3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((LpmcuMiscRegs *)hw)->EFUSE_1_STATUS_3.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_lpmcumiscregsmiscregs_clear_EFUSE_1_STATUS_3_reg(const void *const hw,
                                                                        hri_lpmcu_misc_regs_efuse_1_status_3_reg_t mask)
{
 ;
 ((LpmcuMiscRegs *)hw)->EFUSE_1_STATUS_3.reg = mask;
 ;
}

static inline hri_lpmcu_misc_regs_efuse_1_status_3_reg_t
hri_lpmcumiscregsmiscregs_read_EFUSE_1_STATUS_3_reg(const void *const hw)
{
 return ((LpmcuMiscRegs *)hw)->EFUSE_1_STATUS_3.reg;
}
# 60 "../hri/hri_b11.h" 2
# 1 "../hri/hri_prov_dma_ctrl_b11.h" 1
# 45 "../hri/hri_prov_dma_ctrl_b11.h"
#define _HRI_PROV_DMA_CTRL_B11_H_INCLUDED_ 
# 58 "../hri/hri_prov_dma_ctrl_b11.h"
#define PROV_DMA_CTRL_CRITICAL_SECTION_ENTER() 
#define PROV_DMA_CTRL_CRITICAL_SECTION_LEAVE() 


typedef uint16_t hri_prov_dma_ctrl_ch0_cmd_reg2_reg_t;
typedef uint16_t hri_prov_dma_ctrl_ch0_resrict_reg_reg_t;
typedef uint16_t hri_prov_dma_ctrl_ch1_cmd_reg2_reg_t;
typedef uint16_t hri_prov_dma_ctrl_ch1_resrict_reg_reg_t;
typedef uint16_t hri_prov_dma_ctrl_ch2_cmd_reg2_reg_t;
typedef uint16_t hri_prov_dma_ctrl_ch2_resrict_reg_reg_t;
typedef uint16_t hri_prov_dma_ctrl_ch3_cmd_reg2_reg_t;
typedef uint16_t hri_prov_dma_ctrl_ch3_resrict_reg_reg_t;
typedef uint16_t hri_prov_dma_ctrl_core_def_status1_reg_t;
typedef uint16_t hri_prov_dma_ctrl_core_priority_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch0_cmd_reg0_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch0_cmd_reg1_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch0_cmd_reg3_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch0_count_reg_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch0_fifo_fullness_reg_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch0_static_reg0_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch0_static_reg1_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch0_static_reg2_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch0_static_reg4_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch1_cmd_reg0_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch1_cmd_reg1_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch1_cmd_reg3_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch1_count_reg_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch1_fifo_fullness_reg_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch1_static_reg0_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch1_static_reg1_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch1_static_reg2_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch1_static_reg4_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch2_cmd_reg0_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch2_cmd_reg1_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch2_cmd_reg3_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch2_count_reg_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch2_fifo_fullness_reg_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch2_static_reg0_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch2_static_reg1_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch2_static_reg2_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch2_static_reg4_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch3_cmd_reg0_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch3_cmd_reg1_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch3_cmd_reg3_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch3_count_reg_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch3_fifo_fullness_reg_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch3_static_reg0_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch3_static_reg1_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch3_static_reg2_reg_t;
typedef uint32_t hri_prov_dma_ctrl_ch3_static_reg4_reg_t;
typedef uint32_t hri_prov_dma_ctrl_core_def_status0_reg_t;
typedef uint32_t hri_prov_dma_ctrl_periph_rx_ctrl_reg_t;
typedef uint32_t hri_prov_dma_ctrl_periph_tx_ctrl_reg_t;
typedef uint32_t hri_prov_dma_ctrl_user_def_status_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch0_ch_active_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch0_ch_enable_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch0_ch_start_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch0_int_clear_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch0_int_enable_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch0_int_rawstat_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch0_int_status_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch1_ch_active_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch1_ch_enable_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch1_ch_start_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch1_int_clear_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch1_int_enable_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch1_int_rawstat_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch1_int_status_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch2_ch_active_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch2_ch_enable_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch2_ch_start_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch2_int_clear_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch2_int_enable_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch2_int_rawstat_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch2_int_status_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch3_ch_active_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch3_ch_enable_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch3_ch_start_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch3_int_clear_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch3_int_enable_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch3_int_rawstat_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_ch3_int_status_reg_reg_t;
typedef uint8_t hri_prov_dma_ctrl_core_ch_start_reg_t;
typedef uint8_t hri_prov_dma_ctrl_core_clkdiv_reg_t;
typedef uint8_t hri_prov_dma_ctrl_core_idle_reg_t;
typedef uint8_t hri_prov_dma_ctrl_core_int_status_reg_t;
typedef uint8_t hri_prov_dma_ctrl_core_joint_mode_reg_t;

static inline void hri_provdmactrldmactrl_write_CH0_CH_START_REG_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch0_ch_start_reg_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CH_START_REG.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_write_CH1_CH_START_REG_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch1_ch_start_reg_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CH_START_REG.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_write_CH2_CH_START_REG_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch2_ch_start_reg_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CH_START_REG.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_write_CH3_CH_START_REG_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch3_ch_start_reg_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CH_START_REG.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_write_CORE_CH_START_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_core_ch_start_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_CH_START.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_CMD_REG0_RD_START_ADDR_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_ch0_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG0.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch0_cmd_reg0_reg_t
hri_provdmactrldmactrl_get_CH0_CMD_REG0_RD_START_ADDR_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_ch0_cmd_reg0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CMD_REG0.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_CMD_REG0_RD_START_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch0_cmd_reg0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CMD_REG0.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG0.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_CMD_REG0_RD_START_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch0_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG0.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH0_CMD_REG0_RD_START_ADDR_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch0_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG0.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch0_cmd_reg0_reg_t
hri_provdmactrldmactrl_read_CH0_CMD_REG0_RD_START_ADDR_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CMD_REG0.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH0_CMD_REG0_reg(const void *const hw,
                                                               hri_prov_dma_ctrl_ch0_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG0.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_cmd_reg0_reg_t
hri_provdmactrldmactrl_get_CH0_CMD_REG0_reg(const void *const hw, hri_prov_dma_ctrl_ch0_cmd_reg0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CMD_REG0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_CMD_REG0_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch0_cmd_reg0_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG0.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_CMD_REG0_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch0_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG0.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_CMD_REG0_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch0_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG0.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_cmd_reg0_reg_t hri_provdmactrldmactrl_read_CH0_CMD_REG0_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH0_CMD_REG0.reg;
}

static inline void hri_provdmactrldmactrl_set_CH0_CMD_REG1_WR_START_ADDR_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_ch0_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG1.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch0_cmd_reg1_reg_t
hri_provdmactrldmactrl_get_CH0_CMD_REG1_WR_START_ADDR_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_ch0_cmd_reg1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CMD_REG1.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_CMD_REG1_WR_START_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch0_cmd_reg1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CMD_REG1.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG1.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_CMD_REG1_WR_START_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch0_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG1.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH0_CMD_REG1_WR_START_ADDR_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch0_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG1.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch0_cmd_reg1_reg_t
hri_provdmactrldmactrl_read_CH0_CMD_REG1_WR_START_ADDR_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CMD_REG1.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH0_CMD_REG1_reg(const void *const hw,
                                                               hri_prov_dma_ctrl_ch0_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG1.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_cmd_reg1_reg_t
hri_provdmactrldmactrl_get_CH0_CMD_REG1_reg(const void *const hw, hri_prov_dma_ctrl_ch0_cmd_reg1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CMD_REG1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_CMD_REG1_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch0_cmd_reg1_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG1.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_CMD_REG1_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch0_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG1.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_CMD_REG1_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch0_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG1.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_cmd_reg1_reg_t hri_provdmactrldmactrl_read_CH0_CMD_REG1_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH0_CMD_REG1.reg;
}

static inline void hri_provdmactrldmactrl_set_CH0_CMD_REG2_BUFFER_SIZE_bf(const void *const hw,
                                                                          hri_prov_dma_ctrl_ch0_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG2.reg |= ((0x1FFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch0_cmd_reg2_reg_t
hri_provdmactrldmactrl_get_CH0_CMD_REG2_BUFFER_SIZE_bf(const void *const hw, hri_prov_dma_ctrl_ch0_cmd_reg2_reg_t mask)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CMD_REG2.reg;
 tmp = (tmp & ((0x1FFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_CMD_REG2_BUFFER_SIZE_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_ch0_cmd_reg2_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CMD_REG2.reg;
 tmp &= ~(0x1FFFu << 0);
 tmp |= ((0x1FFFu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG2.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_CMD_REG2_BUFFER_SIZE_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_ch0_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG2.reg &= ~((0x1FFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_CMD_REG2_BUFFER_SIZE_bf(const void *const hw,
                                                                             hri_prov_dma_ctrl_ch0_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG2.reg ^= ((0x1FFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch0_cmd_reg2_reg_t
hri_provdmactrldmactrl_read_CH0_CMD_REG2_BUFFER_SIZE_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CMD_REG2.reg;
 tmp = (tmp & (0x1FFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH0_CMD_REG2_reg(const void *const hw,
                                                               hri_prov_dma_ctrl_ch0_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG2.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_cmd_reg2_reg_t
hri_provdmactrldmactrl_get_CH0_CMD_REG2_reg(const void *const hw, hri_prov_dma_ctrl_ch0_cmd_reg2_reg_t mask)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CMD_REG2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_CMD_REG2_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch0_cmd_reg2_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG2.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_CMD_REG2_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch0_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG2.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_CMD_REG2_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch0_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG2.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_cmd_reg2_reg_t hri_provdmactrldmactrl_read_CH0_CMD_REG2_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH0_CMD_REG2.reg;
}

static inline void hri_provdmactrldmactrl_set_CH0_CMD_REG3_CMD_SET_INT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg |= (0x1u << 0);
 ;
}

static inline 
# 497 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 497 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_CMD_REG3_CMD_SET_INT_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 502 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 502 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_CMD_REG3_CMD_SET_INT_bit(const void *const hw, 
# 505 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                  _Bool 
# 505 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_CMD_REG3_CMD_SET_INT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_CMD_REG3_CMD_SET_INT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_CMD_REG3_CMD_LAST_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg |= (0x1u << 1);
 ;
}

static inline 
# 537 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 537 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_CMD_REG3_CMD_LAST_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 542 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 542 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_CMD_REG3_CMD_LAST_bit(const void *const hw, 
# 545 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                               _Bool 
# 545 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                    value)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_CMD_REG3_CMD_LAST_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_CMD_REG3_CMD_LAST_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg ^= (0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_ch0_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg |= ((0x3FFFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline hri_prov_dma_ctrl_ch0_cmd_reg3_reg_t
hri_provdmactrldmactrl_get_CH0_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_ch0_cmd_reg3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg;
 tmp = (tmp & ((0x3FFFFFFFu << 2) & ((mask) << 2))) >> 2;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch0_cmd_reg3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg;
 tmp &= ~(0x3FFFFFFFu << 2);
 tmp |= ((0x3FFFFFFFu << 2) & ((data) << 2));
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch0_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg &= ~((0x3FFFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH0_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch0_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg ^= ((0x3FFFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline hri_prov_dma_ctrl_ch0_cmd_reg3_reg_t
hri_provdmactrldmactrl_read_CH0_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg;
 tmp = (tmp & (0x3FFFFFFFu << 2)) >> 2;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH0_CMD_REG3_reg(const void *const hw,
                                                               hri_prov_dma_ctrl_ch0_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_cmd_reg3_reg_t
hri_provdmactrldmactrl_get_CH0_CMD_REG3_reg(const void *const hw, hri_prov_dma_ctrl_ch0_cmd_reg3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_CMD_REG3_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch0_cmd_reg3_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_CMD_REG3_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch0_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_CMD_REG3_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch0_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_cmd_reg3_reg_t hri_provdmactrldmactrl_read_CH0_CMD_REG3_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH0_CMD_REG3.reg;
}

static inline void hri_provdmactrldmactrl_set_CH0_STATIC_REG0_RD_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg |= (0x1u << 31);
 ;
}

static inline 
# 679 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 679 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_STATIC_REG0_RD_INCR_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg;
 tmp = (tmp & (0x1u << 31)) >> 31;
 return (
# 684 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 684 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_STATIC_REG0_RD_INCR_bit(const void *const hw, 
# 687 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                 _Bool 
# 687 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg;
 tmp &= ~(0x1u << 31);
 tmp |= value << 31;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_STATIC_REG0_RD_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg &= ~(0x1u << 31);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_STATIC_REG0_RD_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg ^= (0x1u << 31);
 ;
}

static inline void
hri_provdmactrldmactrl_set_CH0_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch0_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg |= ((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg0_reg_t
hri_provdmactrldmactrl_get_CH0_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch0_static_reg0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg;
 tmp = (tmp & ((0x7Fu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH0_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch0_static_reg0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg;
 tmp &= ~(0x7Fu << 0);
 tmp |= ((0x7Fu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH0_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch0_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg &= ~((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH0_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw,
                                                                   hri_prov_dma_ctrl_ch0_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg ^= ((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg0_reg_t
hri_provdmactrldmactrl_read_CH0_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg;
 tmp = (tmp & (0x7Fu << 0))
       >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH0_STATIC_REG0_RD_TOKENS_bf(const void *const hw,
                                                                           hri_prov_dma_ctrl_ch0_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg |= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg0_reg_t
hri_provdmactrldmactrl_get_CH0_STATIC_REG0_RD_TOKENS_bf(const void *const hw,
                                                        hri_prov_dma_ctrl_ch0_static_reg0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg;
 tmp = (tmp & ((0x3Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH0_STATIC_REG0_RD_TOKENS_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_ch0_static_reg0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg;
 tmp &= ~(0x3Fu << 16);
 tmp |= ((0x3Fu << 16) & ((data) << 16));
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH0_STATIC_REG0_RD_TOKENS_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_ch0_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg &= ~((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH0_STATIC_REG0_RD_TOKENS_bf(const void *const hw,
                                                           hri_prov_dma_ctrl_ch0_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg ^= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg0_reg_t
hri_provdmactrldmactrl_read_CH0_STATIC_REG0_RD_TOKENS_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg;
 tmp = (tmp & (0x3Fu << 16)) >> 16;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH0_STATIC_REG0_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch0_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg0_reg_t
hri_provdmactrldmactrl_get_CH0_STATIC_REG0_reg(const void *const hw, hri_prov_dma_ctrl_ch0_static_reg0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_STATIC_REG0_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch0_static_reg0_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_STATIC_REG0_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch0_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_STATIC_REG0_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch0_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg0_reg_t
hri_provdmactrldmactrl_read_CH0_STATIC_REG0_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH0_STATIC_REG0.reg;
}

static inline void hri_provdmactrldmactrl_set_CH0_STATIC_REG1_WR_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg |= (0x1u << 31);
 ;
}

static inline 
# 885 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 885 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_STATIC_REG1_WR_INCR_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg;
 tmp = (tmp & (0x1u << 31)) >> 31;
 return (
# 890 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 890 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_STATIC_REG1_WR_INCR_bit(const void *const hw, 
# 893 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                 _Bool 
# 893 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg;
 tmp &= ~(0x1u << 31);
 tmp |= value << 31;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_STATIC_REG1_WR_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg &= ~(0x1u << 31);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_STATIC_REG1_WR_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg ^= (0x1u << 31);
 ;
}

static inline void
hri_provdmactrldmactrl_set_CH0_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch0_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg |= ((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg1_reg_t
hri_provdmactrldmactrl_get_CH0_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch0_static_reg1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg;
 tmp = (tmp & ((0x7Fu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH0_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch0_static_reg1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg;
 tmp &= ~(0x7Fu << 0);
 tmp |= ((0x7Fu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH0_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch0_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg &= ~((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH0_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw,
                                                                   hri_prov_dma_ctrl_ch0_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg ^= ((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg1_reg_t
hri_provdmactrldmactrl_read_CH0_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg;
 tmp = (tmp & (0x7Fu << 0))
       >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH0_STATIC_REG1_WR_TOKENS_bf(const void *const hw,
                                                                           hri_prov_dma_ctrl_ch0_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg |= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg1_reg_t
hri_provdmactrldmactrl_get_CH0_STATIC_REG1_WR_TOKENS_bf(const void *const hw,
                                                        hri_prov_dma_ctrl_ch0_static_reg1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg;
 tmp = (tmp & ((0x3Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH0_STATIC_REG1_WR_TOKENS_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_ch0_static_reg1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg;
 tmp &= ~(0x3Fu << 16);
 tmp |= ((0x3Fu << 16) & ((data) << 16));
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH0_STATIC_REG1_WR_TOKENS_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_ch0_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg &= ~((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH0_STATIC_REG1_WR_TOKENS_bf(const void *const hw,
                                                           hri_prov_dma_ctrl_ch0_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg ^= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg1_reg_t
hri_provdmactrldmactrl_read_CH0_STATIC_REG1_WR_TOKENS_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg;
 tmp = (tmp & (0x3Fu << 16)) >> 16;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH0_STATIC_REG1_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch0_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg1_reg_t
hri_provdmactrldmactrl_get_CH0_STATIC_REG1_reg(const void *const hw, hri_prov_dma_ctrl_ch0_static_reg1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_STATIC_REG1_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch0_static_reg1_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_STATIC_REG1_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch0_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_STATIC_REG1_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch0_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg1_reg_t
hri_provdmactrldmactrl_read_CH0_STATIC_REG1_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH0_STATIC_REG1.reg;
}

static inline void hri_provdmactrldmactrl_set_CH0_STATIC_REG2_JOINT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG2.reg |= (0x1u << 16);
 ;
}

static inline 
# 1091 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 1091 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_STATIC_REG2_JOINT_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG2.reg;
 tmp = (tmp & (0x1u << 16)) >> 16;
 return (
# 1096 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 1096 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_STATIC_REG2_JOINT_bit(const void *const hw, 
# 1099 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                               _Bool 
# 1099 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                    value)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG2.reg;
 tmp &= ~(0x1u << 16);
 tmp |= value << 16;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG2.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_STATIC_REG2_JOINT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG2.reg &= ~(0x1u << 16);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_STATIC_REG2_JOINT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG2.reg ^= (0x1u << 16);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_STATIC_REG2_END_SWAP_bf(const void *const hw,
                                                                          hri_prov_dma_ctrl_ch0_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG2.reg |= ((0x3u << 28) & ((mask) << 28));
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg2_reg_t
hri_provdmactrldmactrl_get_CH0_STATIC_REG2_END_SWAP_bf(const void *const hw,
                                                       hri_prov_dma_ctrl_ch0_static_reg2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG2.reg;
 tmp = (tmp & ((0x3u << 28) & ((mask) << 28))) >> 28;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH0_STATIC_REG2_END_SWAP_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_ch0_static_reg2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG2.reg;
 tmp &= ~(0x3u << 28);
 tmp |= ((0x3u << 28) & ((data) << 28));
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG2.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH0_STATIC_REG2_END_SWAP_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_ch0_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG2.reg &= ~((0x3u << 28) & ((mask) << 28));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH0_STATIC_REG2_END_SWAP_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_ch0_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG2.reg ^= ((0x3u << 28) & ((mask) << 28));
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg2_reg_t
hri_provdmactrldmactrl_read_CH0_STATIC_REG2_END_SWAP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG2.reg;
 tmp = (tmp & (0x3u << 28)) >> 28;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH0_STATIC_REG2_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch0_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG2.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg2_reg_t
hri_provdmactrldmactrl_get_CH0_STATIC_REG2_reg(const void *const hw, hri_prov_dma_ctrl_ch0_static_reg2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_STATIC_REG2_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch0_static_reg2_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG2.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_STATIC_REG2_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch0_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG2.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_STATIC_REG2_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch0_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG2.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg2_reg_t
hri_provdmactrldmactrl_read_CH0_STATIC_REG2_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH0_STATIC_REG2.reg;
}

static inline void
hri_provdmactrldmactrl_set_CH0_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch0_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg |= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg4_reg_t
hri_provdmactrldmactrl_get_CH0_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch0_static_reg4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg;
 tmp = (tmp & ((0x1Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH0_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch0_static_reg4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg;
 tmp &= ~(0x1Fu << 0);
 tmp |= ((0x1Fu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH0_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch0_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg &= ~((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH0_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw,
                                                               hri_prov_dma_ctrl_ch0_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg ^= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg4_reg_t
hri_provdmactrldmactrl_read_CH0_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg;
 tmp = (tmp & (0x1Fu << 0)) >> 0;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_set_CH0_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch0_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg |= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg4_reg_t
hri_provdmactrldmactrl_get_CH0_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch0_static_reg4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg;
 tmp = (tmp & ((0x7u << 8) & ((mask) << 8)))
       >> 8;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH0_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch0_static_reg4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg;
 tmp &= ~(0x7u << 8);
 tmp |= ((0x7u << 8) & ((data) << 8));
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH0_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch0_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg &= ~((0x7u << 8) & ((mask) << 8));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH0_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch0_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg ^= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg4_reg_t
hri_provdmactrldmactrl_read_CH0_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg;
 tmp = (tmp & (0x7u << 8))
       >> 8;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_set_CH0_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch0_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg |= ((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg4_reg_t
hri_provdmactrldmactrl_get_CH0_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch0_static_reg4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg;
 tmp = (tmp & ((0x1Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH0_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch0_static_reg4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg;
 tmp &= ~(0x1Fu << 16);
 tmp |= ((0x1Fu << 16) & ((data) << 16));
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH0_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch0_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg &= ~((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH0_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw,
                                                               hri_prov_dma_ctrl_ch0_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg ^= ((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg4_reg_t
hri_provdmactrldmactrl_read_CH0_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg;
 tmp = (tmp & (0x1Fu << 16)) >> 16;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_set_CH0_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch0_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg |= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg4_reg_t
hri_provdmactrldmactrl_get_CH0_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch0_static_reg4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg;
 tmp = (tmp & ((0x7u << 24) & ((mask) << 24)))
       >> 24;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH0_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch0_static_reg4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg;
 tmp &= ~(0x7u << 24);
 tmp |= ((0x7u << 24) & ((data) << 24));
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH0_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch0_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg &= ~((0x7u << 24) & ((mask) << 24));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH0_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch0_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg ^= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg4_reg_t
hri_provdmactrldmactrl_read_CH0_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg;
 tmp = (tmp & (0x7u << 24))
       >> 24;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH0_STATIC_REG4_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch0_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg4_reg_t
hri_provdmactrldmactrl_get_CH0_STATIC_REG4_reg(const void *const hw, hri_prov_dma_ctrl_ch0_static_reg4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_STATIC_REG4_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch0_static_reg4_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_STATIC_REG4_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch0_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_STATIC_REG4_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch0_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_static_reg4_reg_t
hri_provdmactrldmactrl_read_CH0_STATIC_REG4_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH0_STATIC_REG4.reg;
}

static inline void hri_provdmactrldmactrl_set_CH0_CH_ENABLE_REG_CH0_CH_ENABLE_REG_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CH_ENABLE_REG.reg |= (0x1u << 0);
 ;
}

static inline 
# 1523 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 1523 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_CH_ENABLE_REG_CH0_CH_ENABLE_REG_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CH_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 0))
       >> 0;
 return (
# 1529 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 1529 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_CH_ENABLE_REG_CH0_CH_ENABLE_REG_bit(const void *const hw,
                                                                                        
# 1533 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                       _Bool 
# 1533 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CH_ENABLE_REG.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CH0_CH_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_CH_ENABLE_REG_CH0_CH_ENABLE_REG_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CH_ENABLE_REG.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_CH_ENABLE_REG_CH0_CH_ENABLE_REG_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CH_ENABLE_REG.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_CH_ENABLE_REG_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch0_ch_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CH_ENABLE_REG.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_ch_enable_reg_reg_t
hri_provdmactrldmactrl_get_CH0_CH_ENABLE_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch0_ch_enable_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CH_ENABLE_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_CH_ENABLE_REG_reg(const void *const hw,
                                                                      hri_prov_dma_ctrl_ch0_ch_enable_reg_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CH_ENABLE_REG.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_CH_ENABLE_REG_reg(const void *const hw,
                                                                      hri_prov_dma_ctrl_ch0_ch_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CH_ENABLE_REG.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_CH_ENABLE_REG_reg(const void *const hw,
                                                                       hri_prov_dma_ctrl_ch0_ch_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_CH_ENABLE_REG.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_ch_enable_reg_reg_t
hri_provdmactrldmactrl_read_CH0_CH_ENABLE_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH0_CH_ENABLE_REG.reg;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_RAWSTAT_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg |= (0x1u << 0);
 ;
}

static inline 
# 1612 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 1612 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_RAWSTAT_REG_CH_END_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 1617 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 1617 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_RAWSTAT_REG_CH_END_bit(const void *const hw, 
# 1620 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                    _Bool 
# 1620 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_RAWSTAT_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_RAWSTAT_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_RAWSTAT_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg |= (0x1u << 1);
 ;
}

static inline 
# 1652 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 1652 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_RAWSTAT_REG_RD_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 1657 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 1657 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_RAWSTAT_REG_RD_SLVERR_bit(const void *const hw, 
# 1660 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                       _Bool 
# 1660 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                            value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_RAWSTAT_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_RAWSTAT_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg ^= (0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_RAWSTAT_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg |= (0x1u << 2);
 ;
}

static inline 
# 1692 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 1692 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_RAWSTAT_REG_WR_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 1697 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 1697 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_RAWSTAT_REG_WR_SLVERR_bit(const void *const hw, 
# 1700 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                       _Bool 
# 1700 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                            value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_RAWSTAT_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_RAWSTAT_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg ^= (0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_RAWSTAT_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg |= (0x1u << 3);
 ;
}

static inline 
# 1732 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 1732 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_RAWSTAT_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 1738 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 1738 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_RAWSTAT_REG_FIFO_OVERFLOW_bit(const void *const hw, 
# 1741 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                           _Bool 
# 1741 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                                value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_RAWSTAT_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_RAWSTAT_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg ^= (0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_RAWSTAT_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg |= (0x1u << 4);
 ;
}

static inline 
# 1773 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 1773 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_RAWSTAT_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 1779 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 1779 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_RAWSTAT_REG_FIFO_UNDERFLOW_bit(const void *const hw, 
# 1782 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                            _Bool 
# 1782 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                                 value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_RAWSTAT_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_RAWSTAT_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg ^= (0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_RAWSTAT_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg |= (0x1u << 5);
 ;
}

static inline 
# 1814 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 1814 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_RAWSTAT_REG_TIMEOUT_RD_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 1819 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 1819 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_RAWSTAT_REG_TIMEOUT_RD_bit(const void *const hw, 
# 1822 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                        _Bool 
# 1822 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                             value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_RAWSTAT_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_RAWSTAT_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg ^= (0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_RAWSTAT_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg |= (0x1u << 6);
 ;
}

static inline 
# 1854 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 1854 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_RAWSTAT_REG_TIMEOUT_WR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 1859 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 1859 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_RAWSTAT_REG_TIMEOUT_WR_bit(const void *const hw, 
# 1862 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                        _Bool 
# 1862 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                             value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_RAWSTAT_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_RAWSTAT_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg ^= (0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_RAWSTAT_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg |= (0x1u << 7);
 ;
}

static inline 
# 1894 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 1894 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_RAWSTAT_REG_WDT_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 1899 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 1899 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_RAWSTAT_REG_WDT_bit(const void *const hw, 
# 1902 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                 _Bool 
# 1902 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                      value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_RAWSTAT_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_RAWSTAT_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg ^= (0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_RAWSTAT_REG_reg(const void *const hw,
                                                                      hri_prov_dma_ctrl_ch0_int_rawstat_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_int_rawstat_reg_reg_t
hri_provdmactrldmactrl_get_CH0_INT_RAWSTAT_REG_reg(const void *const hw,
                                                   hri_prov_dma_ctrl_ch0_int_rawstat_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH0_INT_RAWSTAT_REG_reg(const void *const hw,
                                                     hri_prov_dma_ctrl_ch0_int_rawstat_reg_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg = data;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH0_INT_RAWSTAT_REG_reg(const void *const hw,
                                                     hri_prov_dma_ctrl_ch0_int_rawstat_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg &= ~mask;
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH0_INT_RAWSTAT_REG_reg(const void *const hw,
                                                      hri_prov_dma_ctrl_ch0_int_rawstat_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_int_rawstat_reg_reg_t
hri_provdmactrldmactrl_read_CH0_INT_RAWSTAT_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH0_INT_RAWSTAT_REG.reg;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_CLEAR_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg |= (0x1u << 0);
 ;
}

static inline 
# 1985 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 1985 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_CLEAR_REG_CH_END_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 1990 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 1990 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_CLEAR_REG_CH_END_bit(const void *const hw, 
# 1993 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                  _Bool 
# 1993 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                       value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_CLEAR_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_CLEAR_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_CLEAR_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg |= (0x1u << 1);
 ;
}

static inline 
# 2025 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 2025 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_CLEAR_REG_RD_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 2030 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 2030 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_CLEAR_REG_RD_SLVERR_bit(const void *const hw, 
# 2033 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                     _Bool 
# 2033 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                          value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_CLEAR_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_CLEAR_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg ^= (0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_CLEAR_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg |= (0x1u << 2);
 ;
}

static inline 
# 2065 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 2065 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_CLEAR_REG_WR_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 2070 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 2070 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_CLEAR_REG_WR_SLVERR_bit(const void *const hw, 
# 2073 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                     _Bool 
# 2073 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                          value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_CLEAR_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_CLEAR_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg ^= (0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_CLEAR_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg |= (0x1u << 3);
 ;
}

static inline 
# 2105 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 2105 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_CLEAR_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 2111 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 2111 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_CLEAR_REG_FIFO_OVERFLOW_bit(const void *const hw, 
# 2114 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                         _Bool 
# 2114 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                              value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_CLEAR_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_CLEAR_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg ^= (0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_CLEAR_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg |= (0x1u << 4);
 ;
}

static inline 
# 2146 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 2146 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_CLEAR_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 2152 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 2152 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_CLEAR_REG_FIFO_UNDERFLOW_bit(const void *const hw, 
# 2155 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                          _Bool 
# 2155 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                               value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_CLEAR_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_CLEAR_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg ^= (0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_CLEAR_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg |= (0x1u << 5);
 ;
}

static inline 
# 2187 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 2187 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_CLEAR_REG_TIMEOUT_RD_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 2192 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 2192 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_CLEAR_REG_TIMEOUT_RD_bit(const void *const hw, 
# 2195 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                      _Bool 
# 2195 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_CLEAR_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_CLEAR_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg ^= (0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_CLEAR_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg |= (0x1u << 6);
 ;
}

static inline 
# 2227 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 2227 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_CLEAR_REG_TIMEOUT_WR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 2232 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 2232 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_CLEAR_REG_TIMEOUT_WR_bit(const void *const hw, 
# 2235 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                      _Bool 
# 2235 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_CLEAR_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_CLEAR_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg ^= (0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_CLEAR_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg |= (0x1u << 7);
 ;
}

static inline 
# 2267 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 2267 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_CLEAR_REG_WDT_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 2272 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 2272 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_CLEAR_REG_WDT_bit(const void *const hw, 
# 2275 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                               _Bool 
# 2275 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                    value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_CLEAR_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_CLEAR_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg ^= (0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_CLEAR_REG_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch0_int_clear_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_int_clear_reg_reg_t
hri_provdmactrldmactrl_get_CH0_INT_CLEAR_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch0_int_clear_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_CLEAR_REG_reg(const void *const hw,
                                                                      hri_prov_dma_ctrl_ch0_int_clear_reg_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_CLEAR_REG_reg(const void *const hw,
                                                                      hri_prov_dma_ctrl_ch0_int_clear_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_CLEAR_REG_reg(const void *const hw,
                                                                       hri_prov_dma_ctrl_ch0_int_clear_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_int_clear_reg_reg_t
hri_provdmactrldmactrl_read_CH0_INT_CLEAR_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH0_INT_CLEAR_REG.reg;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_ENABLE_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg |= (0x1u << 0);
 ;
}

static inline 
# 2354 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 2354 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_ENABLE_REG_CH_END_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 2359 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 2359 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_ENABLE_REG_CH_END_bit(const void *const hw, 
# 2362 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                   _Bool 
# 2362 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_ENABLE_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_ENABLE_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_ENABLE_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg |= (0x1u << 1);
 ;
}

static inline 
# 2394 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 2394 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_ENABLE_REG_RD_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 2399 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 2399 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_ENABLE_REG_RD_SLVERR_bit(const void *const hw, 
# 2402 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                      _Bool 
# 2402 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_ENABLE_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_ENABLE_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg ^= (0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_ENABLE_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg |= (0x1u << 2);
 ;
}

static inline 
# 2434 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 2434 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_ENABLE_REG_WR_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 2439 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 2439 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_ENABLE_REG_WR_SLVERR_bit(const void *const hw, 
# 2442 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                      _Bool 
# 2442 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_ENABLE_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_ENABLE_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg ^= (0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_ENABLE_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg |= (0x1u << 3);
 ;
}

static inline 
# 2474 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 2474 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_ENABLE_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 2480 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 2480 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_ENABLE_REG_FIFO_OVERFLOW_bit(const void *const hw, 
# 2483 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                          _Bool 
# 2483 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                               value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_ENABLE_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_ENABLE_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg ^= (0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_ENABLE_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg |= (0x1u << 4);
 ;
}

static inline 
# 2515 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 2515 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_ENABLE_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 2521 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 2521 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_ENABLE_REG_FIFO_UNDERFLOW_bit(const void *const hw, 
# 2524 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                           _Bool 
# 2524 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                                value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_ENABLE_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_ENABLE_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg ^= (0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_ENABLE_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg |= (0x1u << 5);
 ;
}

static inline 
# 2556 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 2556 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_ENABLE_REG_TIMEOUT_RD_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 2561 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 2561 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_ENABLE_REG_TIMEOUT_RD_bit(const void *const hw, 
# 2564 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                       _Bool 
# 2564 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                            value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_ENABLE_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_ENABLE_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg ^= (0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_ENABLE_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg |= (0x1u << 6);
 ;
}

static inline 
# 2596 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 2596 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_ENABLE_REG_TIMEOUT_WR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 2601 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 2601 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_ENABLE_REG_TIMEOUT_WR_bit(const void *const hw, 
# 2604 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                       _Bool 
# 2604 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                            value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_ENABLE_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_ENABLE_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg ^= (0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_ENABLE_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg |= (0x1u << 7);
 ;
}

static inline 
# 2636 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 2636 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_ENABLE_REG_WDT_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 2641 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 2641 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_ENABLE_REG_WDT_bit(const void *const hw, 
# 2644 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                _Bool 
# 2644 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                     value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_ENABLE_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_ENABLE_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg ^= (0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH0_INT_ENABLE_REG_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch0_int_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_int_enable_reg_reg_t
hri_provdmactrldmactrl_get_CH0_INT_ENABLE_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch0_int_enable_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH0_INT_ENABLE_REG_reg(const void *const hw,
                                                                       hri_prov_dma_ctrl_ch0_int_enable_reg_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_ENABLE_REG_reg(const void *const hw,
                                                                       hri_prov_dma_ctrl_ch0_int_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH0_INT_ENABLE_REG_reg(const void *const hw,
                                                                        hri_prov_dma_ctrl_ch0_int_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_int_enable_reg_reg_t
hri_provdmactrldmactrl_read_CH0_INT_ENABLE_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH0_INT_ENABLE_REG.reg;
}

static inline void hri_provdmactrldmactrl_set_CH1_CMD_REG0_RD_START_ADDR_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_ch1_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG0.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch1_cmd_reg0_reg_t
hri_provdmactrldmactrl_get_CH1_CMD_REG0_RD_START_ADDR_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_ch1_cmd_reg0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CMD_REG0.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_CMD_REG0_RD_START_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch1_cmd_reg0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CMD_REG0.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG0.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_CMD_REG0_RD_START_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch1_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG0.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH1_CMD_REG0_RD_START_ADDR_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch1_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG0.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch1_cmd_reg0_reg_t
hri_provdmactrldmactrl_read_CH1_CMD_REG0_RD_START_ADDR_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CMD_REG0.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH1_CMD_REG0_reg(const void *const hw,
                                                               hri_prov_dma_ctrl_ch1_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG0.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_cmd_reg0_reg_t
hri_provdmactrldmactrl_get_CH1_CMD_REG0_reg(const void *const hw, hri_prov_dma_ctrl_ch1_cmd_reg0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CMD_REG0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_CMD_REG0_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch1_cmd_reg0_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG0.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_CMD_REG0_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch1_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG0.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_CMD_REG0_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch1_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG0.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_cmd_reg0_reg_t hri_provdmactrldmactrl_read_CH1_CMD_REG0_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH1_CMD_REG0.reg;
}

static inline void hri_provdmactrldmactrl_set_CH1_CMD_REG1_WR_START_ADDR_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_ch1_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG1.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch1_cmd_reg1_reg_t
hri_provdmactrldmactrl_get_CH1_CMD_REG1_WR_START_ADDR_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_ch1_cmd_reg1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CMD_REG1.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_CMD_REG1_WR_START_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch1_cmd_reg1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CMD_REG1.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG1.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_CMD_REG1_WR_START_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch1_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG1.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH1_CMD_REG1_WR_START_ADDR_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch1_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG1.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch1_cmd_reg1_reg_t
hri_provdmactrldmactrl_read_CH1_CMD_REG1_WR_START_ADDR_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CMD_REG1.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH1_CMD_REG1_reg(const void *const hw,
                                                               hri_prov_dma_ctrl_ch1_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG1.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_cmd_reg1_reg_t
hri_provdmactrldmactrl_get_CH1_CMD_REG1_reg(const void *const hw, hri_prov_dma_ctrl_ch1_cmd_reg1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CMD_REG1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_CMD_REG1_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch1_cmd_reg1_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG1.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_CMD_REG1_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch1_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG1.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_CMD_REG1_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch1_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG1.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_cmd_reg1_reg_t hri_provdmactrldmactrl_read_CH1_CMD_REG1_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH1_CMD_REG1.reg;
}

static inline void hri_provdmactrldmactrl_set_CH1_CMD_REG2_BUFFER_SIZE_bf(const void *const hw,
                                                                          hri_prov_dma_ctrl_ch1_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG2.reg |= ((0x1FFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch1_cmd_reg2_reg_t
hri_provdmactrldmactrl_get_CH1_CMD_REG2_BUFFER_SIZE_bf(const void *const hw, hri_prov_dma_ctrl_ch1_cmd_reg2_reg_t mask)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CMD_REG2.reg;
 tmp = (tmp & ((0x1FFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_CMD_REG2_BUFFER_SIZE_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_ch1_cmd_reg2_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CMD_REG2.reg;
 tmp &= ~(0x1FFFu << 0);
 tmp |= ((0x1FFFu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG2.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_CMD_REG2_BUFFER_SIZE_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_ch1_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG2.reg &= ~((0x1FFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_CMD_REG2_BUFFER_SIZE_bf(const void *const hw,
                                                                             hri_prov_dma_ctrl_ch1_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG2.reg ^= ((0x1FFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch1_cmd_reg2_reg_t
hri_provdmactrldmactrl_read_CH1_CMD_REG2_BUFFER_SIZE_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CMD_REG2.reg;
 tmp = (tmp & (0x1FFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH1_CMD_REG2_reg(const void *const hw,
                                                               hri_prov_dma_ctrl_ch1_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG2.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_cmd_reg2_reg_t
hri_provdmactrldmactrl_get_CH1_CMD_REG2_reg(const void *const hw, hri_prov_dma_ctrl_ch1_cmd_reg2_reg_t mask)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CMD_REG2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_CMD_REG2_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch1_cmd_reg2_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG2.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_CMD_REG2_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch1_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG2.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_CMD_REG2_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch1_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG2.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_cmd_reg2_reg_t hri_provdmactrldmactrl_read_CH1_CMD_REG2_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH1_CMD_REG2.reg;
}

static inline void hri_provdmactrldmactrl_set_CH1_CMD_REG3_CMD_SET_INT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg |= (0x1u << 0);
 ;
}

static inline 
# 3027 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 3027 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_CMD_REG3_CMD_SET_INT_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 3032 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 3032 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_CMD_REG3_CMD_SET_INT_bit(const void *const hw, 
# 3035 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                  _Bool 
# 3035 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_CMD_REG3_CMD_SET_INT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_CMD_REG3_CMD_SET_INT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_CMD_REG3_CMD_LAST_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg |= (0x1u << 1);
 ;
}

static inline 
# 3067 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 3067 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_CMD_REG3_CMD_LAST_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 3072 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 3072 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_CMD_REG3_CMD_LAST_bit(const void *const hw, 
# 3075 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                               _Bool 
# 3075 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                    value)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_CMD_REG3_CMD_LAST_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_CMD_REG3_CMD_LAST_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg ^= (0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_ch1_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg |= ((0x3FFFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline hri_prov_dma_ctrl_ch1_cmd_reg3_reg_t
hri_provdmactrldmactrl_get_CH1_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_ch1_cmd_reg3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg;
 tmp = (tmp & ((0x3FFFFFFFu << 2) & ((mask) << 2))) >> 2;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch1_cmd_reg3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg;
 tmp &= ~(0x3FFFFFFFu << 2);
 tmp |= ((0x3FFFFFFFu << 2) & ((data) << 2));
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch1_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg &= ~((0x3FFFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH1_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch1_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg ^= ((0x3FFFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline hri_prov_dma_ctrl_ch1_cmd_reg3_reg_t
hri_provdmactrldmactrl_read_CH1_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg;
 tmp = (tmp & (0x3FFFFFFFu << 2)) >> 2;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH1_CMD_REG3_reg(const void *const hw,
                                                               hri_prov_dma_ctrl_ch1_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_cmd_reg3_reg_t
hri_provdmactrldmactrl_get_CH1_CMD_REG3_reg(const void *const hw, hri_prov_dma_ctrl_ch1_cmd_reg3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_CMD_REG3_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch1_cmd_reg3_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_CMD_REG3_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch1_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_CMD_REG3_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch1_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_cmd_reg3_reg_t hri_provdmactrldmactrl_read_CH1_CMD_REG3_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH1_CMD_REG3.reg;
}

static inline void hri_provdmactrldmactrl_set_CH1_STATIC_REG0_RD_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg |= (0x1u << 31);
 ;
}

static inline 
# 3209 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 3209 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_STATIC_REG0_RD_INCR_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg;
 tmp = (tmp & (0x1u << 31)) >> 31;
 return (
# 3214 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 3214 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_STATIC_REG0_RD_INCR_bit(const void *const hw, 
# 3217 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                 _Bool 
# 3217 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg;
 tmp &= ~(0x1u << 31);
 tmp |= value << 31;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_STATIC_REG0_RD_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg &= ~(0x1u << 31);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_STATIC_REG0_RD_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg ^= (0x1u << 31);
 ;
}

static inline void
hri_provdmactrldmactrl_set_CH1_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch1_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg |= ((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg0_reg_t
hri_provdmactrldmactrl_get_CH1_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch1_static_reg0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg;
 tmp = (tmp & ((0x7Fu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH1_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch1_static_reg0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg;
 tmp &= ~(0x7Fu << 0);
 tmp |= ((0x7Fu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH1_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch1_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg &= ~((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH1_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw,
                                                                   hri_prov_dma_ctrl_ch1_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg ^= ((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg0_reg_t
hri_provdmactrldmactrl_read_CH1_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg;
 tmp = (tmp & (0x7Fu << 0))
       >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH1_STATIC_REG0_RD_TOKENS_bf(const void *const hw,
                                                                           hri_prov_dma_ctrl_ch1_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg |= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg0_reg_t
hri_provdmactrldmactrl_get_CH1_STATIC_REG0_RD_TOKENS_bf(const void *const hw,
                                                        hri_prov_dma_ctrl_ch1_static_reg0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg;
 tmp = (tmp & ((0x3Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH1_STATIC_REG0_RD_TOKENS_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_ch1_static_reg0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg;
 tmp &= ~(0x3Fu << 16);
 tmp |= ((0x3Fu << 16) & ((data) << 16));
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH1_STATIC_REG0_RD_TOKENS_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_ch1_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg &= ~((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH1_STATIC_REG0_RD_TOKENS_bf(const void *const hw,
                                                           hri_prov_dma_ctrl_ch1_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg ^= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg0_reg_t
hri_provdmactrldmactrl_read_CH1_STATIC_REG0_RD_TOKENS_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg;
 tmp = (tmp & (0x3Fu << 16)) >> 16;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH1_STATIC_REG0_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch1_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg0_reg_t
hri_provdmactrldmactrl_get_CH1_STATIC_REG0_reg(const void *const hw, hri_prov_dma_ctrl_ch1_static_reg0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_STATIC_REG0_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch1_static_reg0_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_STATIC_REG0_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch1_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_STATIC_REG0_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch1_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg0_reg_t
hri_provdmactrldmactrl_read_CH1_STATIC_REG0_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH1_STATIC_REG0.reg;
}

static inline void hri_provdmactrldmactrl_set_CH1_STATIC_REG1_WR_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg |= (0x1u << 31);
 ;
}

static inline 
# 3415 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 3415 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_STATIC_REG1_WR_INCR_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg;
 tmp = (tmp & (0x1u << 31)) >> 31;
 return (
# 3420 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 3420 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_STATIC_REG1_WR_INCR_bit(const void *const hw, 
# 3423 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                 _Bool 
# 3423 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg;
 tmp &= ~(0x1u << 31);
 tmp |= value << 31;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_STATIC_REG1_WR_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg &= ~(0x1u << 31);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_STATIC_REG1_WR_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg ^= (0x1u << 31);
 ;
}

static inline void
hri_provdmactrldmactrl_set_CH1_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch1_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg |= ((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg1_reg_t
hri_provdmactrldmactrl_get_CH1_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch1_static_reg1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg;
 tmp = (tmp & ((0x7Fu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH1_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch1_static_reg1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg;
 tmp &= ~(0x7Fu << 0);
 tmp |= ((0x7Fu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH1_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch1_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg &= ~((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH1_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw,
                                                                   hri_prov_dma_ctrl_ch1_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg ^= ((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg1_reg_t
hri_provdmactrldmactrl_read_CH1_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg;
 tmp = (tmp & (0x7Fu << 0))
       >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH1_STATIC_REG1_WR_TOKENS_bf(const void *const hw,
                                                                           hri_prov_dma_ctrl_ch1_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg |= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg1_reg_t
hri_provdmactrldmactrl_get_CH1_STATIC_REG1_WR_TOKENS_bf(const void *const hw,
                                                        hri_prov_dma_ctrl_ch1_static_reg1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg;
 tmp = (tmp & ((0x3Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH1_STATIC_REG1_WR_TOKENS_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_ch1_static_reg1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg;
 tmp &= ~(0x3Fu << 16);
 tmp |= ((0x3Fu << 16) & ((data) << 16));
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH1_STATIC_REG1_WR_TOKENS_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_ch1_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg &= ~((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH1_STATIC_REG1_WR_TOKENS_bf(const void *const hw,
                                                           hri_prov_dma_ctrl_ch1_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg ^= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg1_reg_t
hri_provdmactrldmactrl_read_CH1_STATIC_REG1_WR_TOKENS_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg;
 tmp = (tmp & (0x3Fu << 16)) >> 16;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH1_STATIC_REG1_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch1_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg1_reg_t
hri_provdmactrldmactrl_get_CH1_STATIC_REG1_reg(const void *const hw, hri_prov_dma_ctrl_ch1_static_reg1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_STATIC_REG1_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch1_static_reg1_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_STATIC_REG1_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch1_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_STATIC_REG1_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch1_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg1_reg_t
hri_provdmactrldmactrl_read_CH1_STATIC_REG1_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH1_STATIC_REG1.reg;
}

static inline void hri_provdmactrldmactrl_set_CH1_STATIC_REG2_JOINT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG2.reg |= (0x1u << 16);
 ;
}

static inline 
# 3621 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 3621 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_STATIC_REG2_JOINT_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG2.reg;
 tmp = (tmp & (0x1u << 16)) >> 16;
 return (
# 3626 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 3626 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_STATIC_REG2_JOINT_bit(const void *const hw, 
# 3629 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                               _Bool 
# 3629 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                    value)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG2.reg;
 tmp &= ~(0x1u << 16);
 tmp |= value << 16;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG2.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_STATIC_REG2_JOINT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG2.reg &= ~(0x1u << 16);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_STATIC_REG2_JOINT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG2.reg ^= (0x1u << 16);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_STATIC_REG2_END_SWAP_bf(const void *const hw,
                                                                          hri_prov_dma_ctrl_ch1_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG2.reg |= ((0x3u << 28) & ((mask) << 28));
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg2_reg_t
hri_provdmactrldmactrl_get_CH1_STATIC_REG2_END_SWAP_bf(const void *const hw,
                                                       hri_prov_dma_ctrl_ch1_static_reg2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG2.reg;
 tmp = (tmp & ((0x3u << 28) & ((mask) << 28))) >> 28;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH1_STATIC_REG2_END_SWAP_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_ch1_static_reg2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG2.reg;
 tmp &= ~(0x3u << 28);
 tmp |= ((0x3u << 28) & ((data) << 28));
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG2.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH1_STATIC_REG2_END_SWAP_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_ch1_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG2.reg &= ~((0x3u << 28) & ((mask) << 28));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH1_STATIC_REG2_END_SWAP_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_ch1_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG2.reg ^= ((0x3u << 28) & ((mask) << 28));
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg2_reg_t
hri_provdmactrldmactrl_read_CH1_STATIC_REG2_END_SWAP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG2.reg;
 tmp = (tmp & (0x3u << 28)) >> 28;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH1_STATIC_REG2_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch1_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG2.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg2_reg_t
hri_provdmactrldmactrl_get_CH1_STATIC_REG2_reg(const void *const hw, hri_prov_dma_ctrl_ch1_static_reg2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_STATIC_REG2_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch1_static_reg2_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG2.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_STATIC_REG2_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch1_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG2.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_STATIC_REG2_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch1_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG2.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg2_reg_t
hri_provdmactrldmactrl_read_CH1_STATIC_REG2_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH1_STATIC_REG2.reg;
}

static inline void
hri_provdmactrldmactrl_set_CH1_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch1_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg |= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg4_reg_t
hri_provdmactrldmactrl_get_CH1_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch1_static_reg4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg;
 tmp = (tmp & ((0x1Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH1_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch1_static_reg4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg;
 tmp &= ~(0x1Fu << 0);
 tmp |= ((0x1Fu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH1_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch1_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg &= ~((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH1_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw,
                                                               hri_prov_dma_ctrl_ch1_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg ^= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg4_reg_t
hri_provdmactrldmactrl_read_CH1_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg;
 tmp = (tmp & (0x1Fu << 0)) >> 0;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_set_CH1_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch1_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg |= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg4_reg_t
hri_provdmactrldmactrl_get_CH1_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch1_static_reg4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg;
 tmp = (tmp & ((0x7u << 8) & ((mask) << 8)))
       >> 8;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH1_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch1_static_reg4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg;
 tmp &= ~(0x7u << 8);
 tmp |= ((0x7u << 8) & ((data) << 8));
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH1_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch1_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg &= ~((0x7u << 8) & ((mask) << 8));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH1_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch1_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg ^= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg4_reg_t
hri_provdmactrldmactrl_read_CH1_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg;
 tmp = (tmp & (0x7u << 8))
       >> 8;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_set_CH1_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch1_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg |= ((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg4_reg_t
hri_provdmactrldmactrl_get_CH1_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch1_static_reg4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg;
 tmp = (tmp & ((0x1Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH1_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch1_static_reg4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg;
 tmp &= ~(0x1Fu << 16);
 tmp |= ((0x1Fu << 16) & ((data) << 16));
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH1_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch1_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg &= ~((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH1_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw,
                                                               hri_prov_dma_ctrl_ch1_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg ^= ((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg4_reg_t
hri_provdmactrldmactrl_read_CH1_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg;
 tmp = (tmp & (0x1Fu << 16)) >> 16;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_set_CH1_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch1_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg |= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg4_reg_t
hri_provdmactrldmactrl_get_CH1_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch1_static_reg4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg;
 tmp = (tmp & ((0x7u << 24) & ((mask) << 24)))
       >> 24;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH1_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch1_static_reg4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg;
 tmp &= ~(0x7u << 24);
 tmp |= ((0x7u << 24) & ((data) << 24));
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH1_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch1_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg &= ~((0x7u << 24) & ((mask) << 24));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH1_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch1_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg ^= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg4_reg_t
hri_provdmactrldmactrl_read_CH1_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg;
 tmp = (tmp & (0x7u << 24))
       >> 24;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH1_STATIC_REG4_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch1_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg4_reg_t
hri_provdmactrldmactrl_get_CH1_STATIC_REG4_reg(const void *const hw, hri_prov_dma_ctrl_ch1_static_reg4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_STATIC_REG4_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch1_static_reg4_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_STATIC_REG4_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch1_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_STATIC_REG4_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch1_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_static_reg4_reg_t
hri_provdmactrldmactrl_read_CH1_STATIC_REG4_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH1_STATIC_REG4.reg;
}

static inline void hri_provdmactrldmactrl_set_CH1_CH_ENABLE_REG_CH1_CH_ENABLE_REG_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CH_ENABLE_REG.reg |= (0x1u << 0);
 ;
}

static inline 
# 4053 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 4053 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_CH_ENABLE_REG_CH1_CH_ENABLE_REG_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CH_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 0))
       >> 0;
 return (
# 4059 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 4059 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_CH_ENABLE_REG_CH1_CH_ENABLE_REG_bit(const void *const hw,
                                                                                        
# 4063 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                       _Bool 
# 4063 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CH_ENABLE_REG.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CH1_CH_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_CH_ENABLE_REG_CH1_CH_ENABLE_REG_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CH_ENABLE_REG.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_CH_ENABLE_REG_CH1_CH_ENABLE_REG_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CH_ENABLE_REG.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_CH_ENABLE_REG_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch1_ch_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CH_ENABLE_REG.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_ch_enable_reg_reg_t
hri_provdmactrldmactrl_get_CH1_CH_ENABLE_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch1_ch_enable_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CH_ENABLE_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_CH_ENABLE_REG_reg(const void *const hw,
                                                                      hri_prov_dma_ctrl_ch1_ch_enable_reg_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CH_ENABLE_REG.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_CH_ENABLE_REG_reg(const void *const hw,
                                                                      hri_prov_dma_ctrl_ch1_ch_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CH_ENABLE_REG.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_CH_ENABLE_REG_reg(const void *const hw,
                                                                       hri_prov_dma_ctrl_ch1_ch_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_CH_ENABLE_REG.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_ch_enable_reg_reg_t
hri_provdmactrldmactrl_read_CH1_CH_ENABLE_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH1_CH_ENABLE_REG.reg;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_RAWSTAT_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg |= (0x1u << 0);
 ;
}

static inline 
# 4142 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 4142 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_RAWSTAT_REG_CH_END_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 4147 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 4147 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_RAWSTAT_REG_CH_END_bit(const void *const hw, 
# 4150 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                    _Bool 
# 4150 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_RAWSTAT_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_RAWSTAT_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_RAWSTAT_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg |= (0x1u << 1);
 ;
}

static inline 
# 4182 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 4182 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_RAWSTAT_REG_RD_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 4187 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 4187 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_RAWSTAT_REG_RD_SLVERR_bit(const void *const hw, 
# 4190 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                       _Bool 
# 4190 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                            value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_RAWSTAT_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_RAWSTAT_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg ^= (0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_RAWSTAT_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg |= (0x1u << 2);
 ;
}

static inline 
# 4222 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 4222 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_RAWSTAT_REG_WR_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 4227 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 4227 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_RAWSTAT_REG_WR_SLVERR_bit(const void *const hw, 
# 4230 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                       _Bool 
# 4230 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                            value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_RAWSTAT_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_RAWSTAT_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg ^= (0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_RAWSTAT_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg |= (0x1u << 3);
 ;
}

static inline 
# 4262 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 4262 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_RAWSTAT_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 4268 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 4268 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_RAWSTAT_REG_FIFO_OVERFLOW_bit(const void *const hw, 
# 4271 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                           _Bool 
# 4271 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                                value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_RAWSTAT_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_RAWSTAT_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg ^= (0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_RAWSTAT_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg |= (0x1u << 4);
 ;
}

static inline 
# 4303 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 4303 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_RAWSTAT_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 4309 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 4309 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_RAWSTAT_REG_FIFO_UNDERFLOW_bit(const void *const hw, 
# 4312 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                            _Bool 
# 4312 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                                 value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_RAWSTAT_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_RAWSTAT_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg ^= (0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_RAWSTAT_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg |= (0x1u << 5);
 ;
}

static inline 
# 4344 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 4344 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_RAWSTAT_REG_TIMEOUT_RD_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 4349 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 4349 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_RAWSTAT_REG_TIMEOUT_RD_bit(const void *const hw, 
# 4352 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                        _Bool 
# 4352 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                             value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_RAWSTAT_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_RAWSTAT_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg ^= (0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_RAWSTAT_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg |= (0x1u << 6);
 ;
}

static inline 
# 4384 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 4384 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_RAWSTAT_REG_TIMEOUT_WR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 4389 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 4389 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_RAWSTAT_REG_TIMEOUT_WR_bit(const void *const hw, 
# 4392 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                        _Bool 
# 4392 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                             value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_RAWSTAT_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_RAWSTAT_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg ^= (0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_RAWSTAT_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg |= (0x1u << 7);
 ;
}

static inline 
# 4424 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 4424 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_RAWSTAT_REG_WDT_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 4429 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 4429 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_RAWSTAT_REG_WDT_bit(const void *const hw, 
# 4432 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                 _Bool 
# 4432 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                      value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_RAWSTAT_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_RAWSTAT_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg ^= (0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_RAWSTAT_REG_reg(const void *const hw,
                                                                      hri_prov_dma_ctrl_ch1_int_rawstat_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_int_rawstat_reg_reg_t
hri_provdmactrldmactrl_get_CH1_INT_RAWSTAT_REG_reg(const void *const hw,
                                                   hri_prov_dma_ctrl_ch1_int_rawstat_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH1_INT_RAWSTAT_REG_reg(const void *const hw,
                                                     hri_prov_dma_ctrl_ch1_int_rawstat_reg_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg = data;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH1_INT_RAWSTAT_REG_reg(const void *const hw,
                                                     hri_prov_dma_ctrl_ch1_int_rawstat_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg &= ~mask;
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH1_INT_RAWSTAT_REG_reg(const void *const hw,
                                                      hri_prov_dma_ctrl_ch1_int_rawstat_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_int_rawstat_reg_reg_t
hri_provdmactrldmactrl_read_CH1_INT_RAWSTAT_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH1_INT_RAWSTAT_REG.reg;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_CLEAR_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg |= (0x1u << 0);
 ;
}

static inline 
# 4515 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 4515 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_CLEAR_REG_CH_END_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 4520 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 4520 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_CLEAR_REG_CH_END_bit(const void *const hw, 
# 4523 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                  _Bool 
# 4523 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                       value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_CLEAR_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_CLEAR_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_CLEAR_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg |= (0x1u << 1);
 ;
}

static inline 
# 4555 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 4555 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_CLEAR_REG_RD_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 4560 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 4560 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_CLEAR_REG_RD_SLVERR_bit(const void *const hw, 
# 4563 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                     _Bool 
# 4563 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                          value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_CLEAR_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_CLEAR_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg ^= (0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_CLEAR_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg |= (0x1u << 2);
 ;
}

static inline 
# 4595 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 4595 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_CLEAR_REG_WR_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 4600 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 4600 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_CLEAR_REG_WR_SLVERR_bit(const void *const hw, 
# 4603 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                     _Bool 
# 4603 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                          value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_CLEAR_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_CLEAR_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg ^= (0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_CLEAR_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg |= (0x1u << 3);
 ;
}

static inline 
# 4635 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 4635 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_CLEAR_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 4641 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 4641 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_CLEAR_REG_FIFO_OVERFLOW_bit(const void *const hw, 
# 4644 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                         _Bool 
# 4644 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                              value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_CLEAR_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_CLEAR_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg ^= (0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_CLEAR_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg |= (0x1u << 4);
 ;
}

static inline 
# 4676 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 4676 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_CLEAR_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 4682 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 4682 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_CLEAR_REG_FIFO_UNDERFLOW_bit(const void *const hw, 
# 4685 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                          _Bool 
# 4685 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                               value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_CLEAR_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_CLEAR_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg ^= (0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_CLEAR_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg |= (0x1u << 5);
 ;
}

static inline 
# 4717 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 4717 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_CLEAR_REG_TIMEOUT_RD_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 4722 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 4722 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_CLEAR_REG_TIMEOUT_RD_bit(const void *const hw, 
# 4725 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                      _Bool 
# 4725 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_CLEAR_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_CLEAR_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg ^= (0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_CLEAR_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg |= (0x1u << 6);
 ;
}

static inline 
# 4757 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 4757 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_CLEAR_REG_TIMEOUT_WR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 4762 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 4762 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_CLEAR_REG_TIMEOUT_WR_bit(const void *const hw, 
# 4765 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                      _Bool 
# 4765 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_CLEAR_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_CLEAR_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg ^= (0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_CLEAR_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg |= (0x1u << 7);
 ;
}

static inline 
# 4797 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 4797 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_CLEAR_REG_WDT_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 4802 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 4802 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_CLEAR_REG_WDT_bit(const void *const hw, 
# 4805 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                               _Bool 
# 4805 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                    value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_CLEAR_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_CLEAR_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg ^= (0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_CLEAR_REG_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch1_int_clear_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_int_clear_reg_reg_t
hri_provdmactrldmactrl_get_CH1_INT_CLEAR_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch1_int_clear_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_CLEAR_REG_reg(const void *const hw,
                                                                      hri_prov_dma_ctrl_ch1_int_clear_reg_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_CLEAR_REG_reg(const void *const hw,
                                                                      hri_prov_dma_ctrl_ch1_int_clear_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_CLEAR_REG_reg(const void *const hw,
                                                                       hri_prov_dma_ctrl_ch1_int_clear_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_int_clear_reg_reg_t
hri_provdmactrldmactrl_read_CH1_INT_CLEAR_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH1_INT_CLEAR_REG.reg;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_ENABLE_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg |= (0x1u << 0);
 ;
}

static inline 
# 4884 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 4884 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_ENABLE_REG_CH_END_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 4889 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 4889 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_ENABLE_REG_CH_END_bit(const void *const hw, 
# 4892 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                   _Bool 
# 4892 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_ENABLE_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_ENABLE_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_ENABLE_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg |= (0x1u << 1);
 ;
}

static inline 
# 4924 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 4924 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_ENABLE_REG_RD_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 4929 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 4929 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_ENABLE_REG_RD_SLVERR_bit(const void *const hw, 
# 4932 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                      _Bool 
# 4932 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_ENABLE_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_ENABLE_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg ^= (0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_ENABLE_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg |= (0x1u << 2);
 ;
}

static inline 
# 4964 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 4964 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_ENABLE_REG_WR_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 4969 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 4969 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_ENABLE_REG_WR_SLVERR_bit(const void *const hw, 
# 4972 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                      _Bool 
# 4972 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_ENABLE_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_ENABLE_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg ^= (0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_ENABLE_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg |= (0x1u << 3);
 ;
}

static inline 
# 5004 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 5004 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_ENABLE_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 5010 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 5010 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_ENABLE_REG_FIFO_OVERFLOW_bit(const void *const hw, 
# 5013 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                          _Bool 
# 5013 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                               value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_ENABLE_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_ENABLE_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg ^= (0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_ENABLE_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg |= (0x1u << 4);
 ;
}

static inline 
# 5045 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 5045 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_ENABLE_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 5051 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 5051 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_ENABLE_REG_FIFO_UNDERFLOW_bit(const void *const hw, 
# 5054 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                           _Bool 
# 5054 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                                value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_ENABLE_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_ENABLE_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg ^= (0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_ENABLE_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg |= (0x1u << 5);
 ;
}

static inline 
# 5086 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 5086 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_ENABLE_REG_TIMEOUT_RD_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 5091 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 5091 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_ENABLE_REG_TIMEOUT_RD_bit(const void *const hw, 
# 5094 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                       _Bool 
# 5094 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                            value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_ENABLE_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_ENABLE_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg ^= (0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_ENABLE_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg |= (0x1u << 6);
 ;
}

static inline 
# 5126 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 5126 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_ENABLE_REG_TIMEOUT_WR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 5131 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 5131 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_ENABLE_REG_TIMEOUT_WR_bit(const void *const hw, 
# 5134 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                       _Bool 
# 5134 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                            value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_ENABLE_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_ENABLE_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg ^= (0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_ENABLE_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg |= (0x1u << 7);
 ;
}

static inline 
# 5166 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 5166 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_ENABLE_REG_WDT_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 5171 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 5171 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_ENABLE_REG_WDT_bit(const void *const hw, 
# 5174 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                _Bool 
# 5174 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                     value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_ENABLE_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_ENABLE_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg ^= (0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH1_INT_ENABLE_REG_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch1_int_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_int_enable_reg_reg_t
hri_provdmactrldmactrl_get_CH1_INT_ENABLE_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch1_int_enable_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH1_INT_ENABLE_REG_reg(const void *const hw,
                                                                       hri_prov_dma_ctrl_ch1_int_enable_reg_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_ENABLE_REG_reg(const void *const hw,
                                                                       hri_prov_dma_ctrl_ch1_int_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH1_INT_ENABLE_REG_reg(const void *const hw,
                                                                        hri_prov_dma_ctrl_ch1_int_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_int_enable_reg_reg_t
hri_provdmactrldmactrl_read_CH1_INT_ENABLE_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH1_INT_ENABLE_REG.reg;
}

static inline void hri_provdmactrldmactrl_set_CH2_CMD_REG0_RD_START_ADDR_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_ch2_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG0.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch2_cmd_reg0_reg_t
hri_provdmactrldmactrl_get_CH2_CMD_REG0_RD_START_ADDR_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_ch2_cmd_reg0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CMD_REG0.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_CMD_REG0_RD_START_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch2_cmd_reg0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CMD_REG0.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG0.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_CMD_REG0_RD_START_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch2_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG0.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH2_CMD_REG0_RD_START_ADDR_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch2_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG0.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch2_cmd_reg0_reg_t
hri_provdmactrldmactrl_read_CH2_CMD_REG0_RD_START_ADDR_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CMD_REG0.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH2_CMD_REG0_reg(const void *const hw,
                                                               hri_prov_dma_ctrl_ch2_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG0.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_cmd_reg0_reg_t
hri_provdmactrldmactrl_get_CH2_CMD_REG0_reg(const void *const hw, hri_prov_dma_ctrl_ch2_cmd_reg0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CMD_REG0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_CMD_REG0_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch2_cmd_reg0_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG0.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_CMD_REG0_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch2_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG0.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_CMD_REG0_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch2_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG0.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_cmd_reg0_reg_t hri_provdmactrldmactrl_read_CH2_CMD_REG0_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH2_CMD_REG0.reg;
}

static inline void hri_provdmactrldmactrl_set_CH2_CMD_REG1_WR_START_ADDR_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_ch2_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG1.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch2_cmd_reg1_reg_t
hri_provdmactrldmactrl_get_CH2_CMD_REG1_WR_START_ADDR_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_ch2_cmd_reg1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CMD_REG1.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_CMD_REG1_WR_START_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch2_cmd_reg1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CMD_REG1.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG1.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_CMD_REG1_WR_START_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch2_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG1.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH2_CMD_REG1_WR_START_ADDR_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch2_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG1.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch2_cmd_reg1_reg_t
hri_provdmactrldmactrl_read_CH2_CMD_REG1_WR_START_ADDR_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CMD_REG1.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH2_CMD_REG1_reg(const void *const hw,
                                                               hri_prov_dma_ctrl_ch2_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG1.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_cmd_reg1_reg_t
hri_provdmactrldmactrl_get_CH2_CMD_REG1_reg(const void *const hw, hri_prov_dma_ctrl_ch2_cmd_reg1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CMD_REG1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_CMD_REG1_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch2_cmd_reg1_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG1.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_CMD_REG1_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch2_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG1.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_CMD_REG1_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch2_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG1.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_cmd_reg1_reg_t hri_provdmactrldmactrl_read_CH2_CMD_REG1_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH2_CMD_REG1.reg;
}

static inline void hri_provdmactrldmactrl_set_CH2_CMD_REG2_BUFFER_SIZE_bf(const void *const hw,
                                                                          hri_prov_dma_ctrl_ch2_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG2.reg |= ((0x1FFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch2_cmd_reg2_reg_t
hri_provdmactrldmactrl_get_CH2_CMD_REG2_BUFFER_SIZE_bf(const void *const hw, hri_prov_dma_ctrl_ch2_cmd_reg2_reg_t mask)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CMD_REG2.reg;
 tmp = (tmp & ((0x1FFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_CMD_REG2_BUFFER_SIZE_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_ch2_cmd_reg2_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CMD_REG2.reg;
 tmp &= ~(0x1FFFu << 0);
 tmp |= ((0x1FFFu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG2.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_CMD_REG2_BUFFER_SIZE_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_ch2_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG2.reg &= ~((0x1FFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_CMD_REG2_BUFFER_SIZE_bf(const void *const hw,
                                                                             hri_prov_dma_ctrl_ch2_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG2.reg ^= ((0x1FFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch2_cmd_reg2_reg_t
hri_provdmactrldmactrl_read_CH2_CMD_REG2_BUFFER_SIZE_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CMD_REG2.reg;
 tmp = (tmp & (0x1FFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH2_CMD_REG2_reg(const void *const hw,
                                                               hri_prov_dma_ctrl_ch2_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG2.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_cmd_reg2_reg_t
hri_provdmactrldmactrl_get_CH2_CMD_REG2_reg(const void *const hw, hri_prov_dma_ctrl_ch2_cmd_reg2_reg_t mask)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CMD_REG2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_CMD_REG2_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch2_cmd_reg2_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG2.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_CMD_REG2_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch2_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG2.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_CMD_REG2_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch2_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG2.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_cmd_reg2_reg_t hri_provdmactrldmactrl_read_CH2_CMD_REG2_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH2_CMD_REG2.reg;
}

static inline void hri_provdmactrldmactrl_set_CH2_CMD_REG3_CMD_SET_INT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg |= (0x1u << 0);
 ;
}

static inline 
# 5557 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 5557 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_CMD_REG3_CMD_SET_INT_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 5562 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 5562 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_CMD_REG3_CMD_SET_INT_bit(const void *const hw, 
# 5565 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                  _Bool 
# 5565 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_CMD_REG3_CMD_SET_INT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_CMD_REG3_CMD_SET_INT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_CMD_REG3_CMD_LAST_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg |= (0x1u << 1);
 ;
}

static inline 
# 5597 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 5597 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_CMD_REG3_CMD_LAST_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 5602 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 5602 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_CMD_REG3_CMD_LAST_bit(const void *const hw, 
# 5605 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                               _Bool 
# 5605 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                    value)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_CMD_REG3_CMD_LAST_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_CMD_REG3_CMD_LAST_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg ^= (0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_ch2_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg |= ((0x3FFFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline hri_prov_dma_ctrl_ch2_cmd_reg3_reg_t
hri_provdmactrldmactrl_get_CH2_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_ch2_cmd_reg3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg;
 tmp = (tmp & ((0x3FFFFFFFu << 2) & ((mask) << 2))) >> 2;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch2_cmd_reg3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg;
 tmp &= ~(0x3FFFFFFFu << 2);
 tmp |= ((0x3FFFFFFFu << 2) & ((data) << 2));
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch2_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg &= ~((0x3FFFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH2_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch2_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg ^= ((0x3FFFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline hri_prov_dma_ctrl_ch2_cmd_reg3_reg_t
hri_provdmactrldmactrl_read_CH2_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg;
 tmp = (tmp & (0x3FFFFFFFu << 2)) >> 2;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH2_CMD_REG3_reg(const void *const hw,
                                                               hri_prov_dma_ctrl_ch2_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_cmd_reg3_reg_t
hri_provdmactrldmactrl_get_CH2_CMD_REG3_reg(const void *const hw, hri_prov_dma_ctrl_ch2_cmd_reg3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_CMD_REG3_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch2_cmd_reg3_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_CMD_REG3_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch2_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_CMD_REG3_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch2_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_cmd_reg3_reg_t hri_provdmactrldmactrl_read_CH2_CMD_REG3_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH2_CMD_REG3.reg;
}

static inline void hri_provdmactrldmactrl_set_CH2_STATIC_REG0_RD_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg |= (0x1u << 31);
 ;
}

static inline 
# 5739 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 5739 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_STATIC_REG0_RD_INCR_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg;
 tmp = (tmp & (0x1u << 31)) >> 31;
 return (
# 5744 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 5744 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_STATIC_REG0_RD_INCR_bit(const void *const hw, 
# 5747 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                 _Bool 
# 5747 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg;
 tmp &= ~(0x1u << 31);
 tmp |= value << 31;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_STATIC_REG0_RD_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg &= ~(0x1u << 31);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_STATIC_REG0_RD_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg ^= (0x1u << 31);
 ;
}

static inline void
hri_provdmactrldmactrl_set_CH2_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch2_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg |= ((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg0_reg_t
hri_provdmactrldmactrl_get_CH2_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch2_static_reg0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg;
 tmp = (tmp & ((0x7Fu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH2_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch2_static_reg0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg;
 tmp &= ~(0x7Fu << 0);
 tmp |= ((0x7Fu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH2_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch2_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg &= ~((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH2_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw,
                                                                   hri_prov_dma_ctrl_ch2_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg ^= ((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg0_reg_t
hri_provdmactrldmactrl_read_CH2_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg;
 tmp = (tmp & (0x7Fu << 0))
       >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH2_STATIC_REG0_RD_TOKENS_bf(const void *const hw,
                                                                           hri_prov_dma_ctrl_ch2_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg |= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg0_reg_t
hri_provdmactrldmactrl_get_CH2_STATIC_REG0_RD_TOKENS_bf(const void *const hw,
                                                        hri_prov_dma_ctrl_ch2_static_reg0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg;
 tmp = (tmp & ((0x3Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH2_STATIC_REG0_RD_TOKENS_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_ch2_static_reg0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg;
 tmp &= ~(0x3Fu << 16);
 tmp |= ((0x3Fu << 16) & ((data) << 16));
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH2_STATIC_REG0_RD_TOKENS_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_ch2_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg &= ~((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH2_STATIC_REG0_RD_TOKENS_bf(const void *const hw,
                                                           hri_prov_dma_ctrl_ch2_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg ^= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg0_reg_t
hri_provdmactrldmactrl_read_CH2_STATIC_REG0_RD_TOKENS_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg;
 tmp = (tmp & (0x3Fu << 16)) >> 16;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH2_STATIC_REG0_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch2_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg0_reg_t
hri_provdmactrldmactrl_get_CH2_STATIC_REG0_reg(const void *const hw, hri_prov_dma_ctrl_ch2_static_reg0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_STATIC_REG0_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch2_static_reg0_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_STATIC_REG0_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch2_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_STATIC_REG0_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch2_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg0_reg_t
hri_provdmactrldmactrl_read_CH2_STATIC_REG0_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH2_STATIC_REG0.reg;
}

static inline void hri_provdmactrldmactrl_set_CH2_STATIC_REG1_WR_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg |= (0x1u << 31);
 ;
}

static inline 
# 5945 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 5945 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_STATIC_REG1_WR_INCR_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg;
 tmp = (tmp & (0x1u << 31)) >> 31;
 return (
# 5950 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 5950 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_STATIC_REG1_WR_INCR_bit(const void *const hw, 
# 5953 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                 _Bool 
# 5953 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg;
 tmp &= ~(0x1u << 31);
 tmp |= value << 31;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_STATIC_REG1_WR_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg &= ~(0x1u << 31);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_STATIC_REG1_WR_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg ^= (0x1u << 31);
 ;
}

static inline void
hri_provdmactrldmactrl_set_CH2_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch2_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg |= ((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg1_reg_t
hri_provdmactrldmactrl_get_CH2_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch2_static_reg1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg;
 tmp = (tmp & ((0x7Fu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH2_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch2_static_reg1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg;
 tmp &= ~(0x7Fu << 0);
 tmp |= ((0x7Fu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH2_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch2_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg &= ~((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH2_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw,
                                                                   hri_prov_dma_ctrl_ch2_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg ^= ((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg1_reg_t
hri_provdmactrldmactrl_read_CH2_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg;
 tmp = (tmp & (0x7Fu << 0))
       >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH2_STATIC_REG1_WR_TOKENS_bf(const void *const hw,
                                                                           hri_prov_dma_ctrl_ch2_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg |= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg1_reg_t
hri_provdmactrldmactrl_get_CH2_STATIC_REG1_WR_TOKENS_bf(const void *const hw,
                                                        hri_prov_dma_ctrl_ch2_static_reg1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg;
 tmp = (tmp & ((0x3Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH2_STATIC_REG1_WR_TOKENS_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_ch2_static_reg1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg;
 tmp &= ~(0x3Fu << 16);
 tmp |= ((0x3Fu << 16) & ((data) << 16));
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH2_STATIC_REG1_WR_TOKENS_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_ch2_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg &= ~((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH2_STATIC_REG1_WR_TOKENS_bf(const void *const hw,
                                                           hri_prov_dma_ctrl_ch2_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg ^= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg1_reg_t
hri_provdmactrldmactrl_read_CH2_STATIC_REG1_WR_TOKENS_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg;
 tmp = (tmp & (0x3Fu << 16)) >> 16;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH2_STATIC_REG1_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch2_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg1_reg_t
hri_provdmactrldmactrl_get_CH2_STATIC_REG1_reg(const void *const hw, hri_prov_dma_ctrl_ch2_static_reg1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_STATIC_REG1_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch2_static_reg1_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_STATIC_REG1_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch2_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_STATIC_REG1_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch2_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg1_reg_t
hri_provdmactrldmactrl_read_CH2_STATIC_REG1_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH2_STATIC_REG1.reg;
}

static inline void hri_provdmactrldmactrl_set_CH2_STATIC_REG2_JOINT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG2.reg |= (0x1u << 16);
 ;
}

static inline 
# 6151 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 6151 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_STATIC_REG2_JOINT_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG2.reg;
 tmp = (tmp & (0x1u << 16)) >> 16;
 return (
# 6156 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 6156 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_STATIC_REG2_JOINT_bit(const void *const hw, 
# 6159 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                               _Bool 
# 6159 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                    value)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG2.reg;
 tmp &= ~(0x1u << 16);
 tmp |= value << 16;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG2.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_STATIC_REG2_JOINT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG2.reg &= ~(0x1u << 16);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_STATIC_REG2_JOINT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG2.reg ^= (0x1u << 16);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_STATIC_REG2_END_SWAP_bf(const void *const hw,
                                                                          hri_prov_dma_ctrl_ch2_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG2.reg |= ((0x3u << 28) & ((mask) << 28));
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg2_reg_t
hri_provdmactrldmactrl_get_CH2_STATIC_REG2_END_SWAP_bf(const void *const hw,
                                                       hri_prov_dma_ctrl_ch2_static_reg2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG2.reg;
 tmp = (tmp & ((0x3u << 28) & ((mask) << 28))) >> 28;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH2_STATIC_REG2_END_SWAP_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_ch2_static_reg2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG2.reg;
 tmp &= ~(0x3u << 28);
 tmp |= ((0x3u << 28) & ((data) << 28));
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG2.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH2_STATIC_REG2_END_SWAP_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_ch2_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG2.reg &= ~((0x3u << 28) & ((mask) << 28));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH2_STATIC_REG2_END_SWAP_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_ch2_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG2.reg ^= ((0x3u << 28) & ((mask) << 28));
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg2_reg_t
hri_provdmactrldmactrl_read_CH2_STATIC_REG2_END_SWAP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG2.reg;
 tmp = (tmp & (0x3u << 28)) >> 28;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH2_STATIC_REG2_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch2_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG2.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg2_reg_t
hri_provdmactrldmactrl_get_CH2_STATIC_REG2_reg(const void *const hw, hri_prov_dma_ctrl_ch2_static_reg2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_STATIC_REG2_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch2_static_reg2_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG2.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_STATIC_REG2_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch2_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG2.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_STATIC_REG2_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch2_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG2.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg2_reg_t
hri_provdmactrldmactrl_read_CH2_STATIC_REG2_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH2_STATIC_REG2.reg;
}

static inline void
hri_provdmactrldmactrl_set_CH2_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch2_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg |= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg4_reg_t
hri_provdmactrldmactrl_get_CH2_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch2_static_reg4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg;
 tmp = (tmp & ((0x1Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH2_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch2_static_reg4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg;
 tmp &= ~(0x1Fu << 0);
 tmp |= ((0x1Fu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH2_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch2_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg &= ~((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH2_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw,
                                                               hri_prov_dma_ctrl_ch2_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg ^= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg4_reg_t
hri_provdmactrldmactrl_read_CH2_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg;
 tmp = (tmp & (0x1Fu << 0)) >> 0;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_set_CH2_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch2_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg |= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg4_reg_t
hri_provdmactrldmactrl_get_CH2_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch2_static_reg4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg;
 tmp = (tmp & ((0x7u << 8) & ((mask) << 8)))
       >> 8;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH2_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch2_static_reg4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg;
 tmp &= ~(0x7u << 8);
 tmp |= ((0x7u << 8) & ((data) << 8));
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH2_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch2_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg &= ~((0x7u << 8) & ((mask) << 8));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH2_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch2_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg ^= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg4_reg_t
hri_provdmactrldmactrl_read_CH2_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg;
 tmp = (tmp & (0x7u << 8))
       >> 8;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_set_CH2_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch2_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg |= ((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg4_reg_t
hri_provdmactrldmactrl_get_CH2_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch2_static_reg4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg;
 tmp = (tmp & ((0x1Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH2_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch2_static_reg4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg;
 tmp &= ~(0x1Fu << 16);
 tmp |= ((0x1Fu << 16) & ((data) << 16));
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH2_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch2_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg &= ~((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH2_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw,
                                                               hri_prov_dma_ctrl_ch2_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg ^= ((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg4_reg_t
hri_provdmactrldmactrl_read_CH2_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg;
 tmp = (tmp & (0x1Fu << 16)) >> 16;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_set_CH2_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch2_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg |= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg4_reg_t
hri_provdmactrldmactrl_get_CH2_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch2_static_reg4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg;
 tmp = (tmp & ((0x7u << 24) & ((mask) << 24)))
       >> 24;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH2_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch2_static_reg4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg;
 tmp &= ~(0x7u << 24);
 tmp |= ((0x7u << 24) & ((data) << 24));
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH2_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch2_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg &= ~((0x7u << 24) & ((mask) << 24));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH2_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch2_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg ^= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg4_reg_t
hri_provdmactrldmactrl_read_CH2_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg;
 tmp = (tmp & (0x7u << 24))
       >> 24;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH2_STATIC_REG4_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch2_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg4_reg_t
hri_provdmactrldmactrl_get_CH2_STATIC_REG4_reg(const void *const hw, hri_prov_dma_ctrl_ch2_static_reg4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_STATIC_REG4_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch2_static_reg4_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_STATIC_REG4_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch2_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_STATIC_REG4_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch2_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_static_reg4_reg_t
hri_provdmactrldmactrl_read_CH2_STATIC_REG4_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH2_STATIC_REG4.reg;
}

static inline void hri_provdmactrldmactrl_set_CH2_CH_ENABLE_REG_CH2_CH_ENABLE_REG_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CH_ENABLE_REG.reg |= (0x1u << 0);
 ;
}

static inline 
# 6583 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 6583 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_CH_ENABLE_REG_CH2_CH_ENABLE_REG_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CH_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 0))
       >> 0;
 return (
# 6589 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 6589 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_CH_ENABLE_REG_CH2_CH_ENABLE_REG_bit(const void *const hw,
                                                                                        
# 6593 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                       _Bool 
# 6593 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CH_ENABLE_REG.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CH2_CH_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_CH_ENABLE_REG_CH2_CH_ENABLE_REG_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CH_ENABLE_REG.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_CH_ENABLE_REG_CH2_CH_ENABLE_REG_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CH_ENABLE_REG.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_CH_ENABLE_REG_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch2_ch_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CH_ENABLE_REG.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_ch_enable_reg_reg_t
hri_provdmactrldmactrl_get_CH2_CH_ENABLE_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch2_ch_enable_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CH_ENABLE_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_CH_ENABLE_REG_reg(const void *const hw,
                                                                      hri_prov_dma_ctrl_ch2_ch_enable_reg_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CH_ENABLE_REG.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_CH_ENABLE_REG_reg(const void *const hw,
                                                                      hri_prov_dma_ctrl_ch2_ch_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CH_ENABLE_REG.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_CH_ENABLE_REG_reg(const void *const hw,
                                                                       hri_prov_dma_ctrl_ch2_ch_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_CH_ENABLE_REG.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_ch_enable_reg_reg_t
hri_provdmactrldmactrl_read_CH2_CH_ENABLE_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH2_CH_ENABLE_REG.reg;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_RAWSTAT_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg |= (0x1u << 0);
 ;
}

static inline 
# 6672 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 6672 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_RAWSTAT_REG_CH_END_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 6677 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 6677 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_RAWSTAT_REG_CH_END_bit(const void *const hw, 
# 6680 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                    _Bool 
# 6680 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_RAWSTAT_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_RAWSTAT_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_RAWSTAT_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg |= (0x1u << 1);
 ;
}

static inline 
# 6712 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 6712 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_RAWSTAT_REG_RD_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 6717 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 6717 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_RAWSTAT_REG_RD_SLVERR_bit(const void *const hw, 
# 6720 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                       _Bool 
# 6720 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                            value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_RAWSTAT_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_RAWSTAT_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg ^= (0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_RAWSTAT_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg |= (0x1u << 2);
 ;
}

static inline 
# 6752 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 6752 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_RAWSTAT_REG_WR_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 6757 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 6757 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_RAWSTAT_REG_WR_SLVERR_bit(const void *const hw, 
# 6760 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                       _Bool 
# 6760 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                            value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_RAWSTAT_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_RAWSTAT_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg ^= (0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_RAWSTAT_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg |= (0x1u << 3);
 ;
}

static inline 
# 6792 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 6792 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_RAWSTAT_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 6798 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 6798 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_RAWSTAT_REG_FIFO_OVERFLOW_bit(const void *const hw, 
# 6801 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                           _Bool 
# 6801 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                                value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_RAWSTAT_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_RAWSTAT_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg ^= (0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_RAWSTAT_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg |= (0x1u << 4);
 ;
}

static inline 
# 6833 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 6833 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_RAWSTAT_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 6839 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 6839 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_RAWSTAT_REG_FIFO_UNDERFLOW_bit(const void *const hw, 
# 6842 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                            _Bool 
# 6842 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                                 value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_RAWSTAT_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_RAWSTAT_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg ^= (0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_RAWSTAT_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg |= (0x1u << 5);
 ;
}

static inline 
# 6874 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 6874 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_RAWSTAT_REG_TIMEOUT_RD_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 6879 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 6879 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_RAWSTAT_REG_TIMEOUT_RD_bit(const void *const hw, 
# 6882 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                        _Bool 
# 6882 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                             value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_RAWSTAT_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_RAWSTAT_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg ^= (0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_RAWSTAT_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg |= (0x1u << 6);
 ;
}

static inline 
# 6914 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 6914 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_RAWSTAT_REG_TIMEOUT_WR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 6919 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 6919 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_RAWSTAT_REG_TIMEOUT_WR_bit(const void *const hw, 
# 6922 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                        _Bool 
# 6922 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                             value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_RAWSTAT_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_RAWSTAT_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg ^= (0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_RAWSTAT_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg |= (0x1u << 7);
 ;
}

static inline 
# 6954 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 6954 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_RAWSTAT_REG_WDT_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 6959 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 6959 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_RAWSTAT_REG_WDT_bit(const void *const hw, 
# 6962 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                 _Bool 
# 6962 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                      value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_RAWSTAT_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_RAWSTAT_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg ^= (0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_RAWSTAT_REG_reg(const void *const hw,
                                                                      hri_prov_dma_ctrl_ch2_int_rawstat_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_int_rawstat_reg_reg_t
hri_provdmactrldmactrl_get_CH2_INT_RAWSTAT_REG_reg(const void *const hw,
                                                   hri_prov_dma_ctrl_ch2_int_rawstat_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH2_INT_RAWSTAT_REG_reg(const void *const hw,
                                                     hri_prov_dma_ctrl_ch2_int_rawstat_reg_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg = data;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH2_INT_RAWSTAT_REG_reg(const void *const hw,
                                                     hri_prov_dma_ctrl_ch2_int_rawstat_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg &= ~mask;
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH2_INT_RAWSTAT_REG_reg(const void *const hw,
                                                      hri_prov_dma_ctrl_ch2_int_rawstat_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_int_rawstat_reg_reg_t
hri_provdmactrldmactrl_read_CH2_INT_RAWSTAT_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH2_INT_RAWSTAT_REG.reg;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_CLEAR_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg |= (0x1u << 0);
 ;
}

static inline 
# 7045 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 7045 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_CLEAR_REG_CH_END_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 7050 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 7050 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_CLEAR_REG_CH_END_bit(const void *const hw, 
# 7053 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                  _Bool 
# 7053 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                       value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_CLEAR_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_CLEAR_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_CLEAR_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg |= (0x1u << 1);
 ;
}

static inline 
# 7085 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 7085 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_CLEAR_REG_RD_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 7090 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 7090 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_CLEAR_REG_RD_SLVERR_bit(const void *const hw, 
# 7093 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                     _Bool 
# 7093 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                          value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_CLEAR_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_CLEAR_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg ^= (0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_CLEAR_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg |= (0x1u << 2);
 ;
}

static inline 
# 7125 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 7125 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_CLEAR_REG_WR_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 7130 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 7130 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_CLEAR_REG_WR_SLVERR_bit(const void *const hw, 
# 7133 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                     _Bool 
# 7133 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                          value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_CLEAR_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_CLEAR_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg ^= (0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_CLEAR_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg |= (0x1u << 3);
 ;
}

static inline 
# 7165 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 7165 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_CLEAR_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 7171 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 7171 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_CLEAR_REG_FIFO_OVERFLOW_bit(const void *const hw, 
# 7174 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                         _Bool 
# 7174 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                              value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_CLEAR_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_CLEAR_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg ^= (0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_CLEAR_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg |= (0x1u << 4);
 ;
}

static inline 
# 7206 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 7206 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_CLEAR_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 7212 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 7212 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_CLEAR_REG_FIFO_UNDERFLOW_bit(const void *const hw, 
# 7215 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                          _Bool 
# 7215 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                               value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_CLEAR_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_CLEAR_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg ^= (0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_CLEAR_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg |= (0x1u << 5);
 ;
}

static inline 
# 7247 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 7247 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_CLEAR_REG_TIMEOUT_RD_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 7252 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 7252 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_CLEAR_REG_TIMEOUT_RD_bit(const void *const hw, 
# 7255 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                      _Bool 
# 7255 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_CLEAR_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_CLEAR_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg ^= (0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_CLEAR_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg |= (0x1u << 6);
 ;
}

static inline 
# 7287 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 7287 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_CLEAR_REG_TIMEOUT_WR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 7292 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 7292 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_CLEAR_REG_TIMEOUT_WR_bit(const void *const hw, 
# 7295 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                      _Bool 
# 7295 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_CLEAR_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_CLEAR_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg ^= (0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_CLEAR_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg |= (0x1u << 7);
 ;
}

static inline 
# 7327 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 7327 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_CLEAR_REG_WDT_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 7332 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 7332 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_CLEAR_REG_WDT_bit(const void *const hw, 
# 7335 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                               _Bool 
# 7335 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                    value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_CLEAR_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_CLEAR_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg ^= (0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_CLEAR_REG_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch2_int_clear_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_int_clear_reg_reg_t
hri_provdmactrldmactrl_get_CH2_INT_CLEAR_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch2_int_clear_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_CLEAR_REG_reg(const void *const hw,
                                                                      hri_prov_dma_ctrl_ch2_int_clear_reg_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_CLEAR_REG_reg(const void *const hw,
                                                                      hri_prov_dma_ctrl_ch2_int_clear_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_CLEAR_REG_reg(const void *const hw,
                                                                       hri_prov_dma_ctrl_ch2_int_clear_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_int_clear_reg_reg_t
hri_provdmactrldmactrl_read_CH2_INT_CLEAR_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH2_INT_CLEAR_REG.reg;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_ENABLE_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg |= (0x1u << 0);
 ;
}

static inline 
# 7414 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 7414 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_ENABLE_REG_CH_END_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 7419 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 7419 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_ENABLE_REG_CH_END_bit(const void *const hw, 
# 7422 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                   _Bool 
# 7422 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_ENABLE_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_ENABLE_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_ENABLE_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg |= (0x1u << 1);
 ;
}

static inline 
# 7454 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 7454 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_ENABLE_REG_RD_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 7459 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 7459 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_ENABLE_REG_RD_SLVERR_bit(const void *const hw, 
# 7462 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                      _Bool 
# 7462 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_ENABLE_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_ENABLE_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg ^= (0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_ENABLE_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg |= (0x1u << 2);
 ;
}

static inline 
# 7494 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 7494 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_ENABLE_REG_WR_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 7499 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 7499 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_ENABLE_REG_WR_SLVERR_bit(const void *const hw, 
# 7502 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                      _Bool 
# 7502 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_ENABLE_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_ENABLE_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg ^= (0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_ENABLE_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg |= (0x1u << 3);
 ;
}

static inline 
# 7534 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 7534 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_ENABLE_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 7540 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 7540 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_ENABLE_REG_FIFO_OVERFLOW_bit(const void *const hw, 
# 7543 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                          _Bool 
# 7543 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                               value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_ENABLE_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_ENABLE_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg ^= (0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_ENABLE_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg |= (0x1u << 4);
 ;
}

static inline 
# 7575 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 7575 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_ENABLE_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 7581 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 7581 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_ENABLE_REG_FIFO_UNDERFLOW_bit(const void *const hw, 
# 7584 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                           _Bool 
# 7584 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                                value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_ENABLE_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_ENABLE_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg ^= (0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_ENABLE_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg |= (0x1u << 5);
 ;
}

static inline 
# 7616 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 7616 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_ENABLE_REG_TIMEOUT_RD_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 7621 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 7621 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_ENABLE_REG_TIMEOUT_RD_bit(const void *const hw, 
# 7624 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                       _Bool 
# 7624 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                            value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_ENABLE_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_ENABLE_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg ^= (0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_ENABLE_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg |= (0x1u << 6);
 ;
}

static inline 
# 7656 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 7656 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_ENABLE_REG_TIMEOUT_WR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 7661 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 7661 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_ENABLE_REG_TIMEOUT_WR_bit(const void *const hw, 
# 7664 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                       _Bool 
# 7664 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                            value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_ENABLE_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_ENABLE_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg ^= (0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_ENABLE_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg |= (0x1u << 7);
 ;
}

static inline 
# 7696 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 7696 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_ENABLE_REG_WDT_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 7701 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 7701 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_ENABLE_REG_WDT_bit(const void *const hw, 
# 7704 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                _Bool 
# 7704 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                     value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_ENABLE_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_ENABLE_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg ^= (0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH2_INT_ENABLE_REG_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch2_int_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_int_enable_reg_reg_t
hri_provdmactrldmactrl_get_CH2_INT_ENABLE_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch2_int_enable_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH2_INT_ENABLE_REG_reg(const void *const hw,
                                                                       hri_prov_dma_ctrl_ch2_int_enable_reg_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_ENABLE_REG_reg(const void *const hw,
                                                                       hri_prov_dma_ctrl_ch2_int_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH2_INT_ENABLE_REG_reg(const void *const hw,
                                                                        hri_prov_dma_ctrl_ch2_int_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_int_enable_reg_reg_t
hri_provdmactrldmactrl_read_CH2_INT_ENABLE_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH2_INT_ENABLE_REG.reg;
}

static inline void hri_provdmactrldmactrl_set_CH3_CMD_REG0_RD_START_ADDR_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_ch3_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG0.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch3_cmd_reg0_reg_t
hri_provdmactrldmactrl_get_CH3_CMD_REG0_RD_START_ADDR_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_ch3_cmd_reg0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CMD_REG0.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_CMD_REG0_RD_START_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch3_cmd_reg0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CMD_REG0.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG0.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_CMD_REG0_RD_START_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch3_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG0.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH3_CMD_REG0_RD_START_ADDR_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch3_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG0.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch3_cmd_reg0_reg_t
hri_provdmactrldmactrl_read_CH3_CMD_REG0_RD_START_ADDR_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CMD_REG0.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH3_CMD_REG0_reg(const void *const hw,
                                                               hri_prov_dma_ctrl_ch3_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG0.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_cmd_reg0_reg_t
hri_provdmactrldmactrl_get_CH3_CMD_REG0_reg(const void *const hw, hri_prov_dma_ctrl_ch3_cmd_reg0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CMD_REG0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_CMD_REG0_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch3_cmd_reg0_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG0.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_CMD_REG0_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch3_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG0.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_CMD_REG0_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch3_cmd_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG0.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_cmd_reg0_reg_t hri_provdmactrldmactrl_read_CH3_CMD_REG0_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH3_CMD_REG0.reg;
}

static inline void hri_provdmactrldmactrl_set_CH3_CMD_REG1_WR_START_ADDR_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_ch3_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG1.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch3_cmd_reg1_reg_t
hri_provdmactrldmactrl_get_CH3_CMD_REG1_WR_START_ADDR_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_ch3_cmd_reg1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CMD_REG1.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_CMD_REG1_WR_START_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch3_cmd_reg1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CMD_REG1.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG1.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_CMD_REG1_WR_START_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch3_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG1.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH3_CMD_REG1_WR_START_ADDR_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch3_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG1.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch3_cmd_reg1_reg_t
hri_provdmactrldmactrl_read_CH3_CMD_REG1_WR_START_ADDR_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CMD_REG1.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH3_CMD_REG1_reg(const void *const hw,
                                                               hri_prov_dma_ctrl_ch3_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG1.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_cmd_reg1_reg_t
hri_provdmactrldmactrl_get_CH3_CMD_REG1_reg(const void *const hw, hri_prov_dma_ctrl_ch3_cmd_reg1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CMD_REG1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_CMD_REG1_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch3_cmd_reg1_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG1.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_CMD_REG1_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch3_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG1.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_CMD_REG1_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch3_cmd_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG1.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_cmd_reg1_reg_t hri_provdmactrldmactrl_read_CH3_CMD_REG1_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH3_CMD_REG1.reg;
}

static inline void hri_provdmactrldmactrl_set_CH3_CMD_REG2_BUFFER_SIZE_bf(const void *const hw,
                                                                          hri_prov_dma_ctrl_ch3_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG2.reg |= ((0x1FFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch3_cmd_reg2_reg_t
hri_provdmactrldmactrl_get_CH3_CMD_REG2_BUFFER_SIZE_bf(const void *const hw, hri_prov_dma_ctrl_ch3_cmd_reg2_reg_t mask)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CMD_REG2.reg;
 tmp = (tmp & ((0x1FFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_CMD_REG2_BUFFER_SIZE_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_ch3_cmd_reg2_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CMD_REG2.reg;
 tmp &= ~(0x1FFFu << 0);
 tmp |= ((0x1FFFu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG2.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_CMD_REG2_BUFFER_SIZE_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_ch3_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG2.reg &= ~((0x1FFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_CMD_REG2_BUFFER_SIZE_bf(const void *const hw,
                                                                             hri_prov_dma_ctrl_ch3_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG2.reg ^= ((0x1FFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch3_cmd_reg2_reg_t
hri_provdmactrldmactrl_read_CH3_CMD_REG2_BUFFER_SIZE_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CMD_REG2.reg;
 tmp = (tmp & (0x1FFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH3_CMD_REG2_reg(const void *const hw,
                                                               hri_prov_dma_ctrl_ch3_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG2.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_cmd_reg2_reg_t
hri_provdmactrldmactrl_get_CH3_CMD_REG2_reg(const void *const hw, hri_prov_dma_ctrl_ch3_cmd_reg2_reg_t mask)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CMD_REG2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_CMD_REG2_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch3_cmd_reg2_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG2.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_CMD_REG2_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch3_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG2.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_CMD_REG2_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch3_cmd_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG2.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_cmd_reg2_reg_t hri_provdmactrldmactrl_read_CH3_CMD_REG2_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH3_CMD_REG2.reg;
}

static inline void hri_provdmactrldmactrl_set_CH3_CMD_REG3_CMD_SET_INT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg |= (0x1u << 0);
 ;
}

static inline 
# 8087 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 8087 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_CMD_REG3_CMD_SET_INT_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 8092 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 8092 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_CMD_REG3_CMD_SET_INT_bit(const void *const hw, 
# 8095 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                  _Bool 
# 8095 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                       value)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_CMD_REG3_CMD_SET_INT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_CMD_REG3_CMD_SET_INT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_CMD_REG3_CMD_LAST_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg |= (0x1u << 1);
 ;
}

static inline 
# 8127 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 8127 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_CMD_REG3_CMD_LAST_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 8132 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 8132 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_CMD_REG3_CMD_LAST_bit(const void *const hw, 
# 8135 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                               _Bool 
# 8135 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                    value)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_CMD_REG3_CMD_LAST_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_CMD_REG3_CMD_LAST_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg ^= (0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_ch3_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg |= ((0x3FFFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline hri_prov_dma_ctrl_ch3_cmd_reg3_reg_t
hri_provdmactrldmactrl_get_CH3_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_ch3_cmd_reg3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg;
 tmp = (tmp & ((0x3FFFFFFFu << 2) & ((mask) << 2))) >> 2;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch3_cmd_reg3_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg;
 tmp &= ~(0x3FFFFFFFu << 2);
 tmp |= ((0x3FFFFFFFu << 2) & ((data) << 2));
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw,
                                                                              hri_prov_dma_ctrl_ch3_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg &= ~((0x3FFFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH3_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch3_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg ^= ((0x3FFFFFFFu << 2) & ((mask) << 2));
 ;
}

static inline hri_prov_dma_ctrl_ch3_cmd_reg3_reg_t
hri_provdmactrldmactrl_read_CH3_CMD_REG3_CMD_NEXT_ADDR_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg;
 tmp = (tmp & (0x3FFFFFFFu << 2)) >> 2;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH3_CMD_REG3_reg(const void *const hw,
                                                               hri_prov_dma_ctrl_ch3_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_cmd_reg3_reg_t
hri_provdmactrldmactrl_get_CH3_CMD_REG3_reg(const void *const hw, hri_prov_dma_ctrl_ch3_cmd_reg3_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_CMD_REG3_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch3_cmd_reg3_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_CMD_REG3_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch3_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_CMD_REG3_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch3_cmd_reg3_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_cmd_reg3_reg_t hri_provdmactrldmactrl_read_CH3_CMD_REG3_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH3_CMD_REG3.reg;
}

static inline void hri_provdmactrldmactrl_set_CH3_STATIC_REG0_RD_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg |= (0x1u << 31);
 ;
}

static inline 
# 8269 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 8269 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_STATIC_REG0_RD_INCR_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg;
 tmp = (tmp & (0x1u << 31)) >> 31;
 return (
# 8274 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 8274 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_STATIC_REG0_RD_INCR_bit(const void *const hw, 
# 8277 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                 _Bool 
# 8277 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg;
 tmp &= ~(0x1u << 31);
 tmp |= value << 31;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_STATIC_REG0_RD_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg &= ~(0x1u << 31);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_STATIC_REG0_RD_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg ^= (0x1u << 31);
 ;
}

static inline void
hri_provdmactrldmactrl_set_CH3_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch3_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg |= ((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg0_reg_t
hri_provdmactrldmactrl_get_CH3_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch3_static_reg0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg;
 tmp = (tmp & ((0x7Fu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH3_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch3_static_reg0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg;
 tmp &= ~(0x7Fu << 0);
 tmp |= ((0x7Fu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH3_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch3_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg &= ~((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH3_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw,
                                                                   hri_prov_dma_ctrl_ch3_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg ^= ((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg0_reg_t
hri_provdmactrldmactrl_read_CH3_STATIC_REG0_RD_BURST_MAX_SIZE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg;
 tmp = (tmp & (0x7Fu << 0))
       >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH3_STATIC_REG0_RD_TOKENS_bf(const void *const hw,
                                                                           hri_prov_dma_ctrl_ch3_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg |= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg0_reg_t
hri_provdmactrldmactrl_get_CH3_STATIC_REG0_RD_TOKENS_bf(const void *const hw,
                                                        hri_prov_dma_ctrl_ch3_static_reg0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg;
 tmp = (tmp & ((0x3Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH3_STATIC_REG0_RD_TOKENS_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_ch3_static_reg0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg;
 tmp &= ~(0x3Fu << 16);
 tmp |= ((0x3Fu << 16) & ((data) << 16));
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH3_STATIC_REG0_RD_TOKENS_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_ch3_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg &= ~((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH3_STATIC_REG0_RD_TOKENS_bf(const void *const hw,
                                                           hri_prov_dma_ctrl_ch3_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg ^= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg0_reg_t
hri_provdmactrldmactrl_read_CH3_STATIC_REG0_RD_TOKENS_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg;
 tmp = (tmp & (0x3Fu << 16)) >> 16;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH3_STATIC_REG0_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch3_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg0_reg_t
hri_provdmactrldmactrl_get_CH3_STATIC_REG0_reg(const void *const hw, hri_prov_dma_ctrl_ch3_static_reg0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_STATIC_REG0_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch3_static_reg0_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_STATIC_REG0_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch3_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_STATIC_REG0_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch3_static_reg0_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg0_reg_t
hri_provdmactrldmactrl_read_CH3_STATIC_REG0_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH3_STATIC_REG0.reg;
}

static inline void hri_provdmactrldmactrl_set_CH3_STATIC_REG1_WR_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg |= (0x1u << 31);
 ;
}

static inline 
# 8475 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 8475 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_STATIC_REG1_WR_INCR_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg;
 tmp = (tmp & (0x1u << 31)) >> 31;
 return (
# 8480 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 8480 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_STATIC_REG1_WR_INCR_bit(const void *const hw, 
# 8483 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                 _Bool 
# 8483 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg;
 tmp &= ~(0x1u << 31);
 tmp |= value << 31;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_STATIC_REG1_WR_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg &= ~(0x1u << 31);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_STATIC_REG1_WR_INCR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg ^= (0x1u << 31);
 ;
}

static inline void
hri_provdmactrldmactrl_set_CH3_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch3_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg |= ((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg1_reg_t
hri_provdmactrldmactrl_get_CH3_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch3_static_reg1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg;
 tmp = (tmp & ((0x7Fu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH3_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch3_static_reg1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg;
 tmp &= ~(0x7Fu << 0);
 tmp |= ((0x7Fu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH3_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch3_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg &= ~((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH3_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw,
                                                                   hri_prov_dma_ctrl_ch3_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg ^= ((0x7Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg1_reg_t
hri_provdmactrldmactrl_read_CH3_STATIC_REG1_WR_BURST_MAX_SIZE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg;
 tmp = (tmp & (0x7Fu << 0))
       >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH3_STATIC_REG1_WR_TOKENS_bf(const void *const hw,
                                                                           hri_prov_dma_ctrl_ch3_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg |= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg1_reg_t
hri_provdmactrldmactrl_get_CH3_STATIC_REG1_WR_TOKENS_bf(const void *const hw,
                                                        hri_prov_dma_ctrl_ch3_static_reg1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg;
 tmp = (tmp & ((0x3Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH3_STATIC_REG1_WR_TOKENS_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_ch3_static_reg1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg;
 tmp &= ~(0x3Fu << 16);
 tmp |= ((0x3Fu << 16) & ((data) << 16));
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH3_STATIC_REG1_WR_TOKENS_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_ch3_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg &= ~((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH3_STATIC_REG1_WR_TOKENS_bf(const void *const hw,
                                                           hri_prov_dma_ctrl_ch3_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg ^= ((0x3Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg1_reg_t
hri_provdmactrldmactrl_read_CH3_STATIC_REG1_WR_TOKENS_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg;
 tmp = (tmp & (0x3Fu << 16)) >> 16;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH3_STATIC_REG1_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch3_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg1_reg_t
hri_provdmactrldmactrl_get_CH3_STATIC_REG1_reg(const void *const hw, hri_prov_dma_ctrl_ch3_static_reg1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_STATIC_REG1_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch3_static_reg1_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_STATIC_REG1_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch3_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_STATIC_REG1_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch3_static_reg1_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg1_reg_t
hri_provdmactrldmactrl_read_CH3_STATIC_REG1_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH3_STATIC_REG1.reg;
}

static inline void hri_provdmactrldmactrl_set_CH3_STATIC_REG2_JOINT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG2.reg |= (0x1u << 16);
 ;
}

static inline 
# 8681 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 8681 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_STATIC_REG2_JOINT_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG2.reg;
 tmp = (tmp & (0x1u << 16)) >> 16;
 return (
# 8686 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 8686 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_STATIC_REG2_JOINT_bit(const void *const hw, 
# 8689 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                               _Bool 
# 8689 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                    value)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG2.reg;
 tmp &= ~(0x1u << 16);
 tmp |= value << 16;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG2.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_STATIC_REG2_JOINT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG2.reg &= ~(0x1u << 16);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_STATIC_REG2_JOINT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG2.reg ^= (0x1u << 16);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_STATIC_REG2_END_SWAP_bf(const void *const hw,
                                                                          hri_prov_dma_ctrl_ch3_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG2.reg |= ((0x3u << 28) & ((mask) << 28));
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg2_reg_t
hri_provdmactrldmactrl_get_CH3_STATIC_REG2_END_SWAP_bf(const void *const hw,
                                                       hri_prov_dma_ctrl_ch3_static_reg2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG2.reg;
 tmp = (tmp & ((0x3u << 28) & ((mask) << 28))) >> 28;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH3_STATIC_REG2_END_SWAP_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_ch3_static_reg2_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG2.reg;
 tmp &= ~(0x3u << 28);
 tmp |= ((0x3u << 28) & ((data) << 28));
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG2.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH3_STATIC_REG2_END_SWAP_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_ch3_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG2.reg &= ~((0x3u << 28) & ((mask) << 28));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH3_STATIC_REG2_END_SWAP_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_ch3_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG2.reg ^= ((0x3u << 28) & ((mask) << 28));
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg2_reg_t
hri_provdmactrldmactrl_read_CH3_STATIC_REG2_END_SWAP_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG2.reg;
 tmp = (tmp & (0x3u << 28)) >> 28;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH3_STATIC_REG2_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch3_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG2.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg2_reg_t
hri_provdmactrldmactrl_get_CH3_STATIC_REG2_reg(const void *const hw, hri_prov_dma_ctrl_ch3_static_reg2_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG2.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_STATIC_REG2_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch3_static_reg2_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG2.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_STATIC_REG2_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch3_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG2.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_STATIC_REG2_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch3_static_reg2_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG2.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg2_reg_t
hri_provdmactrldmactrl_read_CH3_STATIC_REG2_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH3_STATIC_REG2.reg;
}

static inline void
hri_provdmactrldmactrl_set_CH3_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch3_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg |= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg4_reg_t
hri_provdmactrldmactrl_get_CH3_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch3_static_reg4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg;
 tmp = (tmp & ((0x1Fu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH3_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch3_static_reg4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg;
 tmp &= ~(0x1Fu << 0);
 tmp |= ((0x1Fu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH3_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch3_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg &= ~((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH3_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw,
                                                               hri_prov_dma_ctrl_ch3_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg ^= ((0x1Fu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg4_reg_t
hri_provdmactrldmactrl_read_CH3_STATIC_REG4_RD_PERIPH_NUM_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg;
 tmp = (tmp & (0x1Fu << 0)) >> 0;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_set_CH3_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch3_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg |= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg4_reg_t
hri_provdmactrldmactrl_get_CH3_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch3_static_reg4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg;
 tmp = (tmp & ((0x7u << 8) & ((mask) << 8)))
       >> 8;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH3_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch3_static_reg4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg;
 tmp &= ~(0x7u << 8);
 tmp |= ((0x7u << 8) & ((data) << 8));
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH3_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch3_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg &= ~((0x7u << 8) & ((mask) << 8));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH3_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch3_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg ^= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg4_reg_t
hri_provdmactrldmactrl_read_CH3_STATIC_REG4_RD_PERIPH_DELAY_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg;
 tmp = (tmp & (0x7u << 8))
       >> 8;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_set_CH3_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch3_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg |= ((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg4_reg_t
hri_provdmactrldmactrl_get_CH3_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_ch3_static_reg4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg;
 tmp = (tmp & ((0x1Fu << 16) & ((mask) << 16))) >> 16;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH3_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch3_static_reg4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg;
 tmp &= ~(0x1Fu << 16);
 tmp |= ((0x1Fu << 16) & ((data) << 16));
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH3_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch3_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg &= ~((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH3_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw,
                                                               hri_prov_dma_ctrl_ch3_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg ^= ((0x1Fu << 16) & ((mask) << 16));
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg4_reg_t
hri_provdmactrldmactrl_read_CH3_STATIC_REG4_WR_PERIPH_NUM_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg;
 tmp = (tmp & (0x1Fu << 16)) >> 16;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_set_CH3_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch3_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg |= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg4_reg_t
hri_provdmactrldmactrl_get_CH3_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_ch3_static_reg4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg;
 tmp = (tmp & ((0x7u << 24) & ((mask) << 24)))
       >> 24;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH3_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch3_static_reg4_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg;
 tmp &= ~(0x7u << 24);
 tmp |= ((0x7u << 24) & ((data) << 24));
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH3_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch3_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg &= ~((0x7u << 24) & ((mask) << 24));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH3_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw,
                                                                 hri_prov_dma_ctrl_ch3_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg ^= ((0x7u << 24) & ((mask) << 24));
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg4_reg_t
hri_provdmactrldmactrl_read_CH3_STATIC_REG4_WR_PERIPH_DELAY_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg;
 tmp = (tmp & (0x7u << 24))
       >> 24;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CH3_STATIC_REG4_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_ch3_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg4_reg_t
hri_provdmactrldmactrl_get_CH3_STATIC_REG4_reg(const void *const hw, hri_prov_dma_ctrl_ch3_static_reg4_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_STATIC_REG4_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch3_static_reg4_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_STATIC_REG4_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch3_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_STATIC_REG4_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch3_static_reg4_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_static_reg4_reg_t
hri_provdmactrldmactrl_read_CH3_STATIC_REG4_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH3_STATIC_REG4.reg;
}

static inline void hri_provdmactrldmactrl_set_CH3_CH_ENABLE_REG_CH3_CH_ENABLE_REG_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CH_ENABLE_REG.reg |= (0x1u << 0);
 ;
}

static inline 
# 9113 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 9113 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_CH_ENABLE_REG_CH3_CH_ENABLE_REG_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CH_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 0))
       >> 0;
 return (
# 9119 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 9119 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_CH_ENABLE_REG_CH3_CH_ENABLE_REG_bit(const void *const hw,
                                                                                        
# 9123 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                       _Bool 
# 9123 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CH_ENABLE_REG.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CH3_CH_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_CH_ENABLE_REG_CH3_CH_ENABLE_REG_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CH_ENABLE_REG.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_CH_ENABLE_REG_CH3_CH_ENABLE_REG_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CH_ENABLE_REG.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_CH_ENABLE_REG_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch3_ch_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CH_ENABLE_REG.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_ch_enable_reg_reg_t
hri_provdmactrldmactrl_get_CH3_CH_ENABLE_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch3_ch_enable_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CH_ENABLE_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_CH_ENABLE_REG_reg(const void *const hw,
                                                                      hri_prov_dma_ctrl_ch3_ch_enable_reg_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CH_ENABLE_REG.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_CH_ENABLE_REG_reg(const void *const hw,
                                                                      hri_prov_dma_ctrl_ch3_ch_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CH_ENABLE_REG.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_CH_ENABLE_REG_reg(const void *const hw,
                                                                       hri_prov_dma_ctrl_ch3_ch_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_CH_ENABLE_REG.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_ch_enable_reg_reg_t
hri_provdmactrldmactrl_read_CH3_CH_ENABLE_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH3_CH_ENABLE_REG.reg;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_RAWSTAT_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg |= (0x1u << 0);
 ;
}

static inline 
# 9202 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 9202 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_RAWSTAT_REG_CH_END_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 9207 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 9207 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_RAWSTAT_REG_CH_END_bit(const void *const hw, 
# 9210 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                    _Bool 
# 9210 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_RAWSTAT_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_RAWSTAT_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_RAWSTAT_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg |= (0x1u << 1);
 ;
}

static inline 
# 9242 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 9242 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_RAWSTAT_REG_RD_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 9247 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 9247 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_RAWSTAT_REG_RD_SLVERR_bit(const void *const hw, 
# 9250 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                       _Bool 
# 9250 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                            value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_RAWSTAT_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_RAWSTAT_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg ^= (0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_RAWSTAT_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg |= (0x1u << 2);
 ;
}

static inline 
# 9282 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 9282 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_RAWSTAT_REG_WR_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 9287 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 9287 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_RAWSTAT_REG_WR_SLVERR_bit(const void *const hw, 
# 9290 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                       _Bool 
# 9290 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                            value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_RAWSTAT_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_RAWSTAT_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg ^= (0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_RAWSTAT_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg |= (0x1u << 3);
 ;
}

static inline 
# 9322 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 9322 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_RAWSTAT_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 9328 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 9328 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_RAWSTAT_REG_FIFO_OVERFLOW_bit(const void *const hw, 
# 9331 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                           _Bool 
# 9331 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                                value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_RAWSTAT_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_RAWSTAT_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg ^= (0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_RAWSTAT_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg |= (0x1u << 4);
 ;
}

static inline 
# 9363 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 9363 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_RAWSTAT_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 9369 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 9369 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_RAWSTAT_REG_FIFO_UNDERFLOW_bit(const void *const hw, 
# 9372 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                            _Bool 
# 9372 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                                 value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_RAWSTAT_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_RAWSTAT_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg ^= (0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_RAWSTAT_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg |= (0x1u << 5);
 ;
}

static inline 
# 9404 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 9404 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_RAWSTAT_REG_TIMEOUT_RD_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 9409 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 9409 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_RAWSTAT_REG_TIMEOUT_RD_bit(const void *const hw, 
# 9412 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                        _Bool 
# 9412 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                             value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_RAWSTAT_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_RAWSTAT_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg ^= (0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_RAWSTAT_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg |= (0x1u << 6);
 ;
}

static inline 
# 9444 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 9444 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_RAWSTAT_REG_TIMEOUT_WR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 9449 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 9449 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_RAWSTAT_REG_TIMEOUT_WR_bit(const void *const hw, 
# 9452 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                        _Bool 
# 9452 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                             value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_RAWSTAT_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_RAWSTAT_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg ^= (0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_RAWSTAT_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg |= (0x1u << 7);
 ;
}

static inline 
# 9484 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 9484 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_RAWSTAT_REG_WDT_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 9489 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 9489 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_RAWSTAT_REG_WDT_bit(const void *const hw, 
# 9492 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                 _Bool 
# 9492 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                      value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_RAWSTAT_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_RAWSTAT_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg ^= (0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_RAWSTAT_REG_reg(const void *const hw,
                                                                      hri_prov_dma_ctrl_ch3_int_rawstat_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_int_rawstat_reg_reg_t
hri_provdmactrldmactrl_get_CH3_INT_RAWSTAT_REG_reg(const void *const hw,
                                                   hri_prov_dma_ctrl_ch3_int_rawstat_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CH3_INT_RAWSTAT_REG_reg(const void *const hw,
                                                     hri_prov_dma_ctrl_ch3_int_rawstat_reg_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg = data;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CH3_INT_RAWSTAT_REG_reg(const void *const hw,
                                                     hri_prov_dma_ctrl_ch3_int_rawstat_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg &= ~mask;
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CH3_INT_RAWSTAT_REG_reg(const void *const hw,
                                                      hri_prov_dma_ctrl_ch3_int_rawstat_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_int_rawstat_reg_reg_t
hri_provdmactrldmactrl_read_CH3_INT_RAWSTAT_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH3_INT_RAWSTAT_REG.reg;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_CLEAR_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg |= (0x1u << 0);
 ;
}

static inline 
# 9575 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 9575 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_CLEAR_REG_CH_END_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 9580 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 9580 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_CLEAR_REG_CH_END_bit(const void *const hw, 
# 9583 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                  _Bool 
# 9583 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                       value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_CLEAR_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_CLEAR_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_CLEAR_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg |= (0x1u << 1);
 ;
}

static inline 
# 9615 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 9615 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_CLEAR_REG_RD_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 9620 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 9620 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_CLEAR_REG_RD_SLVERR_bit(const void *const hw, 
# 9623 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                     _Bool 
# 9623 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                          value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_CLEAR_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_CLEAR_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg ^= (0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_CLEAR_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg |= (0x1u << 2);
 ;
}

static inline 
# 9655 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 9655 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_CLEAR_REG_WR_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 9660 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 9660 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_CLEAR_REG_WR_SLVERR_bit(const void *const hw, 
# 9663 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                     _Bool 
# 9663 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                          value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_CLEAR_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_CLEAR_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg ^= (0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_CLEAR_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg |= (0x1u << 3);
 ;
}

static inline 
# 9695 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 9695 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_CLEAR_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 9701 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 9701 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_CLEAR_REG_FIFO_OVERFLOW_bit(const void *const hw, 
# 9704 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                         _Bool 
# 9704 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                              value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_CLEAR_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_CLEAR_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg ^= (0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_CLEAR_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg |= (0x1u << 4);
 ;
}

static inline 
# 9736 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 9736 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_CLEAR_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 9742 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 9742 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_CLEAR_REG_FIFO_UNDERFLOW_bit(const void *const hw, 
# 9745 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                          _Bool 
# 9745 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                               value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_CLEAR_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_CLEAR_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg ^= (0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_CLEAR_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg |= (0x1u << 5);
 ;
}

static inline 
# 9777 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 9777 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_CLEAR_REG_TIMEOUT_RD_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 9782 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 9782 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_CLEAR_REG_TIMEOUT_RD_bit(const void *const hw, 
# 9785 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                      _Bool 
# 9785 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_CLEAR_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_CLEAR_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg ^= (0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_CLEAR_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg |= (0x1u << 6);
 ;
}

static inline 
# 9817 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 9817 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_CLEAR_REG_TIMEOUT_WR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 9822 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 9822 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_CLEAR_REG_TIMEOUT_WR_bit(const void *const hw, 
# 9825 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                      _Bool 
# 9825 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_CLEAR_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_CLEAR_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg ^= (0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_CLEAR_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg |= (0x1u << 7);
 ;
}

static inline 
# 9857 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 9857 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_CLEAR_REG_WDT_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 9862 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 9862 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_CLEAR_REG_WDT_bit(const void *const hw, 
# 9865 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                               _Bool 
# 9865 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                    value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_CLEAR_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_CLEAR_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg ^= (0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_CLEAR_REG_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_ch3_int_clear_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_int_clear_reg_reg_t
hri_provdmactrldmactrl_get_CH3_INT_CLEAR_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch3_int_clear_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_CLEAR_REG_reg(const void *const hw,
                                                                      hri_prov_dma_ctrl_ch3_int_clear_reg_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_CLEAR_REG_reg(const void *const hw,
                                                                      hri_prov_dma_ctrl_ch3_int_clear_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_CLEAR_REG_reg(const void *const hw,
                                                                       hri_prov_dma_ctrl_ch3_int_clear_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_int_clear_reg_reg_t
hri_provdmactrldmactrl_read_CH3_INT_CLEAR_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH3_INT_CLEAR_REG.reg;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_ENABLE_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg |= (0x1u << 0);
 ;
}

static inline 
# 9944 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 9944 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_ENABLE_REG_CH_END_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 9949 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 9949 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_ENABLE_REG_CH_END_bit(const void *const hw, 
# 9952 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                   _Bool 
# 9952 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_ENABLE_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_ENABLE_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_ENABLE_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg |= (0x1u << 1);
 ;
}

static inline 
# 9984 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 9984 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_ENABLE_REG_RD_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 9989 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 9989 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_ENABLE_REG_RD_SLVERR_bit(const void *const hw, 
# 9992 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                      _Bool 
# 9992 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_ENABLE_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_ENABLE_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg ^= (0x1u << 1);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_ENABLE_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg |= (0x1u << 2);
 ;
}

static inline 
# 10024 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 10024 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_ENABLE_REG_WR_SLVERR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 10029 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 10029 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_ENABLE_REG_WR_SLVERR_bit(const void *const hw, 
# 10032 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                      _Bool 
# 10032 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_ENABLE_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_ENABLE_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg ^= (0x1u << 2);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_ENABLE_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg |= (0x1u << 3);
 ;
}

static inline 
# 10064 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 10064 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_ENABLE_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 10070 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 10070 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_ENABLE_REG_FIFO_OVERFLOW_bit(const void *const hw, 
# 10073 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                          _Bool 
# 10073 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                               value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_ENABLE_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_ENABLE_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg ^= (0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_ENABLE_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg |= (0x1u << 4);
 ;
}

static inline 
# 10105 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 10105 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_ENABLE_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 4))
       >> 4;
 return (
# 10111 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 10111 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_ENABLE_REG_FIFO_UNDERFLOW_bit(const void *const hw, 
# 10114 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                           _Bool 
# 10114 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                                value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_ENABLE_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_ENABLE_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg ^= (0x1u << 4);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_ENABLE_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg |= (0x1u << 5);
 ;
}

static inline 
# 10146 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 10146 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_ENABLE_REG_TIMEOUT_RD_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 10151 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 10151 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_ENABLE_REG_TIMEOUT_RD_bit(const void *const hw, 
# 10154 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                       _Bool 
# 10154 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                            value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_ENABLE_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_ENABLE_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg ^= (0x1u << 5);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_ENABLE_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg |= (0x1u << 6);
 ;
}

static inline 
# 10186 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 10186 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_ENABLE_REG_TIMEOUT_WR_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 10191 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 10191 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_ENABLE_REG_TIMEOUT_WR_bit(const void *const hw, 
# 10194 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                       _Bool 
# 10194 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                            value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_ENABLE_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_ENABLE_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg ^= (0x1u << 6);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_ENABLE_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg |= (0x1u << 7);
 ;
}

static inline 
# 10226 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 10226 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_ENABLE_REG_WDT_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 10231 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 10231 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_ENABLE_REG_WDT_bit(const void *const hw, 
# 10234 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                _Bool 
# 10234 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                     value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_ENABLE_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_ENABLE_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg ^= (0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_set_CH3_INT_ENABLE_REG_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_ch3_int_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_int_enable_reg_reg_t
hri_provdmactrldmactrl_get_CH3_INT_ENABLE_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch3_int_enable_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CH3_INT_ENABLE_REG_reg(const void *const hw,
                                                                       hri_prov_dma_ctrl_ch3_int_enable_reg_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_ENABLE_REG_reg(const void *const hw,
                                                                       hri_prov_dma_ctrl_ch3_int_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CH3_INT_ENABLE_REG_reg(const void *const hw,
                                                                        hri_prov_dma_ctrl_ch3_int_enable_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_int_enable_reg_reg_t
hri_provdmactrldmactrl_read_CH3_INT_ENABLE_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH3_INT_ENABLE_REG.reg;
}

static inline void hri_provdmactrldmactrl_set_CORE_JOINT_MODE_CORE_JOINT_MODE_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_JOINT_MODE.reg |= (0x1u << 0);
 ;
}

static inline 
# 10313 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 10313 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_JOINT_MODE_CORE_JOINT_MODE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_JOINT_MODE.reg;
 tmp = (tmp & (0x1u << 0))
       >> 0;
 return (
# 10319 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 10319 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CORE_JOINT_MODE_CORE_JOINT_MODE_bit(const void *const hw, 
# 10322 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                         _Bool 
# 10322 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                              value)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CORE_JOINT_MODE.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((ProvDmaCtrl *)hw)->CORE_JOINT_MODE.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CORE_JOINT_MODE_CORE_JOINT_MODE_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_JOINT_MODE.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CORE_JOINT_MODE_CORE_JOINT_MODE_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_JOINT_MODE.reg ^= (0x1u << 0);
 ;
}

static inline void hri_provdmactrldmactrl_set_CORE_JOINT_MODE_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_core_joint_mode_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_JOINT_MODE.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_core_joint_mode_reg_t
hri_provdmactrldmactrl_get_CORE_JOINT_MODE_reg(const void *const hw, hri_prov_dma_ctrl_core_joint_mode_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_JOINT_MODE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CORE_JOINT_MODE_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_core_joint_mode_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_JOINT_MODE.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CORE_JOINT_MODE_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_core_joint_mode_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_JOINT_MODE.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CORE_JOINT_MODE_reg(const void *const hw,
                                                                     hri_prov_dma_ctrl_core_joint_mode_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_JOINT_MODE.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_core_joint_mode_reg_t
hri_provdmactrldmactrl_read_CORE_JOINT_MODE_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CORE_JOINT_MODE.reg;
}

static inline void hri_provdmactrldmactrl_set_CORE_PRIORITY_RD_PRIO_TOP_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg |= (0x1u << 3);
 ;
}

static inline 
# 10401 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 10401 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_PRIORITY_RD_PRIO_TOP_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 10406 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 10406 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CORE_PRIORITY_RD_PRIO_TOP_bit(const void *const hw, 
# 10409 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                   _Bool 
# 10409 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                        value)
{
 uint16_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CORE_PRIORITY_RD_PRIO_TOP_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CORE_PRIORITY_RD_PRIO_TOP_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg ^= (0x1u << 3);
 ;
}

static inline void hri_provdmactrldmactrl_set_CORE_PRIORITY_RD_PRIO_HIGH_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg |= (0x1u << 7);
 ;
}

static inline 
# 10441 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 10441 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_PRIORITY_RD_PRIO_HIGH_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 10446 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 10446 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CORE_PRIORITY_RD_PRIO_HIGH_bit(const void *const hw, 
# 10449 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                    _Bool 
# 10449 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                         value)
{
 uint16_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CORE_PRIORITY_RD_PRIO_HIGH_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CORE_PRIORITY_RD_PRIO_HIGH_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg ^= (0x1u << 7);
 ;
}

static inline void hri_provdmactrldmactrl_set_CORE_PRIORITY_WR_PRIO_TOP_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg |= (0x1u << 11);
 ;
}

static inline 
# 10481 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 10481 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_PRIORITY_WR_PRIO_TOP_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp = (tmp & (0x1u << 11)) >> 11;
 return (
# 10486 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 10486 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CORE_PRIORITY_WR_PRIO_TOP_bit(const void *const hw, 
# 10489 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                   _Bool 
# 10489 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                        value)
{
 uint16_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp &= ~(0x1u << 11);
 tmp |= value << 11;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CORE_PRIORITY_WR_PRIO_TOP_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg &= ~(0x1u << 11);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CORE_PRIORITY_WR_PRIO_TOP_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg ^= (0x1u << 11);
 ;
}

static inline void hri_provdmactrldmactrl_set_CORE_PRIORITY_WR_PRIO_HIGH_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg |= (0x1u << 15);
 ;
}

static inline 
# 10521 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 10521 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_PRIORITY_WR_PRIO_HIGH_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp = (tmp & (0x1u << 15)) >> 15;
 return (
# 10526 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
        _Bool
# 10526 "../hri/hri_prov_dma_ctrl_b11.h"
            )tmp;
}

static inline void hri_provdmactrldmactrl_write_CORE_PRIORITY_WR_PRIO_HIGH_bit(const void *const hw, 
# 10529 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
                                                                                                    _Bool 
# 10529 "../hri/hri_prov_dma_ctrl_b11.h"
                                                                                                         value)
{
 uint16_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp &= ~(0x1u << 15);
 tmp |= value << 15;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CORE_PRIORITY_WR_PRIO_HIGH_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg &= ~(0x1u << 15);
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CORE_PRIORITY_WR_PRIO_HIGH_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg ^= (0x1u << 15);
 ;
}

static inline void
hri_provdmactrldmactrl_set_CORE_PRIORITY_RD_PRIO_TOP_NUM_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_core_priority_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg |= ((0x7u << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_core_priority_reg_t
hri_provdmactrldmactrl_get_CORE_PRIORITY_RD_PRIO_TOP_NUM_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_core_priority_reg_t mask)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp = (tmp & ((0x7u << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CORE_PRIORITY_RD_PRIO_TOP_NUM_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_core_priority_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp &= ~(0x7u << 0);
 tmp |= ((0x7u << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CORE_PRIORITY_RD_PRIO_TOP_NUM_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_core_priority_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg &= ~((0x7u << 0) & ((mask) << 0));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CORE_PRIORITY_RD_PRIO_TOP_NUM_bf(const void *const hw,
                                                               hri_prov_dma_ctrl_core_priority_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg ^= ((0x7u << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_core_priority_reg_t
hri_provdmactrldmactrl_read_CORE_PRIORITY_RD_PRIO_TOP_NUM_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp = (tmp & (0x7u << 0)) >> 0;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_set_CORE_PRIORITY_RD_PRIO_HIGH_NUM_bf(const void *const hw,
                                                             hri_prov_dma_ctrl_core_priority_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg |= ((0x7u << 4) & ((mask) << 4));
 ;
}

static inline hri_prov_dma_ctrl_core_priority_reg_t
hri_provdmactrldmactrl_get_CORE_PRIORITY_RD_PRIO_HIGH_NUM_bf(const void *const hw,
                                                             hri_prov_dma_ctrl_core_priority_reg_t mask)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp = (tmp & ((0x7u << 4) & ((mask) << 4)))
       >> 4;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CORE_PRIORITY_RD_PRIO_HIGH_NUM_bf(const void *const hw,
                                                               hri_prov_dma_ctrl_core_priority_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp &= ~(0x7u << 4);
 tmp |= ((0x7u << 4) & ((data) << 4));
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CORE_PRIORITY_RD_PRIO_HIGH_NUM_bf(const void *const hw,
                                                               hri_prov_dma_ctrl_core_priority_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg &= ~((0x7u << 4) & ((mask) << 4));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CORE_PRIORITY_RD_PRIO_HIGH_NUM_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_core_priority_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg ^= ((0x7u << 4) & ((mask) << 4));
 ;
}

static inline hri_prov_dma_ctrl_core_priority_reg_t
hri_provdmactrldmactrl_read_CORE_PRIORITY_RD_PRIO_HIGH_NUM_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp = (tmp & (0x7u << 4)) >> 4;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_set_CORE_PRIORITY_WR_PRIO_TOP_NUM_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_core_priority_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg |= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_prov_dma_ctrl_core_priority_reg_t
hri_provdmactrldmactrl_get_CORE_PRIORITY_WR_PRIO_TOP_NUM_bf(const void *const hw,
                                                            hri_prov_dma_ctrl_core_priority_reg_t mask)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp = (tmp & ((0x7u << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CORE_PRIORITY_WR_PRIO_TOP_NUM_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_core_priority_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp &= ~(0x7u << 8);
 tmp |= ((0x7u << 8) & ((data) << 8));
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CORE_PRIORITY_WR_PRIO_TOP_NUM_bf(const void *const hw,
                                                              hri_prov_dma_ctrl_core_priority_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg &= ~((0x7u << 8) & ((mask) << 8));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CORE_PRIORITY_WR_PRIO_TOP_NUM_bf(const void *const hw,
                                                               hri_prov_dma_ctrl_core_priority_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg ^= ((0x7u << 8) & ((mask) << 8));
 ;
}

static inline hri_prov_dma_ctrl_core_priority_reg_t
hri_provdmactrldmactrl_read_CORE_PRIORITY_WR_PRIO_TOP_NUM_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp = (tmp & (0x7u << 8)) >> 8;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_set_CORE_PRIORITY_WR_PRIO_HIGH_NUM_bf(const void *const hw,
                                                             hri_prov_dma_ctrl_core_priority_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg |= ((0x7u << 12) & ((mask) << 12));
 ;
}

static inline hri_prov_dma_ctrl_core_priority_reg_t
hri_provdmactrldmactrl_get_CORE_PRIORITY_WR_PRIO_HIGH_NUM_bf(const void *const hw,
                                                             hri_prov_dma_ctrl_core_priority_reg_t mask)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp = (tmp & ((0x7u << 12) & ((mask) << 12)))
       >> 12;
 return tmp;
}

static inline void
hri_provdmactrldmactrl_write_CORE_PRIORITY_WR_PRIO_HIGH_NUM_bf(const void *const hw,
                                                               hri_prov_dma_ctrl_core_priority_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp &= ~(0x7u << 12);
 tmp |= ((0x7u << 12) & ((data) << 12));
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg = tmp;
 ;
}

static inline void
hri_provdmactrldmactrl_clear_CORE_PRIORITY_WR_PRIO_HIGH_NUM_bf(const void *const hw,
                                                               hri_prov_dma_ctrl_core_priority_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg &= ~((0x7u << 12) & ((mask) << 12));
 ;
}

static inline void
hri_provdmactrldmactrl_toggle_CORE_PRIORITY_WR_PRIO_HIGH_NUM_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_core_priority_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg ^= ((0x7u << 12) & ((mask) << 12));
 ;
}

static inline hri_prov_dma_ctrl_core_priority_reg_t
hri_provdmactrldmactrl_read_CORE_PRIORITY_WR_PRIO_HIGH_NUM_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp = (tmp & (0x7u << 12)) >> 12;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CORE_PRIORITY_reg(const void *const hw,
                                                                hri_prov_dma_ctrl_core_priority_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_core_priority_reg_t
hri_provdmactrldmactrl_get_CORE_PRIORITY_reg(const void *const hw, hri_prov_dma_ctrl_core_priority_reg_t mask)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CORE_PRIORITY_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_core_priority_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CORE_PRIORITY_reg(const void *const hw,
                                                                  hri_prov_dma_ctrl_core_priority_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CORE_PRIORITY_reg(const void *const hw,
                                                                   hri_prov_dma_ctrl_core_priority_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_core_priority_reg_t hri_provdmactrldmactrl_read_CORE_PRIORITY_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CORE_PRIORITY.reg;
}

static inline void hri_provdmactrldmactrl_set_CORE_CLKDIV_CORE_CLKDIV_bf(const void *const hw,
                                                                         hri_prov_dma_ctrl_core_clkdiv_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_CLKDIV.reg |= ((0xFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_core_clkdiv_reg_t
hri_provdmactrldmactrl_get_CORE_CLKDIV_CORE_CLKDIV_bf(const void *const hw, hri_prov_dma_ctrl_core_clkdiv_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_CLKDIV.reg;
 tmp = (tmp & ((0xFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CORE_CLKDIV_CORE_CLKDIV_bf(const void *const hw,
                                                                           hri_prov_dma_ctrl_core_clkdiv_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->CORE_CLKDIV.reg;
 tmp &= ~(0xFu << 0);
 tmp |= ((0xFu << 0) & ((data) << 0));
 ((ProvDmaCtrl *)hw)->CORE_CLKDIV.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CORE_CLKDIV_CORE_CLKDIV_bf(const void *const hw,
                                                                           hri_prov_dma_ctrl_core_clkdiv_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_CLKDIV.reg &= ~((0xFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CORE_CLKDIV_CORE_CLKDIV_bf(const void *const hw,
                                                                            hri_prov_dma_ctrl_core_clkdiv_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_CLKDIV.reg ^= ((0xFu << 0) & ((mask) << 0));
 ;
}

static inline hri_prov_dma_ctrl_core_clkdiv_reg_t
hri_provdmactrldmactrl_read_CORE_CLKDIV_CORE_CLKDIV_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_CLKDIV.reg;
 tmp = (tmp & (0xFu << 0)) >> 0;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_CORE_CLKDIV_reg(const void *const hw,
                                                              hri_prov_dma_ctrl_core_clkdiv_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_CLKDIV.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_core_clkdiv_reg_t
hri_provdmactrldmactrl_get_CORE_CLKDIV_reg(const void *const hw, hri_prov_dma_ctrl_core_clkdiv_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_CLKDIV.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_CORE_CLKDIV_reg(const void *const hw,
                                                                hri_prov_dma_ctrl_core_clkdiv_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_CLKDIV.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_CORE_CLKDIV_reg(const void *const hw,
                                                                hri_prov_dma_ctrl_core_clkdiv_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_CLKDIV.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_CORE_CLKDIV_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_core_clkdiv_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CORE_CLKDIV.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_core_clkdiv_reg_t hri_provdmactrldmactrl_read_CORE_CLKDIV_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CORE_CLKDIV.reg;
}

static inline void hri_provdmactrldmactrl_set_PERIPH_RX_CTRL_RX_REQ_bf(const void *const hw,
                                                                       hri_prov_dma_ctrl_periph_rx_ctrl_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->PERIPH_RX_CTRL.reg |= ((0x7FFFFFFFu << 1) & ((mask) << 1));
 ;
}

static inline hri_prov_dma_ctrl_periph_rx_ctrl_reg_t
hri_provdmactrldmactrl_get_PERIPH_RX_CTRL_RX_REQ_bf(const void *const hw, hri_prov_dma_ctrl_periph_rx_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->PERIPH_RX_CTRL.reg;
 tmp = (tmp & ((0x7FFFFFFFu << 1) & ((mask) << 1))) >> 1;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_PERIPH_RX_CTRL_RX_REQ_bf(const void *const hw,
                                                                         hri_prov_dma_ctrl_periph_rx_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->PERIPH_RX_CTRL.reg;
 tmp &= ~(0x7FFFFFFFu << 1);
 tmp |= ((0x7FFFFFFFu << 1) & ((data) << 1));
 ((ProvDmaCtrl *)hw)->PERIPH_RX_CTRL.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_PERIPH_RX_CTRL_RX_REQ_bf(const void *const hw,
                                                                         hri_prov_dma_ctrl_periph_rx_ctrl_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->PERIPH_RX_CTRL.reg &= ~((0x7FFFFFFFu << 1) & ((mask) << 1));
 ;
}

static inline void hri_provdmactrldmactrl_toggle_PERIPH_RX_CTRL_RX_REQ_bf(const void *const hw,
                                                                          hri_prov_dma_ctrl_periph_rx_ctrl_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->PERIPH_RX_CTRL.reg ^= ((0x7FFFFFFFu << 1) & ((mask) << 1));
 ;
}

static inline hri_prov_dma_ctrl_periph_rx_ctrl_reg_t
hri_provdmactrldmactrl_read_PERIPH_RX_CTRL_RX_REQ_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->PERIPH_RX_CTRL.reg;
 tmp = (tmp & (0x7FFFFFFFu << 1)) >> 1;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_PERIPH_RX_CTRL_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_periph_rx_ctrl_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->PERIPH_RX_CTRL.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_periph_rx_ctrl_reg_t
hri_provdmactrldmactrl_get_PERIPH_RX_CTRL_reg(const void *const hw, hri_prov_dma_ctrl_periph_rx_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->PERIPH_RX_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_PERIPH_RX_CTRL_reg(const void *const hw,
                                                                   hri_prov_dma_ctrl_periph_rx_ctrl_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->PERIPH_RX_CTRL.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_PERIPH_RX_CTRL_reg(const void *const hw,
                                                                   hri_prov_dma_ctrl_periph_rx_ctrl_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->PERIPH_RX_CTRL.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_PERIPH_RX_CTRL_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_periph_rx_ctrl_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->PERIPH_RX_CTRL.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_periph_rx_ctrl_reg_t
hri_provdmactrldmactrl_read_PERIPH_RX_CTRL_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->PERIPH_RX_CTRL.reg;
}

static inline void hri_provdmactrldmactrl_set_PERIPH_TX_CTRL_TX_REQ_bf(const void *const hw,
                                                                       hri_prov_dma_ctrl_periph_tx_ctrl_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->PERIPH_TX_CTRL.reg |= ((0x7FFFFFFFu << 1) & ((mask) << 1));
 ;
}

static inline hri_prov_dma_ctrl_periph_tx_ctrl_reg_t
hri_provdmactrldmactrl_get_PERIPH_TX_CTRL_TX_REQ_bf(const void *const hw, hri_prov_dma_ctrl_periph_tx_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->PERIPH_TX_CTRL.reg;
 tmp = (tmp & ((0x7FFFFFFFu << 1) & ((mask) << 1))) >> 1;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_PERIPH_TX_CTRL_TX_REQ_bf(const void *const hw,
                                                                         hri_prov_dma_ctrl_periph_tx_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((ProvDmaCtrl *)hw)->PERIPH_TX_CTRL.reg;
 tmp &= ~(0x7FFFFFFFu << 1);
 tmp |= ((0x7FFFFFFFu << 1) & ((data) << 1));
 ((ProvDmaCtrl *)hw)->PERIPH_TX_CTRL.reg = tmp;
 ;
}

static inline void hri_provdmactrldmactrl_clear_PERIPH_TX_CTRL_TX_REQ_bf(const void *const hw,
                                                                         hri_prov_dma_ctrl_periph_tx_ctrl_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->PERIPH_TX_CTRL.reg &= ~((0x7FFFFFFFu << 1) & ((mask) << 1));
 ;
}

static inline void hri_provdmactrldmactrl_toggle_PERIPH_TX_CTRL_TX_REQ_bf(const void *const hw,
                                                                          hri_prov_dma_ctrl_periph_tx_ctrl_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->PERIPH_TX_CTRL.reg ^= ((0x7FFFFFFFu << 1) & ((mask) << 1));
 ;
}

static inline hri_prov_dma_ctrl_periph_tx_ctrl_reg_t
hri_provdmactrldmactrl_read_PERIPH_TX_CTRL_TX_REQ_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->PERIPH_TX_CTRL.reg;
 tmp = (tmp & (0x7FFFFFFFu << 1)) >> 1;
 return tmp;
}

static inline void hri_provdmactrldmactrl_set_PERIPH_TX_CTRL_reg(const void *const hw,
                                                                 hri_prov_dma_ctrl_periph_tx_ctrl_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->PERIPH_TX_CTRL.reg |= mask;
 ;
}

static inline hri_prov_dma_ctrl_periph_tx_ctrl_reg_t
hri_provdmactrldmactrl_get_PERIPH_TX_CTRL_reg(const void *const hw, hri_prov_dma_ctrl_periph_tx_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->PERIPH_TX_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_write_PERIPH_TX_CTRL_reg(const void *const hw,
                                                                   hri_prov_dma_ctrl_periph_tx_ctrl_reg_t data)
{
 ;
 ((ProvDmaCtrl *)hw)->PERIPH_TX_CTRL.reg = data;
 ;
}

static inline void hri_provdmactrldmactrl_clear_PERIPH_TX_CTRL_reg(const void *const hw,
                                                                   hri_prov_dma_ctrl_periph_tx_ctrl_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->PERIPH_TX_CTRL.reg &= ~mask;
 ;
}

static inline void hri_provdmactrldmactrl_toggle_PERIPH_TX_CTRL_reg(const void *const hw,
                                                                    hri_prov_dma_ctrl_periph_tx_ctrl_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->PERIPH_TX_CTRL.reg ^= mask;
 ;
}

static inline hri_prov_dma_ctrl_periph_tx_ctrl_reg_t
hri_provdmactrldmactrl_read_PERIPH_TX_CTRL_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->PERIPH_TX_CTRL.reg;
}

static inline 
# 11140 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11140 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_RESRICT_REG_RD_ALLOW_FULL_FIFO_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH0_RESRICT_REG.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 11146 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11146 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_RESRICT_REG_WR_ALLOW_FULL_FIFO_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH0_RESRICT_REG.reg & (0x1u << 1))
        >> 1;
}

static inline 
# 11152 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11152 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_RESRICT_REG_ALLOW_FULL_FIFO_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH0_RESRICT_REG.reg & (0x1u << 2))
        >> 2;
}

static inline 
# 11158 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11158 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_RESRICT_REG_ALLOW_FULL_BURST_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH0_RESRICT_REG.reg & (0x1u << 3))
        >> 3;
}

static inline 
# 11164 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11164 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_RESRICT_REG_ALLOW_JOINT_BURST_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH0_RESRICT_REG.reg & (0x1u << 4))
        >> 4;
}

static inline 
# 11170 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11170 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_RESRICT_REG_SIMPLE_MEM_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH0_RESRICT_REG.reg & (0x1u << 8))
        >> 8;
}

static inline hri_prov_dma_ctrl_ch0_resrict_reg_reg_t
hri_provdmactrldmactrl_get_CH0_RESRICT_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch0_resrict_reg_reg_t mask)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_RESRICT_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_ch0_resrict_reg_reg_t
hri_provdmactrldmactrl_read_CH0_RESRICT_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH0_RESRICT_REG.reg;
}

static inline hri_prov_dma_ctrl_ch0_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_get_CH0_FIFO_FULLNESS_REG_RD_GAP_bf(const void *const hw,
                                                           hri_prov_dma_ctrl_ch0_fifo_fullness_reg_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CH0_FIFO_FULLNESS_REG.reg & ((0x1FFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_prov_dma_ctrl_ch0_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_read_CH0_FIFO_FULLNESS_REG_RD_GAP_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH0_FIFO_FULLNESS_REG.reg & (0x1FFFu << 0))
        >> 0;
}

static inline hri_prov_dma_ctrl_ch0_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_get_CH0_FIFO_FULLNESS_REG_WR_FULLNESS_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch0_fifo_fullness_reg_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CH0_FIFO_FULLNESS_REG.reg & ((0x1FFFu << 16) & ((mask) << 16)))
        >> 16;
}

static inline hri_prov_dma_ctrl_ch0_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_read_CH0_FIFO_FULLNESS_REG_WR_FULLNESS_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH0_FIFO_FULLNESS_REG.reg & (0x1FFFu << 16))
        >> 16;
}

static inline hri_prov_dma_ctrl_ch0_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_get_CH0_FIFO_FULLNESS_REG_reg(const void *const hw,
                                                     hri_prov_dma_ctrl_ch0_fifo_fullness_reg_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_FIFO_FULLNESS_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_ch0_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_read_CH0_FIFO_FULLNESS_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH0_FIFO_FULLNESS_REG.reg;
}

static inline 
# 11237 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11237 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_CH_ACTIVE_REG_CH_RD_ACTIVE_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH0_CH_ACTIVE_REG.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 11243 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11243 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_CH_ACTIVE_REG_CH_WR_ACTIVE_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH0_CH_ACTIVE_REG.reg & (0x1u << 1))
        >> 1;
}

static inline hri_prov_dma_ctrl_ch0_ch_active_reg_reg_t
hri_provdmactrldmactrl_get_CH0_CH_ACTIVE_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch0_ch_active_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_CH_ACTIVE_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_ch0_ch_active_reg_reg_t
hri_provdmactrldmactrl_read_CH0_CH_ACTIVE_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH0_CH_ACTIVE_REG.reg;
}

static inline hri_prov_dma_ctrl_ch0_count_reg_reg_t
hri_provdmactrldmactrl_get_CH0_COUNT_REG_BUFF_COUNT_bf(const void *const hw, hri_prov_dma_ctrl_ch0_count_reg_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CH0_COUNT_REG.reg & ((0xFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_prov_dma_ctrl_ch0_count_reg_reg_t
hri_provdmactrldmactrl_read_CH0_COUNT_REG_BUFF_COUNT_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH0_COUNT_REG.reg & (0xFFFu << 0))
        >> 0;
}

static inline hri_prov_dma_ctrl_ch0_count_reg_reg_t
hri_provdmactrldmactrl_get_CH0_COUNT_REG_INT_COUNT_bf(const void *const hw, hri_prov_dma_ctrl_ch0_count_reg_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CH0_COUNT_REG.reg & ((0xFu << 16) & ((mask) << 16)))
        >> 16;
}

static inline hri_prov_dma_ctrl_ch0_count_reg_reg_t
hri_provdmactrldmactrl_read_CH0_COUNT_REG_INT_COUNT_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH0_COUNT_REG.reg & (0xFu << 16))
        >> 16;
}

static inline hri_prov_dma_ctrl_ch0_count_reg_reg_t
hri_provdmactrldmactrl_get_CH0_COUNT_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch0_count_reg_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_COUNT_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_ch0_count_reg_reg_t hri_provdmactrldmactrl_read_CH0_COUNT_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH0_COUNT_REG.reg;
}

static inline 
# 11306 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11306 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_RESRICT_REG_RD_ALLOW_FULL_FIFO_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH1_RESRICT_REG.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 11312 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11312 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_RESRICT_REG_WR_ALLOW_FULL_FIFO_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH1_RESRICT_REG.reg & (0x1u << 1))
        >> 1;
}

static inline 
# 11318 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11318 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_RESRICT_REG_ALLOW_FULL_FIFO_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH1_RESRICT_REG.reg & (0x1u << 2))
        >> 2;
}

static inline 
# 11324 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11324 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_RESRICT_REG_ALLOW_FULL_BURST_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH1_RESRICT_REG.reg & (0x1u << 3))
        >> 3;
}

static inline 
# 11330 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11330 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_RESRICT_REG_ALLOW_JOINT_BURST_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH1_RESRICT_REG.reg & (0x1u << 4))
        >> 4;
}

static inline 
# 11336 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11336 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_RESRICT_REG_SIMPLE_MEM_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH1_RESRICT_REG.reg & (0x1u << 8))
        >> 8;
}

static inline hri_prov_dma_ctrl_ch1_resrict_reg_reg_t
hri_provdmactrldmactrl_get_CH1_RESRICT_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch1_resrict_reg_reg_t mask)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_RESRICT_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_ch1_resrict_reg_reg_t
hri_provdmactrldmactrl_read_CH1_RESRICT_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH1_RESRICT_REG.reg;
}

static inline hri_prov_dma_ctrl_ch1_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_get_CH1_FIFO_FULLNESS_REG_RD_GAP_bf(const void *const hw,
                                                           hri_prov_dma_ctrl_ch1_fifo_fullness_reg_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CH1_FIFO_FULLNESS_REG.reg & ((0x1FFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_prov_dma_ctrl_ch1_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_read_CH1_FIFO_FULLNESS_REG_RD_GAP_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH1_FIFO_FULLNESS_REG.reg & (0x1FFFu << 0))
        >> 0;
}

static inline hri_prov_dma_ctrl_ch1_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_get_CH1_FIFO_FULLNESS_REG_WR_FULLNESS_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch1_fifo_fullness_reg_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CH1_FIFO_FULLNESS_REG.reg & ((0x1FFFu << 16) & ((mask) << 16)))
        >> 16;
}

static inline hri_prov_dma_ctrl_ch1_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_read_CH1_FIFO_FULLNESS_REG_WR_FULLNESS_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH1_FIFO_FULLNESS_REG.reg & (0x1FFFu << 16))
        >> 16;
}

static inline hri_prov_dma_ctrl_ch1_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_get_CH1_FIFO_FULLNESS_REG_reg(const void *const hw,
                                                     hri_prov_dma_ctrl_ch1_fifo_fullness_reg_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_FIFO_FULLNESS_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_ch1_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_read_CH1_FIFO_FULLNESS_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH1_FIFO_FULLNESS_REG.reg;
}

static inline 
# 11403 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11403 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_CH_ACTIVE_REG_CH_RD_ACTIVE_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH1_CH_ACTIVE_REG.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 11409 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11409 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_CH_ACTIVE_REG_CH_WR_ACTIVE_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH1_CH_ACTIVE_REG.reg & (0x1u << 1))
        >> 1;
}

static inline hri_prov_dma_ctrl_ch1_ch_active_reg_reg_t
hri_provdmactrldmactrl_get_CH1_CH_ACTIVE_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch1_ch_active_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_CH_ACTIVE_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_ch1_ch_active_reg_reg_t
hri_provdmactrldmactrl_read_CH1_CH_ACTIVE_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH1_CH_ACTIVE_REG.reg;
}

static inline hri_prov_dma_ctrl_ch1_count_reg_reg_t
hri_provdmactrldmactrl_get_CH1_COUNT_REG_BUFF_COUNT_bf(const void *const hw, hri_prov_dma_ctrl_ch1_count_reg_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CH1_COUNT_REG.reg & ((0xFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_prov_dma_ctrl_ch1_count_reg_reg_t
hri_provdmactrldmactrl_read_CH1_COUNT_REG_BUFF_COUNT_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH1_COUNT_REG.reg & (0xFFFu << 0))
        >> 0;
}

static inline hri_prov_dma_ctrl_ch1_count_reg_reg_t
hri_provdmactrldmactrl_get_CH1_COUNT_REG_INT_COUNT_bf(const void *const hw, hri_prov_dma_ctrl_ch1_count_reg_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CH1_COUNT_REG.reg & ((0xFu << 16) & ((mask) << 16)))
        >> 16;
}

static inline hri_prov_dma_ctrl_ch1_count_reg_reg_t
hri_provdmactrldmactrl_read_CH1_COUNT_REG_INT_COUNT_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH1_COUNT_REG.reg & (0xFu << 16))
        >> 16;
}

static inline hri_prov_dma_ctrl_ch1_count_reg_reg_t
hri_provdmactrldmactrl_get_CH1_COUNT_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch1_count_reg_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_COUNT_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_ch1_count_reg_reg_t hri_provdmactrldmactrl_read_CH1_COUNT_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH1_COUNT_REG.reg;
}

static inline 
# 11472 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11472 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_RESRICT_REG_RD_ALLOW_FULL_FIFO_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH2_RESRICT_REG.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 11478 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11478 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_RESRICT_REG_WR_ALLOW_FULL_FIFO_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH2_RESRICT_REG.reg & (0x1u << 1))
        >> 1;
}

static inline 
# 11484 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11484 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_RESRICT_REG_ALLOW_FULL_FIFO_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH2_RESRICT_REG.reg & (0x1u << 2))
        >> 2;
}

static inline 
# 11490 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11490 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_RESRICT_REG_ALLOW_FULL_BURST_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH2_RESRICT_REG.reg & (0x1u << 3))
        >> 3;
}

static inline 
# 11496 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11496 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_RESRICT_REG_ALLOW_JOINT_BURST_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH2_RESRICT_REG.reg & (0x1u << 4))
        >> 4;
}

static inline 
# 11502 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11502 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_RESRICT_REG_SIMPLE_MEM_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH2_RESRICT_REG.reg & (0x1u << 8))
        >> 8;
}

static inline hri_prov_dma_ctrl_ch2_resrict_reg_reg_t
hri_provdmactrldmactrl_get_CH2_RESRICT_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch2_resrict_reg_reg_t mask)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_RESRICT_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_ch2_resrict_reg_reg_t
hri_provdmactrldmactrl_read_CH2_RESRICT_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH2_RESRICT_REG.reg;
}

static inline hri_prov_dma_ctrl_ch2_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_get_CH2_FIFO_FULLNESS_REG_RD_GAP_bf(const void *const hw,
                                                           hri_prov_dma_ctrl_ch2_fifo_fullness_reg_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CH2_FIFO_FULLNESS_REG.reg & ((0x1FFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_prov_dma_ctrl_ch2_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_read_CH2_FIFO_FULLNESS_REG_RD_GAP_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH2_FIFO_FULLNESS_REG.reg & (0x1FFFu << 0))
        >> 0;
}

static inline hri_prov_dma_ctrl_ch2_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_get_CH2_FIFO_FULLNESS_REG_WR_FULLNESS_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch2_fifo_fullness_reg_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CH2_FIFO_FULLNESS_REG.reg & ((0x1FFFu << 16) & ((mask) << 16)))
        >> 16;
}

static inline hri_prov_dma_ctrl_ch2_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_read_CH2_FIFO_FULLNESS_REG_WR_FULLNESS_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH2_FIFO_FULLNESS_REG.reg & (0x1FFFu << 16))
        >> 16;
}

static inline hri_prov_dma_ctrl_ch2_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_get_CH2_FIFO_FULLNESS_REG_reg(const void *const hw,
                                                     hri_prov_dma_ctrl_ch2_fifo_fullness_reg_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_FIFO_FULLNESS_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_ch2_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_read_CH2_FIFO_FULLNESS_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH2_FIFO_FULLNESS_REG.reg;
}

static inline 
# 11569 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11569 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_CH_ACTIVE_REG_CH_RD_ACTIVE_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH2_CH_ACTIVE_REG.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 11575 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11575 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_CH_ACTIVE_REG_CH_WR_ACTIVE_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH2_CH_ACTIVE_REG.reg & (0x1u << 1))
        >> 1;
}

static inline hri_prov_dma_ctrl_ch2_ch_active_reg_reg_t
hri_provdmactrldmactrl_get_CH2_CH_ACTIVE_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch2_ch_active_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_CH_ACTIVE_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_ch2_ch_active_reg_reg_t
hri_provdmactrldmactrl_read_CH2_CH_ACTIVE_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH2_CH_ACTIVE_REG.reg;
}

static inline hri_prov_dma_ctrl_ch2_count_reg_reg_t
hri_provdmactrldmactrl_get_CH2_COUNT_REG_BUFF_COUNT_bf(const void *const hw, hri_prov_dma_ctrl_ch2_count_reg_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CH2_COUNT_REG.reg & ((0xFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_prov_dma_ctrl_ch2_count_reg_reg_t
hri_provdmactrldmactrl_read_CH2_COUNT_REG_BUFF_COUNT_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH2_COUNT_REG.reg & (0xFFFu << 0))
        >> 0;
}

static inline hri_prov_dma_ctrl_ch2_count_reg_reg_t
hri_provdmactrldmactrl_get_CH2_COUNT_REG_INT_COUNT_bf(const void *const hw, hri_prov_dma_ctrl_ch2_count_reg_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CH2_COUNT_REG.reg & ((0xFu << 16) & ((mask) << 16)))
        >> 16;
}

static inline hri_prov_dma_ctrl_ch2_count_reg_reg_t
hri_provdmactrldmactrl_read_CH2_COUNT_REG_INT_COUNT_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH2_COUNT_REG.reg & (0xFu << 16))
        >> 16;
}

static inline hri_prov_dma_ctrl_ch2_count_reg_reg_t
hri_provdmactrldmactrl_get_CH2_COUNT_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch2_count_reg_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_COUNT_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_ch2_count_reg_reg_t hri_provdmactrldmactrl_read_CH2_COUNT_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH2_COUNT_REG.reg;
}

static inline 
# 11638 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11638 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_RESRICT_REG_RD_ALLOW_FULL_FIFO_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH3_RESRICT_REG.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 11644 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11644 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_RESRICT_REG_WR_ALLOW_FULL_FIFO_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH3_RESRICT_REG.reg & (0x1u << 1))
        >> 1;
}

static inline 
# 11650 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11650 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_RESRICT_REG_ALLOW_FULL_FIFO_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH3_RESRICT_REG.reg & (0x1u << 2))
        >> 2;
}

static inline 
# 11656 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11656 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_RESRICT_REG_ALLOW_FULL_BURST_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH3_RESRICT_REG.reg & (0x1u << 3))
        >> 3;
}

static inline 
# 11662 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11662 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_RESRICT_REG_ALLOW_JOINT_BURST_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH3_RESRICT_REG.reg & (0x1u << 4))
        >> 4;
}

static inline 
# 11668 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11668 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_RESRICT_REG_SIMPLE_MEM_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH3_RESRICT_REG.reg & (0x1u << 8))
        >> 8;
}

static inline hri_prov_dma_ctrl_ch3_resrict_reg_reg_t
hri_provdmactrldmactrl_get_CH3_RESRICT_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch3_resrict_reg_reg_t mask)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_RESRICT_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_ch3_resrict_reg_reg_t
hri_provdmactrldmactrl_read_CH3_RESRICT_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH3_RESRICT_REG.reg;
}

static inline hri_prov_dma_ctrl_ch3_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_get_CH3_FIFO_FULLNESS_REG_RD_GAP_bf(const void *const hw,
                                                           hri_prov_dma_ctrl_ch3_fifo_fullness_reg_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CH3_FIFO_FULLNESS_REG.reg & ((0x1FFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_prov_dma_ctrl_ch3_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_read_CH3_FIFO_FULLNESS_REG_RD_GAP_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH3_FIFO_FULLNESS_REG.reg & (0x1FFFu << 0))
        >> 0;
}

static inline hri_prov_dma_ctrl_ch3_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_get_CH3_FIFO_FULLNESS_REG_WR_FULLNESS_bf(const void *const hw,
                                                                hri_prov_dma_ctrl_ch3_fifo_fullness_reg_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CH3_FIFO_FULLNESS_REG.reg & ((0x1FFFu << 16) & ((mask) << 16)))
        >> 16;
}

static inline hri_prov_dma_ctrl_ch3_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_read_CH3_FIFO_FULLNESS_REG_WR_FULLNESS_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH3_FIFO_FULLNESS_REG.reg & (0x1FFFu << 16))
        >> 16;
}

static inline hri_prov_dma_ctrl_ch3_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_get_CH3_FIFO_FULLNESS_REG_reg(const void *const hw,
                                                     hri_prov_dma_ctrl_ch3_fifo_fullness_reg_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_FIFO_FULLNESS_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_ch3_fifo_fullness_reg_reg_t
hri_provdmactrldmactrl_read_CH3_FIFO_FULLNESS_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH3_FIFO_FULLNESS_REG.reg;
}

static inline 
# 11735 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11735 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_CH_ACTIVE_REG_CH_RD_ACTIVE_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH3_CH_ACTIVE_REG.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 11741 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11741 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_CH_ACTIVE_REG_CH_WR_ACTIVE_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH3_CH_ACTIVE_REG.reg & (0x1u << 1))
        >> 1;
}

static inline hri_prov_dma_ctrl_ch3_ch_active_reg_reg_t
hri_provdmactrldmactrl_get_CH3_CH_ACTIVE_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch3_ch_active_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_CH_ACTIVE_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_ch3_ch_active_reg_reg_t
hri_provdmactrldmactrl_read_CH3_CH_ACTIVE_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH3_CH_ACTIVE_REG.reg;
}

static inline hri_prov_dma_ctrl_ch3_count_reg_reg_t
hri_provdmactrldmactrl_get_CH3_COUNT_REG_BUFF_COUNT_bf(const void *const hw, hri_prov_dma_ctrl_ch3_count_reg_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CH3_COUNT_REG.reg & ((0xFFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_prov_dma_ctrl_ch3_count_reg_reg_t
hri_provdmactrldmactrl_read_CH3_COUNT_REG_BUFF_COUNT_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH3_COUNT_REG.reg & (0xFFFu << 0))
        >> 0;
}

static inline hri_prov_dma_ctrl_ch3_count_reg_reg_t
hri_provdmactrldmactrl_get_CH3_COUNT_REG_INT_COUNT_bf(const void *const hw, hri_prov_dma_ctrl_ch3_count_reg_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CH3_COUNT_REG.reg & ((0xFu << 16) & ((mask) << 16)))
        >> 16;
}

static inline hri_prov_dma_ctrl_ch3_count_reg_reg_t
hri_provdmactrldmactrl_read_CH3_COUNT_REG_INT_COUNT_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH3_COUNT_REG.reg & (0xFu << 16))
        >> 16;
}

static inline hri_prov_dma_ctrl_ch3_count_reg_reg_t
hri_provdmactrldmactrl_get_CH3_COUNT_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch3_count_reg_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_COUNT_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_ch3_count_reg_reg_t hri_provdmactrldmactrl_read_CH3_COUNT_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH3_COUNT_REG.reg;
}

static inline 
# 11804 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11804 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_INT_STATUS_CHANNEL_0_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_INT_STATUS.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 11810 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11810 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_INT_STATUS_CHANNEL_1_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_INT_STATUS.reg & (0x1u << 1))
        >> 1;
}

static inline 
# 11816 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11816 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_INT_STATUS_CHANNEL_2_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_INT_STATUS.reg & (0x1u << 2))
        >> 2;
}

static inline 
# 11822 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11822 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_INT_STATUS_CHANNEL_3_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_INT_STATUS.reg & (0x1u << 3))
        >> 3;
}

static inline hri_prov_dma_ctrl_core_int_status_reg_t
hri_provdmactrldmactrl_get_CORE_INT_STATUS_reg(const void *const hw, hri_prov_dma_ctrl_core_int_status_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_INT_STATUS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_core_int_status_reg_t
hri_provdmactrldmactrl_read_CORE_INT_STATUS_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CORE_INT_STATUS.reg;
}

static inline 
# 11843 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11843 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_IDLE_CORE_IDLE_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_IDLE.reg & (0x1u << 0))
        >> 0;
}

static inline hri_prov_dma_ctrl_core_idle_reg_t
hri_provdmactrldmactrl_get_CORE_IDLE_reg(const void *const hw, hri_prov_dma_ctrl_core_idle_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_IDLE.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_core_idle_reg_t hri_provdmactrldmactrl_read_CORE_IDLE_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CORE_IDLE.reg;
}

static inline 
# 11863 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11863 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_USER_DEF_STATUS_DUAL_CORE_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->USER_DEF_STATUS.reg & (0x1u << 5))
        >> 5;
}

static inline 
# 11869 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11869 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_USER_DEF_STATUS_IC_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->USER_DEF_STATUS.reg & (0x1u << 6))
        >> 6;
}

static inline 
# 11875 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11875 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_USER_DEF_STATUS_IC_DUAL_PORT_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->USER_DEF_STATUS.reg & (0x1u << 7))
        >> 7;
}

static inline 
# 11881 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11881 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_USER_DEF_STATUS_CLKGATE_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->USER_DEF_STATUS.reg & (0x1u << 8))
        >> 8;
}

static inline 
# 11887 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11887 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_USER_DEF_STATUS_PORT0_MUX_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->USER_DEF_STATUS.reg & (0x1u << 9))
        >> 9;
}

static inline 
# 11893 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11893 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_USER_DEF_STATUS_PORT1_MUX_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->USER_DEF_STATUS.reg & (0x1u << 10))
        >> 10;
}

static inline 
# 11899 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11899 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_USER_DEF_STATUS_PROJ_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->USER_DEF_STATUS.reg & (0x1u << 31))
        >> 31;
}

static inline hri_prov_dma_ctrl_user_def_status_reg_t
hri_provdmactrldmactrl_get_USER_DEF_STATUS_INT_NUM_bf(const void *const hw,
                                                      hri_prov_dma_ctrl_user_def_status_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->USER_DEF_STATUS.reg & ((0xFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_prov_dma_ctrl_user_def_status_reg_t
hri_provdmactrldmactrl_read_USER_DEF_STATUS_INT_NUM_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->USER_DEF_STATUS.reg & (0xFu << 0))
        >> 0;
}

static inline hri_prov_dma_ctrl_user_def_status_reg_t
hri_provdmactrldmactrl_get_USER_DEF_STATUS_reg(const void *const hw, hri_prov_dma_ctrl_user_def_status_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->USER_DEF_STATUS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_user_def_status_reg_t
hri_provdmactrldmactrl_read_USER_DEF_STATUS_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->USER_DEF_STATUS.reg;
}

static inline 
# 11935 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 11935 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_DEF_STATUS0_AHB_BUS_32_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS0.reg & (0x1u << 22))
        >> 22;
}

static inline hri_prov_dma_ctrl_core_def_status0_reg_t
hri_provdmactrldmactrl_get_CORE_DEF_STATUS0_CH_NUM_bf(const void *const hw,
                                                      hri_prov_dma_ctrl_core_def_status0_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS0.reg & ((0xFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_prov_dma_ctrl_core_def_status0_reg_t
hri_provdmactrldmactrl_read_CORE_DEF_STATUS0_CH_NUM_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS0.reg & (0xFu << 0))
        >> 0;
}

static inline hri_prov_dma_ctrl_core_def_status0_reg_t
hri_provdmactrldmactrl_get_CORE_DEF_STATUS0_FIFO_SIZE_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_core_def_status0_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS0.reg & ((0xFu << 4) & ((mask) << 4)))
        >> 4;
}

static inline hri_prov_dma_ctrl_core_def_status0_reg_t
hri_provdmactrldmactrl_read_CORE_DEF_STATUS0_FIFO_SIZE_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS0.reg & (0xFu << 4))
        >> 4;
}

static inline hri_prov_dma_ctrl_core_def_status0_reg_t
hri_provdmactrldmactrl_get_CORE_DEF_STATUS0_WCMD_DEPTH_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_core_def_status0_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS0.reg & ((0xFu << 8) & ((mask) << 8)))
        >> 8;
}

static inline hri_prov_dma_ctrl_core_def_status0_reg_t
hri_provdmactrldmactrl_read_CORE_DEF_STATUS0_WCMD_DEPTH_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS0.reg & (0xFu << 8))
        >> 8;
}

static inline hri_prov_dma_ctrl_core_def_status0_reg_t
hri_provdmactrldmactrl_get_CORE_DEF_STATUS0_RCMD_DEPTH_bf(const void *const hw,
                                                          hri_prov_dma_ctrl_core_def_status0_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS0.reg & ((0xFu << 12) & ((mask) << 12)))
        >> 12;
}

static inline hri_prov_dma_ctrl_core_def_status0_reg_t
hri_provdmactrldmactrl_read_CORE_DEF_STATUS0_RCMD_DEPTH_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS0.reg & (0xFu << 12))
        >> 12;
}

static inline hri_prov_dma_ctrl_core_def_status0_reg_t
hri_provdmactrldmactrl_get_CORE_DEF_STATUS0_ADDR_BITS_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_core_def_status0_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS0.reg & ((0x3Fu << 16) & ((mask) << 16)))
        >> 16;
}

static inline hri_prov_dma_ctrl_core_def_status0_reg_t
hri_provdmactrldmactrl_read_CORE_DEF_STATUS0_ADDR_BITS_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS0.reg & (0x3Fu << 16))
        >> 16;
}

static inline hri_prov_dma_ctrl_core_def_status0_reg_t
hri_provdmactrldmactrl_get_CORE_DEF_STATUS0_BUFF_BITS_bf(const void *const hw,
                                                         hri_prov_dma_ctrl_core_def_status0_reg_t mask)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS0.reg & ((0x1Fu << 24) & ((mask) << 24)))
        >> 24;
}

static inline hri_prov_dma_ctrl_core_def_status0_reg_t
hri_provdmactrldmactrl_read_CORE_DEF_STATUS0_BUFF_BITS_bf(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS0.reg & (0x1Fu << 24))
        >> 24;
}

static inline hri_prov_dma_ctrl_core_def_status0_reg_t
hri_provdmactrldmactrl_get_CORE_DEF_STATUS0_reg(const void *const hw, hri_prov_dma_ctrl_core_def_status0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_DEF_STATUS0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_core_def_status0_reg_t
hri_provdmactrldmactrl_read_CORE_DEF_STATUS0_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CORE_DEF_STATUS0.reg;
}

static inline 
# 12046 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12046 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_DEF_STATUS1_WDT_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS1.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 12052 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12052 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_DEF_STATUS1_AHB_TIMEOUT_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS1.reg & (0x1u << 1))
        >> 1;
}

static inline 
# 12058 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12058 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_DEF_STATUS1_TOKENS_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS1.reg & (0x1u << 2))
        >> 2;
}

static inline 
# 12064 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12064 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_DEF_STATUS1_PRIO_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS1.reg & (0x1u << 3))
        >> 3;
}

static inline 
# 12070 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12070 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_DEF_STATUS1_OUTS_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS1.reg & (0x1u << 4))
        >> 4;
}

static inline 
# 12076 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12076 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_DEF_STATUS1_WAIT_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS1.reg & (0x1u << 5))
        >> 5;
}

static inline 
# 12082 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12082 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_DEF_STATUS1_BLOCK_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS1.reg & (0x1u << 6))
        >> 6;
}

static inline 
# 12088 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12088 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_DEF_STATUS1_JOINT_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS1.reg & (0x1u << 7))
        >> 7;
}

static inline 
# 12094 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12094 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_DEF_STATUS1_INDEPENDENT_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS1.reg & (0x1u << 8))
        >> 8;
}

static inline 
# 12100 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12100 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_DEF_STATUS1_PERIPH_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS1.reg & (0x1u << 9))
        >> 9;
}

static inline 
# 12106 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12106 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_DEF_STATUS1_LISTS_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS1.reg & (0x1u << 10))
        >> 10;
}

static inline 
# 12112 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12112 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_DEF_STATUS1_END_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS1.reg & (0x1u << 11))
        >> 11;
}

static inline 
# 12118 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12118 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CORE_DEF_STATUS1_CLKDIV_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CORE_DEF_STATUS1.reg & (0x1u << 12))
        >> 12;
}

static inline hri_prov_dma_ctrl_core_def_status1_reg_t
hri_provdmactrldmactrl_get_CORE_DEF_STATUS1_reg(const void *const hw, hri_prov_dma_ctrl_core_def_status1_reg_t mask)
{
 uint16_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CORE_DEF_STATUS1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_prov_dma_ctrl_core_def_status1_reg_t
hri_provdmactrldmactrl_read_CORE_DEF_STATUS1_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CORE_DEF_STATUS1.reg;
}

static inline 
# 12139 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12139 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_STATUS_REG_CH_END_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH0_INT_STATUS_REG.reg & (0x1u << 0))
        >> 0;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_STATUS_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_STATUS_REG.reg = (0x1u << 0);
 ;
}

static inline 
# 12152 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12152 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_STATUS_REG_RD_SLVERR_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH0_INT_STATUS_REG.reg & (0x1u << 1))
        >> 1;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_STATUS_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_STATUS_REG.reg = (0x1u << 1);
 ;
}

static inline 
# 12165 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12165 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_STATUS_REG_WR_SLVERR_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH0_INT_STATUS_REG.reg & (0x1u << 2))
        >> 2;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_STATUS_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_STATUS_REG.reg = (0x1u << 2);
 ;
}

static inline 
# 12178 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12178 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_STATUS_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH0_INT_STATUS_REG.reg & (0x1u << 3))
        >> 3;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_STATUS_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_STATUS_REG.reg = (0x1u << 3);
 ;
}

static inline 
# 12191 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12191 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_STATUS_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH0_INT_STATUS_REG.reg & (0x1u << 4))
        >> 4;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_STATUS_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_STATUS_REG.reg = (0x1u << 4);
 ;
}

static inline 
# 12204 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12204 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_STATUS_REG_TIMEOUT_RD_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH0_INT_STATUS_REG.reg & (0x1u << 5))
        >> 5;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_STATUS_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_STATUS_REG.reg = (0x1u << 5);
 ;
}

static inline 
# 12217 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12217 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_STATUS_REG_TIMEOUT_WR_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH0_INT_STATUS_REG.reg & (0x1u << 6))
        >> 6;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_STATUS_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_STATUS_REG.reg = (0x1u << 6);
 ;
}

static inline 
# 12230 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12230 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH0_INT_STATUS_REG_WDT_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH0_INT_STATUS_REG.reg & (0x1u << 7))
        >> 7;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_STATUS_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_STATUS_REG.reg = (0x1u << 7);
 ;
}

static inline hri_prov_dma_ctrl_ch0_int_status_reg_reg_t
hri_provdmactrldmactrl_get_CH0_INT_STATUS_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch0_int_status_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH0_INT_STATUS_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_clear_CH0_INT_STATUS_REG_reg(const void *const hw,
                                                                       hri_prov_dma_ctrl_ch0_int_status_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH0_INT_STATUS_REG.reg = mask;
 ;
}

static inline hri_prov_dma_ctrl_ch0_int_status_reg_reg_t
hri_provdmactrldmactrl_read_CH0_INT_STATUS_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH0_INT_STATUS_REG.reg;
}

static inline 
# 12266 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12266 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_STATUS_REG_CH_END_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH1_INT_STATUS_REG.reg & (0x1u << 0))
        >> 0;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_STATUS_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_STATUS_REG.reg = (0x1u << 0);
 ;
}

static inline 
# 12279 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12279 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_STATUS_REG_RD_SLVERR_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH1_INT_STATUS_REG.reg & (0x1u << 1))
        >> 1;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_STATUS_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_STATUS_REG.reg = (0x1u << 1);
 ;
}

static inline 
# 12292 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12292 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_STATUS_REG_WR_SLVERR_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH1_INT_STATUS_REG.reg & (0x1u << 2))
        >> 2;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_STATUS_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_STATUS_REG.reg = (0x1u << 2);
 ;
}

static inline 
# 12305 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12305 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_STATUS_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH1_INT_STATUS_REG.reg & (0x1u << 3))
        >> 3;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_STATUS_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_STATUS_REG.reg = (0x1u << 3);
 ;
}

static inline 
# 12318 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12318 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_STATUS_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH1_INT_STATUS_REG.reg & (0x1u << 4))
        >> 4;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_STATUS_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_STATUS_REG.reg = (0x1u << 4);
 ;
}

static inline 
# 12331 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12331 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_STATUS_REG_TIMEOUT_RD_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH1_INT_STATUS_REG.reg & (0x1u << 5))
        >> 5;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_STATUS_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_STATUS_REG.reg = (0x1u << 5);
 ;
}

static inline 
# 12344 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12344 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_STATUS_REG_TIMEOUT_WR_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH1_INT_STATUS_REG.reg & (0x1u << 6))
        >> 6;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_STATUS_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_STATUS_REG.reg = (0x1u << 6);
 ;
}

static inline 
# 12357 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12357 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH1_INT_STATUS_REG_WDT_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH1_INT_STATUS_REG.reg & (0x1u << 7))
        >> 7;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_STATUS_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_STATUS_REG.reg = (0x1u << 7);
 ;
}

static inline hri_prov_dma_ctrl_ch1_int_status_reg_reg_t
hri_provdmactrldmactrl_get_CH1_INT_STATUS_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch1_int_status_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH1_INT_STATUS_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_clear_CH1_INT_STATUS_REG_reg(const void *const hw,
                                                                       hri_prov_dma_ctrl_ch1_int_status_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH1_INT_STATUS_REG.reg = mask;
 ;
}

static inline hri_prov_dma_ctrl_ch1_int_status_reg_reg_t
hri_provdmactrldmactrl_read_CH1_INT_STATUS_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH1_INT_STATUS_REG.reg;
}

static inline 
# 12393 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12393 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_STATUS_REG_CH_END_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH2_INT_STATUS_REG.reg & (0x1u << 0))
        >> 0;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_STATUS_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_STATUS_REG.reg = (0x1u << 0);
 ;
}

static inline 
# 12406 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12406 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_STATUS_REG_RD_SLVERR_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH2_INT_STATUS_REG.reg & (0x1u << 1))
        >> 1;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_STATUS_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_STATUS_REG.reg = (0x1u << 1);
 ;
}

static inline 
# 12419 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12419 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_STATUS_REG_WR_SLVERR_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH2_INT_STATUS_REG.reg & (0x1u << 2))
        >> 2;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_STATUS_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_STATUS_REG.reg = (0x1u << 2);
 ;
}

static inline 
# 12432 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12432 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_STATUS_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH2_INT_STATUS_REG.reg & (0x1u << 3))
        >> 3;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_STATUS_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_STATUS_REG.reg = (0x1u << 3);
 ;
}

static inline 
# 12445 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12445 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_STATUS_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH2_INT_STATUS_REG.reg & (0x1u << 4))
        >> 4;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_STATUS_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_STATUS_REG.reg = (0x1u << 4);
 ;
}

static inline 
# 12458 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12458 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_STATUS_REG_TIMEOUT_RD_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH2_INT_STATUS_REG.reg & (0x1u << 5))
        >> 5;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_STATUS_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_STATUS_REG.reg = (0x1u << 5);
 ;
}

static inline 
# 12471 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12471 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_STATUS_REG_TIMEOUT_WR_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH2_INT_STATUS_REG.reg & (0x1u << 6))
        >> 6;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_STATUS_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_STATUS_REG.reg = (0x1u << 6);
 ;
}

static inline 
# 12484 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12484 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH2_INT_STATUS_REG_WDT_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH2_INT_STATUS_REG.reg & (0x1u << 7))
        >> 7;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_STATUS_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_STATUS_REG.reg = (0x1u << 7);
 ;
}

static inline hri_prov_dma_ctrl_ch2_int_status_reg_reg_t
hri_provdmactrldmactrl_get_CH2_INT_STATUS_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch2_int_status_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH2_INT_STATUS_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_clear_CH2_INT_STATUS_REG_reg(const void *const hw,
                                                                       hri_prov_dma_ctrl_ch2_int_status_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH2_INT_STATUS_REG.reg = mask;
 ;
}

static inline hri_prov_dma_ctrl_ch2_int_status_reg_reg_t
hri_provdmactrldmactrl_read_CH2_INT_STATUS_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH2_INT_STATUS_REG.reg;
}

static inline 
# 12520 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12520 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_STATUS_REG_CH_END_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH3_INT_STATUS_REG.reg & (0x1u << 0))
        >> 0;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_STATUS_REG_CH_END_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_STATUS_REG.reg = (0x1u << 0);
 ;
}

static inline 
# 12533 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12533 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_STATUS_REG_RD_SLVERR_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH3_INT_STATUS_REG.reg & (0x1u << 1))
        >> 1;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_STATUS_REG_RD_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_STATUS_REG.reg = (0x1u << 1);
 ;
}

static inline 
# 12546 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12546 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_STATUS_REG_WR_SLVERR_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH3_INT_STATUS_REG.reg & (0x1u << 2))
        >> 2;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_STATUS_REG_WR_SLVERR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_STATUS_REG.reg = (0x1u << 2);
 ;
}

static inline 
# 12559 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12559 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_STATUS_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH3_INT_STATUS_REG.reg & (0x1u << 3))
        >> 3;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_STATUS_REG_FIFO_OVERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_STATUS_REG.reg = (0x1u << 3);
 ;
}

static inline 
# 12572 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12572 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_STATUS_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH3_INT_STATUS_REG.reg & (0x1u << 4))
        >> 4;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_STATUS_REG_FIFO_UNDERFLOW_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_STATUS_REG.reg = (0x1u << 4);
 ;
}

static inline 
# 12585 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12585 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_STATUS_REG_TIMEOUT_RD_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH3_INT_STATUS_REG.reg & (0x1u << 5))
        >> 5;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_STATUS_REG_TIMEOUT_RD_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_STATUS_REG.reg = (0x1u << 5);
 ;
}

static inline 
# 12598 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12598 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_STATUS_REG_TIMEOUT_WR_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH3_INT_STATUS_REG.reg & (0x1u << 6))
        >> 6;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_STATUS_REG_TIMEOUT_WR_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_STATUS_REG.reg = (0x1u << 6);
 ;
}

static inline 
# 12611 "../hri/hri_prov_dma_ctrl_b11.h" 3 4
             _Bool 
# 12611 "../hri/hri_prov_dma_ctrl_b11.h"
                  hri_provdmactrldmactrl_get_CH3_INT_STATUS_REG_WDT_bit(const void *const hw)
{
 return (((ProvDmaCtrl *)hw)->CH3_INT_STATUS_REG.reg & (0x1u << 7))
        >> 7;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_STATUS_REG_WDT_bit(const void *const hw)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_STATUS_REG.reg = (0x1u << 7);
 ;
}

static inline hri_prov_dma_ctrl_ch3_int_status_reg_reg_t
hri_provdmactrldmactrl_get_CH3_INT_STATUS_REG_reg(const void *const hw, hri_prov_dma_ctrl_ch3_int_status_reg_reg_t mask)
{
 uint8_t tmp;
 tmp = ((ProvDmaCtrl *)hw)->CH3_INT_STATUS_REG.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_provdmactrldmactrl_clear_CH3_INT_STATUS_REG_reg(const void *const hw,
                                                                       hri_prov_dma_ctrl_ch3_int_status_reg_reg_t mask)
{
 ;
 ((ProvDmaCtrl *)hw)->CH3_INT_STATUS_REG.reg = mask;
 ;
}

static inline hri_prov_dma_ctrl_ch3_int_status_reg_reg_t
hri_provdmactrldmactrl_read_CH3_INT_STATUS_REG_reg(const void *const hw)
{
 return ((ProvDmaCtrl *)hw)->CH3_INT_STATUS_REG.reg;
}
# 61 "../hri/hri_b11.h" 2
# 1 "../hri/hri_spi_b11.h" 1
# 45 "../hri/hri_spi_b11.h"
#define _HRI_SPI_B11_H_INCLUDED_ 
# 58 "../hri/hri_spi_b11.h"
#define SPI_CRITICAL_SECTION_ENTER() 
#define SPI_CRITICAL_SECTION_LEAVE() 


typedef uint16_t hri_spi_clk_divider_reg_t;
typedef uint8_t hri_spi_bus_status_reg_t;
typedef uint8_t hri_spi_clock_source_select_reg_t;
typedef uint8_t hri_spi_configuration_reg_t;
typedef uint8_t hri_spi_fault_enable_reg_t;
typedef uint8_t hri_spi_master_mode_reg_t;
typedef uint8_t hri_spi_module_enable_reg_t;
typedef uint8_t hri_spi_receive_data_reg_t;
typedef uint8_t hri_spi_receive_status_reg_t;
typedef uint8_t hri_spi_rx_interrupt_mask_reg_t;
typedef uint8_t hri_spi_transmit_data_reg_t;
typedef uint8_t hri_spi_transmit_status_reg_t;
typedef uint8_t hri_spi_tx_interrupt_mask_reg_t;

static inline void hri_spi_write_TRANSMIT_DATA_reg(const void *const hw, hri_spi_transmit_data_reg_t data)
{
 ;
 ((Spi *)hw)->TRANSMIT_DATA.reg = data;
 ;
}

static inline void hri_spi_set_CLOCK_SOURCE_SELECT_CLOCK_bf(const void *const hw,
                                                            hri_spi_clock_source_select_reg_t mask)
{
 ;
 ((Spi *)hw)->CLOCK_SOURCE_SELECT.reg |= ((0x3u << 0) & ((mask) << 0));
 ;
}

static inline hri_spi_clock_source_select_reg_t
hri_spi_get_CLOCK_SOURCE_SELECT_CLOCK_bf(const void *const hw, hri_spi_clock_source_select_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->CLOCK_SOURCE_SELECT.reg;
 tmp = (tmp & ((0x3u << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_spi_write_CLOCK_SOURCE_SELECT_CLOCK_bf(const void *const hw,
                                                              hri_spi_clock_source_select_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->CLOCK_SOURCE_SELECT.reg;
 tmp &= ~(0x3u << 0);
 tmp |= ((0x3u << 0) & ((data) << 0));
 ((Spi *)hw)->CLOCK_SOURCE_SELECT.reg = tmp;
 ;
}

static inline void hri_spi_clear_CLOCK_SOURCE_SELECT_CLOCK_bf(const void *const hw,
                                                              hri_spi_clock_source_select_reg_t mask)
{
 ;
 ((Spi *)hw)->CLOCK_SOURCE_SELECT.reg &= ~((0x3u << 0) & ((mask) << 0));
 ;
}

static inline void hri_spi_toggle_CLOCK_SOURCE_SELECT_CLOCK_bf(const void *const hw,
                                                               hri_spi_clock_source_select_reg_t mask)
{
 ;
 ((Spi *)hw)->CLOCK_SOURCE_SELECT.reg ^= ((0x3u << 0) & ((mask) << 0));
 ;
}

static inline hri_spi_clock_source_select_reg_t hri_spi_read_CLOCK_SOURCE_SELECT_CLOCK_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->CLOCK_SOURCE_SELECT.reg;
 tmp = (tmp & (0x3u << 0)) >> 0;
 return tmp;
}

static inline void hri_spi_set_CLOCK_SOURCE_SELECT_reg(const void *const hw, hri_spi_clock_source_select_reg_t mask)
{
 ;
 ((Spi *)hw)->CLOCK_SOURCE_SELECT.reg |= mask;
 ;
}

static inline hri_spi_clock_source_select_reg_t
hri_spi_get_CLOCK_SOURCE_SELECT_reg(const void *const hw, hri_spi_clock_source_select_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->CLOCK_SOURCE_SELECT.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_spi_write_CLOCK_SOURCE_SELECT_reg(const void *const hw, hri_spi_clock_source_select_reg_t data)
{
 ;
 ((Spi *)hw)->CLOCK_SOURCE_SELECT.reg = data;
 ;
}

static inline void hri_spi_clear_CLOCK_SOURCE_SELECT_reg(const void *const hw, hri_spi_clock_source_select_reg_t mask)
{
 ;
 ((Spi *)hw)->CLOCK_SOURCE_SELECT.reg &= ~mask;
 ;
}

static inline void hri_spi_toggle_CLOCK_SOURCE_SELECT_reg(const void *const hw, hri_spi_clock_source_select_reg_t mask)
{
 ;
 ((Spi *)hw)->CLOCK_SOURCE_SELECT.reg ^= mask;
 ;
}

static inline hri_spi_clock_source_select_reg_t hri_spi_read_CLOCK_SOURCE_SELECT_reg(const void *const hw)
{
 return ((Spi *)hw)->CLOCK_SOURCE_SELECT.reg;
}

static inline void hri_spi_set_CLK_DIVIDER_SPI_DIVIDE_RATIO_bf(const void *const hw, hri_spi_clk_divider_reg_t mask)
{
 ;
 ((Spi *)hw)->SPI_CLK_DIVIDER.reg |= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_spi_clk_divider_reg_t hri_spi_get_CLK_DIVIDER_SPI_DIVIDE_RATIO_bf(const void *const hw,
                                                                                    hri_spi_clk_divider_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Spi *)hw)->SPI_CLK_DIVIDER.reg;
 tmp = (tmp & ((0xFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_spi_write_CLK_DIVIDER_SPI_DIVIDE_RATIO_bf(const void *const hw, hri_spi_clk_divider_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((Spi *)hw)->SPI_CLK_DIVIDER.reg;
 tmp &= ~(0xFFFFu << 0);
 tmp |= ((0xFFFFu << 0) & ((data) << 0));
 ((Spi *)hw)->SPI_CLK_DIVIDER.reg = tmp;
 ;
}

static inline void hri_spi_clear_CLK_DIVIDER_SPI_DIVIDE_RATIO_bf(const void *const hw, hri_spi_clk_divider_reg_t mask)
{
 ;
 ((Spi *)hw)->SPI_CLK_DIVIDER.reg &= ~((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_spi_toggle_CLK_DIVIDER_SPI_DIVIDE_RATIO_bf(const void *const hw, hri_spi_clk_divider_reg_t mask)
{
 ;
 ((Spi *)hw)->SPI_CLK_DIVIDER.reg ^= ((0xFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_spi_clk_divider_reg_t hri_spi_read_CLK_DIVIDER_SPI_DIVIDE_RATIO_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((Spi *)hw)->SPI_CLK_DIVIDER.reg;
 tmp = (tmp & (0xFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_spi_set_CLK_DIVIDER_reg(const void *const hw, hri_spi_clk_divider_reg_t mask)
{
 ;
 ((Spi *)hw)->SPI_CLK_DIVIDER.reg |= mask;
 ;
}

static inline hri_spi_clk_divider_reg_t hri_spi_get_CLK_DIVIDER_reg(const void *const hw,
                                                                    hri_spi_clk_divider_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Spi *)hw)->SPI_CLK_DIVIDER.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_spi_write_CLK_DIVIDER_reg(const void *const hw, hri_spi_clk_divider_reg_t data)
{
 ;
 ((Spi *)hw)->SPI_CLK_DIVIDER.reg = data;
 ;
}

static inline void hri_spi_clear_CLK_DIVIDER_reg(const void *const hw, hri_spi_clk_divider_reg_t mask)
{
 ;
 ((Spi *)hw)->SPI_CLK_DIVIDER.reg &= ~mask;
 ;
}

static inline void hri_spi_toggle_CLK_DIVIDER_reg(const void *const hw, hri_spi_clk_divider_reg_t mask)
{
 ;
 ((Spi *)hw)->SPI_CLK_DIVIDER.reg ^= mask;
 ;
}

static inline hri_spi_clk_divider_reg_t hri_spi_read_CLK_DIVIDER_reg(const void *const hw)
{
 return ((Spi *)hw)->SPI_CLK_DIVIDER.reg;
}

static inline void hri_spi_set_MODULE_ENABLE_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_MODULE_ENABLE.reg |= (0x1u << 0);
 ;
}

static inline 
# 276 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 276 "../hri/hri_spi_b11.h"
                  hri_spi_get_MODULE_ENABLE_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->SPI_MODULE_ENABLE.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 281 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 281 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_MODULE_ENABLE_ENABLE_bit(const void *const hw, 
# 284 "../hri/hri_spi_b11.h" 3 4
                                                                               _Bool 
# 284 "../hri/hri_spi_b11.h"
                                                                                    value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->SPI_MODULE_ENABLE.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((Spi *)hw)->SPI_MODULE_ENABLE.reg = tmp;
 ;
}

static inline void hri_spi_clear_MODULE_ENABLE_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_MODULE_ENABLE.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_spi_toggle_MODULE_ENABLE_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_MODULE_ENABLE.reg ^= (0x1u << 0);
 ;
}

static inline void hri_spi_set_MODULE_ENABLE_reg(const void *const hw, hri_spi_module_enable_reg_t mask)
{
 ;
 ((Spi *)hw)->SPI_MODULE_ENABLE.reg |= mask;
 ;
}

static inline hri_spi_module_enable_reg_t hri_spi_get_MODULE_ENABLE_reg(const void *const hw,
                                                                        hri_spi_module_enable_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->SPI_MODULE_ENABLE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_spi_write_MODULE_ENABLE_reg(const void *const hw, hri_spi_module_enable_reg_t data)
{
 ;
 ((Spi *)hw)->SPI_MODULE_ENABLE.reg = data;
 ;
}

static inline void hri_spi_clear_MODULE_ENABLE_reg(const void *const hw, hri_spi_module_enable_reg_t mask)
{
 ;
 ((Spi *)hw)->SPI_MODULE_ENABLE.reg &= ~mask;
 ;
}

static inline void hri_spi_toggle_MODULE_ENABLE_reg(const void *const hw, hri_spi_module_enable_reg_t mask)
{
 ;
 ((Spi *)hw)->SPI_MODULE_ENABLE.reg ^= mask;
 ;
}

static inline hri_spi_module_enable_reg_t hri_spi_read_MODULE_ENABLE_reg(const void *const hw)
{
 return ((Spi *)hw)->SPI_MODULE_ENABLE.reg;
}

static inline void hri_spi_set_MASTER_MODE_MASTER_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_MASTER_MODE.reg |= (0x1u << 0);
 ;
}

static inline 
# 358 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 358 "../hri/hri_spi_b11.h"
                  hri_spi_get_MASTER_MODE_MASTER_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->SPI_MASTER_MODE.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 363 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 363 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_MASTER_MODE_MASTER_ENABLE_bit(const void *const hw, 
# 366 "../hri/hri_spi_b11.h" 3 4
                                                                                    _Bool 
# 366 "../hri/hri_spi_b11.h"
                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->SPI_MASTER_MODE.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((Spi *)hw)->SPI_MASTER_MODE.reg = tmp;
 ;
}

static inline void hri_spi_clear_MASTER_MODE_MASTER_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_MASTER_MODE.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_spi_toggle_MASTER_MODE_MASTER_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_MASTER_MODE.reg ^= (0x1u << 0);
 ;
}

static inline void hri_spi_set_MASTER_MODE_reg(const void *const hw, hri_spi_master_mode_reg_t mask)
{
 ;
 ((Spi *)hw)->SPI_MASTER_MODE.reg |= mask;
 ;
}

static inline hri_spi_master_mode_reg_t hri_spi_get_MASTER_MODE_reg(const void *const hw,
                                                                    hri_spi_master_mode_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->SPI_MASTER_MODE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_spi_write_MASTER_MODE_reg(const void *const hw, hri_spi_master_mode_reg_t data)
{
 ;
 ((Spi *)hw)->SPI_MASTER_MODE.reg = data;
 ;
}

static inline void hri_spi_clear_MASTER_MODE_reg(const void *const hw, hri_spi_master_mode_reg_t mask)
{
 ;
 ((Spi *)hw)->SPI_MASTER_MODE.reg &= ~mask;
 ;
}

static inline void hri_spi_toggle_MASTER_MODE_reg(const void *const hw, hri_spi_master_mode_reg_t mask)
{
 ;
 ((Spi *)hw)->SPI_MASTER_MODE.reg ^= mask;
 ;
}

static inline hri_spi_master_mode_reg_t hri_spi_read_MASTER_MODE_reg(const void *const hw)
{
 return ((Spi *)hw)->SPI_MASTER_MODE.reg;
}

static inline void hri_spi_set_FAULT_ENABLE_FAULT_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_FAULT_ENABLE.reg |= (0x1u << 0);
 ;
}

static inline 
# 440 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 440 "../hri/hri_spi_b11.h"
                  hri_spi_get_FAULT_ENABLE_FAULT_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->SPI_FAULT_ENABLE.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 445 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 445 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_FAULT_ENABLE_FAULT_ENABLE_bit(const void *const hw, 
# 448 "../hri/hri_spi_b11.h" 3 4
                                                                                    _Bool 
# 448 "../hri/hri_spi_b11.h"
                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->SPI_FAULT_ENABLE.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((Spi *)hw)->SPI_FAULT_ENABLE.reg = tmp;
 ;
}

static inline void hri_spi_clear_FAULT_ENABLE_FAULT_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_FAULT_ENABLE.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_spi_toggle_FAULT_ENABLE_FAULT_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_FAULT_ENABLE.reg ^= (0x1u << 0);
 ;
}

static inline void hri_spi_set_FAULT_ENABLE_reg(const void *const hw, hri_spi_fault_enable_reg_t mask)
{
 ;
 ((Spi *)hw)->SPI_FAULT_ENABLE.reg |= mask;
 ;
}

static inline hri_spi_fault_enable_reg_t hri_spi_get_FAULT_ENABLE_reg(const void *const hw,
                                                                      hri_spi_fault_enable_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->SPI_FAULT_ENABLE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_spi_write_FAULT_ENABLE_reg(const void *const hw, hri_spi_fault_enable_reg_t data)
{
 ;
 ((Spi *)hw)->SPI_FAULT_ENABLE.reg = data;
 ;
}

static inline void hri_spi_clear_FAULT_ENABLE_reg(const void *const hw, hri_spi_fault_enable_reg_t mask)
{
 ;
 ((Spi *)hw)->SPI_FAULT_ENABLE.reg &= ~mask;
 ;
}

static inline void hri_spi_toggle_FAULT_ENABLE_reg(const void *const hw, hri_spi_fault_enable_reg_t mask)
{
 ;
 ((Spi *)hw)->SPI_FAULT_ENABLE.reg ^= mask;
 ;
}

static inline hri_spi_fault_enable_reg_t hri_spi_read_FAULT_ENABLE_reg(const void *const hw)
{
 return ((Spi *)hw)->SPI_FAULT_ENABLE.reg;
}

static inline void hri_spi_set_CONFIGURATION_SCK_POLARITY_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg |= (0x1u << 0);
 ;
}

static inline 
# 522 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 522 "../hri/hri_spi_b11.h"
                  hri_spi_get_CONFIGURATION_SCK_POLARITY_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->SPI_CONFIGURATION.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 527 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 527 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_CONFIGURATION_SCK_POLARITY_bit(const void *const hw, 
# 530 "../hri/hri_spi_b11.h" 3 4
                                                                                     _Bool 
# 530 "../hri/hri_spi_b11.h"
                                                                                          value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->SPI_CONFIGURATION.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((Spi *)hw)->SPI_CONFIGURATION.reg = tmp;
 ;
}

static inline void hri_spi_clear_CONFIGURATION_SCK_POLARITY_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_spi_toggle_CONFIGURATION_SCK_POLARITY_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg ^= (0x1u << 0);
 ;
}

static inline void hri_spi_set_CONFIGURATION_SCK_PHASE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg |= (0x1u << 1);
 ;
}

static inline 
# 562 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 562 "../hri/hri_spi_b11.h"
                  hri_spi_get_CONFIGURATION_SCK_PHASE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->SPI_CONFIGURATION.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 567 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 567 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_CONFIGURATION_SCK_PHASE_bit(const void *const hw, 
# 570 "../hri/hri_spi_b11.h" 3 4
                                                                                  _Bool 
# 570 "../hri/hri_spi_b11.h"
                                                                                       value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->SPI_CONFIGURATION.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((Spi *)hw)->SPI_CONFIGURATION.reg = tmp;
 ;
}

static inline void hri_spi_clear_CONFIGURATION_SCK_PHASE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_spi_toggle_CONFIGURATION_SCK_PHASE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg ^= (0x1u << 1);
 ;
}

static inline void hri_spi_set_CONFIGURATION_LSB_FIRST_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg |= (0x1u << 2);
 ;
}

static inline 
# 602 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 602 "../hri/hri_spi_b11.h"
                  hri_spi_get_CONFIGURATION_LSB_FIRST_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->SPI_CONFIGURATION.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 607 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 607 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_CONFIGURATION_LSB_FIRST_ENABLE_bit(const void *const hw, 
# 610 "../hri/hri_spi_b11.h" 3 4
                                                                                         _Bool 
# 610 "../hri/hri_spi_b11.h"
                                                                                              value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->SPI_CONFIGURATION.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((Spi *)hw)->SPI_CONFIGURATION.reg = tmp;
 ;
}

static inline void hri_spi_clear_CONFIGURATION_LSB_FIRST_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_spi_toggle_CONFIGURATION_LSB_FIRST_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg ^= (0x1u << 2);
 ;
}

static inline void hri_spi_set_CONFIGURATION_BIDIRECTIONAL_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg |= (0x1u << 3);
 ;
}

static inline 
# 642 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 642 "../hri/hri_spi_b11.h"
                  hri_spi_get_CONFIGURATION_BIDIRECTIONAL_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->SPI_CONFIGURATION.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 647 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 647 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_CONFIGURATION_BIDIRECTIONAL_ENABLE_bit(const void *const hw, 
# 650 "../hri/hri_spi_b11.h" 3 4
                                                                                             _Bool 
# 650 "../hri/hri_spi_b11.h"
                                                                                                  value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->SPI_CONFIGURATION.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((Spi *)hw)->SPI_CONFIGURATION.reg = tmp;
 ;
}

static inline void hri_spi_clear_CONFIGURATION_BIDIRECTIONAL_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_spi_toggle_CONFIGURATION_BIDIRECTIONAL_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg ^= (0x1u << 3);
 ;
}

static inline void hri_spi_set_CONFIGURATION_OUTPUT_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg |= (0x1u << 4);
 ;
}

static inline 
# 682 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 682 "../hri/hri_spi_b11.h"
                  hri_spi_get_CONFIGURATION_OUTPUT_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->SPI_CONFIGURATION.reg;
 tmp = (tmp & (0x1u << 4)) >> 4;
 return (
# 687 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 687 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_CONFIGURATION_OUTPUT_ENABLE_bit(const void *const hw, 
# 690 "../hri/hri_spi_b11.h" 3 4
                                                                                      _Bool 
# 690 "../hri/hri_spi_b11.h"
                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->SPI_CONFIGURATION.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((Spi *)hw)->SPI_CONFIGURATION.reg = tmp;
 ;
}

static inline void hri_spi_clear_CONFIGURATION_OUTPUT_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_spi_toggle_CONFIGURATION_OUTPUT_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg ^= (0x1u << 4);
 ;
}

static inline void hri_spi_set_CONFIGURATION_SSN_SHIFT_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg |= (0x1u << 5);
 ;
}

static inline 
# 722 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 722 "../hri/hri_spi_b11.h"
                  hri_spi_get_CONFIGURATION_SSN_SHIFT_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->SPI_CONFIGURATION.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 727 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 727 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_CONFIGURATION_SSN_SHIFT_ENABLE_bit(const void *const hw, 
# 730 "../hri/hri_spi_b11.h" 3 4
                                                                                         _Bool 
# 730 "../hri/hri_spi_b11.h"
                                                                                              value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->SPI_CONFIGURATION.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((Spi *)hw)->SPI_CONFIGURATION.reg = tmp;
 ;
}

static inline void hri_spi_clear_CONFIGURATION_SSN_SHIFT_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_spi_toggle_CONFIGURATION_SSN_SHIFT_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg ^= (0x1u << 5);
 ;
}

static inline void hri_spi_set_CONFIGURATION_SSN_SYNC_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg |= (0x1u << 6);
 ;
}

static inline 
# 762 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 762 "../hri/hri_spi_b11.h"
                  hri_spi_get_CONFIGURATION_SSN_SYNC_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->SPI_CONFIGURATION.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 767 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 767 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_CONFIGURATION_SSN_SYNC_ENABLE_bit(const void *const hw, 
# 770 "../hri/hri_spi_b11.h" 3 4
                                                                                        _Bool 
# 770 "../hri/hri_spi_b11.h"
                                                                                             value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->SPI_CONFIGURATION.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((Spi *)hw)->SPI_CONFIGURATION.reg = tmp;
 ;
}

static inline void hri_spi_clear_CONFIGURATION_SSN_SYNC_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_spi_toggle_CONFIGURATION_SSN_SYNC_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg ^= (0x1u << 6);
 ;
}

static inline void hri_spi_set_CONFIGURATION_RX_DONE_SYNC_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg |= (0x1u << 7);
 ;
}

static inline 
# 802 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 802 "../hri/hri_spi_b11.h"
                  hri_spi_get_CONFIGURATION_RX_DONE_SYNC_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->SPI_CONFIGURATION.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 807 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 807 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_CONFIGURATION_RX_DONE_SYNC_ENABLE_bit(const void *const hw, 
# 810 "../hri/hri_spi_b11.h" 3 4
                                                                                            _Bool 
# 810 "../hri/hri_spi_b11.h"
                                                                                                 value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->SPI_CONFIGURATION.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((Spi *)hw)->SPI_CONFIGURATION.reg = tmp;
 ;
}

static inline void hri_spi_clear_CONFIGURATION_RX_DONE_SYNC_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_spi_toggle_CONFIGURATION_RX_DONE_SYNC_ENABLE_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg ^= (0x1u << 7);
 ;
}

static inline void hri_spi_set_CONFIGURATION_reg(const void *const hw, hri_spi_configuration_reg_t mask)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg |= mask;
 ;
}

static inline hri_spi_configuration_reg_t hri_spi_get_CONFIGURATION_reg(const void *const hw,
                                                                        hri_spi_configuration_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->SPI_CONFIGURATION.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_spi_write_CONFIGURATION_reg(const void *const hw, hri_spi_configuration_reg_t data)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg = data;
 ;
}

static inline void hri_spi_clear_CONFIGURATION_reg(const void *const hw, hri_spi_configuration_reg_t mask)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg &= ~mask;
 ;
}

static inline void hri_spi_toggle_CONFIGURATION_reg(const void *const hw, hri_spi_configuration_reg_t mask)
{
 ;
 ((Spi *)hw)->SPI_CONFIGURATION.reg ^= mask;
 ;
}

static inline hri_spi_configuration_reg_t hri_spi_read_CONFIGURATION_reg(const void *const hw)
{
 return ((Spi *)hw)->SPI_CONFIGURATION.reg;
}

static inline void hri_spi_set_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg |= (0x1u << 0);
 ;
}

static inline 
# 884 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 884 "../hri/hri_spi_b11.h"
                  hri_spi_get_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->TX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 889 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 889 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_bit(const void *const hw, 
# 892 "../hri/hri_spi_b11.h" 3 4
                                                                                                  _Bool 
# 892 "../hri/hri_spi_b11.h"
                                                                                                       value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->TX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_spi_clear_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_spi_toggle_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg ^= (0x1u << 0);
 ;
}

static inline void hri_spi_set_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg |= (0x1u << 1);
 ;
}

static inline 
# 924 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 924 "../hri/hri_spi_b11.h"
                  hri_spi_get_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->TX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 930 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 930 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_bit(const void *const hw, 
# 933 "../hri/hri_spi_b11.h" 3 4
                                                                                                    _Bool 
# 933 "../hri/hri_spi_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->TX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_spi_clear_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_spi_toggle_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg ^= (0x1u << 1);
 ;
}

static inline void hri_spi_set_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg |= (0x1u << 2);
 ;
}

static inline 
# 965 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 965 "../hri/hri_spi_b11.h"
                  hri_spi_get_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->TX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 970 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 970 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_bit(const void *const hw, 
# 973 "../hri/hri_spi_b11.h" 3 4
                                                                                                   _Bool 
# 973 "../hri/hri_spi_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->TX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_spi_clear_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_spi_toggle_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg ^= (0x1u << 2);
 ;
}

static inline void hri_spi_set_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg |= (0x1u << 3);
 ;
}

static inline 
# 1005 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 1005 "../hri/hri_spi_b11.h"
                  hri_spi_get_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->TX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 1011 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 1011 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_bit(const void *const hw, 
# 1014 "../hri/hri_spi_b11.h" 3 4
                                                                                                    _Bool 
# 1014 "../hri/hri_spi_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->TX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_spi_clear_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_spi_toggle_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg ^= (0x1u << 3);
 ;
}

static inline void hri_spi_set_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg |= (0x1u << 4);
 ;
}

static inline 
# 1046 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 1046 "../hri/hri_spi_b11.h"
                  hri_spi_get_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->TX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 4)) >> 4;
 return (
# 1051 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 1051 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_bit(const void *const hw, 
# 1054 "../hri/hri_spi_b11.h" 3 4
                                                                                               _Bool 
# 1054 "../hri/hri_spi_b11.h"
                                                                                                    value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->TX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_spi_clear_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_spi_toggle_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg ^= (0x1u << 4);
 ;
}

static inline void hri_spi_set_TX_INTERRUPT_MASK_reg(const void *const hw, hri_spi_tx_interrupt_mask_reg_t mask)
{
 ;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg |= mask;
 ;
}

static inline hri_spi_tx_interrupt_mask_reg_t hri_spi_get_TX_INTERRUPT_MASK_reg(const void *const hw,
                                                                                hri_spi_tx_interrupt_mask_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->TX_INTERRUPT_MASK.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_spi_write_TX_INTERRUPT_MASK_reg(const void *const hw, hri_spi_tx_interrupt_mask_reg_t data)
{
 ;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg = data;
 ;
}

static inline void hri_spi_clear_TX_INTERRUPT_MASK_reg(const void *const hw, hri_spi_tx_interrupt_mask_reg_t mask)
{
 ;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg &= ~mask;
 ;
}

static inline void hri_spi_toggle_TX_INTERRUPT_MASK_reg(const void *const hw, hri_spi_tx_interrupt_mask_reg_t mask)
{
 ;
 ((Spi *)hw)->TX_INTERRUPT_MASK.reg ^= mask;
 ;
}

static inline hri_spi_tx_interrupt_mask_reg_t hri_spi_read_TX_INTERRUPT_MASK_reg(const void *const hw)
{
 return ((Spi *)hw)->TX_INTERRUPT_MASK.reg;
}

static inline void hri_spi_set_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg |= (0x1u << 0);
 ;
}

static inline 
# 1128 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 1128 "../hri/hri_spi_b11.h"
                  hri_spi_get_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->RX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 1133 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 1133 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_bit(const void *const hw, 
# 1136 "../hri/hri_spi_b11.h" 3 4
                                                                                                   _Bool 
# 1136 "../hri/hri_spi_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_spi_clear_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_spi_toggle_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg ^= (0x1u << 0);
 ;
}

static inline void hri_spi_set_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg |= (0x1u << 1);
 ;
}

static inline 
# 1168 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 1168 "../hri/hri_spi_b11.h"
                  hri_spi_get_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->RX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 1173 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 1173 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_bit(const void *const hw, 
# 1176 "../hri/hri_spi_b11.h" 3 4
                                                                                                   _Bool 
# 1176 "../hri/hri_spi_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_spi_clear_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_spi_toggle_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg ^= (0x1u << 1);
 ;
}

static inline void hri_spi_set_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg |= (0x1u << 2);
 ;
}

static inline 
# 1208 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 1208 "../hri/hri_spi_b11.h"
                  hri_spi_get_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->RX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 1213 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 1213 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_bit(const void *const hw, 
# 1216 "../hri/hri_spi_b11.h" 3 4
                                                                                                  _Bool 
# 1216 "../hri/hri_spi_b11.h"
                                                                                                       value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_spi_clear_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_spi_toggle_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg ^= (0x1u << 2);
 ;
}

static inline void hri_spi_set_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg |= (0x1u << 3);
 ;
}

static inline 
# 1248 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 1248 "../hri/hri_spi_b11.h"
                  hri_spi_get_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->RX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 1253 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 1253 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_bit(const void *const hw, 
# 1256 "../hri/hri_spi_b11.h" 3 4
                                                                                                   _Bool 
# 1256 "../hri/hri_spi_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_spi_clear_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_spi_toggle_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg ^= (0x1u << 3);
 ;
}

static inline void hri_spi_set_RX_INTERRUPT_MASK_FAULT_DETECT_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg |= (0x1u << 4);
 ;
}

static inline 
# 1288 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 1288 "../hri/hri_spi_b11.h"
                  hri_spi_get_RX_INTERRUPT_MASK_FAULT_DETECT_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->RX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 4)) >> 4;
 return (
# 1293 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 1293 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_RX_INTERRUPT_MASK_FAULT_DETECT_MASK_bit(const void *const hw, 
# 1296 "../hri/hri_spi_b11.h" 3 4
                                                                                              _Bool 
# 1296 "../hri/hri_spi_b11.h"
                                                                                                   value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_spi_clear_RX_INTERRUPT_MASK_FAULT_DETECT_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_spi_toggle_RX_INTERRUPT_MASK_FAULT_DETECT_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg ^= (0x1u << 4);
 ;
}

static inline void hri_spi_set_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg |= (0x1u << 5);
 ;
}

static inline 
# 1328 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 1328 "../hri/hri_spi_b11.h"
                  hri_spi_get_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->RX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 1333 "../hri/hri_spi_b11.h" 3 4
        _Bool
# 1333 "../hri/hri_spi_b11.h"
            )tmp;
}

static inline void hri_spi_write_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_bit(const void *const hw, 
# 1336 "../hri/hri_spi_b11.h" 3 4
                                                                                              _Bool 
# 1336 "../hri/hri_spi_b11.h"
                                                                                                   value)
{
 uint8_t tmp;
 ;
 tmp = ((Spi *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_spi_clear_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_spi_toggle_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_bit(const void *const hw)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg ^= (0x1u << 5);
 ;
}

static inline void hri_spi_set_RX_INTERRUPT_MASK_reg(const void *const hw, hri_spi_rx_interrupt_mask_reg_t mask)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg |= mask;
 ;
}

static inline hri_spi_rx_interrupt_mask_reg_t hri_spi_get_RX_INTERRUPT_MASK_reg(const void *const hw,
                                                                                hri_spi_rx_interrupt_mask_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_spi_write_RX_INTERRUPT_MASK_reg(const void *const hw, hri_spi_rx_interrupt_mask_reg_t data)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg = data;
 ;
}

static inline void hri_spi_clear_RX_INTERRUPT_MASK_reg(const void *const hw, hri_spi_rx_interrupt_mask_reg_t mask)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg &= ~mask;
 ;
}

static inline void hri_spi_toggle_RX_INTERRUPT_MASK_reg(const void *const hw, hri_spi_rx_interrupt_mask_reg_t mask)
{
 ;
 ((Spi *)hw)->RX_INTERRUPT_MASK.reg ^= mask;
 ;
}

static inline hri_spi_rx_interrupt_mask_reg_t hri_spi_read_RX_INTERRUPT_MASK_reg(const void *const hw)
{
 return ((Spi *)hw)->RX_INTERRUPT_MASK.reg;
}

static inline hri_spi_receive_data_reg_t hri_spi_get_RECEIVE_DATA_RX_BYTE_bf(const void *const hw,
                                                                             hri_spi_receive_data_reg_t mask)
{
 return (((Spi *)hw)->RECEIVE_DATA.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_spi_receive_data_reg_t hri_spi_read_RECEIVE_DATA_RX_BYTE_bf(const void *const hw)
{
 return (((Spi *)hw)->RECEIVE_DATA.reg & (0xFFu << 0)) >> 0;
}

static inline hri_spi_receive_data_reg_t hri_spi_get_RECEIVE_DATA_reg(const void *const hw,
                                                                      hri_spi_receive_data_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->RECEIVE_DATA.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_spi_receive_data_reg_t hri_spi_read_RECEIVE_DATA_reg(const void *const hw)
{
 return ((Spi *)hw)->RECEIVE_DATA.reg;
}

static inline 
# 1428 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 1428 "../hri/hri_spi_b11.h"
                  hri_spi_get_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_bit(const void *const hw)
{
 return (((Spi *)hw)->TRANSMIT_STATUS.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 1434 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 1434 "../hri/hri_spi_b11.h"
                  hri_spi_get_TRANSMIT_STATUS_TX_FIFO_0P25_EMPTY_bit(const void *const hw)
{
 return (((Spi *)hw)->TRANSMIT_STATUS.reg & (0x1u << 1))
        >> 1;
}

static inline 
# 1440 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 1440 "../hri/hri_spi_b11.h"
                  hri_spi_get_TRANSMIT_STATUS_TX_FIFO_0P5_EMPTY_bit(const void *const hw)
{
 return (((Spi *)hw)->TRANSMIT_STATUS.reg & (0x1u << 2))
        >> 2;
}

static inline 
# 1446 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 1446 "../hri/hri_spi_b11.h"
                  hri_spi_get_TRANSMIT_STATUS_TX_FIFO_0P75_EMPTY_bit(const void *const hw)
{
 return (((Spi *)hw)->TRANSMIT_STATUS.reg & (0x1u << 3))
        >> 3;
}

static inline 
# 1452 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 1452 "../hri/hri_spi_b11.h"
                  hri_spi_get_TRANSMIT_STATUS_TX_FIFO_EMPTY_bit(const void *const hw)
{
 return (((Spi *)hw)->TRANSMIT_STATUS.reg & (0x1u << 4))
        >> 4;
}

static inline hri_spi_transmit_status_reg_t hri_spi_get_TRANSMIT_STATUS_reg(const void *const hw,
                                                                            hri_spi_transmit_status_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->TRANSMIT_STATUS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_spi_transmit_status_reg_t hri_spi_read_TRANSMIT_STATUS_reg(const void *const hw)
{
 return ((Spi *)hw)->TRANSMIT_STATUS.reg;
}

static inline 
# 1472 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 1472 "../hri/hri_spi_b11.h"
                  hri_spi_get_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY_bit(const void *const hw)
{
 return (((Spi *)hw)->RECEIVE_STATUS.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 1478 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 1478 "../hri/hri_spi_b11.h"
                  hri_spi_get_RECEIVE_STATUS_RX_FIFO_0P25_FULL_bit(const void *const hw)
{
 return (((Spi *)hw)->RECEIVE_STATUS.reg & (0x1u << 1))
        >> 1;
}

static inline 
# 1484 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 1484 "../hri/hri_spi_b11.h"
                  hri_spi_get_RECEIVE_STATUS_RX_FIFO_0P5_FULL_bit(const void *const hw)
{
 return (((Spi *)hw)->RECEIVE_STATUS.reg & (0x1u << 2))
        >> 2;
}

static inline 
# 1490 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 1490 "../hri/hri_spi_b11.h"
                  hri_spi_get_RECEIVE_STATUS_RX_FIFO_0P75_FULL_bit(const void *const hw)
{
 return (((Spi *)hw)->RECEIVE_STATUS.reg & (0x1u << 3))
        >> 3;
}

static inline 
# 1496 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 1496 "../hri/hri_spi_b11.h"
                  hri_spi_get_RECEIVE_STATUS_FAULT_bit(const void *const hw)
{
 return (((Spi *)hw)->RECEIVE_STATUS.reg & (0x1u << 4)) >> 4;
}

static inline 
# 1501 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 1501 "../hri/hri_spi_b11.h"
                  hri_spi_get_RECEIVE_STATUS_FIFO_OVERRUN_bit(const void *const hw)
{
 return (((Spi *)hw)->RECEIVE_STATUS.reg & (0x1u << 5))
        >> 5;
}

static inline hri_spi_receive_status_reg_t hri_spi_get_RECEIVE_STATUS_reg(const void *const hw,
                                                                          hri_spi_receive_status_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->RECEIVE_STATUS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_spi_receive_status_reg_t hri_spi_read_RECEIVE_STATUS_reg(const void *const hw)
{
 return ((Spi *)hw)->RECEIVE_STATUS.reg;
}

static inline 
# 1521 "../hri/hri_spi_b11.h" 3 4
             _Bool 
# 1521 "../hri/hri_spi_b11.h"
                  hri_spi_get_BUS_STATUS_SPI_ACTIVE_bit(const void *const hw)
{
 return (((Spi *)hw)->SPI_BUS_STATUS.reg & (0x1u << 0)) >> 0;
}

static inline hri_spi_bus_status_reg_t hri_spi_get_BUS_STATUS_reg(const void *const hw, hri_spi_bus_status_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Spi *)hw)->SPI_BUS_STATUS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_spi_bus_status_reg_t hri_spi_read_BUS_STATUS_reg(const void *const hw)
{
 return ((Spi *)hw)->SPI_BUS_STATUS.reg;
}
# 62 "../hri/hri_b11.h" 2
# 1 "../hri/hri_spi_flash_b11.h" 1
# 45 "../hri/hri_spi_flash_b11.h"
#define _HRI_SPI_FLASH_B11_H_INCLUDED_ 
# 58 "../hri/hri_spi_flash_b11.h"
#define SPI_FLASH_CRITICAL_SECTION_ENTER() 
#define SPI_FLASH_CRITICAL_SECTION_LEAVE() 


typedef uint16_t hri_spi_flash_config_reg_t;
typedef uint16_t hri_spi_flash_status_reg_t;
typedef uint16_t hri_spi_flash_tx_control_reg_t;
typedef uint32_t hri_spi_flash_cmd_buffer0_reg_t;
typedef uint32_t hri_spi_flash_cmd_buffer1_reg_t;
typedef uint32_t hri_spi_flash_dma_start_address_reg_t;
typedef uint32_t hri_spi_flash_read_ctrl_reg_t;
typedef uint32_t hri_spi_flash_transaction_ctrl_reg_t;
typedef uint8_t hri_spi_flash_direction_reg_t;
typedef uint8_t hri_spi_flash_irq_status_reg_t;
typedef uint8_t hri_spi_flash_mode_ctrl_reg_t;

static inline void hri_spiflashflash_write_IRQ_STATUS_reg(const void *const hw, hri_spi_flash_irq_status_reg_t data)
{
 ;
 ((SpiFlash *)hw)->IRQ_STATUS.reg = data;
 ;
}

static inline void hri_spiflashflash_set_MODE_CTRL_BYPASS_CS_PRE_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->MODE_CTRL.reg |= (0x1u << 2);
 ;
}

static inline 
# 88 "../hri/hri_spi_flash_b11.h" 3 4
             _Bool 
# 88 "../hri/hri_spi_flash_b11.h"
                  hri_spiflashflash_get_MODE_CTRL_BYPASS_CS_PRE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((SpiFlash *)hw)->MODE_CTRL.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 93 "../hri/hri_spi_flash_b11.h" 3 4
        _Bool
# 93 "../hri/hri_spi_flash_b11.h"
            )tmp;
}

static inline void hri_spiflashflash_write_MODE_CTRL_BYPASS_CS_PRE_bit(const void *const hw, 
# 96 "../hri/hri_spi_flash_b11.h" 3 4
                                                                                            _Bool 
# 96 "../hri/hri_spi_flash_b11.h"
                                                                                                 value)
{
 uint8_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->MODE_CTRL.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((SpiFlash *)hw)->MODE_CTRL.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_MODE_CTRL_BYPASS_CS_PRE_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->MODE_CTRL.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_spiflashflash_toggle_MODE_CTRL_BYPASS_CS_PRE_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->MODE_CTRL.reg ^= (0x1u << 2);
 ;
}

static inline void hri_spiflashflash_set_MODE_CTRL_BYPASS_CS_POST_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->MODE_CTRL.reg |= (0x1u << 3);
 ;
}

static inline 
# 128 "../hri/hri_spi_flash_b11.h" 3 4
             _Bool 
# 128 "../hri/hri_spi_flash_b11.h"
                  hri_spiflashflash_get_MODE_CTRL_BYPASS_CS_POST_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((SpiFlash *)hw)->MODE_CTRL.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 133 "../hri/hri_spi_flash_b11.h" 3 4
        _Bool
# 133 "../hri/hri_spi_flash_b11.h"
            )tmp;
}

static inline void hri_spiflashflash_write_MODE_CTRL_BYPASS_CS_POST_bit(const void *const hw, 
# 136 "../hri/hri_spi_flash_b11.h" 3 4
                                                                                             _Bool 
# 136 "../hri/hri_spi_flash_b11.h"
                                                                                                  value)
{
 uint8_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->MODE_CTRL.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((SpiFlash *)hw)->MODE_CTRL.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_MODE_CTRL_BYPASS_CS_POST_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->MODE_CTRL.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_spiflashflash_toggle_MODE_CTRL_BYPASS_CS_POST_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->MODE_CTRL.reg ^= (0x1u << 3);
 ;
}

static inline void hri_spiflashflash_set_MODE_CTRL_MODE_SELECT_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->MODE_CTRL.reg |= (0x1u << 7);
 ;
}

static inline 
# 168 "../hri/hri_spi_flash_b11.h" 3 4
             _Bool 
# 168 "../hri/hri_spi_flash_b11.h"
                  hri_spiflashflash_get_MODE_CTRL_MODE_SELECT_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((SpiFlash *)hw)->MODE_CTRL.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 173 "../hri/hri_spi_flash_b11.h" 3 4
        _Bool
# 173 "../hri/hri_spi_flash_b11.h"
            )tmp;
}

static inline void hri_spiflashflash_write_MODE_CTRL_MODE_SELECT_bit(const void *const hw, 
# 176 "../hri/hri_spi_flash_b11.h" 3 4
                                                                                          _Bool 
# 176 "../hri/hri_spi_flash_b11.h"
                                                                                               value)
{
 uint8_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->MODE_CTRL.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((SpiFlash *)hw)->MODE_CTRL.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_MODE_CTRL_MODE_SELECT_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->MODE_CTRL.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_spiflashflash_toggle_MODE_CTRL_MODE_SELECT_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->MODE_CTRL.reg ^= (0x1u << 7);
 ;
}

static inline void hri_spiflashflash_set_MODE_CTRL_MODE_bf(const void *const hw, hri_spi_flash_mode_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->MODE_CTRL.reg |= ((0x3u << 0) & ((mask) << 0));
 ;
}

static inline hri_spi_flash_mode_ctrl_reg_t hri_spiflashflash_get_MODE_CTRL_MODE_bf(const void *const hw,
                                                                                    hri_spi_flash_mode_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((SpiFlash *)hw)->MODE_CTRL.reg;
 tmp = (tmp & ((0x3u << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_spiflashflash_write_MODE_CTRL_MODE_bf(const void *const hw, hri_spi_flash_mode_ctrl_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->MODE_CTRL.reg;
 tmp &= ~(0x3u << 0);
 tmp |= ((0x3u << 0) & ((data) << 0));
 ((SpiFlash *)hw)->MODE_CTRL.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_MODE_CTRL_MODE_bf(const void *const hw, hri_spi_flash_mode_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->MODE_CTRL.reg &= ~((0x3u << 0) & ((mask) << 0));
 ;
}

static inline void hri_spiflashflash_toggle_MODE_CTRL_MODE_bf(const void *const hw, hri_spi_flash_mode_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->MODE_CTRL.reg ^= ((0x3u << 0) & ((mask) << 0));
 ;
}

static inline hri_spi_flash_mode_ctrl_reg_t hri_spiflashflash_read_MODE_CTRL_MODE_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((SpiFlash *)hw)->MODE_CTRL.reg;
 tmp = (tmp & (0x3u << 0)) >> 0;
 return tmp;
}

static inline void hri_spiflashflash_set_MODE_CTRL_reg(const void *const hw, hri_spi_flash_mode_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->MODE_CTRL.reg |= mask;
 ;
}

static inline hri_spi_flash_mode_ctrl_reg_t hri_spiflashflash_get_MODE_CTRL_reg(const void *const hw,
                                                                                hri_spi_flash_mode_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((SpiFlash *)hw)->MODE_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_spiflashflash_write_MODE_CTRL_reg(const void *const hw, hri_spi_flash_mode_ctrl_reg_t data)
{
 ;
 ((SpiFlash *)hw)->MODE_CTRL.reg = data;
 ;
}

static inline void hri_spiflashflash_clear_MODE_CTRL_reg(const void *const hw, hri_spi_flash_mode_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->MODE_CTRL.reg &= ~mask;
 ;
}

static inline void hri_spiflashflash_toggle_MODE_CTRL_reg(const void *const hw, hri_spi_flash_mode_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->MODE_CTRL.reg ^= mask;
 ;
}

static inline hri_spi_flash_mode_ctrl_reg_t hri_spiflashflash_read_MODE_CTRL_reg(const void *const hw)
{
 return ((SpiFlash *)hw)->MODE_CTRL.reg;
}

static inline void hri_spiflashflash_set_TRANSACTION_CTRL_FLASH_TRANS_START_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->TRANSACTION_CTRL.reg |= (0x1u << 7);
 ;
}

static inline 
# 299 "../hri/hri_spi_flash_b11.h" 3 4
             _Bool 
# 299 "../hri/hri_spi_flash_b11.h"
                  hri_spiflashflash_get_TRANSACTION_CTRL_FLASH_TRANS_START_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((SpiFlash *)hw)->TRANSACTION_CTRL.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 304 "../hri/hri_spi_flash_b11.h" 3 4
        _Bool
# 304 "../hri/hri_spi_flash_b11.h"
            )tmp;
}

static inline void hri_spiflashflash_write_TRANSACTION_CTRL_FLASH_TRANS_START_bit(const void *const hw, 
# 307 "../hri/hri_spi_flash_b11.h" 3 4
                                                                                                       _Bool 
# 307 "../hri/hri_spi_flash_b11.h"
                                                                                                            value)
{
 uint32_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->TRANSACTION_CTRL.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((SpiFlash *)hw)->TRANSACTION_CTRL.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_TRANSACTION_CTRL_FLASH_TRANS_START_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->TRANSACTION_CTRL.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_spiflashflash_toggle_TRANSACTION_CTRL_FLASH_TRANS_START_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->TRANSACTION_CTRL.reg ^= (0x1u << 7);
 ;
}

static inline void hri_spiflashflash_set_TRANSACTION_CTRL_CMD_COUNT_bf(const void *const hw,
                                                                       hri_spi_flash_transaction_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->TRANSACTION_CTRL.reg |= ((0x7u << 0) & ((mask) << 0));
 ;
}

static inline hri_spi_flash_transaction_ctrl_reg_t
hri_spiflashflash_get_TRANSACTION_CTRL_CMD_COUNT_bf(const void *const hw, hri_spi_flash_transaction_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((SpiFlash *)hw)->TRANSACTION_CTRL.reg;
 tmp = (tmp & ((0x7u << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_spiflashflash_write_TRANSACTION_CTRL_CMD_COUNT_bf(const void *const hw,
                                                                         hri_spi_flash_transaction_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->TRANSACTION_CTRL.reg;
 tmp &= ~(0x7u << 0);
 tmp |= ((0x7u << 0) & ((data) << 0));
 ((SpiFlash *)hw)->TRANSACTION_CTRL.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_TRANSACTION_CTRL_CMD_COUNT_bf(const void *const hw,
                                                                         hri_spi_flash_transaction_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->TRANSACTION_CTRL.reg &= ~((0x7u << 0) & ((mask) << 0));
 ;
}

static inline void hri_spiflashflash_toggle_TRANSACTION_CTRL_CMD_COUNT_bf(const void *const hw,
                                                                          hri_spi_flash_transaction_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->TRANSACTION_CTRL.reg ^= ((0x7u << 0) & ((mask) << 0));
 ;
}

static inline hri_spi_flash_transaction_ctrl_reg_t
hri_spiflashflash_read_TRANSACTION_CTRL_CMD_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((SpiFlash *)hw)->TRANSACTION_CTRL.reg;
 tmp = (tmp & (0x7u << 0)) >> 0;
 return tmp;
}

static inline void hri_spiflashflash_set_TRANSACTION_CTRL_WDATA_COUNT_bf(const void *const hw,
                                                                         hri_spi_flash_transaction_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->TRANSACTION_CTRL.reg |= ((0xFFFFFFu << 8) & ((mask) << 8));
 ;
}

static inline hri_spi_flash_transaction_ctrl_reg_t
hri_spiflashflash_get_TRANSACTION_CTRL_WDATA_COUNT_bf(const void *const hw, hri_spi_flash_transaction_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((SpiFlash *)hw)->TRANSACTION_CTRL.reg;
 tmp = (tmp & ((0xFFFFFFu << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void hri_spiflashflash_write_TRANSACTION_CTRL_WDATA_COUNT_bf(const void *const hw,
                                                                           hri_spi_flash_transaction_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->TRANSACTION_CTRL.reg;
 tmp &= ~(0xFFFFFFu << 8);
 tmp |= ((0xFFFFFFu << 8) & ((data) << 8));
 ((SpiFlash *)hw)->TRANSACTION_CTRL.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_TRANSACTION_CTRL_WDATA_COUNT_bf(const void *const hw,
                                                                           hri_spi_flash_transaction_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->TRANSACTION_CTRL.reg &= ~((0xFFFFFFu << 8) & ((mask) << 8));
 ;
}

static inline void hri_spiflashflash_toggle_TRANSACTION_CTRL_WDATA_COUNT_bf(const void *const hw,
                                                                            hri_spi_flash_transaction_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->TRANSACTION_CTRL.reg ^= ((0xFFFFFFu << 8) & ((mask) << 8));
 ;
}

static inline hri_spi_flash_transaction_ctrl_reg_t
hri_spiflashflash_read_TRANSACTION_CTRL_WDATA_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((SpiFlash *)hw)->TRANSACTION_CTRL.reg;
 tmp = (tmp & (0xFFFFFFu << 8)) >> 8;
 return tmp;
}

static inline void hri_spiflashflash_set_TRANSACTION_CTRL_reg(const void *const hw,
                                                              hri_spi_flash_transaction_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->TRANSACTION_CTRL.reg |= mask;
 ;
}

static inline hri_spi_flash_transaction_ctrl_reg_t
hri_spiflashflash_get_TRANSACTION_CTRL_reg(const void *const hw, hri_spi_flash_transaction_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((SpiFlash *)hw)->TRANSACTION_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_spiflashflash_write_TRANSACTION_CTRL_reg(const void *const hw,
                                                                hri_spi_flash_transaction_ctrl_reg_t data)
{
 ;
 ((SpiFlash *)hw)->TRANSACTION_CTRL.reg = data;
 ;
}

static inline void hri_spiflashflash_clear_TRANSACTION_CTRL_reg(const void *const hw,
                                                                hri_spi_flash_transaction_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->TRANSACTION_CTRL.reg &= ~mask;
 ;
}

static inline void hri_spiflashflash_toggle_TRANSACTION_CTRL_reg(const void *const hw,
                                                                 hri_spi_flash_transaction_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->TRANSACTION_CTRL.reg ^= mask;
 ;
}

static inline hri_spi_flash_transaction_ctrl_reg_t hri_spiflashflash_read_TRANSACTION_CTRL_reg(const void *const hw)
{
 return ((SpiFlash *)hw)->TRANSACTION_CTRL.reg;
}

static inline void hri_spiflashflash_set_READ_CTRL_RDATA_COUNT_bf(const void *const hw,
                                                                  hri_spi_flash_read_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->READ_CTRL.reg |= ((0xFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_spi_flash_read_ctrl_reg_t
hri_spiflashflash_get_READ_CTRL_RDATA_COUNT_bf(const void *const hw, hri_spi_flash_read_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((SpiFlash *)hw)->READ_CTRL.reg;
 tmp = (tmp & ((0xFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_spiflashflash_write_READ_CTRL_RDATA_COUNT_bf(const void *const hw,
                                                                    hri_spi_flash_read_ctrl_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->READ_CTRL.reg;
 tmp &= ~(0xFFFFFFu << 0);
 tmp |= ((0xFFFFFFu << 0) & ((data) << 0));
 ((SpiFlash *)hw)->READ_CTRL.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_READ_CTRL_RDATA_COUNT_bf(const void *const hw,
                                                                    hri_spi_flash_read_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->READ_CTRL.reg &= ~((0xFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_spiflashflash_toggle_READ_CTRL_RDATA_COUNT_bf(const void *const hw,
                                                                     hri_spi_flash_read_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->READ_CTRL.reg ^= ((0xFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_spi_flash_read_ctrl_reg_t hri_spiflashflash_read_READ_CTRL_RDATA_COUNT_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((SpiFlash *)hw)->READ_CTRL.reg;
 tmp = (tmp & (0xFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_spiflashflash_set_READ_CTRL_reg(const void *const hw, hri_spi_flash_read_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->READ_CTRL.reg |= mask;
 ;
}

static inline hri_spi_flash_read_ctrl_reg_t hri_spiflashflash_get_READ_CTRL_reg(const void *const hw,
                                                                                hri_spi_flash_read_ctrl_reg_t mask)
{
 uint32_t tmp;
 tmp = ((SpiFlash *)hw)->READ_CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_spiflashflash_write_READ_CTRL_reg(const void *const hw, hri_spi_flash_read_ctrl_reg_t data)
{
 ;
 ((SpiFlash *)hw)->READ_CTRL.reg = data;
 ;
}

static inline void hri_spiflashflash_clear_READ_CTRL_reg(const void *const hw, hri_spi_flash_read_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->READ_CTRL.reg &= ~mask;
 ;
}

static inline void hri_spiflashflash_toggle_READ_CTRL_reg(const void *const hw, hri_spi_flash_read_ctrl_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->READ_CTRL.reg ^= mask;
 ;
}

static inline hri_spi_flash_read_ctrl_reg_t hri_spiflashflash_read_READ_CTRL_reg(const void *const hw)
{
 return ((SpiFlash *)hw)->READ_CTRL.reg;
}

static inline void hri_spiflashflash_set_CMD_BUFFER0_CMD_BUFFER0_bf(const void *const hw,
                                                                    hri_spi_flash_cmd_buffer0_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->CMD_BUFFER0.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_spi_flash_cmd_buffer0_reg_t
hri_spiflashflash_get_CMD_BUFFER0_CMD_BUFFER0_bf(const void *const hw, hri_spi_flash_cmd_buffer0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((SpiFlash *)hw)->CMD_BUFFER0.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_spiflashflash_write_CMD_BUFFER0_CMD_BUFFER0_bf(const void *const hw,
                                                                      hri_spi_flash_cmd_buffer0_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->CMD_BUFFER0.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((SpiFlash *)hw)->CMD_BUFFER0.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_CMD_BUFFER0_CMD_BUFFER0_bf(const void *const hw,
                                                                      hri_spi_flash_cmd_buffer0_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->CMD_BUFFER0.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_spiflashflash_toggle_CMD_BUFFER0_CMD_BUFFER0_bf(const void *const hw,
                                                                       hri_spi_flash_cmd_buffer0_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->CMD_BUFFER0.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_spi_flash_cmd_buffer0_reg_t hri_spiflashflash_read_CMD_BUFFER0_CMD_BUFFER0_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((SpiFlash *)hw)->CMD_BUFFER0.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_spiflashflash_set_CMD_BUFFER0_reg(const void *const hw, hri_spi_flash_cmd_buffer0_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->CMD_BUFFER0.reg |= mask;
 ;
}

static inline hri_spi_flash_cmd_buffer0_reg_t
hri_spiflashflash_get_CMD_BUFFER0_reg(const void *const hw, hri_spi_flash_cmd_buffer0_reg_t mask)
{
 uint32_t tmp;
 tmp = ((SpiFlash *)hw)->CMD_BUFFER0.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_spiflashflash_write_CMD_BUFFER0_reg(const void *const hw, hri_spi_flash_cmd_buffer0_reg_t data)
{
 ;
 ((SpiFlash *)hw)->CMD_BUFFER0.reg = data;
 ;
}

static inline void hri_spiflashflash_clear_CMD_BUFFER0_reg(const void *const hw, hri_spi_flash_cmd_buffer0_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->CMD_BUFFER0.reg &= ~mask;
 ;
}

static inline void hri_spiflashflash_toggle_CMD_BUFFER0_reg(const void *const hw, hri_spi_flash_cmd_buffer0_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->CMD_BUFFER0.reg ^= mask;
 ;
}

static inline hri_spi_flash_cmd_buffer0_reg_t hri_spiflashflash_read_CMD_BUFFER0_reg(const void *const hw)
{
 return ((SpiFlash *)hw)->CMD_BUFFER0.reg;
}

static inline void hri_spiflashflash_set_CMD_BUFFER1_CMD_BUFFER1_bf(const void *const hw,
                                                                    hri_spi_flash_cmd_buffer1_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->CMD_BUFFER1.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_spi_flash_cmd_buffer1_reg_t
hri_spiflashflash_get_CMD_BUFFER1_CMD_BUFFER1_bf(const void *const hw, hri_spi_flash_cmd_buffer1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((SpiFlash *)hw)->CMD_BUFFER1.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_spiflashflash_write_CMD_BUFFER1_CMD_BUFFER1_bf(const void *const hw,
                                                                      hri_spi_flash_cmd_buffer1_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->CMD_BUFFER1.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((SpiFlash *)hw)->CMD_BUFFER1.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_CMD_BUFFER1_CMD_BUFFER1_bf(const void *const hw,
                                                                      hri_spi_flash_cmd_buffer1_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->CMD_BUFFER1.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_spiflashflash_toggle_CMD_BUFFER1_CMD_BUFFER1_bf(const void *const hw,
                                                                       hri_spi_flash_cmd_buffer1_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->CMD_BUFFER1.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_spi_flash_cmd_buffer1_reg_t hri_spiflashflash_read_CMD_BUFFER1_CMD_BUFFER1_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((SpiFlash *)hw)->CMD_BUFFER1.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_spiflashflash_set_CMD_BUFFER1_reg(const void *const hw, hri_spi_flash_cmd_buffer1_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->CMD_BUFFER1.reg |= mask;
 ;
}

static inline hri_spi_flash_cmd_buffer1_reg_t
hri_spiflashflash_get_CMD_BUFFER1_reg(const void *const hw, hri_spi_flash_cmd_buffer1_reg_t mask)
{
 uint32_t tmp;
 tmp = ((SpiFlash *)hw)->CMD_BUFFER1.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_spiflashflash_write_CMD_BUFFER1_reg(const void *const hw, hri_spi_flash_cmd_buffer1_reg_t data)
{
 ;
 ((SpiFlash *)hw)->CMD_BUFFER1.reg = data;
 ;
}

static inline void hri_spiflashflash_clear_CMD_BUFFER1_reg(const void *const hw, hri_spi_flash_cmd_buffer1_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->CMD_BUFFER1.reg &= ~mask;
 ;
}

static inline void hri_spiflashflash_toggle_CMD_BUFFER1_reg(const void *const hw, hri_spi_flash_cmd_buffer1_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->CMD_BUFFER1.reg ^= mask;
 ;
}

static inline hri_spi_flash_cmd_buffer1_reg_t hri_spiflashflash_read_CMD_BUFFER1_reg(const void *const hw)
{
 return ((SpiFlash *)hw)->CMD_BUFFER1.reg;
}

static inline void hri_spiflashflash_set_DIRECTION_DIRECTION_bf(const void *const hw,
                                                                hri_spi_flash_direction_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->DIRECTION.reg |= ((0xFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_spi_flash_direction_reg_t
hri_spiflashflash_get_DIRECTION_DIRECTION_bf(const void *const hw, hri_spi_flash_direction_reg_t mask)
{
 uint8_t tmp;
 tmp = ((SpiFlash *)hw)->DIRECTION.reg;
 tmp = (tmp & ((0xFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_spiflashflash_write_DIRECTION_DIRECTION_bf(const void *const hw,
                                                                  hri_spi_flash_direction_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->DIRECTION.reg;
 tmp &= ~(0xFFu << 0);
 tmp |= ((0xFFu << 0) & ((data) << 0));
 ((SpiFlash *)hw)->DIRECTION.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_DIRECTION_DIRECTION_bf(const void *const hw,
                                                                  hri_spi_flash_direction_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->DIRECTION.reg &= ~((0xFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_spiflashflash_toggle_DIRECTION_DIRECTION_bf(const void *const hw,
                                                                   hri_spi_flash_direction_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->DIRECTION.reg ^= ((0xFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_spi_flash_direction_reg_t hri_spiflashflash_read_DIRECTION_DIRECTION_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((SpiFlash *)hw)->DIRECTION.reg;
 tmp = (tmp & (0xFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_spiflashflash_set_DIRECTION_reg(const void *const hw, hri_spi_flash_direction_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->DIRECTION.reg |= mask;
 ;
}

static inline hri_spi_flash_direction_reg_t hri_spiflashflash_get_DIRECTION_reg(const void *const hw,
                                                                                hri_spi_flash_direction_reg_t mask)
{
 uint8_t tmp;
 tmp = ((SpiFlash *)hw)->DIRECTION.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_spiflashflash_write_DIRECTION_reg(const void *const hw, hri_spi_flash_direction_reg_t data)
{
 ;
 ((SpiFlash *)hw)->DIRECTION.reg = data;
 ;
}

static inline void hri_spiflashflash_clear_DIRECTION_reg(const void *const hw, hri_spi_flash_direction_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->DIRECTION.reg &= ~mask;
 ;
}

static inline void hri_spiflashflash_toggle_DIRECTION_reg(const void *const hw, hri_spi_flash_direction_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->DIRECTION.reg ^= mask;
 ;
}

static inline hri_spi_flash_direction_reg_t hri_spiflashflash_read_DIRECTION_reg(const void *const hw)
{
 return ((SpiFlash *)hw)->DIRECTION.reg;
}

static inline void
hri_spiflashflash_set_DMA_START_ADDRESS_DMA_START_ADDRESS_bf(const void *const hw,
                                                             hri_spi_flash_dma_start_address_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->DMA_START_ADDRESS.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_spi_flash_dma_start_address_reg_t
hri_spiflashflash_get_DMA_START_ADDRESS_DMA_START_ADDRESS_bf(const void *const hw,
                                                             hri_spi_flash_dma_start_address_reg_t mask)
{
 uint32_t tmp;
 tmp = ((SpiFlash *)hw)->DMA_START_ADDRESS.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0)))
       >> 0;
 return tmp;
}

static inline void
hri_spiflashflash_write_DMA_START_ADDRESS_DMA_START_ADDRESS_bf(const void *const hw,
                                                               hri_spi_flash_dma_start_address_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->DMA_START_ADDRESS.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((SpiFlash *)hw)->DMA_START_ADDRESS.reg = tmp;
 ;
}

static inline void
hri_spiflashflash_clear_DMA_START_ADDRESS_DMA_START_ADDRESS_bf(const void *const hw,
                                                               hri_spi_flash_dma_start_address_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->DMA_START_ADDRESS.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void
hri_spiflashflash_toggle_DMA_START_ADDRESS_DMA_START_ADDRESS_bf(const void *const hw,
                                                                hri_spi_flash_dma_start_address_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->DMA_START_ADDRESS.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_spi_flash_dma_start_address_reg_t
hri_spiflashflash_read_DMA_START_ADDRESS_DMA_START_ADDRESS_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((SpiFlash *)hw)->DMA_START_ADDRESS.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0))
       >> 0;
 return tmp;
}

static inline void hri_spiflashflash_set_DMA_START_ADDRESS_reg(const void *const hw,
                                                               hri_spi_flash_dma_start_address_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->DMA_START_ADDRESS.reg |= mask;
 ;
}

static inline hri_spi_flash_dma_start_address_reg_t
hri_spiflashflash_get_DMA_START_ADDRESS_reg(const void *const hw, hri_spi_flash_dma_start_address_reg_t mask)
{
 uint32_t tmp;
 tmp = ((SpiFlash *)hw)->DMA_START_ADDRESS.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_spiflashflash_write_DMA_START_ADDRESS_reg(const void *const hw,
                                                                 hri_spi_flash_dma_start_address_reg_t data)
{
 ;
 ((SpiFlash *)hw)->DMA_START_ADDRESS.reg = data;
 ;
}

static inline void hri_spiflashflash_clear_DMA_START_ADDRESS_reg(const void *const hw,
                                                                 hri_spi_flash_dma_start_address_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->DMA_START_ADDRESS.reg &= ~mask;
 ;
}

static inline void hri_spiflashflash_toggle_DMA_START_ADDRESS_reg(const void *const hw,
                                                                  hri_spi_flash_dma_start_address_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->DMA_START_ADDRESS.reg ^= mask;
 ;
}

static inline hri_spi_flash_dma_start_address_reg_t hri_spiflashflash_read_DMA_START_ADDRESS_reg(const void *const hw)
{
 return ((SpiFlash *)hw)->DMA_START_ADDRESS.reg;
}

static inline void hri_spiflashflash_set_CONFIG_ENDIANNESS_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg |= (0x1u << 0);
 ;
}

static inline 
# 980 "../hri/hri_spi_flash_b11.h" 3 4
             _Bool 
# 980 "../hri/hri_spi_flash_b11.h"
                  hri_spiflashflash_get_CONFIG_ENDIANNESS_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((SpiFlash *)hw)->CONFIG.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 985 "../hri/hri_spi_flash_b11.h" 3 4
        _Bool
# 985 "../hri/hri_spi_flash_b11.h"
            )tmp;
}

static inline void hri_spiflashflash_write_CONFIG_ENDIANNESS_bit(const void *const hw, 
# 988 "../hri/hri_spi_flash_b11.h" 3 4
                                                                                      _Bool 
# 988 "../hri/hri_spi_flash_b11.h"
                                                                                           value)
{
 uint16_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->CONFIG.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((SpiFlash *)hw)->CONFIG.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_CONFIG_ENDIANNESS_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_spiflashflash_toggle_CONFIG_ENDIANNESS_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg ^= (0x1u << 0);
 ;
}

static inline void hri_spiflashflash_set_CONFIG_REVERSE_CMD_BUFFER_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg |= (0x1u << 1);
 ;
}

static inline 
# 1020 "../hri/hri_spi_flash_b11.h" 3 4
             _Bool 
# 1020 "../hri/hri_spi_flash_b11.h"
                  hri_spiflashflash_get_CONFIG_REVERSE_CMD_BUFFER_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((SpiFlash *)hw)->CONFIG.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 1025 "../hri/hri_spi_flash_b11.h" 3 4
        _Bool
# 1025 "../hri/hri_spi_flash_b11.h"
            )tmp;
}

static inline void hri_spiflashflash_write_CONFIG_REVERSE_CMD_BUFFER_bit(const void *const hw, 
# 1028 "../hri/hri_spi_flash_b11.h" 3 4
                                                                                              _Bool 
# 1028 "../hri/hri_spi_flash_b11.h"
                                                                                                   value)
{
 uint16_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->CONFIG.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((SpiFlash *)hw)->CONFIG.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_CONFIG_REVERSE_CMD_BUFFER_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_spiflashflash_toggle_CONFIG_REVERSE_CMD_BUFFER_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg ^= (0x1u << 1);
 ;
}

static inline void hri_spiflashflash_set_CONFIG_RDATA_REVERSE_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg |= (0x1u << 2);
 ;
}

static inline 
# 1060 "../hri/hri_spi_flash_b11.h" 3 4
             _Bool 
# 1060 "../hri/hri_spi_flash_b11.h"
                  hri_spiflashflash_get_CONFIG_RDATA_REVERSE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((SpiFlash *)hw)->CONFIG.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 1065 "../hri/hri_spi_flash_b11.h" 3 4
        _Bool
# 1065 "../hri/hri_spi_flash_b11.h"
            )tmp;
}

static inline void hri_spiflashflash_write_CONFIG_RDATA_REVERSE_bit(const void *const hw, 
# 1068 "../hri/hri_spi_flash_b11.h" 3 4
                                                                                         _Bool 
# 1068 "../hri/hri_spi_flash_b11.h"
                                                                                              value)
{
 uint16_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->CONFIG.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((SpiFlash *)hw)->CONFIG.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_CONFIG_RDATA_REVERSE_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_spiflashflash_toggle_CONFIG_RDATA_REVERSE_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg ^= (0x1u << 2);
 ;
}

static inline void hri_spiflashflash_set_CONFIG_REVERSE_INCOMIND_DATA_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg |= (0x1u << 3);
 ;
}

static inline 
# 1100 "../hri/hri_spi_flash_b11.h" 3 4
             _Bool 
# 1100 "../hri/hri_spi_flash_b11.h"
                  hri_spiflashflash_get_CONFIG_REVERSE_INCOMIND_DATA_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((SpiFlash *)hw)->CONFIG.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 1105 "../hri/hri_spi_flash_b11.h" 3 4
        _Bool
# 1105 "../hri/hri_spi_flash_b11.h"
            )tmp;
}

static inline void hri_spiflashflash_write_CONFIG_REVERSE_INCOMIND_DATA_bit(const void *const hw, 
# 1108 "../hri/hri_spi_flash_b11.h" 3 4
                                                                                                 _Bool 
# 1108 "../hri/hri_spi_flash_b11.h"
                                                                                                      value)
{
 uint16_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->CONFIG.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((SpiFlash *)hw)->CONFIG.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_CONFIG_REVERSE_INCOMIND_DATA_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_spiflashflash_toggle_CONFIG_REVERSE_INCOMIND_DATA_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg ^= (0x1u << 3);
 ;
}

static inline void hri_spiflashflash_set_CONFIG_WDATA_REVERSE_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg |= (0x1u << 8);
 ;
}

static inline 
# 1140 "../hri/hri_spi_flash_b11.h" 3 4
             _Bool 
# 1140 "../hri/hri_spi_flash_b11.h"
                  hri_spiflashflash_get_CONFIG_WDATA_REVERSE_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((SpiFlash *)hw)->CONFIG.reg;
 tmp = (tmp & (0x1u << 8)) >> 8;
 return (
# 1145 "../hri/hri_spi_flash_b11.h" 3 4
        _Bool
# 1145 "../hri/hri_spi_flash_b11.h"
            )tmp;
}

static inline void hri_spiflashflash_write_CONFIG_WDATA_REVERSE_bit(const void *const hw, 
# 1148 "../hri/hri_spi_flash_b11.h" 3 4
                                                                                         _Bool 
# 1148 "../hri/hri_spi_flash_b11.h"
                                                                                              value)
{
 uint16_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->CONFIG.reg;
 tmp &= ~(0x1u << 8);
 tmp |= value << 8;
 ((SpiFlash *)hw)->CONFIG.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_CONFIG_WDATA_REVERSE_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg &= ~(0x1u << 8);
 ;
}

static inline void hri_spiflashflash_toggle_CONFIG_WDATA_REVERSE_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg ^= (0x1u << 8);
 ;
}

static inline void hri_spiflashflash_set_CONFIG_SPI_INTERFACE_CONFIG_DEBUG_bf(const void *const hw,
                                                                              hri_spi_flash_config_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg |= ((0xFu << 4) & ((mask) << 4));
 ;
}

static inline hri_spi_flash_config_reg_t
hri_spiflashflash_get_CONFIG_SPI_INTERFACE_CONFIG_DEBUG_bf(const void *const hw, hri_spi_flash_config_reg_t mask)
{
 uint16_t tmp;
 tmp = ((SpiFlash *)hw)->CONFIG.reg;
 tmp = (tmp & ((0xFu << 4) & ((mask) << 4))) >> 4;
 return tmp;
}

static inline void hri_spiflashflash_write_CONFIG_SPI_INTERFACE_CONFIG_DEBUG_bf(const void *const hw,
                                                                                hri_spi_flash_config_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->CONFIG.reg;
 tmp &= ~(0xFu << 4);
 tmp |= ((0xFu << 4) & ((data) << 4));
 ((SpiFlash *)hw)->CONFIG.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_CONFIG_SPI_INTERFACE_CONFIG_DEBUG_bf(const void *const hw,
                                                                                hri_spi_flash_config_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg &= ~((0xFu << 4) & ((mask) << 4));
 ;
}

static inline void hri_spiflashflash_toggle_CONFIG_SPI_INTERFACE_CONFIG_DEBUG_bf(const void *const hw,
                                                                                 hri_spi_flash_config_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg ^= ((0xFu << 4) & ((mask) << 4));
 ;
}

static inline hri_spi_flash_config_reg_t
hri_spiflashflash_read_CONFIG_SPI_INTERFACE_CONFIG_DEBUG_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((SpiFlash *)hw)->CONFIG.reg;
 tmp = (tmp & (0xFu << 4)) >> 4;
 return tmp;
}

static inline void hri_spiflashflash_set_CONFIG_reg(const void *const hw, hri_spi_flash_config_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg |= mask;
 ;
}

static inline hri_spi_flash_config_reg_t hri_spiflashflash_get_CONFIG_reg(const void *const hw,
                                                                          hri_spi_flash_config_reg_t mask)
{
 uint16_t tmp;
 tmp = ((SpiFlash *)hw)->CONFIG.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_spiflashflash_write_CONFIG_reg(const void *const hw, hri_spi_flash_config_reg_t data)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg = data;
 ;
}

static inline void hri_spiflashflash_clear_CONFIG_reg(const void *const hw, hri_spi_flash_config_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg &= ~mask;
 ;
}

static inline void hri_spiflashflash_toggle_CONFIG_reg(const void *const hw, hri_spi_flash_config_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->CONFIG.reg ^= mask;
 ;
}

static inline hri_spi_flash_config_reg_t hri_spiflashflash_read_CONFIG_reg(const void *const hw)
{
 return ((SpiFlash *)hw)->CONFIG.reg;
}

static inline void hri_spiflashflash_set_TX_CONTROL_DRIVE_0_ON_TX_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->TX_CONTROL.reg |= (0x1u << 0);
 ;
}

static inline 
# 1276 "../hri/hri_spi_flash_b11.h" 3 4
             _Bool 
# 1276 "../hri/hri_spi_flash_b11.h"
                  hri_spiflashflash_get_TX_CONTROL_DRIVE_0_ON_TX_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((SpiFlash *)hw)->TX_CONTROL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 1281 "../hri/hri_spi_flash_b11.h" 3 4
        _Bool
# 1281 "../hri/hri_spi_flash_b11.h"
            )tmp;
}

static inline void hri_spiflashflash_write_TX_CONTROL_DRIVE_0_ON_TX_bit(const void *const hw, 
# 1284 "../hri/hri_spi_flash_b11.h" 3 4
                                                                                             _Bool 
# 1284 "../hri/hri_spi_flash_b11.h"
                                                                                                  value)
{
 uint16_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->TX_CONTROL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((SpiFlash *)hw)->TX_CONTROL.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_TX_CONTROL_DRIVE_0_ON_TX_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->TX_CONTROL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_spiflashflash_toggle_TX_CONTROL_DRIVE_0_ON_TX_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->TX_CONTROL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_spiflashflash_set_TX_CONTROL_DRIVE_1_ON_TX_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->TX_CONTROL.reg |= (0x1u << 1);
 ;
}

static inline 
# 1316 "../hri/hri_spi_flash_b11.h" 3 4
             _Bool 
# 1316 "../hri/hri_spi_flash_b11.h"
                  hri_spiflashflash_get_TX_CONTROL_DRIVE_1_ON_TX_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((SpiFlash *)hw)->TX_CONTROL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 1321 "../hri/hri_spi_flash_b11.h" 3 4
        _Bool
# 1321 "../hri/hri_spi_flash_b11.h"
            )tmp;
}

static inline void hri_spiflashflash_write_TX_CONTROL_DRIVE_1_ON_TX_bit(const void *const hw, 
# 1324 "../hri/hri_spi_flash_b11.h" 3 4
                                                                                             _Bool 
# 1324 "../hri/hri_spi_flash_b11.h"
                                                                                                  value)
{
 uint16_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->TX_CONTROL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((SpiFlash *)hw)->TX_CONTROL.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_TX_CONTROL_DRIVE_1_ON_TX_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->TX_CONTROL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_spiflashflash_toggle_TX_CONTROL_DRIVE_1_ON_TX_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->TX_CONTROL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_spiflashflash_set_TX_CONTROL_TOGGLE_ON_TX_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->TX_CONTROL.reg |= (0x1u << 2);
 ;
}

static inline 
# 1356 "../hri/hri_spi_flash_b11.h" 3 4
             _Bool 
# 1356 "../hri/hri_spi_flash_b11.h"
                  hri_spiflashflash_get_TX_CONTROL_TOGGLE_ON_TX_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((SpiFlash *)hw)->TX_CONTROL.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 1361 "../hri/hri_spi_flash_b11.h" 3 4
        _Bool
# 1361 "../hri/hri_spi_flash_b11.h"
            )tmp;
}

static inline void hri_spiflashflash_write_TX_CONTROL_TOGGLE_ON_TX_bit(const void *const hw, 
# 1364 "../hri/hri_spi_flash_b11.h" 3 4
                                                                                            _Bool 
# 1364 "../hri/hri_spi_flash_b11.h"
                                                                                                 value)
{
 uint16_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->TX_CONTROL.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((SpiFlash *)hw)->TX_CONTROL.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_TX_CONTROL_TOGGLE_ON_TX_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->TX_CONTROL.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_spiflashflash_toggle_TX_CONTROL_TOGGLE_ON_TX_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->TX_CONTROL.reg ^= (0x1u << 2);
 ;
}

static inline void hri_spiflashflash_set_TX_CONTROL_DUMMY_ON_TX_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->TX_CONTROL.reg |= (0x1u << 3);
 ;
}

static inline 
# 1396 "../hri/hri_spi_flash_b11.h" 3 4
             _Bool 
# 1396 "../hri/hri_spi_flash_b11.h"
                  hri_spiflashflash_get_TX_CONTROL_DUMMY_ON_TX_bit(const void *const hw)
{
 uint16_t tmp;
 tmp = ((SpiFlash *)hw)->TX_CONTROL.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 1401 "../hri/hri_spi_flash_b11.h" 3 4
        _Bool
# 1401 "../hri/hri_spi_flash_b11.h"
            )tmp;
}

static inline void hri_spiflashflash_write_TX_CONTROL_DUMMY_ON_TX_bit(const void *const hw, 
# 1404 "../hri/hri_spi_flash_b11.h" 3 4
                                                                                           _Bool 
# 1404 "../hri/hri_spi_flash_b11.h"
                                                                                                value)
{
 uint16_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->TX_CONTROL.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((SpiFlash *)hw)->TX_CONTROL.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_TX_CONTROL_DUMMY_ON_TX_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->TX_CONTROL.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_spiflashflash_toggle_TX_CONTROL_DUMMY_ON_TX_bit(const void *const hw)
{
 ;
 ((SpiFlash *)hw)->TX_CONTROL.reg ^= (0x1u << 3);
 ;
}

static inline void hri_spiflashflash_set_TX_CONTROL_DUMMY_BYTE_bf(const void *const hw,
                                                                  hri_spi_flash_tx_control_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->TX_CONTROL.reg |= ((0xFFu << 8) & ((mask) << 8));
 ;
}

static inline hri_spi_flash_tx_control_reg_t
hri_spiflashflash_get_TX_CONTROL_DUMMY_BYTE_bf(const void *const hw, hri_spi_flash_tx_control_reg_t mask)
{
 uint16_t tmp;
 tmp = ((SpiFlash *)hw)->TX_CONTROL.reg;
 tmp = (tmp & ((0xFFu << 8) & ((mask) << 8))) >> 8;
 return tmp;
}

static inline void hri_spiflashflash_write_TX_CONTROL_DUMMY_BYTE_bf(const void *const hw,
                                                                    hri_spi_flash_tx_control_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((SpiFlash *)hw)->TX_CONTROL.reg;
 tmp &= ~(0xFFu << 8);
 tmp |= ((0xFFu << 8) & ((data) << 8));
 ((SpiFlash *)hw)->TX_CONTROL.reg = tmp;
 ;
}

static inline void hri_spiflashflash_clear_TX_CONTROL_DUMMY_BYTE_bf(const void *const hw,
                                                                    hri_spi_flash_tx_control_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->TX_CONTROL.reg &= ~((0xFFu << 8) & ((mask) << 8));
 ;
}

static inline void hri_spiflashflash_toggle_TX_CONTROL_DUMMY_BYTE_bf(const void *const hw,
                                                                     hri_spi_flash_tx_control_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->TX_CONTROL.reg ^= ((0xFFu << 8) & ((mask) << 8));
 ;
}

static inline hri_spi_flash_tx_control_reg_t hri_spiflashflash_read_TX_CONTROL_DUMMY_BYTE_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((SpiFlash *)hw)->TX_CONTROL.reg;
 tmp = (tmp & (0xFFu << 8)) >> 8;
 return tmp;
}

static inline void hri_spiflashflash_set_TX_CONTROL_reg(const void *const hw, hri_spi_flash_tx_control_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->TX_CONTROL.reg |= mask;
 ;
}

static inline hri_spi_flash_tx_control_reg_t hri_spiflashflash_get_TX_CONTROL_reg(const void *const hw,
                                                                                  hri_spi_flash_tx_control_reg_t mask)
{
 uint16_t tmp;
 tmp = ((SpiFlash *)hw)->TX_CONTROL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_spiflashflash_write_TX_CONTROL_reg(const void *const hw, hri_spi_flash_tx_control_reg_t data)
{
 ;
 ((SpiFlash *)hw)->TX_CONTROL.reg = data;
 ;
}

static inline void hri_spiflashflash_clear_TX_CONTROL_reg(const void *const hw, hri_spi_flash_tx_control_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->TX_CONTROL.reg &= ~mask;
 ;
}

static inline void hri_spiflashflash_toggle_TX_CONTROL_reg(const void *const hw, hri_spi_flash_tx_control_reg_t mask)
{
 ;
 ((SpiFlash *)hw)->TX_CONTROL.reg ^= mask;
 ;
}

static inline hri_spi_flash_tx_control_reg_t hri_spiflashflash_read_TX_CONTROL_reg(const void *const hw)
{
 return ((SpiFlash *)hw)->TX_CONTROL.reg;
}

static inline 
# 1524 "../hri/hri_spi_flash_b11.h" 3 4
             _Bool 
# 1524 "../hri/hri_spi_flash_b11.h"
                  hri_spiflashflash_get_STATUS_SPI_MASTER_CSN_bit(const void *const hw)
{
 return (((SpiFlash *)hw)->STATUS.reg & (0x1u << 12)) >> 12;
}

static inline hri_spi_flash_status_reg_t
hri_spiflashflash_get_STATUS_AHB_MASTER_STATE_bf(const void *const hw, hri_spi_flash_status_reg_t mask)
{
 return (((SpiFlash *)hw)->STATUS.reg & ((0x3u << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_spi_flash_status_reg_t hri_spiflashflash_read_STATUS_AHB_MASTER_STATE_bf(const void *const hw)
{
 return (((SpiFlash *)hw)->STATUS.reg & (0x3u << 0))
        >> 0;
}

static inline hri_spi_flash_status_reg_t
hri_spiflashflash_get_STATUS_FIFO_CTRL_STATE_bf(const void *const hw, hri_spi_flash_status_reg_t mask)
{
 return (((SpiFlash *)hw)->STATUS.reg & ((0x7u << 4) & ((mask) << 4)))
        >> 4;
}

static inline hri_spi_flash_status_reg_t hri_spiflashflash_read_STATUS_FIFO_CTRL_STATE_bf(const void *const hw)
{
 return (((SpiFlash *)hw)->STATUS.reg & (0x7u << 4))
        >> 4;
}

static inline hri_spi_flash_status_reg_t
hri_spiflashflash_get_STATUS_SPI_MASTER_STATE_bf(const void *const hw, hri_spi_flash_status_reg_t mask)
{
 return (((SpiFlash *)hw)->STATUS.reg & ((0x7u << 8) & ((mask) << 8)))
        >> 8;
}

static inline hri_spi_flash_status_reg_t hri_spiflashflash_read_STATUS_SPI_MASTER_STATE_bf(const void *const hw)
{
 return (((SpiFlash *)hw)->STATUS.reg & (0x7u << 8))
        >> 8;
}

static inline hri_spi_flash_status_reg_t hri_spiflashflash_get_STATUS_reg(const void *const hw,
                                                                          hri_spi_flash_status_reg_t mask)
{
 uint16_t tmp;
 tmp = ((SpiFlash *)hw)->STATUS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_spi_flash_status_reg_t hri_spiflashflash_read_STATUS_reg(const void *const hw)
{
 return ((SpiFlash *)hw)->STATUS.reg;
}
# 63 "../hri/hri_b11.h" 2
# 1 "../hri/hri_timer_b11.h" 1
# 45 "../hri/hri_timer_b11.h"
#define _HRI_TIMER_B11_H_INCLUDED_ 
# 58 "../hri/hri_timer_b11.h"
#define TIMER_CRITICAL_SECTION_ENTER() 
#define TIMER_CRITICAL_SECTION_LEAVE() 


typedef uint32_t hri_timer_reload_reg_t;
typedef uint32_t hri_timer_value_reg_t;
typedef uint8_t hri_timer_cid0_reg_t;
typedef uint8_t hri_timer_cid1_reg_t;
typedef uint8_t hri_timer_cid2_reg_t;
typedef uint8_t hri_timer_cid3_reg_t;
typedef uint8_t hri_timer_ctrl_reg_t;
typedef uint8_t hri_timer_intstatusclear_reg_t;
typedef uint8_t hri_timer_pid0_reg_t;
typedef uint8_t hri_timer_pid1_reg_t;
typedef uint8_t hri_timer_pid2_reg_t;
typedef uint8_t hri_timer_pid3_reg_t;
typedef uint8_t hri_timer_pid4_reg_t;
typedef uint8_t hri_timer_pid5_reg_t;
typedef uint8_t hri_timer_pid6_reg_t;
typedef uint8_t hri_timer_pid7_reg_t;

static inline void hri_timer_set_CTRL_ENABLE_bit(const void *const hw)
{
 ;
 ((Timer *)hw)->CTRL.reg |= (0x1u << 0);
 ;
}

static inline 
# 86 "../hri/hri_timer_b11.h" 3 4
             _Bool 
# 86 "../hri/hri_timer_b11.h"
                  hri_timer_get_CTRL_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Timer *)hw)->CTRL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 91 "../hri/hri_timer_b11.h" 3 4
        _Bool
# 91 "../hri/hri_timer_b11.h"
            )tmp;
}

static inline void hri_timer_write_CTRL_ENABLE_bit(const void *const hw, 
# 94 "../hri/hri_timer_b11.h" 3 4
                                                                        _Bool 
# 94 "../hri/hri_timer_b11.h"
                                                                             value)
{
 uint8_t tmp;
 ;
 tmp = ((Timer *)hw)->CTRL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((Timer *)hw)->CTRL.reg = tmp;
 ;
}

static inline void hri_timer_clear_CTRL_ENABLE_bit(const void *const hw)
{
 ;
 ((Timer *)hw)->CTRL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_timer_toggle_CTRL_ENABLE_bit(const void *const hw)
{
 ;
 ((Timer *)hw)->CTRL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_timer_set_CTRL_EXTERNAL_INPUT_ENABLE_bit(const void *const hw)
{
 ;
 ((Timer *)hw)->CTRL.reg |= (0x1u << 1);
 ;
}

static inline 
# 126 "../hri/hri_timer_b11.h" 3 4
             _Bool 
# 126 "../hri/hri_timer_b11.h"
                  hri_timer_get_CTRL_EXTERNAL_INPUT_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Timer *)hw)->CTRL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 131 "../hri/hri_timer_b11.h" 3 4
        _Bool
# 131 "../hri/hri_timer_b11.h"
            )tmp;
}

static inline void hri_timer_write_CTRL_EXTERNAL_INPUT_ENABLE_bit(const void *const hw, 
# 134 "../hri/hri_timer_b11.h" 3 4
                                                                                       _Bool 
# 134 "../hri/hri_timer_b11.h"
                                                                                            value)
{
 uint8_t tmp;
 ;
 tmp = ((Timer *)hw)->CTRL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((Timer *)hw)->CTRL.reg = tmp;
 ;
}

static inline void hri_timer_clear_CTRL_EXTERNAL_INPUT_ENABLE_bit(const void *const hw)
{
 ;
 ((Timer *)hw)->CTRL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_timer_toggle_CTRL_EXTERNAL_INPUT_ENABLE_bit(const void *const hw)
{
 ;
 ((Timer *)hw)->CTRL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_timer_set_CTRL_EXTERNAL_INPUT_CLOCK_bit(const void *const hw)
{
 ;
 ((Timer *)hw)->CTRL.reg |= (0x1u << 2);
 ;
}

static inline 
# 166 "../hri/hri_timer_b11.h" 3 4
             _Bool 
# 166 "../hri/hri_timer_b11.h"
                  hri_timer_get_CTRL_EXTERNAL_INPUT_CLOCK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Timer *)hw)->CTRL.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 171 "../hri/hri_timer_b11.h" 3 4
        _Bool
# 171 "../hri/hri_timer_b11.h"
            )tmp;
}

static inline void hri_timer_write_CTRL_EXTERNAL_INPUT_CLOCK_bit(const void *const hw, 
# 174 "../hri/hri_timer_b11.h" 3 4
                                                                                      _Bool 
# 174 "../hri/hri_timer_b11.h"
                                                                                           value)
{
 uint8_t tmp;
 ;
 tmp = ((Timer *)hw)->CTRL.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((Timer *)hw)->CTRL.reg = tmp;
 ;
}

static inline void hri_timer_clear_CTRL_EXTERNAL_INPUT_CLOCK_bit(const void *const hw)
{
 ;
 ((Timer *)hw)->CTRL.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_timer_toggle_CTRL_EXTERNAL_INPUT_CLOCK_bit(const void *const hw)
{
 ;
 ((Timer *)hw)->CTRL.reg ^= (0x1u << 2);
 ;
}

static inline void hri_timer_set_CTRL_INTERRUPT_ENABLE_bit(const void *const hw)
{
 ;
 ((Timer *)hw)->CTRL.reg |= (0x1u << 3);
 ;
}

static inline 
# 206 "../hri/hri_timer_b11.h" 3 4
             _Bool 
# 206 "../hri/hri_timer_b11.h"
                  hri_timer_get_CTRL_INTERRUPT_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Timer *)hw)->CTRL.reg;
 tmp = (tmp & (0x1u << 3)) >> 3;
 return (
# 211 "../hri/hri_timer_b11.h" 3 4
        _Bool
# 211 "../hri/hri_timer_b11.h"
            )tmp;
}

static inline void hri_timer_write_CTRL_INTERRUPT_ENABLE_bit(const void *const hw, 
# 214 "../hri/hri_timer_b11.h" 3 4
                                                                                  _Bool 
# 214 "../hri/hri_timer_b11.h"
                                                                                       value)
{
 uint8_t tmp;
 ;
 tmp = ((Timer *)hw)->CTRL.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((Timer *)hw)->CTRL.reg = tmp;
 ;
}

static inline void hri_timer_clear_CTRL_INTERRUPT_ENABLE_bit(const void *const hw)
{
 ;
 ((Timer *)hw)->CTRL.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_timer_toggle_CTRL_INTERRUPT_ENABLE_bit(const void *const hw)
{
 ;
 ((Timer *)hw)->CTRL.reg ^= (0x1u << 3);
 ;
}

static inline void hri_timer_set_CTRL_reg(const void *const hw, hri_timer_ctrl_reg_t mask)
{
 ;
 ((Timer *)hw)->CTRL.reg |= mask;
 ;
}

static inline hri_timer_ctrl_reg_t hri_timer_get_CTRL_reg(const void *const hw, hri_timer_ctrl_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Timer *)hw)->CTRL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_timer_write_CTRL_reg(const void *const hw, hri_timer_ctrl_reg_t data)
{
 ;
 ((Timer *)hw)->CTRL.reg = data;
 ;
}

static inline void hri_timer_clear_CTRL_reg(const void *const hw, hri_timer_ctrl_reg_t mask)
{
 ;
 ((Timer *)hw)->CTRL.reg &= ~mask;
 ;
}

static inline void hri_timer_toggle_CTRL_reg(const void *const hw, hri_timer_ctrl_reg_t mask)
{
 ;
 ((Timer *)hw)->CTRL.reg ^= mask;
 ;
}

static inline hri_timer_ctrl_reg_t hri_timer_read_CTRL_reg(const void *const hw)
{
 return ((Timer *)hw)->CTRL.reg;
}

static inline void hri_timer_set_VALUE_VALUE_bf(const void *const hw, hri_timer_value_reg_t mask)
{
 ;
 ((Timer *)hw)->VALUE.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_timer_value_reg_t hri_timer_get_VALUE_VALUE_bf(const void *const hw, hri_timer_value_reg_t mask)
{
 uint32_t tmp;
 tmp = ((Timer *)hw)->VALUE.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_timer_write_VALUE_VALUE_bf(const void *const hw, hri_timer_value_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((Timer *)hw)->VALUE.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((Timer *)hw)->VALUE.reg = tmp;
 ;
}

static inline void hri_timer_clear_VALUE_VALUE_bf(const void *const hw, hri_timer_value_reg_t mask)
{
 ;
 ((Timer *)hw)->VALUE.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_timer_toggle_VALUE_VALUE_bf(const void *const hw, hri_timer_value_reg_t mask)
{
 ;
 ((Timer *)hw)->VALUE.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_timer_value_reg_t hri_timer_read_VALUE_VALUE_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((Timer *)hw)->VALUE.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_timer_set_VALUE_reg(const void *const hw, hri_timer_value_reg_t mask)
{
 ;
 ((Timer *)hw)->VALUE.reg |= mask;
 ;
}

static inline hri_timer_value_reg_t hri_timer_get_VALUE_reg(const void *const hw, hri_timer_value_reg_t mask)
{
 uint32_t tmp;
 tmp = ((Timer *)hw)->VALUE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_timer_write_VALUE_reg(const void *const hw, hri_timer_value_reg_t data)
{
 ;
 ((Timer *)hw)->VALUE.reg = data;
 ;
}

static inline void hri_timer_clear_VALUE_reg(const void *const hw, hri_timer_value_reg_t mask)
{
 ;
 ((Timer *)hw)->VALUE.reg &= ~mask;
 ;
}

static inline void hri_timer_toggle_VALUE_reg(const void *const hw, hri_timer_value_reg_t mask)
{
 ;
 ((Timer *)hw)->VALUE.reg ^= mask;
 ;
}

static inline hri_timer_value_reg_t hri_timer_read_VALUE_reg(const void *const hw)
{
 return ((Timer *)hw)->VALUE.reg;
}

static inline void hri_timer_set_RELOAD_RELOAD_bf(const void *const hw, hri_timer_reload_reg_t mask)
{
 ;
 ((Timer *)hw)->RELOAD.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_timer_reload_reg_t hri_timer_get_RELOAD_RELOAD_bf(const void *const hw, hri_timer_reload_reg_t mask)
{
 uint32_t tmp;
 tmp = ((Timer *)hw)->RELOAD.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_timer_write_RELOAD_RELOAD_bf(const void *const hw, hri_timer_reload_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((Timer *)hw)->RELOAD.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((Timer *)hw)->RELOAD.reg = tmp;
 ;
}

static inline void hri_timer_clear_RELOAD_RELOAD_bf(const void *const hw, hri_timer_reload_reg_t mask)
{
 ;
 ((Timer *)hw)->RELOAD.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_timer_toggle_RELOAD_RELOAD_bf(const void *const hw, hri_timer_reload_reg_t mask)
{
 ;
 ((Timer *)hw)->RELOAD.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_timer_reload_reg_t hri_timer_read_RELOAD_RELOAD_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((Timer *)hw)->RELOAD.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_timer_set_RELOAD_reg(const void *const hw, hri_timer_reload_reg_t mask)
{
 ;
 ((Timer *)hw)->RELOAD.reg |= mask;
 ;
}

static inline hri_timer_reload_reg_t hri_timer_get_RELOAD_reg(const void *const hw, hri_timer_reload_reg_t mask)
{
 uint32_t tmp;
 tmp = ((Timer *)hw)->RELOAD.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_timer_write_RELOAD_reg(const void *const hw, hri_timer_reload_reg_t data)
{
 ;
 ((Timer *)hw)->RELOAD.reg = data;
 ;
}

static inline void hri_timer_clear_RELOAD_reg(const void *const hw, hri_timer_reload_reg_t mask)
{
 ;
 ((Timer *)hw)->RELOAD.reg &= ~mask;
 ;
}

static inline void hri_timer_toggle_RELOAD_reg(const void *const hw, hri_timer_reload_reg_t mask)
{
 ;
 ((Timer *)hw)->RELOAD.reg ^= mask;
 ;
}

static inline hri_timer_reload_reg_t hri_timer_read_RELOAD_reg(const void *const hw)
{
 return ((Timer *)hw)->RELOAD.reg;
}

static inline hri_timer_pid4_reg_t hri_timer_get_PID4_JEP106_C_CODE_bf(const void *const hw, hri_timer_pid4_reg_t mask)
{
 return (((Timer *)hw)->PID4.reg & ((0xFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_timer_pid4_reg_t hri_timer_read_PID4_JEP106_C_CODE_bf(const void *const hw)
{
 return (((Timer *)hw)->PID4.reg & (0xFu << 0)) >> 0;
}

static inline hri_timer_pid4_reg_t hri_timer_get_PID4_BLOCK_COUNT_bf(const void *const hw, hri_timer_pid4_reg_t mask)
{
 return (((Timer *)hw)->PID4.reg & ((0xFu << 4) & ((mask) << 4))) >> 4;
}

static inline hri_timer_pid4_reg_t hri_timer_read_PID4_BLOCK_COUNT_bf(const void *const hw)
{
 return (((Timer *)hw)->PID4.reg & (0xFu << 4)) >> 4;
}

static inline hri_timer_pid4_reg_t hri_timer_get_PID4_reg(const void *const hw, hri_timer_pid4_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Timer *)hw)->PID4.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_timer_pid4_reg_t hri_timer_read_PID4_reg(const void *const hw)
{
 return ((Timer *)hw)->PID4.reg;
}

static inline hri_timer_pid5_reg_t hri_timer_get_PID5_PID5_bf(const void *const hw, hri_timer_pid5_reg_t mask)
{
 return (((Timer *)hw)->PID5.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_timer_pid5_reg_t hri_timer_read_PID5_PID5_bf(const void *const hw)
{
 return (((Timer *)hw)->PID5.reg & (0xFFu << 0)) >> 0;
}

static inline hri_timer_pid5_reg_t hri_timer_get_PID5_reg(const void *const hw, hri_timer_pid5_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Timer *)hw)->PID5.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_timer_pid5_reg_t hri_timer_read_PID5_reg(const void *const hw)
{
 return ((Timer *)hw)->PID5.reg;
}

static inline hri_timer_pid6_reg_t hri_timer_get_PID6_PID6_bf(const void *const hw, hri_timer_pid6_reg_t mask)
{
 return (((Timer *)hw)->PID6.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_timer_pid6_reg_t hri_timer_read_PID6_PID6_bf(const void *const hw)
{
 return (((Timer *)hw)->PID6.reg & (0xFFu << 0)) >> 0;
}

static inline hri_timer_pid6_reg_t hri_timer_get_PID6_reg(const void *const hw, hri_timer_pid6_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Timer *)hw)->PID6.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_timer_pid6_reg_t hri_timer_read_PID6_reg(const void *const hw)
{
 return ((Timer *)hw)->PID6.reg;
}

static inline hri_timer_pid7_reg_t hri_timer_get_PID7_PID7_bf(const void *const hw, hri_timer_pid7_reg_t mask)
{
 return (((Timer *)hw)->PID7.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_timer_pid7_reg_t hri_timer_read_PID7_PID7_bf(const void *const hw)
{
 return (((Timer *)hw)->PID7.reg & (0xFFu << 0)) >> 0;
}

static inline hri_timer_pid7_reg_t hri_timer_get_PID7_reg(const void *const hw, hri_timer_pid7_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Timer *)hw)->PID7.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_timer_pid7_reg_t hri_timer_read_PID7_reg(const void *const hw)
{
 return ((Timer *)hw)->PID7.reg;
}

static inline hri_timer_pid0_reg_t hri_timer_get_PID0_PART_NUMBER_bf(const void *const hw, hri_timer_pid0_reg_t mask)
{
 return (((Timer *)hw)->PID0.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_timer_pid0_reg_t hri_timer_read_PID0_PART_NUMBER_bf(const void *const hw)
{
 return (((Timer *)hw)->PID0.reg & (0xFFu << 0)) >> 0;
}

static inline hri_timer_pid0_reg_t hri_timer_get_PID0_reg(const void *const hw, hri_timer_pid0_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Timer *)hw)->PID0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_timer_pid0_reg_t hri_timer_read_PID0_reg(const void *const hw)
{
 return ((Timer *)hw)->PID0.reg;
}

static inline hri_timer_pid1_reg_t hri_timer_get_PID1_PART_NUMBER_bf(const void *const hw, hri_timer_pid1_reg_t mask)
{
 return (((Timer *)hw)->PID1.reg & ((0xFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_timer_pid1_reg_t hri_timer_read_PID1_PART_NUMBER_bf(const void *const hw)
{
 return (((Timer *)hw)->PID1.reg & (0xFu << 0)) >> 0;
}

static inline hri_timer_pid1_reg_t hri_timer_get_PID1_JEP106_ID_3_0_bf(const void *const hw, hri_timer_pid1_reg_t mask)
{
 return (((Timer *)hw)->PID1.reg & ((0xFu << 4) & ((mask) << 4))) >> 4;
}

static inline hri_timer_pid1_reg_t hri_timer_read_PID1_JEP106_ID_3_0_bf(const void *const hw)
{
 return (((Timer *)hw)->PID1.reg & (0xFu << 4)) >> 4;
}

static inline hri_timer_pid1_reg_t hri_timer_get_PID1_reg(const void *const hw, hri_timer_pid1_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Timer *)hw)->PID1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_timer_pid1_reg_t hri_timer_read_PID1_reg(const void *const hw)
{
 return ((Timer *)hw)->PID1.reg;
}

static inline 
# 616 "../hri/hri_timer_b11.h" 3 4
             _Bool 
# 616 "../hri/hri_timer_b11.h"
                  hri_timer_get_PID2_JEDEC_USED_bit(const void *const hw)
{
 return (((Timer *)hw)->PID2.reg & (0x1u << 3)) >> 3;
}

static inline hri_timer_pid2_reg_t hri_timer_get_PID2_JEP106_ID_6_4_bf(const void *const hw, hri_timer_pid2_reg_t mask)
{
 return (((Timer *)hw)->PID2.reg & ((0x7u << 0) & ((mask) << 0))) >> 0;
}

static inline hri_timer_pid2_reg_t hri_timer_read_PID2_JEP106_ID_6_4_bf(const void *const hw)
{
 return (((Timer *)hw)->PID2.reg & (0x7u << 0)) >> 0;
}

static inline hri_timer_pid2_reg_t hri_timer_get_PID2_REVISION_bf(const void *const hw, hri_timer_pid2_reg_t mask)
{
 return (((Timer *)hw)->PID2.reg & ((0xFu << 4) & ((mask) << 4))) >> 4;
}

static inline hri_timer_pid2_reg_t hri_timer_read_PID2_REVISION_bf(const void *const hw)
{
 return (((Timer *)hw)->PID2.reg & (0xFu << 4)) >> 4;
}

static inline hri_timer_pid2_reg_t hri_timer_get_PID2_reg(const void *const hw, hri_timer_pid2_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Timer *)hw)->PID2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_timer_pid2_reg_t hri_timer_read_PID2_reg(const void *const hw)
{
 return ((Timer *)hw)->PID2.reg;
}

static inline hri_timer_pid3_reg_t hri_timer_get_PID3_CUSTOMER_MOD_NUMBER_bf(const void *const hw,
                                                                             hri_timer_pid3_reg_t mask)
{
 return (((Timer *)hw)->PID3.reg & ((0xFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_timer_pid3_reg_t hri_timer_read_PID3_CUSTOMER_MOD_NUMBER_bf(const void *const hw)
{
 return (((Timer *)hw)->PID3.reg & (0xFu << 0)) >> 0;
}

static inline hri_timer_pid3_reg_t hri_timer_get_PID3_ECO_REV_NUMBER_bf(const void *const hw, hri_timer_pid3_reg_t mask)
{
 return (((Timer *)hw)->PID3.reg & ((0xFu << 4) & ((mask) << 4))) >> 4;
}

static inline hri_timer_pid3_reg_t hri_timer_read_PID3_ECO_REV_NUMBER_bf(const void *const hw)
{
 return (((Timer *)hw)->PID3.reg & (0xFu << 4)) >> 4;
}

static inline hri_timer_pid3_reg_t hri_timer_get_PID3_reg(const void *const hw, hri_timer_pid3_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Timer *)hw)->PID3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_timer_pid3_reg_t hri_timer_read_PID3_reg(const void *const hw)
{
 return ((Timer *)hw)->PID3.reg;
}

static inline hri_timer_cid0_reg_t hri_timer_get_CID0_CID0_bf(const void *const hw, hri_timer_cid0_reg_t mask)
{
 return (((Timer *)hw)->CID0.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_timer_cid0_reg_t hri_timer_read_CID0_CID0_bf(const void *const hw)
{
 return (((Timer *)hw)->CID0.reg & (0xFFu << 0)) >> 0;
}

static inline hri_timer_cid0_reg_t hri_timer_get_CID0_reg(const void *const hw, hri_timer_cid0_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Timer *)hw)->CID0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_timer_cid0_reg_t hri_timer_read_CID0_reg(const void *const hw)
{
 return ((Timer *)hw)->CID0.reg;
}

static inline hri_timer_cid1_reg_t hri_timer_get_CID1_CID1_bf(const void *const hw, hri_timer_cid1_reg_t mask)
{
 return (((Timer *)hw)->CID1.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_timer_cid1_reg_t hri_timer_read_CID1_CID1_bf(const void *const hw)
{
 return (((Timer *)hw)->CID1.reg & (0xFFu << 0)) >> 0;
}

static inline hri_timer_cid1_reg_t hri_timer_get_CID1_reg(const void *const hw, hri_timer_cid1_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Timer *)hw)->CID1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_timer_cid1_reg_t hri_timer_read_CID1_reg(const void *const hw)
{
 return ((Timer *)hw)->CID1.reg;
}

static inline hri_timer_cid2_reg_t hri_timer_get_CID2_CID2_bf(const void *const hw, hri_timer_cid2_reg_t mask)
{
 return (((Timer *)hw)->CID2.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_timer_cid2_reg_t hri_timer_read_CID2_CID2_bf(const void *const hw)
{
 return (((Timer *)hw)->CID2.reg & (0xFFu << 0)) >> 0;
}

static inline hri_timer_cid2_reg_t hri_timer_get_CID2_reg(const void *const hw, hri_timer_cid2_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Timer *)hw)->CID2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_timer_cid2_reg_t hri_timer_read_CID2_reg(const void *const hw)
{
 return ((Timer *)hw)->CID2.reg;
}

static inline hri_timer_cid3_reg_t hri_timer_get_CID3_CID3_bf(const void *const hw, hri_timer_cid3_reg_t mask)
{
 return (((Timer *)hw)->CID3.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_timer_cid3_reg_t hri_timer_read_CID3_CID3_bf(const void *const hw)
{
 return (((Timer *)hw)->CID3.reg & (0xFFu << 0)) >> 0;
}

static inline hri_timer_cid3_reg_t hri_timer_get_CID3_reg(const void *const hw, hri_timer_cid3_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Timer *)hw)->CID3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_timer_cid3_reg_t hri_timer_read_CID3_reg(const void *const hw)
{
 return ((Timer *)hw)->CID3.reg;
}

static inline 
# 780 "../hri/hri_timer_b11.h" 3 4
             _Bool 
# 780 "../hri/hri_timer_b11.h"
                  hri_timer_get_INTSTATUSCLEAR_INTSTATUSCLEAR_bit(const void *const hw)
{
 return (((Timer *)hw)->INTSTATUSCLEAR.reg & (0x1u << 0))
        >> 0;
}

static inline void hri_timer_clear_INTSTATUSCLEAR_INTSTATUSCLEAR_bit(const void *const hw)
{
 ;
 ((Timer *)hw)->INTSTATUSCLEAR.reg = (0x1u << 0);
 ;
}

static inline hri_timer_intstatusclear_reg_t hri_timer_get_INTSTATUSCLEAR_reg(const void *const hw,
                                                                              hri_timer_intstatusclear_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Timer *)hw)->INTSTATUSCLEAR.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_timer_clear_INTSTATUSCLEAR_reg(const void *const hw, hri_timer_intstatusclear_reg_t mask)
{
 ;
 ((Timer *)hw)->INTSTATUSCLEAR.reg = mask;
 ;
}

static inline hri_timer_intstatusclear_reg_t hri_timer_read_INTSTATUSCLEAR_reg(const void *const hw)
{
 return ((Timer *)hw)->INTSTATUSCLEAR.reg;
}
# 64 "../hri/hri_b11.h" 2
# 1 "../hri/hri_uart_b11.h" 1
# 45 "../hri/hri_uart_b11.h"
#define _HRI_UART_B11_H_INCLUDED_ 
# 58 "../hri/hri_uart_b11.h"
#define UART_CRITICAL_SECTION_ENTER() 
#define UART_CRITICAL_SECTION_LEAVE() 


typedef uint16_t hri_uart_baud_rate_reg_t;
typedef uint8_t hri_uart_clock_source_reg_t;
typedef uint8_t hri_uart_configuration_reg_t;
typedef uint8_t hri_uart_receive_data_reg_t;
typedef uint8_t hri_uart_receive_status_reg_t;
typedef uint8_t hri_uart_receive_timeout_reg_t;
typedef uint8_t hri_uart_rx_interrupt_mask_reg_t;
typedef uint8_t hri_uart_transmit_data_reg_t;
typedef uint8_t hri_uart_transmit_status_reg_t;
typedef uint8_t hri_uart_tx_interrupt_mask_reg_t;

static inline void hri_uart_write_TRANSMIT_DATA_reg(const void *const hw, hri_uart_transmit_data_reg_t data)
{
 ;
 ((Uart *)hw)->TRANSMIT_DATA.reg = data;
 ;
}

static inline void hri_uart_set_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg |= (0x1u << 0);
 ;
}

static inline 
# 87 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 87 "../hri/hri_uart_b11.h"
                  hri_uart_get_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->TX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 92 "../hri/hri_uart_b11.h" 3 4
        _Bool
# 92 "../hri/hri_uart_b11.h"
            )tmp;
}

static inline void hri_uart_write_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_bit(const void *const hw, 
# 95 "../hri/hri_uart_b11.h" 3 4
                                                                                                   _Bool 
# 95 "../hri/hri_uart_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->TX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_uart_clear_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_uart_toggle_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg ^= (0x1u << 0);
 ;
}

static inline void hri_uart_set_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg |= (0x1u << 1);
 ;
}

static inline 
# 127 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 127 "../hri/hri_uart_b11.h"
                  hri_uart_get_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->TX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 133 "../hri/hri_uart_b11.h" 3 4
        _Bool
# 133 "../hri/hri_uart_b11.h"
            )tmp;
}

static inline void hri_uart_write_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_bit(const void *const hw, 
# 136 "../hri/hri_uart_b11.h" 3 4
                                                                                                     _Bool 
# 136 "../hri/hri_uart_b11.h"
                                                                                                          value)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->TX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_uart_clear_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_uart_toggle_TX_INTERRUPT_MASK_TX_FIFO_0P25_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg ^= (0x1u << 1);
 ;
}

static inline void hri_uart_set_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg |= (0x1u << 2);
 ;
}

static inline 
# 168 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 168 "../hri/hri_uart_b11.h"
                  hri_uart_get_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->TX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 2))
       >> 2;
 return (
# 174 "../hri/hri_uart_b11.h" 3 4
        _Bool
# 174 "../hri/hri_uart_b11.h"
            )tmp;
}

static inline void hri_uart_write_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_bit(const void *const hw, 
# 177 "../hri/hri_uart_b11.h" 3 4
                                                                                                    _Bool 
# 177 "../hri/hri_uart_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->TX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_uart_clear_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_uart_toggle_TX_INTERRUPT_MASK_TX_FIFO_0P5_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg ^= (0x1u << 2);
 ;
}

static inline void hri_uart_set_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg |= (0x1u << 3);
 ;
}

static inline 
# 209 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 209 "../hri/hri_uart_b11.h"
                  hri_uart_get_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->TX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 215 "../hri/hri_uart_b11.h" 3 4
        _Bool
# 215 "../hri/hri_uart_b11.h"
            )tmp;
}

static inline void hri_uart_write_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_bit(const void *const hw, 
# 218 "../hri/hri_uart_b11.h" 3 4
                                                                                                     _Bool 
# 218 "../hri/hri_uart_b11.h"
                                                                                                          value)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->TX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_uart_clear_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_uart_toggle_TX_INTERRUPT_MASK_TX_FIFO_0P75_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg ^= (0x1u << 3);
 ;
}

static inline void hri_uart_set_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg |= (0x1u << 4);
 ;
}

static inline 
# 250 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 250 "../hri/hri_uart_b11.h"
                  hri_uart_get_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->TX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 4)) >> 4;
 return (
# 255 "../hri/hri_uart_b11.h" 3 4
        _Bool
# 255 "../hri/hri_uart_b11.h"
            )tmp;
}

static inline void hri_uart_write_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_bit(const void *const hw, 
# 258 "../hri/hri_uart_b11.h" 3 4
                                                                                                _Bool 
# 258 "../hri/hri_uart_b11.h"
                                                                                                     value)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->TX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_uart_clear_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_uart_toggle_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg ^= (0x1u << 4);
 ;
}

static inline void hri_uart_set_TX_INTERRUPT_MASK_CTS_ACTIVE_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg |= (0x1u << 5);
 ;
}

static inline 
# 290 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 290 "../hri/hri_uart_b11.h"
                  hri_uart_get_TX_INTERRUPT_MASK_CTS_ACTIVE_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->TX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 295 "../hri/hri_uart_b11.h" 3 4
        _Bool
# 295 "../hri/hri_uart_b11.h"
            )tmp;
}

static inline void hri_uart_write_TX_INTERRUPT_MASK_CTS_ACTIVE_MASK_bit(const void *const hw, 
# 298 "../hri/hri_uart_b11.h" 3 4
                                                                                             _Bool 
# 298 "../hri/hri_uart_b11.h"
                                                                                                  value)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->TX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_uart_clear_TX_INTERRUPT_MASK_CTS_ACTIVE_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_uart_toggle_TX_INTERRUPT_MASK_CTS_ACTIVE_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg ^= (0x1u << 5);
 ;
}

static inline void hri_uart_set_TX_INTERRUPT_MASK_reg(const void *const hw, hri_uart_tx_interrupt_mask_reg_t mask)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg |= mask;
 ;
}

static inline hri_uart_tx_interrupt_mask_reg_t hri_uart_get_TX_INTERRUPT_MASK_reg(const void *const hw,
                                                                                  hri_uart_tx_interrupt_mask_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->TX_INTERRUPT_MASK.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_uart_write_TX_INTERRUPT_MASK_reg(const void *const hw, hri_uart_tx_interrupt_mask_reg_t data)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg = data;
 ;
}

static inline void hri_uart_clear_TX_INTERRUPT_MASK_reg(const void *const hw, hri_uart_tx_interrupt_mask_reg_t mask)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg &= ~mask;
 ;
}

static inline void hri_uart_toggle_TX_INTERRUPT_MASK_reg(const void *const hw, hri_uart_tx_interrupt_mask_reg_t mask)
{
 ;
 ((Uart *)hw)->TX_INTERRUPT_MASK.reg ^= mask;
 ;
}

static inline hri_uart_tx_interrupt_mask_reg_t hri_uart_read_TX_INTERRUPT_MASK_reg(const void *const hw)
{
 return ((Uart *)hw)->TX_INTERRUPT_MASK.reg;
}

static inline void hri_uart_set_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg |= (0x1u << 0);
 ;
}

static inline 
# 372 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 372 "../hri/hri_uart_b11.h"
                  hri_uart_get_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->RX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 0))
       >> 0;
 return (
# 378 "../hri/hri_uart_b11.h" 3 4
        _Bool
# 378 "../hri/hri_uart_b11.h"
            )tmp;
}

static inline void hri_uart_write_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_bit(const void *const hw, 
# 381 "../hri/hri_uart_b11.h" 3 4
                                                                                                    _Bool 
# 381 "../hri/hri_uart_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_uart_clear_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_uart_toggle_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg ^= (0x1u << 0);
 ;
}

static inline void hri_uart_set_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg |= (0x1u << 1);
 ;
}

static inline 
# 413 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 413 "../hri/hri_uart_b11.h"
                  hri_uart_get_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->RX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 1))
       >> 1;
 return (
# 419 "../hri/hri_uart_b11.h" 3 4
        _Bool
# 419 "../hri/hri_uart_b11.h"
            )tmp;
}

static inline void hri_uart_write_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_bit(const void *const hw, 
# 422 "../hri/hri_uart_b11.h" 3 4
                                                                                                    _Bool 
# 422 "../hri/hri_uart_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_uart_clear_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_uart_toggle_RX_INTERRUPT_MASK_RX_FIFO_0P25_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg ^= (0x1u << 1);
 ;
}

static inline void hri_uart_set_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg |= (0x1u << 2);
 ;
}

static inline 
# 454 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 454 "../hri/hri_uart_b11.h"
                  hri_uart_get_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->RX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 2)) >> 2;
 return (
# 459 "../hri/hri_uart_b11.h" 3 4
        _Bool
# 459 "../hri/hri_uart_b11.h"
            )tmp;
}

static inline void hri_uart_write_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_bit(const void *const hw, 
# 462 "../hri/hri_uart_b11.h" 3 4
                                                                                                   _Bool 
# 462 "../hri/hri_uart_b11.h"
                                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 2);
 tmp |= value << 2;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_uart_clear_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg &= ~(0x1u << 2);
 ;
}

static inline void hri_uart_toggle_RX_INTERRUPT_MASK_RX_FIFO_0P5_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg ^= (0x1u << 2);
 ;
}

static inline void hri_uart_set_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg |= (0x1u << 3);
 ;
}

static inline 
# 494 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 494 "../hri/hri_uart_b11.h"
                  hri_uart_get_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->RX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 3))
       >> 3;
 return (
# 500 "../hri/hri_uart_b11.h" 3 4
        _Bool
# 500 "../hri/hri_uart_b11.h"
            )tmp;
}

static inline void hri_uart_write_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_bit(const void *const hw, 
# 503 "../hri/hri_uart_b11.h" 3 4
                                                                                                    _Bool 
# 503 "../hri/hri_uart_b11.h"
                                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 3);
 tmp |= value << 3;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_uart_clear_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg &= ~(0x1u << 3);
 ;
}

static inline void hri_uart_toggle_RX_INTERRUPT_MASK_RX_FIFO_0P75_FULL_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg ^= (0x1u << 3);
 ;
}

static inline void hri_uart_set_RX_INTERRUPT_MASK_TIMEOUT_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg |= (0x1u << 4);
 ;
}

static inline 
# 535 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 535 "../hri/hri_uart_b11.h"
                  hri_uart_get_RX_INTERRUPT_MASK_TIMEOUT_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->RX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 4)) >> 4;
 return (
# 540 "../hri/hri_uart_b11.h" 3 4
        _Bool
# 540 "../hri/hri_uart_b11.h"
            )tmp;
}

static inline void hri_uart_write_RX_INTERRUPT_MASK_TIMEOUT_MASK_bit(const void *const hw, 
# 543 "../hri/hri_uart_b11.h" 3 4
                                                                                          _Bool 
# 543 "../hri/hri_uart_b11.h"
                                                                                               value)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_uart_clear_RX_INTERRUPT_MASK_TIMEOUT_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_uart_toggle_RX_INTERRUPT_MASK_TIMEOUT_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg ^= (0x1u << 4);
 ;
}

static inline void hri_uart_set_RX_INTERRUPT_MASK_PARITY_ERROR_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg |= (0x1u << 5);
 ;
}

static inline 
# 575 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 575 "../hri/hri_uart_b11.h"
                  hri_uart_get_RX_INTERRUPT_MASK_PARITY_ERROR_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->RX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 580 "../hri/hri_uart_b11.h" 3 4
        _Bool
# 580 "../hri/hri_uart_b11.h"
            )tmp;
}

static inline void hri_uart_write_RX_INTERRUPT_MASK_PARITY_ERROR_MASK_bit(const void *const hw, 
# 583 "../hri/hri_uart_b11.h" 3 4
                                                                                               _Bool 
# 583 "../hri/hri_uart_b11.h"
                                                                                                    value)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_uart_clear_RX_INTERRUPT_MASK_PARITY_ERROR_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_uart_toggle_RX_INTERRUPT_MASK_PARITY_ERROR_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg ^= (0x1u << 5);
 ;
}

static inline void hri_uart_set_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg |= (0x1u << 6);
 ;
}

static inline 
# 615 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 615 "../hri/hri_uart_b11.h"
                  hri_uart_get_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->RX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 6)) >> 6;
 return (
# 620 "../hri/hri_uart_b11.h" 3 4
        _Bool
# 620 "../hri/hri_uart_b11.h"
            )tmp;
}

static inline void hri_uart_write_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_bit(const void *const hw, 
# 623 "../hri/hri_uart_b11.h" 3 4
                                                                                               _Bool 
# 623 "../hri/hri_uart_b11.h"
                                                                                                    value)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 6);
 tmp |= value << 6;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_uart_clear_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg &= ~(0x1u << 6);
 ;
}

static inline void hri_uart_toggle_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg ^= (0x1u << 6);
 ;
}

static inline void hri_uart_set_RX_INTERRUPT_MASK_FRAMING_ERROR_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg |= (0x1u << 7);
 ;
}

static inline 
# 655 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 655 "../hri/hri_uart_b11.h"
                  hri_uart_get_RX_INTERRUPT_MASK_FRAMING_ERROR_MASK_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->RX_INTERRUPT_MASK.reg;
 tmp = (tmp & (0x1u << 7)) >> 7;
 return (
# 660 "../hri/hri_uart_b11.h" 3 4
        _Bool
# 660 "../hri/hri_uart_b11.h"
            )tmp;
}

static inline void hri_uart_write_RX_INTERRUPT_MASK_FRAMING_ERROR_MASK_bit(const void *const hw, 
# 663 "../hri/hri_uart_b11.h" 3 4
                                                                                                _Bool 
# 663 "../hri/hri_uart_b11.h"
                                                                                                     value)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= ~(0x1u << 7);
 tmp |= value << 7;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg = tmp;
 ;
}

static inline void hri_uart_clear_RX_INTERRUPT_MASK_FRAMING_ERROR_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg &= ~(0x1u << 7);
 ;
}

static inline void hri_uart_toggle_RX_INTERRUPT_MASK_FRAMING_ERROR_MASK_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg ^= (0x1u << 7);
 ;
}

static inline void hri_uart_set_RX_INTERRUPT_MASK_reg(const void *const hw, hri_uart_rx_interrupt_mask_reg_t mask)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg |= mask;
 ;
}

static inline hri_uart_rx_interrupt_mask_reg_t hri_uart_get_RX_INTERRUPT_MASK_reg(const void *const hw,
                                                                                  hri_uart_rx_interrupt_mask_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->RX_INTERRUPT_MASK.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_uart_write_RX_INTERRUPT_MASK_reg(const void *const hw, hri_uart_rx_interrupt_mask_reg_t data)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg = data;
 ;
}

static inline void hri_uart_clear_RX_INTERRUPT_MASK_reg(const void *const hw, hri_uart_rx_interrupt_mask_reg_t mask)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg &= ~mask;
 ;
}

static inline void hri_uart_toggle_RX_INTERRUPT_MASK_reg(const void *const hw, hri_uart_rx_interrupt_mask_reg_t mask)
{
 ;
 ((Uart *)hw)->RX_INTERRUPT_MASK.reg ^= mask;
 ;
}

static inline hri_uart_rx_interrupt_mask_reg_t hri_uart_read_RX_INTERRUPT_MASK_reg(const void *const hw)
{
 return ((Uart *)hw)->RX_INTERRUPT_MASK.reg;
}

static inline void hri_uart_set_RECEIVE_TIMEOUT_TIMEOUT_VALUE_bf(const void *const hw,
                                                                 hri_uart_receive_timeout_reg_t mask)
{
 ;
 ((Uart *)hw)->RECEIVE_TIMEOUT.reg |= ((0xFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_uart_receive_timeout_reg_t
hri_uart_get_RECEIVE_TIMEOUT_TIMEOUT_VALUE_bf(const void *const hw, hri_uart_receive_timeout_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->RECEIVE_TIMEOUT.reg;
 tmp = (tmp & ((0xFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_uart_write_RECEIVE_TIMEOUT_TIMEOUT_VALUE_bf(const void *const hw,
                                                                   hri_uart_receive_timeout_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->RECEIVE_TIMEOUT.reg;
 tmp &= ~(0xFFu << 0);
 tmp |= ((0xFFu << 0) & ((data) << 0));
 ((Uart *)hw)->RECEIVE_TIMEOUT.reg = tmp;
 ;
}

static inline void hri_uart_clear_RECEIVE_TIMEOUT_TIMEOUT_VALUE_bf(const void *const hw,
                                                                   hri_uart_receive_timeout_reg_t mask)
{
 ;
 ((Uart *)hw)->RECEIVE_TIMEOUT.reg &= ~((0xFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_uart_toggle_RECEIVE_TIMEOUT_TIMEOUT_VALUE_bf(const void *const hw,
                                                                    hri_uart_receive_timeout_reg_t mask)
{
 ;
 ((Uart *)hw)->RECEIVE_TIMEOUT.reg ^= ((0xFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_uart_receive_timeout_reg_t hri_uart_read_RECEIVE_TIMEOUT_TIMEOUT_VALUE_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->RECEIVE_TIMEOUT.reg;
 tmp = (tmp & (0xFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_uart_set_RECEIVE_TIMEOUT_reg(const void *const hw, hri_uart_receive_timeout_reg_t mask)
{
 ;
 ((Uart *)hw)->RECEIVE_TIMEOUT.reg |= mask;
 ;
}

static inline hri_uart_receive_timeout_reg_t hri_uart_get_RECEIVE_TIMEOUT_reg(const void *const hw,
                                                                              hri_uart_receive_timeout_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->RECEIVE_TIMEOUT.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_uart_write_RECEIVE_TIMEOUT_reg(const void *const hw, hri_uart_receive_timeout_reg_t data)
{
 ;
 ((Uart *)hw)->RECEIVE_TIMEOUT.reg = data;
 ;
}

static inline void hri_uart_clear_RECEIVE_TIMEOUT_reg(const void *const hw, hri_uart_receive_timeout_reg_t mask)
{
 ;
 ((Uart *)hw)->RECEIVE_TIMEOUT.reg &= ~mask;
 ;
}

static inline void hri_uart_toggle_RECEIVE_TIMEOUT_reg(const void *const hw, hri_uart_receive_timeout_reg_t mask)
{
 ;
 ((Uart *)hw)->RECEIVE_TIMEOUT.reg ^= mask;
 ;
}

static inline hri_uart_receive_timeout_reg_t hri_uart_read_RECEIVE_TIMEOUT_reg(const void *const hw)
{
 return ((Uart *)hw)->RECEIVE_TIMEOUT.reg;
}

static inline void hri_uart_set_CONFIGURATION_NUMBER_OF_BITS_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->UART_CONFIGURATION.reg |= (0x1u << 0);
 ;
}

static inline 
# 832 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 832 "../hri/hri_uart_b11.h"
                  hri_uart_get_CONFIGURATION_NUMBER_OF_BITS_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->UART_CONFIGURATION.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 837 "../hri/hri_uart_b11.h" 3 4
        _Bool
# 837 "../hri/hri_uart_b11.h"
            )tmp;
}

static inline void hri_uart_write_CONFIGURATION_NUMBER_OF_BITS_bit(const void *const hw, 
# 840 "../hri/hri_uart_b11.h" 3 4
                                                                                        _Bool 
# 840 "../hri/hri_uart_b11.h"
                                                                                             value)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->UART_CONFIGURATION.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((Uart *)hw)->UART_CONFIGURATION.reg = tmp;
 ;
}

static inline void hri_uart_clear_CONFIGURATION_NUMBER_OF_BITS_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->UART_CONFIGURATION.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_uart_toggle_CONFIGURATION_NUMBER_OF_BITS_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->UART_CONFIGURATION.reg ^= (0x1u << 0);
 ;
}

static inline void hri_uart_set_CONFIGURATION_PARITY_ENABLE_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->UART_CONFIGURATION.reg |= (0x1u << 1);
 ;
}

static inline 
# 872 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 872 "../hri/hri_uart_b11.h"
                  hri_uart_get_CONFIGURATION_PARITY_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->UART_CONFIGURATION.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 877 "../hri/hri_uart_b11.h" 3 4
        _Bool
# 877 "../hri/hri_uart_b11.h"
            )tmp;
}

static inline void hri_uart_write_CONFIGURATION_PARITY_ENABLE_bit(const void *const hw, 
# 880 "../hri/hri_uart_b11.h" 3 4
                                                                                       _Bool 
# 880 "../hri/hri_uart_b11.h"
                                                                                            value)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->UART_CONFIGURATION.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((Uart *)hw)->UART_CONFIGURATION.reg = tmp;
 ;
}

static inline void hri_uart_clear_CONFIGURATION_PARITY_ENABLE_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->UART_CONFIGURATION.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_uart_toggle_CONFIGURATION_PARITY_ENABLE_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->UART_CONFIGURATION.reg ^= (0x1u << 1);
 ;
}

static inline void hri_uart_set_CONFIGURATION_STOP_BITS_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->UART_CONFIGURATION.reg |= (0x1u << 4);
 ;
}

static inline 
# 912 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 912 "../hri/hri_uart_b11.h"
                  hri_uart_get_CONFIGURATION_STOP_BITS_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->UART_CONFIGURATION.reg;
 tmp = (tmp & (0x1u << 4)) >> 4;
 return (
# 917 "../hri/hri_uart_b11.h" 3 4
        _Bool
# 917 "../hri/hri_uart_b11.h"
            )tmp;
}

static inline void hri_uart_write_CONFIGURATION_STOP_BITS_bit(const void *const hw, 
# 920 "../hri/hri_uart_b11.h" 3 4
                                                                                   _Bool 
# 920 "../hri/hri_uart_b11.h"
                                                                                        value)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->UART_CONFIGURATION.reg;
 tmp &= ~(0x1u << 4);
 tmp |= value << 4;
 ((Uart *)hw)->UART_CONFIGURATION.reg = tmp;
 ;
}

static inline void hri_uart_clear_CONFIGURATION_STOP_BITS_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->UART_CONFIGURATION.reg &= ~(0x1u << 4);
 ;
}

static inline void hri_uart_toggle_CONFIGURATION_STOP_BITS_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->UART_CONFIGURATION.reg ^= (0x1u << 4);
 ;
}

static inline void hri_uart_set_CONFIGURATION_CTS_ENABLE_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->UART_CONFIGURATION.reg |= (0x1u << 5);
 ;
}

static inline 
# 952 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 952 "../hri/hri_uart_b11.h"
                  hri_uart_get_CONFIGURATION_CTS_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->UART_CONFIGURATION.reg;
 tmp = (tmp & (0x1u << 5)) >> 5;
 return (
# 957 "../hri/hri_uart_b11.h" 3 4
        _Bool
# 957 "../hri/hri_uart_b11.h"
            )tmp;
}

static inline void hri_uart_write_CONFIGURATION_CTS_ENABLE_bit(const void *const hw, 
# 960 "../hri/hri_uart_b11.h" 3 4
                                                                                    _Bool 
# 960 "../hri/hri_uart_b11.h"
                                                                                         value)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->UART_CONFIGURATION.reg;
 tmp &= ~(0x1u << 5);
 tmp |= value << 5;
 ((Uart *)hw)->UART_CONFIGURATION.reg = tmp;
 ;
}

static inline void hri_uart_clear_CONFIGURATION_CTS_ENABLE_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->UART_CONFIGURATION.reg &= ~(0x1u << 5);
 ;
}

static inline void hri_uart_toggle_CONFIGURATION_CTS_ENABLE_bit(const void *const hw)
{
 ;
 ((Uart *)hw)->UART_CONFIGURATION.reg ^= (0x1u << 5);
 ;
}

static inline void hri_uart_set_CONFIGURATION_PARITY_MODE_bf(const void *const hw, hri_uart_configuration_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_CONFIGURATION.reg |= ((0x3u << 2) & ((mask) << 2));
 ;
}

static inline hri_uart_configuration_reg_t hri_uart_get_CONFIGURATION_PARITY_MODE_bf(const void *const hw,
                                                                                     hri_uart_configuration_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->UART_CONFIGURATION.reg;
 tmp = (tmp & ((0x3u << 2) & ((mask) << 2))) >> 2;
 return tmp;
}

static inline void hri_uart_write_CONFIGURATION_PARITY_MODE_bf(const void *const hw, hri_uart_configuration_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->UART_CONFIGURATION.reg;
 tmp &= ~(0x3u << 2);
 tmp |= ((0x3u << 2) & ((data) << 2));
 ((Uart *)hw)->UART_CONFIGURATION.reg = tmp;
 ;
}

static inline void hri_uart_clear_CONFIGURATION_PARITY_MODE_bf(const void *const hw, hri_uart_configuration_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_CONFIGURATION.reg &= ~((0x3u << 2) & ((mask) << 2));
 ;
}

static inline void hri_uart_toggle_CONFIGURATION_PARITY_MODE_bf(const void *const hw, hri_uart_configuration_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_CONFIGURATION.reg ^= ((0x3u << 2) & ((mask) << 2));
 ;
}

static inline hri_uart_configuration_reg_t hri_uart_read_CONFIGURATION_PARITY_MODE_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->UART_CONFIGURATION.reg;
 tmp = (tmp & (0x3u << 2)) >> 2;
 return tmp;
}

static inline void hri_uart_set_CONFIGURATION_reg(const void *const hw, hri_uart_configuration_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_CONFIGURATION.reg |= mask;
 ;
}

static inline hri_uart_configuration_reg_t hri_uart_get_CONFIGURATION_reg(const void *const hw,
                                                                          hri_uart_configuration_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->UART_CONFIGURATION.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_uart_write_CONFIGURATION_reg(const void *const hw, hri_uart_configuration_reg_t data)
{
 ;
 ((Uart *)hw)->UART_CONFIGURATION.reg = data;
 ;
}

static inline void hri_uart_clear_CONFIGURATION_reg(const void *const hw, hri_uart_configuration_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_CONFIGURATION.reg &= ~mask;
 ;
}

static inline void hri_uart_toggle_CONFIGURATION_reg(const void *const hw, hri_uart_configuration_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_CONFIGURATION.reg ^= mask;
 ;
}

static inline hri_uart_configuration_reg_t hri_uart_read_CONFIGURATION_reg(const void *const hw)
{
 return ((Uart *)hw)->UART_CONFIGURATION.reg;
}

static inline void hri_uart_set_BAUD_RATE_FRACTIONAL_DIVISION_bf(const void *const hw, hri_uart_baud_rate_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_BAUD_RATE.reg |= ((0x7u << 0) & ((mask) << 0));
 ;
}

static inline hri_uart_baud_rate_reg_t hri_uart_get_BAUD_RATE_FRACTIONAL_DIVISION_bf(const void *const hw,
                                                                                     hri_uart_baud_rate_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Uart *)hw)->UART_BAUD_RATE.reg;
 tmp = (tmp & ((0x7u << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_uart_write_BAUD_RATE_FRACTIONAL_DIVISION_bf(const void *const hw, hri_uart_baud_rate_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((Uart *)hw)->UART_BAUD_RATE.reg;
 tmp &= ~(0x7u << 0);
 tmp |= ((0x7u << 0) & ((data) << 0));
 ((Uart *)hw)->UART_BAUD_RATE.reg = tmp;
 ;
}

static inline void hri_uart_clear_BAUD_RATE_FRACTIONAL_DIVISION_bf(const void *const hw, hri_uart_baud_rate_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_BAUD_RATE.reg &= ~((0x7u << 0) & ((mask) << 0));
 ;
}

static inline void hri_uart_toggle_BAUD_RATE_FRACTIONAL_DIVISION_bf(const void *const hw, hri_uart_baud_rate_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_BAUD_RATE.reg ^= ((0x7u << 0) & ((mask) << 0));
 ;
}

static inline hri_uart_baud_rate_reg_t hri_uart_read_BAUD_RATE_FRACTIONAL_DIVISION_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((Uart *)hw)->UART_BAUD_RATE.reg;
 tmp = (tmp & (0x7u << 0)) >> 0;
 return tmp;
}

static inline void hri_uart_set_BAUD_RATE_INTEGER_DIVISION_bf(const void *const hw, hri_uart_baud_rate_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_BAUD_RATE.reg |= ((0x1FFFu << 3) & ((mask) << 3));
 ;
}

static inline hri_uart_baud_rate_reg_t hri_uart_get_BAUD_RATE_INTEGER_DIVISION_bf(const void *const hw,
                                                                                  hri_uart_baud_rate_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Uart *)hw)->UART_BAUD_RATE.reg;
 tmp = (tmp & ((0x1FFFu << 3) & ((mask) << 3))) >> 3;
 return tmp;
}

static inline void hri_uart_write_BAUD_RATE_INTEGER_DIVISION_bf(const void *const hw, hri_uart_baud_rate_reg_t data)
{
 uint16_t tmp;
 ;
 tmp = ((Uart *)hw)->UART_BAUD_RATE.reg;
 tmp &= ~(0x1FFFu << 3);
 tmp |= ((0x1FFFu << 3) & ((data) << 3));
 ((Uart *)hw)->UART_BAUD_RATE.reg = tmp;
 ;
}

static inline void hri_uart_clear_BAUD_RATE_INTEGER_DIVISION_bf(const void *const hw, hri_uart_baud_rate_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_BAUD_RATE.reg &= ~((0x1FFFu << 3) & ((mask) << 3));
 ;
}

static inline void hri_uart_toggle_BAUD_RATE_INTEGER_DIVISION_bf(const void *const hw, hri_uart_baud_rate_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_BAUD_RATE.reg ^= ((0x1FFFu << 3) & ((mask) << 3));
 ;
}

static inline hri_uart_baud_rate_reg_t hri_uart_read_BAUD_RATE_INTEGER_DIVISION_bf(const void *const hw)
{
 uint16_t tmp;
 tmp = ((Uart *)hw)->UART_BAUD_RATE.reg;
 tmp = (tmp & (0x1FFFu << 3)) >> 3;
 return tmp;
}

static inline void hri_uart_set_BAUD_RATE_reg(const void *const hw, hri_uart_baud_rate_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_BAUD_RATE.reg |= mask;
 ;
}

static inline hri_uart_baud_rate_reg_t hri_uart_get_BAUD_RATE_reg(const void *const hw, hri_uart_baud_rate_reg_t mask)
{
 uint16_t tmp;
 tmp = ((Uart *)hw)->UART_BAUD_RATE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_uart_write_BAUD_RATE_reg(const void *const hw, hri_uart_baud_rate_reg_t data)
{
 ;
 ((Uart *)hw)->UART_BAUD_RATE.reg = data;
 ;
}

static inline void hri_uart_clear_BAUD_RATE_reg(const void *const hw, hri_uart_baud_rate_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_BAUD_RATE.reg &= ~mask;
 ;
}

static inline void hri_uart_toggle_BAUD_RATE_reg(const void *const hw, hri_uart_baud_rate_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_BAUD_RATE.reg ^= mask;
 ;
}

static inline hri_uart_baud_rate_reg_t hri_uart_read_BAUD_RATE_reg(const void *const hw)
{
 return ((Uart *)hw)->UART_BAUD_RATE.reg;
}

static inline void hri_uart_set_CLOCK_SOURCE_CLOCK_SELECT_bf(const void *const hw, hri_uart_clock_source_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_CLOCK_SOURCE.reg |= ((0x3u << 0) & ((mask) << 0));
 ;
}

static inline hri_uart_clock_source_reg_t hri_uart_get_CLOCK_SOURCE_CLOCK_SELECT_bf(const void *const hw,
                                                                                    hri_uart_clock_source_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->UART_CLOCK_SOURCE.reg;
 tmp = (tmp & ((0x3u << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_uart_write_CLOCK_SOURCE_CLOCK_SELECT_bf(const void *const hw, hri_uart_clock_source_reg_t data)
{
 uint8_t tmp;
 ;
 tmp = ((Uart *)hw)->UART_CLOCK_SOURCE.reg;
 tmp &= ~(0x3u << 0);
 tmp |= ((0x3u << 0) & ((data) << 0));
 ((Uart *)hw)->UART_CLOCK_SOURCE.reg = tmp;
 ;
}

static inline void hri_uart_clear_CLOCK_SOURCE_CLOCK_SELECT_bf(const void *const hw, hri_uart_clock_source_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_CLOCK_SOURCE.reg &= ~((0x3u << 0) & ((mask) << 0));
 ;
}

static inline void hri_uart_toggle_CLOCK_SOURCE_CLOCK_SELECT_bf(const void *const hw, hri_uart_clock_source_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_CLOCK_SOURCE.reg ^= ((0x3u << 0) & ((mask) << 0));
 ;
}

static inline hri_uart_clock_source_reg_t hri_uart_read_CLOCK_SOURCE_CLOCK_SELECT_bf(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->UART_CLOCK_SOURCE.reg;
 tmp = (tmp & (0x3u << 0)) >> 0;
 return tmp;
}

static inline void hri_uart_set_CLOCK_SOURCE_reg(const void *const hw, hri_uart_clock_source_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_CLOCK_SOURCE.reg |= mask;
 ;
}

static inline hri_uart_clock_source_reg_t hri_uart_get_CLOCK_SOURCE_reg(const void *const hw,
                                                                        hri_uart_clock_source_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->UART_CLOCK_SOURCE.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_uart_write_CLOCK_SOURCE_reg(const void *const hw, hri_uart_clock_source_reg_t data)
{
 ;
 ((Uart *)hw)->UART_CLOCK_SOURCE.reg = data;
 ;
}

static inline void hri_uart_clear_CLOCK_SOURCE_reg(const void *const hw, hri_uart_clock_source_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_CLOCK_SOURCE.reg &= ~mask;
 ;
}

static inline void hri_uart_toggle_CLOCK_SOURCE_reg(const void *const hw, hri_uart_clock_source_reg_t mask)
{
 ;
 ((Uart *)hw)->UART_CLOCK_SOURCE.reg ^= mask;
 ;
}

static inline hri_uart_clock_source_reg_t hri_uart_read_CLOCK_SOURCE_reg(const void *const hw)
{
 return ((Uart *)hw)->UART_CLOCK_SOURCE.reg;
}

static inline 
# 1306 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 1306 "../hri/hri_uart_b11.h"
                  hri_uart_get_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_bit(const void *const hw)
{
 return (((Uart *)hw)->TRANSMIT_STATUS.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 1312 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 1312 "../hri/hri_uart_b11.h"
                  hri_uart_get_TRANSMIT_STATUS_TX_FIFO_0P25_EMPTY_bit(const void *const hw)
{
 return (((Uart *)hw)->TRANSMIT_STATUS.reg & (0x1u << 1))
        >> 1;
}

static inline 
# 1318 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 1318 "../hri/hri_uart_b11.h"
                  hri_uart_get_TRANSMIT_STATUS_TX_FIFO_0P5_EMPTY_bit(const void *const hw)
{
 return (((Uart *)hw)->TRANSMIT_STATUS.reg & (0x1u << 2))
        >> 2;
}

static inline 
# 1324 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 1324 "../hri/hri_uart_b11.h"
                  hri_uart_get_TRANSMIT_STATUS_TX_FIFO_0P75_EMPTY_bit(const void *const hw)
{
 return (((Uart *)hw)->TRANSMIT_STATUS.reg & (0x1u << 3))
        >> 3;
}

static inline 
# 1330 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 1330 "../hri/hri_uart_b11.h"
                  hri_uart_get_TRANSMIT_STATUS_TX_FIFO_EMPTY_bit(const void *const hw)
{
 return (((Uart *)hw)->TRANSMIT_STATUS.reg & (0x1u << 4))
        >> 4;
}

static inline 
# 1336 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 1336 "../hri/hri_uart_b11.h"
                  hri_uart_get_TRANSMIT_STATUS_CTS_ACTIVE_bit(const void *const hw)
{
 return (((Uart *)hw)->TRANSMIT_STATUS.reg & (0x1u << 5))
        >> 5;
}

static inline hri_uart_transmit_status_reg_t hri_uart_get_TRANSMIT_STATUS_reg(const void *const hw,
                                                                              hri_uart_transmit_status_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->TRANSMIT_STATUS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_uart_transmit_status_reg_t hri_uart_read_TRANSMIT_STATUS_reg(const void *const hw)
{
 return ((Uart *)hw)->TRANSMIT_STATUS.reg;
}

static inline hri_uart_receive_data_reg_t hri_uart_get_RECEIVE_DATA_RX_BYTE_bf(const void *const hw,
                                                                               hri_uart_receive_data_reg_t mask)
{
 return (((Uart *)hw)->RECEIVE_DATA.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_uart_receive_data_reg_t hri_uart_read_RECEIVE_DATA_RX_BYTE_bf(const void *const hw)
{
 return (((Uart *)hw)->RECEIVE_DATA.reg & (0xFFu << 0)) >> 0;
}

static inline hri_uart_receive_data_reg_t hri_uart_get_RECEIVE_DATA_reg(const void *const hw,
                                                                        hri_uart_receive_data_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->RECEIVE_DATA.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_uart_receive_data_reg_t hri_uart_read_RECEIVE_DATA_reg(const void *const hw)
{
 return ((Uart *)hw)->RECEIVE_DATA.reg;
}

static inline 
# 1381 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 1381 "../hri/hri_uart_b11.h"
                  hri_uart_get_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY_bit(const void *const hw)
{
 return (((Uart *)hw)->RECEIVE_STATUS.reg & (0x1u << 0))
        >> 0;
}

static inline 
# 1387 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 1387 "../hri/hri_uart_b11.h"
                  hri_uart_get_RECEIVE_STATUS_RX_FIFO_0P25_FULL_bit(const void *const hw)
{
 return (((Uart *)hw)->RECEIVE_STATUS.reg & (0x1u << 1))
        >> 1;
}

static inline 
# 1393 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 1393 "../hri/hri_uart_b11.h"
                  hri_uart_get_RECEIVE_STATUS_RX_FIFO_0P5_FULL_bit(const void *const hw)
{
 return (((Uart *)hw)->RECEIVE_STATUS.reg & (0x1u << 2))
        >> 2;
}

static inline 
# 1399 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 1399 "../hri/hri_uart_b11.h"
                  hri_uart_get_RECEIVE_STATUS_RX_FIFO_0P75_FULL_bit(const void *const hw)
{
 return (((Uart *)hw)->RECEIVE_STATUS.reg & (0x1u << 3))
        >> 3;
}

static inline 
# 1405 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 1405 "../hri/hri_uart_b11.h"
                  hri_uart_get_RECEIVE_STATUS_TIMEOUT_bit(const void *const hw)
{
 return (((Uart *)hw)->RECEIVE_STATUS.reg & (0x1u << 4)) >> 4;
}

static inline 
# 1410 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 1410 "../hri/hri_uart_b11.h"
                  hri_uart_get_RECEIVE_STATUS_PARITY_ERROR_bit(const void *const hw)
{
 return (((Uart *)hw)->RECEIVE_STATUS.reg & (0x1u << 5))
        >> 5;
}

static inline 
# 1416 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 1416 "../hri/hri_uart_b11.h"
                  hri_uart_get_RECEIVE_STATUS_FIFO_OVERRUN_bit(const void *const hw)
{
 return (((Uart *)hw)->RECEIVE_STATUS.reg & (0x1u << 6))
        >> 6;
}

static inline 
# 1422 "../hri/hri_uart_b11.h" 3 4
             _Bool 
# 1422 "../hri/hri_uart_b11.h"
                  hri_uart_get_RECEIVE_STATUS_FRAMING_ERROR_bit(const void *const hw)
{
 return (((Uart *)hw)->RECEIVE_STATUS.reg & (0x1u << 7))
        >> 7;
}

static inline hri_uart_receive_status_reg_t hri_uart_get_RECEIVE_STATUS_reg(const void *const hw,
                                                                            hri_uart_receive_status_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Uart *)hw)->RECEIVE_STATUS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_uart_receive_status_reg_t hri_uart_read_RECEIVE_STATUS_reg(const void *const hw)
{
 return ((Uart *)hw)->RECEIVE_STATUS.reg;
}
# 65 "../hri/hri_b11.h" 2
# 1 "../hri/hri_wdt_b11.h" 1
# 45 "../hri/hri_wdt_b11.h"
#define _HRI_WDT_B11_H_INCLUDED_ 
# 58 "../hri/hri_wdt_b11.h"
#define WDT_CRITICAL_SECTION_ENTER() 
#define WDT_CRITICAL_SECTION_LEAVE() 


typedef uint32_t hri_wdt_wdogload_reg_t;
typedef uint32_t hri_wdt_wdoglock_reg_t;
typedef uint32_t hri_wdt_wdogvalue_reg_t;
typedef uint8_t hri_wdt_wdogcontrol_reg_t;
typedef uint8_t hri_wdt_wdogintclr_reg_t;
typedef uint8_t hri_wdt_wdogitcr_reg_t;
typedef uint8_t hri_wdt_wdogitop_reg_t;
typedef uint8_t hri_wdt_wdogmis_reg_t;
typedef uint8_t hri_wdt_wdogpcellid0_reg_t;
typedef uint8_t hri_wdt_wdogpcellid1_reg_t;
typedef uint8_t hri_wdt_wdogpcellid2_reg_t;
typedef uint8_t hri_wdt_wdogpcellid3_reg_t;
typedef uint8_t hri_wdt_wdogperiphid0_reg_t;
typedef uint8_t hri_wdt_wdogperiphid1_reg_t;
typedef uint8_t hri_wdt_wdogperiphid2_reg_t;
typedef uint8_t hri_wdt_wdogperiphid3_reg_t;
typedef uint8_t hri_wdt_wdogperiphid4_reg_t;
typedef uint8_t hri_wdt_wdogperiphid5_reg_t;
typedef uint8_t hri_wdt_wdogperiphid6_reg_t;
typedef uint8_t hri_wdt_wdogperiphid7_reg_t;
typedef uint8_t hri_wdt_wdogris_reg_t;

static inline void hri_wdt_write_WDOGINTCLR_reg(const void *const hw, hri_wdt_wdogintclr_reg_t data)
{
 ;
 ((Wdt *)hw)->WDOGINTCLR.reg = data;
 ;
}

static inline void hri_wdt_set_WDOGLOAD_WDOGLOAD_bf(const void *const hw, hri_wdt_wdogload_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGLOAD.reg |= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_wdt_wdogload_reg_t hri_wdt_get_WDOGLOAD_WDOGLOAD_bf(const void *const hw, hri_wdt_wdogload_reg_t mask)
{
 uint32_t tmp;
 tmp = ((Wdt *)hw)->WDOGLOAD.reg;
 tmp = (tmp & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
 return tmp;
}

static inline void hri_wdt_write_WDOGLOAD_WDOGLOAD_bf(const void *const hw, hri_wdt_wdogload_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((Wdt *)hw)->WDOGLOAD.reg;
 tmp &= ~(0xFFFFFFFFu << 0);
 tmp |= ((0xFFFFFFFFu << 0) & ((data) << 0));
 ((Wdt *)hw)->WDOGLOAD.reg = tmp;
 ;
}

static inline void hri_wdt_clear_WDOGLOAD_WDOGLOAD_bf(const void *const hw, hri_wdt_wdogload_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGLOAD.reg &= ~((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline void hri_wdt_toggle_WDOGLOAD_WDOGLOAD_bf(const void *const hw, hri_wdt_wdogload_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGLOAD.reg ^= ((0xFFFFFFFFu << 0) & ((mask) << 0));
 ;
}

static inline hri_wdt_wdogload_reg_t hri_wdt_read_WDOGLOAD_WDOGLOAD_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((Wdt *)hw)->WDOGLOAD.reg;
 tmp = (tmp & (0xFFFFFFFFu << 0)) >> 0;
 return tmp;
}

static inline void hri_wdt_set_WDOGLOAD_reg(const void *const hw, hri_wdt_wdogload_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGLOAD.reg |= mask;
 ;
}

static inline hri_wdt_wdogload_reg_t hri_wdt_get_WDOGLOAD_reg(const void *const hw, hri_wdt_wdogload_reg_t mask)
{
 uint32_t tmp;
 tmp = ((Wdt *)hw)->WDOGLOAD.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_wdt_write_WDOGLOAD_reg(const void *const hw, hri_wdt_wdogload_reg_t data)
{
 ;
 ((Wdt *)hw)->WDOGLOAD.reg = data;
 ;
}

static inline void hri_wdt_clear_WDOGLOAD_reg(const void *const hw, hri_wdt_wdogload_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGLOAD.reg &= ~mask;
 ;
}

static inline void hri_wdt_toggle_WDOGLOAD_reg(const void *const hw, hri_wdt_wdogload_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGLOAD.reg ^= mask;
 ;
}

static inline hri_wdt_wdogload_reg_t hri_wdt_read_WDOGLOAD_reg(const void *const hw)
{
 return ((Wdt *)hw)->WDOGLOAD.reg;
}

static inline void hri_wdt_set_WDOGCONTROL_INTEN_bit(const void *const hw)
{
 ;
 ((Wdt *)hw)->WDOGCONTROL.reg |= (0x1u << 0);
 ;
}

static inline 
# 187 "../hri/hri_wdt_b11.h" 3 4
             _Bool 
# 187 "../hri/hri_wdt_b11.h"
                  hri_wdt_get_WDOGCONTROL_INTEN_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGCONTROL.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 192 "../hri/hri_wdt_b11.h" 3 4
        _Bool
# 192 "../hri/hri_wdt_b11.h"
            )tmp;
}

static inline void hri_wdt_write_WDOGCONTROL_INTEN_bit(const void *const hw, 
# 195 "../hri/hri_wdt_b11.h" 3 4
                                                                            _Bool 
# 195 "../hri/hri_wdt_b11.h"
                                                                                 value)
{
 uint8_t tmp;
 ;
 tmp = ((Wdt *)hw)->WDOGCONTROL.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((Wdt *)hw)->WDOGCONTROL.reg = tmp;
 ;
}

static inline void hri_wdt_clear_WDOGCONTROL_INTEN_bit(const void *const hw)
{
 ;
 ((Wdt *)hw)->WDOGCONTROL.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_wdt_toggle_WDOGCONTROL_INTEN_bit(const void *const hw)
{
 ;
 ((Wdt *)hw)->WDOGCONTROL.reg ^= (0x1u << 0);
 ;
}

static inline void hri_wdt_set_WDOGCONTROL_RESEN_bit(const void *const hw)
{
 ;
 ((Wdt *)hw)->WDOGCONTROL.reg |= (0x1u << 1);
 ;
}

static inline 
# 227 "../hri/hri_wdt_b11.h" 3 4
             _Bool 
# 227 "../hri/hri_wdt_b11.h"
                  hri_wdt_get_WDOGCONTROL_RESEN_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGCONTROL.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 232 "../hri/hri_wdt_b11.h" 3 4
        _Bool
# 232 "../hri/hri_wdt_b11.h"
            )tmp;
}

static inline void hri_wdt_write_WDOGCONTROL_RESEN_bit(const void *const hw, 
# 235 "../hri/hri_wdt_b11.h" 3 4
                                                                            _Bool 
# 235 "../hri/hri_wdt_b11.h"
                                                                                 value)
{
 uint8_t tmp;
 ;
 tmp = ((Wdt *)hw)->WDOGCONTROL.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((Wdt *)hw)->WDOGCONTROL.reg = tmp;
 ;
}

static inline void hri_wdt_clear_WDOGCONTROL_RESEN_bit(const void *const hw)
{
 ;
 ((Wdt *)hw)->WDOGCONTROL.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_wdt_toggle_WDOGCONTROL_RESEN_bit(const void *const hw)
{
 ;
 ((Wdt *)hw)->WDOGCONTROL.reg ^= (0x1u << 1);
 ;
}

static inline void hri_wdt_set_WDOGCONTROL_reg(const void *const hw, hri_wdt_wdogcontrol_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGCONTROL.reg |= mask;
 ;
}

static inline hri_wdt_wdogcontrol_reg_t hri_wdt_get_WDOGCONTROL_reg(const void *const hw,
                                                                    hri_wdt_wdogcontrol_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGCONTROL.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_wdt_write_WDOGCONTROL_reg(const void *const hw, hri_wdt_wdogcontrol_reg_t data)
{
 ;
 ((Wdt *)hw)->WDOGCONTROL.reg = data;
 ;
}

static inline void hri_wdt_clear_WDOGCONTROL_reg(const void *const hw, hri_wdt_wdogcontrol_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGCONTROL.reg &= ~mask;
 ;
}

static inline void hri_wdt_toggle_WDOGCONTROL_reg(const void *const hw, hri_wdt_wdogcontrol_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGCONTROL.reg ^= mask;
 ;
}

static inline hri_wdt_wdogcontrol_reg_t hri_wdt_read_WDOGCONTROL_reg(const void *const hw)
{
 return ((Wdt *)hw)->WDOGCONTROL.reg;
}

static inline void hri_wdt_set_WDOGLOCK_ENABLE_STATUS_bit(const void *const hw)
{
 ;
 ((Wdt *)hw)->WDOGLOCK.reg |= (0x1u << 0);
 ;
}

static inline 
# 309 "../hri/hri_wdt_b11.h" 3 4
             _Bool 
# 309 "../hri/hri_wdt_b11.h"
                  hri_wdt_get_WDOGLOCK_ENABLE_STATUS_bit(const void *const hw)
{
 uint32_t tmp;
 tmp = ((Wdt *)hw)->WDOGLOCK.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 314 "../hri/hri_wdt_b11.h" 3 4
        _Bool
# 314 "../hri/hri_wdt_b11.h"
            )tmp;
}

static inline void hri_wdt_write_WDOGLOCK_ENABLE_STATUS_bit(const void *const hw, 
# 317 "../hri/hri_wdt_b11.h" 3 4
                                                                                 _Bool 
# 317 "../hri/hri_wdt_b11.h"
                                                                                      value)
{
 uint32_t tmp;
 ;
 tmp = ((Wdt *)hw)->WDOGLOCK.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((Wdt *)hw)->WDOGLOCK.reg = tmp;
 ;
}

static inline void hri_wdt_clear_WDOGLOCK_ENABLE_STATUS_bit(const void *const hw)
{
 ;
 ((Wdt *)hw)->WDOGLOCK.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_wdt_toggle_WDOGLOCK_ENABLE_STATUS_bit(const void *const hw)
{
 ;
 ((Wdt *)hw)->WDOGLOCK.reg ^= (0x1u << 0);
 ;
}

static inline void hri_wdt_set_WDOGLOCK_ENABLE_REGISTER_WRITES_bf(const void *const hw, hri_wdt_wdoglock_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGLOCK.reg |= ((0x7FFFFFFFu << 1) & ((mask) << 1));
 ;
}

static inline hri_wdt_wdoglock_reg_t hri_wdt_get_WDOGLOCK_ENABLE_REGISTER_WRITES_bf(const void *const hw,
                                                                                    hri_wdt_wdoglock_reg_t mask)
{
 uint32_t tmp;
 tmp = ((Wdt *)hw)->WDOGLOCK.reg;
 tmp = (tmp & ((0x7FFFFFFFu << 1) & ((mask) << 1))) >> 1;
 return tmp;
}

static inline void hri_wdt_write_WDOGLOCK_ENABLE_REGISTER_WRITES_bf(const void *const hw, hri_wdt_wdoglock_reg_t data)
{
 uint32_t tmp;
 ;
 tmp = ((Wdt *)hw)->WDOGLOCK.reg;
 tmp &= ~(0x7FFFFFFFu << 1);
 tmp |= ((0x7FFFFFFFu << 1) & ((data) << 1));
 ((Wdt *)hw)->WDOGLOCK.reg = tmp;
 ;
}

static inline void hri_wdt_clear_WDOGLOCK_ENABLE_REGISTER_WRITES_bf(const void *const hw, hri_wdt_wdoglock_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGLOCK.reg &= ~((0x7FFFFFFFu << 1) & ((mask) << 1));
 ;
}

static inline void hri_wdt_toggle_WDOGLOCK_ENABLE_REGISTER_WRITES_bf(const void *const hw, hri_wdt_wdoglock_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGLOCK.reg ^= ((0x7FFFFFFFu << 1) & ((mask) << 1));
 ;
}

static inline hri_wdt_wdoglock_reg_t hri_wdt_read_WDOGLOCK_ENABLE_REGISTER_WRITES_bf(const void *const hw)
{
 uint32_t tmp;
 tmp = ((Wdt *)hw)->WDOGLOCK.reg;
 tmp = (tmp & (0x7FFFFFFFu << 1)) >> 1;
 return tmp;
}

static inline void hri_wdt_set_WDOGLOCK_reg(const void *const hw, hri_wdt_wdoglock_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGLOCK.reg |= mask;
 ;
}

static inline hri_wdt_wdoglock_reg_t hri_wdt_get_WDOGLOCK_reg(const void *const hw, hri_wdt_wdoglock_reg_t mask)
{
 uint32_t tmp;
 tmp = ((Wdt *)hw)->WDOGLOCK.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_wdt_write_WDOGLOCK_reg(const void *const hw, hri_wdt_wdoglock_reg_t data)
{
 ;
 ((Wdt *)hw)->WDOGLOCK.reg = data;
 ;
}

static inline void hri_wdt_clear_WDOGLOCK_reg(const void *const hw, hri_wdt_wdoglock_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGLOCK.reg &= ~mask;
 ;
}

static inline void hri_wdt_toggle_WDOGLOCK_reg(const void *const hw, hri_wdt_wdoglock_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGLOCK.reg ^= mask;
 ;
}

static inline hri_wdt_wdoglock_reg_t hri_wdt_read_WDOGLOCK_reg(const void *const hw)
{
 return ((Wdt *)hw)->WDOGLOCK.reg;
}

static inline void hri_wdt_set_WDOGITCR_ENABLE_bit(const void *const hw)
{
 ;
 ((Wdt *)hw)->WDOGITCR.reg |= (0x1u << 0);
 ;
}

static inline 
# 439 "../hri/hri_wdt_b11.h" 3 4
             _Bool 
# 439 "../hri/hri_wdt_b11.h"
                  hri_wdt_get_WDOGITCR_ENABLE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGITCR.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 444 "../hri/hri_wdt_b11.h" 3 4
        _Bool
# 444 "../hri/hri_wdt_b11.h"
            )tmp;
}

static inline void hri_wdt_write_WDOGITCR_ENABLE_bit(const void *const hw, 
# 447 "../hri/hri_wdt_b11.h" 3 4
                                                                          _Bool 
# 447 "../hri/hri_wdt_b11.h"
                                                                               value)
{
 uint8_t tmp;
 ;
 tmp = ((Wdt *)hw)->WDOGITCR.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((Wdt *)hw)->WDOGITCR.reg = tmp;
 ;
}

static inline void hri_wdt_clear_WDOGITCR_ENABLE_bit(const void *const hw)
{
 ;
 ((Wdt *)hw)->WDOGITCR.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_wdt_toggle_WDOGITCR_ENABLE_bit(const void *const hw)
{
 ;
 ((Wdt *)hw)->WDOGITCR.reg ^= (0x1u << 0);
 ;
}

static inline void hri_wdt_set_WDOGITCR_reg(const void *const hw, hri_wdt_wdogitcr_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGITCR.reg |= mask;
 ;
}

static inline hri_wdt_wdogitcr_reg_t hri_wdt_get_WDOGITCR_reg(const void *const hw, hri_wdt_wdogitcr_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGITCR.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_wdt_write_WDOGITCR_reg(const void *const hw, hri_wdt_wdogitcr_reg_t data)
{
 ;
 ((Wdt *)hw)->WDOGITCR.reg = data;
 ;
}

static inline void hri_wdt_clear_WDOGITCR_reg(const void *const hw, hri_wdt_wdogitcr_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGITCR.reg &= ~mask;
 ;
}

static inline void hri_wdt_toggle_WDOGITCR_reg(const void *const hw, hri_wdt_wdogitcr_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGITCR.reg ^= mask;
 ;
}

static inline hri_wdt_wdogitcr_reg_t hri_wdt_read_WDOGITCR_reg(const void *const hw)
{
 return ((Wdt *)hw)->WDOGITCR.reg;
}

static inline void hri_wdt_set_WDOGITOP_WDOGRES_VALUE_bit(const void *const hw)
{
 ;
 ((Wdt *)hw)->WDOGITOP.reg |= (0x1u << 0);
 ;
}

static inline 
# 520 "../hri/hri_wdt_b11.h" 3 4
             _Bool 
# 520 "../hri/hri_wdt_b11.h"
                  hri_wdt_get_WDOGITOP_WDOGRES_VALUE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGITOP.reg;
 tmp = (tmp & (0x1u << 0)) >> 0;
 return (
# 525 "../hri/hri_wdt_b11.h" 3 4
        _Bool
# 525 "../hri/hri_wdt_b11.h"
            )tmp;
}

static inline void hri_wdt_write_WDOGITOP_WDOGRES_VALUE_bit(const void *const hw, 
# 528 "../hri/hri_wdt_b11.h" 3 4
                                                                                 _Bool 
# 528 "../hri/hri_wdt_b11.h"
                                                                                      value)
{
 uint8_t tmp;
 ;
 tmp = ((Wdt *)hw)->WDOGITOP.reg;
 tmp &= ~(0x1u << 0);
 tmp |= value << 0;
 ((Wdt *)hw)->WDOGITOP.reg = tmp;
 ;
}

static inline void hri_wdt_clear_WDOGITOP_WDOGRES_VALUE_bit(const void *const hw)
{
 ;
 ((Wdt *)hw)->WDOGITOP.reg &= ~(0x1u << 0);
 ;
}

static inline void hri_wdt_toggle_WDOGITOP_WDOGRES_VALUE_bit(const void *const hw)
{
 ;
 ((Wdt *)hw)->WDOGITOP.reg ^= (0x1u << 0);
 ;
}

static inline void hri_wdt_set_WDOGITOP_WDOGINT_VALUE_bit(const void *const hw)
{
 ;
 ((Wdt *)hw)->WDOGITOP.reg |= (0x1u << 1);
 ;
}

static inline 
# 560 "../hri/hri_wdt_b11.h" 3 4
             _Bool 
# 560 "../hri/hri_wdt_b11.h"
                  hri_wdt_get_WDOGITOP_WDOGINT_VALUE_bit(const void *const hw)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGITOP.reg;
 tmp = (tmp & (0x1u << 1)) >> 1;
 return (
# 565 "../hri/hri_wdt_b11.h" 3 4
        _Bool
# 565 "../hri/hri_wdt_b11.h"
            )tmp;
}

static inline void hri_wdt_write_WDOGITOP_WDOGINT_VALUE_bit(const void *const hw, 
# 568 "../hri/hri_wdt_b11.h" 3 4
                                                                                 _Bool 
# 568 "../hri/hri_wdt_b11.h"
                                                                                      value)
{
 uint8_t tmp;
 ;
 tmp = ((Wdt *)hw)->WDOGITOP.reg;
 tmp &= ~(0x1u << 1);
 tmp |= value << 1;
 ((Wdt *)hw)->WDOGITOP.reg = tmp;
 ;
}

static inline void hri_wdt_clear_WDOGITOP_WDOGINT_VALUE_bit(const void *const hw)
{
 ;
 ((Wdt *)hw)->WDOGITOP.reg &= ~(0x1u << 1);
 ;
}

static inline void hri_wdt_toggle_WDOGITOP_WDOGINT_VALUE_bit(const void *const hw)
{
 ;
 ((Wdt *)hw)->WDOGITOP.reg ^= (0x1u << 1);
 ;
}

static inline void hri_wdt_set_WDOGITOP_reg(const void *const hw, hri_wdt_wdogitop_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGITOP.reg |= mask;
 ;
}

static inline hri_wdt_wdogitop_reg_t hri_wdt_get_WDOGITOP_reg(const void *const hw, hri_wdt_wdogitop_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGITOP.reg;
 tmp &= mask;
 return tmp;
}

static inline void hri_wdt_write_WDOGITOP_reg(const void *const hw, hri_wdt_wdogitop_reg_t data)
{
 ;
 ((Wdt *)hw)->WDOGITOP.reg = data;
 ;
}

static inline void hri_wdt_clear_WDOGITOP_reg(const void *const hw, hri_wdt_wdogitop_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGITOP.reg &= ~mask;
 ;
}

static inline void hri_wdt_toggle_WDOGITOP_reg(const void *const hw, hri_wdt_wdogitop_reg_t mask)
{
 ;
 ((Wdt *)hw)->WDOGITOP.reg ^= mask;
 ;
}

static inline hri_wdt_wdogitop_reg_t hri_wdt_read_WDOGITOP_reg(const void *const hw)
{
 return ((Wdt *)hw)->WDOGITOP.reg;
}

static inline hri_wdt_wdogvalue_reg_t hri_wdt_get_WDOGVALUE_WDOGVALUE_bf(const void *const hw,
                                                                         hri_wdt_wdogvalue_reg_t mask)
{
 return (((Wdt *)hw)->WDOGVALUE.reg & ((0xFFFFFFFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_wdt_wdogvalue_reg_t hri_wdt_read_WDOGVALUE_WDOGVALUE_bf(const void *const hw)
{
 return (((Wdt *)hw)->WDOGVALUE.reg & (0xFFFFFFFFu << 0)) >> 0;
}

static inline hri_wdt_wdogvalue_reg_t hri_wdt_get_WDOGVALUE_reg(const void *const hw, hri_wdt_wdogvalue_reg_t mask)
{
 uint32_t tmp;
 tmp = ((Wdt *)hw)->WDOGVALUE.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_wdt_wdogvalue_reg_t hri_wdt_read_WDOGVALUE_reg(const void *const hw)
{
 return ((Wdt *)hw)->WDOGVALUE.reg;
}

static inline 
# 658 "../hri/hri_wdt_b11.h" 3 4
             _Bool 
# 658 "../hri/hri_wdt_b11.h"
                  hri_wdt_get_WDOGRIS_WDOGRIS_bit(const void *const hw)
{
 return (((Wdt *)hw)->WDOGRIS.reg & (0x1u << 0)) >> 0;
}

static inline hri_wdt_wdogris_reg_t hri_wdt_get_WDOGRIS_reg(const void *const hw, hri_wdt_wdogris_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGRIS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_wdt_wdogris_reg_t hri_wdt_read_WDOGRIS_reg(const void *const hw)
{
 return ((Wdt *)hw)->WDOGRIS.reg;
}

static inline 
# 676 "../hri/hri_wdt_b11.h" 3 4
             _Bool 
# 676 "../hri/hri_wdt_b11.h"
                  hri_wdt_get_WDOGMIS_WDOGMIS_bit(const void *const hw)
{
 return (((Wdt *)hw)->WDOGMIS.reg & (0x1u << 0)) >> 0;
}

static inline hri_wdt_wdogmis_reg_t hri_wdt_get_WDOGMIS_reg(const void *const hw, hri_wdt_wdogmis_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGMIS.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_wdt_wdogmis_reg_t hri_wdt_read_WDOGMIS_reg(const void *const hw)
{
 return ((Wdt *)hw)->WDOGMIS.reg;
}

static inline hri_wdt_wdogperiphid4_reg_t hri_wdt_get_WDOGPERIPHID4_JEP106_C_CODE_bf(const void *const hw,
                                                                                     hri_wdt_wdogperiphid4_reg_t mask)
{
 return (((Wdt *)hw)->WDOGPERIPHID4.reg & ((0xFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_wdt_wdogperiphid4_reg_t hri_wdt_read_WDOGPERIPHID4_JEP106_C_CODE_bf(const void *const hw)
{
 return (((Wdt *)hw)->WDOGPERIPHID4.reg & (0xFu << 0))
        >> 0;
}

static inline hri_wdt_wdogperiphid4_reg_t hri_wdt_get_WDOGPERIPHID4_BLOCK_COUNT_bf(const void *const hw,
                                                                                   hri_wdt_wdogperiphid4_reg_t mask)
{
 return (((Wdt *)hw)->WDOGPERIPHID4.reg & ((0xFu << 4) & ((mask) << 4))) >> 4;
}

static inline hri_wdt_wdogperiphid4_reg_t hri_wdt_read_WDOGPERIPHID4_BLOCK_COUNT_bf(const void *const hw)
{
 return (((Wdt *)hw)->WDOGPERIPHID4.reg & (0xFu << 4)) >> 4;
}

static inline hri_wdt_wdogperiphid4_reg_t hri_wdt_get_WDOGPERIPHID4_reg(const void *const hw,
                                                                        hri_wdt_wdogperiphid4_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGPERIPHID4.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_wdt_wdogperiphid4_reg_t hri_wdt_read_WDOGPERIPHID4_reg(const void *const hw)
{
 return ((Wdt *)hw)->WDOGPERIPHID4.reg;
}

static inline hri_wdt_wdogperiphid5_reg_t hri_wdt_get_WDOGPERIPHID5_WDOGPERIPHID5_bf(const void *const hw,
                                                                                     hri_wdt_wdogperiphid5_reg_t mask)
{
 return (((Wdt *)hw)->WDOGPERIPHID5.reg & ((0xFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_wdt_wdogperiphid5_reg_t hri_wdt_read_WDOGPERIPHID5_WDOGPERIPHID5_bf(const void *const hw)
{
 return (((Wdt *)hw)->WDOGPERIPHID5.reg & (0xFFu << 0))
        >> 0;
}

static inline hri_wdt_wdogperiphid5_reg_t hri_wdt_get_WDOGPERIPHID5_reg(const void *const hw,
                                                                        hri_wdt_wdogperiphid5_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGPERIPHID5.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_wdt_wdogperiphid5_reg_t hri_wdt_read_WDOGPERIPHID5_reg(const void *const hw)
{
 return ((Wdt *)hw)->WDOGPERIPHID5.reg;
}

static inline hri_wdt_wdogperiphid6_reg_t hri_wdt_get_WDOGPERIPHID6_WDOGPERIPHID6_bf(const void *const hw,
                                                                                     hri_wdt_wdogperiphid6_reg_t mask)
{
 return (((Wdt *)hw)->WDOGPERIPHID6.reg & ((0xFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_wdt_wdogperiphid6_reg_t hri_wdt_read_WDOGPERIPHID6_WDOGPERIPHID6_bf(const void *const hw)
{
 return (((Wdt *)hw)->WDOGPERIPHID6.reg & (0xFFu << 0))
        >> 0;
}

static inline hri_wdt_wdogperiphid6_reg_t hri_wdt_get_WDOGPERIPHID6_reg(const void *const hw,
                                                                        hri_wdt_wdogperiphid6_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGPERIPHID6.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_wdt_wdogperiphid6_reg_t hri_wdt_read_WDOGPERIPHID6_reg(const void *const hw)
{
 return ((Wdt *)hw)->WDOGPERIPHID6.reg;
}

static inline hri_wdt_wdogperiphid7_reg_t hri_wdt_get_WDOGPERIPHID7_WDOGPERIPHID7_bf(const void *const hw,
                                                                                     hri_wdt_wdogperiphid7_reg_t mask)
{
 return (((Wdt *)hw)->WDOGPERIPHID7.reg & ((0xFFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_wdt_wdogperiphid7_reg_t hri_wdt_read_WDOGPERIPHID7_WDOGPERIPHID7_bf(const void *const hw)
{
 return (((Wdt *)hw)->WDOGPERIPHID7.reg & (0xFFu << 0))
        >> 0;
}

static inline hri_wdt_wdogperiphid7_reg_t hri_wdt_get_WDOGPERIPHID7_reg(const void *const hw,
                                                                        hri_wdt_wdogperiphid7_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGPERIPHID7.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_wdt_wdogperiphid7_reg_t hri_wdt_read_WDOGPERIPHID7_reg(const void *const hw)
{
 return ((Wdt *)hw)->WDOGPERIPHID7.reg;
}

static inline hri_wdt_wdogperiphid0_reg_t hri_wdt_get_WDOGPERIPHID0_PART_NUMBER_bf(const void *const hw,
                                                                                   hri_wdt_wdogperiphid0_reg_t mask)
{
 return (((Wdt *)hw)->WDOGPERIPHID0.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_wdt_wdogperiphid0_reg_t hri_wdt_read_WDOGPERIPHID0_PART_NUMBER_bf(const void *const hw)
{
 return (((Wdt *)hw)->WDOGPERIPHID0.reg & (0xFFu << 0)) >> 0;
}

static inline hri_wdt_wdogperiphid0_reg_t hri_wdt_get_WDOGPERIPHID0_reg(const void *const hw,
                                                                        hri_wdt_wdogperiphid0_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGPERIPHID0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_wdt_wdogperiphid0_reg_t hri_wdt_read_WDOGPERIPHID0_reg(const void *const hw)
{
 return ((Wdt *)hw)->WDOGPERIPHID0.reg;
}

static inline hri_wdt_wdogperiphid1_reg_t hri_wdt_get_WDOGPERIPHID1_PART_NUMBER_bf(const void *const hw,
                                                                                   hri_wdt_wdogperiphid1_reg_t mask)
{
 return (((Wdt *)hw)->WDOGPERIPHID1.reg & ((0xFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_wdt_wdogperiphid1_reg_t hri_wdt_read_WDOGPERIPHID1_PART_NUMBER_bf(const void *const hw)
{
 return (((Wdt *)hw)->WDOGPERIPHID1.reg & (0xFu << 0)) >> 0;
}

static inline hri_wdt_wdogperiphid1_reg_t hri_wdt_get_WDOGPERIPHID1_JEP106_ID_3_0_bf(const void *const hw,
                                                                                     hri_wdt_wdogperiphid1_reg_t mask)
{
 return (((Wdt *)hw)->WDOGPERIPHID1.reg & ((0xFu << 4) & ((mask) << 4)))
        >> 4;
}

static inline hri_wdt_wdogperiphid1_reg_t hri_wdt_read_WDOGPERIPHID1_JEP106_ID_3_0_bf(const void *const hw)
{
 return (((Wdt *)hw)->WDOGPERIPHID1.reg & (0xFu << 4))
        >> 4;
}

static inline hri_wdt_wdogperiphid1_reg_t hri_wdt_get_WDOGPERIPHID1_reg(const void *const hw,
                                                                        hri_wdt_wdogperiphid1_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGPERIPHID1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_wdt_wdogperiphid1_reg_t hri_wdt_read_WDOGPERIPHID1_reg(const void *const hw)
{
 return ((Wdt *)hw)->WDOGPERIPHID1.reg;
}

static inline 
# 876 "../hri/hri_wdt_b11.h" 3 4
             _Bool 
# 876 "../hri/hri_wdt_b11.h"
                  hri_wdt_get_WDOGPERIPHID2_JEDEC_USED_bit(const void *const hw)
{
 return (((Wdt *)hw)->WDOGPERIPHID2.reg & (0x1u << 3)) >> 3;
}

static inline hri_wdt_wdogperiphid2_reg_t hri_wdt_get_WDOGPERIPHID2_JEP106_ID_6_4_bf(const void *const hw,
                                                                                     hri_wdt_wdogperiphid2_reg_t mask)
{
 return (((Wdt *)hw)->WDOGPERIPHID2.reg & ((0x7u << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_wdt_wdogperiphid2_reg_t hri_wdt_read_WDOGPERIPHID2_JEP106_ID_6_4_bf(const void *const hw)
{
 return (((Wdt *)hw)->WDOGPERIPHID2.reg & (0x7u << 0))
        >> 0;
}

static inline hri_wdt_wdogperiphid2_reg_t hri_wdt_get_WDOGPERIPHID2_REVISION_bf(const void *const hw,
                                                                                hri_wdt_wdogperiphid2_reg_t mask)
{
 return (((Wdt *)hw)->WDOGPERIPHID2.reg & ((0xFu << 4) & ((mask) << 4))) >> 4;
}

static inline hri_wdt_wdogperiphid2_reg_t hri_wdt_read_WDOGPERIPHID2_REVISION_bf(const void *const hw)
{
 return (((Wdt *)hw)->WDOGPERIPHID2.reg & (0xFu << 4)) >> 4;
}

static inline hri_wdt_wdogperiphid2_reg_t hri_wdt_get_WDOGPERIPHID2_reg(const void *const hw,
                                                                        hri_wdt_wdogperiphid2_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGPERIPHID2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_wdt_wdogperiphid2_reg_t hri_wdt_read_WDOGPERIPHID2_reg(const void *const hw)
{
 return ((Wdt *)hw)->WDOGPERIPHID2.reg;
}

static inline hri_wdt_wdogperiphid3_reg_t
hri_wdt_get_WDOGPERIPHID3_CUSTOMER_MOD_NUMBER_bf(const void *const hw, hri_wdt_wdogperiphid3_reg_t mask)
{
 return (((Wdt *)hw)->WDOGPERIPHID3.reg & ((0xFu << 0) & ((mask) << 0)))
        >> 0;
}

static inline hri_wdt_wdogperiphid3_reg_t hri_wdt_read_WDOGPERIPHID3_CUSTOMER_MOD_NUMBER_bf(const void *const hw)
{
 return (((Wdt *)hw)->WDOGPERIPHID3.reg & (0xFu << 0))
        >> 0;
}

static inline hri_wdt_wdogperiphid3_reg_t hri_wdt_get_WDOGPERIPHID3_ECO_REV_NUMBER_bf(const void *const hw,
                                                                                      hri_wdt_wdogperiphid3_reg_t mask)
{
 return (((Wdt *)hw)->WDOGPERIPHID3.reg & ((0xFu << 4) & ((mask) << 4)))
        >> 4;
}

static inline hri_wdt_wdogperiphid3_reg_t hri_wdt_read_WDOGPERIPHID3_ECO_REV_NUMBER_bf(const void *const hw)
{
 return (((Wdt *)hw)->WDOGPERIPHID3.reg & (0xFu << 4))
        >> 4;
}

static inline hri_wdt_wdogperiphid3_reg_t hri_wdt_get_WDOGPERIPHID3_reg(const void *const hw,
                                                                        hri_wdt_wdogperiphid3_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGPERIPHID3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_wdt_wdogperiphid3_reg_t hri_wdt_read_WDOGPERIPHID3_reg(const void *const hw)
{
 return ((Wdt *)hw)->WDOGPERIPHID3.reg;
}

static inline hri_wdt_wdogpcellid0_reg_t hri_wdt_get_WDOGPCELLID0_WDOGPCELLID0_bf(const void *const hw,
                                                                                  hri_wdt_wdogpcellid0_reg_t mask)
{
 return (((Wdt *)hw)->WDOGPCELLID0.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_wdt_wdogpcellid0_reg_t hri_wdt_read_WDOGPCELLID0_WDOGPCELLID0_bf(const void *const hw)
{
 return (((Wdt *)hw)->WDOGPCELLID0.reg & (0xFFu << 0)) >> 0;
}

static inline hri_wdt_wdogpcellid0_reg_t hri_wdt_get_WDOGPCELLID0_reg(const void *const hw,
                                                                      hri_wdt_wdogpcellid0_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGPCELLID0.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_wdt_wdogpcellid0_reg_t hri_wdt_read_WDOGPCELLID0_reg(const void *const hw)
{
 return ((Wdt *)hw)->WDOGPCELLID0.reg;
}

static inline hri_wdt_wdogpcellid1_reg_t hri_wdt_get_WDOGPCELLID1_WDOGPCELLID1_bf(const void *const hw,
                                                                                  hri_wdt_wdogpcellid1_reg_t mask)
{
 return (((Wdt *)hw)->WDOGPCELLID1.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_wdt_wdogpcellid1_reg_t hri_wdt_read_WDOGPCELLID1_WDOGPCELLID1_bf(const void *const hw)
{
 return (((Wdt *)hw)->WDOGPCELLID1.reg & (0xFFu << 0)) >> 0;
}

static inline hri_wdt_wdogpcellid1_reg_t hri_wdt_get_WDOGPCELLID1_reg(const void *const hw,
                                                                      hri_wdt_wdogpcellid1_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGPCELLID1.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_wdt_wdogpcellid1_reg_t hri_wdt_read_WDOGPCELLID1_reg(const void *const hw)
{
 return ((Wdt *)hw)->WDOGPCELLID1.reg;
}

static inline hri_wdt_wdogpcellid2_reg_t hri_wdt_get_WDOGPCELLID2_WDOGPCELLID2_bf(const void *const hw,
                                                                                  hri_wdt_wdogpcellid2_reg_t mask)
{
 return (((Wdt *)hw)->WDOGPCELLID2.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_wdt_wdogpcellid2_reg_t hri_wdt_read_WDOGPCELLID2_WDOGPCELLID2_bf(const void *const hw)
{
 return (((Wdt *)hw)->WDOGPCELLID2.reg & (0xFFu << 0)) >> 0;
}

static inline hri_wdt_wdogpcellid2_reg_t hri_wdt_get_WDOGPCELLID2_reg(const void *const hw,
                                                                      hri_wdt_wdogpcellid2_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGPCELLID2.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_wdt_wdogpcellid2_reg_t hri_wdt_read_WDOGPCELLID2_reg(const void *const hw)
{
 return ((Wdt *)hw)->WDOGPCELLID2.reg;
}

static inline hri_wdt_wdogpcellid3_reg_t hri_wdt_get_WDOGPCELLID3_WDOGPCELLID3_bf(const void *const hw,
                                                                                  hri_wdt_wdogpcellid3_reg_t mask)
{
 return (((Wdt *)hw)->WDOGPCELLID3.reg & ((0xFFu << 0) & ((mask) << 0))) >> 0;
}

static inline hri_wdt_wdogpcellid3_reg_t hri_wdt_read_WDOGPCELLID3_WDOGPCELLID3_bf(const void *const hw)
{
 return (((Wdt *)hw)->WDOGPCELLID3.reg & (0xFFu << 0)) >> 0;
}

static inline hri_wdt_wdogpcellid3_reg_t hri_wdt_get_WDOGPCELLID3_reg(const void *const hw,
                                                                      hri_wdt_wdogpcellid3_reg_t mask)
{
 uint8_t tmp;
 tmp = ((Wdt *)hw)->WDOGPCELLID3.reg;
 tmp &= mask;
 return tmp;
}

static inline hri_wdt_wdogpcellid3_reg_t hri_wdt_read_WDOGPCELLID3_reg(const void *const hw)
{
 return ((Wdt *)hw)->WDOGPCELLID3.reg;
}
# 66 "../hri/hri_b11.h" 2
# 50 "../hal/utils/include/parts.h" 2
# 21 "../hal/utils/include/compiler.h" 2

# 1 "../hal/utils/include/err_codes.h" 1
# 48 "../hal/utils/include/err_codes.h"
#define ERROR_CODES_H_INCLUDED 

#define ERR_NONE 0
#define ERR_INVALID_DATA -1
#define ERR_NO_CHANGE -2
#define ERR_ABORTED -3
#define ERR_BUSY -4
#define ERR_SUSPEND -5
#define ERR_IO -6
#define ERR_REQ_FLUSHED -7
#define ERR_TIMEOUT -8
#define ERR_BAD_DATA -9
#define ERR_NOT_FOUND -10
#define ERR_UNSUPPORTED_DEV -11
#define ERR_NO_MEMORY -12
#define ERR_INVALID_ARG -13
#define ERR_BAD_ADDRESS -14
#define ERR_BAD_FORMAT -15
#define ERR_BAD_FRQ -16
#define ERR_DENIED -17
#define ERR_ALREADY_INITIALIZED -18
#define ERR_OVERFLOW -19
#define ERR_NOT_INITIALIZED -20
#define ERR_SAMPLERATE_UNAVAILABLE -21
#define ERR_RESOLUTION_UNAVAILABLE -22
#define ERR_BAUDRATE_UNAVAILABLE -23
#define ERR_PACKET_COLLISION -24
#define ERR_PROTOCOL -25
#define ERR_PIN_MUX_INVALID -26
#define ERR_UNSUPPORTED_OP -27
#define ERR_NO_RESOURCE -28
#define ERR_NOT_READY -29
#define ERR_FAILURE -30
#define ERR_WRONG_LENGTH -31
# 23 "../hal/utils/include/compiler.h" 2
# 54 "../hal/include/hal_io.h" 2
# 64 "../hal/include/hal_io.h"
struct io_descriptor;




typedef int32_t (*io_write_t)(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length);




typedef int32_t (*io_read_t)(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length);




struct io_descriptor {
 io_write_t write;
 io_read_t read;
};
# 96 "../hal/include/hal_io.h"
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length);
# 114 "../hal/include/hal_io.h"
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length);
# 48 "../stdio_redirect/stdio_io.h" 2
# 58 "../stdio_redirect/stdio_io.h"
void stdio_io_init(struct io_descriptor *io);






void stdio_io_set_io(struct io_descriptor *io);
# 75 "../stdio_redirect/stdio_io.h"
int32_t stdio_io_read(uint8_t *buf, const int32_t len);
# 85 "../stdio_redirect/stdio_io.h"
int32_t stdio_io_write(const uint8_t *buf, const int32_t len);
# 19 "../stdio_start.h" 2

void STDIO_REDIRECT_0_example(void);




void stdio_redirect_init(void);
# 14 "../devstuff/uart.h" 2

#define USART_BUF_SIZE 16
#define CB_OFF 0
#define CB_ON 1
#define SET_RX_CB(val) (_RX_CALLBACK = val)
#define SET_RX_CB_OFF SET_RX_CB(CB_OFF)
#define SET_RX_CB_ON SET_RX_CB(CB_ON)
#define IS_RX_CB_ON (_RX_CALLBACK == CB_ON)
uint8_t _RX_CALLBACK;

struct io_descriptor *usart_io;
uint8_t uart_buffer[16];
uint8_t data_received;
void uart_getbuffer(char* buff, size_t len);
uint8_t uart_read();
uint8_t uart_write(uint8_t *data, size_t size);
uint8_t uart_clearbuffer();
void uart_init_irqs(void);
# 9 "../xbee/xbee.c" 2
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\string.h" 1 3







#define _STRING_H_ 






#define __need_size_t 
#define __need_NULL 
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 1 3 4
# 161 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 3 4
#undef __need_ptrdiff_t
# 238 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 3 4
#undef __need_size_t
# 347 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 3 4
#undef __need_wchar_t
# 401 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\5.3.1\\include\\stddef.h" 3 4
#undef NULL




#define NULL ((void *)0)





#undef __need_NULL




#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
# 18 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\string.h" 2 3




# 21 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\string.h" 3
void * memchr (const void *, int, size_t);
int memcmp (const void *, const void *, size_t);
void * memcpy (void * restrict, const void * restrict, size_t);
void * memmove (void *, const void *, size_t);
void * memset (void *, int, size_t);
char *strcat (char *restrict, const char *restrict);
char *strchr (const char *, int);
int strcmp (const char *, const char *);
int strcoll (const char *, const char *);
char *strcpy (char *restrict, const char *restrict);
size_t strcspn (const char *, const char *);
char *strerror (int);
size_t strlen (const char *);
char *strncat (char *restrict, const char *restrict, size_t);
int strncmp (const char *, const char *, size_t);
char *strncpy (char *restrict, const char *restrict, size_t);
char *strpbrk (const char *, const char *);
char *strrchr (const char *, int);
size_t strspn (const char *, const char *);
char *strstr (const char *, const char *);

char *strtok (char *restrict, const char *restrict);

size_t strxfrm (char *restrict, const char *restrict, size_t);


char *strtok_r (char *restrict, const char *restrict, char **restrict);


int bcmp (const void *, const void *, size_t);
void bcopy (const void *, void *, size_t);
void bzero (void *, size_t);


void explicit_bzero (void *, size_t);
int timingsafe_bcmp (const void *, const void *, size_t);
int timingsafe_memcmp (const void *, const void *, size_t);


int ffs (int);


char *index (const char *, int);


void * memccpy (void * restrict, const void * restrict, int, size_t);
# 75 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\string.h" 3
char *rindex (const char *, int);

char *stpcpy (char *restrict, const char *restrict);
char *stpncpy (char *restrict, const char *restrict, size_t);

int strcasecmp (const char *, const char *);






char *strdup (const char *);

char *_strdup_r (struct _reent *, const char *);

char *strndup (const char *, size_t);

char *_strndup_r (struct _reent *, const char *, size_t);
# 108 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\string.h" 3
int strerror_r (int, char *, size_t)

             __asm__ ("" "__xpg_strerror_r")

  ;







char * _strerror_r (struct _reent *, int, int, int *);


size_t strlcat (char *, const char *, size_t);
size_t strlcpy (char *, const char *, size_t);


int strncasecmp (const char *, const char *, size_t);


size_t strnlen (const char *, size_t);


char *strsep (char **, const char *);



char *strlwr (char *);
char *strupr (char *);



char *strsignal (int __signo);
# 179 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\string.h" 3
# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\string.h" 1 3
# 180 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\string.h" 2 3


# 10 "../xbee/xbee.c" 2
# 1 "../devstuff/hahaUtils.h" 1

#define _HA_UTILS 







# 1 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\ctype.h" 1 3

#define _CTYPE_H_ 






int isalnum (int __c);
int isalpha (int __c);
int iscntrl (int __c);
int isdigit (int __c);
int isgraph (int __c);
int islower (int __c);
int isprint (int __c);
int ispunct (int __c);
int isspace (int __c);
int isupper (int __c);
int isxdigit (int __c);
int tolower (int __c);
int toupper (int __c);


int isblank (int __c);



int isascii (int __c);
int toascii (int __c);
#define _tolower(__c) ((unsigned char)(__c) - 'A' + 'a')
#define _toupper(__c) ((unsigned char)(__c) - 'a' + 'A')


#define _U 01
#define _L 02
#define _N 04
#define _S 010
#define _P 020
#define _C 040
#define _X 0100
#define _B 0200


const

extern char *__ctype_ptr__;
# 58 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\ctype.h" 3
#define __ctype_lookup(__c) ((__ctype_ptr__+sizeof(""[__c]))[(int)(__c)])

#define isalpha(__c) (__ctype_lookup(__c)&(_U|_L))
#define isupper(__c) ((__ctype_lookup(__c)&(_U|_L))==_U)
#define islower(__c) ((__ctype_lookup(__c)&(_U|_L))==_L)
#define isdigit(__c) (__ctype_lookup(__c)&_N)
#define isxdigit(__c) (__ctype_lookup(__c)&(_X|_N))
#define isspace(__c) (__ctype_lookup(__c)&_S)
#define ispunct(__c) (__ctype_lookup(__c)&_P)
#define isalnum(__c) (__ctype_lookup(__c)&(_U|_L|_N))
#define isprint(__c) (__ctype_lookup(__c)&(_P|_U|_L|_N|_B))
#define isgraph(__c) (__ctype_lookup(__c)&(_P|_U|_L|_N))
#define iscntrl(__c) (__ctype_lookup(__c)&_C)


#define isblank(__c) __extension__ ({ __typeof__ (__c) __x = (__c); (__ctype_lookup(__x)&_B) || (int) (__x) == '\t';})
# 84 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\ctype.h" 3
#define toupper(__c) __extension__ ({ __typeof__ (__c) __x = (__c); islower (__x) ? (int) __x - 'a' + 'A' : (int) __x;})


#define tolower(__c) __extension__ ({ __typeof__ (__c) __x = (__c); isupper (__x) ? (int) __x - 'A' + 'a' : (int) __x;})
# 103 "e:\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\ctype.h" 3
#define isascii(__c) ((unsigned)(__c)<=0177)
#define toascii(__c) ((__c)&0177)





extern const char _ctype_[];


# 11 "../devstuff/hahaUtils.h" 2
# 23 "../devstuff/hahaUtils.h"
 
# 23 "../devstuff/hahaUtils.h"
static void delay(uint32_t ms)
 {
  for (uint32_t i = 0; i < ms; i++) {
   for (uint32_t j = 0; j < 5000; j++)
   asm volatile ("nop");
  }
 }


uint8_t asciihex_to_byte(uint8_t d1, uint8_t d2);
# 11 "../xbee/xbee.c" 2

uint8_t _xbee_send(char* data, uint8_t len);
# 22 "../xbee/xbee.c"
const uint8_t startdelim = 0x7E;


typedef struct {
 uint8_t length;
 char* framedata;
 uint8_t framedata_len;
 uint8_t checksum;
}Frame;


#define FRAME_TX_HEAD_LEN 14
typedef struct {
 uint8_t frametype;
 uint8_t frameid;
 uint8_t dst[8];
 uint8_t res[2];
 uint8_t b_rad;
 uint8_t opt;
 char* data;
 uint8_t data_len;
}frameTX;

rxPacketXbee recvBuff[2];
uint8_t RXBUFF_CUR = 0;


Frame tx;

frameTX txData;


const char get_own_mac_low[] = "7E00040852534C06";
const char get_own_mac_high[]= "7E0004085253480A";
const char set_own_net_address[]= "7E000608524D59000000";
const char get_own_net_address[]= "7E000408524D59FF";
const char set_api_mode[] = "7E0005085241500113";
const char* const table_CORE[] =
{
 get_own_mac_low,
 get_own_mac_high,
 set_own_net_address,
 get_own_net_address,
 set_api_mode,
};

void xbee_enterCmdMode(){

 printf("Configuring Xbee for API mode...\n");
 delay(1000);
 uart_write("+++", 3);
 delay(1000);

 uint8_t ret = 0;
 (_RX_CALLBACK = 0);
 while(ret < 3){
  ret = uart_read();
 }

 uart_clearbuffer();
 (_RX_CALLBACK = 1);
}

void xbee_leaveCmdMode(){
 printf("Xbee leaving command mode...\n");
 (_RX_CALLBACK = 0);
 uart_write("ATCN\r", 5);
 (_RX_CALLBACK = 1);
}

uint8_t frameTXtochar(char* buff, frameTX *txData, int size){


 buff[0] = txData->frametype;
 buff[1] = txData->frameid;
 buff[2] = txData->dst[0];
 buff[3] = txData->dst[1];
 buff[4] = txData->dst[2];
 buff[5] = txData->dst[3];
 buff[6] = txData->dst[4];
 buff[7] = txData->dst[5];
 buff[8] = txData->dst[6];
 buff[9] = txData->dst[7];


 buff[10] = txData->res[0];
 buff[11] = txData->res[1];



 buff[12] = txData->b_rad;
 buff[13] = txData->opt;
 for(int i=0; i<size; ++i){
  buff[i+14] = txData->data[i];
 }

 return 0;
}
# 130 "../xbee/xbee.c"
uint8_t calc_checksum(char *data, uint8_t len){
 uint8_t total = 0;
 for(int i=0; i<len; ++i){
  total+= data[i];
 }
 return 0xFF - total;
}

void xbee_sendFrame(Frame *tx){

 tx->checksum = calc_checksum(tx->framedata, tx->framedata_len);

 uint8_t zero = 0;







 uart_write(&startdelim, 1);
 uart_write(&zero, 1);
 uart_write(&tx->framedata_len, 1);
 uart_write(tx->framedata, tx->framedata_len);
 uart_write(&tx->checksum, 1);
};



uint8_t xbee_send(char* dst, char* data)
{
 uint8_t len2 = 0, len = strlen(dst);
 if(len != 16) return -1;


 len /= 2;
 while(len2 < len){
  txData.dst[len2] = asciihex_to_byte(dst[2*len2], dst[2*len2 + 1]);
  len2++;
 }
 _xbee_send(data, strlen(data));
}


uint8_t _xbee_send(char* data, uint8_t len)
{

 txData.frametype = 0x10;
 txData.frameid = 0x01;


 txData.res[0] = 0xFF;
 txData.res[1] = 0xFE;

 txData.b_rad = 0;
 txData.opt = 0xc0;
 txData.data = data;
 txData.data_len = len;

 char buffFrameData[14 +txData.data_len];
 frameTXtochar(buffFrameData, &txData, txData.data_len);
 tx.framedata = buffFrameData;
 tx.framedata_len = 14 + txData.data_len;
 for(int i=0; i<tx.framedata_len; ++i){
  printf("%c", tx.framedata[i]);
 }



 xbee_sendFrame(&tx);

 return 0;
}




uint8_t xbee_setAPI(uint8_t type){

 xbee_enterCmdMode();

 uart_write("ATAP 1\r",7);
 xbee_leaveCmdMode();
 return 0;
}
# 232 "../xbee/xbee.c"
void printPacket(){
}

uint8_t xbee_recv(char* data, uint8_t len){

 rxPacketXbee *incoming = &recvBuff[RXBUFF_CUR];
 static uint8_t state = 0;
 static uint8_t currsrc = 0;
 static uint8_t currres = 0;
 static uint8_t currdata = 0;
 static uint8_t datalen = 0;
 uint8_t count = 0;
 while(count < len){
  switch(state){
   case 0:
     if(data[count++] == startdelim){
      incoming->start = data[0];
      state++;
      continue;
     }
     break;
   case 1:
     incoming->length = data[count++] << 8;
     state++;
     continue;
     break;
   case 2:
     incoming->length |= data[count++];
     datalen = incoming->length - 12;
     state++;
     continue;
     break;
   case 3:
     incoming->frameType = data[count++];
     state++;
     continue;
     break;
   case 4:
     incoming->src[currsrc++] = data[count++];
     if(currsrc >= 8){ currsrc = 0; state++; }
     continue;
     break;
   case 5:
     incoming->res[currres++] = data[count++];
     if(currres >= 2){ currres = 0; state++; }
     continue;
     break;
   case 6:
     incoming->opt = data[count++];
     state++;
     continue;
     break;
   case 7:
     incoming->data[currdata++] = data[count++];
     if(currdata >= datalen){ datalen= 0; state++;}
     continue;
     break;
   case 8:
     incoming->checksum = data[count++];
     state = 0;
     printPacket();
     continue;
     break;
   default:
     state = 0;
  }
 }
}
