
STM32_ADXL345_LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a5e0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c0  0800a770  0800a770  0000b770  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac30  0800ac30  0000c1e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800ac30  0800ac30  0000bc30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac38  0800ac38  0000c1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac38  0800ac38  0000bc38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ac3c  0800ac3c  0000bc3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800ac40  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000036c  200001e8  0800ae28  0000c1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000554  0800ae28  0000c554  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f8c8  00000000  00000000  0000c218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002650  00000000  00000000  0001bae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001018  00000000  00000000  0001e130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c5f  00000000  00000000  0001f148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028aff  00000000  00000000  0001fda7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001276b  00000000  00000000  000488a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f8a31  00000000  00000000  0005b011  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00153a42  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057c0  00000000  00000000  00153a88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00159248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a758 	.word	0x0800a758

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800a758 	.word	0x0800a758

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	@ (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	@ (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <adxl_write>:
#include <adxl.h>

//uint8_t data_rec[6]; // buffer for analog value

void adxl_write (SPI_HandleTypeDef *hspi,uint8_t address, uint8_t value)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b084      	sub	sp, #16
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
 8000cfc:	460b      	mov	r3, r1
 8000cfe:	70fb      	strb	r3, [r7, #3]
 8000d00:	4613      	mov	r3, r2
 8000d02:	70bb      	strb	r3, [r7, #2]
	uint8_t data[2];
	data[0] = address|0x40;  // multibyte write
 8000d04:	78fb      	ldrb	r3, [r7, #3]
 8000d06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d0a:	b2db      	uxtb	r3, r3
 8000d0c:	733b      	strb	r3, [r7, #12]
	data[1] = value;
 8000d0e:	78bb      	ldrb	r3, [r7, #2]
 8000d10:	737b      	strb	r3, [r7, #13]
	// GPIO_PIN_6 Pin need for enable adxl 345 module
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // pull the cs pin low
 8000d12:	2200      	movs	r2, #0
 8000d14:	2140      	movs	r1, #64	@ 0x40
 8000d16:	4809      	ldr	r0, [pc, #36]	@ (8000d3c <adxl_write+0x48>)
 8000d18:	f002 f806 	bl	8002d28 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit  (hspi, data, 2, 100);  // write data to register
 8000d1c:	f107 010c 	add.w	r1, r7, #12
 8000d20:	2364      	movs	r3, #100	@ 0x64
 8000d22:	2202      	movs	r2, #2
 8000d24:	6878      	ldr	r0, [r7, #4]
 8000d26:	f003 fd88 	bl	800483a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // pull the cs pin high
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	2140      	movs	r1, #64	@ 0x40
 8000d2e:	4803      	ldr	r0, [pc, #12]	@ (8000d3c <adxl_write+0x48>)
 8000d30:	f001 fffa 	bl	8002d28 <HAL_GPIO_WritePin>
}
 8000d34:	bf00      	nop
 8000d36:	3710      	adds	r7, #16
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	48000400 	.word	0x48000400

08000d40 <adxl_read>:

void adxl_read (SPI_HandleTypeDef *hspi,uint8_t address,uint8_t *data)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	460b      	mov	r3, r1
 8000d4a:	607a      	str	r2, [r7, #4]
 8000d4c:	72fb      	strb	r3, [r7, #11]
	address |= 0x80;  // read operation
 8000d4e:	7afb      	ldrb	r3, [r7, #11]
 8000d50:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000d54:	b2db      	uxtb	r3, r3
 8000d56:	72fb      	strb	r3, [r7, #11]
	address |= 0x40;  // multibyte read
 8000d58:	7afb      	ldrb	r3, [r7, #11]
 8000d5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d5e:	b2db      	uxtb	r3, r3
 8000d60:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // pull the pin low
 8000d62:	2200      	movs	r2, #0
 8000d64:	2140      	movs	r1, #64	@ 0x40
 8000d66:	480c      	ldr	r0, [pc, #48]	@ (8000d98 <adxl_read+0x58>)
 8000d68:	f001 ffde 	bl	8002d28 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit (hspi, &address, 1, 100);  // send address
 8000d6c:	f107 010b 	add.w	r1, r7, #11
 8000d70:	2364      	movs	r3, #100	@ 0x64
 8000d72:	2201      	movs	r2, #1
 8000d74:	68f8      	ldr	r0, [r7, #12]
 8000d76:	f003 fd60 	bl	800483a <HAL_SPI_Transmit>
	HAL_SPI_Receive (hspi, data, 6, 100);  // receive 6 bytes data
 8000d7a:	2364      	movs	r3, #100	@ 0x64
 8000d7c:	2206      	movs	r2, #6
 8000d7e:	6879      	ldr	r1, [r7, #4]
 8000d80:	68f8      	ldr	r0, [r7, #12]
 8000d82:	f003 fecf 	bl	8004b24 <HAL_SPI_Receive>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // pull the pin high
 8000d86:	2201      	movs	r2, #1
 8000d88:	2140      	movs	r1, #64	@ 0x40
 8000d8a:	4803      	ldr	r0, [pc, #12]	@ (8000d98 <adxl_read+0x58>)
 8000d8c:	f001 ffcc 	bl	8002d28 <HAL_GPIO_WritePin>
}
 8000d90:	bf00      	nop
 8000d92:	3710      	adds	r7, #16
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	48000400 	.word	0x48000400

08000d9c <adxl_init>:

void adxl_init (SPI_HandleTypeDef *hspi)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
	adxl_write (hspi,0x31, 0x01);  // data_format range= +- 4g
 8000da4:	2201      	movs	r2, #1
 8000da6:	2131      	movs	r1, #49	@ 0x31
 8000da8:	6878      	ldr	r0, [r7, #4]
 8000daa:	f7ff ffa3 	bl	8000cf4 <adxl_write>
	adxl_write (hspi,0x2d, 0x00);  // reset all bits
 8000dae:	2200      	movs	r2, #0
 8000db0:	212d      	movs	r1, #45	@ 0x2d
 8000db2:	6878      	ldr	r0, [r7, #4]
 8000db4:	f7ff ff9e 	bl	8000cf4 <adxl_write>
	adxl_write (hspi,0x2d, 0x08);  // power_cntl measure and wake up 8hz
 8000db8:	2208      	movs	r2, #8
 8000dba:	212d      	movs	r1, #45	@ 0x2d
 8000dbc:	6878      	ldr	r0, [r7, #4]
 8000dbe:	f7ff ff99 	bl	8000cf4 <adxl_write>
}
 8000dc2:	bf00      	nop
 8000dc4:	3708      	adds	r7, #8
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}

08000dca <calculate_acceleration>:
//	adxl_write (0x31, 0x01);  // data_format range= +- 4g
//	adxl_write (0x2d, 0x00);  // reset all bits
//	adxl_write (0x2d, 0x08);  // power_cntl measure and wake up 8hz
//}

float calculate_acceleration(float x, float y, float z) {
 8000dca:	b580      	push	{r7, lr}
 8000dcc:	b086      	sub	sp, #24
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	ed87 0a03 	vstr	s0, [r7, #12]
 8000dd4:	edc7 0a02 	vstr	s1, [r7, #8]
 8000dd8:	ed87 1a01 	vstr	s2, [r7, #4]
    float acceleration = sqrt(x * x + y * y + z * z);
 8000ddc:	edd7 7a03 	vldr	s15, [r7, #12]
 8000de0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000de4:	edd7 7a02 	vldr	s15, [r7, #8]
 8000de8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000dec:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000df0:	edd7 7a01 	vldr	s15, [r7, #4]
 8000df4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000df8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dfc:	ee17 0a90 	vmov	r0, s15
 8000e00:	f7ff fba2 	bl	8000548 <__aeabi_f2d>
 8000e04:	4602      	mov	r2, r0
 8000e06:	460b      	mov	r3, r1
 8000e08:	ec43 2b10 	vmov	d0, r2, r3
 8000e0c:	f009 fb9e 	bl	800a54c <sqrt>
 8000e10:	ec53 2b10 	vmov	r2, r3, d0
 8000e14:	4610      	mov	r0, r2
 8000e16:	4619      	mov	r1, r3
 8000e18:	f7ff fee6 	bl	8000be8 <__aeabi_d2f>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	617b      	str	r3, [r7, #20]
    return acceleration;
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	ee07 3a90 	vmov	s15, r3
}
 8000e26:	eeb0 0a67 	vmov.f32	s0, s15
 8000e2a:	3718      	adds	r7, #24
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <callback_image_value>:

void callback_image_value()
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
	acceleration = calculate_acceleration(xg,yg,zg);
 8000e34:	4b12      	ldr	r3, [pc, #72]	@ (8000e80 <callback_image_value+0x50>)
 8000e36:	edd3 7a00 	vldr	s15, [r3]
 8000e3a:	4b12      	ldr	r3, [pc, #72]	@ (8000e84 <callback_image_value+0x54>)
 8000e3c:	ed93 7a00 	vldr	s14, [r3]
 8000e40:	4b11      	ldr	r3, [pc, #68]	@ (8000e88 <callback_image_value+0x58>)
 8000e42:	edd3 6a00 	vldr	s13, [r3]
 8000e46:	eeb0 1a66 	vmov.f32	s2, s13
 8000e4a:	eef0 0a47 	vmov.f32	s1, s14
 8000e4e:	eeb0 0a67 	vmov.f32	s0, s15
 8000e52:	f7ff ffba 	bl	8000dca <calculate_acceleration>
 8000e56:	eef0 7a40 	vmov.f32	s15, s0
 8000e5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000e8c <callback_image_value+0x5c>)
 8000e5c:	edc3 7a00 	vstr	s15, [r3]

	sprintf(acc_conv_value, "%.4f", acceleration);
 8000e60:	4b0a      	ldr	r3, [pc, #40]	@ (8000e8c <callback_image_value+0x5c>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4618      	mov	r0, r3
 8000e66:	f7ff fb6f 	bl	8000548 <__aeabi_f2d>
 8000e6a:	4602      	mov	r2, r0
 8000e6c:	460b      	mov	r3, r1
 8000e6e:	4908      	ldr	r1, [pc, #32]	@ (8000e90 <callback_image_value+0x60>)
 8000e70:	4808      	ldr	r0, [pc, #32]	@ (8000e94 <callback_image_value+0x64>)
 8000e72:	f005 ff31 	bl	8006cd8 <siprintf>

	BSP_LCD_GLASS_DisplayString((uint8_t *)acc_conv_value);
 8000e76:	4807      	ldr	r0, [pc, #28]	@ (8000e94 <callback_image_value+0x64>)
 8000e78:	f000 fb6c 	bl	8001554 <BSP_LCD_GLASS_DisplayString>
}
 8000e7c:	bf00      	nop
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	20000398 	.word	0x20000398
 8000e84:	2000039c 	.word	0x2000039c
 8000e88:	200003a0 	.word	0x200003a0
 8000e8c:	200003a4 	.word	0x200003a4
 8000e90:	0800a770 	.word	0x0800a770
 8000e94:	200003a8 	.word	0x200003a8

08000e98 <callback_adxl_read>:

void callback_adxl_read(){
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
    adxl_read(&hspi1,adxl_address, data_rec);
 8000e9c:	4b34      	ldr	r3, [pc, #208]	@ (8000f70 <callback_adxl_read+0xd8>)
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	4a34      	ldr	r2, [pc, #208]	@ (8000f74 <callback_adxl_read+0xdc>)
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	4834      	ldr	r0, [pc, #208]	@ (8000f78 <callback_adxl_read+0xe0>)
 8000ea6:	f7ff ff4b 	bl	8000d40 <adxl_read>
	  x = ((data_rec[1]<<8)| data_rec[0]);
 8000eaa:	4b32      	ldr	r3, [pc, #200]	@ (8000f74 <callback_adxl_read+0xdc>)
 8000eac:	785b      	ldrb	r3, [r3, #1]
 8000eae:	021b      	lsls	r3, r3, #8
 8000eb0:	b21a      	sxth	r2, r3
 8000eb2:	4b30      	ldr	r3, [pc, #192]	@ (8000f74 <callback_adxl_read+0xdc>)
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	b21b      	sxth	r3, r3
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	b21a      	sxth	r2, r3
 8000ebc:	4b2f      	ldr	r3, [pc, #188]	@ (8000f7c <callback_adxl_read+0xe4>)
 8000ebe:	801a      	strh	r2, [r3, #0]
	  y = ((data_rec[3]<<8)| data_rec[2]);
 8000ec0:	4b2c      	ldr	r3, [pc, #176]	@ (8000f74 <callback_adxl_read+0xdc>)
 8000ec2:	78db      	ldrb	r3, [r3, #3]
 8000ec4:	021b      	lsls	r3, r3, #8
 8000ec6:	b21a      	sxth	r2, r3
 8000ec8:	4b2a      	ldr	r3, [pc, #168]	@ (8000f74 <callback_adxl_read+0xdc>)
 8000eca:	789b      	ldrb	r3, [r3, #2]
 8000ecc:	b21b      	sxth	r3, r3
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	b21a      	sxth	r2, r3
 8000ed2:	4b2b      	ldr	r3, [pc, #172]	@ (8000f80 <callback_adxl_read+0xe8>)
 8000ed4:	801a      	strh	r2, [r3, #0]
	  z = ((data_rec[5]<<8)| data_rec[4]);
 8000ed6:	4b27      	ldr	r3, [pc, #156]	@ (8000f74 <callback_adxl_read+0xdc>)
 8000ed8:	795b      	ldrb	r3, [r3, #5]
 8000eda:	021b      	lsls	r3, r3, #8
 8000edc:	b21a      	sxth	r2, r3
 8000ede:	4b25      	ldr	r3, [pc, #148]	@ (8000f74 <callback_adxl_read+0xdc>)
 8000ee0:	791b      	ldrb	r3, [r3, #4]
 8000ee2:	b21b      	sxth	r3, r3
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	b21a      	sxth	r2, r3
 8000ee8:	4b26      	ldr	r3, [pc, #152]	@ (8000f84 <callback_adxl_read+0xec>)
 8000eea:	801a      	strh	r2, [r3, #0]

	  xg = x * 0.0078;
 8000eec:	4b23      	ldr	r3, [pc, #140]	@ (8000f7c <callback_adxl_read+0xe4>)
 8000eee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff fb16 	bl	8000524 <__aeabi_i2d>
 8000ef8:	a31b      	add	r3, pc, #108	@ (adr r3, 8000f68 <callback_adxl_read+0xd0>)
 8000efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000efe:	f7ff fb7b 	bl	80005f8 <__aeabi_dmul>
 8000f02:	4602      	mov	r2, r0
 8000f04:	460b      	mov	r3, r1
 8000f06:	4610      	mov	r0, r2
 8000f08:	4619      	mov	r1, r3
 8000f0a:	f7ff fe6d 	bl	8000be8 <__aeabi_d2f>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	4a1d      	ldr	r2, [pc, #116]	@ (8000f88 <callback_adxl_read+0xf0>)
 8000f12:	6013      	str	r3, [r2, #0]
	  yg = y * 0.0078;
 8000f14:	4b1a      	ldr	r3, [pc, #104]	@ (8000f80 <callback_adxl_read+0xe8>)
 8000f16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff fb02 	bl	8000524 <__aeabi_i2d>
 8000f20:	a311      	add	r3, pc, #68	@ (adr r3, 8000f68 <callback_adxl_read+0xd0>)
 8000f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f26:	f7ff fb67 	bl	80005f8 <__aeabi_dmul>
 8000f2a:	4602      	mov	r2, r0
 8000f2c:	460b      	mov	r3, r1
 8000f2e:	4610      	mov	r0, r2
 8000f30:	4619      	mov	r1, r3
 8000f32:	f7ff fe59 	bl	8000be8 <__aeabi_d2f>
 8000f36:	4603      	mov	r3, r0
 8000f38:	4a14      	ldr	r2, [pc, #80]	@ (8000f8c <callback_adxl_read+0xf4>)
 8000f3a:	6013      	str	r3, [r2, #0]
	  zg = z * 0.0078;
 8000f3c:	4b11      	ldr	r3, [pc, #68]	@ (8000f84 <callback_adxl_read+0xec>)
 8000f3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f42:	4618      	mov	r0, r3
 8000f44:	f7ff faee 	bl	8000524 <__aeabi_i2d>
 8000f48:	a307      	add	r3, pc, #28	@ (adr r3, 8000f68 <callback_adxl_read+0xd0>)
 8000f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f4e:	f7ff fb53 	bl	80005f8 <__aeabi_dmul>
 8000f52:	4602      	mov	r2, r0
 8000f54:	460b      	mov	r3, r1
 8000f56:	4610      	mov	r0, r2
 8000f58:	4619      	mov	r1, r3
 8000f5a:	f7ff fe45 	bl	8000be8 <__aeabi_d2f>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	4a0b      	ldr	r2, [pc, #44]	@ (8000f90 <callback_adxl_read+0xf8>)
 8000f62:	6013      	str	r3, [r2, #0]
}
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	8e8a71de 	.word	0x8e8a71de
 8000f6c:	3f7ff2e4 	.word	0x3f7ff2e4
 8000f70:	20000000 	.word	0x20000000
 8000f74:	2000038c 	.word	0x2000038c
 8000f78:	20000240 	.word	0x20000240
 8000f7c:	20000392 	.word	0x20000392
 8000f80:	20000394 	.word	0x20000394
 8000f84:	20000396 	.word	0x20000396
 8000f88:	20000398 	.word	0x20000398
 8000f8c:	2000039c 	.word	0x2000039c
 8000f90:	200003a0 	.word	0x200003a0

08000f94 <HAL_TIM_PeriodElapsedCallback>:

// Interrupt
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM4)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a10      	ldr	r2, [pc, #64]	@ (8000fe4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d105      	bne.n	8000fb2 <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		state = 1;
 8000fa6:	4b10      	ldr	r3, [pc, #64]	@ (8000fe8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000fa8:	2201      	movs	r2, #1
 8000faa:	701a      	strb	r2, [r3, #0]
		adxl_counter_state = 1;
 8000fac:	4b0f      	ldr	r3, [pc, #60]	@ (8000fec <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000fae:	2201      	movs	r2, #1
 8000fb0:	701a      	strb	r2, [r3, #0]
	}

	if(htim->Instance == TIM6)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4a0e      	ldr	r2, [pc, #56]	@ (8000ff0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000fb8:	4293      	cmp	r3, r2
 8000fba:	d102      	bne.n	8000fc2 <HAL_TIM_PeriodElapsedCallback+0x2e>
	{
		adxl_read_state=1;
 8000fbc:	4b0d      	ldr	r3, [pc, #52]	@ (8000ff4 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	701a      	strb	r2, [r3, #0]
	}

	if(htim->Instance == TIM7)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4a0c      	ldr	r2, [pc, #48]	@ (8000ff8 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d107      	bne.n	8000fdc <HAL_TIM_PeriodElapsedCallback+0x48>
	{
		lcd_image_value_state = 1;
 8000fcc:	4b0b      	ldr	r3, [pc, #44]	@ (8000ffc <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000fce:	2201      	movs	r2, #1
 8000fd0:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_8);
 8000fd2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fd6:	480a      	ldr	r0, [pc, #40]	@ (8001000 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000fd8:	f001 febe 	bl	8002d58 <HAL_GPIO_TogglePin>
	}
};
 8000fdc:	bf00      	nop
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	40000800 	.word	0x40000800
 8000fe8:	2000038a 	.word	0x2000038a
 8000fec:	20000001 	.word	0x20000001
 8000ff0:	40001000 	.word	0x40001000
 8000ff4:	20000388 	.word	0x20000388
 8000ff8:	40001400 	.word	0x40001400
 8000ffc:	20000389 	.word	0x20000389
 8001000:	48001000 	.word	0x48001000

08001004 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001008:	f001 fb39 	bl	800267e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800100c:	f000 f84c 	bl	80010a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001010:	f000 f9ce 	bl	80013b0 <MX_GPIO_Init>
  MX_LCD_Init();
 8001014:	f000 f89c 	bl	8001150 <MX_LCD_Init>
  MX_SPI1_Init();
 8001018:	f000 f8d2 	bl	80011c0 <MX_SPI1_Init>
  MX_TIM6_Init();
 800101c:	f000 f95c 	bl	80012d8 <MX_TIM6_Init>
  MX_TIM7_Init();
 8001020:	f000 f990 	bl	8001344 <MX_TIM7_Init>
  MX_TIM4_Init();
 8001024:	f000 f90a 	bl	800123c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  //Init timers
  HAL_TIM_Base_Start_IT(&htim4);
 8001028:	4817      	ldr	r0, [pc, #92]	@ (8001088 <main+0x84>)
 800102a:	f004 fae9 	bl	8005600 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 800102e:	4817      	ldr	r0, [pc, #92]	@ (800108c <main+0x88>)
 8001030:	f004 fae6 	bl	8005600 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8001034:	4816      	ldr	r0, [pc, #88]	@ (8001090 <main+0x8c>)
 8001036:	f004 fae3 	bl	8005600 <HAL_TIM_Base_Start_IT>

  // init LCD
  BSP_LCD_GLASS_Init();
 800103a:	f000 fa39 	bl	80014b0 <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_Contrast(5);
 800103e:	2005      	movs	r0, #5
 8001040:	f000 fa70 	bl	8001524 <BSP_LCD_GLASS_Contrast>

 // init adxl
  // !!! need to init adxl !!!
  adxl_init(&hspi1);
 8001044:	4813      	ldr	r0, [pc, #76]	@ (8001094 <main+0x90>)
 8001046:	f7ff fea9 	bl	8000d9c <adxl_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(adxl_counter_state == 1)
 800104a:	4b13      	ldr	r3, [pc, #76]	@ (8001098 <main+0x94>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b01      	cmp	r3, #1
 8001050:	d107      	bne.n	8001062 <main+0x5e>
	  {
		  time_counter ++;
 8001052:	4b12      	ldr	r3, [pc, #72]	@ (800109c <main+0x98>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	3301      	adds	r3, #1
 8001058:	4a10      	ldr	r2, [pc, #64]	@ (800109c <main+0x98>)
 800105a:	6013      	str	r3, [r2, #0]
		  adxl_counter_state = 0;
 800105c:	4b0e      	ldr	r3, [pc, #56]	@ (8001098 <main+0x94>)
 800105e:	2200      	movs	r2, #0
 8001060:	701a      	strb	r2, [r3, #0]
	  }

	  if(adxl_read_state == 1)
 8001062:	4b0f      	ldr	r3, [pc, #60]	@ (80010a0 <main+0x9c>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	2b01      	cmp	r3, #1
 8001068:	d104      	bne.n	8001074 <main+0x70>
	  {
		callback_adxl_read();
 800106a:	f7ff ff15 	bl	8000e98 <callback_adxl_read>
		adxl_read_state=0;
 800106e:	4b0c      	ldr	r3, [pc, #48]	@ (80010a0 <main+0x9c>)
 8001070:	2200      	movs	r2, #0
 8001072:	701a      	strb	r2, [r3, #0]
	  }

	  if(lcd_image_value_state == 1)
 8001074:	4b0b      	ldr	r3, [pc, #44]	@ (80010a4 <main+0xa0>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	2b01      	cmp	r3, #1
 800107a:	d1e6      	bne.n	800104a <main+0x46>
	  {
		 callback_image_value();
 800107c:	f7ff fed8 	bl	8000e30 <callback_image_value>
		 lcd_image_value_state = 0;
 8001080:	4b08      	ldr	r3, [pc, #32]	@ (80010a4 <main+0xa0>)
 8001082:	2200      	movs	r2, #0
 8001084:	701a      	strb	r2, [r3, #0]
	  if(adxl_counter_state == 1)
 8001086:	e7e0      	b.n	800104a <main+0x46>
 8001088:	200002a4 	.word	0x200002a4
 800108c:	200002f0 	.word	0x200002f0
 8001090:	2000033c 	.word	0x2000033c
 8001094:	20000240 	.word	0x20000240
 8001098:	20000001 	.word	0x20000001
 800109c:	200003b0 	.word	0x200003b0
 80010a0:	20000388 	.word	0x20000388
 80010a4:	20000389 	.word	0x20000389

080010a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b096      	sub	sp, #88	@ 0x58
 80010ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ae:	f107 0314 	add.w	r3, r7, #20
 80010b2:	2244      	movs	r2, #68	@ 0x44
 80010b4:	2100      	movs	r1, #0
 80010b6:	4618      	mov	r0, r3
 80010b8:	f005 fe71 	bl	8006d9e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010bc:	463b      	mov	r3, r7
 80010be:	2200      	movs	r2, #0
 80010c0:	601a      	str	r2, [r3, #0]
 80010c2:	605a      	str	r2, [r3, #4]
 80010c4:	609a      	str	r2, [r3, #8]
 80010c6:	60da      	str	r2, [r3, #12]
 80010c8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010ca:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80010ce:	f002 f837 	bl	8003140 <HAL_PWREx_ControlVoltageScaling>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80010d8:	f000 f9e4 	bl	80014a4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80010dc:	230a      	movs	r3, #10
 80010de:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010e4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010e6:	2310      	movs	r3, #16
 80010e8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80010ea:	2301      	movs	r3, #1
 80010ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010ee:	2302      	movs	r3, #2
 80010f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010f2:	2302      	movs	r3, #2
 80010f4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80010f6:	2301      	movs	r3, #1
 80010f8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80010fa:	230a      	movs	r3, #10
 80010fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80010fe:	2307      	movs	r3, #7
 8001100:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001102:	2302      	movs	r3, #2
 8001104:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001106:	2302      	movs	r3, #2
 8001108:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800110a:	f107 0314 	add.w	r3, r7, #20
 800110e:	4618      	mov	r0, r3
 8001110:	f002 f86c 	bl	80031ec <HAL_RCC_OscConfig>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <SystemClock_Config+0x76>
  {
    Error_Handler();
 800111a:	f000 f9c3 	bl	80014a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800111e:	230f      	movs	r3, #15
 8001120:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001122:	2303      	movs	r3, #3
 8001124:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001126:	2300      	movs	r3, #0
 8001128:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800112a:	2300      	movs	r3, #0
 800112c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800112e:	2300      	movs	r3, #0
 8001130:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001132:	463b      	mov	r3, r7
 8001134:	2104      	movs	r1, #4
 8001136:	4618      	mov	r0, r3
 8001138:	f002 fc34 	bl	80039a4 <HAL_RCC_ClockConfig>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001142:	f000 f9af 	bl	80014a4 <Error_Handler>
  }
}
 8001146:	bf00      	nop
 8001148:	3758      	adds	r7, #88	@ 0x58
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
	...

08001150 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8001154:	4b18      	ldr	r3, [pc, #96]	@ (80011b8 <MX_LCD_Init+0x68>)
 8001156:	4a19      	ldr	r2, [pc, #100]	@ (80011bc <MX_LCD_Init+0x6c>)
 8001158:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 800115a:	4b17      	ldr	r3, [pc, #92]	@ (80011b8 <MX_LCD_Init+0x68>)
 800115c:	2200      	movs	r2, #0
 800115e:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8001160:	4b15      	ldr	r3, [pc, #84]	@ (80011b8 <MX_LCD_Init+0x68>)
 8001162:	2200      	movs	r2, #0
 8001164:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8001166:	4b14      	ldr	r3, [pc, #80]	@ (80011b8 <MX_LCD_Init+0x68>)
 8001168:	220c      	movs	r2, #12
 800116a:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 800116c:	4b12      	ldr	r3, [pc, #72]	@ (80011b8 <MX_LCD_Init+0x68>)
 800116e:	2200      	movs	r2, #0
 8001170:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8001172:	4b11      	ldr	r3, [pc, #68]	@ (80011b8 <MX_LCD_Init+0x68>)
 8001174:	2200      	movs	r2, #0
 8001176:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8001178:	4b0f      	ldr	r3, [pc, #60]	@ (80011b8 <MX_LCD_Init+0x68>)
 800117a:	2200      	movs	r2, #0
 800117c:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 800117e:	4b0e      	ldr	r3, [pc, #56]	@ (80011b8 <MX_LCD_Init+0x68>)
 8001180:	2200      	movs	r2, #0
 8001182:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8001184:	4b0c      	ldr	r3, [pc, #48]	@ (80011b8 <MX_LCD_Init+0x68>)
 8001186:	2200      	movs	r2, #0
 8001188:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 800118a:	4b0b      	ldr	r3, [pc, #44]	@ (80011b8 <MX_LCD_Init+0x68>)
 800118c:	2200      	movs	r2, #0
 800118e:	631a      	str	r2, [r3, #48]	@ 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8001190:	4b09      	ldr	r3, [pc, #36]	@ (80011b8 <MX_LCD_Init+0x68>)
 8001192:	2200      	movs	r2, #0
 8001194:	629a      	str	r2, [r3, #40]	@ 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8001196:	4b08      	ldr	r3, [pc, #32]	@ (80011b8 <MX_LCD_Init+0x68>)
 8001198:	2200      	movs	r2, #0
 800119a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 800119c:	4b06      	ldr	r3, [pc, #24]	@ (80011b8 <MX_LCD_Init+0x68>)
 800119e:	2200      	movs	r2, #0
 80011a0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 80011a2:	4805      	ldr	r0, [pc, #20]	@ (80011b8 <MX_LCD_Init+0x68>)
 80011a4:	f001 fdf2 	bl	8002d8c <HAL_LCD_Init>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 80011ae:	f000 f979 	bl	80014a4 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000204 	.word	0x20000204
 80011bc:	40002400 	.word	0x40002400

080011c0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80011c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001234 <MX_SPI1_Init+0x74>)
 80011c6:	4a1c      	ldr	r2, [pc, #112]	@ (8001238 <MX_SPI1_Init+0x78>)
 80011c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001234 <MX_SPI1_Init+0x74>)
 80011cc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011d2:	4b18      	ldr	r3, [pc, #96]	@ (8001234 <MX_SPI1_Init+0x74>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80011d8:	4b16      	ldr	r3, [pc, #88]	@ (8001234 <MX_SPI1_Init+0x74>)
 80011da:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80011de:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80011e0:	4b14      	ldr	r3, [pc, #80]	@ (8001234 <MX_SPI1_Init+0x74>)
 80011e2:	2202      	movs	r2, #2
 80011e4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80011e6:	4b13      	ldr	r3, [pc, #76]	@ (8001234 <MX_SPI1_Init+0x74>)
 80011e8:	2201      	movs	r2, #1
 80011ea:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011ec:	4b11      	ldr	r3, [pc, #68]	@ (8001234 <MX_SPI1_Init+0x74>)
 80011ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011f2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80011f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001234 <MX_SPI1_Init+0x74>)
 80011f6:	2228      	movs	r2, #40	@ 0x28
 80011f8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001234 <MX_SPI1_Init+0x74>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001200:	4b0c      	ldr	r3, [pc, #48]	@ (8001234 <MX_SPI1_Init+0x74>)
 8001202:	2200      	movs	r2, #0
 8001204:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001206:	4b0b      	ldr	r3, [pc, #44]	@ (8001234 <MX_SPI1_Init+0x74>)
 8001208:	2200      	movs	r2, #0
 800120a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800120c:	4b09      	ldr	r3, [pc, #36]	@ (8001234 <MX_SPI1_Init+0x74>)
 800120e:	2207      	movs	r2, #7
 8001210:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001212:	4b08      	ldr	r3, [pc, #32]	@ (8001234 <MX_SPI1_Init+0x74>)
 8001214:	2200      	movs	r2, #0
 8001216:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001218:	4b06      	ldr	r3, [pc, #24]	@ (8001234 <MX_SPI1_Init+0x74>)
 800121a:	2200      	movs	r2, #0
 800121c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800121e:	4805      	ldr	r0, [pc, #20]	@ (8001234 <MX_SPI1_Init+0x74>)
 8001220:	f003 fa68 	bl	80046f4 <HAL_SPI_Init>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800122a:	f000 f93b 	bl	80014a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	20000240 	.word	0x20000240
 8001238:	40013000 	.word	0x40013000

0800123c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b088      	sub	sp, #32
 8001240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001242:	f107 0310 	add.w	r3, r7, #16
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
 800124a:	605a      	str	r2, [r3, #4]
 800124c:	609a      	str	r2, [r3, #8]
 800124e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001250:	1d3b      	adds	r3, r7, #4
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]
 8001258:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800125a:	4b1d      	ldr	r3, [pc, #116]	@ (80012d0 <MX_TIM4_Init+0x94>)
 800125c:	4a1d      	ldr	r2, [pc, #116]	@ (80012d4 <MX_TIM4_Init+0x98>)
 800125e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1;
 8001260:	4b1b      	ldr	r3, [pc, #108]	@ (80012d0 <MX_TIM4_Init+0x94>)
 8001262:	2201      	movs	r2, #1
 8001264:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001266:	4b1a      	ldr	r3, [pc, #104]	@ (80012d0 <MX_TIM4_Init+0x94>)
 8001268:	2200      	movs	r2, #0
 800126a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 40000;
 800126c:	4b18      	ldr	r3, [pc, #96]	@ (80012d0 <MX_TIM4_Init+0x94>)
 800126e:	f649 4240 	movw	r2, #40000	@ 0x9c40
 8001272:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001274:	4b16      	ldr	r3, [pc, #88]	@ (80012d0 <MX_TIM4_Init+0x94>)
 8001276:	2200      	movs	r2, #0
 8001278:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800127a:	4b15      	ldr	r3, [pc, #84]	@ (80012d0 <MX_TIM4_Init+0x94>)
 800127c:	2200      	movs	r2, #0
 800127e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001280:	4813      	ldr	r0, [pc, #76]	@ (80012d0 <MX_TIM4_Init+0x94>)
 8001282:	f004 f965 	bl	8005550 <HAL_TIM_Base_Init>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 800128c:	f000 f90a 	bl	80014a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001290:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001294:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001296:	f107 0310 	add.w	r3, r7, #16
 800129a:	4619      	mov	r1, r3
 800129c:	480c      	ldr	r0, [pc, #48]	@ (80012d0 <MX_TIM4_Init+0x94>)
 800129e:	f004 fb21 	bl	80058e4 <HAL_TIM_ConfigClockSource>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80012a8:	f000 f8fc 	bl	80014a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012ac:	2300      	movs	r3, #0
 80012ae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012b0:	2300      	movs	r3, #0
 80012b2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80012b4:	1d3b      	adds	r3, r7, #4
 80012b6:	4619      	mov	r1, r3
 80012b8:	4805      	ldr	r0, [pc, #20]	@ (80012d0 <MX_TIM4_Init+0x94>)
 80012ba:	f004 fd39 	bl	8005d30 <HAL_TIMEx_MasterConfigSynchronization>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80012c4:	f000 f8ee 	bl	80014a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80012c8:	bf00      	nop
 80012ca:	3720      	adds	r7, #32
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	200002a4 	.word	0x200002a4
 80012d4:	40000800 	.word	0x40000800

080012d8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012de:	1d3b      	adds	r3, r7, #4
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	605a      	str	r2, [r3, #4]
 80012e6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80012e8:	4b14      	ldr	r3, [pc, #80]	@ (800133c <MX_TIM6_Init+0x64>)
 80012ea:	4a15      	ldr	r2, [pc, #84]	@ (8001340 <MX_TIM6_Init+0x68>)
 80012ec:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 3;
 80012ee:	4b13      	ldr	r3, [pc, #76]	@ (800133c <MX_TIM6_Init+0x64>)
 80012f0:	2203      	movs	r2, #3
 80012f2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012f4:	4b11      	ldr	r3, [pc, #68]	@ (800133c <MX_TIM6_Init+0x64>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 64000;
 80012fa:	4b10      	ldr	r3, [pc, #64]	@ (800133c <MX_TIM6_Init+0x64>)
 80012fc:	f44f 427a 	mov.w	r2, #64000	@ 0xfa00
 8001300:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001302:	4b0e      	ldr	r3, [pc, #56]	@ (800133c <MX_TIM6_Init+0x64>)
 8001304:	2200      	movs	r2, #0
 8001306:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001308:	480c      	ldr	r0, [pc, #48]	@ (800133c <MX_TIM6_Init+0x64>)
 800130a:	f004 f921 	bl	8005550 <HAL_TIM_Base_Init>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001314:	f000 f8c6 	bl	80014a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001318:	2300      	movs	r3, #0
 800131a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800131c:	2300      	movs	r3, #0
 800131e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001320:	1d3b      	adds	r3, r7, #4
 8001322:	4619      	mov	r1, r3
 8001324:	4805      	ldr	r0, [pc, #20]	@ (800133c <MX_TIM6_Init+0x64>)
 8001326:	f004 fd03 	bl	8005d30 <HAL_TIMEx_MasterConfigSynchronization>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001330:	f000 f8b8 	bl	80014a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001334:	bf00      	nop
 8001336:	3710      	adds	r7, #16
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	200002f0 	.word	0x200002f0
 8001340:	40001000 	.word	0x40001000

08001344 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	605a      	str	r2, [r3, #4]
 8001352:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001354:	4b14      	ldr	r3, [pc, #80]	@ (80013a8 <MX_TIM7_Init+0x64>)
 8001356:	4a15      	ldr	r2, [pc, #84]	@ (80013ac <MX_TIM7_Init+0x68>)
 8001358:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 123;
 800135a:	4b13      	ldr	r3, [pc, #76]	@ (80013a8 <MX_TIM7_Init+0x64>)
 800135c:	227b      	movs	r2, #123	@ 0x7b
 800135e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001360:	4b11      	ldr	r3, [pc, #68]	@ (80013a8 <MX_TIM7_Init+0x64>)
 8001362:	2200      	movs	r2, #0
 8001364:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 64516;
 8001366:	4b10      	ldr	r3, [pc, #64]	@ (80013a8 <MX_TIM7_Init+0x64>)
 8001368:	f64f 4204 	movw	r2, #64516	@ 0xfc04
 800136c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800136e:	4b0e      	ldr	r3, [pc, #56]	@ (80013a8 <MX_TIM7_Init+0x64>)
 8001370:	2200      	movs	r2, #0
 8001372:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001374:	480c      	ldr	r0, [pc, #48]	@ (80013a8 <MX_TIM7_Init+0x64>)
 8001376:	f004 f8eb 	bl	8005550 <HAL_TIM_Base_Init>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001380:	f000 f890 	bl	80014a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001384:	2300      	movs	r3, #0
 8001386:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001388:	2300      	movs	r3, #0
 800138a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800138c:	1d3b      	adds	r3, r7, #4
 800138e:	4619      	mov	r1, r3
 8001390:	4805      	ldr	r0, [pc, #20]	@ (80013a8 <MX_TIM7_Init+0x64>)
 8001392:	f004 fccd 	bl	8005d30 <HAL_TIMEx_MasterConfigSynchronization>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800139c:	f000 f882 	bl	80014a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80013a0:	bf00      	nop
 80013a2:	3710      	adds	r7, #16
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	2000033c 	.word	0x2000033c
 80013ac:	40001400 	.word	0x40001400

080013b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b08a      	sub	sp, #40	@ 0x28
 80013b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b6:	f107 0314 	add.w	r3, r7, #20
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
 80013be:	605a      	str	r2, [r3, #4]
 80013c0:	609a      	str	r2, [r3, #8]
 80013c2:	60da      	str	r2, [r3, #12]
 80013c4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013c6:	4b34      	ldr	r3, [pc, #208]	@ (8001498 <MX_GPIO_Init+0xe8>)
 80013c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ca:	4a33      	ldr	r2, [pc, #204]	@ (8001498 <MX_GPIO_Init+0xe8>)
 80013cc:	f043 0304 	orr.w	r3, r3, #4
 80013d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013d2:	4b31      	ldr	r3, [pc, #196]	@ (8001498 <MX_GPIO_Init+0xe8>)
 80013d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013d6:	f003 0304 	and.w	r3, r3, #4
 80013da:	613b      	str	r3, [r7, #16]
 80013dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013de:	4b2e      	ldr	r3, [pc, #184]	@ (8001498 <MX_GPIO_Init+0xe8>)
 80013e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013e2:	4a2d      	ldr	r2, [pc, #180]	@ (8001498 <MX_GPIO_Init+0xe8>)
 80013e4:	f043 0301 	orr.w	r3, r3, #1
 80013e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013ea:	4b2b      	ldr	r3, [pc, #172]	@ (8001498 <MX_GPIO_Init+0xe8>)
 80013ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ee:	f003 0301 	and.w	r3, r3, #1
 80013f2:	60fb      	str	r3, [r7, #12]
 80013f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013f6:	4b28      	ldr	r3, [pc, #160]	@ (8001498 <MX_GPIO_Init+0xe8>)
 80013f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013fa:	4a27      	ldr	r2, [pc, #156]	@ (8001498 <MX_GPIO_Init+0xe8>)
 80013fc:	f043 0302 	orr.w	r3, r3, #2
 8001400:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001402:	4b25      	ldr	r3, [pc, #148]	@ (8001498 <MX_GPIO_Init+0xe8>)
 8001404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001406:	f003 0302 	and.w	r3, r3, #2
 800140a:	60bb      	str	r3, [r7, #8]
 800140c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800140e:	4b22      	ldr	r3, [pc, #136]	@ (8001498 <MX_GPIO_Init+0xe8>)
 8001410:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001412:	4a21      	ldr	r2, [pc, #132]	@ (8001498 <MX_GPIO_Init+0xe8>)
 8001414:	f043 0310 	orr.w	r3, r3, #16
 8001418:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800141a:	4b1f      	ldr	r3, [pc, #124]	@ (8001498 <MX_GPIO_Init+0xe8>)
 800141c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800141e:	f003 0310 	and.w	r3, r3, #16
 8001422:	607b      	str	r3, [r7, #4]
 8001424:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_Red_Pin|CS_Pin, GPIO_PIN_RESET);
 8001426:	2200      	movs	r2, #0
 8001428:	2144      	movs	r1, #68	@ 0x44
 800142a:	481c      	ldr	r0, [pc, #112]	@ (800149c <MX_GPIO_Init+0xec>)
 800142c:	f001 fc7c 	bl	8002d28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_Green_GPIO_Port, LD_Green_Pin, GPIO_PIN_RESET);
 8001430:	2200      	movs	r2, #0
 8001432:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001436:	481a      	ldr	r0, [pc, #104]	@ (80014a0 <MX_GPIO_Init+0xf0>)
 8001438:	f001 fc76 	bl	8002d28 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Joy_Center_Pin Joy_Left_Pin Joy_Right_Pin Joy_Up_Pin
                           Joy_Down_Pin */
  GPIO_InitStruct.Pin = Joy_Center_Pin|Joy_Left_Pin|Joy_Right_Pin|Joy_Up_Pin
 800143c:	232f      	movs	r3, #47	@ 0x2f
 800143e:	617b      	str	r3, [r7, #20]
                          |Joy_Down_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001440:	2300      	movs	r3, #0
 8001442:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001444:	2300      	movs	r3, #0
 8001446:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001448:	f107 0314 	add.w	r3, r7, #20
 800144c:	4619      	mov	r1, r3
 800144e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001452:	f001 fabf 	bl	80029d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD_Red_Pin CS_Pin */
  GPIO_InitStruct.Pin = LD_Red_Pin|CS_Pin;
 8001456:	2344      	movs	r3, #68	@ 0x44
 8001458:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800145a:	2301      	movs	r3, #1
 800145c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145e:	2300      	movs	r3, #0
 8001460:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001462:	2300      	movs	r3, #0
 8001464:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001466:	f107 0314 	add.w	r3, r7, #20
 800146a:	4619      	mov	r1, r3
 800146c:	480b      	ldr	r0, [pc, #44]	@ (800149c <MX_GPIO_Init+0xec>)
 800146e:	f001 fab1 	bl	80029d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_Green_Pin */
  GPIO_InitStruct.Pin = LD_Green_Pin;
 8001472:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001476:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001478:	2301      	movs	r3, #1
 800147a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001480:	2300      	movs	r3, #0
 8001482:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD_Green_GPIO_Port, &GPIO_InitStruct);
 8001484:	f107 0314 	add.w	r3, r7, #20
 8001488:	4619      	mov	r1, r3
 800148a:	4805      	ldr	r0, [pc, #20]	@ (80014a0 <MX_GPIO_Init+0xf0>)
 800148c:	f001 faa2 	bl	80029d4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001490:	bf00      	nop
 8001492:	3728      	adds	r7, #40	@ 0x28
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	40021000 	.word	0x40021000
 800149c:	48000400 	.word	0x48000400
 80014a0:	48001000 	.word	0x48001000

080014a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014a8:	b672      	cpsid	i
}
 80014aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014ac:	bf00      	nop
 80014ae:	e7fd      	b.n	80014ac <Error_Handler+0x8>

080014b0 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 80014b4:	4b19      	ldr	r3, [pc, #100]	@ (800151c <BSP_LCD_GLASS_Init+0x6c>)
 80014b6:	4a1a      	ldr	r2, [pc, #104]	@ (8001520 <BSP_LCD_GLASS_Init+0x70>)
 80014b8:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 80014ba:	4b18      	ldr	r3, [pc, #96]	@ (800151c <BSP_LCD_GLASS_Init+0x6c>)
 80014bc:	2200      	movs	r2, #0
 80014be:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 80014c0:	4b16      	ldr	r3, [pc, #88]	@ (800151c <BSP_LCD_GLASS_Init+0x6c>)
 80014c2:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 80014c6:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80014c8:	4b14      	ldr	r3, [pc, #80]	@ (800151c <BSP_LCD_GLASS_Init+0x6c>)
 80014ca:	220c      	movs	r2, #12
 80014cc:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80014ce:	4b13      	ldr	r3, [pc, #76]	@ (800151c <BSP_LCD_GLASS_Init+0x6c>)
 80014d0:	2240      	movs	r2, #64	@ 0x40
 80014d2:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80014d4:	4b11      	ldr	r3, [pc, #68]	@ (800151c <BSP_LCD_GLASS_Init+0x6c>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 80014da:	4b10      	ldr	r3, [pc, #64]	@ (800151c <BSP_LCD_GLASS_Init+0x6c>)
 80014dc:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 80014e0:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 80014e2:	4b0e      	ldr	r3, [pc, #56]	@ (800151c <BSP_LCD_GLASS_Init+0x6c>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 80014e8:	4b0c      	ldr	r3, [pc, #48]	@ (800151c <BSP_LCD_GLASS_Init+0x6c>)
 80014ea:	2240      	movs	r2, #64	@ 0x40
 80014ec:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 80014ee:	4b0b      	ldr	r3, [pc, #44]	@ (800151c <BSP_LCD_GLASS_Init+0x6c>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	625a      	str	r2, [r3, #36]	@ 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 80014f4:	4b09      	ldr	r3, [pc, #36]	@ (800151c <BSP_LCD_GLASS_Init+0x6c>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	629a      	str	r2, [r3, #40]	@ 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 80014fa:	4b08      	ldr	r3, [pc, #32]	@ (800151c <BSP_LCD_GLASS_Init+0x6c>)
 80014fc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001500:	62da      	str	r2, [r3, #44]	@ 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8001502:	4b06      	ldr	r3, [pc, #24]	@ (800151c <BSP_LCD_GLASS_Init+0x6c>)
 8001504:	2200      	movs	r2, #0
 8001506:	631a      	str	r2, [r3, #48]	@ 0x30
  
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8001508:	4804      	ldr	r0, [pc, #16]	@ (800151c <BSP_LCD_GLASS_Init+0x6c>)
 800150a:	f000 f85b 	bl	80015c4 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 800150e:	4803      	ldr	r0, [pc, #12]	@ (800151c <BSP_LCD_GLASS_Init+0x6c>)
 8001510:	f001 fc3c 	bl	8002d8c <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8001514:	f000 f84c 	bl	80015b0 <BSP_LCD_GLASS_Clear>
}
 8001518:	bf00      	nop
 800151a:	bd80      	pop	{r7, pc}
 800151c:	200003b4 	.word	0x200003b4
 8001520:	40002400 	.word	0x40002400

08001524 <BSP_LCD_GLASS_Contrast>:
  *     @arg LCD_CONTRASTLEVEL_6: Maximum Voltage = 3.38V
  *     @arg LCD_CONTRASTLEVEL_7: Maximum Voltage = 3.51V
  * @retval None
  */
void BSP_LCD_GLASS_Contrast(uint32_t Contrast)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  __HAL_LCD_CONTRAST_CONFIG(&LCDHandle, Contrast);
 800152c:	4b08      	ldr	r3, [pc, #32]	@ (8001550 <BSP_LCD_GLASS_Contrast+0x2c>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8001536:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <BSP_LCD_GLASS_Contrast+0x2c>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	430a      	orrs	r2, r1
 800153e:	605a      	str	r2, [r3, #4]
 8001540:	4803      	ldr	r0, [pc, #12]	@ (8001550 <BSP_LCD_GLASS_Contrast+0x2c>)
 8001542:	f001 fdcd 	bl	80030e0 <LCD_WaitForSynchro>
}
 8001546:	bf00      	nop
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	200003b4 	.word	0x200003b4

08001554 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 800155c:	2300      	movs	r3, #0
 800155e:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8001560:	e00b      	b.n	800157a <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8001562:	7bfb      	ldrb	r3, [r7, #15]
 8001564:	2200      	movs	r2, #0
 8001566:	2100      	movs	r1, #0
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f000 fa4b 	bl	8001a04 <WriteChar>

    /* Point on the next character */
    ptr++;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	3301      	adds	r3, #1
 8001572:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8001574:	7bfb      	ldrb	r3, [r7, #15]
 8001576:	3301      	adds	r3, #1
 8001578:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	2b00      	cmp	r3, #0
 8001580:	bf14      	ite	ne
 8001582:	2301      	movne	r3, #1
 8001584:	2300      	moveq	r3, #0
 8001586:	b2da      	uxtb	r2, r3
 8001588:	7bfb      	ldrb	r3, [r7, #15]
 800158a:	2b05      	cmp	r3, #5
 800158c:	bf94      	ite	ls
 800158e:	2301      	movls	r3, #1
 8001590:	2300      	movhi	r3, #0
 8001592:	b2db      	uxtb	r3, r3
 8001594:	4013      	ands	r3, r2
 8001596:	b2db      	uxtb	r3, r3
 8001598:	2b00      	cmp	r3, #0
 800159a:	d1e2      	bne.n	8001562 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 800159c:	4803      	ldr	r0, [pc, #12]	@ (80015ac <BSP_LCD_GLASS_DisplayString+0x58>)
 800159e:	f001 fd66 	bl	800306e <HAL_LCD_UpdateDisplayRequest>
}
 80015a2:	bf00      	nop
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	200003b4 	.word	0x200003b4

080015b0 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 80015b4:	4802      	ldr	r0, [pc, #8]	@ (80015c0 <BSP_LCD_GLASS_Clear+0x10>)
 80015b6:	f001 fd04 	bl	8002fc2 <HAL_LCD_Clear>
}
 80015ba:	bf00      	nop
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	200003b4 	.word	0x200003b4

080015c4 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b0c0      	sub	sp, #256	@ 0x100
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80015cc:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	605a      	str	r2, [r3, #4]
 80015d6:	609a      	str	r2, [r3, #8]
 80015d8:	60da      	str	r2, [r3, #12]
 80015da:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80015dc:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80015e0:	2244      	movs	r2, #68	@ 0x44
 80015e2:	2100      	movs	r1, #0
 80015e4:	4618      	mov	r0, r3
 80015e6:	f005 fbda 	bl	8006d9e <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 80015ea:	f107 0320 	add.w	r3, r7, #32
 80015ee:	2288      	movs	r2, #136	@ 0x88
 80015f0:	2100      	movs	r1, #0
 80015f2:	4618      	mov	r0, r3
 80015f4:	f005 fbd3 	bl	8006d9e <memset>
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 80015f8:	4b51      	ldr	r3, [pc, #324]	@ (8001740 <LCD_MspInit+0x17c>)
 80015fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015fc:	4a50      	ldr	r2, [pc, #320]	@ (8001740 <LCD_MspInit+0x17c>)
 80015fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001602:	6593      	str	r3, [r2, #88]	@ 0x58
 8001604:	4b4e      	ldr	r3, [pc, #312]	@ (8001740 <LCD_MspInit+0x17c>)
 8001606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001608:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800160c:	61fb      	str	r3, [r7, #28]
 800160e:	69fb      	ldr	r3, [r7, #28]
  
  /*##-2- Configure LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8001610:	2304      	movs	r3, #4
 8001612:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8001616:	2300      	movs	r3, #0
 8001618:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 800161c:	2301      	movs	r3, #1
 800161e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8001622:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001626:	4618      	mov	r0, r3
 8001628:	f001 fde0 	bl	80031ec <HAL_RCC_OscConfig>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <LCD_MspInit+0x72>
  { 
    while(1);
 8001632:	bf00      	nop
 8001634:	e7fd      	b.n	8001632 <LCD_MspInit+0x6e>
  }
  
  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001636:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800163a:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800163c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001640:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8001644:	f107 0320 	add.w	r3, r7, #32
 8001648:	4618      	mov	r0, r3
 800164a:	f002 fb97 	bl	8003d7c <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800164e:	4b3c      	ldr	r3, [pc, #240]	@ (8001740 <LCD_MspInit+0x17c>)
 8001650:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001652:	4a3b      	ldr	r2, [pc, #236]	@ (8001740 <LCD_MspInit+0x17c>)
 8001654:	f043 0301 	orr.w	r3, r3, #1
 8001658:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800165a:	4b39      	ldr	r3, [pc, #228]	@ (8001740 <LCD_MspInit+0x17c>)
 800165c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	61bb      	str	r3, [r7, #24]
 8001664:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001666:	4b36      	ldr	r3, [pc, #216]	@ (8001740 <LCD_MspInit+0x17c>)
 8001668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800166a:	4a35      	ldr	r2, [pc, #212]	@ (8001740 <LCD_MspInit+0x17c>)
 800166c:	f043 0302 	orr.w	r3, r3, #2
 8001670:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001672:	4b33      	ldr	r3, [pc, #204]	@ (8001740 <LCD_MspInit+0x17c>)
 8001674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001676:	f003 0302 	and.w	r3, r3, #2
 800167a:	617b      	str	r3, [r7, #20]
 800167c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800167e:	4b30      	ldr	r3, [pc, #192]	@ (8001740 <LCD_MspInit+0x17c>)
 8001680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001682:	4a2f      	ldr	r2, [pc, #188]	@ (8001740 <LCD_MspInit+0x17c>)
 8001684:	f043 0304 	orr.w	r3, r3, #4
 8001688:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800168a:	4b2d      	ldr	r3, [pc, #180]	@ (8001740 <LCD_MspInit+0x17c>)
 800168c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800168e:	f003 0304 	and.w	r3, r3, #4
 8001692:	613b      	str	r3, [r7, #16]
 8001694:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001696:	4b2a      	ldr	r3, [pc, #168]	@ (8001740 <LCD_MspInit+0x17c>)
 8001698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800169a:	4a29      	ldr	r2, [pc, #164]	@ (8001740 <LCD_MspInit+0x17c>)
 800169c:	f043 0308 	orr.w	r3, r3, #8
 80016a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016a2:	4b27      	ldr	r3, [pc, #156]	@ (8001740 <LCD_MspInit+0x17c>)
 80016a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016a6:	f003 0308 	and.w	r3, r3, #8
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	68fb      	ldr	r3, [r7, #12]

  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 80016ae:	f248 73c0 	movw	r3, #34752	@ 0x87c0
 80016b2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 80016b6:	2302      	movs	r3, #2
 80016b8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 80016bc:	2300      	movs	r3, #0
 80016be:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_HIGH;
 80016c2:	2303      	movs	r3, #3
 80016c4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 80016c8:	230b      	movs	r3, #11
 80016ca:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80016ce:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80016d2:	4619      	mov	r1, r3
 80016d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016d8:	f001 f97c 	bl	80029d4 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 80016dc:	f24f 2333 	movw	r3, #62003	@ 0xf233
 80016e0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 80016e4:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80016e8:	4619      	mov	r1, r3
 80016ea:	4816      	ldr	r0, [pc, #88]	@ (8001744 <LCD_MspInit+0x180>)
 80016ec:	f001 f972 	bl	80029d4 <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 80016f0:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 80016f4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 80016f8:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80016fc:	4619      	mov	r1, r3
 80016fe:	4812      	ldr	r0, [pc, #72]	@ (8001748 <LCD_MspInit+0x184>)
 8001700:	f001 f968 	bl	80029d4 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8001704:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8001708:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 800170c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001710:	4619      	mov	r1, r3
 8001712:	480e      	ldr	r0, [pc, #56]	@ (800174c <LCD_MspInit+0x188>)
 8001714:	f001 f95e 	bl	80029d4 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8001718:	2002      	movs	r0, #2
 800171a:	f001 f825 	bl	8002768 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 800171e:	4b08      	ldr	r3, [pc, #32]	@ (8001740 <LCD_MspInit+0x17c>)
 8001720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001722:	4a07      	ldr	r2, [pc, #28]	@ (8001740 <LCD_MspInit+0x17c>)
 8001724:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001728:	6593      	str	r3, [r2, #88]	@ 0x58
 800172a:	4b05      	ldr	r3, [pc, #20]	@ (8001740 <LCD_MspInit+0x17c>)
 800172c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800172e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001732:	60bb      	str	r3, [r7, #8]
 8001734:	68bb      	ldr	r3, [r7, #8]
}
 8001736:	bf00      	nop
 8001738:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	40021000 	.word	0x40021000
 8001744:	48000400 	.word	0x48000400
 8001748:	48000800 	.word	0x48000800
 800174c:	48000c00 	.word	0x48000c00

08001750 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8001750:	b480      	push	{r7}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	460b      	mov	r3, r1
 800175a:	70fb      	strb	r3, [r7, #3]
 800175c:	4613      	mov	r3, r2
 800175e:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8001760:	2300      	movs	r3, #0
 8001762:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8001764:	2300      	movs	r3, #0
 8001766:	737b      	strb	r3, [r7, #13]
 8001768:	2300      	movs	r3, #0
 800176a:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	2bff      	cmp	r3, #255	@ 0xff
 8001772:	f000 80e8 	beq.w	8001946 <Convert+0x1f6>
 8001776:	2bff      	cmp	r3, #255	@ 0xff
 8001778:	f300 80f1 	bgt.w	800195e <Convert+0x20e>
 800177c:	2bb5      	cmp	r3, #181	@ 0xb5
 800177e:	f000 80cb 	beq.w	8001918 <Convert+0x1c8>
 8001782:	2bb5      	cmp	r3, #181	@ 0xb5
 8001784:	f300 80eb 	bgt.w	800195e <Convert+0x20e>
 8001788:	2b6e      	cmp	r3, #110	@ 0x6e
 800178a:	f300 80a9 	bgt.w	80018e0 <Convert+0x190>
 800178e:	2b20      	cmp	r3, #32
 8001790:	f2c0 80e5 	blt.w	800195e <Convert+0x20e>
 8001794:	3b20      	subs	r3, #32
 8001796:	2b4e      	cmp	r3, #78	@ 0x4e
 8001798:	f200 80e1 	bhi.w	800195e <Convert+0x20e>
 800179c:	a201      	add	r2, pc, #4	@ (adr r2, 80017a4 <Convert+0x54>)
 800179e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017a2:	bf00      	nop
 80017a4:	080018e7 	.word	0x080018e7
 80017a8:	0800195f 	.word	0x0800195f
 80017ac:	0800195f 	.word	0x0800195f
 80017b0:	0800195f 	.word	0x0800195f
 80017b4:	0800195f 	.word	0x0800195f
 80017b8:	0800193f 	.word	0x0800193f
 80017bc:	0800195f 	.word	0x0800195f
 80017c0:	0800195f 	.word	0x0800195f
 80017c4:	080018f5 	.word	0x080018f5
 80017c8:	080018fb 	.word	0x080018fb
 80017cc:	080018ed 	.word	0x080018ed
 80017d0:	08001929 	.word	0x08001929
 80017d4:	0800195f 	.word	0x0800195f
 80017d8:	08001921 	.word	0x08001921
 80017dc:	0800195f 	.word	0x0800195f
 80017e0:	08001931 	.word	0x08001931
 80017e4:	0800194f 	.word	0x0800194f
 80017e8:	0800194f 	.word	0x0800194f
 80017ec:	0800194f 	.word	0x0800194f
 80017f0:	0800194f 	.word	0x0800194f
 80017f4:	0800194f 	.word	0x0800194f
 80017f8:	0800194f 	.word	0x0800194f
 80017fc:	0800194f 	.word	0x0800194f
 8001800:	0800194f 	.word	0x0800194f
 8001804:	0800194f 	.word	0x0800194f
 8001808:	0800194f 	.word	0x0800194f
 800180c:	0800195f 	.word	0x0800195f
 8001810:	0800195f 	.word	0x0800195f
 8001814:	0800195f 	.word	0x0800195f
 8001818:	0800195f 	.word	0x0800195f
 800181c:	0800195f 	.word	0x0800195f
 8001820:	0800195f 	.word	0x0800195f
 8001824:	0800195f 	.word	0x0800195f
 8001828:	0800195f 	.word	0x0800195f
 800182c:	0800195f 	.word	0x0800195f
 8001830:	0800195f 	.word	0x0800195f
 8001834:	0800195f 	.word	0x0800195f
 8001838:	0800195f 	.word	0x0800195f
 800183c:	0800195f 	.word	0x0800195f
 8001840:	0800195f 	.word	0x0800195f
 8001844:	0800195f 	.word	0x0800195f
 8001848:	0800195f 	.word	0x0800195f
 800184c:	0800195f 	.word	0x0800195f
 8001850:	0800195f 	.word	0x0800195f
 8001854:	0800195f 	.word	0x0800195f
 8001858:	0800195f 	.word	0x0800195f
 800185c:	0800195f 	.word	0x0800195f
 8001860:	0800195f 	.word	0x0800195f
 8001864:	0800195f 	.word	0x0800195f
 8001868:	0800195f 	.word	0x0800195f
 800186c:	0800195f 	.word	0x0800195f
 8001870:	0800195f 	.word	0x0800195f
 8001874:	0800195f 	.word	0x0800195f
 8001878:	0800195f 	.word	0x0800195f
 800187c:	0800195f 	.word	0x0800195f
 8001880:	0800195f 	.word	0x0800195f
 8001884:	0800195f 	.word	0x0800195f
 8001888:	0800195f 	.word	0x0800195f
 800188c:	0800195f 	.word	0x0800195f
 8001890:	0800195f 	.word	0x0800195f
 8001894:	0800195f 	.word	0x0800195f
 8001898:	0800195f 	.word	0x0800195f
 800189c:	0800195f 	.word	0x0800195f
 80018a0:	0800195f 	.word	0x0800195f
 80018a4:	0800195f 	.word	0x0800195f
 80018a8:	0800195f 	.word	0x0800195f
 80018ac:	0800195f 	.word	0x0800195f
 80018b0:	0800195f 	.word	0x0800195f
 80018b4:	08001901 	.word	0x08001901
 80018b8:	0800195f 	.word	0x0800195f
 80018bc:	0800195f 	.word	0x0800195f
 80018c0:	0800195f 	.word	0x0800195f
 80018c4:	0800195f 	.word	0x0800195f
 80018c8:	0800195f 	.word	0x0800195f
 80018cc:	0800195f 	.word	0x0800195f
 80018d0:	0800195f 	.word	0x0800195f
 80018d4:	0800195f 	.word	0x0800195f
 80018d8:	08001909 	.word	0x08001909
 80018dc:	08001911 	.word	0x08001911
 80018e0:	2bb0      	cmp	r3, #176	@ 0xb0
 80018e2:	d028      	beq.n	8001936 <Convert+0x1e6>
 80018e4:	e03b      	b.n	800195e <Convert+0x20e>
    {
    case ' ' :
      ch = 0x00;
 80018e6:	2300      	movs	r3, #0
 80018e8:	81fb      	strh	r3, [r7, #14]
      break;
 80018ea:	e057      	b.n	800199c <Convert+0x24c>

    case '*':
      ch = C_STAR;
 80018ec:	f24a 03dd 	movw	r3, #41181	@ 0xa0dd
 80018f0:	81fb      	strh	r3, [r7, #14]
      break;
 80018f2:	e053      	b.n	800199c <Convert+0x24c>

    case '(' :
      ch = C_OPENPARMAP;
 80018f4:	2328      	movs	r3, #40	@ 0x28
 80018f6:	81fb      	strh	r3, [r7, #14]
      break;
 80018f8:	e050      	b.n	800199c <Convert+0x24c>

    case ')' :
      ch = C_CLOSEPARMAP;
 80018fa:	2311      	movs	r3, #17
 80018fc:	81fb      	strh	r3, [r7, #14]
      break;
 80018fe:	e04d      	b.n	800199c <Convert+0x24c>
      
    case 'd' :
      ch = C_DMAP;
 8001900:	f44f 4373 	mov.w	r3, #62208	@ 0xf300
 8001904:	81fb      	strh	r3, [r7, #14]
      break;
 8001906:	e049      	b.n	800199c <Convert+0x24c>
    
    case 'm' :
      ch = C_MMAP;
 8001908:	f24b 2310 	movw	r3, #45584	@ 0xb210
 800190c:	81fb      	strh	r3, [r7, #14]
      break;
 800190e:	e045      	b.n	800199c <Convert+0x24c>
    
    case 'n' :
      ch = C_NMAP;
 8001910:	f242 2310 	movw	r3, #8720	@ 0x2210
 8001914:	81fb      	strh	r3, [r7, #14]
      break;
 8001916:	e041      	b.n	800199c <Convert+0x24c>

    case '' :
      ch = C_UMAP;
 8001918:	f246 0384 	movw	r3, #24708	@ 0x6084
 800191c:	81fb      	strh	r3, [r7, #14]
      break;
 800191e:	e03d      	b.n	800199c <Convert+0x24c>

    case '-' :
      ch = C_MINUS;
 8001920:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001924:	81fb      	strh	r3, [r7, #14]
      break;
 8001926:	e039      	b.n	800199c <Convert+0x24c>

    case '+' :
      ch = C_PLUS;
 8001928:	f24a 0314 	movw	r3, #40980	@ 0xa014
 800192c:	81fb      	strh	r3, [r7, #14]
      break;
 800192e:	e035      	b.n	800199c <Convert+0x24c>

    case '/' :
      ch = C_SLATCH;
 8001930:	23c0      	movs	r3, #192	@ 0xc0
 8001932:	81fb      	strh	r3, [r7, #14]
      break;  
 8001934:	e032      	b.n	800199c <Convert+0x24c>
      
    case '' :
      ch = C_PERCENT_1;
 8001936:	f44f 436c 	mov.w	r3, #60416	@ 0xec00
 800193a:	81fb      	strh	r3, [r7, #14]
      break;  
 800193c:	e02e      	b.n	800199c <Convert+0x24c>
    case '%' :
      ch = C_PERCENT_2; 
 800193e:	f44f 4333 	mov.w	r3, #45824	@ 0xb300
 8001942:	81fb      	strh	r3, [r7, #14]
      break;
 8001944:	e02a      	b.n	800199c <Convert+0x24c>
    case 255 :
      ch = C_FULL;
 8001946:	f64f 73dd 	movw	r3, #65501	@ 0xffdd
 800194a:	81fb      	strh	r3, [r7, #14]
      break ;
 800194c:	e026      	b.n	800199c <Convert+0x24c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	3b30      	subs	r3, #48	@ 0x30
 8001954:	4a28      	ldr	r2, [pc, #160]	@ (80019f8 <Convert+0x2a8>)
 8001956:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800195a:	81fb      	strh	r3, [r7, #14]
      break;
 800195c:	e01e      	b.n	800199c <Convert+0x24c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	2b5a      	cmp	r3, #90	@ 0x5a
 8001964:	d80a      	bhi.n	800197c <Convert+0x22c>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	2b40      	cmp	r3, #64	@ 0x40
 800196c:	d906      	bls.n	800197c <Convert+0x22c>
      {
        ch = CapLetterMap[*Char - 'A'];
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	3b41      	subs	r3, #65	@ 0x41
 8001974:	4a21      	ldr	r2, [pc, #132]	@ (80019fc <Convert+0x2ac>)
 8001976:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800197a:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	2b7a      	cmp	r3, #122	@ 0x7a
 8001982:	d80a      	bhi.n	800199a <Convert+0x24a>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	2b60      	cmp	r3, #96	@ 0x60
 800198a:	d906      	bls.n	800199a <Convert+0x24a>
      {
        ch = CapLetterMap[*Char - 'a'];
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	3b61      	subs	r3, #97	@ 0x61
 8001992:	4a1a      	ldr	r2, [pc, #104]	@ (80019fc <Convert+0x2ac>)
 8001994:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001998:	81fb      	strh	r3, [r7, #14]
      }
      break;
 800199a:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 800199c:	78fb      	ldrb	r3, [r7, #3]
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d103      	bne.n	80019aa <Convert+0x25a>
  {
    ch |= 0x0002;
 80019a2:	89fb      	ldrh	r3, [r7, #14]
 80019a4:	f043 0302 	orr.w	r3, r3, #2
 80019a8:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 80019aa:	78bb      	ldrb	r3, [r7, #2]
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d103      	bne.n	80019b8 <Convert+0x268>
  {
    ch |= 0x0020;
 80019b0:	89fb      	ldrh	r3, [r7, #14]
 80019b2:	f043 0320 	orr.w	r3, r3, #32
 80019b6:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 80019b8:	230c      	movs	r3, #12
 80019ba:	737b      	strb	r3, [r7, #13]
 80019bc:	2300      	movs	r3, #0
 80019be:	733b      	strb	r3, [r7, #12]
 80019c0:	e010      	b.n	80019e4 <Convert+0x294>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 80019c2:	89fa      	ldrh	r2, [r7, #14]
 80019c4:	7b7b      	ldrb	r3, [r7, #13]
 80019c6:	fa42 f303 	asr.w	r3, r2, r3
 80019ca:	461a      	mov	r2, r3
 80019cc:	7b3b      	ldrb	r3, [r7, #12]
 80019ce:	f002 020f 	and.w	r2, r2, #15
 80019d2:	490b      	ldr	r1, [pc, #44]	@ (8001a00 <Convert+0x2b0>)
 80019d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 80019d8:	7b7b      	ldrb	r3, [r7, #13]
 80019da:	3b04      	subs	r3, #4
 80019dc:	737b      	strb	r3, [r7, #13]
 80019de:	7b3b      	ldrb	r3, [r7, #12]
 80019e0:	3301      	adds	r3, #1
 80019e2:	733b      	strb	r3, [r7, #12]
 80019e4:	7b3b      	ldrb	r3, [r7, #12]
 80019e6:	2b03      	cmp	r3, #3
 80019e8:	d9eb      	bls.n	80019c2 <Convert+0x272>
  }
}
 80019ea:	bf00      	nop
 80019ec:	bf00      	nop
 80019ee:	3714      	adds	r7, #20
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	0800a7ac 	.word	0x0800a7ac
 80019fc:	0800a778 	.word	0x0800a778
 8001a00:	200003f0 	.word	0x200003f0

08001a04 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.           
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	4608      	mov	r0, r1
 8001a0e:	4611      	mov	r1, r2
 8001a10:	461a      	mov	r2, r3
 8001a12:	4603      	mov	r3, r0
 8001a14:	70fb      	strb	r3, [r7, #3]
 8001a16:	460b      	mov	r3, r1
 8001a18:	70bb      	strb	r3, [r7, #2]
 8001a1a:	4613      	mov	r3, r2
 8001a1c:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8001a22:	78ba      	ldrb	r2, [r7, #2]
 8001a24:	78fb      	ldrb	r3, [r7, #3]
 8001a26:	4619      	mov	r1, r3
 8001a28:	6878      	ldr	r0, [r7, #4]
 8001a2a:	f7ff fe91 	bl	8001750 <Convert>

  switch (Position)
 8001a2e:	787b      	ldrb	r3, [r7, #1]
 8001a30:	2b05      	cmp	r3, #5
 8001a32:	f200 835b 	bhi.w	80020ec <WriteChar+0x6e8>
 8001a36:	a201      	add	r2, pc, #4	@ (adr r2, 8001a3c <WriteChar+0x38>)
 8001a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a3c:	08001a55 	.word	0x08001a55
 8001a40:	08001b4f 	.word	0x08001b4f
 8001a44:	08001c69 	.word	0x08001c69
 8001a48:	08001d6b 	.word	0x08001d6b
 8001a4c:	08001e99 	.word	0x08001e99
 8001a50:	08001fe3 	.word	0x08001fe3
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001a54:	4b80      	ldr	r3, [pc, #512]	@ (8001c58 <WriteChar+0x254>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	011b      	lsls	r3, r3, #4
 8001a5a:	f003 0210 	and.w	r2, r3, #16
 8001a5e:	4b7e      	ldr	r3, [pc, #504]	@ (8001c58 <WriteChar+0x254>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	085b      	lsrs	r3, r3, #1
 8001a64:	05db      	lsls	r3, r3, #23
 8001a66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001a6a:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001a6c:	4b7a      	ldr	r3, [pc, #488]	@ (8001c58 <WriteChar+0x254>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	089b      	lsrs	r3, r3, #2
 8001a72:	059b      	lsls	r3, r3, #22
 8001a74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a78:	431a      	orrs	r2, r3
 8001a7a:	4b77      	ldr	r3, [pc, #476]	@ (8001c58 <WriteChar+0x254>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001a82:	4313      	orrs	r3, r2
 8001a84:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	4a74      	ldr	r2, [pc, #464]	@ (8001c5c <WriteChar+0x258>)
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	4874      	ldr	r0, [pc, #464]	@ (8001c60 <WriteChar+0x25c>)
 8001a8e:	f001 fa3d 	bl	8002f0c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001a92:	4b71      	ldr	r3, [pc, #452]	@ (8001c58 <WriteChar+0x254>)
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	011b      	lsls	r3, r3, #4
 8001a98:	f003 0210 	and.w	r2, r3, #16
 8001a9c:	4b6e      	ldr	r3, [pc, #440]	@ (8001c58 <WriteChar+0x254>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	085b      	lsrs	r3, r3, #1
 8001aa2:	05db      	lsls	r3, r3, #23
 8001aa4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001aa8:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001aaa:	4b6b      	ldr	r3, [pc, #428]	@ (8001c58 <WriteChar+0x254>)
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	089b      	lsrs	r3, r3, #2
 8001ab0:	059b      	lsls	r3, r3, #22
 8001ab2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ab6:	431a      	orrs	r2, r3
 8001ab8:	4b67      	ldr	r3, [pc, #412]	@ (8001c58 <WriteChar+0x254>)
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	4a65      	ldr	r2, [pc, #404]	@ (8001c5c <WriteChar+0x258>)
 8001ac8:	2102      	movs	r1, #2
 8001aca:	4865      	ldr	r0, [pc, #404]	@ (8001c60 <WriteChar+0x25c>)
 8001acc:	f001 fa1e 	bl	8002f0c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001ad0:	4b61      	ldr	r3, [pc, #388]	@ (8001c58 <WriteChar+0x254>)
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	011b      	lsls	r3, r3, #4
 8001ad6:	f003 0210 	and.w	r2, r3, #16
 8001ada:	4b5f      	ldr	r3, [pc, #380]	@ (8001c58 <WriteChar+0x254>)
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	085b      	lsrs	r3, r3, #1
 8001ae0:	05db      	lsls	r3, r3, #23
 8001ae2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001ae6:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001ae8:	4b5b      	ldr	r3, [pc, #364]	@ (8001c58 <WriteChar+0x254>)
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	089b      	lsrs	r3, r3, #2
 8001aee:	059b      	lsls	r3, r3, #22
 8001af0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001af4:	431a      	orrs	r2, r3
 8001af6:	4b58      	ldr	r3, [pc, #352]	@ (8001c58 <WriteChar+0x254>)
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001afe:	4313      	orrs	r3, r2
 8001b00:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	4a55      	ldr	r2, [pc, #340]	@ (8001c5c <WriteChar+0x258>)
 8001b06:	2104      	movs	r1, #4
 8001b08:	4855      	ldr	r0, [pc, #340]	@ (8001c60 <WriteChar+0x25c>)
 8001b0a:	f001 f9ff 	bl	8002f0c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001b0e:	4b52      	ldr	r3, [pc, #328]	@ (8001c58 <WriteChar+0x254>)
 8001b10:	68db      	ldr	r3, [r3, #12]
 8001b12:	011b      	lsls	r3, r3, #4
 8001b14:	f003 0210 	and.w	r2, r3, #16
 8001b18:	4b4f      	ldr	r3, [pc, #316]	@ (8001c58 <WriteChar+0x254>)
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	085b      	lsrs	r3, r3, #1
 8001b1e:	05db      	lsls	r3, r3, #23
 8001b20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001b24:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001b26:	4b4c      	ldr	r3, [pc, #304]	@ (8001c58 <WriteChar+0x254>)
 8001b28:	68db      	ldr	r3, [r3, #12]
 8001b2a:	089b      	lsrs	r3, r3, #2
 8001b2c:	059b      	lsls	r3, r3, #22
 8001b2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b32:	431a      	orrs	r2, r3
 8001b34:	4b48      	ldr	r3, [pc, #288]	@ (8001c58 <WriteChar+0x254>)
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	4a46      	ldr	r2, [pc, #280]	@ (8001c5c <WriteChar+0x258>)
 8001b44:	2106      	movs	r1, #6
 8001b46:	4846      	ldr	r0, [pc, #280]	@ (8001c60 <WriteChar+0x25c>)
 8001b48:	f001 f9e0 	bl	8002f0c <HAL_LCD_Write>
      break;
 8001b4c:	e2cf      	b.n	80020ee <WriteChar+0x6ea>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001b4e:	4b42      	ldr	r3, [pc, #264]	@ (8001c58 <WriteChar+0x254>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	019b      	lsls	r3, r3, #6
 8001b54:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 8001b58:	4b3f      	ldr	r3, [pc, #252]	@ (8001c58 <WriteChar+0x254>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	085b      	lsrs	r3, r3, #1
 8001b5e:	035b      	lsls	r3, r3, #13
 8001b60:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b64:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001b66:	4b3c      	ldr	r3, [pc, #240]	@ (8001c58 <WriteChar+0x254>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	089b      	lsrs	r3, r3, #2
 8001b6c:	031b      	lsls	r3, r3, #12
 8001b6e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b72:	431a      	orrs	r2, r3
 8001b74:	4b38      	ldr	r3, [pc, #224]	@ (8001c58 <WriteChar+0x254>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	08db      	lsrs	r3, r3, #3
 8001b7a:	015b      	lsls	r3, r3, #5
 8001b7c:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001b80:	4313      	orrs	r3, r2
 8001b82:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	4a37      	ldr	r2, [pc, #220]	@ (8001c64 <WriteChar+0x260>)
 8001b88:	2100      	movs	r1, #0
 8001b8a:	4835      	ldr	r0, [pc, #212]	@ (8001c60 <WriteChar+0x25c>)
 8001b8c:	f001 f9be 	bl	8002f0c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001b90:	4b31      	ldr	r3, [pc, #196]	@ (8001c58 <WriteChar+0x254>)
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	019b      	lsls	r3, r3, #6
 8001b96:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 8001b9a:	4b2f      	ldr	r3, [pc, #188]	@ (8001c58 <WriteChar+0x254>)
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	085b      	lsrs	r3, r3, #1
 8001ba0:	035b      	lsls	r3, r3, #13
 8001ba2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ba6:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001ba8:	4b2b      	ldr	r3, [pc, #172]	@ (8001c58 <WriteChar+0x254>)
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	089b      	lsrs	r3, r3, #2
 8001bae:	031b      	lsls	r3, r3, #12
 8001bb0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bb4:	431a      	orrs	r2, r3
 8001bb6:	4b28      	ldr	r3, [pc, #160]	@ (8001c58 <WriteChar+0x254>)
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	08db      	lsrs	r3, r3, #3
 8001bbc:	015b      	lsls	r3, r3, #5
 8001bbe:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	4a26      	ldr	r2, [pc, #152]	@ (8001c64 <WriteChar+0x260>)
 8001bca:	2102      	movs	r1, #2
 8001bcc:	4824      	ldr	r0, [pc, #144]	@ (8001c60 <WriteChar+0x25c>)
 8001bce:	f001 f99d 	bl	8002f0c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001bd2:	4b21      	ldr	r3, [pc, #132]	@ (8001c58 <WriteChar+0x254>)
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	019b      	lsls	r3, r3, #6
 8001bd8:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 8001bdc:	4b1e      	ldr	r3, [pc, #120]	@ (8001c58 <WriteChar+0x254>)
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	085b      	lsrs	r3, r3, #1
 8001be2:	035b      	lsls	r3, r3, #13
 8001be4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001be8:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001bea:	4b1b      	ldr	r3, [pc, #108]	@ (8001c58 <WriteChar+0x254>)
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	089b      	lsrs	r3, r3, #2
 8001bf0:	031b      	lsls	r3, r3, #12
 8001bf2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bf6:	431a      	orrs	r2, r3
 8001bf8:	4b17      	ldr	r3, [pc, #92]	@ (8001c58 <WriteChar+0x254>)
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	08db      	lsrs	r3, r3, #3
 8001bfe:	015b      	lsls	r3, r3, #5
 8001c00:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001c04:	4313      	orrs	r3, r2
 8001c06:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	4a16      	ldr	r2, [pc, #88]	@ (8001c64 <WriteChar+0x260>)
 8001c0c:	2104      	movs	r1, #4
 8001c0e:	4814      	ldr	r0, [pc, #80]	@ (8001c60 <WriteChar+0x25c>)
 8001c10:	f001 f97c 	bl	8002f0c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001c14:	4b10      	ldr	r3, [pc, #64]	@ (8001c58 <WriteChar+0x254>)
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	019b      	lsls	r3, r3, #6
 8001c1a:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 8001c1e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c58 <WriteChar+0x254>)
 8001c20:	68db      	ldr	r3, [r3, #12]
 8001c22:	085b      	lsrs	r3, r3, #1
 8001c24:	035b      	lsls	r3, r3, #13
 8001c26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c2a:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8001c58 <WriteChar+0x254>)
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	089b      	lsrs	r3, r3, #2
 8001c32:	031b      	lsls	r3, r3, #12
 8001c34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c38:	431a      	orrs	r2, r3
 8001c3a:	4b07      	ldr	r3, [pc, #28]	@ (8001c58 <WriteChar+0x254>)
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	08db      	lsrs	r3, r3, #3
 8001c40:	015b      	lsls	r3, r3, #5
 8001c42:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001c46:	4313      	orrs	r3, r2
 8001c48:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	4a05      	ldr	r2, [pc, #20]	@ (8001c64 <WriteChar+0x260>)
 8001c4e:	2106      	movs	r1, #6
 8001c50:	4803      	ldr	r0, [pc, #12]	@ (8001c60 <WriteChar+0x25c>)
 8001c52:	f001 f95b 	bl	8002f0c <HAL_LCD_Write>
      break;
 8001c56:	e24a      	b.n	80020ee <WriteChar+0x6ea>
 8001c58:	200003f0 	.word	0x200003f0
 8001c5c:	ff3fffe7 	.word	0xff3fffe7
 8001c60:	200003b4 	.word	0x200003b4
 8001c64:	ffffcf9f 	.word	0xffffcf9f
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001c68:	4b88      	ldr	r3, [pc, #544]	@ (8001e8c <WriteChar+0x488>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	03db      	lsls	r3, r3, #15
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	4b86      	ldr	r3, [pc, #536]	@ (8001e8c <WriteChar+0x488>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	085b      	lsrs	r3, r3, #1
 8001c76:	075b      	lsls	r3, r3, #29
 8001c78:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001c7c:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001c7e:	4b83      	ldr	r3, [pc, #524]	@ (8001e8c <WriteChar+0x488>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	089b      	lsrs	r3, r3, #2
 8001c84:	071b      	lsls	r3, r3, #28
 8001c86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c8a:	431a      	orrs	r2, r3
 8001c8c:	4b7f      	ldr	r3, [pc, #508]	@ (8001e8c <WriteChar+0x488>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	08db      	lsrs	r3, r3, #3
 8001c92:	039b      	lsls	r3, r3, #14
 8001c94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	4a7c      	ldr	r2, [pc, #496]	@ (8001e90 <WriteChar+0x48c>)
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	487c      	ldr	r0, [pc, #496]	@ (8001e94 <WriteChar+0x490>)
 8001ca4:	f001 f932 	bl	8002f0c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001ca8:	4b78      	ldr	r3, [pc, #480]	@ (8001e8c <WriteChar+0x488>)
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	03db      	lsls	r3, r3, #15
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	4b76      	ldr	r3, [pc, #472]	@ (8001e8c <WriteChar+0x488>)
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	085b      	lsrs	r3, r3, #1
 8001cb6:	075b      	lsls	r3, r3, #29
 8001cb8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001cbc:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001cbe:	4b73      	ldr	r3, [pc, #460]	@ (8001e8c <WriteChar+0x488>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	089b      	lsrs	r3, r3, #2
 8001cc4:	071b      	lsls	r3, r3, #28
 8001cc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cca:	431a      	orrs	r2, r3
 8001ccc:	4b6f      	ldr	r3, [pc, #444]	@ (8001e8c <WriteChar+0x488>)
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	08db      	lsrs	r3, r3, #3
 8001cd2:	039b      	lsls	r3, r3, #14
 8001cd4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	4a6c      	ldr	r2, [pc, #432]	@ (8001e90 <WriteChar+0x48c>)
 8001ce0:	2102      	movs	r1, #2
 8001ce2:	486c      	ldr	r0, [pc, #432]	@ (8001e94 <WriteChar+0x490>)
 8001ce4:	f001 f912 	bl	8002f0c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001ce8:	4b68      	ldr	r3, [pc, #416]	@ (8001e8c <WriteChar+0x488>)
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	03db      	lsls	r3, r3, #15
 8001cee:	b29a      	uxth	r2, r3
 8001cf0:	4b66      	ldr	r3, [pc, #408]	@ (8001e8c <WriteChar+0x488>)
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	085b      	lsrs	r3, r3, #1
 8001cf6:	075b      	lsls	r3, r3, #29
 8001cf8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001cfc:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001cfe:	4b63      	ldr	r3, [pc, #396]	@ (8001e8c <WriteChar+0x488>)
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	089b      	lsrs	r3, r3, #2
 8001d04:	071b      	lsls	r3, r3, #28
 8001d06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d0a:	431a      	orrs	r2, r3
 8001d0c:	4b5f      	ldr	r3, [pc, #380]	@ (8001e8c <WriteChar+0x488>)
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	08db      	lsrs	r3, r3, #3
 8001d12:	039b      	lsls	r3, r3, #14
 8001d14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	4a5c      	ldr	r2, [pc, #368]	@ (8001e90 <WriteChar+0x48c>)
 8001d20:	2104      	movs	r1, #4
 8001d22:	485c      	ldr	r0, [pc, #368]	@ (8001e94 <WriteChar+0x490>)
 8001d24:	f001 f8f2 	bl	8002f0c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001d28:	4b58      	ldr	r3, [pc, #352]	@ (8001e8c <WriteChar+0x488>)
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	03db      	lsls	r3, r3, #15
 8001d2e:	b29a      	uxth	r2, r3
 8001d30:	4b56      	ldr	r3, [pc, #344]	@ (8001e8c <WriteChar+0x488>)
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	085b      	lsrs	r3, r3, #1
 8001d36:	075b      	lsls	r3, r3, #29
 8001d38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001d3c:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001d3e:	4b53      	ldr	r3, [pc, #332]	@ (8001e8c <WriteChar+0x488>)
 8001d40:	68db      	ldr	r3, [r3, #12]
 8001d42:	089b      	lsrs	r3, r3, #2
 8001d44:	071b      	lsls	r3, r3, #28
 8001d46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d4a:	431a      	orrs	r2, r3
 8001d4c:	4b4f      	ldr	r3, [pc, #316]	@ (8001e8c <WriteChar+0x488>)
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	08db      	lsrs	r3, r3, #3
 8001d52:	039b      	lsls	r3, r3, #14
 8001d54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4a4c      	ldr	r2, [pc, #304]	@ (8001e90 <WriteChar+0x48c>)
 8001d60:	2106      	movs	r1, #6
 8001d62:	484c      	ldr	r0, [pc, #304]	@ (8001e94 <WriteChar+0x490>)
 8001d64:	f001 f8d2 	bl	8002f0c <HAL_LCD_Write>
      break;
 8001d68:	e1c1      	b.n	80020ee <WriteChar+0x6ea>
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001d6a:	4b48      	ldr	r3, [pc, #288]	@ (8001e8c <WriteChar+0x488>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	07da      	lsls	r2, r3, #31
 8001d70:	4b46      	ldr	r3, [pc, #280]	@ (8001e8c <WriteChar+0x488>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	08db      	lsrs	r3, r3, #3
 8001d76:	079b      	lsls	r3, r3, #30
 8001d78:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 8001d86:	2100      	movs	r1, #0
 8001d88:	4842      	ldr	r0, [pc, #264]	@ (8001e94 <WriteChar+0x490>)
 8001d8a:	f001 f8bf 	bl	8002f0c <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001d8e:	4b3f      	ldr	r3, [pc, #252]	@ (8001e8c <WriteChar+0x488>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 0202 	and.w	r2, r3, #2
 8001d96:	4b3d      	ldr	r3, [pc, #244]	@ (8001e8c <WriteChar+0x488>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	089b      	lsrs	r3, r3, #2
 8001d9c:	f003 0301 	and.w	r3, r3, #1
 8001da0:	4313      	orrs	r3, r2
 8001da2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	f06f 0203 	mvn.w	r2, #3
 8001daa:	2101      	movs	r1, #1
 8001dac:	4839      	ldr	r0, [pc, #228]	@ (8001e94 <WriteChar+0x490>)
 8001dae:	f001 f8ad 	bl	8002f0c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001db2:	4b36      	ldr	r3, [pc, #216]	@ (8001e8c <WriteChar+0x488>)
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	07da      	lsls	r2, r3, #31
 8001db8:	4b34      	ldr	r3, [pc, #208]	@ (8001e8c <WriteChar+0x488>)
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	08db      	lsrs	r3, r3, #3
 8001dbe:	079b      	lsls	r3, r3, #30
 8001dc0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 8001dce:	2102      	movs	r1, #2
 8001dd0:	4830      	ldr	r0, [pc, #192]	@ (8001e94 <WriteChar+0x490>)
 8001dd2:	f001 f89b 	bl	8002f0c <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001dd6:	4b2d      	ldr	r3, [pc, #180]	@ (8001e8c <WriteChar+0x488>)
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f003 0202 	and.w	r2, r3, #2
 8001dde:	4b2b      	ldr	r3, [pc, #172]	@ (8001e8c <WriteChar+0x488>)
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	089b      	lsrs	r3, r3, #2
 8001de4:	f003 0301 	and.w	r3, r3, #1
 8001de8:	4313      	orrs	r3, r2
 8001dea:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	f06f 0203 	mvn.w	r2, #3
 8001df2:	2103      	movs	r1, #3
 8001df4:	4827      	ldr	r0, [pc, #156]	@ (8001e94 <WriteChar+0x490>)
 8001df6:	f001 f889 	bl	8002f0c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001dfa:	4b24      	ldr	r3, [pc, #144]	@ (8001e8c <WriteChar+0x488>)
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	07da      	lsls	r2, r3, #31
 8001e00:	4b22      	ldr	r3, [pc, #136]	@ (8001e8c <WriteChar+0x488>)
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	08db      	lsrs	r3, r3, #3
 8001e06:	079b      	lsls	r3, r3, #30
 8001e08:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 8001e16:	2104      	movs	r1, #4
 8001e18:	481e      	ldr	r0, [pc, #120]	@ (8001e94 <WriteChar+0x490>)
 8001e1a:	f001 f877 	bl	8002f0c <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001e1e:	4b1b      	ldr	r3, [pc, #108]	@ (8001e8c <WriteChar+0x488>)
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f003 0202 	and.w	r2, r3, #2
 8001e26:	4b19      	ldr	r3, [pc, #100]	@ (8001e8c <WriteChar+0x488>)
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	089b      	lsrs	r3, r3, #2
 8001e2c:	f003 0301 	and.w	r3, r3, #1
 8001e30:	4313      	orrs	r3, r2
 8001e32:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	f06f 0203 	mvn.w	r2, #3
 8001e3a:	2105      	movs	r1, #5
 8001e3c:	4815      	ldr	r0, [pc, #84]	@ (8001e94 <WriteChar+0x490>)
 8001e3e:	f001 f865 	bl	8002f0c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001e42:	4b12      	ldr	r3, [pc, #72]	@ (8001e8c <WriteChar+0x488>)
 8001e44:	68db      	ldr	r3, [r3, #12]
 8001e46:	07da      	lsls	r2, r3, #31
 8001e48:	4b10      	ldr	r3, [pc, #64]	@ (8001e8c <WriteChar+0x488>)
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	08db      	lsrs	r3, r3, #3
 8001e4e:	079b      	lsls	r3, r3, #30
 8001e50:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001e54:	4313      	orrs	r3, r2
 8001e56:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 8001e5e:	2106      	movs	r1, #6
 8001e60:	480c      	ldr	r0, [pc, #48]	@ (8001e94 <WriteChar+0x490>)
 8001e62:	f001 f853 	bl	8002f0c <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001e66:	4b09      	ldr	r3, [pc, #36]	@ (8001e8c <WriteChar+0x488>)
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	f003 0202 	and.w	r2, r3, #2
 8001e6e:	4b07      	ldr	r3, [pc, #28]	@ (8001e8c <WriteChar+0x488>)
 8001e70:	68db      	ldr	r3, [r3, #12]
 8001e72:	089b      	lsrs	r3, r3, #2
 8001e74:	f003 0301 	and.w	r3, r3, #1
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	f06f 0203 	mvn.w	r2, #3
 8001e82:	2107      	movs	r1, #7
 8001e84:	4803      	ldr	r0, [pc, #12]	@ (8001e94 <WriteChar+0x490>)
 8001e86:	f001 f841 	bl	8002f0c <HAL_LCD_Write>
      break;
 8001e8a:	e130      	b.n	80020ee <WriteChar+0x6ea>
 8001e8c:	200003f0 	.word	0x200003f0
 8001e90:	cfff3fff 	.word	0xcfff3fff
 8001e94:	200003b4 	.word	0x200003b4
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001e98:	4b97      	ldr	r3, [pc, #604]	@ (80020f8 <WriteChar+0x6f4>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	085b      	lsrs	r3, r3, #1
 8001e9e:	065b      	lsls	r3, r3, #25
 8001ea0:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 8001ea4:	4b94      	ldr	r3, [pc, #592]	@ (80020f8 <WriteChar+0x6f4>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	089b      	lsrs	r3, r3, #2
 8001eaa:	061b      	lsls	r3, r3, #24
 8001eac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	f06f 7240 	mvn.w	r2, #50331648	@ 0x3000000
 8001eba:	2100      	movs	r1, #0
 8001ebc:	488f      	ldr	r0, [pc, #572]	@ (80020fc <WriteChar+0x6f8>)
 8001ebe:	f001 f825 	bl	8002f0c <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001ec2:	4b8d      	ldr	r3, [pc, #564]	@ (80020f8 <WriteChar+0x6f4>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	00db      	lsls	r3, r3, #3
 8001ec8:	f003 0208 	and.w	r2, r3, #8
 8001ecc:	4b8a      	ldr	r3, [pc, #552]	@ (80020f8 <WriteChar+0x6f4>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	08db      	lsrs	r3, r3, #3
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	f003 0304 	and.w	r3, r3, #4
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	f06f 020c 	mvn.w	r2, #12
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	4885      	ldr	r0, [pc, #532]	@ (80020fc <WriteChar+0x6f8>)
 8001ee6:	f001 f811 	bl	8002f0c <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001eea:	4b83      	ldr	r3, [pc, #524]	@ (80020f8 <WriteChar+0x6f4>)
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	085b      	lsrs	r3, r3, #1
 8001ef0:	065b      	lsls	r3, r3, #25
 8001ef2:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 8001ef6:	4b80      	ldr	r3, [pc, #512]	@ (80020f8 <WriteChar+0x6f4>)
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	089b      	lsrs	r3, r3, #2
 8001efc:	061b      	lsls	r3, r3, #24
 8001efe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f02:	4313      	orrs	r3, r2
 8001f04:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	f06f 7240 	mvn.w	r2, #50331648	@ 0x3000000
 8001f0c:	2102      	movs	r1, #2
 8001f0e:	487b      	ldr	r0, [pc, #492]	@ (80020fc <WriteChar+0x6f8>)
 8001f10:	f000 fffc 	bl	8002f0c <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001f14:	4b78      	ldr	r3, [pc, #480]	@ (80020f8 <WriteChar+0x6f4>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	00db      	lsls	r3, r3, #3
 8001f1a:	f003 0208 	and.w	r2, r3, #8
 8001f1e:	4b76      	ldr	r3, [pc, #472]	@ (80020f8 <WriteChar+0x6f4>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	08db      	lsrs	r3, r3, #3
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	f003 0304 	and.w	r3, r3, #4
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	f06f 020c 	mvn.w	r2, #12
 8001f34:	2103      	movs	r1, #3
 8001f36:	4871      	ldr	r0, [pc, #452]	@ (80020fc <WriteChar+0x6f8>)
 8001f38:	f000 ffe8 	bl	8002f0c <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001f3c:	4b6e      	ldr	r3, [pc, #440]	@ (80020f8 <WriteChar+0x6f4>)
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	085b      	lsrs	r3, r3, #1
 8001f42:	065b      	lsls	r3, r3, #25
 8001f44:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 8001f48:	4b6b      	ldr	r3, [pc, #428]	@ (80020f8 <WriteChar+0x6f4>)
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	089b      	lsrs	r3, r3, #2
 8001f4e:	061b      	lsls	r3, r3, #24
 8001f50:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f54:	4313      	orrs	r3, r2
 8001f56:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	f06f 7240 	mvn.w	r2, #50331648	@ 0x3000000
 8001f5e:	2104      	movs	r1, #4
 8001f60:	4866      	ldr	r0, [pc, #408]	@ (80020fc <WriteChar+0x6f8>)
 8001f62:	f000 ffd3 	bl	8002f0c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001f66:	4b64      	ldr	r3, [pc, #400]	@ (80020f8 <WriteChar+0x6f4>)
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	00db      	lsls	r3, r3, #3
 8001f6c:	f003 0208 	and.w	r2, r3, #8
 8001f70:	4b61      	ldr	r3, [pc, #388]	@ (80020f8 <WriteChar+0x6f4>)
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	08db      	lsrs	r3, r3, #3
 8001f76:	009b      	lsls	r3, r3, #2
 8001f78:	f003 0304 	and.w	r3, r3, #4
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	f06f 020c 	mvn.w	r2, #12
 8001f86:	2105      	movs	r1, #5
 8001f88:	485c      	ldr	r0, [pc, #368]	@ (80020fc <WriteChar+0x6f8>)
 8001f8a:	f000 ffbf 	bl	8002f0c <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001f8e:	4b5a      	ldr	r3, [pc, #360]	@ (80020f8 <WriteChar+0x6f4>)
 8001f90:	68db      	ldr	r3, [r3, #12]
 8001f92:	085b      	lsrs	r3, r3, #1
 8001f94:	065b      	lsls	r3, r3, #25
 8001f96:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 8001f9a:	4b57      	ldr	r3, [pc, #348]	@ (80020f8 <WriteChar+0x6f4>)
 8001f9c:	68db      	ldr	r3, [r3, #12]
 8001f9e:	089b      	lsrs	r3, r3, #2
 8001fa0:	061b      	lsls	r3, r3, #24
 8001fa2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	f06f 7240 	mvn.w	r2, #50331648	@ 0x3000000
 8001fb0:	2106      	movs	r1, #6
 8001fb2:	4852      	ldr	r0, [pc, #328]	@ (80020fc <WriteChar+0x6f8>)
 8001fb4:	f000 ffaa 	bl	8002f0c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001fb8:	4b4f      	ldr	r3, [pc, #316]	@ (80020f8 <WriteChar+0x6f4>)
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	00db      	lsls	r3, r3, #3
 8001fbe:	f003 0208 	and.w	r2, r3, #8
 8001fc2:	4b4d      	ldr	r3, [pc, #308]	@ (80020f8 <WriteChar+0x6f4>)
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	08db      	lsrs	r3, r3, #3
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	f003 0304 	and.w	r3, r3, #4
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f06f 020c 	mvn.w	r2, #12
 8001fd8:	2107      	movs	r1, #7
 8001fda:	4848      	ldr	r0, [pc, #288]	@ (80020fc <WriteChar+0x6f8>)
 8001fdc:	f000 ff96 	bl	8002f0c <HAL_LCD_Write>
      break;
 8001fe0:	e085      	b.n	80020ee <WriteChar+0x6ea>
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001fe2:	4b45      	ldr	r3, [pc, #276]	@ (80020f8 <WriteChar+0x6f4>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	045b      	lsls	r3, r3, #17
 8001fe8:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 8001fec:	4b42      	ldr	r3, [pc, #264]	@ (80020f8 <WriteChar+0x6f4>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	085b      	lsrs	r3, r3, #1
 8001ff2:	021b      	lsls	r3, r3, #8
 8001ff4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ff8:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001ffa:	4b3f      	ldr	r3, [pc, #252]	@ (80020f8 <WriteChar+0x6f4>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	089b      	lsrs	r3, r3, #2
 8002000:	025b      	lsls	r3, r3, #9
 8002002:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002006:	431a      	orrs	r2, r3
 8002008:	4b3b      	ldr	r3, [pc, #236]	@ (80020f8 <WriteChar+0x6f4>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	08db      	lsrs	r3, r3, #3
 800200e:	069b      	lsls	r3, r3, #26
 8002010:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002014:	4313      	orrs	r3, r2
 8002016:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	4a39      	ldr	r2, [pc, #228]	@ (8002100 <WriteChar+0x6fc>)
 800201c:	2100      	movs	r1, #0
 800201e:	4837      	ldr	r0, [pc, #220]	@ (80020fc <WriteChar+0x6f8>)
 8002020:	f000 ff74 	bl	8002f0c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002024:	4b34      	ldr	r3, [pc, #208]	@ (80020f8 <WriteChar+0x6f4>)
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	045b      	lsls	r3, r3, #17
 800202a:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 800202e:	4b32      	ldr	r3, [pc, #200]	@ (80020f8 <WriteChar+0x6f4>)
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	085b      	lsrs	r3, r3, #1
 8002034:	021b      	lsls	r3, r3, #8
 8002036:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800203a:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800203c:	4b2e      	ldr	r3, [pc, #184]	@ (80020f8 <WriteChar+0x6f4>)
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	089b      	lsrs	r3, r3, #2
 8002042:	025b      	lsls	r3, r3, #9
 8002044:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002048:	431a      	orrs	r2, r3
 800204a:	4b2b      	ldr	r3, [pc, #172]	@ (80020f8 <WriteChar+0x6f4>)
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	08db      	lsrs	r3, r3, #3
 8002050:	069b      	lsls	r3, r3, #26
 8002052:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002056:	4313      	orrs	r3, r2
 8002058:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	4a28      	ldr	r2, [pc, #160]	@ (8002100 <WriteChar+0x6fc>)
 800205e:	2102      	movs	r1, #2
 8002060:	4826      	ldr	r0, [pc, #152]	@ (80020fc <WriteChar+0x6f8>)
 8002062:	f000 ff53 	bl	8002f0c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002066:	4b24      	ldr	r3, [pc, #144]	@ (80020f8 <WriteChar+0x6f4>)
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	045b      	lsls	r3, r3, #17
 800206c:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 8002070:	4b21      	ldr	r3, [pc, #132]	@ (80020f8 <WriteChar+0x6f4>)
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	085b      	lsrs	r3, r3, #1
 8002076:	021b      	lsls	r3, r3, #8
 8002078:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800207c:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800207e:	4b1e      	ldr	r3, [pc, #120]	@ (80020f8 <WriteChar+0x6f4>)
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	089b      	lsrs	r3, r3, #2
 8002084:	025b      	lsls	r3, r3, #9
 8002086:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800208a:	431a      	orrs	r2, r3
 800208c:	4b1a      	ldr	r3, [pc, #104]	@ (80020f8 <WriteChar+0x6f4>)
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	08db      	lsrs	r3, r3, #3
 8002092:	069b      	lsls	r3, r3, #26
 8002094:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002098:	4313      	orrs	r3, r2
 800209a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	4a18      	ldr	r2, [pc, #96]	@ (8002100 <WriteChar+0x6fc>)
 80020a0:	2104      	movs	r1, #4
 80020a2:	4816      	ldr	r0, [pc, #88]	@ (80020fc <WriteChar+0x6f8>)
 80020a4:	f000 ff32 	bl	8002f0c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80020a8:	4b13      	ldr	r3, [pc, #76]	@ (80020f8 <WriteChar+0x6f4>)
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	045b      	lsls	r3, r3, #17
 80020ae:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 80020b2:	4b11      	ldr	r3, [pc, #68]	@ (80020f8 <WriteChar+0x6f4>)
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	085b      	lsrs	r3, r3, #1
 80020b8:	021b      	lsls	r3, r3, #8
 80020ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020be:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80020c0:	4b0d      	ldr	r3, [pc, #52]	@ (80020f8 <WriteChar+0x6f4>)
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	089b      	lsrs	r3, r3, #2
 80020c6:	025b      	lsls	r3, r3, #9
 80020c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020cc:	431a      	orrs	r2, r3
 80020ce:	4b0a      	ldr	r3, [pc, #40]	@ (80020f8 <WriteChar+0x6f4>)
 80020d0:	68db      	ldr	r3, [r3, #12]
 80020d2:	08db      	lsrs	r3, r3, #3
 80020d4:	069b      	lsls	r3, r3, #26
 80020d6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80020da:	4313      	orrs	r3, r2
 80020dc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	4a07      	ldr	r2, [pc, #28]	@ (8002100 <WriteChar+0x6fc>)
 80020e2:	2106      	movs	r1, #6
 80020e4:	4805      	ldr	r0, [pc, #20]	@ (80020fc <WriteChar+0x6f8>)
 80020e6:	f000 ff11 	bl	8002f0c <HAL_LCD_Write>
      break;
 80020ea:	e000      	b.n	80020ee <WriteChar+0x6ea>
    
     default:
      break;
 80020ec:	bf00      	nop
  }
}
 80020ee:	bf00      	nop
 80020f0:	3710      	adds	r7, #16
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	200003f0 	.word	0x200003f0
 80020fc:	200003b4 	.word	0x200003b4
 8002100:	fbfdfcff 	.word	0xfbfdfcff

08002104 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800210a:	4b0f      	ldr	r3, [pc, #60]	@ (8002148 <HAL_MspInit+0x44>)
 800210c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800210e:	4a0e      	ldr	r2, [pc, #56]	@ (8002148 <HAL_MspInit+0x44>)
 8002110:	f043 0301 	orr.w	r3, r3, #1
 8002114:	6613      	str	r3, [r2, #96]	@ 0x60
 8002116:	4b0c      	ldr	r3, [pc, #48]	@ (8002148 <HAL_MspInit+0x44>)
 8002118:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800211a:	f003 0301 	and.w	r3, r3, #1
 800211e:	607b      	str	r3, [r7, #4]
 8002120:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002122:	4b09      	ldr	r3, [pc, #36]	@ (8002148 <HAL_MspInit+0x44>)
 8002124:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002126:	4a08      	ldr	r2, [pc, #32]	@ (8002148 <HAL_MspInit+0x44>)
 8002128:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800212c:	6593      	str	r3, [r2, #88]	@ 0x58
 800212e:	4b06      	ldr	r3, [pc, #24]	@ (8002148 <HAL_MspInit+0x44>)
 8002130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002132:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002136:	603b      	str	r3, [r7, #0]
 8002138:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800213a:	bf00      	nop
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	40021000 	.word	0x40021000

0800214c <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b0ae      	sub	sp, #184	@ 0xb8
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002154:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	605a      	str	r2, [r3, #4]
 800215e:	609a      	str	r2, [r3, #8]
 8002160:	60da      	str	r2, [r3, #12]
 8002162:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002164:	f107 031c 	add.w	r3, r7, #28
 8002168:	2288      	movs	r2, #136	@ 0x88
 800216a:	2100      	movs	r1, #0
 800216c:	4618      	mov	r0, r3
 800216e:	f004 fe16 	bl	8006d9e <memset>
  if(hlcd->Instance==LCD)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a45      	ldr	r2, [pc, #276]	@ (800228c <HAL_LCD_MspInit+0x140>)
 8002178:	4293      	cmp	r3, r2
 800217a:	f040 8083 	bne.w	8002284 <HAL_LCD_MspInit+0x138>

  /* USER CODE END LCD_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800217e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002182:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002184:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002188:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800218c:	f107 031c 	add.w	r3, r7, #28
 8002190:	4618      	mov	r0, r3
 8002192:	f001 fdf3 	bl	8003d7c <HAL_RCCEx_PeriphCLKConfig>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <HAL_LCD_MspInit+0x54>
    {
      Error_Handler();
 800219c:	f7ff f982 	bl	80014a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 80021a0:	4b3b      	ldr	r3, [pc, #236]	@ (8002290 <HAL_LCD_MspInit+0x144>)
 80021a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a4:	4a3a      	ldr	r2, [pc, #232]	@ (8002290 <HAL_LCD_MspInit+0x144>)
 80021a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80021ac:	4b38      	ldr	r3, [pc, #224]	@ (8002290 <HAL_LCD_MspInit+0x144>)
 80021ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021b4:	61bb      	str	r3, [r7, #24]
 80021b6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021b8:	4b35      	ldr	r3, [pc, #212]	@ (8002290 <HAL_LCD_MspInit+0x144>)
 80021ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021bc:	4a34      	ldr	r2, [pc, #208]	@ (8002290 <HAL_LCD_MspInit+0x144>)
 80021be:	f043 0304 	orr.w	r3, r3, #4
 80021c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021c4:	4b32      	ldr	r3, [pc, #200]	@ (8002290 <HAL_LCD_MspInit+0x144>)
 80021c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021c8:	f003 0304 	and.w	r3, r3, #4
 80021cc:	617b      	str	r3, [r7, #20]
 80021ce:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d0:	4b2f      	ldr	r3, [pc, #188]	@ (8002290 <HAL_LCD_MspInit+0x144>)
 80021d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021d4:	4a2e      	ldr	r2, [pc, #184]	@ (8002290 <HAL_LCD_MspInit+0x144>)
 80021d6:	f043 0301 	orr.w	r3, r3, #1
 80021da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021dc:	4b2c      	ldr	r3, [pc, #176]	@ (8002290 <HAL_LCD_MspInit+0x144>)
 80021de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021e0:	f003 0301 	and.w	r3, r3, #1
 80021e4:	613b      	str	r3, [r7, #16]
 80021e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021e8:	4b29      	ldr	r3, [pc, #164]	@ (8002290 <HAL_LCD_MspInit+0x144>)
 80021ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ec:	4a28      	ldr	r2, [pc, #160]	@ (8002290 <HAL_LCD_MspInit+0x144>)
 80021ee:	f043 0302 	orr.w	r3, r3, #2
 80021f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021f4:	4b26      	ldr	r3, [pc, #152]	@ (8002290 <HAL_LCD_MspInit+0x144>)
 80021f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021f8:	f003 0302 	and.w	r3, r3, #2
 80021fc:	60fb      	str	r3, [r7, #12]
 80021fe:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> LCD_COM0
    PA9     ------> LCD_COM1
    PA10     ------> LCD_COM2
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002200:	2308      	movs	r3, #8
 8002202:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002206:	2302      	movs	r3, #2
 8002208:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220c:	2300      	movs	r3, #0
 800220e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002212:	2300      	movs	r3, #0
 8002214:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002218:	230b      	movs	r3, #11
 800221a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800221e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002222:	4619      	mov	r1, r3
 8002224:	481b      	ldr	r0, [pc, #108]	@ (8002294 <HAL_LCD_MspInit+0x148>)
 8002226:	f000 fbd5 	bl	80029d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800222a:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800222e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002232:	2302      	movs	r3, #2
 8002234:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002238:	2300      	movs	r3, #0
 800223a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800223e:	2300      	movs	r3, #0
 8002240:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002244:	230b      	movs	r3, #11
 8002246:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800224a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800224e:	4619      	mov	r1, r3
 8002250:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002254:	f000 fbbe 	bl	80029d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002258:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800225c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002260:	2302      	movs	r3, #2
 8002262:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002266:	2300      	movs	r3, #0
 8002268:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800226c:	2300      	movs	r3, #0
 800226e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002272:	230b      	movs	r3, #11
 8002274:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002278:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800227c:	4619      	mov	r1, r3
 800227e:	4806      	ldr	r0, [pc, #24]	@ (8002298 <HAL_LCD_MspInit+0x14c>)
 8002280:	f000 fba8 	bl	80029d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8002284:	bf00      	nop
 8002286:	37b8      	adds	r7, #184	@ 0xb8
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	40002400 	.word	0x40002400
 8002290:	40021000 	.word	0x40021000
 8002294:	48000800 	.word	0x48000800
 8002298:	48000400 	.word	0x48000400

0800229c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b08a      	sub	sp, #40	@ 0x28
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a4:	f107 0314 	add.w	r3, r7, #20
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	605a      	str	r2, [r3, #4]
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	60da      	str	r2, [r3, #12]
 80022b2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a17      	ldr	r2, [pc, #92]	@ (8002318 <HAL_SPI_MspInit+0x7c>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d128      	bne.n	8002310 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022be:	4b17      	ldr	r3, [pc, #92]	@ (800231c <HAL_SPI_MspInit+0x80>)
 80022c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022c2:	4a16      	ldr	r2, [pc, #88]	@ (800231c <HAL_SPI_MspInit+0x80>)
 80022c4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80022c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80022ca:	4b14      	ldr	r3, [pc, #80]	@ (800231c <HAL_SPI_MspInit+0x80>)
 80022cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022d2:	613b      	str	r3, [r7, #16]
 80022d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80022d6:	4b11      	ldr	r3, [pc, #68]	@ (800231c <HAL_SPI_MspInit+0x80>)
 80022d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022da:	4a10      	ldr	r2, [pc, #64]	@ (800231c <HAL_SPI_MspInit+0x80>)
 80022dc:	f043 0310 	orr.w	r3, r3, #16
 80022e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022e2:	4b0e      	ldr	r3, [pc, #56]	@ (800231c <HAL_SPI_MspInit+0x80>)
 80022e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022e6:	f003 0310 	and.w	r3, r3, #16
 80022ea:	60fb      	str	r3, [r7, #12]
 80022ec:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PE13     ------> SPI1_SCK
    PE14     ------> SPI1_MISO
    PE15     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80022ee:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80022f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f4:	2302      	movs	r3, #2
 80022f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f8:	2300      	movs	r3, #0
 80022fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022fc:	2303      	movs	r3, #3
 80022fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002300:	2305      	movs	r3, #5
 8002302:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002304:	f107 0314 	add.w	r3, r7, #20
 8002308:	4619      	mov	r1, r3
 800230a:	4805      	ldr	r0, [pc, #20]	@ (8002320 <HAL_SPI_MspInit+0x84>)
 800230c:	f000 fb62 	bl	80029d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002310:	bf00      	nop
 8002312:	3728      	adds	r7, #40	@ 0x28
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	40013000 	.word	0x40013000
 800231c:	40021000 	.word	0x40021000
 8002320:	48001000 	.word	0x48001000

08002324 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a27      	ldr	r2, [pc, #156]	@ (80023d0 <HAL_TIM_Base_MspInit+0xac>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d114      	bne.n	8002360 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002336:	4b27      	ldr	r3, [pc, #156]	@ (80023d4 <HAL_TIM_Base_MspInit+0xb0>)
 8002338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800233a:	4a26      	ldr	r2, [pc, #152]	@ (80023d4 <HAL_TIM_Base_MspInit+0xb0>)
 800233c:	f043 0304 	orr.w	r3, r3, #4
 8002340:	6593      	str	r3, [r2, #88]	@ 0x58
 8002342:	4b24      	ldr	r3, [pc, #144]	@ (80023d4 <HAL_TIM_Base_MspInit+0xb0>)
 8002344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002346:	f003 0304 	and.w	r3, r3, #4
 800234a:	617b      	str	r3, [r7, #20]
 800234c:	697b      	ldr	r3, [r7, #20]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800234e:	2200      	movs	r2, #0
 8002350:	2100      	movs	r1, #0
 8002352:	201e      	movs	r0, #30
 8002354:	f000 fb07 	bl	8002966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002358:	201e      	movs	r0, #30
 800235a:	f000 fb20 	bl	800299e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800235e:	e032      	b.n	80023c6 <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM6)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a1c      	ldr	r2, [pc, #112]	@ (80023d8 <HAL_TIM_Base_MspInit+0xb4>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d114      	bne.n	8002394 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800236a:	4b1a      	ldr	r3, [pc, #104]	@ (80023d4 <HAL_TIM_Base_MspInit+0xb0>)
 800236c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800236e:	4a19      	ldr	r2, [pc, #100]	@ (80023d4 <HAL_TIM_Base_MspInit+0xb0>)
 8002370:	f043 0310 	orr.w	r3, r3, #16
 8002374:	6593      	str	r3, [r2, #88]	@ 0x58
 8002376:	4b17      	ldr	r3, [pc, #92]	@ (80023d4 <HAL_TIM_Base_MspInit+0xb0>)
 8002378:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800237a:	f003 0310 	and.w	r3, r3, #16
 800237e:	613b      	str	r3, [r7, #16]
 8002380:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002382:	2200      	movs	r2, #0
 8002384:	2100      	movs	r1, #0
 8002386:	2036      	movs	r0, #54	@ 0x36
 8002388:	f000 faed 	bl	8002966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800238c:	2036      	movs	r0, #54	@ 0x36
 800238e:	f000 fb06 	bl	800299e <HAL_NVIC_EnableIRQ>
}
 8002392:	e018      	b.n	80023c6 <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM7)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a10      	ldr	r2, [pc, #64]	@ (80023dc <HAL_TIM_Base_MspInit+0xb8>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d113      	bne.n	80023c6 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800239e:	4b0d      	ldr	r3, [pc, #52]	@ (80023d4 <HAL_TIM_Base_MspInit+0xb0>)
 80023a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023a2:	4a0c      	ldr	r2, [pc, #48]	@ (80023d4 <HAL_TIM_Base_MspInit+0xb0>)
 80023a4:	f043 0320 	orr.w	r3, r3, #32
 80023a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80023aa:	4b0a      	ldr	r3, [pc, #40]	@ (80023d4 <HAL_TIM_Base_MspInit+0xb0>)
 80023ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ae:	f003 0320 	and.w	r3, r3, #32
 80023b2:	60fb      	str	r3, [r7, #12]
 80023b4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80023b6:	2200      	movs	r2, #0
 80023b8:	2100      	movs	r1, #0
 80023ba:	2037      	movs	r0, #55	@ 0x37
 80023bc:	f000 fad3 	bl	8002966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80023c0:	2037      	movs	r0, #55	@ 0x37
 80023c2:	f000 faec 	bl	800299e <HAL_NVIC_EnableIRQ>
}
 80023c6:	bf00      	nop
 80023c8:	3718      	adds	r7, #24
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	40000800 	.word	0x40000800
 80023d4:	40021000 	.word	0x40021000
 80023d8:	40001000 	.word	0x40001000
 80023dc:	40001400 	.word	0x40001400

080023e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023e4:	bf00      	nop
 80023e6:	e7fd      	b.n	80023e4 <NMI_Handler+0x4>

080023e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023ec:	bf00      	nop
 80023ee:	e7fd      	b.n	80023ec <HardFault_Handler+0x4>

080023f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023f4:	bf00      	nop
 80023f6:	e7fd      	b.n	80023f4 <MemManage_Handler+0x4>

080023f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023fc:	bf00      	nop
 80023fe:	e7fd      	b.n	80023fc <BusFault_Handler+0x4>

08002400 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002404:	bf00      	nop
 8002406:	e7fd      	b.n	8002404 <UsageFault_Handler+0x4>

08002408 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800240c:	bf00      	nop
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr

08002416 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002416:	b480      	push	{r7}
 8002418:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800241a:	bf00      	nop
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002428:	bf00      	nop
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr

08002432 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002432:	b580      	push	{r7, lr}
 8002434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002436:	f000 f977 	bl	8002728 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800243a:	bf00      	nop
 800243c:	bd80      	pop	{r7, pc}
	...

08002440 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002444:	4802      	ldr	r0, [pc, #8]	@ (8002450 <TIM4_IRQHandler+0x10>)
 8002446:	f003 f94b 	bl	80056e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800244a:	bf00      	nop
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	200002a4 	.word	0x200002a4

08002454 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002458:	4802      	ldr	r0, [pc, #8]	@ (8002464 <TIM6_DAC_IRQHandler+0x10>)
 800245a:	f003 f941 	bl	80056e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	200002f0 	.word	0x200002f0

08002468 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800246c:	4802      	ldr	r0, [pc, #8]	@ (8002478 <TIM7_IRQHandler+0x10>)
 800246e:	f003 f937 	bl	80056e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002472:	bf00      	nop
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	2000033c 	.word	0x2000033c

0800247c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  return 1;
 8002480:	2301      	movs	r3, #1
}
 8002482:	4618      	mov	r0, r3
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <_kill>:

int _kill(int pid, int sig)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002496:	f004 fcd5 	bl	8006e44 <__errno>
 800249a:	4603      	mov	r3, r0
 800249c:	2216      	movs	r2, #22
 800249e:	601a      	str	r2, [r3, #0]
  return -1;
 80024a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3708      	adds	r7, #8
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}

080024ac <_exit>:

void _exit (int status)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80024b4:	f04f 31ff 	mov.w	r1, #4294967295
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	f7ff ffe7 	bl	800248c <_kill>
  while (1) {}    /* Make sure we hang here */
 80024be:	bf00      	nop
 80024c0:	e7fd      	b.n	80024be <_exit+0x12>

080024c2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024c2:	b580      	push	{r7, lr}
 80024c4:	b086      	sub	sp, #24
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	60f8      	str	r0, [r7, #12]
 80024ca:	60b9      	str	r1, [r7, #8]
 80024cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024ce:	2300      	movs	r3, #0
 80024d0:	617b      	str	r3, [r7, #20]
 80024d2:	e00a      	b.n	80024ea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80024d4:	f3af 8000 	nop.w
 80024d8:	4601      	mov	r1, r0
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	1c5a      	adds	r2, r3, #1
 80024de:	60ba      	str	r2, [r7, #8]
 80024e0:	b2ca      	uxtb	r2, r1
 80024e2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	3301      	adds	r3, #1
 80024e8:	617b      	str	r3, [r7, #20]
 80024ea:	697a      	ldr	r2, [r7, #20]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	dbf0      	blt.n	80024d4 <_read+0x12>
  }

  return len;
 80024f2:	687b      	ldr	r3, [r7, #4]
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3718      	adds	r7, #24
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}

080024fc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b086      	sub	sp, #24
 8002500:	af00      	add	r7, sp, #0
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	60b9      	str	r1, [r7, #8]
 8002506:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002508:	2300      	movs	r3, #0
 800250a:	617b      	str	r3, [r7, #20]
 800250c:	e009      	b.n	8002522 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	1c5a      	adds	r2, r3, #1
 8002512:	60ba      	str	r2, [r7, #8]
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	4618      	mov	r0, r3
 8002518:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	3301      	adds	r3, #1
 8002520:	617b      	str	r3, [r7, #20]
 8002522:	697a      	ldr	r2, [r7, #20]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	429a      	cmp	r2, r3
 8002528:	dbf1      	blt.n	800250e <_write+0x12>
  }
  return len;
 800252a:	687b      	ldr	r3, [r7, #4]
}
 800252c:	4618      	mov	r0, r3
 800252e:	3718      	adds	r7, #24
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}

08002534 <_close>:

int _close(int file)
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800253c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002540:	4618      	mov	r0, r3
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800255c:	605a      	str	r2, [r3, #4]
  return 0;
 800255e:	2300      	movs	r3, #0
}
 8002560:	4618      	mov	r0, r3
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <_isatty>:

int _isatty(int file)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002574:	2301      	movs	r3, #1
}
 8002576:	4618      	mov	r0, r3
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr

08002582 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002582:	b480      	push	{r7}
 8002584:	b085      	sub	sp, #20
 8002586:	af00      	add	r7, sp, #0
 8002588:	60f8      	str	r0, [r7, #12]
 800258a:	60b9      	str	r1, [r7, #8]
 800258c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800258e:	2300      	movs	r3, #0
}
 8002590:	4618      	mov	r0, r3
 8002592:	3714      	adds	r7, #20
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b086      	sub	sp, #24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025a4:	4a14      	ldr	r2, [pc, #80]	@ (80025f8 <_sbrk+0x5c>)
 80025a6:	4b15      	ldr	r3, [pc, #84]	@ (80025fc <_sbrk+0x60>)
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025b0:	4b13      	ldr	r3, [pc, #76]	@ (8002600 <_sbrk+0x64>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d102      	bne.n	80025be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025b8:	4b11      	ldr	r3, [pc, #68]	@ (8002600 <_sbrk+0x64>)
 80025ba:	4a12      	ldr	r2, [pc, #72]	@ (8002604 <_sbrk+0x68>)
 80025bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025be:	4b10      	ldr	r3, [pc, #64]	@ (8002600 <_sbrk+0x64>)
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4413      	add	r3, r2
 80025c6:	693a      	ldr	r2, [r7, #16]
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d207      	bcs.n	80025dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025cc:	f004 fc3a 	bl	8006e44 <__errno>
 80025d0:	4603      	mov	r3, r0
 80025d2:	220c      	movs	r2, #12
 80025d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025d6:	f04f 33ff 	mov.w	r3, #4294967295
 80025da:	e009      	b.n	80025f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025dc:	4b08      	ldr	r3, [pc, #32]	@ (8002600 <_sbrk+0x64>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025e2:	4b07      	ldr	r3, [pc, #28]	@ (8002600 <_sbrk+0x64>)
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4413      	add	r3, r2
 80025ea:	4a05      	ldr	r2, [pc, #20]	@ (8002600 <_sbrk+0x64>)
 80025ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025ee:	68fb      	ldr	r3, [r7, #12]
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3718      	adds	r7, #24
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	20018000 	.word	0x20018000
 80025fc:	00000400 	.word	0x00000400
 8002600:	20000400 	.word	0x20000400
 8002604:	20000558 	.word	0x20000558

08002608 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800260c:	4b06      	ldr	r3, [pc, #24]	@ (8002628 <SystemInit+0x20>)
 800260e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002612:	4a05      	ldr	r2, [pc, #20]	@ (8002628 <SystemInit+0x20>)
 8002614:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002618:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800261c:	bf00      	nop
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop
 8002628:	e000ed00 	.word	0xe000ed00

0800262c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800262c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002664 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002630:	f7ff ffea 	bl	8002608 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002634:	480c      	ldr	r0, [pc, #48]	@ (8002668 <LoopForever+0x6>)
  ldr r1, =_edata
 8002636:	490d      	ldr	r1, [pc, #52]	@ (800266c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002638:	4a0d      	ldr	r2, [pc, #52]	@ (8002670 <LoopForever+0xe>)
  movs r3, #0
 800263a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800263c:	e002      	b.n	8002644 <LoopCopyDataInit>

0800263e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800263e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002640:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002642:	3304      	adds	r3, #4

08002644 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002644:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002646:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002648:	d3f9      	bcc.n	800263e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800264a:	4a0a      	ldr	r2, [pc, #40]	@ (8002674 <LoopForever+0x12>)
  ldr r4, =_ebss
 800264c:	4c0a      	ldr	r4, [pc, #40]	@ (8002678 <LoopForever+0x16>)
  movs r3, #0
 800264e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002650:	e001      	b.n	8002656 <LoopFillZerobss>

08002652 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002652:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002654:	3204      	adds	r2, #4

08002656 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002656:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002658:	d3fb      	bcc.n	8002652 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800265a:	f004 fbf9 	bl	8006e50 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800265e:	f7fe fcd1 	bl	8001004 <main>

08002662 <LoopForever>:

LoopForever:
    b LoopForever
 8002662:	e7fe      	b.n	8002662 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002664:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002668:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800266c:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002670:	0800ac40 	.word	0x0800ac40
  ldr r2, =_sbss
 8002674:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002678:	20000554 	.word	0x20000554

0800267c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800267c:	e7fe      	b.n	800267c <ADC1_2_IRQHandler>

0800267e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800267e:	b580      	push	{r7, lr}
 8002680:	b082      	sub	sp, #8
 8002682:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002684:	2300      	movs	r3, #0
 8002686:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002688:	2003      	movs	r0, #3
 800268a:	f000 f961 	bl	8002950 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800268e:	200f      	movs	r0, #15
 8002690:	f000 f80e 	bl	80026b0 <HAL_InitTick>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d002      	beq.n	80026a0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	71fb      	strb	r3, [r7, #7]
 800269e:	e001      	b.n	80026a4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80026a0:	f7ff fd30 	bl	8002104 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026a4:	79fb      	ldrb	r3, [r7, #7]
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3708      	adds	r7, #8
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
	...

080026b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b084      	sub	sp, #16
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80026b8:	2300      	movs	r3, #0
 80026ba:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80026bc:	4b17      	ldr	r3, [pc, #92]	@ (800271c <HAL_InitTick+0x6c>)
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d023      	beq.n	800270c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80026c4:	4b16      	ldr	r3, [pc, #88]	@ (8002720 <HAL_InitTick+0x70>)
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	4b14      	ldr	r3, [pc, #80]	@ (800271c <HAL_InitTick+0x6c>)
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	4619      	mov	r1, r3
 80026ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80026d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80026da:	4618      	mov	r0, r3
 80026dc:	f000 f96d 	bl	80029ba <HAL_SYSTICK_Config>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d10f      	bne.n	8002706 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2b0f      	cmp	r3, #15
 80026ea:	d809      	bhi.n	8002700 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026ec:	2200      	movs	r2, #0
 80026ee:	6879      	ldr	r1, [r7, #4]
 80026f0:	f04f 30ff 	mov.w	r0, #4294967295
 80026f4:	f000 f937 	bl	8002966 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80026f8:	4a0a      	ldr	r2, [pc, #40]	@ (8002724 <HAL_InitTick+0x74>)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6013      	str	r3, [r2, #0]
 80026fe:	e007      	b.n	8002710 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	73fb      	strb	r3, [r7, #15]
 8002704:	e004      	b.n	8002710 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	73fb      	strb	r3, [r7, #15]
 800270a:	e001      	b.n	8002710 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002710:	7bfb      	ldrb	r3, [r7, #15]
}
 8002712:	4618      	mov	r0, r3
 8002714:	3710      	adds	r7, #16
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	2000000c 	.word	0x2000000c
 8002720:	20000004 	.word	0x20000004
 8002724:	20000008 	.word	0x20000008

08002728 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800272c:	4b06      	ldr	r3, [pc, #24]	@ (8002748 <HAL_IncTick+0x20>)
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	461a      	mov	r2, r3
 8002732:	4b06      	ldr	r3, [pc, #24]	@ (800274c <HAL_IncTick+0x24>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4413      	add	r3, r2
 8002738:	4a04      	ldr	r2, [pc, #16]	@ (800274c <HAL_IncTick+0x24>)
 800273a:	6013      	str	r3, [r2, #0]
}
 800273c:	bf00      	nop
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	2000000c 	.word	0x2000000c
 800274c:	20000404 	.word	0x20000404

08002750 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
  return uwTick;
 8002754:	4b03      	ldr	r3, [pc, #12]	@ (8002764 <HAL_GetTick+0x14>)
 8002756:	681b      	ldr	r3, [r3, #0]
}
 8002758:	4618      	mov	r0, r3
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	20000404 	.word	0x20000404

08002768 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002770:	f7ff ffee 	bl	8002750 <HAL_GetTick>
 8002774:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002780:	d005      	beq.n	800278e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002782:	4b0a      	ldr	r3, [pc, #40]	@ (80027ac <HAL_Delay+0x44>)
 8002784:	781b      	ldrb	r3, [r3, #0]
 8002786:	461a      	mov	r2, r3
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	4413      	add	r3, r2
 800278c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800278e:	bf00      	nop
 8002790:	f7ff ffde 	bl	8002750 <HAL_GetTick>
 8002794:	4602      	mov	r2, r0
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	1ad3      	subs	r3, r2, r3
 800279a:	68fa      	ldr	r2, [r7, #12]
 800279c:	429a      	cmp	r2, r3
 800279e:	d8f7      	bhi.n	8002790 <HAL_Delay+0x28>
  {
  }
}
 80027a0:	bf00      	nop
 80027a2:	bf00      	nop
 80027a4:	3710      	adds	r7, #16
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	2000000c 	.word	0x2000000c

080027b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b085      	sub	sp, #20
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	f003 0307 	and.w	r3, r3, #7
 80027be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027c0:	4b0c      	ldr	r3, [pc, #48]	@ (80027f4 <__NVIC_SetPriorityGrouping+0x44>)
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027c6:	68ba      	ldr	r2, [r7, #8]
 80027c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027cc:	4013      	ands	r3, r2
 80027ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027e2:	4a04      	ldr	r2, [pc, #16]	@ (80027f4 <__NVIC_SetPriorityGrouping+0x44>)
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	60d3      	str	r3, [r2, #12]
}
 80027e8:	bf00      	nop
 80027ea:	3714      	adds	r7, #20
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr
 80027f4:	e000ed00 	.word	0xe000ed00

080027f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027fc:	4b04      	ldr	r3, [pc, #16]	@ (8002810 <__NVIC_GetPriorityGrouping+0x18>)
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	0a1b      	lsrs	r3, r3, #8
 8002802:	f003 0307 	and.w	r3, r3, #7
}
 8002806:	4618      	mov	r0, r3
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr
 8002810:	e000ed00 	.word	0xe000ed00

08002814 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	4603      	mov	r3, r0
 800281c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800281e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002822:	2b00      	cmp	r3, #0
 8002824:	db0b      	blt.n	800283e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002826:	79fb      	ldrb	r3, [r7, #7]
 8002828:	f003 021f 	and.w	r2, r3, #31
 800282c:	4907      	ldr	r1, [pc, #28]	@ (800284c <__NVIC_EnableIRQ+0x38>)
 800282e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002832:	095b      	lsrs	r3, r3, #5
 8002834:	2001      	movs	r0, #1
 8002836:	fa00 f202 	lsl.w	r2, r0, r2
 800283a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800283e:	bf00      	nop
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	e000e100 	.word	0xe000e100

08002850 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	4603      	mov	r3, r0
 8002858:	6039      	str	r1, [r7, #0]
 800285a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800285c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002860:	2b00      	cmp	r3, #0
 8002862:	db0a      	blt.n	800287a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	b2da      	uxtb	r2, r3
 8002868:	490c      	ldr	r1, [pc, #48]	@ (800289c <__NVIC_SetPriority+0x4c>)
 800286a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800286e:	0112      	lsls	r2, r2, #4
 8002870:	b2d2      	uxtb	r2, r2
 8002872:	440b      	add	r3, r1
 8002874:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002878:	e00a      	b.n	8002890 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	b2da      	uxtb	r2, r3
 800287e:	4908      	ldr	r1, [pc, #32]	@ (80028a0 <__NVIC_SetPriority+0x50>)
 8002880:	79fb      	ldrb	r3, [r7, #7]
 8002882:	f003 030f 	and.w	r3, r3, #15
 8002886:	3b04      	subs	r3, #4
 8002888:	0112      	lsls	r2, r2, #4
 800288a:	b2d2      	uxtb	r2, r2
 800288c:	440b      	add	r3, r1
 800288e:	761a      	strb	r2, [r3, #24]
}
 8002890:	bf00      	nop
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr
 800289c:	e000e100 	.word	0xe000e100
 80028a0:	e000ed00 	.word	0xe000ed00

080028a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b089      	sub	sp, #36	@ 0x24
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	60f8      	str	r0, [r7, #12]
 80028ac:	60b9      	str	r1, [r7, #8]
 80028ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	f003 0307 	and.w	r3, r3, #7
 80028b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	f1c3 0307 	rsb	r3, r3, #7
 80028be:	2b04      	cmp	r3, #4
 80028c0:	bf28      	it	cs
 80028c2:	2304      	movcs	r3, #4
 80028c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	3304      	adds	r3, #4
 80028ca:	2b06      	cmp	r3, #6
 80028cc:	d902      	bls.n	80028d4 <NVIC_EncodePriority+0x30>
 80028ce:	69fb      	ldr	r3, [r7, #28]
 80028d0:	3b03      	subs	r3, #3
 80028d2:	e000      	b.n	80028d6 <NVIC_EncodePriority+0x32>
 80028d4:	2300      	movs	r3, #0
 80028d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028d8:	f04f 32ff 	mov.w	r2, #4294967295
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	fa02 f303 	lsl.w	r3, r2, r3
 80028e2:	43da      	mvns	r2, r3
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	401a      	ands	r2, r3
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028ec:	f04f 31ff 	mov.w	r1, #4294967295
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	fa01 f303 	lsl.w	r3, r1, r3
 80028f6:	43d9      	mvns	r1, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028fc:	4313      	orrs	r3, r2
         );
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3724      	adds	r7, #36	@ 0x24
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr
	...

0800290c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	3b01      	subs	r3, #1
 8002918:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800291c:	d301      	bcc.n	8002922 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800291e:	2301      	movs	r3, #1
 8002920:	e00f      	b.n	8002942 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002922:	4a0a      	ldr	r2, [pc, #40]	@ (800294c <SysTick_Config+0x40>)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	3b01      	subs	r3, #1
 8002928:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800292a:	210f      	movs	r1, #15
 800292c:	f04f 30ff 	mov.w	r0, #4294967295
 8002930:	f7ff ff8e 	bl	8002850 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002934:	4b05      	ldr	r3, [pc, #20]	@ (800294c <SysTick_Config+0x40>)
 8002936:	2200      	movs	r2, #0
 8002938:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800293a:	4b04      	ldr	r3, [pc, #16]	@ (800294c <SysTick_Config+0x40>)
 800293c:	2207      	movs	r2, #7
 800293e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3708      	adds	r7, #8
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	e000e010 	.word	0xe000e010

08002950 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f7ff ff29 	bl	80027b0 <__NVIC_SetPriorityGrouping>
}
 800295e:	bf00      	nop
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}

08002966 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002966:	b580      	push	{r7, lr}
 8002968:	b086      	sub	sp, #24
 800296a:	af00      	add	r7, sp, #0
 800296c:	4603      	mov	r3, r0
 800296e:	60b9      	str	r1, [r7, #8]
 8002970:	607a      	str	r2, [r7, #4]
 8002972:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002974:	2300      	movs	r3, #0
 8002976:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002978:	f7ff ff3e 	bl	80027f8 <__NVIC_GetPriorityGrouping>
 800297c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	68b9      	ldr	r1, [r7, #8]
 8002982:	6978      	ldr	r0, [r7, #20]
 8002984:	f7ff ff8e 	bl	80028a4 <NVIC_EncodePriority>
 8002988:	4602      	mov	r2, r0
 800298a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800298e:	4611      	mov	r1, r2
 8002990:	4618      	mov	r0, r3
 8002992:	f7ff ff5d 	bl	8002850 <__NVIC_SetPriority>
}
 8002996:	bf00      	nop
 8002998:	3718      	adds	r7, #24
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}

0800299e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800299e:	b580      	push	{r7, lr}
 80029a0:	b082      	sub	sp, #8
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	4603      	mov	r3, r0
 80029a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7ff ff31 	bl	8002814 <__NVIC_EnableIRQ>
}
 80029b2:	bf00      	nop
 80029b4:	3708      	adds	r7, #8
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}

080029ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029ba:	b580      	push	{r7, lr}
 80029bc:	b082      	sub	sp, #8
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f7ff ffa2 	bl	800290c <SysTick_Config>
 80029c8:	4603      	mov	r3, r0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3708      	adds	r7, #8
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
	...

080029d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b087      	sub	sp, #28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80029de:	2300      	movs	r3, #0
 80029e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029e2:	e17f      	b.n	8002ce4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	2101      	movs	r1, #1
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	fa01 f303 	lsl.w	r3, r1, r3
 80029f0:	4013      	ands	r3, r2
 80029f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	f000 8171 	beq.w	8002cde <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	f003 0303 	and.w	r3, r3, #3
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d005      	beq.n	8002a14 <HAL_GPIO_Init+0x40>
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f003 0303 	and.w	r3, r3, #3
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d130      	bne.n	8002a76 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	005b      	lsls	r3, r3, #1
 8002a1e:	2203      	movs	r2, #3
 8002a20:	fa02 f303 	lsl.w	r3, r2, r3
 8002a24:	43db      	mvns	r3, r3
 8002a26:	693a      	ldr	r2, [r7, #16]
 8002a28:	4013      	ands	r3, r2
 8002a2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	68da      	ldr	r2, [r3, #12]
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	005b      	lsls	r3, r3, #1
 8002a34:	fa02 f303 	lsl.w	r3, r2, r3
 8002a38:	693a      	ldr	r2, [r7, #16]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	693a      	ldr	r2, [r7, #16]
 8002a42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a52:	43db      	mvns	r3, r3
 8002a54:	693a      	ldr	r2, [r7, #16]
 8002a56:	4013      	ands	r3, r2
 8002a58:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	091b      	lsrs	r3, r3, #4
 8002a60:	f003 0201 	and.w	r2, r3, #1
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6a:	693a      	ldr	r2, [r7, #16]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f003 0303 	and.w	r3, r3, #3
 8002a7e:	2b03      	cmp	r3, #3
 8002a80:	d118      	bne.n	8002ab4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a86:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002a88:	2201      	movs	r2, #1
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a90:	43db      	mvns	r3, r3
 8002a92:	693a      	ldr	r2, [r7, #16]
 8002a94:	4013      	ands	r3, r2
 8002a96:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	08db      	lsrs	r3, r3, #3
 8002a9e:	f003 0201 	and.w	r2, r3, #1
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa8:	693a      	ldr	r2, [r7, #16]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	693a      	ldr	r2, [r7, #16]
 8002ab2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f003 0303 	and.w	r3, r3, #3
 8002abc:	2b03      	cmp	r3, #3
 8002abe:	d017      	beq.n	8002af0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	005b      	lsls	r3, r3, #1
 8002aca:	2203      	movs	r2, #3
 8002acc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad0:	43db      	mvns	r3, r3
 8002ad2:	693a      	ldr	r2, [r7, #16]
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	689a      	ldr	r2, [r3, #8]
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae4:	693a      	ldr	r2, [r7, #16]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	693a      	ldr	r2, [r7, #16]
 8002aee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f003 0303 	and.w	r3, r3, #3
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	d123      	bne.n	8002b44 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	08da      	lsrs	r2, r3, #3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	3208      	adds	r2, #8
 8002b04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b08:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	f003 0307 	and.w	r3, r3, #7
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	220f      	movs	r2, #15
 8002b14:	fa02 f303 	lsl.w	r3, r2, r3
 8002b18:	43db      	mvns	r3, r3
 8002b1a:	693a      	ldr	r2, [r7, #16]
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	691a      	ldr	r2, [r3, #16]
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	f003 0307 	and.w	r3, r3, #7
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	08da      	lsrs	r2, r3, #3
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	3208      	adds	r2, #8
 8002b3e:	6939      	ldr	r1, [r7, #16]
 8002b40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	2203      	movs	r2, #3
 8002b50:	fa02 f303 	lsl.w	r3, r2, r3
 8002b54:	43db      	mvns	r3, r3
 8002b56:	693a      	ldr	r2, [r7, #16]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f003 0203 	and.w	r2, r3, #3
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	005b      	lsls	r3, r3, #1
 8002b68:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6c:	693a      	ldr	r2, [r7, #16]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	693a      	ldr	r2, [r7, #16]
 8002b76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	f000 80ac 	beq.w	8002cde <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b86:	4b5f      	ldr	r3, [pc, #380]	@ (8002d04 <HAL_GPIO_Init+0x330>)
 8002b88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b8a:	4a5e      	ldr	r2, [pc, #376]	@ (8002d04 <HAL_GPIO_Init+0x330>)
 8002b8c:	f043 0301 	orr.w	r3, r3, #1
 8002b90:	6613      	str	r3, [r2, #96]	@ 0x60
 8002b92:	4b5c      	ldr	r3, [pc, #368]	@ (8002d04 <HAL_GPIO_Init+0x330>)
 8002b94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	60bb      	str	r3, [r7, #8]
 8002b9c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002b9e:	4a5a      	ldr	r2, [pc, #360]	@ (8002d08 <HAL_GPIO_Init+0x334>)
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	089b      	lsrs	r3, r3, #2
 8002ba4:	3302      	adds	r3, #2
 8002ba6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002baa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	f003 0303 	and.w	r3, r3, #3
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	220f      	movs	r2, #15
 8002bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bba:	43db      	mvns	r3, r3
 8002bbc:	693a      	ldr	r2, [r7, #16]
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002bc8:	d025      	beq.n	8002c16 <HAL_GPIO_Init+0x242>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a4f      	ldr	r2, [pc, #316]	@ (8002d0c <HAL_GPIO_Init+0x338>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d01f      	beq.n	8002c12 <HAL_GPIO_Init+0x23e>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4a4e      	ldr	r2, [pc, #312]	@ (8002d10 <HAL_GPIO_Init+0x33c>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d019      	beq.n	8002c0e <HAL_GPIO_Init+0x23a>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4a4d      	ldr	r2, [pc, #308]	@ (8002d14 <HAL_GPIO_Init+0x340>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d013      	beq.n	8002c0a <HAL_GPIO_Init+0x236>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4a4c      	ldr	r2, [pc, #304]	@ (8002d18 <HAL_GPIO_Init+0x344>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d00d      	beq.n	8002c06 <HAL_GPIO_Init+0x232>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4a4b      	ldr	r2, [pc, #300]	@ (8002d1c <HAL_GPIO_Init+0x348>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d007      	beq.n	8002c02 <HAL_GPIO_Init+0x22e>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4a4a      	ldr	r2, [pc, #296]	@ (8002d20 <HAL_GPIO_Init+0x34c>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d101      	bne.n	8002bfe <HAL_GPIO_Init+0x22a>
 8002bfa:	2306      	movs	r3, #6
 8002bfc:	e00c      	b.n	8002c18 <HAL_GPIO_Init+0x244>
 8002bfe:	2307      	movs	r3, #7
 8002c00:	e00a      	b.n	8002c18 <HAL_GPIO_Init+0x244>
 8002c02:	2305      	movs	r3, #5
 8002c04:	e008      	b.n	8002c18 <HAL_GPIO_Init+0x244>
 8002c06:	2304      	movs	r3, #4
 8002c08:	e006      	b.n	8002c18 <HAL_GPIO_Init+0x244>
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e004      	b.n	8002c18 <HAL_GPIO_Init+0x244>
 8002c0e:	2302      	movs	r3, #2
 8002c10:	e002      	b.n	8002c18 <HAL_GPIO_Init+0x244>
 8002c12:	2301      	movs	r3, #1
 8002c14:	e000      	b.n	8002c18 <HAL_GPIO_Init+0x244>
 8002c16:	2300      	movs	r3, #0
 8002c18:	697a      	ldr	r2, [r7, #20]
 8002c1a:	f002 0203 	and.w	r2, r2, #3
 8002c1e:	0092      	lsls	r2, r2, #2
 8002c20:	4093      	lsls	r3, r2
 8002c22:	693a      	ldr	r2, [r7, #16]
 8002c24:	4313      	orrs	r3, r2
 8002c26:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002c28:	4937      	ldr	r1, [pc, #220]	@ (8002d08 <HAL_GPIO_Init+0x334>)
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	089b      	lsrs	r3, r3, #2
 8002c2e:	3302      	adds	r3, #2
 8002c30:	693a      	ldr	r2, [r7, #16]
 8002c32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002c36:	4b3b      	ldr	r3, [pc, #236]	@ (8002d24 <HAL_GPIO_Init+0x350>)
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	43db      	mvns	r3, r3
 8002c40:	693a      	ldr	r2, [r7, #16]
 8002c42:	4013      	ands	r3, r2
 8002c44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d003      	beq.n	8002c5a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002c5a:	4a32      	ldr	r2, [pc, #200]	@ (8002d24 <HAL_GPIO_Init+0x350>)
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002c60:	4b30      	ldr	r3, [pc, #192]	@ (8002d24 <HAL_GPIO_Init+0x350>)
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	43db      	mvns	r3, r3
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d003      	beq.n	8002c84 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002c7c:	693a      	ldr	r2, [r7, #16]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002c84:	4a27      	ldr	r2, [pc, #156]	@ (8002d24 <HAL_GPIO_Init+0x350>)
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002c8a:	4b26      	ldr	r3, [pc, #152]	@ (8002d24 <HAL_GPIO_Init+0x350>)
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	43db      	mvns	r3, r3
 8002c94:	693a      	ldr	r2, [r7, #16]
 8002c96:	4013      	ands	r3, r2
 8002c98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d003      	beq.n	8002cae <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002ca6:	693a      	ldr	r2, [r7, #16]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002cae:	4a1d      	ldr	r2, [pc, #116]	@ (8002d24 <HAL_GPIO_Init+0x350>)
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002cb4:	4b1b      	ldr	r3, [pc, #108]	@ (8002d24 <HAL_GPIO_Init+0x350>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	43db      	mvns	r3, r3
 8002cbe:	693a      	ldr	r2, [r7, #16]
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d003      	beq.n	8002cd8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002cd0:	693a      	ldr	r2, [r7, #16]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002cd8:	4a12      	ldr	r2, [pc, #72]	@ (8002d24 <HAL_GPIO_Init+0x350>)
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	fa22 f303 	lsr.w	r3, r2, r3
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	f47f ae78 	bne.w	80029e4 <HAL_GPIO_Init+0x10>
  }
}
 8002cf4:	bf00      	nop
 8002cf6:	bf00      	nop
 8002cf8:	371c      	adds	r7, #28
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	40021000 	.word	0x40021000
 8002d08:	40010000 	.word	0x40010000
 8002d0c:	48000400 	.word	0x48000400
 8002d10:	48000800 	.word	0x48000800
 8002d14:	48000c00 	.word	0x48000c00
 8002d18:	48001000 	.word	0x48001000
 8002d1c:	48001400 	.word	0x48001400
 8002d20:	48001800 	.word	0x48001800
 8002d24:	40010400 	.word	0x40010400

08002d28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	460b      	mov	r3, r1
 8002d32:	807b      	strh	r3, [r7, #2]
 8002d34:	4613      	mov	r3, r2
 8002d36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d38:	787b      	ldrb	r3, [r7, #1]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d003      	beq.n	8002d46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d3e:	887a      	ldrh	r2, [r7, #2]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d44:	e002      	b.n	8002d4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d46:	887a      	ldrh	r2, [r7, #2]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002d4c:	bf00      	nop
 8002d4e:	370c      	adds	r7, #12
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr

08002d58 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b085      	sub	sp, #20
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	460b      	mov	r3, r1
 8002d62:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	695b      	ldr	r3, [r3, #20]
 8002d68:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d6a:	887a      	ldrh	r2, [r7, #2]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	4013      	ands	r3, r2
 8002d70:	041a      	lsls	r2, r3, #16
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	43d9      	mvns	r1, r3
 8002d76:	887b      	ldrh	r3, [r7, #2]
 8002d78:	400b      	ands	r3, r1
 8002d7a:	431a      	orrs	r2, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	619a      	str	r2, [r3, #24]
}
 8002d80:	bf00      	nop
 8002d82:	3714      	adds	r7, #20
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr

08002d8c <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b086      	sub	sp, #24
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d101      	bne.n	8002d9e <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e0af      	b.n	8002efe <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d106      	bne.n	8002db8 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2200      	movs	r2, #0
 8002dae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f7ff f9ca 	bl	800214c <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2202      	movs	r2, #2
 8002dbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 0201 	bic.w	r2, r2, #1
 8002dce:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	617b      	str	r3, [r7, #20]
 8002dd4:	e00a      	b.n	8002dec <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	3304      	adds	r3, #4
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	4413      	add	r3, r2
 8002de2:	2200      	movs	r2, #0
 8002de4:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	3301      	adds	r3, #1
 8002dea:	617b      	str	r3, [r7, #20]
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	2b0f      	cmp	r3, #15
 8002df0:	d9f1      	bls.n	8002dd6 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	689a      	ldr	r2, [r3, #8]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f042 0204 	orr.w	r2, r2, #4
 8002e00:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	685a      	ldr	r2, [r3, #4]
 8002e08:	4b3f      	ldr	r3, [pc, #252]	@ (8002f08 <HAL_LCD_Init+0x17c>)
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	6851      	ldr	r1, [r2, #4]
 8002e10:	687a      	ldr	r2, [r7, #4]
 8002e12:	6892      	ldr	r2, [r2, #8]
 8002e14:	4311      	orrs	r1, r2
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002e1a:	4311      	orrs	r1, r2
 8002e1c:	687a      	ldr	r2, [r7, #4]
 8002e1e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002e20:	4311      	orrs	r1, r2
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	69d2      	ldr	r2, [r2, #28]
 8002e26:	4311      	orrs	r1, r2
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	6a12      	ldr	r2, [r2, #32]
 8002e2c:	4311      	orrs	r1, r2
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	6992      	ldr	r2, [r2, #24]
 8002e32:	4311      	orrs	r1, r2
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e38:	4311      	orrs	r1, r2
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	6812      	ldr	r2, [r2, #0]
 8002e3e:	430b      	orrs	r3, r1
 8002e40:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f000 f94c 	bl	80030e0 <LCD_WaitForSynchro>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8002e4c:	7cfb      	ldrb	r3, [r7, #19]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d001      	beq.n	8002e56 <HAL_LCD_Init+0xca>
  {
    return status;
 8002e52:	7cfb      	ldrb	r3, [r7, #19]
 8002e54:	e053      	b.n	8002efe <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f023 01fe 	bic.w	r1, r3, #254	@ 0xfe
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	68da      	ldr	r2, [r3, #12]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	691b      	ldr	r3, [r3, #16]
 8002e68:	431a      	orrs	r2, r3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	695b      	ldr	r3, [r3, #20]
 8002e6e:	431a      	orrs	r2, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e74:	431a      	orrs	r2, r3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	430a      	orrs	r2, r1
 8002e7c:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f042 0201 	orr.w	r2, r2, #1
 8002e8c:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8002e8e:	f7ff fc5f 	bl	8002750 <HAL_GetTick>
 8002e92:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8002e94:	e00c      	b.n	8002eb0 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002e96:	f7ff fc5b 	bl	8002750 <HAL_GetTick>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002ea4:	d904      	bls.n	8002eb0 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2208      	movs	r2, #8
 8002eaa:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 8002eac:	2303      	movs	r3, #3
 8002eae:	e026      	b.n	8002efe <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d1eb      	bne.n	8002e96 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8002ebe:	f7ff fc47 	bl	8002750 <HAL_GetTick>
 8002ec2:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8002ec4:	e00c      	b.n	8002ee0 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002ec6:	f7ff fc43 	bl	8002750 <HAL_GetTick>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002ed4:	d904      	bls.n	8002ee0 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2210      	movs	r2, #16
 8002eda:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 8002edc:	2303      	movs	r3, #3
 8002ede:	e00e      	b.n	8002efe <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	f003 0310 	and.w	r3, r3, #16
 8002eea:	2b10      	cmp	r3, #16
 8002eec:	d1eb      	bne.n	8002ec6 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	639a      	str	r2, [r3, #56]	@ 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return status;
 8002efc:	7cfb      	ldrb	r3, [r7, #19]
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3718      	adds	r7, #24
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	fc00000e 	.word	0xfc00000e

08002f0c <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b086      	sub	sp, #24
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	60b9      	str	r1, [r7, #8]
 8002f16:	607a      	str	r2, [r7, #4]
 8002f18:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f20:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8002f22:	7dfb      	ldrb	r3, [r7, #23]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d002      	beq.n	8002f2e <HAL_LCD_Write+0x22>
 8002f28:	7dfb      	ldrb	r3, [r7, #23]
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	d144      	bne.n	8002fb8 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d12a      	bne.n	8002f90 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d101      	bne.n	8002f48 <HAL_LCD_Write+0x3c>
 8002f44:	2302      	movs	r3, #2
 8002f46:	e038      	b.n	8002fba <HAL_LCD_Write+0xae>
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2202      	movs	r2, #2
 8002f54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8002f58:	f7ff fbfa 	bl	8002750 <HAL_GetTick>
 8002f5c:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002f5e:	e010      	b.n	8002f82 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002f60:	f7ff fbf6 	bl	8002750 <HAL_GetTick>
 8002f64:	4602      	mov	r2, r0
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002f6e:	d908      	bls.n	8002f82 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2202      	movs	r2, #2
 8002f74:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          return HAL_TIMEOUT;
 8002f7e:	2303      	movs	r3, #3
 8002f80:	e01b      	b.n	8002fba <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	f003 0304 	and.w	r3, r3, #4
 8002f8c:	2b04      	cmp	r3, #4
 8002f8e:	d0e7      	beq.n	8002f60 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	3304      	adds	r3, #4
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	4413      	add	r3, r2
 8002f9c:	685a      	ldr	r2, [r3, #4]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	401a      	ands	r2, r3
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	6819      	ldr	r1, [r3, #0]
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	431a      	orrs	r2, r3
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	3304      	adds	r3, #4
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	440b      	add	r3, r1
 8002fb2:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	e000      	b.n	8002fba <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
  }
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3718      	adds	r7, #24
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8002fc2:	b580      	push	{r7, lr}
 8002fc4:	b086      	sub	sp, #24
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fd4:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8002fd6:	7cbb      	ldrb	r3, [r7, #18]
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d002      	beq.n	8002fe2 <HAL_LCD_Clear+0x20>
 8002fdc:	7cbb      	ldrb	r3, [r7, #18]
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d140      	bne.n	8003064 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d101      	bne.n	8002ff0 <HAL_LCD_Clear+0x2e>
 8002fec:	2302      	movs	r3, #2
 8002fee:	e03a      	b.n	8003066 <HAL_LCD_Clear+0xa4>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8003000:	f7ff fba6 	bl	8002750 <HAL_GetTick>
 8003004:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003006:	e010      	b.n	800302a <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003008:	f7ff fba2 	bl	8002750 <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003016:	d908      	bls.n	800302a <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2202      	movs	r2, #2
 800301c:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	e01d      	b.n	8003066 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	f003 0304 	and.w	r3, r3, #4
 8003034:	2b04      	cmp	r3, #4
 8003036:	d0e7      	beq.n	8003008 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003038:	2300      	movs	r3, #0
 800303a:	617b      	str	r3, [r7, #20]
 800303c:	e00a      	b.n	8003054 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	3304      	adds	r3, #4
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	4413      	add	r3, r2
 800304a:	2200      	movs	r2, #0
 800304c:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	3301      	adds	r3, #1
 8003052:	617b      	str	r3, [r7, #20]
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	2b0f      	cmp	r3, #15
 8003058:	d9f1      	bls.n	800303e <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f000 f807 	bl	800306e <HAL_LCD_UpdateDisplayRequest>
 8003060:	4603      	mov	r3, r0
 8003062:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8003064:	7cfb      	ldrb	r3, [r7, #19]
}
 8003066:	4618      	mov	r0, r3
 8003068:	3718      	adds	r7, #24
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}

0800306e <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 800306e:	b580      	push	{r7, lr}
 8003070:	b084      	sub	sp, #16
 8003072:	af00      	add	r7, sp, #0
 8003074:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	2208      	movs	r2, #8
 800307c:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f042 0204 	orr.w	r2, r2, #4
 800308c:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800308e:	f7ff fb5f 	bl	8002750 <HAL_GetTick>
 8003092:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8003094:	e010      	b.n	80030b8 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003096:	f7ff fb5b 	bl	8002750 <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80030a4:	d908      	bls.n	80030b8 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2204      	movs	r2, #4
 80030aa:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	e00f      	b.n	80030d8 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f003 0308 	and.w	r3, r3, #8
 80030c2:	2b08      	cmp	r3, #8
 80030c4:	d1e7      	bne.n	8003096 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2201      	movs	r2, #1
 80030ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80030d6:	2300      	movs	r3, #0
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3710      	adds	r7, #16
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 80030e8:	f7ff fb32 	bl	8002750 <HAL_GetTick>
 80030ec:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80030ee:	e00c      	b.n	800310a <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80030f0:	f7ff fb2e 	bl	8002750 <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80030fe:	d904      	bls.n	800310a <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2201      	movs	r2, #1
 8003104:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	e007      	b.n	800311a <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f003 0320 	and.w	r3, r3, #32
 8003114:	2b20      	cmp	r3, #32
 8003116:	d1eb      	bne.n	80030f0 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8003118:	2300      	movs	r3, #0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3710      	adds	r7, #16
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
	...

08003124 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003128:	4b04      	ldr	r3, [pc, #16]	@ (800313c <HAL_PWREx_GetVoltageRange+0x18>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003130:	4618      	mov	r0, r3
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	40007000 	.word	0x40007000

08003140 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003140:	b480      	push	{r7}
 8003142:	b085      	sub	sp, #20
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800314e:	d130      	bne.n	80031b2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003150:	4b23      	ldr	r3, [pc, #140]	@ (80031e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003158:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800315c:	d038      	beq.n	80031d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800315e:	4b20      	ldr	r3, [pc, #128]	@ (80031e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003166:	4a1e      	ldr	r2, [pc, #120]	@ (80031e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003168:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800316c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800316e:	4b1d      	ldr	r3, [pc, #116]	@ (80031e4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2232      	movs	r2, #50	@ 0x32
 8003174:	fb02 f303 	mul.w	r3, r2, r3
 8003178:	4a1b      	ldr	r2, [pc, #108]	@ (80031e8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800317a:	fba2 2303 	umull	r2, r3, r2, r3
 800317e:	0c9b      	lsrs	r3, r3, #18
 8003180:	3301      	adds	r3, #1
 8003182:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003184:	e002      	b.n	800318c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	3b01      	subs	r3, #1
 800318a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800318c:	4b14      	ldr	r3, [pc, #80]	@ (80031e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800318e:	695b      	ldr	r3, [r3, #20]
 8003190:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003194:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003198:	d102      	bne.n	80031a0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d1f2      	bne.n	8003186 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80031a0:	4b0f      	ldr	r3, [pc, #60]	@ (80031e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031a2:	695b      	ldr	r3, [r3, #20]
 80031a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031ac:	d110      	bne.n	80031d0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e00f      	b.n	80031d2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80031b2:	4b0b      	ldr	r3, [pc, #44]	@ (80031e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80031ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031be:	d007      	beq.n	80031d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80031c0:	4b07      	ldr	r3, [pc, #28]	@ (80031e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031c8:	4a05      	ldr	r2, [pc, #20]	@ (80031e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80031ce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3714      	adds	r7, #20
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	40007000 	.word	0x40007000
 80031e4:	20000004 	.word	0x20000004
 80031e8:	431bde83 	.word	0x431bde83

080031ec <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b088      	sub	sp, #32
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d101      	bne.n	80031fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e3ca      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031fe:	4b97      	ldr	r3, [pc, #604]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	f003 030c 	and.w	r3, r3, #12
 8003206:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003208:	4b94      	ldr	r3, [pc, #592]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	f003 0303 	and.w	r3, r3, #3
 8003210:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0310 	and.w	r3, r3, #16
 800321a:	2b00      	cmp	r3, #0
 800321c:	f000 80e4 	beq.w	80033e8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d007      	beq.n	8003236 <HAL_RCC_OscConfig+0x4a>
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	2b0c      	cmp	r3, #12
 800322a:	f040 808b 	bne.w	8003344 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	2b01      	cmp	r3, #1
 8003232:	f040 8087 	bne.w	8003344 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003236:	4b89      	ldr	r3, [pc, #548]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d005      	beq.n	800324e <HAL_RCC_OscConfig+0x62>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	699b      	ldr	r3, [r3, #24]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d101      	bne.n	800324e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e3a2      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a1a      	ldr	r2, [r3, #32]
 8003252:	4b82      	ldr	r3, [pc, #520]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 0308 	and.w	r3, r3, #8
 800325a:	2b00      	cmp	r3, #0
 800325c:	d004      	beq.n	8003268 <HAL_RCC_OscConfig+0x7c>
 800325e:	4b7f      	ldr	r3, [pc, #508]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003266:	e005      	b.n	8003274 <HAL_RCC_OscConfig+0x88>
 8003268:	4b7c      	ldr	r3, [pc, #496]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 800326a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800326e:	091b      	lsrs	r3, r3, #4
 8003270:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003274:	4293      	cmp	r3, r2
 8003276:	d223      	bcs.n	80032c0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6a1b      	ldr	r3, [r3, #32]
 800327c:	4618      	mov	r0, r3
 800327e:	f000 fd1d 	bl	8003cbc <RCC_SetFlashLatencyFromMSIRange>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d001      	beq.n	800328c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	e383      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800328c:	4b73      	ldr	r3, [pc, #460]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a72      	ldr	r2, [pc, #456]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 8003292:	f043 0308 	orr.w	r3, r3, #8
 8003296:	6013      	str	r3, [r2, #0]
 8003298:	4b70      	ldr	r3, [pc, #448]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6a1b      	ldr	r3, [r3, #32]
 80032a4:	496d      	ldr	r1, [pc, #436]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 80032a6:	4313      	orrs	r3, r2
 80032a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032aa:	4b6c      	ldr	r3, [pc, #432]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	69db      	ldr	r3, [r3, #28]
 80032b6:	021b      	lsls	r3, r3, #8
 80032b8:	4968      	ldr	r1, [pc, #416]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 80032ba:	4313      	orrs	r3, r2
 80032bc:	604b      	str	r3, [r1, #4]
 80032be:	e025      	b.n	800330c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032c0:	4b66      	ldr	r3, [pc, #408]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a65      	ldr	r2, [pc, #404]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 80032c6:	f043 0308 	orr.w	r3, r3, #8
 80032ca:	6013      	str	r3, [r2, #0]
 80032cc:	4b63      	ldr	r3, [pc, #396]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6a1b      	ldr	r3, [r3, #32]
 80032d8:	4960      	ldr	r1, [pc, #384]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 80032da:	4313      	orrs	r3, r2
 80032dc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032de:	4b5f      	ldr	r3, [pc, #380]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	69db      	ldr	r3, [r3, #28]
 80032ea:	021b      	lsls	r3, r3, #8
 80032ec:	495b      	ldr	r1, [pc, #364]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 80032ee:	4313      	orrs	r3, r2
 80032f0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d109      	bne.n	800330c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6a1b      	ldr	r3, [r3, #32]
 80032fc:	4618      	mov	r0, r3
 80032fe:	f000 fcdd 	bl	8003cbc <RCC_SetFlashLatencyFromMSIRange>
 8003302:	4603      	mov	r3, r0
 8003304:	2b00      	cmp	r3, #0
 8003306:	d001      	beq.n	800330c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e343      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800330c:	f000 fc4a 	bl	8003ba4 <HAL_RCC_GetSysClockFreq>
 8003310:	4602      	mov	r2, r0
 8003312:	4b52      	ldr	r3, [pc, #328]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	091b      	lsrs	r3, r3, #4
 8003318:	f003 030f 	and.w	r3, r3, #15
 800331c:	4950      	ldr	r1, [pc, #320]	@ (8003460 <HAL_RCC_OscConfig+0x274>)
 800331e:	5ccb      	ldrb	r3, [r1, r3]
 8003320:	f003 031f 	and.w	r3, r3, #31
 8003324:	fa22 f303 	lsr.w	r3, r2, r3
 8003328:	4a4e      	ldr	r2, [pc, #312]	@ (8003464 <HAL_RCC_OscConfig+0x278>)
 800332a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800332c:	4b4e      	ldr	r3, [pc, #312]	@ (8003468 <HAL_RCC_OscConfig+0x27c>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4618      	mov	r0, r3
 8003332:	f7ff f9bd 	bl	80026b0 <HAL_InitTick>
 8003336:	4603      	mov	r3, r0
 8003338:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800333a:	7bfb      	ldrb	r3, [r7, #15]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d052      	beq.n	80033e6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003340:	7bfb      	ldrb	r3, [r7, #15]
 8003342:	e327      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d032      	beq.n	80033b2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800334c:	4b43      	ldr	r3, [pc, #268]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a42      	ldr	r2, [pc, #264]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 8003352:	f043 0301 	orr.w	r3, r3, #1
 8003356:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003358:	f7ff f9fa 	bl	8002750 <HAL_GetTick>
 800335c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800335e:	e008      	b.n	8003372 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003360:	f7ff f9f6 	bl	8002750 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b02      	cmp	r3, #2
 800336c:	d901      	bls.n	8003372 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e310      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003372:	4b3a      	ldr	r3, [pc, #232]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 0302 	and.w	r3, r3, #2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d0f0      	beq.n	8003360 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800337e:	4b37      	ldr	r3, [pc, #220]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a36      	ldr	r2, [pc, #216]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 8003384:	f043 0308 	orr.w	r3, r3, #8
 8003388:	6013      	str	r3, [r2, #0]
 800338a:	4b34      	ldr	r3, [pc, #208]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a1b      	ldr	r3, [r3, #32]
 8003396:	4931      	ldr	r1, [pc, #196]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 8003398:	4313      	orrs	r3, r2
 800339a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800339c:	4b2f      	ldr	r3, [pc, #188]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	69db      	ldr	r3, [r3, #28]
 80033a8:	021b      	lsls	r3, r3, #8
 80033aa:	492c      	ldr	r1, [pc, #176]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	604b      	str	r3, [r1, #4]
 80033b0:	e01a      	b.n	80033e8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80033b2:	4b2a      	ldr	r3, [pc, #168]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a29      	ldr	r2, [pc, #164]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 80033b8:	f023 0301 	bic.w	r3, r3, #1
 80033bc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80033be:	f7ff f9c7 	bl	8002750 <HAL_GetTick>
 80033c2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80033c4:	e008      	b.n	80033d8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033c6:	f7ff f9c3 	bl	8002750 <HAL_GetTick>
 80033ca:	4602      	mov	r2, r0
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	1ad3      	subs	r3, r2, r3
 80033d0:	2b02      	cmp	r3, #2
 80033d2:	d901      	bls.n	80033d8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80033d4:	2303      	movs	r3, #3
 80033d6:	e2dd      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80033d8:	4b20      	ldr	r3, [pc, #128]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 0302 	and.w	r3, r3, #2
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d1f0      	bne.n	80033c6 <HAL_RCC_OscConfig+0x1da>
 80033e4:	e000      	b.n	80033e8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80033e6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0301 	and.w	r3, r3, #1
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d074      	beq.n	80034de <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80033f4:	69bb      	ldr	r3, [r7, #24]
 80033f6:	2b08      	cmp	r3, #8
 80033f8:	d005      	beq.n	8003406 <HAL_RCC_OscConfig+0x21a>
 80033fa:	69bb      	ldr	r3, [r7, #24]
 80033fc:	2b0c      	cmp	r3, #12
 80033fe:	d10e      	bne.n	800341e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	2b03      	cmp	r3, #3
 8003404:	d10b      	bne.n	800341e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003406:	4b15      	ldr	r3, [pc, #84]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d064      	beq.n	80034dc <HAL_RCC_OscConfig+0x2f0>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d160      	bne.n	80034dc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e2ba      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003426:	d106      	bne.n	8003436 <HAL_RCC_OscConfig+0x24a>
 8003428:	4b0c      	ldr	r3, [pc, #48]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a0b      	ldr	r2, [pc, #44]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 800342e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003432:	6013      	str	r3, [r2, #0]
 8003434:	e026      	b.n	8003484 <HAL_RCC_OscConfig+0x298>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800343e:	d115      	bne.n	800346c <HAL_RCC_OscConfig+0x280>
 8003440:	4b06      	ldr	r3, [pc, #24]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a05      	ldr	r2, [pc, #20]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 8003446:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800344a:	6013      	str	r3, [r2, #0]
 800344c:	4b03      	ldr	r3, [pc, #12]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a02      	ldr	r2, [pc, #8]	@ (800345c <HAL_RCC_OscConfig+0x270>)
 8003452:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003456:	6013      	str	r3, [r2, #0]
 8003458:	e014      	b.n	8003484 <HAL_RCC_OscConfig+0x298>
 800345a:	bf00      	nop
 800345c:	40021000 	.word	0x40021000
 8003460:	0800a7c0 	.word	0x0800a7c0
 8003464:	20000004 	.word	0x20000004
 8003468:	20000008 	.word	0x20000008
 800346c:	4ba0      	ldr	r3, [pc, #640]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a9f      	ldr	r2, [pc, #636]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 8003472:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003476:	6013      	str	r3, [r2, #0]
 8003478:	4b9d      	ldr	r3, [pc, #628]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a9c      	ldr	r2, [pc, #624]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 800347e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003482:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d013      	beq.n	80034b4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800348c:	f7ff f960 	bl	8002750 <HAL_GetTick>
 8003490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003492:	e008      	b.n	80034a6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003494:	f7ff f95c 	bl	8002750 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	2b64      	cmp	r3, #100	@ 0x64
 80034a0:	d901      	bls.n	80034a6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e276      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034a6:	4b92      	ldr	r3, [pc, #584]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d0f0      	beq.n	8003494 <HAL_RCC_OscConfig+0x2a8>
 80034b2:	e014      	b.n	80034de <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034b4:	f7ff f94c 	bl	8002750 <HAL_GetTick>
 80034b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80034ba:	e008      	b.n	80034ce <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034bc:	f7ff f948 	bl	8002750 <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	1ad3      	subs	r3, r2, r3
 80034c6:	2b64      	cmp	r3, #100	@ 0x64
 80034c8:	d901      	bls.n	80034ce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e262      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80034ce:	4b88      	ldr	r3, [pc, #544]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d1f0      	bne.n	80034bc <HAL_RCC_OscConfig+0x2d0>
 80034da:	e000      	b.n	80034de <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0302 	and.w	r3, r3, #2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d060      	beq.n	80035ac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80034ea:	69bb      	ldr	r3, [r7, #24]
 80034ec:	2b04      	cmp	r3, #4
 80034ee:	d005      	beq.n	80034fc <HAL_RCC_OscConfig+0x310>
 80034f0:	69bb      	ldr	r3, [r7, #24]
 80034f2:	2b0c      	cmp	r3, #12
 80034f4:	d119      	bne.n	800352a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d116      	bne.n	800352a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034fc:	4b7c      	ldr	r3, [pc, #496]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003504:	2b00      	cmp	r3, #0
 8003506:	d005      	beq.n	8003514 <HAL_RCC_OscConfig+0x328>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d101      	bne.n	8003514 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e23f      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003514:	4b76      	ldr	r3, [pc, #472]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	691b      	ldr	r3, [r3, #16]
 8003520:	061b      	lsls	r3, r3, #24
 8003522:	4973      	ldr	r1, [pc, #460]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 8003524:	4313      	orrs	r3, r2
 8003526:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003528:	e040      	b.n	80035ac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	68db      	ldr	r3, [r3, #12]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d023      	beq.n	800357a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003532:	4b6f      	ldr	r3, [pc, #444]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a6e      	ldr	r2, [pc, #440]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 8003538:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800353c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800353e:	f7ff f907 	bl	8002750 <HAL_GetTick>
 8003542:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003544:	e008      	b.n	8003558 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003546:	f7ff f903 	bl	8002750 <HAL_GetTick>
 800354a:	4602      	mov	r2, r0
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	1ad3      	subs	r3, r2, r3
 8003550:	2b02      	cmp	r3, #2
 8003552:	d901      	bls.n	8003558 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003554:	2303      	movs	r3, #3
 8003556:	e21d      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003558:	4b65      	ldr	r3, [pc, #404]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003560:	2b00      	cmp	r3, #0
 8003562:	d0f0      	beq.n	8003546 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003564:	4b62      	ldr	r3, [pc, #392]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	691b      	ldr	r3, [r3, #16]
 8003570:	061b      	lsls	r3, r3, #24
 8003572:	495f      	ldr	r1, [pc, #380]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 8003574:	4313      	orrs	r3, r2
 8003576:	604b      	str	r3, [r1, #4]
 8003578:	e018      	b.n	80035ac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800357a:	4b5d      	ldr	r3, [pc, #372]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a5c      	ldr	r2, [pc, #368]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 8003580:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003584:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003586:	f7ff f8e3 	bl	8002750 <HAL_GetTick>
 800358a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800358c:	e008      	b.n	80035a0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800358e:	f7ff f8df 	bl	8002750 <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	2b02      	cmp	r3, #2
 800359a:	d901      	bls.n	80035a0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800359c:	2303      	movs	r3, #3
 800359e:	e1f9      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80035a0:	4b53      	ldr	r3, [pc, #332]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1f0      	bne.n	800358e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 0308 	and.w	r3, r3, #8
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d03c      	beq.n	8003632 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	695b      	ldr	r3, [r3, #20]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d01c      	beq.n	80035fa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035c0:	4b4b      	ldr	r3, [pc, #300]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 80035c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035c6:	4a4a      	ldr	r2, [pc, #296]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 80035c8:	f043 0301 	orr.w	r3, r3, #1
 80035cc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035d0:	f7ff f8be 	bl	8002750 <HAL_GetTick>
 80035d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035d6:	e008      	b.n	80035ea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035d8:	f7ff f8ba 	bl	8002750 <HAL_GetTick>
 80035dc:	4602      	mov	r2, r0
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d901      	bls.n	80035ea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	e1d4      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035ea:	4b41      	ldr	r3, [pc, #260]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 80035ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035f0:	f003 0302 	and.w	r3, r3, #2
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d0ef      	beq.n	80035d8 <HAL_RCC_OscConfig+0x3ec>
 80035f8:	e01b      	b.n	8003632 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035fa:	4b3d      	ldr	r3, [pc, #244]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 80035fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003600:	4a3b      	ldr	r2, [pc, #236]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 8003602:	f023 0301 	bic.w	r3, r3, #1
 8003606:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800360a:	f7ff f8a1 	bl	8002750 <HAL_GetTick>
 800360e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003610:	e008      	b.n	8003624 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003612:	f7ff f89d 	bl	8002750 <HAL_GetTick>
 8003616:	4602      	mov	r2, r0
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	1ad3      	subs	r3, r2, r3
 800361c:	2b02      	cmp	r3, #2
 800361e:	d901      	bls.n	8003624 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003620:	2303      	movs	r3, #3
 8003622:	e1b7      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003624:	4b32      	ldr	r3, [pc, #200]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 8003626:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800362a:	f003 0302 	and.w	r3, r3, #2
 800362e:	2b00      	cmp	r3, #0
 8003630:	d1ef      	bne.n	8003612 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 0304 	and.w	r3, r3, #4
 800363a:	2b00      	cmp	r3, #0
 800363c:	f000 80a6 	beq.w	800378c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003640:	2300      	movs	r3, #0
 8003642:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003644:	4b2a      	ldr	r3, [pc, #168]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 8003646:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003648:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800364c:	2b00      	cmp	r3, #0
 800364e:	d10d      	bne.n	800366c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003650:	4b27      	ldr	r3, [pc, #156]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 8003652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003654:	4a26      	ldr	r2, [pc, #152]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 8003656:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800365a:	6593      	str	r3, [r2, #88]	@ 0x58
 800365c:	4b24      	ldr	r3, [pc, #144]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 800365e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003660:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003664:	60bb      	str	r3, [r7, #8]
 8003666:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003668:	2301      	movs	r3, #1
 800366a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800366c:	4b21      	ldr	r3, [pc, #132]	@ (80036f4 <HAL_RCC_OscConfig+0x508>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003674:	2b00      	cmp	r3, #0
 8003676:	d118      	bne.n	80036aa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003678:	4b1e      	ldr	r3, [pc, #120]	@ (80036f4 <HAL_RCC_OscConfig+0x508>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a1d      	ldr	r2, [pc, #116]	@ (80036f4 <HAL_RCC_OscConfig+0x508>)
 800367e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003682:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003684:	f7ff f864 	bl	8002750 <HAL_GetTick>
 8003688:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800368a:	e008      	b.n	800369e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800368c:	f7ff f860 	bl	8002750 <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b02      	cmp	r3, #2
 8003698:	d901      	bls.n	800369e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e17a      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800369e:	4b15      	ldr	r3, [pc, #84]	@ (80036f4 <HAL_RCC_OscConfig+0x508>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d0f0      	beq.n	800368c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d108      	bne.n	80036c4 <HAL_RCC_OscConfig+0x4d8>
 80036b2:	4b0f      	ldr	r3, [pc, #60]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 80036b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036b8:	4a0d      	ldr	r2, [pc, #52]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 80036ba:	f043 0301 	orr.w	r3, r3, #1
 80036be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036c2:	e029      	b.n	8003718 <HAL_RCC_OscConfig+0x52c>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	2b05      	cmp	r3, #5
 80036ca:	d115      	bne.n	80036f8 <HAL_RCC_OscConfig+0x50c>
 80036cc:	4b08      	ldr	r3, [pc, #32]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 80036ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036d2:	4a07      	ldr	r2, [pc, #28]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 80036d4:	f043 0304 	orr.w	r3, r3, #4
 80036d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036dc:	4b04      	ldr	r3, [pc, #16]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 80036de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036e2:	4a03      	ldr	r2, [pc, #12]	@ (80036f0 <HAL_RCC_OscConfig+0x504>)
 80036e4:	f043 0301 	orr.w	r3, r3, #1
 80036e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036ec:	e014      	b.n	8003718 <HAL_RCC_OscConfig+0x52c>
 80036ee:	bf00      	nop
 80036f0:	40021000 	.word	0x40021000
 80036f4:	40007000 	.word	0x40007000
 80036f8:	4b9c      	ldr	r3, [pc, #624]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 80036fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036fe:	4a9b      	ldr	r2, [pc, #620]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 8003700:	f023 0301 	bic.w	r3, r3, #1
 8003704:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003708:	4b98      	ldr	r3, [pc, #608]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 800370a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800370e:	4a97      	ldr	r2, [pc, #604]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 8003710:	f023 0304 	bic.w	r3, r3, #4
 8003714:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d016      	beq.n	800374e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003720:	f7ff f816 	bl	8002750 <HAL_GetTick>
 8003724:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003726:	e00a      	b.n	800373e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003728:	f7ff f812 	bl	8002750 <HAL_GetTick>
 800372c:	4602      	mov	r2, r0
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003736:	4293      	cmp	r3, r2
 8003738:	d901      	bls.n	800373e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	e12a      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800373e:	4b8b      	ldr	r3, [pc, #556]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 8003740:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003744:	f003 0302 	and.w	r3, r3, #2
 8003748:	2b00      	cmp	r3, #0
 800374a:	d0ed      	beq.n	8003728 <HAL_RCC_OscConfig+0x53c>
 800374c:	e015      	b.n	800377a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800374e:	f7fe ffff 	bl	8002750 <HAL_GetTick>
 8003752:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003754:	e00a      	b.n	800376c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003756:	f7fe fffb 	bl	8002750 <HAL_GetTick>
 800375a:	4602      	mov	r2, r0
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	1ad3      	subs	r3, r2, r3
 8003760:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003764:	4293      	cmp	r3, r2
 8003766:	d901      	bls.n	800376c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003768:	2303      	movs	r3, #3
 800376a:	e113      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800376c:	4b7f      	ldr	r3, [pc, #508]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 800376e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003772:	f003 0302 	and.w	r3, r3, #2
 8003776:	2b00      	cmp	r3, #0
 8003778:	d1ed      	bne.n	8003756 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800377a:	7ffb      	ldrb	r3, [r7, #31]
 800377c:	2b01      	cmp	r3, #1
 800377e:	d105      	bne.n	800378c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003780:	4b7a      	ldr	r3, [pc, #488]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 8003782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003784:	4a79      	ldr	r2, [pc, #484]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 8003786:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800378a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003790:	2b00      	cmp	r3, #0
 8003792:	f000 80fe 	beq.w	8003992 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800379a:	2b02      	cmp	r3, #2
 800379c:	f040 80d0 	bne.w	8003940 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80037a0:	4b72      	ldr	r3, [pc, #456]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	f003 0203 	and.w	r2, r3, #3
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d130      	bne.n	8003816 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037be:	3b01      	subs	r3, #1
 80037c0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d127      	bne.n	8003816 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037d0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d11f      	bne.n	8003816 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037dc:	687a      	ldr	r2, [r7, #4]
 80037de:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80037e0:	2a07      	cmp	r2, #7
 80037e2:	bf14      	ite	ne
 80037e4:	2201      	movne	r2, #1
 80037e6:	2200      	moveq	r2, #0
 80037e8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d113      	bne.n	8003816 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037f8:	085b      	lsrs	r3, r3, #1
 80037fa:	3b01      	subs	r3, #1
 80037fc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80037fe:	429a      	cmp	r2, r3
 8003800:	d109      	bne.n	8003816 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380c:	085b      	lsrs	r3, r3, #1
 800380e:	3b01      	subs	r3, #1
 8003810:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003812:	429a      	cmp	r2, r3
 8003814:	d06e      	beq.n	80038f4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003816:	69bb      	ldr	r3, [r7, #24]
 8003818:	2b0c      	cmp	r3, #12
 800381a:	d069      	beq.n	80038f0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800381c:	4b53      	ldr	r3, [pc, #332]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003824:	2b00      	cmp	r3, #0
 8003826:	d105      	bne.n	8003834 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003828:	4b50      	ldr	r3, [pc, #320]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d001      	beq.n	8003838 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e0ad      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003838:	4b4c      	ldr	r3, [pc, #304]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a4b      	ldr	r2, [pc, #300]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 800383e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003842:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003844:	f7fe ff84 	bl	8002750 <HAL_GetTick>
 8003848:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800384a:	e008      	b.n	800385e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800384c:	f7fe ff80 	bl	8002750 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	2b02      	cmp	r3, #2
 8003858:	d901      	bls.n	800385e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e09a      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800385e:	4b43      	ldr	r3, [pc, #268]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d1f0      	bne.n	800384c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800386a:	4b40      	ldr	r3, [pc, #256]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 800386c:	68da      	ldr	r2, [r3, #12]
 800386e:	4b40      	ldr	r3, [pc, #256]	@ (8003970 <HAL_RCC_OscConfig+0x784>)
 8003870:	4013      	ands	r3, r2
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800387a:	3a01      	subs	r2, #1
 800387c:	0112      	lsls	r2, r2, #4
 800387e:	4311      	orrs	r1, r2
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003884:	0212      	lsls	r2, r2, #8
 8003886:	4311      	orrs	r1, r2
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800388c:	0852      	lsrs	r2, r2, #1
 800388e:	3a01      	subs	r2, #1
 8003890:	0552      	lsls	r2, r2, #21
 8003892:	4311      	orrs	r1, r2
 8003894:	687a      	ldr	r2, [r7, #4]
 8003896:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003898:	0852      	lsrs	r2, r2, #1
 800389a:	3a01      	subs	r2, #1
 800389c:	0652      	lsls	r2, r2, #25
 800389e:	4311      	orrs	r1, r2
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80038a4:	0912      	lsrs	r2, r2, #4
 80038a6:	0452      	lsls	r2, r2, #17
 80038a8:	430a      	orrs	r2, r1
 80038aa:	4930      	ldr	r1, [pc, #192]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 80038ac:	4313      	orrs	r3, r2
 80038ae:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80038b0:	4b2e      	ldr	r3, [pc, #184]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a2d      	ldr	r2, [pc, #180]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 80038b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038ba:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80038bc:	4b2b      	ldr	r3, [pc, #172]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	4a2a      	ldr	r2, [pc, #168]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 80038c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038c6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80038c8:	f7fe ff42 	bl	8002750 <HAL_GetTick>
 80038cc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038ce:	e008      	b.n	80038e2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038d0:	f7fe ff3e 	bl	8002750 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d901      	bls.n	80038e2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e058      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038e2:	4b22      	ldr	r3, [pc, #136]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d0f0      	beq.n	80038d0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80038ee:	e050      	b.n	8003992 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e04f      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038f4:	4b1d      	ldr	r3, [pc, #116]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d148      	bne.n	8003992 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003900:	4b1a      	ldr	r3, [pc, #104]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a19      	ldr	r2, [pc, #100]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 8003906:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800390a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800390c:	4b17      	ldr	r3, [pc, #92]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	4a16      	ldr	r2, [pc, #88]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 8003912:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003916:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003918:	f7fe ff1a 	bl	8002750 <HAL_GetTick>
 800391c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800391e:	e008      	b.n	8003932 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003920:	f7fe ff16 	bl	8002750 <HAL_GetTick>
 8003924:	4602      	mov	r2, r0
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	2b02      	cmp	r3, #2
 800392c:	d901      	bls.n	8003932 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e030      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003932:	4b0e      	ldr	r3, [pc, #56]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d0f0      	beq.n	8003920 <HAL_RCC_OscConfig+0x734>
 800393e:	e028      	b.n	8003992 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003940:	69bb      	ldr	r3, [r7, #24]
 8003942:	2b0c      	cmp	r3, #12
 8003944:	d023      	beq.n	800398e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003946:	4b09      	ldr	r3, [pc, #36]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a08      	ldr	r2, [pc, #32]	@ (800396c <HAL_RCC_OscConfig+0x780>)
 800394c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003950:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003952:	f7fe fefd 	bl	8002750 <HAL_GetTick>
 8003956:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003958:	e00c      	b.n	8003974 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800395a:	f7fe fef9 	bl	8002750 <HAL_GetTick>
 800395e:	4602      	mov	r2, r0
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	1ad3      	subs	r3, r2, r3
 8003964:	2b02      	cmp	r3, #2
 8003966:	d905      	bls.n	8003974 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003968:	2303      	movs	r3, #3
 800396a:	e013      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
 800396c:	40021000 	.word	0x40021000
 8003970:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003974:	4b09      	ldr	r3, [pc, #36]	@ (800399c <HAL_RCC_OscConfig+0x7b0>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d1ec      	bne.n	800395a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003980:	4b06      	ldr	r3, [pc, #24]	@ (800399c <HAL_RCC_OscConfig+0x7b0>)
 8003982:	68da      	ldr	r2, [r3, #12]
 8003984:	4905      	ldr	r1, [pc, #20]	@ (800399c <HAL_RCC_OscConfig+0x7b0>)
 8003986:	4b06      	ldr	r3, [pc, #24]	@ (80039a0 <HAL_RCC_OscConfig+0x7b4>)
 8003988:	4013      	ands	r3, r2
 800398a:	60cb      	str	r3, [r1, #12]
 800398c:	e001      	b.n	8003992 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e000      	b.n	8003994 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003992:	2300      	movs	r3, #0
}
 8003994:	4618      	mov	r0, r3
 8003996:	3720      	adds	r7, #32
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}
 800399c:	40021000 	.word	0x40021000
 80039a0:	feeefffc 	.word	0xfeeefffc

080039a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b084      	sub	sp, #16
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d101      	bne.n	80039b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e0e7      	b.n	8003b88 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80039b8:	4b75      	ldr	r3, [pc, #468]	@ (8003b90 <HAL_RCC_ClockConfig+0x1ec>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0307 	and.w	r3, r3, #7
 80039c0:	683a      	ldr	r2, [r7, #0]
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d910      	bls.n	80039e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039c6:	4b72      	ldr	r3, [pc, #456]	@ (8003b90 <HAL_RCC_ClockConfig+0x1ec>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f023 0207 	bic.w	r2, r3, #7
 80039ce:	4970      	ldr	r1, [pc, #448]	@ (8003b90 <HAL_RCC_ClockConfig+0x1ec>)
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039d6:	4b6e      	ldr	r3, [pc, #440]	@ (8003b90 <HAL_RCC_ClockConfig+0x1ec>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0307 	and.w	r3, r3, #7
 80039de:	683a      	ldr	r2, [r7, #0]
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d001      	beq.n	80039e8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	e0cf      	b.n	8003b88 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0302 	and.w	r3, r3, #2
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d010      	beq.n	8003a16 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	689a      	ldr	r2, [r3, #8]
 80039f8:	4b66      	ldr	r3, [pc, #408]	@ (8003b94 <HAL_RCC_ClockConfig+0x1f0>)
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d908      	bls.n	8003a16 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a04:	4b63      	ldr	r3, [pc, #396]	@ (8003b94 <HAL_RCC_ClockConfig+0x1f0>)
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	4960      	ldr	r1, [pc, #384]	@ (8003b94 <HAL_RCC_ClockConfig+0x1f0>)
 8003a12:	4313      	orrs	r3, r2
 8003a14:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d04c      	beq.n	8003abc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	2b03      	cmp	r3, #3
 8003a28:	d107      	bne.n	8003a3a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a2a:	4b5a      	ldr	r3, [pc, #360]	@ (8003b94 <HAL_RCC_ClockConfig+0x1f0>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d121      	bne.n	8003a7a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e0a6      	b.n	8003b88 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d107      	bne.n	8003a52 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a42:	4b54      	ldr	r3, [pc, #336]	@ (8003b94 <HAL_RCC_ClockConfig+0x1f0>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d115      	bne.n	8003a7a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e09a      	b.n	8003b88 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d107      	bne.n	8003a6a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a5a:	4b4e      	ldr	r3, [pc, #312]	@ (8003b94 <HAL_RCC_ClockConfig+0x1f0>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 0302 	and.w	r3, r3, #2
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d109      	bne.n	8003a7a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	e08e      	b.n	8003b88 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a6a:	4b4a      	ldr	r3, [pc, #296]	@ (8003b94 <HAL_RCC_ClockConfig+0x1f0>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d101      	bne.n	8003a7a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e086      	b.n	8003b88 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003a7a:	4b46      	ldr	r3, [pc, #280]	@ (8003b94 <HAL_RCC_ClockConfig+0x1f0>)
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	f023 0203 	bic.w	r2, r3, #3
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	4943      	ldr	r1, [pc, #268]	@ (8003b94 <HAL_RCC_ClockConfig+0x1f0>)
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a8c:	f7fe fe60 	bl	8002750 <HAL_GetTick>
 8003a90:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a92:	e00a      	b.n	8003aaa <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a94:	f7fe fe5c 	bl	8002750 <HAL_GetTick>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	1ad3      	subs	r3, r2, r3
 8003a9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d901      	bls.n	8003aaa <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e06e      	b.n	8003b88 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aaa:	4b3a      	ldr	r3, [pc, #232]	@ (8003b94 <HAL_RCC_ClockConfig+0x1f0>)
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	f003 020c 	and.w	r2, r3, #12
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d1eb      	bne.n	8003a94 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 0302 	and.w	r3, r3, #2
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d010      	beq.n	8003aea <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	689a      	ldr	r2, [r3, #8]
 8003acc:	4b31      	ldr	r3, [pc, #196]	@ (8003b94 <HAL_RCC_ClockConfig+0x1f0>)
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d208      	bcs.n	8003aea <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ad8:	4b2e      	ldr	r3, [pc, #184]	@ (8003b94 <HAL_RCC_ClockConfig+0x1f0>)
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	492b      	ldr	r1, [pc, #172]	@ (8003b94 <HAL_RCC_ClockConfig+0x1f0>)
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003aea:	4b29      	ldr	r3, [pc, #164]	@ (8003b90 <HAL_RCC_ClockConfig+0x1ec>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0307 	and.w	r3, r3, #7
 8003af2:	683a      	ldr	r2, [r7, #0]
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d210      	bcs.n	8003b1a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003af8:	4b25      	ldr	r3, [pc, #148]	@ (8003b90 <HAL_RCC_ClockConfig+0x1ec>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f023 0207 	bic.w	r2, r3, #7
 8003b00:	4923      	ldr	r1, [pc, #140]	@ (8003b90 <HAL_RCC_ClockConfig+0x1ec>)
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	4313      	orrs	r3, r2
 8003b06:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b08:	4b21      	ldr	r3, [pc, #132]	@ (8003b90 <HAL_RCC_ClockConfig+0x1ec>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0307 	and.w	r3, r3, #7
 8003b10:	683a      	ldr	r2, [r7, #0]
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d001      	beq.n	8003b1a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e036      	b.n	8003b88 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0304 	and.w	r3, r3, #4
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d008      	beq.n	8003b38 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b26:	4b1b      	ldr	r3, [pc, #108]	@ (8003b94 <HAL_RCC_ClockConfig+0x1f0>)
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	68db      	ldr	r3, [r3, #12]
 8003b32:	4918      	ldr	r1, [pc, #96]	@ (8003b94 <HAL_RCC_ClockConfig+0x1f0>)
 8003b34:	4313      	orrs	r3, r2
 8003b36:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 0308 	and.w	r3, r3, #8
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d009      	beq.n	8003b58 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b44:	4b13      	ldr	r3, [pc, #76]	@ (8003b94 <HAL_RCC_ClockConfig+0x1f0>)
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	691b      	ldr	r3, [r3, #16]
 8003b50:	00db      	lsls	r3, r3, #3
 8003b52:	4910      	ldr	r1, [pc, #64]	@ (8003b94 <HAL_RCC_ClockConfig+0x1f0>)
 8003b54:	4313      	orrs	r3, r2
 8003b56:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b58:	f000 f824 	bl	8003ba4 <HAL_RCC_GetSysClockFreq>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8003b94 <HAL_RCC_ClockConfig+0x1f0>)
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	091b      	lsrs	r3, r3, #4
 8003b64:	f003 030f 	and.w	r3, r3, #15
 8003b68:	490b      	ldr	r1, [pc, #44]	@ (8003b98 <HAL_RCC_ClockConfig+0x1f4>)
 8003b6a:	5ccb      	ldrb	r3, [r1, r3]
 8003b6c:	f003 031f 	and.w	r3, r3, #31
 8003b70:	fa22 f303 	lsr.w	r3, r2, r3
 8003b74:	4a09      	ldr	r2, [pc, #36]	@ (8003b9c <HAL_RCC_ClockConfig+0x1f8>)
 8003b76:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003b78:	4b09      	ldr	r3, [pc, #36]	@ (8003ba0 <HAL_RCC_ClockConfig+0x1fc>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f7fe fd97 	bl	80026b0 <HAL_InitTick>
 8003b82:	4603      	mov	r3, r0
 8003b84:	72fb      	strb	r3, [r7, #11]

  return status;
 8003b86:	7afb      	ldrb	r3, [r7, #11]
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3710      	adds	r7, #16
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	40022000 	.word	0x40022000
 8003b94:	40021000 	.word	0x40021000
 8003b98:	0800a7c0 	.word	0x0800a7c0
 8003b9c:	20000004 	.word	0x20000004
 8003ba0:	20000008 	.word	0x20000008

08003ba4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b089      	sub	sp, #36	@ 0x24
 8003ba8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003baa:	2300      	movs	r3, #0
 8003bac:	61fb      	str	r3, [r7, #28]
 8003bae:	2300      	movs	r3, #0
 8003bb0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bb2:	4b3e      	ldr	r3, [pc, #248]	@ (8003cac <HAL_RCC_GetSysClockFreq+0x108>)
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f003 030c 	and.w	r3, r3, #12
 8003bba:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003bbc:	4b3b      	ldr	r3, [pc, #236]	@ (8003cac <HAL_RCC_GetSysClockFreq+0x108>)
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	f003 0303 	and.w	r3, r3, #3
 8003bc4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d005      	beq.n	8003bd8 <HAL_RCC_GetSysClockFreq+0x34>
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	2b0c      	cmp	r3, #12
 8003bd0:	d121      	bne.n	8003c16 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d11e      	bne.n	8003c16 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003bd8:	4b34      	ldr	r3, [pc, #208]	@ (8003cac <HAL_RCC_GetSysClockFreq+0x108>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 0308 	and.w	r3, r3, #8
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d107      	bne.n	8003bf4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003be4:	4b31      	ldr	r3, [pc, #196]	@ (8003cac <HAL_RCC_GetSysClockFreq+0x108>)
 8003be6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bea:	0a1b      	lsrs	r3, r3, #8
 8003bec:	f003 030f 	and.w	r3, r3, #15
 8003bf0:	61fb      	str	r3, [r7, #28]
 8003bf2:	e005      	b.n	8003c00 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003bf4:	4b2d      	ldr	r3, [pc, #180]	@ (8003cac <HAL_RCC_GetSysClockFreq+0x108>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	091b      	lsrs	r3, r3, #4
 8003bfa:	f003 030f 	and.w	r3, r3, #15
 8003bfe:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003c00:	4a2b      	ldr	r2, [pc, #172]	@ (8003cb0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c08:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d10d      	bne.n	8003c2c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c14:	e00a      	b.n	8003c2c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	2b04      	cmp	r3, #4
 8003c1a:	d102      	bne.n	8003c22 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003c1c:	4b25      	ldr	r3, [pc, #148]	@ (8003cb4 <HAL_RCC_GetSysClockFreq+0x110>)
 8003c1e:	61bb      	str	r3, [r7, #24]
 8003c20:	e004      	b.n	8003c2c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	2b08      	cmp	r3, #8
 8003c26:	d101      	bne.n	8003c2c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003c28:	4b23      	ldr	r3, [pc, #140]	@ (8003cb8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003c2a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	2b0c      	cmp	r3, #12
 8003c30:	d134      	bne.n	8003c9c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c32:	4b1e      	ldr	r3, [pc, #120]	@ (8003cac <HAL_RCC_GetSysClockFreq+0x108>)
 8003c34:	68db      	ldr	r3, [r3, #12]
 8003c36:	f003 0303 	and.w	r3, r3, #3
 8003c3a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d003      	beq.n	8003c4a <HAL_RCC_GetSysClockFreq+0xa6>
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	2b03      	cmp	r3, #3
 8003c46:	d003      	beq.n	8003c50 <HAL_RCC_GetSysClockFreq+0xac>
 8003c48:	e005      	b.n	8003c56 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003c4a:	4b1a      	ldr	r3, [pc, #104]	@ (8003cb4 <HAL_RCC_GetSysClockFreq+0x110>)
 8003c4c:	617b      	str	r3, [r7, #20]
      break;
 8003c4e:	e005      	b.n	8003c5c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003c50:	4b19      	ldr	r3, [pc, #100]	@ (8003cb8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003c52:	617b      	str	r3, [r7, #20]
      break;
 8003c54:	e002      	b.n	8003c5c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	617b      	str	r3, [r7, #20]
      break;
 8003c5a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c5c:	4b13      	ldr	r3, [pc, #76]	@ (8003cac <HAL_RCC_GetSysClockFreq+0x108>)
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	091b      	lsrs	r3, r3, #4
 8003c62:	f003 0307 	and.w	r3, r3, #7
 8003c66:	3301      	adds	r3, #1
 8003c68:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003c6a:	4b10      	ldr	r3, [pc, #64]	@ (8003cac <HAL_RCC_GetSysClockFreq+0x108>)
 8003c6c:	68db      	ldr	r3, [r3, #12]
 8003c6e:	0a1b      	lsrs	r3, r3, #8
 8003c70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c74:	697a      	ldr	r2, [r7, #20]
 8003c76:	fb03 f202 	mul.w	r2, r3, r2
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c80:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003c82:	4b0a      	ldr	r3, [pc, #40]	@ (8003cac <HAL_RCC_GetSysClockFreq+0x108>)
 8003c84:	68db      	ldr	r3, [r3, #12]
 8003c86:	0e5b      	lsrs	r3, r3, #25
 8003c88:	f003 0303 	and.w	r3, r3, #3
 8003c8c:	3301      	adds	r3, #1
 8003c8e:	005b      	lsls	r3, r3, #1
 8003c90:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003c92:	697a      	ldr	r2, [r7, #20]
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c9a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003c9c:	69bb      	ldr	r3, [r7, #24]
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3724      	adds	r7, #36	@ 0x24
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr
 8003caa:	bf00      	nop
 8003cac:	40021000 	.word	0x40021000
 8003cb0:	0800a7d0 	.word	0x0800a7d0
 8003cb4:	00f42400 	.word	0x00f42400
 8003cb8:	007a1200 	.word	0x007a1200

08003cbc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b086      	sub	sp, #24
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003cc8:	4b2a      	ldr	r3, [pc, #168]	@ (8003d74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003cca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ccc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d003      	beq.n	8003cdc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003cd4:	f7ff fa26 	bl	8003124 <HAL_PWREx_GetVoltageRange>
 8003cd8:	6178      	str	r0, [r7, #20]
 8003cda:	e014      	b.n	8003d06 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003cdc:	4b25      	ldr	r3, [pc, #148]	@ (8003d74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ce0:	4a24      	ldr	r2, [pc, #144]	@ (8003d74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ce2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ce6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ce8:	4b22      	ldr	r3, [pc, #136]	@ (8003d74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003cea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cf0:	60fb      	str	r3, [r7, #12]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003cf4:	f7ff fa16 	bl	8003124 <HAL_PWREx_GetVoltageRange>
 8003cf8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003cfa:	4b1e      	ldr	r3, [pc, #120]	@ (8003d74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cfe:	4a1d      	ldr	r2, [pc, #116]	@ (8003d74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d04:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d0c:	d10b      	bne.n	8003d26 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2b80      	cmp	r3, #128	@ 0x80
 8003d12:	d919      	bls.n	8003d48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2ba0      	cmp	r3, #160	@ 0xa0
 8003d18:	d902      	bls.n	8003d20 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	613b      	str	r3, [r7, #16]
 8003d1e:	e013      	b.n	8003d48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003d20:	2301      	movs	r3, #1
 8003d22:	613b      	str	r3, [r7, #16]
 8003d24:	e010      	b.n	8003d48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2b80      	cmp	r3, #128	@ 0x80
 8003d2a:	d902      	bls.n	8003d32 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	613b      	str	r3, [r7, #16]
 8003d30:	e00a      	b.n	8003d48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2b80      	cmp	r3, #128	@ 0x80
 8003d36:	d102      	bne.n	8003d3e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003d38:	2302      	movs	r3, #2
 8003d3a:	613b      	str	r3, [r7, #16]
 8003d3c:	e004      	b.n	8003d48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2b70      	cmp	r3, #112	@ 0x70
 8003d42:	d101      	bne.n	8003d48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003d44:	2301      	movs	r3, #1
 8003d46:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003d48:	4b0b      	ldr	r3, [pc, #44]	@ (8003d78 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f023 0207 	bic.w	r2, r3, #7
 8003d50:	4909      	ldr	r1, [pc, #36]	@ (8003d78 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	4313      	orrs	r3, r2
 8003d56:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003d58:	4b07      	ldr	r3, [pc, #28]	@ (8003d78 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0307 	and.w	r3, r3, #7
 8003d60:	693a      	ldr	r2, [r7, #16]
 8003d62:	429a      	cmp	r2, r3
 8003d64:	d001      	beq.n	8003d6a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e000      	b.n	8003d6c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003d6a:	2300      	movs	r3, #0
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3718      	adds	r7, #24
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	40021000 	.word	0x40021000
 8003d78:	40022000 	.word	0x40022000

08003d7c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b086      	sub	sp, #24
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003d84:	2300      	movs	r3, #0
 8003d86:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d88:	2300      	movs	r3, #0
 8003d8a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d041      	beq.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d9c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003da0:	d02a      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003da2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003da6:	d824      	bhi.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003da8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003dac:	d008      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003dae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003db2:	d81e      	bhi.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d00a      	beq.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003db8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003dbc:	d010      	beq.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003dbe:	e018      	b.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003dc0:	4b86      	ldr	r3, [pc, #536]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	4a85      	ldr	r2, [pc, #532]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dca:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003dcc:	e015      	b.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	3304      	adds	r3, #4
 8003dd2:	2100      	movs	r1, #0
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f000 fabb 	bl	8004350 <RCCEx_PLLSAI1_Config>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003dde:	e00c      	b.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	3320      	adds	r3, #32
 8003de4:	2100      	movs	r1, #0
 8003de6:	4618      	mov	r0, r3
 8003de8:	f000 fba6 	bl	8004538 <RCCEx_PLLSAI2_Config>
 8003dec:	4603      	mov	r3, r0
 8003dee:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003df0:	e003      	b.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	74fb      	strb	r3, [r7, #19]
      break;
 8003df6:	e000      	b.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003df8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003dfa:	7cfb      	ldrb	r3, [r7, #19]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d10b      	bne.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e00:	4b76      	ldr	r3, [pc, #472]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e06:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e0e:	4973      	ldr	r1, [pc, #460]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e10:	4313      	orrs	r3, r2
 8003e12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003e16:	e001      	b.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e18:	7cfb      	ldrb	r3, [r7, #19]
 8003e1a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d041      	beq.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e2c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003e30:	d02a      	beq.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003e32:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003e36:	d824      	bhi.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003e38:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e3c:	d008      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003e3e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e42:	d81e      	bhi.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d00a      	beq.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003e48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e4c:	d010      	beq.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003e4e:	e018      	b.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003e50:	4b62      	ldr	r3, [pc, #392]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	4a61      	ldr	r2, [pc, #388]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e5a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e5c:	e015      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	3304      	adds	r3, #4
 8003e62:	2100      	movs	r1, #0
 8003e64:	4618      	mov	r0, r3
 8003e66:	f000 fa73 	bl	8004350 <RCCEx_PLLSAI1_Config>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e6e:	e00c      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	3320      	adds	r3, #32
 8003e74:	2100      	movs	r1, #0
 8003e76:	4618      	mov	r0, r3
 8003e78:	f000 fb5e 	bl	8004538 <RCCEx_PLLSAI2_Config>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e80:	e003      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	74fb      	strb	r3, [r7, #19]
      break;
 8003e86:	e000      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003e88:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e8a:	7cfb      	ldrb	r3, [r7, #19]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d10b      	bne.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003e90:	4b52      	ldr	r3, [pc, #328]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e96:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e9e:	494f      	ldr	r1, [pc, #316]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003ea6:	e001      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ea8:	7cfb      	ldrb	r3, [r7, #19]
 8003eaa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	f000 80a0 	beq.w	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003ebe:	4b47      	ldr	r3, [pc, #284]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ec2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d101      	bne.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e000      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003ece:	2300      	movs	r3, #0
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d00d      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ed4:	4b41      	ldr	r3, [pc, #260]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ed6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ed8:	4a40      	ldr	r2, [pc, #256]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ede:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ee0:	4b3e      	ldr	r3, [pc, #248]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ee2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ee4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ee8:	60bb      	str	r3, [r7, #8]
 8003eea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003eec:	2301      	movs	r3, #1
 8003eee:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ef0:	4b3b      	ldr	r3, [pc, #236]	@ (8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a3a      	ldr	r2, [pc, #232]	@ (8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ef6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003efa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003efc:	f7fe fc28 	bl	8002750 <HAL_GetTick>
 8003f00:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f02:	e009      	b.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f04:	f7fe fc24 	bl	8002750 <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d902      	bls.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	74fb      	strb	r3, [r7, #19]
        break;
 8003f16:	e005      	b.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f18:	4b31      	ldr	r3, [pc, #196]	@ (8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d0ef      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003f24:	7cfb      	ldrb	r3, [r7, #19]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d15c      	bne.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003f2a:	4b2c      	ldr	r3, [pc, #176]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f34:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d01f      	beq.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f42:	697a      	ldr	r2, [r7, #20]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d019      	beq.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003f48:	4b24      	ldr	r3, [pc, #144]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f52:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f54:	4b21      	ldr	r3, [pc, #132]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f5a:	4a20      	ldr	r2, [pc, #128]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f64:	4b1d      	ldr	r3, [pc, #116]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f6a:	4a1c      	ldr	r2, [pc, #112]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003f74:	4a19      	ldr	r2, [pc, #100]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	f003 0301 	and.w	r3, r3, #1
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d016      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f86:	f7fe fbe3 	bl	8002750 <HAL_GetTick>
 8003f8a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f8c:	e00b      	b.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f8e:	f7fe fbdf 	bl	8002750 <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d902      	bls.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003fa0:	2303      	movs	r3, #3
 8003fa2:	74fb      	strb	r3, [r7, #19]
            break;
 8003fa4:	e006      	b.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fac:	f003 0302 	and.w	r3, r3, #2
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d0ec      	beq.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003fb4:	7cfb      	ldrb	r3, [r7, #19]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d10c      	bne.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fba:	4b08      	ldr	r3, [pc, #32]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fc0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003fca:	4904      	ldr	r1, [pc, #16]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003fd2:	e009      	b.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003fd4:	7cfb      	ldrb	r3, [r7, #19]
 8003fd6:	74bb      	strb	r3, [r7, #18]
 8003fd8:	e006      	b.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003fda:	bf00      	nop
 8003fdc:	40021000 	.word	0x40021000
 8003fe0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fe4:	7cfb      	ldrb	r3, [r7, #19]
 8003fe6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fe8:	7c7b      	ldrb	r3, [r7, #17]
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d105      	bne.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fee:	4b9e      	ldr	r3, [pc, #632]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ff2:	4a9d      	ldr	r2, [pc, #628]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ff4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ff8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 0301 	and.w	r3, r3, #1
 8004002:	2b00      	cmp	r3, #0
 8004004:	d00a      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004006:	4b98      	ldr	r3, [pc, #608]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004008:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800400c:	f023 0203 	bic.w	r2, r3, #3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004014:	4994      	ldr	r1, [pc, #592]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004016:	4313      	orrs	r3, r2
 8004018:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 0302 	and.w	r3, r3, #2
 8004024:	2b00      	cmp	r3, #0
 8004026:	d00a      	beq.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004028:	4b8f      	ldr	r3, [pc, #572]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800402a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800402e:	f023 020c 	bic.w	r2, r3, #12
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004036:	498c      	ldr	r1, [pc, #560]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004038:	4313      	orrs	r3, r2
 800403a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 0304 	and.w	r3, r3, #4
 8004046:	2b00      	cmp	r3, #0
 8004048:	d00a      	beq.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800404a:	4b87      	ldr	r3, [pc, #540]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800404c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004050:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004058:	4983      	ldr	r1, [pc, #524]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800405a:	4313      	orrs	r3, r2
 800405c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0308 	and.w	r3, r3, #8
 8004068:	2b00      	cmp	r3, #0
 800406a:	d00a      	beq.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800406c:	4b7e      	ldr	r3, [pc, #504]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800406e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004072:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800407a:	497b      	ldr	r1, [pc, #492]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800407c:	4313      	orrs	r3, r2
 800407e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0310 	and.w	r3, r3, #16
 800408a:	2b00      	cmp	r3, #0
 800408c:	d00a      	beq.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800408e:	4b76      	ldr	r3, [pc, #472]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004090:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004094:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800409c:	4972      	ldr	r1, [pc, #456]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800409e:	4313      	orrs	r3, r2
 80040a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0320 	and.w	r3, r3, #32
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d00a      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80040b0:	4b6d      	ldr	r3, [pc, #436]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040b6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040be:	496a      	ldr	r1, [pc, #424]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040c0:	4313      	orrs	r3, r2
 80040c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d00a      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80040d2:	4b65      	ldr	r3, [pc, #404]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040d8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040e0:	4961      	ldr	r1, [pc, #388]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040e2:	4313      	orrs	r3, r2
 80040e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d00a      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80040f4:	4b5c      	ldr	r3, [pc, #368]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004102:	4959      	ldr	r1, [pc, #356]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004104:	4313      	orrs	r3, r2
 8004106:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00a      	beq.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004116:	4b54      	ldr	r3, [pc, #336]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800411c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004124:	4950      	ldr	r1, [pc, #320]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004126:	4313      	orrs	r3, r2
 8004128:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004134:	2b00      	cmp	r3, #0
 8004136:	d00a      	beq.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004138:	4b4b      	ldr	r3, [pc, #300]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800413a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800413e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004146:	4948      	ldr	r1, [pc, #288]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004148:	4313      	orrs	r3, r2
 800414a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004156:	2b00      	cmp	r3, #0
 8004158:	d00a      	beq.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800415a:	4b43      	ldr	r3, [pc, #268]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800415c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004160:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004168:	493f      	ldr	r1, [pc, #252]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800416a:	4313      	orrs	r3, r2
 800416c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004178:	2b00      	cmp	r3, #0
 800417a:	d028      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800417c:	4b3a      	ldr	r3, [pc, #232]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800417e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004182:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800418a:	4937      	ldr	r1, [pc, #220]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800418c:	4313      	orrs	r3, r2
 800418e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004196:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800419a:	d106      	bne.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800419c:	4b32      	ldr	r3, [pc, #200]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	4a31      	ldr	r2, [pc, #196]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041a6:	60d3      	str	r3, [r2, #12]
 80041a8:	e011      	b.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80041ae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041b2:	d10c      	bne.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	3304      	adds	r3, #4
 80041b8:	2101      	movs	r1, #1
 80041ba:	4618      	mov	r0, r3
 80041bc:	f000 f8c8 	bl	8004350 <RCCEx_PLLSAI1_Config>
 80041c0:	4603      	mov	r3, r0
 80041c2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80041c4:	7cfb      	ldrb	r3, [r7, #19]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d001      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80041ca:	7cfb      	ldrb	r3, [r7, #19]
 80041cc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d028      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80041da:	4b23      	ldr	r3, [pc, #140]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041e0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041e8:	491f      	ldr	r1, [pc, #124]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041f8:	d106      	bne.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041fa:	4b1b      	ldr	r3, [pc, #108]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	4a1a      	ldr	r2, [pc, #104]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004200:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004204:	60d3      	str	r3, [r2, #12]
 8004206:	e011      	b.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800420c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004210:	d10c      	bne.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	3304      	adds	r3, #4
 8004216:	2101      	movs	r1, #1
 8004218:	4618      	mov	r0, r3
 800421a:	f000 f899 	bl	8004350 <RCCEx_PLLSAI1_Config>
 800421e:	4603      	mov	r3, r0
 8004220:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004222:	7cfb      	ldrb	r3, [r7, #19]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d001      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004228:	7cfb      	ldrb	r3, [r7, #19]
 800422a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004234:	2b00      	cmp	r3, #0
 8004236:	d02b      	beq.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004238:	4b0b      	ldr	r3, [pc, #44]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800423a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800423e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004246:	4908      	ldr	r1, [pc, #32]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004248:	4313      	orrs	r3, r2
 800424a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004252:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004256:	d109      	bne.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004258:	4b03      	ldr	r3, [pc, #12]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	4a02      	ldr	r2, [pc, #8]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800425e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004262:	60d3      	str	r3, [r2, #12]
 8004264:	e014      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004266:	bf00      	nop
 8004268:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004270:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004274:	d10c      	bne.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	3304      	adds	r3, #4
 800427a:	2101      	movs	r1, #1
 800427c:	4618      	mov	r0, r3
 800427e:	f000 f867 	bl	8004350 <RCCEx_PLLSAI1_Config>
 8004282:	4603      	mov	r3, r0
 8004284:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004286:	7cfb      	ldrb	r3, [r7, #19]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d001      	beq.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800428c:	7cfb      	ldrb	r3, [r7, #19]
 800428e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004298:	2b00      	cmp	r3, #0
 800429a:	d02f      	beq.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800429c:	4b2b      	ldr	r3, [pc, #172]	@ (800434c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800429e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042a2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042aa:	4928      	ldr	r1, [pc, #160]	@ (800434c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042ac:	4313      	orrs	r3, r2
 80042ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80042ba:	d10d      	bne.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	3304      	adds	r3, #4
 80042c0:	2102      	movs	r1, #2
 80042c2:	4618      	mov	r0, r3
 80042c4:	f000 f844 	bl	8004350 <RCCEx_PLLSAI1_Config>
 80042c8:	4603      	mov	r3, r0
 80042ca:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042cc:	7cfb      	ldrb	r3, [r7, #19]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d014      	beq.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80042d2:	7cfb      	ldrb	r3, [r7, #19]
 80042d4:	74bb      	strb	r3, [r7, #18]
 80042d6:	e011      	b.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042e0:	d10c      	bne.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	3320      	adds	r3, #32
 80042e6:	2102      	movs	r1, #2
 80042e8:	4618      	mov	r0, r3
 80042ea:	f000 f925 	bl	8004538 <RCCEx_PLLSAI2_Config>
 80042ee:	4603      	mov	r3, r0
 80042f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042f2:	7cfb      	ldrb	r3, [r7, #19]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d001      	beq.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80042f8:	7cfb      	ldrb	r3, [r7, #19]
 80042fa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004304:	2b00      	cmp	r3, #0
 8004306:	d00a      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004308:	4b10      	ldr	r3, [pc, #64]	@ (800434c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800430a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800430e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004316:	490d      	ldr	r1, [pc, #52]	@ (800434c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004318:	4313      	orrs	r3, r2
 800431a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00b      	beq.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800432a:	4b08      	ldr	r3, [pc, #32]	@ (800434c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800432c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004330:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800433a:	4904      	ldr	r1, [pc, #16]	@ (800434c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800433c:	4313      	orrs	r3, r2
 800433e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004342:	7cbb      	ldrb	r3, [r7, #18]
}
 8004344:	4618      	mov	r0, r3
 8004346:	3718      	adds	r7, #24
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}
 800434c:	40021000 	.word	0x40021000

08004350 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b084      	sub	sp, #16
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
 8004358:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800435a:	2300      	movs	r3, #0
 800435c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800435e:	4b75      	ldr	r3, [pc, #468]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	f003 0303 	and.w	r3, r3, #3
 8004366:	2b00      	cmp	r3, #0
 8004368:	d018      	beq.n	800439c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800436a:	4b72      	ldr	r3, [pc, #456]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	f003 0203 	and.w	r2, r3, #3
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	429a      	cmp	r2, r3
 8004378:	d10d      	bne.n	8004396 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
       ||
 800437e:	2b00      	cmp	r3, #0
 8004380:	d009      	beq.n	8004396 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004382:	4b6c      	ldr	r3, [pc, #432]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	091b      	lsrs	r3, r3, #4
 8004388:	f003 0307 	and.w	r3, r3, #7
 800438c:	1c5a      	adds	r2, r3, #1
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	685b      	ldr	r3, [r3, #4]
       ||
 8004392:	429a      	cmp	r2, r3
 8004394:	d047      	beq.n	8004426 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	73fb      	strb	r3, [r7, #15]
 800439a:	e044      	b.n	8004426 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	2b03      	cmp	r3, #3
 80043a2:	d018      	beq.n	80043d6 <RCCEx_PLLSAI1_Config+0x86>
 80043a4:	2b03      	cmp	r3, #3
 80043a6:	d825      	bhi.n	80043f4 <RCCEx_PLLSAI1_Config+0xa4>
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d002      	beq.n	80043b2 <RCCEx_PLLSAI1_Config+0x62>
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d009      	beq.n	80043c4 <RCCEx_PLLSAI1_Config+0x74>
 80043b0:	e020      	b.n	80043f4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80043b2:	4b60      	ldr	r3, [pc, #384]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 0302 	and.w	r3, r3, #2
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d11d      	bne.n	80043fa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043c2:	e01a      	b.n	80043fa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80043c4:	4b5b      	ldr	r3, [pc, #364]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d116      	bne.n	80043fe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043d4:	e013      	b.n	80043fe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80043d6:	4b57      	ldr	r3, [pc, #348]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d10f      	bne.n	8004402 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80043e2:	4b54      	ldr	r3, [pc, #336]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d109      	bne.n	8004402 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80043f2:	e006      	b.n	8004402 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	73fb      	strb	r3, [r7, #15]
      break;
 80043f8:	e004      	b.n	8004404 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80043fa:	bf00      	nop
 80043fc:	e002      	b.n	8004404 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80043fe:	bf00      	nop
 8004400:	e000      	b.n	8004404 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004402:	bf00      	nop
    }

    if(status == HAL_OK)
 8004404:	7bfb      	ldrb	r3, [r7, #15]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d10d      	bne.n	8004426 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800440a:	4b4a      	ldr	r3, [pc, #296]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 800440c:	68db      	ldr	r3, [r3, #12]
 800440e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6819      	ldr	r1, [r3, #0]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	3b01      	subs	r3, #1
 800441c:	011b      	lsls	r3, r3, #4
 800441e:	430b      	orrs	r3, r1
 8004420:	4944      	ldr	r1, [pc, #272]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004422:	4313      	orrs	r3, r2
 8004424:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004426:	7bfb      	ldrb	r3, [r7, #15]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d17d      	bne.n	8004528 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800442c:	4b41      	ldr	r3, [pc, #260]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a40      	ldr	r2, [pc, #256]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004432:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004436:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004438:	f7fe f98a 	bl	8002750 <HAL_GetTick>
 800443c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800443e:	e009      	b.n	8004454 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004440:	f7fe f986 	bl	8002750 <HAL_GetTick>
 8004444:	4602      	mov	r2, r0
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	2b02      	cmp	r3, #2
 800444c:	d902      	bls.n	8004454 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	73fb      	strb	r3, [r7, #15]
        break;
 8004452:	e005      	b.n	8004460 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004454:	4b37      	ldr	r3, [pc, #220]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800445c:	2b00      	cmp	r3, #0
 800445e:	d1ef      	bne.n	8004440 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004460:	7bfb      	ldrb	r3, [r7, #15]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d160      	bne.n	8004528 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d111      	bne.n	8004490 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800446c:	4b31      	ldr	r3, [pc, #196]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 800446e:	691b      	ldr	r3, [r3, #16]
 8004470:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004474:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004478:	687a      	ldr	r2, [r7, #4]
 800447a:	6892      	ldr	r2, [r2, #8]
 800447c:	0211      	lsls	r1, r2, #8
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	68d2      	ldr	r2, [r2, #12]
 8004482:	0912      	lsrs	r2, r2, #4
 8004484:	0452      	lsls	r2, r2, #17
 8004486:	430a      	orrs	r2, r1
 8004488:	492a      	ldr	r1, [pc, #168]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 800448a:	4313      	orrs	r3, r2
 800448c:	610b      	str	r3, [r1, #16]
 800448e:	e027      	b.n	80044e0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	2b01      	cmp	r3, #1
 8004494:	d112      	bne.n	80044bc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004496:	4b27      	ldr	r3, [pc, #156]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004498:	691b      	ldr	r3, [r3, #16]
 800449a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800449e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	6892      	ldr	r2, [r2, #8]
 80044a6:	0211      	lsls	r1, r2, #8
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	6912      	ldr	r2, [r2, #16]
 80044ac:	0852      	lsrs	r2, r2, #1
 80044ae:	3a01      	subs	r2, #1
 80044b0:	0552      	lsls	r2, r2, #21
 80044b2:	430a      	orrs	r2, r1
 80044b4:	491f      	ldr	r1, [pc, #124]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044b6:	4313      	orrs	r3, r2
 80044b8:	610b      	str	r3, [r1, #16]
 80044ba:	e011      	b.n	80044e0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80044bc:	4b1d      	ldr	r3, [pc, #116]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044be:	691b      	ldr	r3, [r3, #16]
 80044c0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80044c4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	6892      	ldr	r2, [r2, #8]
 80044cc:	0211      	lsls	r1, r2, #8
 80044ce:	687a      	ldr	r2, [r7, #4]
 80044d0:	6952      	ldr	r2, [r2, #20]
 80044d2:	0852      	lsrs	r2, r2, #1
 80044d4:	3a01      	subs	r2, #1
 80044d6:	0652      	lsls	r2, r2, #25
 80044d8:	430a      	orrs	r2, r1
 80044da:	4916      	ldr	r1, [pc, #88]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044dc:	4313      	orrs	r3, r2
 80044de:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80044e0:	4b14      	ldr	r3, [pc, #80]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a13      	ldr	r2, [pc, #76]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044e6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80044ea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044ec:	f7fe f930 	bl	8002750 <HAL_GetTick>
 80044f0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80044f2:	e009      	b.n	8004508 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80044f4:	f7fe f92c 	bl	8002750 <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	2b02      	cmp	r3, #2
 8004500:	d902      	bls.n	8004508 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004502:	2303      	movs	r3, #3
 8004504:	73fb      	strb	r3, [r7, #15]
          break;
 8004506:	e005      	b.n	8004514 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004508:	4b0a      	ldr	r3, [pc, #40]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d0ef      	beq.n	80044f4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004514:	7bfb      	ldrb	r3, [r7, #15]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d106      	bne.n	8004528 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800451a:	4b06      	ldr	r3, [pc, #24]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 800451c:	691a      	ldr	r2, [r3, #16]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	699b      	ldr	r3, [r3, #24]
 8004522:	4904      	ldr	r1, [pc, #16]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004524:	4313      	orrs	r3, r2
 8004526:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004528:	7bfb      	ldrb	r3, [r7, #15]
}
 800452a:	4618      	mov	r0, r3
 800452c:	3710      	adds	r7, #16
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}
 8004532:	bf00      	nop
 8004534:	40021000 	.word	0x40021000

08004538 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004542:	2300      	movs	r3, #0
 8004544:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004546:	4b6a      	ldr	r3, [pc, #424]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004548:	68db      	ldr	r3, [r3, #12]
 800454a:	f003 0303 	and.w	r3, r3, #3
 800454e:	2b00      	cmp	r3, #0
 8004550:	d018      	beq.n	8004584 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004552:	4b67      	ldr	r3, [pc, #412]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004554:	68db      	ldr	r3, [r3, #12]
 8004556:	f003 0203 	and.w	r2, r3, #3
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	429a      	cmp	r2, r3
 8004560:	d10d      	bne.n	800457e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
       ||
 8004566:	2b00      	cmp	r3, #0
 8004568:	d009      	beq.n	800457e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800456a:	4b61      	ldr	r3, [pc, #388]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800456c:	68db      	ldr	r3, [r3, #12]
 800456e:	091b      	lsrs	r3, r3, #4
 8004570:	f003 0307 	and.w	r3, r3, #7
 8004574:	1c5a      	adds	r2, r3, #1
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	685b      	ldr	r3, [r3, #4]
       ||
 800457a:	429a      	cmp	r2, r3
 800457c:	d047      	beq.n	800460e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	73fb      	strb	r3, [r7, #15]
 8004582:	e044      	b.n	800460e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	2b03      	cmp	r3, #3
 800458a:	d018      	beq.n	80045be <RCCEx_PLLSAI2_Config+0x86>
 800458c:	2b03      	cmp	r3, #3
 800458e:	d825      	bhi.n	80045dc <RCCEx_PLLSAI2_Config+0xa4>
 8004590:	2b01      	cmp	r3, #1
 8004592:	d002      	beq.n	800459a <RCCEx_PLLSAI2_Config+0x62>
 8004594:	2b02      	cmp	r3, #2
 8004596:	d009      	beq.n	80045ac <RCCEx_PLLSAI2_Config+0x74>
 8004598:	e020      	b.n	80045dc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800459a:	4b55      	ldr	r3, [pc, #340]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0302 	and.w	r3, r3, #2
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d11d      	bne.n	80045e2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045aa:	e01a      	b.n	80045e2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80045ac:	4b50      	ldr	r3, [pc, #320]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d116      	bne.n	80045e6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045bc:	e013      	b.n	80045e6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80045be:	4b4c      	ldr	r3, [pc, #304]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d10f      	bne.n	80045ea <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80045ca:	4b49      	ldr	r3, [pc, #292]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d109      	bne.n	80045ea <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80045da:	e006      	b.n	80045ea <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	73fb      	strb	r3, [r7, #15]
      break;
 80045e0:	e004      	b.n	80045ec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80045e2:	bf00      	nop
 80045e4:	e002      	b.n	80045ec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80045e6:	bf00      	nop
 80045e8:	e000      	b.n	80045ec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80045ea:	bf00      	nop
    }

    if(status == HAL_OK)
 80045ec:	7bfb      	ldrb	r3, [r7, #15]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d10d      	bne.n	800460e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80045f2:	4b3f      	ldr	r3, [pc, #252]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6819      	ldr	r1, [r3, #0]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	3b01      	subs	r3, #1
 8004604:	011b      	lsls	r3, r3, #4
 8004606:	430b      	orrs	r3, r1
 8004608:	4939      	ldr	r1, [pc, #228]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800460a:	4313      	orrs	r3, r2
 800460c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800460e:	7bfb      	ldrb	r3, [r7, #15]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d167      	bne.n	80046e4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004614:	4b36      	ldr	r3, [pc, #216]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a35      	ldr	r2, [pc, #212]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800461a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800461e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004620:	f7fe f896 	bl	8002750 <HAL_GetTick>
 8004624:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004626:	e009      	b.n	800463c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004628:	f7fe f892 	bl	8002750 <HAL_GetTick>
 800462c:	4602      	mov	r2, r0
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	2b02      	cmp	r3, #2
 8004634:	d902      	bls.n	800463c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004636:	2303      	movs	r3, #3
 8004638:	73fb      	strb	r3, [r7, #15]
        break;
 800463a:	e005      	b.n	8004648 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800463c:	4b2c      	ldr	r3, [pc, #176]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004644:	2b00      	cmp	r3, #0
 8004646:	d1ef      	bne.n	8004628 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004648:	7bfb      	ldrb	r3, [r7, #15]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d14a      	bne.n	80046e4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d111      	bne.n	8004678 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004654:	4b26      	ldr	r3, [pc, #152]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004656:	695b      	ldr	r3, [r3, #20]
 8004658:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800465c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004660:	687a      	ldr	r2, [r7, #4]
 8004662:	6892      	ldr	r2, [r2, #8]
 8004664:	0211      	lsls	r1, r2, #8
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	68d2      	ldr	r2, [r2, #12]
 800466a:	0912      	lsrs	r2, r2, #4
 800466c:	0452      	lsls	r2, r2, #17
 800466e:	430a      	orrs	r2, r1
 8004670:	491f      	ldr	r1, [pc, #124]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004672:	4313      	orrs	r3, r2
 8004674:	614b      	str	r3, [r1, #20]
 8004676:	e011      	b.n	800469c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004678:	4b1d      	ldr	r3, [pc, #116]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800467a:	695b      	ldr	r3, [r3, #20]
 800467c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004680:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	6892      	ldr	r2, [r2, #8]
 8004688:	0211      	lsls	r1, r2, #8
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	6912      	ldr	r2, [r2, #16]
 800468e:	0852      	lsrs	r2, r2, #1
 8004690:	3a01      	subs	r2, #1
 8004692:	0652      	lsls	r2, r2, #25
 8004694:	430a      	orrs	r2, r1
 8004696:	4916      	ldr	r1, [pc, #88]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004698:	4313      	orrs	r3, r2
 800469a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800469c:	4b14      	ldr	r3, [pc, #80]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a13      	ldr	r2, [pc, #76]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046a6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046a8:	f7fe f852 	bl	8002750 <HAL_GetTick>
 80046ac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80046ae:	e009      	b.n	80046c4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80046b0:	f7fe f84e 	bl	8002750 <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d902      	bls.n	80046c4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	73fb      	strb	r3, [r7, #15]
          break;
 80046c2:	e005      	b.n	80046d0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80046c4:	4b0a      	ldr	r3, [pc, #40]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d0ef      	beq.n	80046b0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80046d0:	7bfb      	ldrb	r3, [r7, #15]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d106      	bne.n	80046e4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80046d6:	4b06      	ldr	r3, [pc, #24]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046d8:	695a      	ldr	r2, [r3, #20]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	4904      	ldr	r1, [pc, #16]	@ (80046f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046e0:	4313      	orrs	r3, r2
 80046e2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80046e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3710      	adds	r7, #16
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	40021000 	.word	0x40021000

080046f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b084      	sub	sp, #16
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d101      	bne.n	8004706 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	e095      	b.n	8004832 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800470a:	2b00      	cmp	r3, #0
 800470c:	d108      	bne.n	8004720 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004716:	d009      	beq.n	800472c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	61da      	str	r2, [r3, #28]
 800471e:	e005      	b.n	800472c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004738:	b2db      	uxtb	r3, r3
 800473a:	2b00      	cmp	r3, #0
 800473c:	d106      	bne.n	800474c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2200      	movs	r2, #0
 8004742:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	f7fd fda8 	bl	800229c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2202      	movs	r2, #2
 8004750:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004762:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800476c:	d902      	bls.n	8004774 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800476e:	2300      	movs	r3, #0
 8004770:	60fb      	str	r3, [r7, #12]
 8004772:	e002      	b.n	800477a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004774:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004778:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	68db      	ldr	r3, [r3, #12]
 800477e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004782:	d007      	beq.n	8004794 <HAL_SPI_Init+0xa0>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800478c:	d002      	beq.n	8004794 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80047a4:	431a      	orrs	r2, r3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	691b      	ldr	r3, [r3, #16]
 80047aa:	f003 0302 	and.w	r3, r3, #2
 80047ae:	431a      	orrs	r2, r3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	695b      	ldr	r3, [r3, #20]
 80047b4:	f003 0301 	and.w	r3, r3, #1
 80047b8:	431a      	orrs	r2, r3
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	699b      	ldr	r3, [r3, #24]
 80047be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047c2:	431a      	orrs	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	69db      	ldr	r3, [r3, #28]
 80047c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80047cc:	431a      	orrs	r2, r3
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6a1b      	ldr	r3, [r3, #32]
 80047d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047d6:	ea42 0103 	orr.w	r1, r2, r3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047de:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	430a      	orrs	r2, r1
 80047e8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	0c1b      	lsrs	r3, r3, #16
 80047f0:	f003 0204 	and.w	r2, r3, #4
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f8:	f003 0310 	and.w	r3, r3, #16
 80047fc:	431a      	orrs	r2, r3
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004802:	f003 0308 	and.w	r3, r3, #8
 8004806:	431a      	orrs	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	68db      	ldr	r3, [r3, #12]
 800480c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004810:	ea42 0103 	orr.w	r1, r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	430a      	orrs	r2, r1
 8004820:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2200      	movs	r2, #0
 8004826:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004830:	2300      	movs	r3, #0
}
 8004832:	4618      	mov	r0, r3
 8004834:	3710      	adds	r7, #16
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}

0800483a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800483a:	b580      	push	{r7, lr}
 800483c:	b088      	sub	sp, #32
 800483e:	af00      	add	r7, sp, #0
 8004840:	60f8      	str	r0, [r7, #12]
 8004842:	60b9      	str	r1, [r7, #8]
 8004844:	603b      	str	r3, [r7, #0]
 8004846:	4613      	mov	r3, r2
 8004848:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800484a:	2300      	movs	r3, #0
 800484c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004854:	2b01      	cmp	r3, #1
 8004856:	d101      	bne.n	800485c <HAL_SPI_Transmit+0x22>
 8004858:	2302      	movs	r3, #2
 800485a:	e15f      	b.n	8004b1c <HAL_SPI_Transmit+0x2e2>
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004864:	f7fd ff74 	bl	8002750 <HAL_GetTick>
 8004868:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800486a:	88fb      	ldrh	r3, [r7, #6]
 800486c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004874:	b2db      	uxtb	r3, r3
 8004876:	2b01      	cmp	r3, #1
 8004878:	d002      	beq.n	8004880 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800487a:	2302      	movs	r3, #2
 800487c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800487e:	e148      	b.n	8004b12 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d002      	beq.n	800488c <HAL_SPI_Transmit+0x52>
 8004886:	88fb      	ldrh	r3, [r7, #6]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d102      	bne.n	8004892 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004890:	e13f      	b.n	8004b12 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2203      	movs	r2, #3
 8004896:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2200      	movs	r2, #0
 800489e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	68ba      	ldr	r2, [r7, #8]
 80048a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	88fa      	ldrh	r2, [r7, #6]
 80048aa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	88fa      	ldrh	r2, [r7, #6]
 80048b0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2200      	movs	r2, #0
 80048b6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2200      	movs	r2, #0
 80048bc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2200      	movs	r2, #0
 80048c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2200      	movs	r2, #0
 80048cc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2200      	movs	r2, #0
 80048d2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048dc:	d10f      	bne.n	80048fe <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048ec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80048fc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004908:	2b40      	cmp	r3, #64	@ 0x40
 800490a:	d007      	beq.n	800491c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800491a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	68db      	ldr	r3, [r3, #12]
 8004920:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004924:	d94f      	bls.n	80049c6 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d002      	beq.n	8004934 <HAL_SPI_Transmit+0xfa>
 800492e:	8afb      	ldrh	r3, [r7, #22]
 8004930:	2b01      	cmp	r3, #1
 8004932:	d142      	bne.n	80049ba <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004938:	881a      	ldrh	r2, [r3, #0]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004944:	1c9a      	adds	r2, r3, #2
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800494e:	b29b      	uxth	r3, r3
 8004950:	3b01      	subs	r3, #1
 8004952:	b29a      	uxth	r2, r3
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004958:	e02f      	b.n	80049ba <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	f003 0302 	and.w	r3, r3, #2
 8004964:	2b02      	cmp	r3, #2
 8004966:	d112      	bne.n	800498e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800496c:	881a      	ldrh	r2, [r3, #0]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004978:	1c9a      	adds	r2, r3, #2
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004982:	b29b      	uxth	r3, r3
 8004984:	3b01      	subs	r3, #1
 8004986:	b29a      	uxth	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800498c:	e015      	b.n	80049ba <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800498e:	f7fd fedf 	bl	8002750 <HAL_GetTick>
 8004992:	4602      	mov	r2, r0
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	1ad3      	subs	r3, r2, r3
 8004998:	683a      	ldr	r2, [r7, #0]
 800499a:	429a      	cmp	r2, r3
 800499c:	d803      	bhi.n	80049a6 <HAL_SPI_Transmit+0x16c>
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049a4:	d102      	bne.n	80049ac <HAL_SPI_Transmit+0x172>
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d106      	bne.n	80049ba <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80049ac:	2303      	movs	r3, #3
 80049ae:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2201      	movs	r2, #1
 80049b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80049b8:	e0ab      	b.n	8004b12 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049be:	b29b      	uxth	r3, r3
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d1ca      	bne.n	800495a <HAL_SPI_Transmit+0x120>
 80049c4:	e080      	b.n	8004ac8 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d002      	beq.n	80049d4 <HAL_SPI_Transmit+0x19a>
 80049ce:	8afb      	ldrh	r3, [r7, #22]
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d174      	bne.n	8004abe <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049d8:	b29b      	uxth	r3, r3
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d912      	bls.n	8004a04 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e2:	881a      	ldrh	r2, [r3, #0]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ee:	1c9a      	adds	r2, r3, #2
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049f8:	b29b      	uxth	r3, r3
 80049fa:	3b02      	subs	r3, #2
 80049fc:	b29a      	uxth	r2, r3
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a02:	e05c      	b.n	8004abe <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	330c      	adds	r3, #12
 8004a0e:	7812      	ldrb	r2, [r2, #0]
 8004a10:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a16:	1c5a      	adds	r2, r3, #1
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	3b01      	subs	r3, #1
 8004a24:	b29a      	uxth	r2, r3
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004a2a:	e048      	b.n	8004abe <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	f003 0302 	and.w	r3, r3, #2
 8004a36:	2b02      	cmp	r3, #2
 8004a38:	d12b      	bne.n	8004a92 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a3e:	b29b      	uxth	r3, r3
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d912      	bls.n	8004a6a <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a48:	881a      	ldrh	r2, [r3, #0]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a54:	1c9a      	adds	r2, r3, #2
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	3b02      	subs	r3, #2
 8004a62:	b29a      	uxth	r2, r3
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a68:	e029      	b.n	8004abe <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	330c      	adds	r3, #12
 8004a74:	7812      	ldrb	r2, [r2, #0]
 8004a76:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a7c:	1c5a      	adds	r2, r3, #1
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	3b01      	subs	r3, #1
 8004a8a:	b29a      	uxth	r2, r3
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a90:	e015      	b.n	8004abe <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a92:	f7fd fe5d 	bl	8002750 <HAL_GetTick>
 8004a96:	4602      	mov	r2, r0
 8004a98:	69bb      	ldr	r3, [r7, #24]
 8004a9a:	1ad3      	subs	r3, r2, r3
 8004a9c:	683a      	ldr	r2, [r7, #0]
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	d803      	bhi.n	8004aaa <HAL_SPI_Transmit+0x270>
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aa8:	d102      	bne.n	8004ab0 <HAL_SPI_Transmit+0x276>
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d106      	bne.n	8004abe <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8004ab0:	2303      	movs	r3, #3
 8004ab2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8004abc:	e029      	b.n	8004b12 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d1b1      	bne.n	8004a2c <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ac8:	69ba      	ldr	r2, [r7, #24]
 8004aca:	6839      	ldr	r1, [r7, #0]
 8004acc:	68f8      	ldr	r0, [r7, #12]
 8004ace:	f000 fcf9 	bl	80054c4 <SPI_EndRxTxTransaction>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d002      	beq.n	8004ade <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2220      	movs	r2, #32
 8004adc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d10a      	bne.n	8004afc <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	613b      	str	r3, [r7, #16]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	613b      	str	r3, [r7, #16]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	613b      	str	r3, [r7, #16]
 8004afa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d002      	beq.n	8004b0a <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	77fb      	strb	r3, [r7, #31]
 8004b08:	e003      	b.n	8004b12 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8004b1a:	7ffb      	ldrb	r3, [r7, #31]
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3720      	adds	r7, #32
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}

08004b24 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b088      	sub	sp, #32
 8004b28:	af02      	add	r7, sp, #8
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	603b      	str	r3, [r7, #0]
 8004b30:	4613      	mov	r3, r2
 8004b32:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004b34:	2300      	movs	r3, #0
 8004b36:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004b3e:	b2db      	uxtb	r3, r3
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d002      	beq.n	8004b4a <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8004b44:	2302      	movs	r3, #2
 8004b46:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004b48:	e11a      	b.n	8004d80 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b52:	d112      	bne.n	8004b7a <HAL_SPI_Receive+0x56>
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d10e      	bne.n	8004b7a <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2204      	movs	r2, #4
 8004b60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004b64:	88fa      	ldrh	r2, [r7, #6]
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	9300      	str	r3, [sp, #0]
 8004b6a:	4613      	mov	r3, r2
 8004b6c:	68ba      	ldr	r2, [r7, #8]
 8004b6e:	68b9      	ldr	r1, [r7, #8]
 8004b70:	68f8      	ldr	r0, [r7, #12]
 8004b72:	f000 f90e 	bl	8004d92 <HAL_SPI_TransmitReceive>
 8004b76:	4603      	mov	r3, r0
 8004b78:	e107      	b.n	8004d8a <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d101      	bne.n	8004b88 <HAL_SPI_Receive+0x64>
 8004b84:	2302      	movs	r3, #2
 8004b86:	e100      	b.n	8004d8a <HAL_SPI_Receive+0x266>
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b90:	f7fd fdde 	bl	8002750 <HAL_GetTick>
 8004b94:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d002      	beq.n	8004ba2 <HAL_SPI_Receive+0x7e>
 8004b9c:	88fb      	ldrh	r3, [r7, #6]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d102      	bne.n	8004ba8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004ba6:	e0eb      	b.n	8004d80 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2204      	movs	r2, #4
 8004bac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	68ba      	ldr	r2, [r7, #8]
 8004bba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	88fa      	ldrh	r2, [r7, #6]
 8004bc0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	88fa      	ldrh	r2, [r7, #6]
 8004bc8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2200      	movs	r2, #0
 8004be2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004bf2:	d908      	bls.n	8004c06 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	685a      	ldr	r2, [r3, #4]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004c02:	605a      	str	r2, [r3, #4]
 8004c04:	e007      	b.n	8004c16 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	685a      	ldr	r2, [r3, #4]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004c14:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c1e:	d10f      	bne.n	8004c40 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c2e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004c3e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c4a:	2b40      	cmp	r3, #64	@ 0x40
 8004c4c:	d007      	beq.n	8004c5e <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c5c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004c66:	d86f      	bhi.n	8004d48 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004c68:	e034      	b.n	8004cd4 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	f003 0301 	and.w	r3, r3, #1
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d117      	bne.n	8004ca8 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f103 020c 	add.w	r2, r3, #12
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c84:	7812      	ldrb	r2, [r2, #0]
 8004c86:	b2d2      	uxtb	r2, r2
 8004c88:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8e:	1c5a      	adds	r2, r3, #1
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004c9a:	b29b      	uxth	r3, r3
 8004c9c:	3b01      	subs	r3, #1
 8004c9e:	b29a      	uxth	r2, r3
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004ca6:	e015      	b.n	8004cd4 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ca8:	f7fd fd52 	bl	8002750 <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	683a      	ldr	r2, [r7, #0]
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d803      	bhi.n	8004cc0 <HAL_SPI_Receive+0x19c>
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cbe:	d102      	bne.n	8004cc6 <HAL_SPI_Receive+0x1a2>
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d106      	bne.n	8004cd4 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2201      	movs	r2, #1
 8004cce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8004cd2:	e055      	b.n	8004d80 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004cda:	b29b      	uxth	r3, r3
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1c4      	bne.n	8004c6a <HAL_SPI_Receive+0x146>
 8004ce0:	e038      	b.n	8004d54 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	f003 0301 	and.w	r3, r3, #1
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d115      	bne.n	8004d1c <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68da      	ldr	r2, [r3, #12]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cfa:	b292      	uxth	r2, r2
 8004cfc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d02:	1c9a      	adds	r2, r3, #2
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004d0e:	b29b      	uxth	r3, r3
 8004d10:	3b01      	subs	r3, #1
 8004d12:	b29a      	uxth	r2, r3
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004d1a:	e015      	b.n	8004d48 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d1c:	f7fd fd18 	bl	8002750 <HAL_GetTick>
 8004d20:	4602      	mov	r2, r0
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	1ad3      	subs	r3, r2, r3
 8004d26:	683a      	ldr	r2, [r7, #0]
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d803      	bhi.n	8004d34 <HAL_SPI_Receive+0x210>
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d32:	d102      	bne.n	8004d3a <HAL_SPI_Receive+0x216>
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d106      	bne.n	8004d48 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2201      	movs	r2, #1
 8004d42:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8004d46:	e01b      	b.n	8004d80 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d1c6      	bne.n	8004ce2 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d54:	693a      	ldr	r2, [r7, #16]
 8004d56:	6839      	ldr	r1, [r7, #0]
 8004d58:	68f8      	ldr	r0, [r7, #12]
 8004d5a:	f000 fb5b 	bl	8005414 <SPI_EndRxTransaction>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d002      	beq.n	8004d6a <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2220      	movs	r2, #32
 8004d68:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d002      	beq.n	8004d78 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	75fb      	strb	r3, [r7, #23]
 8004d76:	e003      	b.n	8004d80 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8004d88:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3718      	adds	r7, #24
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}

08004d92 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004d92:	b580      	push	{r7, lr}
 8004d94:	b08a      	sub	sp, #40	@ 0x28
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	60f8      	str	r0, [r7, #12]
 8004d9a:	60b9      	str	r1, [r7, #8]
 8004d9c:	607a      	str	r2, [r7, #4]
 8004d9e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004da0:	2301      	movs	r3, #1
 8004da2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004da4:	2300      	movs	r3, #0
 8004da6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d101      	bne.n	8004db8 <HAL_SPI_TransmitReceive+0x26>
 8004db4:	2302      	movs	r3, #2
 8004db6:	e20a      	b.n	80051ce <HAL_SPI_TransmitReceive+0x43c>
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004dc0:	f7fd fcc6 	bl	8002750 <HAL_GetTick>
 8004dc4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004dcc:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004dd4:	887b      	ldrh	r3, [r7, #2]
 8004dd6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004dd8:	887b      	ldrh	r3, [r7, #2]
 8004dda:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004ddc:	7efb      	ldrb	r3, [r7, #27]
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d00e      	beq.n	8004e00 <HAL_SPI_TransmitReceive+0x6e>
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004de8:	d106      	bne.n	8004df8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d102      	bne.n	8004df8 <HAL_SPI_TransmitReceive+0x66>
 8004df2:	7efb      	ldrb	r3, [r7, #27]
 8004df4:	2b04      	cmp	r3, #4
 8004df6:	d003      	beq.n	8004e00 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004df8:	2302      	movs	r3, #2
 8004dfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8004dfe:	e1e0      	b.n	80051c2 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d005      	beq.n	8004e12 <HAL_SPI_TransmitReceive+0x80>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d002      	beq.n	8004e12 <HAL_SPI_TransmitReceive+0x80>
 8004e0c:	887b      	ldrh	r3, [r7, #2]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d103      	bne.n	8004e1a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8004e18:	e1d3      	b.n	80051c2 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	2b04      	cmp	r3, #4
 8004e24:	d003      	beq.n	8004e2e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2205      	movs	r2, #5
 8004e2a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2200      	movs	r2, #0
 8004e32:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	887a      	ldrh	r2, [r7, #2]
 8004e3e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	887a      	ldrh	r2, [r7, #2]
 8004e46:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	68ba      	ldr	r2, [r7, #8]
 8004e4e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	887a      	ldrh	r2, [r7, #2]
 8004e54:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	887a      	ldrh	r2, [r7, #2]
 8004e5a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2200      	movs	r2, #0
 8004e66:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	68db      	ldr	r3, [r3, #12]
 8004e6c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e70:	d802      	bhi.n	8004e78 <HAL_SPI_TransmitReceive+0xe6>
 8004e72:	8a3b      	ldrh	r3, [r7, #16]
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d908      	bls.n	8004e8a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	685a      	ldr	r2, [r3, #4]
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004e86:	605a      	str	r2, [r3, #4]
 8004e88:	e007      	b.n	8004e9a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	685a      	ldr	r2, [r3, #4]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004e98:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ea4:	2b40      	cmp	r3, #64	@ 0x40
 8004ea6:	d007      	beq.n	8004eb8 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004eb6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004ec0:	f240 8081 	bls.w	8004fc6 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d002      	beq.n	8004ed2 <HAL_SPI_TransmitReceive+0x140>
 8004ecc:	8a7b      	ldrh	r3, [r7, #18]
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d16d      	bne.n	8004fae <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed6:	881a      	ldrh	r2, [r3, #0]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ee2:	1c9a      	adds	r2, r3, #2
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	b29a      	uxth	r2, r3
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ef6:	e05a      	b.n	8004fae <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	f003 0302 	and.w	r3, r3, #2
 8004f02:	2b02      	cmp	r3, #2
 8004f04:	d11b      	bne.n	8004f3e <HAL_SPI_TransmitReceive+0x1ac>
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d016      	beq.n	8004f3e <HAL_SPI_TransmitReceive+0x1ac>
 8004f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d113      	bne.n	8004f3e <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f1a:	881a      	ldrh	r2, [r3, #0]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f26:	1c9a      	adds	r2, r3, #2
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	3b01      	subs	r3, #1
 8004f34:	b29a      	uxth	r2, r3
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	f003 0301 	and.w	r3, r3, #1
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d11c      	bne.n	8004f86 <HAL_SPI_TransmitReceive+0x1f4>
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d016      	beq.n	8004f86 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68da      	ldr	r2, [r3, #12]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f62:	b292      	uxth	r2, r2
 8004f64:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f6a:	1c9a      	adds	r2, r3, #2
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	b29a      	uxth	r2, r3
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f82:	2301      	movs	r3, #1
 8004f84:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004f86:	f7fd fbe3 	bl	8002750 <HAL_GetTick>
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	69fb      	ldr	r3, [r7, #28]
 8004f8e:	1ad3      	subs	r3, r2, r3
 8004f90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f92:	429a      	cmp	r2, r3
 8004f94:	d80b      	bhi.n	8004fae <HAL_SPI_TransmitReceive+0x21c>
 8004f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f9c:	d007      	beq.n	8004fae <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8004fac:	e109      	b.n	80051c2 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fb2:	b29b      	uxth	r3, r3
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d19f      	bne.n	8004ef8 <HAL_SPI_TransmitReceive+0x166>
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d199      	bne.n	8004ef8 <HAL_SPI_TransmitReceive+0x166>
 8004fc4:	e0e3      	b.n	800518e <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d003      	beq.n	8004fd6 <HAL_SPI_TransmitReceive+0x244>
 8004fce:	8a7b      	ldrh	r3, [r7, #18]
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	f040 80cf 	bne.w	8005174 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d912      	bls.n	8005006 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fe4:	881a      	ldrh	r2, [r3, #0]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ff0:	1c9a      	adds	r2, r3, #2
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	3b02      	subs	r3, #2
 8004ffe:	b29a      	uxth	r2, r3
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005004:	e0b6      	b.n	8005174 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	330c      	adds	r3, #12
 8005010:	7812      	ldrb	r2, [r2, #0]
 8005012:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005018:	1c5a      	adds	r2, r3, #1
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005022:	b29b      	uxth	r3, r3
 8005024:	3b01      	subs	r3, #1
 8005026:	b29a      	uxth	r2, r3
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800502c:	e0a2      	b.n	8005174 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	f003 0302 	and.w	r3, r3, #2
 8005038:	2b02      	cmp	r3, #2
 800503a:	d134      	bne.n	80050a6 <HAL_SPI_TransmitReceive+0x314>
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005040:	b29b      	uxth	r3, r3
 8005042:	2b00      	cmp	r3, #0
 8005044:	d02f      	beq.n	80050a6 <HAL_SPI_TransmitReceive+0x314>
 8005046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005048:	2b01      	cmp	r3, #1
 800504a:	d12c      	bne.n	80050a6 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005050:	b29b      	uxth	r3, r3
 8005052:	2b01      	cmp	r3, #1
 8005054:	d912      	bls.n	800507c <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800505a:	881a      	ldrh	r2, [r3, #0]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005066:	1c9a      	adds	r2, r3, #2
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005070:	b29b      	uxth	r3, r3
 8005072:	3b02      	subs	r3, #2
 8005074:	b29a      	uxth	r2, r3
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800507a:	e012      	b.n	80050a2 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	330c      	adds	r3, #12
 8005086:	7812      	ldrb	r2, [r2, #0]
 8005088:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800508e:	1c5a      	adds	r2, r3, #1
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005098:	b29b      	uxth	r3, r3
 800509a:	3b01      	subs	r3, #1
 800509c:	b29a      	uxth	r2, r3
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80050a2:	2300      	movs	r3, #0
 80050a4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	f003 0301 	and.w	r3, r3, #1
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d148      	bne.n	8005146 <HAL_SPI_TransmitReceive+0x3b4>
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80050ba:	b29b      	uxth	r3, r3
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d042      	beq.n	8005146 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80050c6:	b29b      	uxth	r3, r3
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	d923      	bls.n	8005114 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	68da      	ldr	r2, [r3, #12]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d6:	b292      	uxth	r2, r2
 80050d8:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050de:	1c9a      	adds	r2, r3, #2
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80050ea:	b29b      	uxth	r3, r3
 80050ec:	3b02      	subs	r3, #2
 80050ee:	b29a      	uxth	r2, r3
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80050fc:	b29b      	uxth	r3, r3
 80050fe:	2b01      	cmp	r3, #1
 8005100:	d81f      	bhi.n	8005142 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	685a      	ldr	r2, [r3, #4]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005110:	605a      	str	r2, [r3, #4]
 8005112:	e016      	b.n	8005142 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f103 020c 	add.w	r2, r3, #12
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005120:	7812      	ldrb	r2, [r2, #0]
 8005122:	b2d2      	uxtb	r2, r2
 8005124:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800512a:	1c5a      	adds	r2, r3, #1
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005136:	b29b      	uxth	r3, r3
 8005138:	3b01      	subs	r3, #1
 800513a:	b29a      	uxth	r2, r3
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005142:	2301      	movs	r3, #1
 8005144:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005146:	f7fd fb03 	bl	8002750 <HAL_GetTick>
 800514a:	4602      	mov	r2, r0
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	1ad3      	subs	r3, r2, r3
 8005150:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005152:	429a      	cmp	r2, r3
 8005154:	d803      	bhi.n	800515e <HAL_SPI_TransmitReceive+0x3cc>
 8005156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800515c:	d102      	bne.n	8005164 <HAL_SPI_TransmitReceive+0x3d2>
 800515e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005160:	2b00      	cmp	r3, #0
 8005162:	d107      	bne.n	8005174 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8005164:	2303      	movs	r3, #3
 8005166:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2201      	movs	r2, #1
 800516e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8005172:	e026      	b.n	80051c2 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005178:	b29b      	uxth	r3, r3
 800517a:	2b00      	cmp	r3, #0
 800517c:	f47f af57 	bne.w	800502e <HAL_SPI_TransmitReceive+0x29c>
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005186:	b29b      	uxth	r3, r3
 8005188:	2b00      	cmp	r3, #0
 800518a:	f47f af50 	bne.w	800502e <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800518e:	69fa      	ldr	r2, [r7, #28]
 8005190:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005192:	68f8      	ldr	r0, [r7, #12]
 8005194:	f000 f996 	bl	80054c4 <SPI_EndRxTxTransaction>
 8005198:	4603      	mov	r3, r0
 800519a:	2b00      	cmp	r3, #0
 800519c:	d005      	beq.n	80051aa <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2220      	movs	r2, #32
 80051a8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d003      	beq.n	80051ba <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051b8:	e003      	b.n	80051c2 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2200      	movs	r2, #0
 80051c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80051ca:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3728      	adds	r7, #40	@ 0x28
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}
	...

080051d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b088      	sub	sp, #32
 80051dc:	af00      	add	r7, sp, #0
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	60b9      	str	r1, [r7, #8]
 80051e2:	603b      	str	r3, [r7, #0]
 80051e4:	4613      	mov	r3, r2
 80051e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80051e8:	f7fd fab2 	bl	8002750 <HAL_GetTick>
 80051ec:	4602      	mov	r2, r0
 80051ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051f0:	1a9b      	subs	r3, r3, r2
 80051f2:	683a      	ldr	r2, [r7, #0]
 80051f4:	4413      	add	r3, r2
 80051f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80051f8:	f7fd faaa 	bl	8002750 <HAL_GetTick>
 80051fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80051fe:	4b39      	ldr	r3, [pc, #228]	@ (80052e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	015b      	lsls	r3, r3, #5
 8005204:	0d1b      	lsrs	r3, r3, #20
 8005206:	69fa      	ldr	r2, [r7, #28]
 8005208:	fb02 f303 	mul.w	r3, r2, r3
 800520c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800520e:	e054      	b.n	80052ba <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005216:	d050      	beq.n	80052ba <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005218:	f7fd fa9a 	bl	8002750 <HAL_GetTick>
 800521c:	4602      	mov	r2, r0
 800521e:	69bb      	ldr	r3, [r7, #24]
 8005220:	1ad3      	subs	r3, r2, r3
 8005222:	69fa      	ldr	r2, [r7, #28]
 8005224:	429a      	cmp	r2, r3
 8005226:	d902      	bls.n	800522e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005228:	69fb      	ldr	r3, [r7, #28]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d13d      	bne.n	80052aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	685a      	ldr	r2, [r3, #4]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800523c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005246:	d111      	bne.n	800526c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005250:	d004      	beq.n	800525c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800525a:	d107      	bne.n	800526c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800526a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005270:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005274:	d10f      	bne.n	8005296 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005284:	601a      	str	r2, [r3, #0]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005294:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2201      	movs	r2, #1
 800529a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2200      	movs	r2, #0
 80052a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	e017      	b.n	80052da <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d101      	bne.n	80052b4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80052b0:	2300      	movs	r3, #0
 80052b2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	3b01      	subs	r3, #1
 80052b8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	689a      	ldr	r2, [r3, #8]
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	4013      	ands	r3, r2
 80052c4:	68ba      	ldr	r2, [r7, #8]
 80052c6:	429a      	cmp	r2, r3
 80052c8:	bf0c      	ite	eq
 80052ca:	2301      	moveq	r3, #1
 80052cc:	2300      	movne	r3, #0
 80052ce:	b2db      	uxtb	r3, r3
 80052d0:	461a      	mov	r2, r3
 80052d2:	79fb      	ldrb	r3, [r7, #7]
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d19b      	bne.n	8005210 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80052d8:	2300      	movs	r3, #0
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3720      	adds	r7, #32
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	20000004 	.word	0x20000004

080052e8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b08a      	sub	sp, #40	@ 0x28
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	60f8      	str	r0, [r7, #12]
 80052f0:	60b9      	str	r1, [r7, #8]
 80052f2:	607a      	str	r2, [r7, #4]
 80052f4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80052f6:	2300      	movs	r3, #0
 80052f8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80052fa:	f7fd fa29 	bl	8002750 <HAL_GetTick>
 80052fe:	4602      	mov	r2, r0
 8005300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005302:	1a9b      	subs	r3, r3, r2
 8005304:	683a      	ldr	r2, [r7, #0]
 8005306:	4413      	add	r3, r2
 8005308:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800530a:	f7fd fa21 	bl	8002750 <HAL_GetTick>
 800530e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	330c      	adds	r3, #12
 8005316:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005318:	4b3d      	ldr	r3, [pc, #244]	@ (8005410 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800531a:	681a      	ldr	r2, [r3, #0]
 800531c:	4613      	mov	r3, r2
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	4413      	add	r3, r2
 8005322:	00da      	lsls	r2, r3, #3
 8005324:	1ad3      	subs	r3, r2, r3
 8005326:	0d1b      	lsrs	r3, r3, #20
 8005328:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800532a:	fb02 f303 	mul.w	r3, r2, r3
 800532e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005330:	e060      	b.n	80053f4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005338:	d107      	bne.n	800534a <SPI_WaitFifoStateUntilTimeout+0x62>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d104      	bne.n	800534a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005340:	69fb      	ldr	r3, [r7, #28]
 8005342:	781b      	ldrb	r3, [r3, #0]
 8005344:	b2db      	uxtb	r3, r3
 8005346:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005348:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005350:	d050      	beq.n	80053f4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005352:	f7fd f9fd 	bl	8002750 <HAL_GetTick>
 8005356:	4602      	mov	r2, r0
 8005358:	6a3b      	ldr	r3, [r7, #32]
 800535a:	1ad3      	subs	r3, r2, r3
 800535c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800535e:	429a      	cmp	r2, r3
 8005360:	d902      	bls.n	8005368 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005364:	2b00      	cmp	r3, #0
 8005366:	d13d      	bne.n	80053e4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	685a      	ldr	r2, [r3, #4]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005376:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005380:	d111      	bne.n	80053a6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800538a:	d004      	beq.n	8005396 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005394:	d107      	bne.n	80053a6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053a4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053ae:	d10f      	bne.n	80053d0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80053be:	601a      	str	r2, [r3, #0]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80053ce:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2201      	movs	r2, #1
 80053d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2200      	movs	r2, #0
 80053dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80053e0:	2303      	movs	r3, #3
 80053e2:	e010      	b.n	8005406 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80053e4:	69bb      	ldr	r3, [r7, #24]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d101      	bne.n	80053ee <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80053ea:	2300      	movs	r3, #0
 80053ec:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80053ee:	69bb      	ldr	r3, [r7, #24]
 80053f0:	3b01      	subs	r3, #1
 80053f2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	689a      	ldr	r2, [r3, #8]
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	4013      	ands	r3, r2
 80053fe:	687a      	ldr	r2, [r7, #4]
 8005400:	429a      	cmp	r2, r3
 8005402:	d196      	bne.n	8005332 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005404:	2300      	movs	r3, #0
}
 8005406:	4618      	mov	r0, r3
 8005408:	3728      	adds	r7, #40	@ 0x28
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	20000004 	.word	0x20000004

08005414 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b086      	sub	sp, #24
 8005418:	af02      	add	r7, sp, #8
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	60b9      	str	r1, [r7, #8]
 800541e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005428:	d111      	bne.n	800544e <SPI_EndRxTransaction+0x3a>
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005432:	d004      	beq.n	800543e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800543c:	d107      	bne.n	800544e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800544c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	9300      	str	r3, [sp, #0]
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	2200      	movs	r2, #0
 8005456:	2180      	movs	r1, #128	@ 0x80
 8005458:	68f8      	ldr	r0, [r7, #12]
 800545a:	f7ff febd 	bl	80051d8 <SPI_WaitFlagStateUntilTimeout>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d007      	beq.n	8005474 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005468:	f043 0220 	orr.w	r2, r3, #32
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005470:	2303      	movs	r3, #3
 8005472:	e023      	b.n	80054bc <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800547c:	d11d      	bne.n	80054ba <SPI_EndRxTransaction+0xa6>
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005486:	d004      	beq.n	8005492 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005490:	d113      	bne.n	80054ba <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	9300      	str	r3, [sp, #0]
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	2200      	movs	r2, #0
 800549a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800549e:	68f8      	ldr	r0, [r7, #12]
 80054a0:	f7ff ff22 	bl	80052e8 <SPI_WaitFifoStateUntilTimeout>
 80054a4:	4603      	mov	r3, r0
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d007      	beq.n	80054ba <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054ae:	f043 0220 	orr.w	r2, r3, #32
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	e000      	b.n	80054bc <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3710      	adds	r7, #16
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b086      	sub	sp, #24
 80054c8:	af02      	add	r7, sp, #8
 80054ca:	60f8      	str	r0, [r7, #12]
 80054cc:	60b9      	str	r1, [r7, #8]
 80054ce:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	9300      	str	r3, [sp, #0]
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	2200      	movs	r2, #0
 80054d8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80054dc:	68f8      	ldr	r0, [r7, #12]
 80054de:	f7ff ff03 	bl	80052e8 <SPI_WaitFifoStateUntilTimeout>
 80054e2:	4603      	mov	r3, r0
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d007      	beq.n	80054f8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054ec:	f043 0220 	orr.w	r2, r3, #32
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80054f4:	2303      	movs	r3, #3
 80054f6:	e027      	b.n	8005548 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	9300      	str	r3, [sp, #0]
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	2200      	movs	r2, #0
 8005500:	2180      	movs	r1, #128	@ 0x80
 8005502:	68f8      	ldr	r0, [r7, #12]
 8005504:	f7ff fe68 	bl	80051d8 <SPI_WaitFlagStateUntilTimeout>
 8005508:	4603      	mov	r3, r0
 800550a:	2b00      	cmp	r3, #0
 800550c:	d007      	beq.n	800551e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005512:	f043 0220 	orr.w	r2, r3, #32
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800551a:	2303      	movs	r3, #3
 800551c:	e014      	b.n	8005548 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	9300      	str	r3, [sp, #0]
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	2200      	movs	r2, #0
 8005526:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800552a:	68f8      	ldr	r0, [r7, #12]
 800552c:	f7ff fedc 	bl	80052e8 <SPI_WaitFifoStateUntilTimeout>
 8005530:	4603      	mov	r3, r0
 8005532:	2b00      	cmp	r3, #0
 8005534:	d007      	beq.n	8005546 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800553a:	f043 0220 	orr.w	r2, r3, #32
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005542:	2303      	movs	r3, #3
 8005544:	e000      	b.n	8005548 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005546:	2300      	movs	r3, #0
}
 8005548:	4618      	mov	r0, r3
 800554a:	3710      	adds	r7, #16
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}

08005550 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b082      	sub	sp, #8
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d101      	bne.n	8005562 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	e049      	b.n	80055f6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005568:	b2db      	uxtb	r3, r3
 800556a:	2b00      	cmp	r3, #0
 800556c:	d106      	bne.n	800557c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2200      	movs	r2, #0
 8005572:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f7fc fed4 	bl	8002324 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2202      	movs	r2, #2
 8005580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	3304      	adds	r3, #4
 800558c:	4619      	mov	r1, r3
 800558e:	4610      	mov	r0, r2
 8005590:	f000 fa9a 	bl	8005ac8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055f4:	2300      	movs	r3, #0
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3708      	adds	r7, #8
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
	...

08005600 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005600:	b480      	push	{r7}
 8005602:	b085      	sub	sp, #20
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800560e:	b2db      	uxtb	r3, r3
 8005610:	2b01      	cmp	r3, #1
 8005612:	d001      	beq.n	8005618 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	e04f      	b.n	80056b8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2202      	movs	r2, #2
 800561c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	68da      	ldr	r2, [r3, #12]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f042 0201 	orr.w	r2, r2, #1
 800562e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a23      	ldr	r2, [pc, #140]	@ (80056c4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d01d      	beq.n	8005676 <HAL_TIM_Base_Start_IT+0x76>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005642:	d018      	beq.n	8005676 <HAL_TIM_Base_Start_IT+0x76>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a1f      	ldr	r2, [pc, #124]	@ (80056c8 <HAL_TIM_Base_Start_IT+0xc8>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d013      	beq.n	8005676 <HAL_TIM_Base_Start_IT+0x76>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a1e      	ldr	r2, [pc, #120]	@ (80056cc <HAL_TIM_Base_Start_IT+0xcc>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d00e      	beq.n	8005676 <HAL_TIM_Base_Start_IT+0x76>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a1c      	ldr	r2, [pc, #112]	@ (80056d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d009      	beq.n	8005676 <HAL_TIM_Base_Start_IT+0x76>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a1b      	ldr	r2, [pc, #108]	@ (80056d4 <HAL_TIM_Base_Start_IT+0xd4>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d004      	beq.n	8005676 <HAL_TIM_Base_Start_IT+0x76>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a19      	ldr	r2, [pc, #100]	@ (80056d8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d115      	bne.n	80056a2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	689a      	ldr	r2, [r3, #8]
 800567c:	4b17      	ldr	r3, [pc, #92]	@ (80056dc <HAL_TIM_Base_Start_IT+0xdc>)
 800567e:	4013      	ands	r3, r2
 8005680:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2b06      	cmp	r3, #6
 8005686:	d015      	beq.n	80056b4 <HAL_TIM_Base_Start_IT+0xb4>
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800568e:	d011      	beq.n	80056b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f042 0201 	orr.w	r2, r2, #1
 800569e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056a0:	e008      	b.n	80056b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f042 0201 	orr.w	r2, r2, #1
 80056b0:	601a      	str	r2, [r3, #0]
 80056b2:	e000      	b.n	80056b6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056b4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80056b6:	2300      	movs	r3, #0
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	3714      	adds	r7, #20
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr
 80056c4:	40012c00 	.word	0x40012c00
 80056c8:	40000400 	.word	0x40000400
 80056cc:	40000800 	.word	0x40000800
 80056d0:	40000c00 	.word	0x40000c00
 80056d4:	40013400 	.word	0x40013400
 80056d8:	40014000 	.word	0x40014000
 80056dc:	00010007 	.word	0x00010007

080056e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b084      	sub	sp, #16
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68db      	ldr	r3, [r3, #12]
 80056ee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	691b      	ldr	r3, [r3, #16]
 80056f6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	f003 0302 	and.w	r3, r3, #2
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d020      	beq.n	8005744 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f003 0302 	and.w	r3, r3, #2
 8005708:	2b00      	cmp	r3, #0
 800570a:	d01b      	beq.n	8005744 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f06f 0202 	mvn.w	r2, #2
 8005714:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2201      	movs	r2, #1
 800571a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	699b      	ldr	r3, [r3, #24]
 8005722:	f003 0303 	and.w	r3, r3, #3
 8005726:	2b00      	cmp	r3, #0
 8005728:	d003      	beq.n	8005732 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f000 f9ad 	bl	8005a8a <HAL_TIM_IC_CaptureCallback>
 8005730:	e005      	b.n	800573e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f000 f99f 	bl	8005a76 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f000 f9b0 	bl	8005a9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2200      	movs	r2, #0
 8005742:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	f003 0304 	and.w	r3, r3, #4
 800574a:	2b00      	cmp	r3, #0
 800574c:	d020      	beq.n	8005790 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f003 0304 	and.w	r3, r3, #4
 8005754:	2b00      	cmp	r3, #0
 8005756:	d01b      	beq.n	8005790 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f06f 0204 	mvn.w	r2, #4
 8005760:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2202      	movs	r2, #2
 8005766:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	699b      	ldr	r3, [r3, #24]
 800576e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005772:	2b00      	cmp	r3, #0
 8005774:	d003      	beq.n	800577e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	f000 f987 	bl	8005a8a <HAL_TIM_IC_CaptureCallback>
 800577c:	e005      	b.n	800578a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f000 f979 	bl	8005a76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	f000 f98a 	bl	8005a9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	f003 0308 	and.w	r3, r3, #8
 8005796:	2b00      	cmp	r3, #0
 8005798:	d020      	beq.n	80057dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f003 0308 	and.w	r3, r3, #8
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d01b      	beq.n	80057dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f06f 0208 	mvn.w	r2, #8
 80057ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2204      	movs	r2, #4
 80057b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	69db      	ldr	r3, [r3, #28]
 80057ba:	f003 0303 	and.w	r3, r3, #3
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d003      	beq.n	80057ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 f961 	bl	8005a8a <HAL_TIM_IC_CaptureCallback>
 80057c8:	e005      	b.n	80057d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f000 f953 	bl	8005a76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	f000 f964 	bl	8005a9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2200      	movs	r2, #0
 80057da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	f003 0310 	and.w	r3, r3, #16
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d020      	beq.n	8005828 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	f003 0310 	and.w	r3, r3, #16
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d01b      	beq.n	8005828 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f06f 0210 	mvn.w	r2, #16
 80057f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2208      	movs	r2, #8
 80057fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	69db      	ldr	r3, [r3, #28]
 8005806:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800580a:	2b00      	cmp	r3, #0
 800580c:	d003      	beq.n	8005816 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f000 f93b 	bl	8005a8a <HAL_TIM_IC_CaptureCallback>
 8005814:	e005      	b.n	8005822 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f000 f92d 	bl	8005a76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	f000 f93e 	bl	8005a9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2200      	movs	r2, #0
 8005826:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	f003 0301 	and.w	r3, r3, #1
 800582e:	2b00      	cmp	r3, #0
 8005830:	d00c      	beq.n	800584c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	f003 0301 	and.w	r3, r3, #1
 8005838:	2b00      	cmp	r3, #0
 800583a:	d007      	beq.n	800584c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f06f 0201 	mvn.w	r2, #1
 8005844:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f7fb fba4 	bl	8000f94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005852:	2b00      	cmp	r3, #0
 8005854:	d00c      	beq.n	8005870 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800585c:	2b00      	cmp	r3, #0
 800585e:	d007      	beq.n	8005870 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005868:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f000 faf2 	bl	8005e54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005876:	2b00      	cmp	r3, #0
 8005878:	d00c      	beq.n	8005894 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005880:	2b00      	cmp	r3, #0
 8005882:	d007      	beq.n	8005894 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800588c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f000 faea 	bl	8005e68 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800589a:	2b00      	cmp	r3, #0
 800589c:	d00c      	beq.n	80058b8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d007      	beq.n	80058b8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80058b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f000 f8fd 	bl	8005ab2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	f003 0320 	and.w	r3, r3, #32
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d00c      	beq.n	80058dc <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f003 0320 	and.w	r3, r3, #32
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d007      	beq.n	80058dc <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f06f 0220 	mvn.w	r2, #32
 80058d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f000 fab2 	bl	8005e40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058dc:	bf00      	nop
 80058de:	3710      	adds	r7, #16
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}

080058e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b084      	sub	sp, #16
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
 80058ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058ee:	2300      	movs	r3, #0
 80058f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d101      	bne.n	8005900 <HAL_TIM_ConfigClockSource+0x1c>
 80058fc:	2302      	movs	r3, #2
 80058fe:	e0b6      	b.n	8005a6e <HAL_TIM_ConfigClockSource+0x18a>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2201      	movs	r2, #1
 8005904:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2202      	movs	r2, #2
 800590c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800591e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005922:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800592a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	68ba      	ldr	r2, [r7, #8]
 8005932:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800593c:	d03e      	beq.n	80059bc <HAL_TIM_ConfigClockSource+0xd8>
 800593e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005942:	f200 8087 	bhi.w	8005a54 <HAL_TIM_ConfigClockSource+0x170>
 8005946:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800594a:	f000 8086 	beq.w	8005a5a <HAL_TIM_ConfigClockSource+0x176>
 800594e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005952:	d87f      	bhi.n	8005a54 <HAL_TIM_ConfigClockSource+0x170>
 8005954:	2b70      	cmp	r3, #112	@ 0x70
 8005956:	d01a      	beq.n	800598e <HAL_TIM_ConfigClockSource+0xaa>
 8005958:	2b70      	cmp	r3, #112	@ 0x70
 800595a:	d87b      	bhi.n	8005a54 <HAL_TIM_ConfigClockSource+0x170>
 800595c:	2b60      	cmp	r3, #96	@ 0x60
 800595e:	d050      	beq.n	8005a02 <HAL_TIM_ConfigClockSource+0x11e>
 8005960:	2b60      	cmp	r3, #96	@ 0x60
 8005962:	d877      	bhi.n	8005a54 <HAL_TIM_ConfigClockSource+0x170>
 8005964:	2b50      	cmp	r3, #80	@ 0x50
 8005966:	d03c      	beq.n	80059e2 <HAL_TIM_ConfigClockSource+0xfe>
 8005968:	2b50      	cmp	r3, #80	@ 0x50
 800596a:	d873      	bhi.n	8005a54 <HAL_TIM_ConfigClockSource+0x170>
 800596c:	2b40      	cmp	r3, #64	@ 0x40
 800596e:	d058      	beq.n	8005a22 <HAL_TIM_ConfigClockSource+0x13e>
 8005970:	2b40      	cmp	r3, #64	@ 0x40
 8005972:	d86f      	bhi.n	8005a54 <HAL_TIM_ConfigClockSource+0x170>
 8005974:	2b30      	cmp	r3, #48	@ 0x30
 8005976:	d064      	beq.n	8005a42 <HAL_TIM_ConfigClockSource+0x15e>
 8005978:	2b30      	cmp	r3, #48	@ 0x30
 800597a:	d86b      	bhi.n	8005a54 <HAL_TIM_ConfigClockSource+0x170>
 800597c:	2b20      	cmp	r3, #32
 800597e:	d060      	beq.n	8005a42 <HAL_TIM_ConfigClockSource+0x15e>
 8005980:	2b20      	cmp	r3, #32
 8005982:	d867      	bhi.n	8005a54 <HAL_TIM_ConfigClockSource+0x170>
 8005984:	2b00      	cmp	r3, #0
 8005986:	d05c      	beq.n	8005a42 <HAL_TIM_ConfigClockSource+0x15e>
 8005988:	2b10      	cmp	r3, #16
 800598a:	d05a      	beq.n	8005a42 <HAL_TIM_ConfigClockSource+0x15e>
 800598c:	e062      	b.n	8005a54 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800599e:	f000 f9a7 	bl	8005cf0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80059b0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	68ba      	ldr	r2, [r7, #8]
 80059b8:	609a      	str	r2, [r3, #8]
      break;
 80059ba:	e04f      	b.n	8005a5c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80059cc:	f000 f990 	bl	8005cf0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	689a      	ldr	r2, [r3, #8]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80059de:	609a      	str	r2, [r3, #8]
      break;
 80059e0:	e03c      	b.n	8005a5c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059ee:	461a      	mov	r2, r3
 80059f0:	f000 f904 	bl	8005bfc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	2150      	movs	r1, #80	@ 0x50
 80059fa:	4618      	mov	r0, r3
 80059fc:	f000 f95d 	bl	8005cba <TIM_ITRx_SetConfig>
      break;
 8005a00:	e02c      	b.n	8005a5c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a0e:	461a      	mov	r2, r3
 8005a10:	f000 f923 	bl	8005c5a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	2160      	movs	r1, #96	@ 0x60
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f000 f94d 	bl	8005cba <TIM_ITRx_SetConfig>
      break;
 8005a20:	e01c      	b.n	8005a5c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a2e:	461a      	mov	r2, r3
 8005a30:	f000 f8e4 	bl	8005bfc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2140      	movs	r1, #64	@ 0x40
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f000 f93d 	bl	8005cba <TIM_ITRx_SetConfig>
      break;
 8005a40:	e00c      	b.n	8005a5c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4619      	mov	r1, r3
 8005a4c:	4610      	mov	r0, r2
 8005a4e:	f000 f934 	bl	8005cba <TIM_ITRx_SetConfig>
      break;
 8005a52:	e003      	b.n	8005a5c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	73fb      	strb	r3, [r7, #15]
      break;
 8005a58:	e000      	b.n	8005a5c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005a5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2200      	movs	r2, #0
 8005a68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3710      	adds	r7, #16
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}

08005a76 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a76:	b480      	push	{r7}
 8005a78:	b083      	sub	sp, #12
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a7e:	bf00      	nop
 8005a80:	370c      	adds	r7, #12
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr

08005a8a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a8a:	b480      	push	{r7}
 8005a8c:	b083      	sub	sp, #12
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a92:	bf00      	nop
 8005a94:	370c      	adds	r7, #12
 8005a96:	46bd      	mov	sp, r7
 8005a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9c:	4770      	bx	lr

08005a9e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a9e:	b480      	push	{r7}
 8005aa0:	b083      	sub	sp, #12
 8005aa2:	af00      	add	r7, sp, #0
 8005aa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005aa6:	bf00      	nop
 8005aa8:	370c      	adds	r7, #12
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab0:	4770      	bx	lr

08005ab2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ab2:	b480      	push	{r7}
 8005ab4:	b083      	sub	sp, #12
 8005ab6:	af00      	add	r7, sp, #0
 8005ab8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005aba:	bf00      	nop
 8005abc:	370c      	adds	r7, #12
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr
	...

08005ac8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b085      	sub	sp, #20
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
 8005ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	4a40      	ldr	r2, [pc, #256]	@ (8005bdc <TIM_Base_SetConfig+0x114>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d013      	beq.n	8005b08 <TIM_Base_SetConfig+0x40>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ae6:	d00f      	beq.n	8005b08 <TIM_Base_SetConfig+0x40>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	4a3d      	ldr	r2, [pc, #244]	@ (8005be0 <TIM_Base_SetConfig+0x118>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d00b      	beq.n	8005b08 <TIM_Base_SetConfig+0x40>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	4a3c      	ldr	r2, [pc, #240]	@ (8005be4 <TIM_Base_SetConfig+0x11c>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d007      	beq.n	8005b08 <TIM_Base_SetConfig+0x40>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	4a3b      	ldr	r2, [pc, #236]	@ (8005be8 <TIM_Base_SetConfig+0x120>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d003      	beq.n	8005b08 <TIM_Base_SetConfig+0x40>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4a3a      	ldr	r2, [pc, #232]	@ (8005bec <TIM_Base_SetConfig+0x124>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d108      	bne.n	8005b1a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	68fa      	ldr	r2, [r7, #12]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4a2f      	ldr	r2, [pc, #188]	@ (8005bdc <TIM_Base_SetConfig+0x114>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d01f      	beq.n	8005b62 <TIM_Base_SetConfig+0x9a>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b28:	d01b      	beq.n	8005b62 <TIM_Base_SetConfig+0x9a>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a2c      	ldr	r2, [pc, #176]	@ (8005be0 <TIM_Base_SetConfig+0x118>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d017      	beq.n	8005b62 <TIM_Base_SetConfig+0x9a>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a2b      	ldr	r2, [pc, #172]	@ (8005be4 <TIM_Base_SetConfig+0x11c>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d013      	beq.n	8005b62 <TIM_Base_SetConfig+0x9a>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a2a      	ldr	r2, [pc, #168]	@ (8005be8 <TIM_Base_SetConfig+0x120>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d00f      	beq.n	8005b62 <TIM_Base_SetConfig+0x9a>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4a29      	ldr	r2, [pc, #164]	@ (8005bec <TIM_Base_SetConfig+0x124>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d00b      	beq.n	8005b62 <TIM_Base_SetConfig+0x9a>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	4a28      	ldr	r2, [pc, #160]	@ (8005bf0 <TIM_Base_SetConfig+0x128>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d007      	beq.n	8005b62 <TIM_Base_SetConfig+0x9a>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	4a27      	ldr	r2, [pc, #156]	@ (8005bf4 <TIM_Base_SetConfig+0x12c>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d003      	beq.n	8005b62 <TIM_Base_SetConfig+0x9a>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	4a26      	ldr	r2, [pc, #152]	@ (8005bf8 <TIM_Base_SetConfig+0x130>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d108      	bne.n	8005b74 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	68db      	ldr	r3, [r3, #12]
 8005b6e:	68fa      	ldr	r2, [r7, #12]
 8005b70:	4313      	orrs	r3, r2
 8005b72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	695b      	ldr	r3, [r3, #20]
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	68fa      	ldr	r2, [r7, #12]
 8005b86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	689a      	ldr	r2, [r3, #8]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a10      	ldr	r2, [pc, #64]	@ (8005bdc <TIM_Base_SetConfig+0x114>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d00f      	beq.n	8005bc0 <TIM_Base_SetConfig+0xf8>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a12      	ldr	r2, [pc, #72]	@ (8005bec <TIM_Base_SetConfig+0x124>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d00b      	beq.n	8005bc0 <TIM_Base_SetConfig+0xf8>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a11      	ldr	r2, [pc, #68]	@ (8005bf0 <TIM_Base_SetConfig+0x128>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d007      	beq.n	8005bc0 <TIM_Base_SetConfig+0xf8>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4a10      	ldr	r2, [pc, #64]	@ (8005bf4 <TIM_Base_SetConfig+0x12c>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d003      	beq.n	8005bc0 <TIM_Base_SetConfig+0xf8>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4a0f      	ldr	r2, [pc, #60]	@ (8005bf8 <TIM_Base_SetConfig+0x130>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d103      	bne.n	8005bc8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	691a      	ldr	r2, [r3, #16]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2201      	movs	r2, #1
 8005bcc:	615a      	str	r2, [r3, #20]
}
 8005bce:	bf00      	nop
 8005bd0:	3714      	adds	r7, #20
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr
 8005bda:	bf00      	nop
 8005bdc:	40012c00 	.word	0x40012c00
 8005be0:	40000400 	.word	0x40000400
 8005be4:	40000800 	.word	0x40000800
 8005be8:	40000c00 	.word	0x40000c00
 8005bec:	40013400 	.word	0x40013400
 8005bf0:	40014000 	.word	0x40014000
 8005bf4:	40014400 	.word	0x40014400
 8005bf8:	40014800 	.word	0x40014800

08005bfc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b087      	sub	sp, #28
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	60f8      	str	r0, [r7, #12]
 8005c04:	60b9      	str	r1, [r7, #8]
 8005c06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6a1b      	ldr	r3, [r3, #32]
 8005c0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	6a1b      	ldr	r3, [r3, #32]
 8005c12:	f023 0201 	bic.w	r2, r3, #1
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	699b      	ldr	r3, [r3, #24]
 8005c1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	011b      	lsls	r3, r3, #4
 8005c2c:	693a      	ldr	r2, [r7, #16]
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	f023 030a 	bic.w	r3, r3, #10
 8005c38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c3a:	697a      	ldr	r2, [r7, #20]
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	693a      	ldr	r2, [r7, #16]
 8005c46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	697a      	ldr	r2, [r7, #20]
 8005c4c:	621a      	str	r2, [r3, #32]
}
 8005c4e:	bf00      	nop
 8005c50:	371c      	adds	r7, #28
 8005c52:	46bd      	mov	sp, r7
 8005c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c58:	4770      	bx	lr

08005c5a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c5a:	b480      	push	{r7}
 8005c5c:	b087      	sub	sp, #28
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	60f8      	str	r0, [r7, #12]
 8005c62:	60b9      	str	r1, [r7, #8]
 8005c64:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	6a1b      	ldr	r3, [r3, #32]
 8005c6a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6a1b      	ldr	r3, [r3, #32]
 8005c70:	f023 0210 	bic.w	r2, r3, #16
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	699b      	ldr	r3, [r3, #24]
 8005c7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005c84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	031b      	lsls	r3, r3, #12
 8005c8a:	693a      	ldr	r2, [r7, #16]
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005c96:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	011b      	lsls	r3, r3, #4
 8005c9c:	697a      	ldr	r2, [r7, #20]
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	693a      	ldr	r2, [r7, #16]
 8005ca6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	697a      	ldr	r2, [r7, #20]
 8005cac:	621a      	str	r2, [r3, #32]
}
 8005cae:	bf00      	nop
 8005cb0:	371c      	adds	r7, #28
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr

08005cba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005cba:	b480      	push	{r7}
 8005cbc:	b085      	sub	sp, #20
 8005cbe:	af00      	add	r7, sp, #0
 8005cc0:	6078      	str	r0, [r7, #4]
 8005cc2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	689b      	ldr	r3, [r3, #8]
 8005cc8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cd0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005cd2:	683a      	ldr	r2, [r7, #0]
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	f043 0307 	orr.w	r3, r3, #7
 8005cdc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	68fa      	ldr	r2, [r7, #12]
 8005ce2:	609a      	str	r2, [r3, #8]
}
 8005ce4:	bf00      	nop
 8005ce6:	3714      	adds	r7, #20
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr

08005cf0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b087      	sub	sp, #28
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	60f8      	str	r0, [r7, #12]
 8005cf8:	60b9      	str	r1, [r7, #8]
 8005cfa:	607a      	str	r2, [r7, #4]
 8005cfc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	021a      	lsls	r2, r3, #8
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	431a      	orrs	r2, r3
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	697a      	ldr	r2, [r7, #20]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	697a      	ldr	r2, [r7, #20]
 8005d22:	609a      	str	r2, [r3, #8]
}
 8005d24:	bf00      	nop
 8005d26:	371c      	adds	r7, #28
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2e:	4770      	bx	lr

08005d30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b085      	sub	sp, #20
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
 8005d38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d101      	bne.n	8005d48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d44:	2302      	movs	r3, #2
 8005d46:	e068      	b.n	8005e1a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2202      	movs	r2, #2
 8005d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	689b      	ldr	r3, [r3, #8]
 8005d66:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a2e      	ldr	r2, [pc, #184]	@ (8005e28 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d004      	beq.n	8005d7c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a2d      	ldr	r2, [pc, #180]	@ (8005e2c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d108      	bne.n	8005d8e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005d82:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	68fa      	ldr	r2, [r7, #12]
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d94:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	68fa      	ldr	r2, [r7, #12]
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	68fa      	ldr	r2, [r7, #12]
 8005da6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a1e      	ldr	r2, [pc, #120]	@ (8005e28 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d01d      	beq.n	8005dee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dba:	d018      	beq.n	8005dee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a1b      	ldr	r2, [pc, #108]	@ (8005e30 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d013      	beq.n	8005dee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a1a      	ldr	r2, [pc, #104]	@ (8005e34 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d00e      	beq.n	8005dee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a18      	ldr	r2, [pc, #96]	@ (8005e38 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d009      	beq.n	8005dee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a13      	ldr	r2, [pc, #76]	@ (8005e2c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d004      	beq.n	8005dee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a14      	ldr	r2, [pc, #80]	@ (8005e3c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d10c      	bne.n	8005e08 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005df4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	68ba      	ldr	r2, [r7, #8]
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	68ba      	ldr	r2, [r7, #8]
 8005e06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e18:	2300      	movs	r3, #0
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3714      	adds	r7, #20
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e24:	4770      	bx	lr
 8005e26:	bf00      	nop
 8005e28:	40012c00 	.word	0x40012c00
 8005e2c:	40013400 	.word	0x40013400
 8005e30:	40000400 	.word	0x40000400
 8005e34:	40000800 	.word	0x40000800
 8005e38:	40000c00 	.word	0x40000c00
 8005e3c:	40014000 	.word	0x40014000

08005e40 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b083      	sub	sp, #12
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e48:	bf00      	nop
 8005e4a:	370c      	adds	r7, #12
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr

08005e54 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b083      	sub	sp, #12
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e5c:	bf00      	nop
 8005e5e:	370c      	adds	r7, #12
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr

08005e68 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005e70:	bf00      	nop
 8005e72:	370c      	adds	r7, #12
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <__cvt>:
 8005e7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e80:	ec57 6b10 	vmov	r6, r7, d0
 8005e84:	2f00      	cmp	r7, #0
 8005e86:	460c      	mov	r4, r1
 8005e88:	4619      	mov	r1, r3
 8005e8a:	463b      	mov	r3, r7
 8005e8c:	bfbb      	ittet	lt
 8005e8e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005e92:	461f      	movlt	r7, r3
 8005e94:	2300      	movge	r3, #0
 8005e96:	232d      	movlt	r3, #45	@ 0x2d
 8005e98:	700b      	strb	r3, [r1, #0]
 8005e9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e9c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005ea0:	4691      	mov	r9, r2
 8005ea2:	f023 0820 	bic.w	r8, r3, #32
 8005ea6:	bfbc      	itt	lt
 8005ea8:	4632      	movlt	r2, r6
 8005eaa:	4616      	movlt	r6, r2
 8005eac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005eb0:	d005      	beq.n	8005ebe <__cvt+0x42>
 8005eb2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005eb6:	d100      	bne.n	8005eba <__cvt+0x3e>
 8005eb8:	3401      	adds	r4, #1
 8005eba:	2102      	movs	r1, #2
 8005ebc:	e000      	b.n	8005ec0 <__cvt+0x44>
 8005ebe:	2103      	movs	r1, #3
 8005ec0:	ab03      	add	r3, sp, #12
 8005ec2:	9301      	str	r3, [sp, #4]
 8005ec4:	ab02      	add	r3, sp, #8
 8005ec6:	9300      	str	r3, [sp, #0]
 8005ec8:	ec47 6b10 	vmov	d0, r6, r7
 8005ecc:	4653      	mov	r3, sl
 8005ece:	4622      	mov	r2, r4
 8005ed0:	f001 f876 	bl	8006fc0 <_dtoa_r>
 8005ed4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005ed8:	4605      	mov	r5, r0
 8005eda:	d119      	bne.n	8005f10 <__cvt+0x94>
 8005edc:	f019 0f01 	tst.w	r9, #1
 8005ee0:	d00e      	beq.n	8005f00 <__cvt+0x84>
 8005ee2:	eb00 0904 	add.w	r9, r0, r4
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	2300      	movs	r3, #0
 8005eea:	4630      	mov	r0, r6
 8005eec:	4639      	mov	r1, r7
 8005eee:	f7fa fdeb 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ef2:	b108      	cbz	r0, 8005ef8 <__cvt+0x7c>
 8005ef4:	f8cd 900c 	str.w	r9, [sp, #12]
 8005ef8:	2230      	movs	r2, #48	@ 0x30
 8005efa:	9b03      	ldr	r3, [sp, #12]
 8005efc:	454b      	cmp	r3, r9
 8005efe:	d31e      	bcc.n	8005f3e <__cvt+0xc2>
 8005f00:	9b03      	ldr	r3, [sp, #12]
 8005f02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005f04:	1b5b      	subs	r3, r3, r5
 8005f06:	4628      	mov	r0, r5
 8005f08:	6013      	str	r3, [r2, #0]
 8005f0a:	b004      	add	sp, #16
 8005f0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f10:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005f14:	eb00 0904 	add.w	r9, r0, r4
 8005f18:	d1e5      	bne.n	8005ee6 <__cvt+0x6a>
 8005f1a:	7803      	ldrb	r3, [r0, #0]
 8005f1c:	2b30      	cmp	r3, #48	@ 0x30
 8005f1e:	d10a      	bne.n	8005f36 <__cvt+0xba>
 8005f20:	2200      	movs	r2, #0
 8005f22:	2300      	movs	r3, #0
 8005f24:	4630      	mov	r0, r6
 8005f26:	4639      	mov	r1, r7
 8005f28:	f7fa fdce 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f2c:	b918      	cbnz	r0, 8005f36 <__cvt+0xba>
 8005f2e:	f1c4 0401 	rsb	r4, r4, #1
 8005f32:	f8ca 4000 	str.w	r4, [sl]
 8005f36:	f8da 3000 	ldr.w	r3, [sl]
 8005f3a:	4499      	add	r9, r3
 8005f3c:	e7d3      	b.n	8005ee6 <__cvt+0x6a>
 8005f3e:	1c59      	adds	r1, r3, #1
 8005f40:	9103      	str	r1, [sp, #12]
 8005f42:	701a      	strb	r2, [r3, #0]
 8005f44:	e7d9      	b.n	8005efa <__cvt+0x7e>

08005f46 <__exponent>:
 8005f46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f48:	2900      	cmp	r1, #0
 8005f4a:	bfba      	itte	lt
 8005f4c:	4249      	neglt	r1, r1
 8005f4e:	232d      	movlt	r3, #45	@ 0x2d
 8005f50:	232b      	movge	r3, #43	@ 0x2b
 8005f52:	2909      	cmp	r1, #9
 8005f54:	7002      	strb	r2, [r0, #0]
 8005f56:	7043      	strb	r3, [r0, #1]
 8005f58:	dd29      	ble.n	8005fae <__exponent+0x68>
 8005f5a:	f10d 0307 	add.w	r3, sp, #7
 8005f5e:	461d      	mov	r5, r3
 8005f60:	270a      	movs	r7, #10
 8005f62:	461a      	mov	r2, r3
 8005f64:	fbb1 f6f7 	udiv	r6, r1, r7
 8005f68:	fb07 1416 	mls	r4, r7, r6, r1
 8005f6c:	3430      	adds	r4, #48	@ 0x30
 8005f6e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005f72:	460c      	mov	r4, r1
 8005f74:	2c63      	cmp	r4, #99	@ 0x63
 8005f76:	f103 33ff 	add.w	r3, r3, #4294967295
 8005f7a:	4631      	mov	r1, r6
 8005f7c:	dcf1      	bgt.n	8005f62 <__exponent+0x1c>
 8005f7e:	3130      	adds	r1, #48	@ 0x30
 8005f80:	1e94      	subs	r4, r2, #2
 8005f82:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005f86:	1c41      	adds	r1, r0, #1
 8005f88:	4623      	mov	r3, r4
 8005f8a:	42ab      	cmp	r3, r5
 8005f8c:	d30a      	bcc.n	8005fa4 <__exponent+0x5e>
 8005f8e:	f10d 0309 	add.w	r3, sp, #9
 8005f92:	1a9b      	subs	r3, r3, r2
 8005f94:	42ac      	cmp	r4, r5
 8005f96:	bf88      	it	hi
 8005f98:	2300      	movhi	r3, #0
 8005f9a:	3302      	adds	r3, #2
 8005f9c:	4403      	add	r3, r0
 8005f9e:	1a18      	subs	r0, r3, r0
 8005fa0:	b003      	add	sp, #12
 8005fa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fa4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005fa8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005fac:	e7ed      	b.n	8005f8a <__exponent+0x44>
 8005fae:	2330      	movs	r3, #48	@ 0x30
 8005fb0:	3130      	adds	r1, #48	@ 0x30
 8005fb2:	7083      	strb	r3, [r0, #2]
 8005fb4:	70c1      	strb	r1, [r0, #3]
 8005fb6:	1d03      	adds	r3, r0, #4
 8005fb8:	e7f1      	b.n	8005f9e <__exponent+0x58>
	...

08005fbc <_printf_float>:
 8005fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fc0:	b08d      	sub	sp, #52	@ 0x34
 8005fc2:	460c      	mov	r4, r1
 8005fc4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005fc8:	4616      	mov	r6, r2
 8005fca:	461f      	mov	r7, r3
 8005fcc:	4605      	mov	r5, r0
 8005fce:	f000 feef 	bl	8006db0 <_localeconv_r>
 8005fd2:	6803      	ldr	r3, [r0, #0]
 8005fd4:	9304      	str	r3, [sp, #16]
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	f7fa f94a 	bl	8000270 <strlen>
 8005fdc:	2300      	movs	r3, #0
 8005fde:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fe0:	f8d8 3000 	ldr.w	r3, [r8]
 8005fe4:	9005      	str	r0, [sp, #20]
 8005fe6:	3307      	adds	r3, #7
 8005fe8:	f023 0307 	bic.w	r3, r3, #7
 8005fec:	f103 0208 	add.w	r2, r3, #8
 8005ff0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005ff4:	f8d4 b000 	ldr.w	fp, [r4]
 8005ff8:	f8c8 2000 	str.w	r2, [r8]
 8005ffc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006000:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006004:	9307      	str	r3, [sp, #28]
 8006006:	f8cd 8018 	str.w	r8, [sp, #24]
 800600a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800600e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006012:	4b9c      	ldr	r3, [pc, #624]	@ (8006284 <_printf_float+0x2c8>)
 8006014:	f04f 32ff 	mov.w	r2, #4294967295
 8006018:	f7fa fd88 	bl	8000b2c <__aeabi_dcmpun>
 800601c:	bb70      	cbnz	r0, 800607c <_printf_float+0xc0>
 800601e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006022:	4b98      	ldr	r3, [pc, #608]	@ (8006284 <_printf_float+0x2c8>)
 8006024:	f04f 32ff 	mov.w	r2, #4294967295
 8006028:	f7fa fd62 	bl	8000af0 <__aeabi_dcmple>
 800602c:	bb30      	cbnz	r0, 800607c <_printf_float+0xc0>
 800602e:	2200      	movs	r2, #0
 8006030:	2300      	movs	r3, #0
 8006032:	4640      	mov	r0, r8
 8006034:	4649      	mov	r1, r9
 8006036:	f7fa fd51 	bl	8000adc <__aeabi_dcmplt>
 800603a:	b110      	cbz	r0, 8006042 <_printf_float+0x86>
 800603c:	232d      	movs	r3, #45	@ 0x2d
 800603e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006042:	4a91      	ldr	r2, [pc, #580]	@ (8006288 <_printf_float+0x2cc>)
 8006044:	4b91      	ldr	r3, [pc, #580]	@ (800628c <_printf_float+0x2d0>)
 8006046:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800604a:	bf94      	ite	ls
 800604c:	4690      	movls	r8, r2
 800604e:	4698      	movhi	r8, r3
 8006050:	2303      	movs	r3, #3
 8006052:	6123      	str	r3, [r4, #16]
 8006054:	f02b 0304 	bic.w	r3, fp, #4
 8006058:	6023      	str	r3, [r4, #0]
 800605a:	f04f 0900 	mov.w	r9, #0
 800605e:	9700      	str	r7, [sp, #0]
 8006060:	4633      	mov	r3, r6
 8006062:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006064:	4621      	mov	r1, r4
 8006066:	4628      	mov	r0, r5
 8006068:	f000 f9d2 	bl	8006410 <_printf_common>
 800606c:	3001      	adds	r0, #1
 800606e:	f040 808d 	bne.w	800618c <_printf_float+0x1d0>
 8006072:	f04f 30ff 	mov.w	r0, #4294967295
 8006076:	b00d      	add	sp, #52	@ 0x34
 8006078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800607c:	4642      	mov	r2, r8
 800607e:	464b      	mov	r3, r9
 8006080:	4640      	mov	r0, r8
 8006082:	4649      	mov	r1, r9
 8006084:	f7fa fd52 	bl	8000b2c <__aeabi_dcmpun>
 8006088:	b140      	cbz	r0, 800609c <_printf_float+0xe0>
 800608a:	464b      	mov	r3, r9
 800608c:	2b00      	cmp	r3, #0
 800608e:	bfbc      	itt	lt
 8006090:	232d      	movlt	r3, #45	@ 0x2d
 8006092:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006096:	4a7e      	ldr	r2, [pc, #504]	@ (8006290 <_printf_float+0x2d4>)
 8006098:	4b7e      	ldr	r3, [pc, #504]	@ (8006294 <_printf_float+0x2d8>)
 800609a:	e7d4      	b.n	8006046 <_printf_float+0x8a>
 800609c:	6863      	ldr	r3, [r4, #4]
 800609e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80060a2:	9206      	str	r2, [sp, #24]
 80060a4:	1c5a      	adds	r2, r3, #1
 80060a6:	d13b      	bne.n	8006120 <_printf_float+0x164>
 80060a8:	2306      	movs	r3, #6
 80060aa:	6063      	str	r3, [r4, #4]
 80060ac:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80060b0:	2300      	movs	r3, #0
 80060b2:	6022      	str	r2, [r4, #0]
 80060b4:	9303      	str	r3, [sp, #12]
 80060b6:	ab0a      	add	r3, sp, #40	@ 0x28
 80060b8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80060bc:	ab09      	add	r3, sp, #36	@ 0x24
 80060be:	9300      	str	r3, [sp, #0]
 80060c0:	6861      	ldr	r1, [r4, #4]
 80060c2:	ec49 8b10 	vmov	d0, r8, r9
 80060c6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80060ca:	4628      	mov	r0, r5
 80060cc:	f7ff fed6 	bl	8005e7c <__cvt>
 80060d0:	9b06      	ldr	r3, [sp, #24]
 80060d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80060d4:	2b47      	cmp	r3, #71	@ 0x47
 80060d6:	4680      	mov	r8, r0
 80060d8:	d129      	bne.n	800612e <_printf_float+0x172>
 80060da:	1cc8      	adds	r0, r1, #3
 80060dc:	db02      	blt.n	80060e4 <_printf_float+0x128>
 80060de:	6863      	ldr	r3, [r4, #4]
 80060e0:	4299      	cmp	r1, r3
 80060e2:	dd41      	ble.n	8006168 <_printf_float+0x1ac>
 80060e4:	f1aa 0a02 	sub.w	sl, sl, #2
 80060e8:	fa5f fa8a 	uxtb.w	sl, sl
 80060ec:	3901      	subs	r1, #1
 80060ee:	4652      	mov	r2, sl
 80060f0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80060f4:	9109      	str	r1, [sp, #36]	@ 0x24
 80060f6:	f7ff ff26 	bl	8005f46 <__exponent>
 80060fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80060fc:	1813      	adds	r3, r2, r0
 80060fe:	2a01      	cmp	r2, #1
 8006100:	4681      	mov	r9, r0
 8006102:	6123      	str	r3, [r4, #16]
 8006104:	dc02      	bgt.n	800610c <_printf_float+0x150>
 8006106:	6822      	ldr	r2, [r4, #0]
 8006108:	07d2      	lsls	r2, r2, #31
 800610a:	d501      	bpl.n	8006110 <_printf_float+0x154>
 800610c:	3301      	adds	r3, #1
 800610e:	6123      	str	r3, [r4, #16]
 8006110:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006114:	2b00      	cmp	r3, #0
 8006116:	d0a2      	beq.n	800605e <_printf_float+0xa2>
 8006118:	232d      	movs	r3, #45	@ 0x2d
 800611a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800611e:	e79e      	b.n	800605e <_printf_float+0xa2>
 8006120:	9a06      	ldr	r2, [sp, #24]
 8006122:	2a47      	cmp	r2, #71	@ 0x47
 8006124:	d1c2      	bne.n	80060ac <_printf_float+0xf0>
 8006126:	2b00      	cmp	r3, #0
 8006128:	d1c0      	bne.n	80060ac <_printf_float+0xf0>
 800612a:	2301      	movs	r3, #1
 800612c:	e7bd      	b.n	80060aa <_printf_float+0xee>
 800612e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006132:	d9db      	bls.n	80060ec <_printf_float+0x130>
 8006134:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006138:	d118      	bne.n	800616c <_printf_float+0x1b0>
 800613a:	2900      	cmp	r1, #0
 800613c:	6863      	ldr	r3, [r4, #4]
 800613e:	dd0b      	ble.n	8006158 <_printf_float+0x19c>
 8006140:	6121      	str	r1, [r4, #16]
 8006142:	b913      	cbnz	r3, 800614a <_printf_float+0x18e>
 8006144:	6822      	ldr	r2, [r4, #0]
 8006146:	07d0      	lsls	r0, r2, #31
 8006148:	d502      	bpl.n	8006150 <_printf_float+0x194>
 800614a:	3301      	adds	r3, #1
 800614c:	440b      	add	r3, r1
 800614e:	6123      	str	r3, [r4, #16]
 8006150:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006152:	f04f 0900 	mov.w	r9, #0
 8006156:	e7db      	b.n	8006110 <_printf_float+0x154>
 8006158:	b913      	cbnz	r3, 8006160 <_printf_float+0x1a4>
 800615a:	6822      	ldr	r2, [r4, #0]
 800615c:	07d2      	lsls	r2, r2, #31
 800615e:	d501      	bpl.n	8006164 <_printf_float+0x1a8>
 8006160:	3302      	adds	r3, #2
 8006162:	e7f4      	b.n	800614e <_printf_float+0x192>
 8006164:	2301      	movs	r3, #1
 8006166:	e7f2      	b.n	800614e <_printf_float+0x192>
 8006168:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800616c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800616e:	4299      	cmp	r1, r3
 8006170:	db05      	blt.n	800617e <_printf_float+0x1c2>
 8006172:	6823      	ldr	r3, [r4, #0]
 8006174:	6121      	str	r1, [r4, #16]
 8006176:	07d8      	lsls	r0, r3, #31
 8006178:	d5ea      	bpl.n	8006150 <_printf_float+0x194>
 800617a:	1c4b      	adds	r3, r1, #1
 800617c:	e7e7      	b.n	800614e <_printf_float+0x192>
 800617e:	2900      	cmp	r1, #0
 8006180:	bfd4      	ite	le
 8006182:	f1c1 0202 	rsble	r2, r1, #2
 8006186:	2201      	movgt	r2, #1
 8006188:	4413      	add	r3, r2
 800618a:	e7e0      	b.n	800614e <_printf_float+0x192>
 800618c:	6823      	ldr	r3, [r4, #0]
 800618e:	055a      	lsls	r2, r3, #21
 8006190:	d407      	bmi.n	80061a2 <_printf_float+0x1e6>
 8006192:	6923      	ldr	r3, [r4, #16]
 8006194:	4642      	mov	r2, r8
 8006196:	4631      	mov	r1, r6
 8006198:	4628      	mov	r0, r5
 800619a:	47b8      	blx	r7
 800619c:	3001      	adds	r0, #1
 800619e:	d12b      	bne.n	80061f8 <_printf_float+0x23c>
 80061a0:	e767      	b.n	8006072 <_printf_float+0xb6>
 80061a2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80061a6:	f240 80dd 	bls.w	8006364 <_printf_float+0x3a8>
 80061aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80061ae:	2200      	movs	r2, #0
 80061b0:	2300      	movs	r3, #0
 80061b2:	f7fa fc89 	bl	8000ac8 <__aeabi_dcmpeq>
 80061b6:	2800      	cmp	r0, #0
 80061b8:	d033      	beq.n	8006222 <_printf_float+0x266>
 80061ba:	4a37      	ldr	r2, [pc, #220]	@ (8006298 <_printf_float+0x2dc>)
 80061bc:	2301      	movs	r3, #1
 80061be:	4631      	mov	r1, r6
 80061c0:	4628      	mov	r0, r5
 80061c2:	47b8      	blx	r7
 80061c4:	3001      	adds	r0, #1
 80061c6:	f43f af54 	beq.w	8006072 <_printf_float+0xb6>
 80061ca:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80061ce:	4543      	cmp	r3, r8
 80061d0:	db02      	blt.n	80061d8 <_printf_float+0x21c>
 80061d2:	6823      	ldr	r3, [r4, #0]
 80061d4:	07d8      	lsls	r0, r3, #31
 80061d6:	d50f      	bpl.n	80061f8 <_printf_float+0x23c>
 80061d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061dc:	4631      	mov	r1, r6
 80061de:	4628      	mov	r0, r5
 80061e0:	47b8      	blx	r7
 80061e2:	3001      	adds	r0, #1
 80061e4:	f43f af45 	beq.w	8006072 <_printf_float+0xb6>
 80061e8:	f04f 0900 	mov.w	r9, #0
 80061ec:	f108 38ff 	add.w	r8, r8, #4294967295
 80061f0:	f104 0a1a 	add.w	sl, r4, #26
 80061f4:	45c8      	cmp	r8, r9
 80061f6:	dc09      	bgt.n	800620c <_printf_float+0x250>
 80061f8:	6823      	ldr	r3, [r4, #0]
 80061fa:	079b      	lsls	r3, r3, #30
 80061fc:	f100 8103 	bmi.w	8006406 <_printf_float+0x44a>
 8006200:	68e0      	ldr	r0, [r4, #12]
 8006202:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006204:	4298      	cmp	r0, r3
 8006206:	bfb8      	it	lt
 8006208:	4618      	movlt	r0, r3
 800620a:	e734      	b.n	8006076 <_printf_float+0xba>
 800620c:	2301      	movs	r3, #1
 800620e:	4652      	mov	r2, sl
 8006210:	4631      	mov	r1, r6
 8006212:	4628      	mov	r0, r5
 8006214:	47b8      	blx	r7
 8006216:	3001      	adds	r0, #1
 8006218:	f43f af2b 	beq.w	8006072 <_printf_float+0xb6>
 800621c:	f109 0901 	add.w	r9, r9, #1
 8006220:	e7e8      	b.n	80061f4 <_printf_float+0x238>
 8006222:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006224:	2b00      	cmp	r3, #0
 8006226:	dc39      	bgt.n	800629c <_printf_float+0x2e0>
 8006228:	4a1b      	ldr	r2, [pc, #108]	@ (8006298 <_printf_float+0x2dc>)
 800622a:	2301      	movs	r3, #1
 800622c:	4631      	mov	r1, r6
 800622e:	4628      	mov	r0, r5
 8006230:	47b8      	blx	r7
 8006232:	3001      	adds	r0, #1
 8006234:	f43f af1d 	beq.w	8006072 <_printf_float+0xb6>
 8006238:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800623c:	ea59 0303 	orrs.w	r3, r9, r3
 8006240:	d102      	bne.n	8006248 <_printf_float+0x28c>
 8006242:	6823      	ldr	r3, [r4, #0]
 8006244:	07d9      	lsls	r1, r3, #31
 8006246:	d5d7      	bpl.n	80061f8 <_printf_float+0x23c>
 8006248:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800624c:	4631      	mov	r1, r6
 800624e:	4628      	mov	r0, r5
 8006250:	47b8      	blx	r7
 8006252:	3001      	adds	r0, #1
 8006254:	f43f af0d 	beq.w	8006072 <_printf_float+0xb6>
 8006258:	f04f 0a00 	mov.w	sl, #0
 800625c:	f104 0b1a 	add.w	fp, r4, #26
 8006260:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006262:	425b      	negs	r3, r3
 8006264:	4553      	cmp	r3, sl
 8006266:	dc01      	bgt.n	800626c <_printf_float+0x2b0>
 8006268:	464b      	mov	r3, r9
 800626a:	e793      	b.n	8006194 <_printf_float+0x1d8>
 800626c:	2301      	movs	r3, #1
 800626e:	465a      	mov	r2, fp
 8006270:	4631      	mov	r1, r6
 8006272:	4628      	mov	r0, r5
 8006274:	47b8      	blx	r7
 8006276:	3001      	adds	r0, #1
 8006278:	f43f aefb 	beq.w	8006072 <_printf_float+0xb6>
 800627c:	f10a 0a01 	add.w	sl, sl, #1
 8006280:	e7ee      	b.n	8006260 <_printf_float+0x2a4>
 8006282:	bf00      	nop
 8006284:	7fefffff 	.word	0x7fefffff
 8006288:	0800a800 	.word	0x0800a800
 800628c:	0800a804 	.word	0x0800a804
 8006290:	0800a808 	.word	0x0800a808
 8006294:	0800a80c 	.word	0x0800a80c
 8006298:	0800a810 	.word	0x0800a810
 800629c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800629e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80062a2:	4553      	cmp	r3, sl
 80062a4:	bfa8      	it	ge
 80062a6:	4653      	movge	r3, sl
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	4699      	mov	r9, r3
 80062ac:	dc36      	bgt.n	800631c <_printf_float+0x360>
 80062ae:	f04f 0b00 	mov.w	fp, #0
 80062b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80062b6:	f104 021a 	add.w	r2, r4, #26
 80062ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80062bc:	9306      	str	r3, [sp, #24]
 80062be:	eba3 0309 	sub.w	r3, r3, r9
 80062c2:	455b      	cmp	r3, fp
 80062c4:	dc31      	bgt.n	800632a <_printf_float+0x36e>
 80062c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062c8:	459a      	cmp	sl, r3
 80062ca:	dc3a      	bgt.n	8006342 <_printf_float+0x386>
 80062cc:	6823      	ldr	r3, [r4, #0]
 80062ce:	07da      	lsls	r2, r3, #31
 80062d0:	d437      	bmi.n	8006342 <_printf_float+0x386>
 80062d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062d4:	ebaa 0903 	sub.w	r9, sl, r3
 80062d8:	9b06      	ldr	r3, [sp, #24]
 80062da:	ebaa 0303 	sub.w	r3, sl, r3
 80062de:	4599      	cmp	r9, r3
 80062e0:	bfa8      	it	ge
 80062e2:	4699      	movge	r9, r3
 80062e4:	f1b9 0f00 	cmp.w	r9, #0
 80062e8:	dc33      	bgt.n	8006352 <_printf_float+0x396>
 80062ea:	f04f 0800 	mov.w	r8, #0
 80062ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80062f2:	f104 0b1a 	add.w	fp, r4, #26
 80062f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062f8:	ebaa 0303 	sub.w	r3, sl, r3
 80062fc:	eba3 0309 	sub.w	r3, r3, r9
 8006300:	4543      	cmp	r3, r8
 8006302:	f77f af79 	ble.w	80061f8 <_printf_float+0x23c>
 8006306:	2301      	movs	r3, #1
 8006308:	465a      	mov	r2, fp
 800630a:	4631      	mov	r1, r6
 800630c:	4628      	mov	r0, r5
 800630e:	47b8      	blx	r7
 8006310:	3001      	adds	r0, #1
 8006312:	f43f aeae 	beq.w	8006072 <_printf_float+0xb6>
 8006316:	f108 0801 	add.w	r8, r8, #1
 800631a:	e7ec      	b.n	80062f6 <_printf_float+0x33a>
 800631c:	4642      	mov	r2, r8
 800631e:	4631      	mov	r1, r6
 8006320:	4628      	mov	r0, r5
 8006322:	47b8      	blx	r7
 8006324:	3001      	adds	r0, #1
 8006326:	d1c2      	bne.n	80062ae <_printf_float+0x2f2>
 8006328:	e6a3      	b.n	8006072 <_printf_float+0xb6>
 800632a:	2301      	movs	r3, #1
 800632c:	4631      	mov	r1, r6
 800632e:	4628      	mov	r0, r5
 8006330:	9206      	str	r2, [sp, #24]
 8006332:	47b8      	blx	r7
 8006334:	3001      	adds	r0, #1
 8006336:	f43f ae9c 	beq.w	8006072 <_printf_float+0xb6>
 800633a:	9a06      	ldr	r2, [sp, #24]
 800633c:	f10b 0b01 	add.w	fp, fp, #1
 8006340:	e7bb      	b.n	80062ba <_printf_float+0x2fe>
 8006342:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006346:	4631      	mov	r1, r6
 8006348:	4628      	mov	r0, r5
 800634a:	47b8      	blx	r7
 800634c:	3001      	adds	r0, #1
 800634e:	d1c0      	bne.n	80062d2 <_printf_float+0x316>
 8006350:	e68f      	b.n	8006072 <_printf_float+0xb6>
 8006352:	9a06      	ldr	r2, [sp, #24]
 8006354:	464b      	mov	r3, r9
 8006356:	4442      	add	r2, r8
 8006358:	4631      	mov	r1, r6
 800635a:	4628      	mov	r0, r5
 800635c:	47b8      	blx	r7
 800635e:	3001      	adds	r0, #1
 8006360:	d1c3      	bne.n	80062ea <_printf_float+0x32e>
 8006362:	e686      	b.n	8006072 <_printf_float+0xb6>
 8006364:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006368:	f1ba 0f01 	cmp.w	sl, #1
 800636c:	dc01      	bgt.n	8006372 <_printf_float+0x3b6>
 800636e:	07db      	lsls	r3, r3, #31
 8006370:	d536      	bpl.n	80063e0 <_printf_float+0x424>
 8006372:	2301      	movs	r3, #1
 8006374:	4642      	mov	r2, r8
 8006376:	4631      	mov	r1, r6
 8006378:	4628      	mov	r0, r5
 800637a:	47b8      	blx	r7
 800637c:	3001      	adds	r0, #1
 800637e:	f43f ae78 	beq.w	8006072 <_printf_float+0xb6>
 8006382:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006386:	4631      	mov	r1, r6
 8006388:	4628      	mov	r0, r5
 800638a:	47b8      	blx	r7
 800638c:	3001      	adds	r0, #1
 800638e:	f43f ae70 	beq.w	8006072 <_printf_float+0xb6>
 8006392:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006396:	2200      	movs	r2, #0
 8006398:	2300      	movs	r3, #0
 800639a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800639e:	f7fa fb93 	bl	8000ac8 <__aeabi_dcmpeq>
 80063a2:	b9c0      	cbnz	r0, 80063d6 <_printf_float+0x41a>
 80063a4:	4653      	mov	r3, sl
 80063a6:	f108 0201 	add.w	r2, r8, #1
 80063aa:	4631      	mov	r1, r6
 80063ac:	4628      	mov	r0, r5
 80063ae:	47b8      	blx	r7
 80063b0:	3001      	adds	r0, #1
 80063b2:	d10c      	bne.n	80063ce <_printf_float+0x412>
 80063b4:	e65d      	b.n	8006072 <_printf_float+0xb6>
 80063b6:	2301      	movs	r3, #1
 80063b8:	465a      	mov	r2, fp
 80063ba:	4631      	mov	r1, r6
 80063bc:	4628      	mov	r0, r5
 80063be:	47b8      	blx	r7
 80063c0:	3001      	adds	r0, #1
 80063c2:	f43f ae56 	beq.w	8006072 <_printf_float+0xb6>
 80063c6:	f108 0801 	add.w	r8, r8, #1
 80063ca:	45d0      	cmp	r8, sl
 80063cc:	dbf3      	blt.n	80063b6 <_printf_float+0x3fa>
 80063ce:	464b      	mov	r3, r9
 80063d0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80063d4:	e6df      	b.n	8006196 <_printf_float+0x1da>
 80063d6:	f04f 0800 	mov.w	r8, #0
 80063da:	f104 0b1a 	add.w	fp, r4, #26
 80063de:	e7f4      	b.n	80063ca <_printf_float+0x40e>
 80063e0:	2301      	movs	r3, #1
 80063e2:	4642      	mov	r2, r8
 80063e4:	e7e1      	b.n	80063aa <_printf_float+0x3ee>
 80063e6:	2301      	movs	r3, #1
 80063e8:	464a      	mov	r2, r9
 80063ea:	4631      	mov	r1, r6
 80063ec:	4628      	mov	r0, r5
 80063ee:	47b8      	blx	r7
 80063f0:	3001      	adds	r0, #1
 80063f2:	f43f ae3e 	beq.w	8006072 <_printf_float+0xb6>
 80063f6:	f108 0801 	add.w	r8, r8, #1
 80063fa:	68e3      	ldr	r3, [r4, #12]
 80063fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80063fe:	1a5b      	subs	r3, r3, r1
 8006400:	4543      	cmp	r3, r8
 8006402:	dcf0      	bgt.n	80063e6 <_printf_float+0x42a>
 8006404:	e6fc      	b.n	8006200 <_printf_float+0x244>
 8006406:	f04f 0800 	mov.w	r8, #0
 800640a:	f104 0919 	add.w	r9, r4, #25
 800640e:	e7f4      	b.n	80063fa <_printf_float+0x43e>

08006410 <_printf_common>:
 8006410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006414:	4616      	mov	r6, r2
 8006416:	4698      	mov	r8, r3
 8006418:	688a      	ldr	r2, [r1, #8]
 800641a:	690b      	ldr	r3, [r1, #16]
 800641c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006420:	4293      	cmp	r3, r2
 8006422:	bfb8      	it	lt
 8006424:	4613      	movlt	r3, r2
 8006426:	6033      	str	r3, [r6, #0]
 8006428:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800642c:	4607      	mov	r7, r0
 800642e:	460c      	mov	r4, r1
 8006430:	b10a      	cbz	r2, 8006436 <_printf_common+0x26>
 8006432:	3301      	adds	r3, #1
 8006434:	6033      	str	r3, [r6, #0]
 8006436:	6823      	ldr	r3, [r4, #0]
 8006438:	0699      	lsls	r1, r3, #26
 800643a:	bf42      	ittt	mi
 800643c:	6833      	ldrmi	r3, [r6, #0]
 800643e:	3302      	addmi	r3, #2
 8006440:	6033      	strmi	r3, [r6, #0]
 8006442:	6825      	ldr	r5, [r4, #0]
 8006444:	f015 0506 	ands.w	r5, r5, #6
 8006448:	d106      	bne.n	8006458 <_printf_common+0x48>
 800644a:	f104 0a19 	add.w	sl, r4, #25
 800644e:	68e3      	ldr	r3, [r4, #12]
 8006450:	6832      	ldr	r2, [r6, #0]
 8006452:	1a9b      	subs	r3, r3, r2
 8006454:	42ab      	cmp	r3, r5
 8006456:	dc26      	bgt.n	80064a6 <_printf_common+0x96>
 8006458:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800645c:	6822      	ldr	r2, [r4, #0]
 800645e:	3b00      	subs	r3, #0
 8006460:	bf18      	it	ne
 8006462:	2301      	movne	r3, #1
 8006464:	0692      	lsls	r2, r2, #26
 8006466:	d42b      	bmi.n	80064c0 <_printf_common+0xb0>
 8006468:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800646c:	4641      	mov	r1, r8
 800646e:	4638      	mov	r0, r7
 8006470:	47c8      	blx	r9
 8006472:	3001      	adds	r0, #1
 8006474:	d01e      	beq.n	80064b4 <_printf_common+0xa4>
 8006476:	6823      	ldr	r3, [r4, #0]
 8006478:	6922      	ldr	r2, [r4, #16]
 800647a:	f003 0306 	and.w	r3, r3, #6
 800647e:	2b04      	cmp	r3, #4
 8006480:	bf02      	ittt	eq
 8006482:	68e5      	ldreq	r5, [r4, #12]
 8006484:	6833      	ldreq	r3, [r6, #0]
 8006486:	1aed      	subeq	r5, r5, r3
 8006488:	68a3      	ldr	r3, [r4, #8]
 800648a:	bf0c      	ite	eq
 800648c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006490:	2500      	movne	r5, #0
 8006492:	4293      	cmp	r3, r2
 8006494:	bfc4      	itt	gt
 8006496:	1a9b      	subgt	r3, r3, r2
 8006498:	18ed      	addgt	r5, r5, r3
 800649a:	2600      	movs	r6, #0
 800649c:	341a      	adds	r4, #26
 800649e:	42b5      	cmp	r5, r6
 80064a0:	d11a      	bne.n	80064d8 <_printf_common+0xc8>
 80064a2:	2000      	movs	r0, #0
 80064a4:	e008      	b.n	80064b8 <_printf_common+0xa8>
 80064a6:	2301      	movs	r3, #1
 80064a8:	4652      	mov	r2, sl
 80064aa:	4641      	mov	r1, r8
 80064ac:	4638      	mov	r0, r7
 80064ae:	47c8      	blx	r9
 80064b0:	3001      	adds	r0, #1
 80064b2:	d103      	bne.n	80064bc <_printf_common+0xac>
 80064b4:	f04f 30ff 	mov.w	r0, #4294967295
 80064b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064bc:	3501      	adds	r5, #1
 80064be:	e7c6      	b.n	800644e <_printf_common+0x3e>
 80064c0:	18e1      	adds	r1, r4, r3
 80064c2:	1c5a      	adds	r2, r3, #1
 80064c4:	2030      	movs	r0, #48	@ 0x30
 80064c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80064ca:	4422      	add	r2, r4
 80064cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80064d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80064d4:	3302      	adds	r3, #2
 80064d6:	e7c7      	b.n	8006468 <_printf_common+0x58>
 80064d8:	2301      	movs	r3, #1
 80064da:	4622      	mov	r2, r4
 80064dc:	4641      	mov	r1, r8
 80064de:	4638      	mov	r0, r7
 80064e0:	47c8      	blx	r9
 80064e2:	3001      	adds	r0, #1
 80064e4:	d0e6      	beq.n	80064b4 <_printf_common+0xa4>
 80064e6:	3601      	adds	r6, #1
 80064e8:	e7d9      	b.n	800649e <_printf_common+0x8e>
	...

080064ec <_printf_i>:
 80064ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064f0:	7e0f      	ldrb	r7, [r1, #24]
 80064f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80064f4:	2f78      	cmp	r7, #120	@ 0x78
 80064f6:	4691      	mov	r9, r2
 80064f8:	4680      	mov	r8, r0
 80064fa:	460c      	mov	r4, r1
 80064fc:	469a      	mov	sl, r3
 80064fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006502:	d807      	bhi.n	8006514 <_printf_i+0x28>
 8006504:	2f62      	cmp	r7, #98	@ 0x62
 8006506:	d80a      	bhi.n	800651e <_printf_i+0x32>
 8006508:	2f00      	cmp	r7, #0
 800650a:	f000 80d2 	beq.w	80066b2 <_printf_i+0x1c6>
 800650e:	2f58      	cmp	r7, #88	@ 0x58
 8006510:	f000 80b9 	beq.w	8006686 <_printf_i+0x19a>
 8006514:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006518:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800651c:	e03a      	b.n	8006594 <_printf_i+0xa8>
 800651e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006522:	2b15      	cmp	r3, #21
 8006524:	d8f6      	bhi.n	8006514 <_printf_i+0x28>
 8006526:	a101      	add	r1, pc, #4	@ (adr r1, 800652c <_printf_i+0x40>)
 8006528:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800652c:	08006585 	.word	0x08006585
 8006530:	08006599 	.word	0x08006599
 8006534:	08006515 	.word	0x08006515
 8006538:	08006515 	.word	0x08006515
 800653c:	08006515 	.word	0x08006515
 8006540:	08006515 	.word	0x08006515
 8006544:	08006599 	.word	0x08006599
 8006548:	08006515 	.word	0x08006515
 800654c:	08006515 	.word	0x08006515
 8006550:	08006515 	.word	0x08006515
 8006554:	08006515 	.word	0x08006515
 8006558:	08006699 	.word	0x08006699
 800655c:	080065c3 	.word	0x080065c3
 8006560:	08006653 	.word	0x08006653
 8006564:	08006515 	.word	0x08006515
 8006568:	08006515 	.word	0x08006515
 800656c:	080066bb 	.word	0x080066bb
 8006570:	08006515 	.word	0x08006515
 8006574:	080065c3 	.word	0x080065c3
 8006578:	08006515 	.word	0x08006515
 800657c:	08006515 	.word	0x08006515
 8006580:	0800665b 	.word	0x0800665b
 8006584:	6833      	ldr	r3, [r6, #0]
 8006586:	1d1a      	adds	r2, r3, #4
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	6032      	str	r2, [r6, #0]
 800658c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006590:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006594:	2301      	movs	r3, #1
 8006596:	e09d      	b.n	80066d4 <_printf_i+0x1e8>
 8006598:	6833      	ldr	r3, [r6, #0]
 800659a:	6820      	ldr	r0, [r4, #0]
 800659c:	1d19      	adds	r1, r3, #4
 800659e:	6031      	str	r1, [r6, #0]
 80065a0:	0606      	lsls	r6, r0, #24
 80065a2:	d501      	bpl.n	80065a8 <_printf_i+0xbc>
 80065a4:	681d      	ldr	r5, [r3, #0]
 80065a6:	e003      	b.n	80065b0 <_printf_i+0xc4>
 80065a8:	0645      	lsls	r5, r0, #25
 80065aa:	d5fb      	bpl.n	80065a4 <_printf_i+0xb8>
 80065ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80065b0:	2d00      	cmp	r5, #0
 80065b2:	da03      	bge.n	80065bc <_printf_i+0xd0>
 80065b4:	232d      	movs	r3, #45	@ 0x2d
 80065b6:	426d      	negs	r5, r5
 80065b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065bc:	4859      	ldr	r0, [pc, #356]	@ (8006724 <_printf_i+0x238>)
 80065be:	230a      	movs	r3, #10
 80065c0:	e011      	b.n	80065e6 <_printf_i+0xfa>
 80065c2:	6821      	ldr	r1, [r4, #0]
 80065c4:	6833      	ldr	r3, [r6, #0]
 80065c6:	0608      	lsls	r0, r1, #24
 80065c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80065cc:	d402      	bmi.n	80065d4 <_printf_i+0xe8>
 80065ce:	0649      	lsls	r1, r1, #25
 80065d0:	bf48      	it	mi
 80065d2:	b2ad      	uxthmi	r5, r5
 80065d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80065d6:	4853      	ldr	r0, [pc, #332]	@ (8006724 <_printf_i+0x238>)
 80065d8:	6033      	str	r3, [r6, #0]
 80065da:	bf14      	ite	ne
 80065dc:	230a      	movne	r3, #10
 80065de:	2308      	moveq	r3, #8
 80065e0:	2100      	movs	r1, #0
 80065e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80065e6:	6866      	ldr	r6, [r4, #4]
 80065e8:	60a6      	str	r6, [r4, #8]
 80065ea:	2e00      	cmp	r6, #0
 80065ec:	bfa2      	ittt	ge
 80065ee:	6821      	ldrge	r1, [r4, #0]
 80065f0:	f021 0104 	bicge.w	r1, r1, #4
 80065f4:	6021      	strge	r1, [r4, #0]
 80065f6:	b90d      	cbnz	r5, 80065fc <_printf_i+0x110>
 80065f8:	2e00      	cmp	r6, #0
 80065fa:	d04b      	beq.n	8006694 <_printf_i+0x1a8>
 80065fc:	4616      	mov	r6, r2
 80065fe:	fbb5 f1f3 	udiv	r1, r5, r3
 8006602:	fb03 5711 	mls	r7, r3, r1, r5
 8006606:	5dc7      	ldrb	r7, [r0, r7]
 8006608:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800660c:	462f      	mov	r7, r5
 800660e:	42bb      	cmp	r3, r7
 8006610:	460d      	mov	r5, r1
 8006612:	d9f4      	bls.n	80065fe <_printf_i+0x112>
 8006614:	2b08      	cmp	r3, #8
 8006616:	d10b      	bne.n	8006630 <_printf_i+0x144>
 8006618:	6823      	ldr	r3, [r4, #0]
 800661a:	07df      	lsls	r7, r3, #31
 800661c:	d508      	bpl.n	8006630 <_printf_i+0x144>
 800661e:	6923      	ldr	r3, [r4, #16]
 8006620:	6861      	ldr	r1, [r4, #4]
 8006622:	4299      	cmp	r1, r3
 8006624:	bfde      	ittt	le
 8006626:	2330      	movle	r3, #48	@ 0x30
 8006628:	f806 3c01 	strble.w	r3, [r6, #-1]
 800662c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006630:	1b92      	subs	r2, r2, r6
 8006632:	6122      	str	r2, [r4, #16]
 8006634:	f8cd a000 	str.w	sl, [sp]
 8006638:	464b      	mov	r3, r9
 800663a:	aa03      	add	r2, sp, #12
 800663c:	4621      	mov	r1, r4
 800663e:	4640      	mov	r0, r8
 8006640:	f7ff fee6 	bl	8006410 <_printf_common>
 8006644:	3001      	adds	r0, #1
 8006646:	d14a      	bne.n	80066de <_printf_i+0x1f2>
 8006648:	f04f 30ff 	mov.w	r0, #4294967295
 800664c:	b004      	add	sp, #16
 800664e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006652:	6823      	ldr	r3, [r4, #0]
 8006654:	f043 0320 	orr.w	r3, r3, #32
 8006658:	6023      	str	r3, [r4, #0]
 800665a:	4833      	ldr	r0, [pc, #204]	@ (8006728 <_printf_i+0x23c>)
 800665c:	2778      	movs	r7, #120	@ 0x78
 800665e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006662:	6823      	ldr	r3, [r4, #0]
 8006664:	6831      	ldr	r1, [r6, #0]
 8006666:	061f      	lsls	r7, r3, #24
 8006668:	f851 5b04 	ldr.w	r5, [r1], #4
 800666c:	d402      	bmi.n	8006674 <_printf_i+0x188>
 800666e:	065f      	lsls	r7, r3, #25
 8006670:	bf48      	it	mi
 8006672:	b2ad      	uxthmi	r5, r5
 8006674:	6031      	str	r1, [r6, #0]
 8006676:	07d9      	lsls	r1, r3, #31
 8006678:	bf44      	itt	mi
 800667a:	f043 0320 	orrmi.w	r3, r3, #32
 800667e:	6023      	strmi	r3, [r4, #0]
 8006680:	b11d      	cbz	r5, 800668a <_printf_i+0x19e>
 8006682:	2310      	movs	r3, #16
 8006684:	e7ac      	b.n	80065e0 <_printf_i+0xf4>
 8006686:	4827      	ldr	r0, [pc, #156]	@ (8006724 <_printf_i+0x238>)
 8006688:	e7e9      	b.n	800665e <_printf_i+0x172>
 800668a:	6823      	ldr	r3, [r4, #0]
 800668c:	f023 0320 	bic.w	r3, r3, #32
 8006690:	6023      	str	r3, [r4, #0]
 8006692:	e7f6      	b.n	8006682 <_printf_i+0x196>
 8006694:	4616      	mov	r6, r2
 8006696:	e7bd      	b.n	8006614 <_printf_i+0x128>
 8006698:	6833      	ldr	r3, [r6, #0]
 800669a:	6825      	ldr	r5, [r4, #0]
 800669c:	6961      	ldr	r1, [r4, #20]
 800669e:	1d18      	adds	r0, r3, #4
 80066a0:	6030      	str	r0, [r6, #0]
 80066a2:	062e      	lsls	r6, r5, #24
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	d501      	bpl.n	80066ac <_printf_i+0x1c0>
 80066a8:	6019      	str	r1, [r3, #0]
 80066aa:	e002      	b.n	80066b2 <_printf_i+0x1c6>
 80066ac:	0668      	lsls	r0, r5, #25
 80066ae:	d5fb      	bpl.n	80066a8 <_printf_i+0x1bc>
 80066b0:	8019      	strh	r1, [r3, #0]
 80066b2:	2300      	movs	r3, #0
 80066b4:	6123      	str	r3, [r4, #16]
 80066b6:	4616      	mov	r6, r2
 80066b8:	e7bc      	b.n	8006634 <_printf_i+0x148>
 80066ba:	6833      	ldr	r3, [r6, #0]
 80066bc:	1d1a      	adds	r2, r3, #4
 80066be:	6032      	str	r2, [r6, #0]
 80066c0:	681e      	ldr	r6, [r3, #0]
 80066c2:	6862      	ldr	r2, [r4, #4]
 80066c4:	2100      	movs	r1, #0
 80066c6:	4630      	mov	r0, r6
 80066c8:	f7f9 fd82 	bl	80001d0 <memchr>
 80066cc:	b108      	cbz	r0, 80066d2 <_printf_i+0x1e6>
 80066ce:	1b80      	subs	r0, r0, r6
 80066d0:	6060      	str	r0, [r4, #4]
 80066d2:	6863      	ldr	r3, [r4, #4]
 80066d4:	6123      	str	r3, [r4, #16]
 80066d6:	2300      	movs	r3, #0
 80066d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80066dc:	e7aa      	b.n	8006634 <_printf_i+0x148>
 80066de:	6923      	ldr	r3, [r4, #16]
 80066e0:	4632      	mov	r2, r6
 80066e2:	4649      	mov	r1, r9
 80066e4:	4640      	mov	r0, r8
 80066e6:	47d0      	blx	sl
 80066e8:	3001      	adds	r0, #1
 80066ea:	d0ad      	beq.n	8006648 <_printf_i+0x15c>
 80066ec:	6823      	ldr	r3, [r4, #0]
 80066ee:	079b      	lsls	r3, r3, #30
 80066f0:	d413      	bmi.n	800671a <_printf_i+0x22e>
 80066f2:	68e0      	ldr	r0, [r4, #12]
 80066f4:	9b03      	ldr	r3, [sp, #12]
 80066f6:	4298      	cmp	r0, r3
 80066f8:	bfb8      	it	lt
 80066fa:	4618      	movlt	r0, r3
 80066fc:	e7a6      	b.n	800664c <_printf_i+0x160>
 80066fe:	2301      	movs	r3, #1
 8006700:	4632      	mov	r2, r6
 8006702:	4649      	mov	r1, r9
 8006704:	4640      	mov	r0, r8
 8006706:	47d0      	blx	sl
 8006708:	3001      	adds	r0, #1
 800670a:	d09d      	beq.n	8006648 <_printf_i+0x15c>
 800670c:	3501      	adds	r5, #1
 800670e:	68e3      	ldr	r3, [r4, #12]
 8006710:	9903      	ldr	r1, [sp, #12]
 8006712:	1a5b      	subs	r3, r3, r1
 8006714:	42ab      	cmp	r3, r5
 8006716:	dcf2      	bgt.n	80066fe <_printf_i+0x212>
 8006718:	e7eb      	b.n	80066f2 <_printf_i+0x206>
 800671a:	2500      	movs	r5, #0
 800671c:	f104 0619 	add.w	r6, r4, #25
 8006720:	e7f5      	b.n	800670e <_printf_i+0x222>
 8006722:	bf00      	nop
 8006724:	0800a812 	.word	0x0800a812
 8006728:	0800a823 	.word	0x0800a823

0800672c <_scanf_float>:
 800672c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006730:	b087      	sub	sp, #28
 8006732:	4617      	mov	r7, r2
 8006734:	9303      	str	r3, [sp, #12]
 8006736:	688b      	ldr	r3, [r1, #8]
 8006738:	1e5a      	subs	r2, r3, #1
 800673a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800673e:	bf81      	itttt	hi
 8006740:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006744:	eb03 0b05 	addhi.w	fp, r3, r5
 8006748:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800674c:	608b      	strhi	r3, [r1, #8]
 800674e:	680b      	ldr	r3, [r1, #0]
 8006750:	460a      	mov	r2, r1
 8006752:	f04f 0500 	mov.w	r5, #0
 8006756:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800675a:	f842 3b1c 	str.w	r3, [r2], #28
 800675e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006762:	4680      	mov	r8, r0
 8006764:	460c      	mov	r4, r1
 8006766:	bf98      	it	ls
 8006768:	f04f 0b00 	movls.w	fp, #0
 800676c:	9201      	str	r2, [sp, #4]
 800676e:	4616      	mov	r6, r2
 8006770:	46aa      	mov	sl, r5
 8006772:	46a9      	mov	r9, r5
 8006774:	9502      	str	r5, [sp, #8]
 8006776:	68a2      	ldr	r2, [r4, #8]
 8006778:	b152      	cbz	r2, 8006790 <_scanf_float+0x64>
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	781b      	ldrb	r3, [r3, #0]
 800677e:	2b4e      	cmp	r3, #78	@ 0x4e
 8006780:	d864      	bhi.n	800684c <_scanf_float+0x120>
 8006782:	2b40      	cmp	r3, #64	@ 0x40
 8006784:	d83c      	bhi.n	8006800 <_scanf_float+0xd4>
 8006786:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800678a:	b2c8      	uxtb	r0, r1
 800678c:	280e      	cmp	r0, #14
 800678e:	d93a      	bls.n	8006806 <_scanf_float+0xda>
 8006790:	f1b9 0f00 	cmp.w	r9, #0
 8006794:	d003      	beq.n	800679e <_scanf_float+0x72>
 8006796:	6823      	ldr	r3, [r4, #0]
 8006798:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800679c:	6023      	str	r3, [r4, #0]
 800679e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80067a2:	f1ba 0f01 	cmp.w	sl, #1
 80067a6:	f200 8117 	bhi.w	80069d8 <_scanf_float+0x2ac>
 80067aa:	9b01      	ldr	r3, [sp, #4]
 80067ac:	429e      	cmp	r6, r3
 80067ae:	f200 8108 	bhi.w	80069c2 <_scanf_float+0x296>
 80067b2:	2001      	movs	r0, #1
 80067b4:	b007      	add	sp, #28
 80067b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067ba:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80067be:	2a0d      	cmp	r2, #13
 80067c0:	d8e6      	bhi.n	8006790 <_scanf_float+0x64>
 80067c2:	a101      	add	r1, pc, #4	@ (adr r1, 80067c8 <_scanf_float+0x9c>)
 80067c4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80067c8:	0800690f 	.word	0x0800690f
 80067cc:	08006791 	.word	0x08006791
 80067d0:	08006791 	.word	0x08006791
 80067d4:	08006791 	.word	0x08006791
 80067d8:	0800696f 	.word	0x0800696f
 80067dc:	08006947 	.word	0x08006947
 80067e0:	08006791 	.word	0x08006791
 80067e4:	08006791 	.word	0x08006791
 80067e8:	0800691d 	.word	0x0800691d
 80067ec:	08006791 	.word	0x08006791
 80067f0:	08006791 	.word	0x08006791
 80067f4:	08006791 	.word	0x08006791
 80067f8:	08006791 	.word	0x08006791
 80067fc:	080068d5 	.word	0x080068d5
 8006800:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006804:	e7db      	b.n	80067be <_scanf_float+0x92>
 8006806:	290e      	cmp	r1, #14
 8006808:	d8c2      	bhi.n	8006790 <_scanf_float+0x64>
 800680a:	a001      	add	r0, pc, #4	@ (adr r0, 8006810 <_scanf_float+0xe4>)
 800680c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006810:	080068c5 	.word	0x080068c5
 8006814:	08006791 	.word	0x08006791
 8006818:	080068c5 	.word	0x080068c5
 800681c:	0800695b 	.word	0x0800695b
 8006820:	08006791 	.word	0x08006791
 8006824:	0800686d 	.word	0x0800686d
 8006828:	080068ab 	.word	0x080068ab
 800682c:	080068ab 	.word	0x080068ab
 8006830:	080068ab 	.word	0x080068ab
 8006834:	080068ab 	.word	0x080068ab
 8006838:	080068ab 	.word	0x080068ab
 800683c:	080068ab 	.word	0x080068ab
 8006840:	080068ab 	.word	0x080068ab
 8006844:	080068ab 	.word	0x080068ab
 8006848:	080068ab 	.word	0x080068ab
 800684c:	2b6e      	cmp	r3, #110	@ 0x6e
 800684e:	d809      	bhi.n	8006864 <_scanf_float+0x138>
 8006850:	2b60      	cmp	r3, #96	@ 0x60
 8006852:	d8b2      	bhi.n	80067ba <_scanf_float+0x8e>
 8006854:	2b54      	cmp	r3, #84	@ 0x54
 8006856:	d07b      	beq.n	8006950 <_scanf_float+0x224>
 8006858:	2b59      	cmp	r3, #89	@ 0x59
 800685a:	d199      	bne.n	8006790 <_scanf_float+0x64>
 800685c:	2d07      	cmp	r5, #7
 800685e:	d197      	bne.n	8006790 <_scanf_float+0x64>
 8006860:	2508      	movs	r5, #8
 8006862:	e02c      	b.n	80068be <_scanf_float+0x192>
 8006864:	2b74      	cmp	r3, #116	@ 0x74
 8006866:	d073      	beq.n	8006950 <_scanf_float+0x224>
 8006868:	2b79      	cmp	r3, #121	@ 0x79
 800686a:	e7f6      	b.n	800685a <_scanf_float+0x12e>
 800686c:	6821      	ldr	r1, [r4, #0]
 800686e:	05c8      	lsls	r0, r1, #23
 8006870:	d51b      	bpl.n	80068aa <_scanf_float+0x17e>
 8006872:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006876:	6021      	str	r1, [r4, #0]
 8006878:	f109 0901 	add.w	r9, r9, #1
 800687c:	f1bb 0f00 	cmp.w	fp, #0
 8006880:	d003      	beq.n	800688a <_scanf_float+0x15e>
 8006882:	3201      	adds	r2, #1
 8006884:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006888:	60a2      	str	r2, [r4, #8]
 800688a:	68a3      	ldr	r3, [r4, #8]
 800688c:	3b01      	subs	r3, #1
 800688e:	60a3      	str	r3, [r4, #8]
 8006890:	6923      	ldr	r3, [r4, #16]
 8006892:	3301      	adds	r3, #1
 8006894:	6123      	str	r3, [r4, #16]
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	3b01      	subs	r3, #1
 800689a:	2b00      	cmp	r3, #0
 800689c:	607b      	str	r3, [r7, #4]
 800689e:	f340 8087 	ble.w	80069b0 <_scanf_float+0x284>
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	3301      	adds	r3, #1
 80068a6:	603b      	str	r3, [r7, #0]
 80068a8:	e765      	b.n	8006776 <_scanf_float+0x4a>
 80068aa:	eb1a 0105 	adds.w	r1, sl, r5
 80068ae:	f47f af6f 	bne.w	8006790 <_scanf_float+0x64>
 80068b2:	6822      	ldr	r2, [r4, #0]
 80068b4:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80068b8:	6022      	str	r2, [r4, #0]
 80068ba:	460d      	mov	r5, r1
 80068bc:	468a      	mov	sl, r1
 80068be:	f806 3b01 	strb.w	r3, [r6], #1
 80068c2:	e7e2      	b.n	800688a <_scanf_float+0x15e>
 80068c4:	6822      	ldr	r2, [r4, #0]
 80068c6:	0610      	lsls	r0, r2, #24
 80068c8:	f57f af62 	bpl.w	8006790 <_scanf_float+0x64>
 80068cc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80068d0:	6022      	str	r2, [r4, #0]
 80068d2:	e7f4      	b.n	80068be <_scanf_float+0x192>
 80068d4:	f1ba 0f00 	cmp.w	sl, #0
 80068d8:	d10e      	bne.n	80068f8 <_scanf_float+0x1cc>
 80068da:	f1b9 0f00 	cmp.w	r9, #0
 80068de:	d10e      	bne.n	80068fe <_scanf_float+0x1d2>
 80068e0:	6822      	ldr	r2, [r4, #0]
 80068e2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80068e6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80068ea:	d108      	bne.n	80068fe <_scanf_float+0x1d2>
 80068ec:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80068f0:	6022      	str	r2, [r4, #0]
 80068f2:	f04f 0a01 	mov.w	sl, #1
 80068f6:	e7e2      	b.n	80068be <_scanf_float+0x192>
 80068f8:	f1ba 0f02 	cmp.w	sl, #2
 80068fc:	d055      	beq.n	80069aa <_scanf_float+0x27e>
 80068fe:	2d01      	cmp	r5, #1
 8006900:	d002      	beq.n	8006908 <_scanf_float+0x1dc>
 8006902:	2d04      	cmp	r5, #4
 8006904:	f47f af44 	bne.w	8006790 <_scanf_float+0x64>
 8006908:	3501      	adds	r5, #1
 800690a:	b2ed      	uxtb	r5, r5
 800690c:	e7d7      	b.n	80068be <_scanf_float+0x192>
 800690e:	f1ba 0f01 	cmp.w	sl, #1
 8006912:	f47f af3d 	bne.w	8006790 <_scanf_float+0x64>
 8006916:	f04f 0a02 	mov.w	sl, #2
 800691a:	e7d0      	b.n	80068be <_scanf_float+0x192>
 800691c:	b97d      	cbnz	r5, 800693e <_scanf_float+0x212>
 800691e:	f1b9 0f00 	cmp.w	r9, #0
 8006922:	f47f af38 	bne.w	8006796 <_scanf_float+0x6a>
 8006926:	6822      	ldr	r2, [r4, #0]
 8006928:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800692c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006930:	f040 8108 	bne.w	8006b44 <_scanf_float+0x418>
 8006934:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006938:	6022      	str	r2, [r4, #0]
 800693a:	2501      	movs	r5, #1
 800693c:	e7bf      	b.n	80068be <_scanf_float+0x192>
 800693e:	2d03      	cmp	r5, #3
 8006940:	d0e2      	beq.n	8006908 <_scanf_float+0x1dc>
 8006942:	2d05      	cmp	r5, #5
 8006944:	e7de      	b.n	8006904 <_scanf_float+0x1d8>
 8006946:	2d02      	cmp	r5, #2
 8006948:	f47f af22 	bne.w	8006790 <_scanf_float+0x64>
 800694c:	2503      	movs	r5, #3
 800694e:	e7b6      	b.n	80068be <_scanf_float+0x192>
 8006950:	2d06      	cmp	r5, #6
 8006952:	f47f af1d 	bne.w	8006790 <_scanf_float+0x64>
 8006956:	2507      	movs	r5, #7
 8006958:	e7b1      	b.n	80068be <_scanf_float+0x192>
 800695a:	6822      	ldr	r2, [r4, #0]
 800695c:	0591      	lsls	r1, r2, #22
 800695e:	f57f af17 	bpl.w	8006790 <_scanf_float+0x64>
 8006962:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006966:	6022      	str	r2, [r4, #0]
 8006968:	f8cd 9008 	str.w	r9, [sp, #8]
 800696c:	e7a7      	b.n	80068be <_scanf_float+0x192>
 800696e:	6822      	ldr	r2, [r4, #0]
 8006970:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006974:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006978:	d006      	beq.n	8006988 <_scanf_float+0x25c>
 800697a:	0550      	lsls	r0, r2, #21
 800697c:	f57f af08 	bpl.w	8006790 <_scanf_float+0x64>
 8006980:	f1b9 0f00 	cmp.w	r9, #0
 8006984:	f000 80de 	beq.w	8006b44 <_scanf_float+0x418>
 8006988:	0591      	lsls	r1, r2, #22
 800698a:	bf58      	it	pl
 800698c:	9902      	ldrpl	r1, [sp, #8]
 800698e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006992:	bf58      	it	pl
 8006994:	eba9 0101 	subpl.w	r1, r9, r1
 8006998:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800699c:	bf58      	it	pl
 800699e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80069a2:	6022      	str	r2, [r4, #0]
 80069a4:	f04f 0900 	mov.w	r9, #0
 80069a8:	e789      	b.n	80068be <_scanf_float+0x192>
 80069aa:	f04f 0a03 	mov.w	sl, #3
 80069ae:	e786      	b.n	80068be <_scanf_float+0x192>
 80069b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80069b4:	4639      	mov	r1, r7
 80069b6:	4640      	mov	r0, r8
 80069b8:	4798      	blx	r3
 80069ba:	2800      	cmp	r0, #0
 80069bc:	f43f aedb 	beq.w	8006776 <_scanf_float+0x4a>
 80069c0:	e6e6      	b.n	8006790 <_scanf_float+0x64>
 80069c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80069c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80069ca:	463a      	mov	r2, r7
 80069cc:	4640      	mov	r0, r8
 80069ce:	4798      	blx	r3
 80069d0:	6923      	ldr	r3, [r4, #16]
 80069d2:	3b01      	subs	r3, #1
 80069d4:	6123      	str	r3, [r4, #16]
 80069d6:	e6e8      	b.n	80067aa <_scanf_float+0x7e>
 80069d8:	1e6b      	subs	r3, r5, #1
 80069da:	2b06      	cmp	r3, #6
 80069dc:	d824      	bhi.n	8006a28 <_scanf_float+0x2fc>
 80069de:	2d02      	cmp	r5, #2
 80069e0:	d836      	bhi.n	8006a50 <_scanf_float+0x324>
 80069e2:	9b01      	ldr	r3, [sp, #4]
 80069e4:	429e      	cmp	r6, r3
 80069e6:	f67f aee4 	bls.w	80067b2 <_scanf_float+0x86>
 80069ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80069ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80069f2:	463a      	mov	r2, r7
 80069f4:	4640      	mov	r0, r8
 80069f6:	4798      	blx	r3
 80069f8:	6923      	ldr	r3, [r4, #16]
 80069fa:	3b01      	subs	r3, #1
 80069fc:	6123      	str	r3, [r4, #16]
 80069fe:	e7f0      	b.n	80069e2 <_scanf_float+0x2b6>
 8006a00:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006a04:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006a08:	463a      	mov	r2, r7
 8006a0a:	4640      	mov	r0, r8
 8006a0c:	4798      	blx	r3
 8006a0e:	6923      	ldr	r3, [r4, #16]
 8006a10:	3b01      	subs	r3, #1
 8006a12:	6123      	str	r3, [r4, #16]
 8006a14:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a18:	fa5f fa8a 	uxtb.w	sl, sl
 8006a1c:	f1ba 0f02 	cmp.w	sl, #2
 8006a20:	d1ee      	bne.n	8006a00 <_scanf_float+0x2d4>
 8006a22:	3d03      	subs	r5, #3
 8006a24:	b2ed      	uxtb	r5, r5
 8006a26:	1b76      	subs	r6, r6, r5
 8006a28:	6823      	ldr	r3, [r4, #0]
 8006a2a:	05da      	lsls	r2, r3, #23
 8006a2c:	d530      	bpl.n	8006a90 <_scanf_float+0x364>
 8006a2e:	055b      	lsls	r3, r3, #21
 8006a30:	d511      	bpl.n	8006a56 <_scanf_float+0x32a>
 8006a32:	9b01      	ldr	r3, [sp, #4]
 8006a34:	429e      	cmp	r6, r3
 8006a36:	f67f aebc 	bls.w	80067b2 <_scanf_float+0x86>
 8006a3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006a3e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006a42:	463a      	mov	r2, r7
 8006a44:	4640      	mov	r0, r8
 8006a46:	4798      	blx	r3
 8006a48:	6923      	ldr	r3, [r4, #16]
 8006a4a:	3b01      	subs	r3, #1
 8006a4c:	6123      	str	r3, [r4, #16]
 8006a4e:	e7f0      	b.n	8006a32 <_scanf_float+0x306>
 8006a50:	46aa      	mov	sl, r5
 8006a52:	46b3      	mov	fp, r6
 8006a54:	e7de      	b.n	8006a14 <_scanf_float+0x2e8>
 8006a56:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006a5a:	6923      	ldr	r3, [r4, #16]
 8006a5c:	2965      	cmp	r1, #101	@ 0x65
 8006a5e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006a62:	f106 35ff 	add.w	r5, r6, #4294967295
 8006a66:	6123      	str	r3, [r4, #16]
 8006a68:	d00c      	beq.n	8006a84 <_scanf_float+0x358>
 8006a6a:	2945      	cmp	r1, #69	@ 0x45
 8006a6c:	d00a      	beq.n	8006a84 <_scanf_float+0x358>
 8006a6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006a72:	463a      	mov	r2, r7
 8006a74:	4640      	mov	r0, r8
 8006a76:	4798      	blx	r3
 8006a78:	6923      	ldr	r3, [r4, #16]
 8006a7a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006a7e:	3b01      	subs	r3, #1
 8006a80:	1eb5      	subs	r5, r6, #2
 8006a82:	6123      	str	r3, [r4, #16]
 8006a84:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006a88:	463a      	mov	r2, r7
 8006a8a:	4640      	mov	r0, r8
 8006a8c:	4798      	blx	r3
 8006a8e:	462e      	mov	r6, r5
 8006a90:	6822      	ldr	r2, [r4, #0]
 8006a92:	f012 0210 	ands.w	r2, r2, #16
 8006a96:	d001      	beq.n	8006a9c <_scanf_float+0x370>
 8006a98:	2000      	movs	r0, #0
 8006a9a:	e68b      	b.n	80067b4 <_scanf_float+0x88>
 8006a9c:	7032      	strb	r2, [r6, #0]
 8006a9e:	6823      	ldr	r3, [r4, #0]
 8006aa0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006aa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006aa8:	d11c      	bne.n	8006ae4 <_scanf_float+0x3b8>
 8006aaa:	9b02      	ldr	r3, [sp, #8]
 8006aac:	454b      	cmp	r3, r9
 8006aae:	eba3 0209 	sub.w	r2, r3, r9
 8006ab2:	d123      	bne.n	8006afc <_scanf_float+0x3d0>
 8006ab4:	9901      	ldr	r1, [sp, #4]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	4640      	mov	r0, r8
 8006aba:	f002 fbf9 	bl	80092b0 <_strtod_r>
 8006abe:	9b03      	ldr	r3, [sp, #12]
 8006ac0:	6821      	ldr	r1, [r4, #0]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f011 0f02 	tst.w	r1, #2
 8006ac8:	ec57 6b10 	vmov	r6, r7, d0
 8006acc:	f103 0204 	add.w	r2, r3, #4
 8006ad0:	d01f      	beq.n	8006b12 <_scanf_float+0x3e6>
 8006ad2:	9903      	ldr	r1, [sp, #12]
 8006ad4:	600a      	str	r2, [r1, #0]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	e9c3 6700 	strd	r6, r7, [r3]
 8006adc:	68e3      	ldr	r3, [r4, #12]
 8006ade:	3301      	adds	r3, #1
 8006ae0:	60e3      	str	r3, [r4, #12]
 8006ae2:	e7d9      	b.n	8006a98 <_scanf_float+0x36c>
 8006ae4:	9b04      	ldr	r3, [sp, #16]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d0e4      	beq.n	8006ab4 <_scanf_float+0x388>
 8006aea:	9905      	ldr	r1, [sp, #20]
 8006aec:	230a      	movs	r3, #10
 8006aee:	3101      	adds	r1, #1
 8006af0:	4640      	mov	r0, r8
 8006af2:	f002 fc5d 	bl	80093b0 <_strtol_r>
 8006af6:	9b04      	ldr	r3, [sp, #16]
 8006af8:	9e05      	ldr	r6, [sp, #20]
 8006afa:	1ac2      	subs	r2, r0, r3
 8006afc:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006b00:	429e      	cmp	r6, r3
 8006b02:	bf28      	it	cs
 8006b04:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006b08:	4910      	ldr	r1, [pc, #64]	@ (8006b4c <_scanf_float+0x420>)
 8006b0a:	4630      	mov	r0, r6
 8006b0c:	f000 f8e4 	bl	8006cd8 <siprintf>
 8006b10:	e7d0      	b.n	8006ab4 <_scanf_float+0x388>
 8006b12:	f011 0f04 	tst.w	r1, #4
 8006b16:	9903      	ldr	r1, [sp, #12]
 8006b18:	600a      	str	r2, [r1, #0]
 8006b1a:	d1dc      	bne.n	8006ad6 <_scanf_float+0x3aa>
 8006b1c:	681d      	ldr	r5, [r3, #0]
 8006b1e:	4632      	mov	r2, r6
 8006b20:	463b      	mov	r3, r7
 8006b22:	4630      	mov	r0, r6
 8006b24:	4639      	mov	r1, r7
 8006b26:	f7fa f801 	bl	8000b2c <__aeabi_dcmpun>
 8006b2a:	b128      	cbz	r0, 8006b38 <_scanf_float+0x40c>
 8006b2c:	4808      	ldr	r0, [pc, #32]	@ (8006b50 <_scanf_float+0x424>)
 8006b2e:	f000 f9b7 	bl	8006ea0 <nanf>
 8006b32:	ed85 0a00 	vstr	s0, [r5]
 8006b36:	e7d1      	b.n	8006adc <_scanf_float+0x3b0>
 8006b38:	4630      	mov	r0, r6
 8006b3a:	4639      	mov	r1, r7
 8006b3c:	f7fa f854 	bl	8000be8 <__aeabi_d2f>
 8006b40:	6028      	str	r0, [r5, #0]
 8006b42:	e7cb      	b.n	8006adc <_scanf_float+0x3b0>
 8006b44:	f04f 0900 	mov.w	r9, #0
 8006b48:	e629      	b.n	800679e <_scanf_float+0x72>
 8006b4a:	bf00      	nop
 8006b4c:	0800a834 	.word	0x0800a834
 8006b50:	0800abcd 	.word	0x0800abcd

08006b54 <std>:
 8006b54:	2300      	movs	r3, #0
 8006b56:	b510      	push	{r4, lr}
 8006b58:	4604      	mov	r4, r0
 8006b5a:	e9c0 3300 	strd	r3, r3, [r0]
 8006b5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b62:	6083      	str	r3, [r0, #8]
 8006b64:	8181      	strh	r1, [r0, #12]
 8006b66:	6643      	str	r3, [r0, #100]	@ 0x64
 8006b68:	81c2      	strh	r2, [r0, #14]
 8006b6a:	6183      	str	r3, [r0, #24]
 8006b6c:	4619      	mov	r1, r3
 8006b6e:	2208      	movs	r2, #8
 8006b70:	305c      	adds	r0, #92	@ 0x5c
 8006b72:	f000 f914 	bl	8006d9e <memset>
 8006b76:	4b0d      	ldr	r3, [pc, #52]	@ (8006bac <std+0x58>)
 8006b78:	6263      	str	r3, [r4, #36]	@ 0x24
 8006b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8006bb0 <std+0x5c>)
 8006b7c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8006bb4 <std+0x60>)
 8006b80:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006b82:	4b0d      	ldr	r3, [pc, #52]	@ (8006bb8 <std+0x64>)
 8006b84:	6323      	str	r3, [r4, #48]	@ 0x30
 8006b86:	4b0d      	ldr	r3, [pc, #52]	@ (8006bbc <std+0x68>)
 8006b88:	6224      	str	r4, [r4, #32]
 8006b8a:	429c      	cmp	r4, r3
 8006b8c:	d006      	beq.n	8006b9c <std+0x48>
 8006b8e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006b92:	4294      	cmp	r4, r2
 8006b94:	d002      	beq.n	8006b9c <std+0x48>
 8006b96:	33d0      	adds	r3, #208	@ 0xd0
 8006b98:	429c      	cmp	r4, r3
 8006b9a:	d105      	bne.n	8006ba8 <std+0x54>
 8006b9c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006ba0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ba4:	f000 b978 	b.w	8006e98 <__retarget_lock_init_recursive>
 8006ba8:	bd10      	pop	{r4, pc}
 8006baa:	bf00      	nop
 8006bac:	08006d19 	.word	0x08006d19
 8006bb0:	08006d3b 	.word	0x08006d3b
 8006bb4:	08006d73 	.word	0x08006d73
 8006bb8:	08006d97 	.word	0x08006d97
 8006bbc:	20000408 	.word	0x20000408

08006bc0 <stdio_exit_handler>:
 8006bc0:	4a02      	ldr	r2, [pc, #8]	@ (8006bcc <stdio_exit_handler+0xc>)
 8006bc2:	4903      	ldr	r1, [pc, #12]	@ (8006bd0 <stdio_exit_handler+0x10>)
 8006bc4:	4803      	ldr	r0, [pc, #12]	@ (8006bd4 <stdio_exit_handler+0x14>)
 8006bc6:	f000 b869 	b.w	8006c9c <_fwalk_sglue>
 8006bca:	bf00      	nop
 8006bcc:	20000010 	.word	0x20000010
 8006bd0:	0800976d 	.word	0x0800976d
 8006bd4:	20000020 	.word	0x20000020

08006bd8 <cleanup_stdio>:
 8006bd8:	6841      	ldr	r1, [r0, #4]
 8006bda:	4b0c      	ldr	r3, [pc, #48]	@ (8006c0c <cleanup_stdio+0x34>)
 8006bdc:	4299      	cmp	r1, r3
 8006bde:	b510      	push	{r4, lr}
 8006be0:	4604      	mov	r4, r0
 8006be2:	d001      	beq.n	8006be8 <cleanup_stdio+0x10>
 8006be4:	f002 fdc2 	bl	800976c <_fflush_r>
 8006be8:	68a1      	ldr	r1, [r4, #8]
 8006bea:	4b09      	ldr	r3, [pc, #36]	@ (8006c10 <cleanup_stdio+0x38>)
 8006bec:	4299      	cmp	r1, r3
 8006bee:	d002      	beq.n	8006bf6 <cleanup_stdio+0x1e>
 8006bf0:	4620      	mov	r0, r4
 8006bf2:	f002 fdbb 	bl	800976c <_fflush_r>
 8006bf6:	68e1      	ldr	r1, [r4, #12]
 8006bf8:	4b06      	ldr	r3, [pc, #24]	@ (8006c14 <cleanup_stdio+0x3c>)
 8006bfa:	4299      	cmp	r1, r3
 8006bfc:	d004      	beq.n	8006c08 <cleanup_stdio+0x30>
 8006bfe:	4620      	mov	r0, r4
 8006c00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c04:	f002 bdb2 	b.w	800976c <_fflush_r>
 8006c08:	bd10      	pop	{r4, pc}
 8006c0a:	bf00      	nop
 8006c0c:	20000408 	.word	0x20000408
 8006c10:	20000470 	.word	0x20000470
 8006c14:	200004d8 	.word	0x200004d8

08006c18 <global_stdio_init.part.0>:
 8006c18:	b510      	push	{r4, lr}
 8006c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8006c48 <global_stdio_init.part.0+0x30>)
 8006c1c:	4c0b      	ldr	r4, [pc, #44]	@ (8006c4c <global_stdio_init.part.0+0x34>)
 8006c1e:	4a0c      	ldr	r2, [pc, #48]	@ (8006c50 <global_stdio_init.part.0+0x38>)
 8006c20:	601a      	str	r2, [r3, #0]
 8006c22:	4620      	mov	r0, r4
 8006c24:	2200      	movs	r2, #0
 8006c26:	2104      	movs	r1, #4
 8006c28:	f7ff ff94 	bl	8006b54 <std>
 8006c2c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006c30:	2201      	movs	r2, #1
 8006c32:	2109      	movs	r1, #9
 8006c34:	f7ff ff8e 	bl	8006b54 <std>
 8006c38:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006c3c:	2202      	movs	r2, #2
 8006c3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c42:	2112      	movs	r1, #18
 8006c44:	f7ff bf86 	b.w	8006b54 <std>
 8006c48:	20000540 	.word	0x20000540
 8006c4c:	20000408 	.word	0x20000408
 8006c50:	08006bc1 	.word	0x08006bc1

08006c54 <__sfp_lock_acquire>:
 8006c54:	4801      	ldr	r0, [pc, #4]	@ (8006c5c <__sfp_lock_acquire+0x8>)
 8006c56:	f000 b920 	b.w	8006e9a <__retarget_lock_acquire_recursive>
 8006c5a:	bf00      	nop
 8006c5c:	20000549 	.word	0x20000549

08006c60 <__sfp_lock_release>:
 8006c60:	4801      	ldr	r0, [pc, #4]	@ (8006c68 <__sfp_lock_release+0x8>)
 8006c62:	f000 b91b 	b.w	8006e9c <__retarget_lock_release_recursive>
 8006c66:	bf00      	nop
 8006c68:	20000549 	.word	0x20000549

08006c6c <__sinit>:
 8006c6c:	b510      	push	{r4, lr}
 8006c6e:	4604      	mov	r4, r0
 8006c70:	f7ff fff0 	bl	8006c54 <__sfp_lock_acquire>
 8006c74:	6a23      	ldr	r3, [r4, #32]
 8006c76:	b11b      	cbz	r3, 8006c80 <__sinit+0x14>
 8006c78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c7c:	f7ff bff0 	b.w	8006c60 <__sfp_lock_release>
 8006c80:	4b04      	ldr	r3, [pc, #16]	@ (8006c94 <__sinit+0x28>)
 8006c82:	6223      	str	r3, [r4, #32]
 8006c84:	4b04      	ldr	r3, [pc, #16]	@ (8006c98 <__sinit+0x2c>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d1f5      	bne.n	8006c78 <__sinit+0xc>
 8006c8c:	f7ff ffc4 	bl	8006c18 <global_stdio_init.part.0>
 8006c90:	e7f2      	b.n	8006c78 <__sinit+0xc>
 8006c92:	bf00      	nop
 8006c94:	08006bd9 	.word	0x08006bd9
 8006c98:	20000540 	.word	0x20000540

08006c9c <_fwalk_sglue>:
 8006c9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ca0:	4607      	mov	r7, r0
 8006ca2:	4688      	mov	r8, r1
 8006ca4:	4614      	mov	r4, r2
 8006ca6:	2600      	movs	r6, #0
 8006ca8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006cac:	f1b9 0901 	subs.w	r9, r9, #1
 8006cb0:	d505      	bpl.n	8006cbe <_fwalk_sglue+0x22>
 8006cb2:	6824      	ldr	r4, [r4, #0]
 8006cb4:	2c00      	cmp	r4, #0
 8006cb6:	d1f7      	bne.n	8006ca8 <_fwalk_sglue+0xc>
 8006cb8:	4630      	mov	r0, r6
 8006cba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cbe:	89ab      	ldrh	r3, [r5, #12]
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	d907      	bls.n	8006cd4 <_fwalk_sglue+0x38>
 8006cc4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006cc8:	3301      	adds	r3, #1
 8006cca:	d003      	beq.n	8006cd4 <_fwalk_sglue+0x38>
 8006ccc:	4629      	mov	r1, r5
 8006cce:	4638      	mov	r0, r7
 8006cd0:	47c0      	blx	r8
 8006cd2:	4306      	orrs	r6, r0
 8006cd4:	3568      	adds	r5, #104	@ 0x68
 8006cd6:	e7e9      	b.n	8006cac <_fwalk_sglue+0x10>

08006cd8 <siprintf>:
 8006cd8:	b40e      	push	{r1, r2, r3}
 8006cda:	b500      	push	{lr}
 8006cdc:	b09c      	sub	sp, #112	@ 0x70
 8006cde:	ab1d      	add	r3, sp, #116	@ 0x74
 8006ce0:	9002      	str	r0, [sp, #8]
 8006ce2:	9006      	str	r0, [sp, #24]
 8006ce4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006ce8:	4809      	ldr	r0, [pc, #36]	@ (8006d10 <siprintf+0x38>)
 8006cea:	9107      	str	r1, [sp, #28]
 8006cec:	9104      	str	r1, [sp, #16]
 8006cee:	4909      	ldr	r1, [pc, #36]	@ (8006d14 <siprintf+0x3c>)
 8006cf0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cf4:	9105      	str	r1, [sp, #20]
 8006cf6:	6800      	ldr	r0, [r0, #0]
 8006cf8:	9301      	str	r3, [sp, #4]
 8006cfa:	a902      	add	r1, sp, #8
 8006cfc:	f002 fbb6 	bl	800946c <_svfiprintf_r>
 8006d00:	9b02      	ldr	r3, [sp, #8]
 8006d02:	2200      	movs	r2, #0
 8006d04:	701a      	strb	r2, [r3, #0]
 8006d06:	b01c      	add	sp, #112	@ 0x70
 8006d08:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d0c:	b003      	add	sp, #12
 8006d0e:	4770      	bx	lr
 8006d10:	2000001c 	.word	0x2000001c
 8006d14:	ffff0208 	.word	0xffff0208

08006d18 <__sread>:
 8006d18:	b510      	push	{r4, lr}
 8006d1a:	460c      	mov	r4, r1
 8006d1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d20:	f000 f86c 	bl	8006dfc <_read_r>
 8006d24:	2800      	cmp	r0, #0
 8006d26:	bfab      	itete	ge
 8006d28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006d2a:	89a3      	ldrhlt	r3, [r4, #12]
 8006d2c:	181b      	addge	r3, r3, r0
 8006d2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006d32:	bfac      	ite	ge
 8006d34:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006d36:	81a3      	strhlt	r3, [r4, #12]
 8006d38:	bd10      	pop	{r4, pc}

08006d3a <__swrite>:
 8006d3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d3e:	461f      	mov	r7, r3
 8006d40:	898b      	ldrh	r3, [r1, #12]
 8006d42:	05db      	lsls	r3, r3, #23
 8006d44:	4605      	mov	r5, r0
 8006d46:	460c      	mov	r4, r1
 8006d48:	4616      	mov	r6, r2
 8006d4a:	d505      	bpl.n	8006d58 <__swrite+0x1e>
 8006d4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d50:	2302      	movs	r3, #2
 8006d52:	2200      	movs	r2, #0
 8006d54:	f000 f840 	bl	8006dd8 <_lseek_r>
 8006d58:	89a3      	ldrh	r3, [r4, #12]
 8006d5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d62:	81a3      	strh	r3, [r4, #12]
 8006d64:	4632      	mov	r2, r6
 8006d66:	463b      	mov	r3, r7
 8006d68:	4628      	mov	r0, r5
 8006d6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d6e:	f000 b857 	b.w	8006e20 <_write_r>

08006d72 <__sseek>:
 8006d72:	b510      	push	{r4, lr}
 8006d74:	460c      	mov	r4, r1
 8006d76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d7a:	f000 f82d 	bl	8006dd8 <_lseek_r>
 8006d7e:	1c43      	adds	r3, r0, #1
 8006d80:	89a3      	ldrh	r3, [r4, #12]
 8006d82:	bf15      	itete	ne
 8006d84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006d86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006d8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006d8e:	81a3      	strheq	r3, [r4, #12]
 8006d90:	bf18      	it	ne
 8006d92:	81a3      	strhne	r3, [r4, #12]
 8006d94:	bd10      	pop	{r4, pc}

08006d96 <__sclose>:
 8006d96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d9a:	f000 b80d 	b.w	8006db8 <_close_r>

08006d9e <memset>:
 8006d9e:	4402      	add	r2, r0
 8006da0:	4603      	mov	r3, r0
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d100      	bne.n	8006da8 <memset+0xa>
 8006da6:	4770      	bx	lr
 8006da8:	f803 1b01 	strb.w	r1, [r3], #1
 8006dac:	e7f9      	b.n	8006da2 <memset+0x4>
	...

08006db0 <_localeconv_r>:
 8006db0:	4800      	ldr	r0, [pc, #0]	@ (8006db4 <_localeconv_r+0x4>)
 8006db2:	4770      	bx	lr
 8006db4:	2000015c 	.word	0x2000015c

08006db8 <_close_r>:
 8006db8:	b538      	push	{r3, r4, r5, lr}
 8006dba:	4d06      	ldr	r5, [pc, #24]	@ (8006dd4 <_close_r+0x1c>)
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	4604      	mov	r4, r0
 8006dc0:	4608      	mov	r0, r1
 8006dc2:	602b      	str	r3, [r5, #0]
 8006dc4:	f7fb fbb6 	bl	8002534 <_close>
 8006dc8:	1c43      	adds	r3, r0, #1
 8006dca:	d102      	bne.n	8006dd2 <_close_r+0x1a>
 8006dcc:	682b      	ldr	r3, [r5, #0]
 8006dce:	b103      	cbz	r3, 8006dd2 <_close_r+0x1a>
 8006dd0:	6023      	str	r3, [r4, #0]
 8006dd2:	bd38      	pop	{r3, r4, r5, pc}
 8006dd4:	20000544 	.word	0x20000544

08006dd8 <_lseek_r>:
 8006dd8:	b538      	push	{r3, r4, r5, lr}
 8006dda:	4d07      	ldr	r5, [pc, #28]	@ (8006df8 <_lseek_r+0x20>)
 8006ddc:	4604      	mov	r4, r0
 8006dde:	4608      	mov	r0, r1
 8006de0:	4611      	mov	r1, r2
 8006de2:	2200      	movs	r2, #0
 8006de4:	602a      	str	r2, [r5, #0]
 8006de6:	461a      	mov	r2, r3
 8006de8:	f7fb fbcb 	bl	8002582 <_lseek>
 8006dec:	1c43      	adds	r3, r0, #1
 8006dee:	d102      	bne.n	8006df6 <_lseek_r+0x1e>
 8006df0:	682b      	ldr	r3, [r5, #0]
 8006df2:	b103      	cbz	r3, 8006df6 <_lseek_r+0x1e>
 8006df4:	6023      	str	r3, [r4, #0]
 8006df6:	bd38      	pop	{r3, r4, r5, pc}
 8006df8:	20000544 	.word	0x20000544

08006dfc <_read_r>:
 8006dfc:	b538      	push	{r3, r4, r5, lr}
 8006dfe:	4d07      	ldr	r5, [pc, #28]	@ (8006e1c <_read_r+0x20>)
 8006e00:	4604      	mov	r4, r0
 8006e02:	4608      	mov	r0, r1
 8006e04:	4611      	mov	r1, r2
 8006e06:	2200      	movs	r2, #0
 8006e08:	602a      	str	r2, [r5, #0]
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	f7fb fb59 	bl	80024c2 <_read>
 8006e10:	1c43      	adds	r3, r0, #1
 8006e12:	d102      	bne.n	8006e1a <_read_r+0x1e>
 8006e14:	682b      	ldr	r3, [r5, #0]
 8006e16:	b103      	cbz	r3, 8006e1a <_read_r+0x1e>
 8006e18:	6023      	str	r3, [r4, #0]
 8006e1a:	bd38      	pop	{r3, r4, r5, pc}
 8006e1c:	20000544 	.word	0x20000544

08006e20 <_write_r>:
 8006e20:	b538      	push	{r3, r4, r5, lr}
 8006e22:	4d07      	ldr	r5, [pc, #28]	@ (8006e40 <_write_r+0x20>)
 8006e24:	4604      	mov	r4, r0
 8006e26:	4608      	mov	r0, r1
 8006e28:	4611      	mov	r1, r2
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	602a      	str	r2, [r5, #0]
 8006e2e:	461a      	mov	r2, r3
 8006e30:	f7fb fb64 	bl	80024fc <_write>
 8006e34:	1c43      	adds	r3, r0, #1
 8006e36:	d102      	bne.n	8006e3e <_write_r+0x1e>
 8006e38:	682b      	ldr	r3, [r5, #0]
 8006e3a:	b103      	cbz	r3, 8006e3e <_write_r+0x1e>
 8006e3c:	6023      	str	r3, [r4, #0]
 8006e3e:	bd38      	pop	{r3, r4, r5, pc}
 8006e40:	20000544 	.word	0x20000544

08006e44 <__errno>:
 8006e44:	4b01      	ldr	r3, [pc, #4]	@ (8006e4c <__errno+0x8>)
 8006e46:	6818      	ldr	r0, [r3, #0]
 8006e48:	4770      	bx	lr
 8006e4a:	bf00      	nop
 8006e4c:	2000001c 	.word	0x2000001c

08006e50 <__libc_init_array>:
 8006e50:	b570      	push	{r4, r5, r6, lr}
 8006e52:	4d0d      	ldr	r5, [pc, #52]	@ (8006e88 <__libc_init_array+0x38>)
 8006e54:	4c0d      	ldr	r4, [pc, #52]	@ (8006e8c <__libc_init_array+0x3c>)
 8006e56:	1b64      	subs	r4, r4, r5
 8006e58:	10a4      	asrs	r4, r4, #2
 8006e5a:	2600      	movs	r6, #0
 8006e5c:	42a6      	cmp	r6, r4
 8006e5e:	d109      	bne.n	8006e74 <__libc_init_array+0x24>
 8006e60:	4d0b      	ldr	r5, [pc, #44]	@ (8006e90 <__libc_init_array+0x40>)
 8006e62:	4c0c      	ldr	r4, [pc, #48]	@ (8006e94 <__libc_init_array+0x44>)
 8006e64:	f003 fc78 	bl	800a758 <_init>
 8006e68:	1b64      	subs	r4, r4, r5
 8006e6a:	10a4      	asrs	r4, r4, #2
 8006e6c:	2600      	movs	r6, #0
 8006e6e:	42a6      	cmp	r6, r4
 8006e70:	d105      	bne.n	8006e7e <__libc_init_array+0x2e>
 8006e72:	bd70      	pop	{r4, r5, r6, pc}
 8006e74:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e78:	4798      	blx	r3
 8006e7a:	3601      	adds	r6, #1
 8006e7c:	e7ee      	b.n	8006e5c <__libc_init_array+0xc>
 8006e7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e82:	4798      	blx	r3
 8006e84:	3601      	adds	r6, #1
 8006e86:	e7f2      	b.n	8006e6e <__libc_init_array+0x1e>
 8006e88:	0800ac38 	.word	0x0800ac38
 8006e8c:	0800ac38 	.word	0x0800ac38
 8006e90:	0800ac38 	.word	0x0800ac38
 8006e94:	0800ac3c 	.word	0x0800ac3c

08006e98 <__retarget_lock_init_recursive>:
 8006e98:	4770      	bx	lr

08006e9a <__retarget_lock_acquire_recursive>:
 8006e9a:	4770      	bx	lr

08006e9c <__retarget_lock_release_recursive>:
 8006e9c:	4770      	bx	lr
	...

08006ea0 <nanf>:
 8006ea0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006ea8 <nanf+0x8>
 8006ea4:	4770      	bx	lr
 8006ea6:	bf00      	nop
 8006ea8:	7fc00000 	.word	0x7fc00000

08006eac <quorem>:
 8006eac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eb0:	6903      	ldr	r3, [r0, #16]
 8006eb2:	690c      	ldr	r4, [r1, #16]
 8006eb4:	42a3      	cmp	r3, r4
 8006eb6:	4607      	mov	r7, r0
 8006eb8:	db7e      	blt.n	8006fb8 <quorem+0x10c>
 8006eba:	3c01      	subs	r4, #1
 8006ebc:	f101 0814 	add.w	r8, r1, #20
 8006ec0:	00a3      	lsls	r3, r4, #2
 8006ec2:	f100 0514 	add.w	r5, r0, #20
 8006ec6:	9300      	str	r3, [sp, #0]
 8006ec8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ecc:	9301      	str	r3, [sp, #4]
 8006ece:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006ed2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ed6:	3301      	adds	r3, #1
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006ede:	fbb2 f6f3 	udiv	r6, r2, r3
 8006ee2:	d32e      	bcc.n	8006f42 <quorem+0x96>
 8006ee4:	f04f 0a00 	mov.w	sl, #0
 8006ee8:	46c4      	mov	ip, r8
 8006eea:	46ae      	mov	lr, r5
 8006eec:	46d3      	mov	fp, sl
 8006eee:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006ef2:	b298      	uxth	r0, r3
 8006ef4:	fb06 a000 	mla	r0, r6, r0, sl
 8006ef8:	0c02      	lsrs	r2, r0, #16
 8006efa:	0c1b      	lsrs	r3, r3, #16
 8006efc:	fb06 2303 	mla	r3, r6, r3, r2
 8006f00:	f8de 2000 	ldr.w	r2, [lr]
 8006f04:	b280      	uxth	r0, r0
 8006f06:	b292      	uxth	r2, r2
 8006f08:	1a12      	subs	r2, r2, r0
 8006f0a:	445a      	add	r2, fp
 8006f0c:	f8de 0000 	ldr.w	r0, [lr]
 8006f10:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006f1a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006f1e:	b292      	uxth	r2, r2
 8006f20:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006f24:	45e1      	cmp	r9, ip
 8006f26:	f84e 2b04 	str.w	r2, [lr], #4
 8006f2a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006f2e:	d2de      	bcs.n	8006eee <quorem+0x42>
 8006f30:	9b00      	ldr	r3, [sp, #0]
 8006f32:	58eb      	ldr	r3, [r5, r3]
 8006f34:	b92b      	cbnz	r3, 8006f42 <quorem+0x96>
 8006f36:	9b01      	ldr	r3, [sp, #4]
 8006f38:	3b04      	subs	r3, #4
 8006f3a:	429d      	cmp	r5, r3
 8006f3c:	461a      	mov	r2, r3
 8006f3e:	d32f      	bcc.n	8006fa0 <quorem+0xf4>
 8006f40:	613c      	str	r4, [r7, #16]
 8006f42:	4638      	mov	r0, r7
 8006f44:	f001 f9c4 	bl	80082d0 <__mcmp>
 8006f48:	2800      	cmp	r0, #0
 8006f4a:	db25      	blt.n	8006f98 <quorem+0xec>
 8006f4c:	4629      	mov	r1, r5
 8006f4e:	2000      	movs	r0, #0
 8006f50:	f858 2b04 	ldr.w	r2, [r8], #4
 8006f54:	f8d1 c000 	ldr.w	ip, [r1]
 8006f58:	fa1f fe82 	uxth.w	lr, r2
 8006f5c:	fa1f f38c 	uxth.w	r3, ip
 8006f60:	eba3 030e 	sub.w	r3, r3, lr
 8006f64:	4403      	add	r3, r0
 8006f66:	0c12      	lsrs	r2, r2, #16
 8006f68:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006f6c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f76:	45c1      	cmp	r9, r8
 8006f78:	f841 3b04 	str.w	r3, [r1], #4
 8006f7c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006f80:	d2e6      	bcs.n	8006f50 <quorem+0xa4>
 8006f82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f8a:	b922      	cbnz	r2, 8006f96 <quorem+0xea>
 8006f8c:	3b04      	subs	r3, #4
 8006f8e:	429d      	cmp	r5, r3
 8006f90:	461a      	mov	r2, r3
 8006f92:	d30b      	bcc.n	8006fac <quorem+0x100>
 8006f94:	613c      	str	r4, [r7, #16]
 8006f96:	3601      	adds	r6, #1
 8006f98:	4630      	mov	r0, r6
 8006f9a:	b003      	add	sp, #12
 8006f9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fa0:	6812      	ldr	r2, [r2, #0]
 8006fa2:	3b04      	subs	r3, #4
 8006fa4:	2a00      	cmp	r2, #0
 8006fa6:	d1cb      	bne.n	8006f40 <quorem+0x94>
 8006fa8:	3c01      	subs	r4, #1
 8006faa:	e7c6      	b.n	8006f3a <quorem+0x8e>
 8006fac:	6812      	ldr	r2, [r2, #0]
 8006fae:	3b04      	subs	r3, #4
 8006fb0:	2a00      	cmp	r2, #0
 8006fb2:	d1ef      	bne.n	8006f94 <quorem+0xe8>
 8006fb4:	3c01      	subs	r4, #1
 8006fb6:	e7ea      	b.n	8006f8e <quorem+0xe2>
 8006fb8:	2000      	movs	r0, #0
 8006fba:	e7ee      	b.n	8006f9a <quorem+0xee>
 8006fbc:	0000      	movs	r0, r0
	...

08006fc0 <_dtoa_r>:
 8006fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fc4:	69c7      	ldr	r7, [r0, #28]
 8006fc6:	b099      	sub	sp, #100	@ 0x64
 8006fc8:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006fcc:	ec55 4b10 	vmov	r4, r5, d0
 8006fd0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006fd2:	9109      	str	r1, [sp, #36]	@ 0x24
 8006fd4:	4683      	mov	fp, r0
 8006fd6:	920e      	str	r2, [sp, #56]	@ 0x38
 8006fd8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006fda:	b97f      	cbnz	r7, 8006ffc <_dtoa_r+0x3c>
 8006fdc:	2010      	movs	r0, #16
 8006fde:	f000 fdfd 	bl	8007bdc <malloc>
 8006fe2:	4602      	mov	r2, r0
 8006fe4:	f8cb 001c 	str.w	r0, [fp, #28]
 8006fe8:	b920      	cbnz	r0, 8006ff4 <_dtoa_r+0x34>
 8006fea:	4ba7      	ldr	r3, [pc, #668]	@ (8007288 <_dtoa_r+0x2c8>)
 8006fec:	21ef      	movs	r1, #239	@ 0xef
 8006fee:	48a7      	ldr	r0, [pc, #668]	@ (800728c <_dtoa_r+0x2cc>)
 8006ff0:	f002 fc36 	bl	8009860 <__assert_func>
 8006ff4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006ff8:	6007      	str	r7, [r0, #0]
 8006ffa:	60c7      	str	r7, [r0, #12]
 8006ffc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007000:	6819      	ldr	r1, [r3, #0]
 8007002:	b159      	cbz	r1, 800701c <_dtoa_r+0x5c>
 8007004:	685a      	ldr	r2, [r3, #4]
 8007006:	604a      	str	r2, [r1, #4]
 8007008:	2301      	movs	r3, #1
 800700a:	4093      	lsls	r3, r2
 800700c:	608b      	str	r3, [r1, #8]
 800700e:	4658      	mov	r0, fp
 8007010:	f000 feda 	bl	8007dc8 <_Bfree>
 8007014:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007018:	2200      	movs	r2, #0
 800701a:	601a      	str	r2, [r3, #0]
 800701c:	1e2b      	subs	r3, r5, #0
 800701e:	bfb9      	ittee	lt
 8007020:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007024:	9303      	strlt	r3, [sp, #12]
 8007026:	2300      	movge	r3, #0
 8007028:	6033      	strge	r3, [r6, #0]
 800702a:	9f03      	ldr	r7, [sp, #12]
 800702c:	4b98      	ldr	r3, [pc, #608]	@ (8007290 <_dtoa_r+0x2d0>)
 800702e:	bfbc      	itt	lt
 8007030:	2201      	movlt	r2, #1
 8007032:	6032      	strlt	r2, [r6, #0]
 8007034:	43bb      	bics	r3, r7
 8007036:	d112      	bne.n	800705e <_dtoa_r+0x9e>
 8007038:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800703a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800703e:	6013      	str	r3, [r2, #0]
 8007040:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007044:	4323      	orrs	r3, r4
 8007046:	f000 854d 	beq.w	8007ae4 <_dtoa_r+0xb24>
 800704a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800704c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80072a4 <_dtoa_r+0x2e4>
 8007050:	2b00      	cmp	r3, #0
 8007052:	f000 854f 	beq.w	8007af4 <_dtoa_r+0xb34>
 8007056:	f10a 0303 	add.w	r3, sl, #3
 800705a:	f000 bd49 	b.w	8007af0 <_dtoa_r+0xb30>
 800705e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007062:	2200      	movs	r2, #0
 8007064:	ec51 0b17 	vmov	r0, r1, d7
 8007068:	2300      	movs	r3, #0
 800706a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800706e:	f7f9 fd2b 	bl	8000ac8 <__aeabi_dcmpeq>
 8007072:	4680      	mov	r8, r0
 8007074:	b158      	cbz	r0, 800708e <_dtoa_r+0xce>
 8007076:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007078:	2301      	movs	r3, #1
 800707a:	6013      	str	r3, [r2, #0]
 800707c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800707e:	b113      	cbz	r3, 8007086 <_dtoa_r+0xc6>
 8007080:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007082:	4b84      	ldr	r3, [pc, #528]	@ (8007294 <_dtoa_r+0x2d4>)
 8007084:	6013      	str	r3, [r2, #0]
 8007086:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80072a8 <_dtoa_r+0x2e8>
 800708a:	f000 bd33 	b.w	8007af4 <_dtoa_r+0xb34>
 800708e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007092:	aa16      	add	r2, sp, #88	@ 0x58
 8007094:	a917      	add	r1, sp, #92	@ 0x5c
 8007096:	4658      	mov	r0, fp
 8007098:	f001 fa3a 	bl	8008510 <__d2b>
 800709c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80070a0:	4681      	mov	r9, r0
 80070a2:	2e00      	cmp	r6, #0
 80070a4:	d077      	beq.n	8007196 <_dtoa_r+0x1d6>
 80070a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80070a8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80070ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80070b4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80070b8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80070bc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80070c0:	4619      	mov	r1, r3
 80070c2:	2200      	movs	r2, #0
 80070c4:	4b74      	ldr	r3, [pc, #464]	@ (8007298 <_dtoa_r+0x2d8>)
 80070c6:	f7f9 f8df 	bl	8000288 <__aeabi_dsub>
 80070ca:	a369      	add	r3, pc, #420	@ (adr r3, 8007270 <_dtoa_r+0x2b0>)
 80070cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070d0:	f7f9 fa92 	bl	80005f8 <__aeabi_dmul>
 80070d4:	a368      	add	r3, pc, #416	@ (adr r3, 8007278 <_dtoa_r+0x2b8>)
 80070d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070da:	f7f9 f8d7 	bl	800028c <__adddf3>
 80070de:	4604      	mov	r4, r0
 80070e0:	4630      	mov	r0, r6
 80070e2:	460d      	mov	r5, r1
 80070e4:	f7f9 fa1e 	bl	8000524 <__aeabi_i2d>
 80070e8:	a365      	add	r3, pc, #404	@ (adr r3, 8007280 <_dtoa_r+0x2c0>)
 80070ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ee:	f7f9 fa83 	bl	80005f8 <__aeabi_dmul>
 80070f2:	4602      	mov	r2, r0
 80070f4:	460b      	mov	r3, r1
 80070f6:	4620      	mov	r0, r4
 80070f8:	4629      	mov	r1, r5
 80070fa:	f7f9 f8c7 	bl	800028c <__adddf3>
 80070fe:	4604      	mov	r4, r0
 8007100:	460d      	mov	r5, r1
 8007102:	f7f9 fd29 	bl	8000b58 <__aeabi_d2iz>
 8007106:	2200      	movs	r2, #0
 8007108:	4607      	mov	r7, r0
 800710a:	2300      	movs	r3, #0
 800710c:	4620      	mov	r0, r4
 800710e:	4629      	mov	r1, r5
 8007110:	f7f9 fce4 	bl	8000adc <__aeabi_dcmplt>
 8007114:	b140      	cbz	r0, 8007128 <_dtoa_r+0x168>
 8007116:	4638      	mov	r0, r7
 8007118:	f7f9 fa04 	bl	8000524 <__aeabi_i2d>
 800711c:	4622      	mov	r2, r4
 800711e:	462b      	mov	r3, r5
 8007120:	f7f9 fcd2 	bl	8000ac8 <__aeabi_dcmpeq>
 8007124:	b900      	cbnz	r0, 8007128 <_dtoa_r+0x168>
 8007126:	3f01      	subs	r7, #1
 8007128:	2f16      	cmp	r7, #22
 800712a:	d851      	bhi.n	80071d0 <_dtoa_r+0x210>
 800712c:	4b5b      	ldr	r3, [pc, #364]	@ (800729c <_dtoa_r+0x2dc>)
 800712e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007136:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800713a:	f7f9 fccf 	bl	8000adc <__aeabi_dcmplt>
 800713e:	2800      	cmp	r0, #0
 8007140:	d048      	beq.n	80071d4 <_dtoa_r+0x214>
 8007142:	3f01      	subs	r7, #1
 8007144:	2300      	movs	r3, #0
 8007146:	9312      	str	r3, [sp, #72]	@ 0x48
 8007148:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800714a:	1b9b      	subs	r3, r3, r6
 800714c:	1e5a      	subs	r2, r3, #1
 800714e:	bf44      	itt	mi
 8007150:	f1c3 0801 	rsbmi	r8, r3, #1
 8007154:	2300      	movmi	r3, #0
 8007156:	9208      	str	r2, [sp, #32]
 8007158:	bf54      	ite	pl
 800715a:	f04f 0800 	movpl.w	r8, #0
 800715e:	9308      	strmi	r3, [sp, #32]
 8007160:	2f00      	cmp	r7, #0
 8007162:	db39      	blt.n	80071d8 <_dtoa_r+0x218>
 8007164:	9b08      	ldr	r3, [sp, #32]
 8007166:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007168:	443b      	add	r3, r7
 800716a:	9308      	str	r3, [sp, #32]
 800716c:	2300      	movs	r3, #0
 800716e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007170:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007172:	2b09      	cmp	r3, #9
 8007174:	d864      	bhi.n	8007240 <_dtoa_r+0x280>
 8007176:	2b05      	cmp	r3, #5
 8007178:	bfc4      	itt	gt
 800717a:	3b04      	subgt	r3, #4
 800717c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800717e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007180:	f1a3 0302 	sub.w	r3, r3, #2
 8007184:	bfcc      	ite	gt
 8007186:	2400      	movgt	r4, #0
 8007188:	2401      	movle	r4, #1
 800718a:	2b03      	cmp	r3, #3
 800718c:	d863      	bhi.n	8007256 <_dtoa_r+0x296>
 800718e:	e8df f003 	tbb	[pc, r3]
 8007192:	372a      	.short	0x372a
 8007194:	5535      	.short	0x5535
 8007196:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800719a:	441e      	add	r6, r3
 800719c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80071a0:	2b20      	cmp	r3, #32
 80071a2:	bfc1      	itttt	gt
 80071a4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80071a8:	409f      	lslgt	r7, r3
 80071aa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80071ae:	fa24 f303 	lsrgt.w	r3, r4, r3
 80071b2:	bfd6      	itet	le
 80071b4:	f1c3 0320 	rsble	r3, r3, #32
 80071b8:	ea47 0003 	orrgt.w	r0, r7, r3
 80071bc:	fa04 f003 	lslle.w	r0, r4, r3
 80071c0:	f7f9 f9a0 	bl	8000504 <__aeabi_ui2d>
 80071c4:	2201      	movs	r2, #1
 80071c6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80071ca:	3e01      	subs	r6, #1
 80071cc:	9214      	str	r2, [sp, #80]	@ 0x50
 80071ce:	e777      	b.n	80070c0 <_dtoa_r+0x100>
 80071d0:	2301      	movs	r3, #1
 80071d2:	e7b8      	b.n	8007146 <_dtoa_r+0x186>
 80071d4:	9012      	str	r0, [sp, #72]	@ 0x48
 80071d6:	e7b7      	b.n	8007148 <_dtoa_r+0x188>
 80071d8:	427b      	negs	r3, r7
 80071da:	930a      	str	r3, [sp, #40]	@ 0x28
 80071dc:	2300      	movs	r3, #0
 80071de:	eba8 0807 	sub.w	r8, r8, r7
 80071e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80071e4:	e7c4      	b.n	8007170 <_dtoa_r+0x1b0>
 80071e6:	2300      	movs	r3, #0
 80071e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80071ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	dc35      	bgt.n	800725c <_dtoa_r+0x29c>
 80071f0:	2301      	movs	r3, #1
 80071f2:	9300      	str	r3, [sp, #0]
 80071f4:	9307      	str	r3, [sp, #28]
 80071f6:	461a      	mov	r2, r3
 80071f8:	920e      	str	r2, [sp, #56]	@ 0x38
 80071fa:	e00b      	b.n	8007214 <_dtoa_r+0x254>
 80071fc:	2301      	movs	r3, #1
 80071fe:	e7f3      	b.n	80071e8 <_dtoa_r+0x228>
 8007200:	2300      	movs	r3, #0
 8007202:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007204:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007206:	18fb      	adds	r3, r7, r3
 8007208:	9300      	str	r3, [sp, #0]
 800720a:	3301      	adds	r3, #1
 800720c:	2b01      	cmp	r3, #1
 800720e:	9307      	str	r3, [sp, #28]
 8007210:	bfb8      	it	lt
 8007212:	2301      	movlt	r3, #1
 8007214:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007218:	2100      	movs	r1, #0
 800721a:	2204      	movs	r2, #4
 800721c:	f102 0514 	add.w	r5, r2, #20
 8007220:	429d      	cmp	r5, r3
 8007222:	d91f      	bls.n	8007264 <_dtoa_r+0x2a4>
 8007224:	6041      	str	r1, [r0, #4]
 8007226:	4658      	mov	r0, fp
 8007228:	f000 fd8e 	bl	8007d48 <_Balloc>
 800722c:	4682      	mov	sl, r0
 800722e:	2800      	cmp	r0, #0
 8007230:	d13c      	bne.n	80072ac <_dtoa_r+0x2ec>
 8007232:	4b1b      	ldr	r3, [pc, #108]	@ (80072a0 <_dtoa_r+0x2e0>)
 8007234:	4602      	mov	r2, r0
 8007236:	f240 11af 	movw	r1, #431	@ 0x1af
 800723a:	e6d8      	b.n	8006fee <_dtoa_r+0x2e>
 800723c:	2301      	movs	r3, #1
 800723e:	e7e0      	b.n	8007202 <_dtoa_r+0x242>
 8007240:	2401      	movs	r4, #1
 8007242:	2300      	movs	r3, #0
 8007244:	9309      	str	r3, [sp, #36]	@ 0x24
 8007246:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007248:	f04f 33ff 	mov.w	r3, #4294967295
 800724c:	9300      	str	r3, [sp, #0]
 800724e:	9307      	str	r3, [sp, #28]
 8007250:	2200      	movs	r2, #0
 8007252:	2312      	movs	r3, #18
 8007254:	e7d0      	b.n	80071f8 <_dtoa_r+0x238>
 8007256:	2301      	movs	r3, #1
 8007258:	930b      	str	r3, [sp, #44]	@ 0x2c
 800725a:	e7f5      	b.n	8007248 <_dtoa_r+0x288>
 800725c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800725e:	9300      	str	r3, [sp, #0]
 8007260:	9307      	str	r3, [sp, #28]
 8007262:	e7d7      	b.n	8007214 <_dtoa_r+0x254>
 8007264:	3101      	adds	r1, #1
 8007266:	0052      	lsls	r2, r2, #1
 8007268:	e7d8      	b.n	800721c <_dtoa_r+0x25c>
 800726a:	bf00      	nop
 800726c:	f3af 8000 	nop.w
 8007270:	636f4361 	.word	0x636f4361
 8007274:	3fd287a7 	.word	0x3fd287a7
 8007278:	8b60c8b3 	.word	0x8b60c8b3
 800727c:	3fc68a28 	.word	0x3fc68a28
 8007280:	509f79fb 	.word	0x509f79fb
 8007284:	3fd34413 	.word	0x3fd34413
 8007288:	0800a846 	.word	0x0800a846
 800728c:	0800a85d 	.word	0x0800a85d
 8007290:	7ff00000 	.word	0x7ff00000
 8007294:	0800a811 	.word	0x0800a811
 8007298:	3ff80000 	.word	0x3ff80000
 800729c:	0800a958 	.word	0x0800a958
 80072a0:	0800a8b5 	.word	0x0800a8b5
 80072a4:	0800a842 	.word	0x0800a842
 80072a8:	0800a810 	.word	0x0800a810
 80072ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 80072b0:	6018      	str	r0, [r3, #0]
 80072b2:	9b07      	ldr	r3, [sp, #28]
 80072b4:	2b0e      	cmp	r3, #14
 80072b6:	f200 80a4 	bhi.w	8007402 <_dtoa_r+0x442>
 80072ba:	2c00      	cmp	r4, #0
 80072bc:	f000 80a1 	beq.w	8007402 <_dtoa_r+0x442>
 80072c0:	2f00      	cmp	r7, #0
 80072c2:	dd33      	ble.n	800732c <_dtoa_r+0x36c>
 80072c4:	4bad      	ldr	r3, [pc, #692]	@ (800757c <_dtoa_r+0x5bc>)
 80072c6:	f007 020f 	and.w	r2, r7, #15
 80072ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80072ce:	ed93 7b00 	vldr	d7, [r3]
 80072d2:	05f8      	lsls	r0, r7, #23
 80072d4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80072d8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80072dc:	d516      	bpl.n	800730c <_dtoa_r+0x34c>
 80072de:	4ba8      	ldr	r3, [pc, #672]	@ (8007580 <_dtoa_r+0x5c0>)
 80072e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80072e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80072e8:	f7f9 fab0 	bl	800084c <__aeabi_ddiv>
 80072ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072f0:	f004 040f 	and.w	r4, r4, #15
 80072f4:	2603      	movs	r6, #3
 80072f6:	4da2      	ldr	r5, [pc, #648]	@ (8007580 <_dtoa_r+0x5c0>)
 80072f8:	b954      	cbnz	r4, 8007310 <_dtoa_r+0x350>
 80072fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007302:	f7f9 faa3 	bl	800084c <__aeabi_ddiv>
 8007306:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800730a:	e028      	b.n	800735e <_dtoa_r+0x39e>
 800730c:	2602      	movs	r6, #2
 800730e:	e7f2      	b.n	80072f6 <_dtoa_r+0x336>
 8007310:	07e1      	lsls	r1, r4, #31
 8007312:	d508      	bpl.n	8007326 <_dtoa_r+0x366>
 8007314:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007318:	e9d5 2300 	ldrd	r2, r3, [r5]
 800731c:	f7f9 f96c 	bl	80005f8 <__aeabi_dmul>
 8007320:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007324:	3601      	adds	r6, #1
 8007326:	1064      	asrs	r4, r4, #1
 8007328:	3508      	adds	r5, #8
 800732a:	e7e5      	b.n	80072f8 <_dtoa_r+0x338>
 800732c:	f000 80d2 	beq.w	80074d4 <_dtoa_r+0x514>
 8007330:	427c      	negs	r4, r7
 8007332:	4b92      	ldr	r3, [pc, #584]	@ (800757c <_dtoa_r+0x5bc>)
 8007334:	4d92      	ldr	r5, [pc, #584]	@ (8007580 <_dtoa_r+0x5c0>)
 8007336:	f004 020f 	and.w	r2, r4, #15
 800733a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800733e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007342:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007346:	f7f9 f957 	bl	80005f8 <__aeabi_dmul>
 800734a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800734e:	1124      	asrs	r4, r4, #4
 8007350:	2300      	movs	r3, #0
 8007352:	2602      	movs	r6, #2
 8007354:	2c00      	cmp	r4, #0
 8007356:	f040 80b2 	bne.w	80074be <_dtoa_r+0x4fe>
 800735a:	2b00      	cmp	r3, #0
 800735c:	d1d3      	bne.n	8007306 <_dtoa_r+0x346>
 800735e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007360:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007364:	2b00      	cmp	r3, #0
 8007366:	f000 80b7 	beq.w	80074d8 <_dtoa_r+0x518>
 800736a:	4b86      	ldr	r3, [pc, #536]	@ (8007584 <_dtoa_r+0x5c4>)
 800736c:	2200      	movs	r2, #0
 800736e:	4620      	mov	r0, r4
 8007370:	4629      	mov	r1, r5
 8007372:	f7f9 fbb3 	bl	8000adc <__aeabi_dcmplt>
 8007376:	2800      	cmp	r0, #0
 8007378:	f000 80ae 	beq.w	80074d8 <_dtoa_r+0x518>
 800737c:	9b07      	ldr	r3, [sp, #28]
 800737e:	2b00      	cmp	r3, #0
 8007380:	f000 80aa 	beq.w	80074d8 <_dtoa_r+0x518>
 8007384:	9b00      	ldr	r3, [sp, #0]
 8007386:	2b00      	cmp	r3, #0
 8007388:	dd37      	ble.n	80073fa <_dtoa_r+0x43a>
 800738a:	1e7b      	subs	r3, r7, #1
 800738c:	9304      	str	r3, [sp, #16]
 800738e:	4620      	mov	r0, r4
 8007390:	4b7d      	ldr	r3, [pc, #500]	@ (8007588 <_dtoa_r+0x5c8>)
 8007392:	2200      	movs	r2, #0
 8007394:	4629      	mov	r1, r5
 8007396:	f7f9 f92f 	bl	80005f8 <__aeabi_dmul>
 800739a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800739e:	9c00      	ldr	r4, [sp, #0]
 80073a0:	3601      	adds	r6, #1
 80073a2:	4630      	mov	r0, r6
 80073a4:	f7f9 f8be 	bl	8000524 <__aeabi_i2d>
 80073a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80073ac:	f7f9 f924 	bl	80005f8 <__aeabi_dmul>
 80073b0:	4b76      	ldr	r3, [pc, #472]	@ (800758c <_dtoa_r+0x5cc>)
 80073b2:	2200      	movs	r2, #0
 80073b4:	f7f8 ff6a 	bl	800028c <__adddf3>
 80073b8:	4605      	mov	r5, r0
 80073ba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80073be:	2c00      	cmp	r4, #0
 80073c0:	f040 808d 	bne.w	80074de <_dtoa_r+0x51e>
 80073c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073c8:	4b71      	ldr	r3, [pc, #452]	@ (8007590 <_dtoa_r+0x5d0>)
 80073ca:	2200      	movs	r2, #0
 80073cc:	f7f8 ff5c 	bl	8000288 <__aeabi_dsub>
 80073d0:	4602      	mov	r2, r0
 80073d2:	460b      	mov	r3, r1
 80073d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80073d8:	462a      	mov	r2, r5
 80073da:	4633      	mov	r3, r6
 80073dc:	f7f9 fb9c 	bl	8000b18 <__aeabi_dcmpgt>
 80073e0:	2800      	cmp	r0, #0
 80073e2:	f040 828b 	bne.w	80078fc <_dtoa_r+0x93c>
 80073e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073ea:	462a      	mov	r2, r5
 80073ec:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80073f0:	f7f9 fb74 	bl	8000adc <__aeabi_dcmplt>
 80073f4:	2800      	cmp	r0, #0
 80073f6:	f040 8128 	bne.w	800764a <_dtoa_r+0x68a>
 80073fa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80073fe:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007402:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007404:	2b00      	cmp	r3, #0
 8007406:	f2c0 815a 	blt.w	80076be <_dtoa_r+0x6fe>
 800740a:	2f0e      	cmp	r7, #14
 800740c:	f300 8157 	bgt.w	80076be <_dtoa_r+0x6fe>
 8007410:	4b5a      	ldr	r3, [pc, #360]	@ (800757c <_dtoa_r+0x5bc>)
 8007412:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007416:	ed93 7b00 	vldr	d7, [r3]
 800741a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800741c:	2b00      	cmp	r3, #0
 800741e:	ed8d 7b00 	vstr	d7, [sp]
 8007422:	da03      	bge.n	800742c <_dtoa_r+0x46c>
 8007424:	9b07      	ldr	r3, [sp, #28]
 8007426:	2b00      	cmp	r3, #0
 8007428:	f340 8101 	ble.w	800762e <_dtoa_r+0x66e>
 800742c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007430:	4656      	mov	r6, sl
 8007432:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007436:	4620      	mov	r0, r4
 8007438:	4629      	mov	r1, r5
 800743a:	f7f9 fa07 	bl	800084c <__aeabi_ddiv>
 800743e:	f7f9 fb8b 	bl	8000b58 <__aeabi_d2iz>
 8007442:	4680      	mov	r8, r0
 8007444:	f7f9 f86e 	bl	8000524 <__aeabi_i2d>
 8007448:	e9dd 2300 	ldrd	r2, r3, [sp]
 800744c:	f7f9 f8d4 	bl	80005f8 <__aeabi_dmul>
 8007450:	4602      	mov	r2, r0
 8007452:	460b      	mov	r3, r1
 8007454:	4620      	mov	r0, r4
 8007456:	4629      	mov	r1, r5
 8007458:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800745c:	f7f8 ff14 	bl	8000288 <__aeabi_dsub>
 8007460:	f806 4b01 	strb.w	r4, [r6], #1
 8007464:	9d07      	ldr	r5, [sp, #28]
 8007466:	eba6 040a 	sub.w	r4, r6, sl
 800746a:	42a5      	cmp	r5, r4
 800746c:	4602      	mov	r2, r0
 800746e:	460b      	mov	r3, r1
 8007470:	f040 8117 	bne.w	80076a2 <_dtoa_r+0x6e2>
 8007474:	f7f8 ff0a 	bl	800028c <__adddf3>
 8007478:	e9dd 2300 	ldrd	r2, r3, [sp]
 800747c:	4604      	mov	r4, r0
 800747e:	460d      	mov	r5, r1
 8007480:	f7f9 fb4a 	bl	8000b18 <__aeabi_dcmpgt>
 8007484:	2800      	cmp	r0, #0
 8007486:	f040 80f9 	bne.w	800767c <_dtoa_r+0x6bc>
 800748a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800748e:	4620      	mov	r0, r4
 8007490:	4629      	mov	r1, r5
 8007492:	f7f9 fb19 	bl	8000ac8 <__aeabi_dcmpeq>
 8007496:	b118      	cbz	r0, 80074a0 <_dtoa_r+0x4e0>
 8007498:	f018 0f01 	tst.w	r8, #1
 800749c:	f040 80ee 	bne.w	800767c <_dtoa_r+0x6bc>
 80074a0:	4649      	mov	r1, r9
 80074a2:	4658      	mov	r0, fp
 80074a4:	f000 fc90 	bl	8007dc8 <_Bfree>
 80074a8:	2300      	movs	r3, #0
 80074aa:	7033      	strb	r3, [r6, #0]
 80074ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80074ae:	3701      	adds	r7, #1
 80074b0:	601f      	str	r7, [r3, #0]
 80074b2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	f000 831d 	beq.w	8007af4 <_dtoa_r+0xb34>
 80074ba:	601e      	str	r6, [r3, #0]
 80074bc:	e31a      	b.n	8007af4 <_dtoa_r+0xb34>
 80074be:	07e2      	lsls	r2, r4, #31
 80074c0:	d505      	bpl.n	80074ce <_dtoa_r+0x50e>
 80074c2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80074c6:	f7f9 f897 	bl	80005f8 <__aeabi_dmul>
 80074ca:	3601      	adds	r6, #1
 80074cc:	2301      	movs	r3, #1
 80074ce:	1064      	asrs	r4, r4, #1
 80074d0:	3508      	adds	r5, #8
 80074d2:	e73f      	b.n	8007354 <_dtoa_r+0x394>
 80074d4:	2602      	movs	r6, #2
 80074d6:	e742      	b.n	800735e <_dtoa_r+0x39e>
 80074d8:	9c07      	ldr	r4, [sp, #28]
 80074da:	9704      	str	r7, [sp, #16]
 80074dc:	e761      	b.n	80073a2 <_dtoa_r+0x3e2>
 80074de:	4b27      	ldr	r3, [pc, #156]	@ (800757c <_dtoa_r+0x5bc>)
 80074e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80074e2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80074e6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80074ea:	4454      	add	r4, sl
 80074ec:	2900      	cmp	r1, #0
 80074ee:	d053      	beq.n	8007598 <_dtoa_r+0x5d8>
 80074f0:	4928      	ldr	r1, [pc, #160]	@ (8007594 <_dtoa_r+0x5d4>)
 80074f2:	2000      	movs	r0, #0
 80074f4:	f7f9 f9aa 	bl	800084c <__aeabi_ddiv>
 80074f8:	4633      	mov	r3, r6
 80074fa:	462a      	mov	r2, r5
 80074fc:	f7f8 fec4 	bl	8000288 <__aeabi_dsub>
 8007500:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007504:	4656      	mov	r6, sl
 8007506:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800750a:	f7f9 fb25 	bl	8000b58 <__aeabi_d2iz>
 800750e:	4605      	mov	r5, r0
 8007510:	f7f9 f808 	bl	8000524 <__aeabi_i2d>
 8007514:	4602      	mov	r2, r0
 8007516:	460b      	mov	r3, r1
 8007518:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800751c:	f7f8 feb4 	bl	8000288 <__aeabi_dsub>
 8007520:	3530      	adds	r5, #48	@ 0x30
 8007522:	4602      	mov	r2, r0
 8007524:	460b      	mov	r3, r1
 8007526:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800752a:	f806 5b01 	strb.w	r5, [r6], #1
 800752e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007532:	f7f9 fad3 	bl	8000adc <__aeabi_dcmplt>
 8007536:	2800      	cmp	r0, #0
 8007538:	d171      	bne.n	800761e <_dtoa_r+0x65e>
 800753a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800753e:	4911      	ldr	r1, [pc, #68]	@ (8007584 <_dtoa_r+0x5c4>)
 8007540:	2000      	movs	r0, #0
 8007542:	f7f8 fea1 	bl	8000288 <__aeabi_dsub>
 8007546:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800754a:	f7f9 fac7 	bl	8000adc <__aeabi_dcmplt>
 800754e:	2800      	cmp	r0, #0
 8007550:	f040 8095 	bne.w	800767e <_dtoa_r+0x6be>
 8007554:	42a6      	cmp	r6, r4
 8007556:	f43f af50 	beq.w	80073fa <_dtoa_r+0x43a>
 800755a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800755e:	4b0a      	ldr	r3, [pc, #40]	@ (8007588 <_dtoa_r+0x5c8>)
 8007560:	2200      	movs	r2, #0
 8007562:	f7f9 f849 	bl	80005f8 <__aeabi_dmul>
 8007566:	4b08      	ldr	r3, [pc, #32]	@ (8007588 <_dtoa_r+0x5c8>)
 8007568:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800756c:	2200      	movs	r2, #0
 800756e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007572:	f7f9 f841 	bl	80005f8 <__aeabi_dmul>
 8007576:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800757a:	e7c4      	b.n	8007506 <_dtoa_r+0x546>
 800757c:	0800a958 	.word	0x0800a958
 8007580:	0800a930 	.word	0x0800a930
 8007584:	3ff00000 	.word	0x3ff00000
 8007588:	40240000 	.word	0x40240000
 800758c:	401c0000 	.word	0x401c0000
 8007590:	40140000 	.word	0x40140000
 8007594:	3fe00000 	.word	0x3fe00000
 8007598:	4631      	mov	r1, r6
 800759a:	4628      	mov	r0, r5
 800759c:	f7f9 f82c 	bl	80005f8 <__aeabi_dmul>
 80075a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80075a4:	9415      	str	r4, [sp, #84]	@ 0x54
 80075a6:	4656      	mov	r6, sl
 80075a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075ac:	f7f9 fad4 	bl	8000b58 <__aeabi_d2iz>
 80075b0:	4605      	mov	r5, r0
 80075b2:	f7f8 ffb7 	bl	8000524 <__aeabi_i2d>
 80075b6:	4602      	mov	r2, r0
 80075b8:	460b      	mov	r3, r1
 80075ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075be:	f7f8 fe63 	bl	8000288 <__aeabi_dsub>
 80075c2:	3530      	adds	r5, #48	@ 0x30
 80075c4:	f806 5b01 	strb.w	r5, [r6], #1
 80075c8:	4602      	mov	r2, r0
 80075ca:	460b      	mov	r3, r1
 80075cc:	42a6      	cmp	r6, r4
 80075ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80075d2:	f04f 0200 	mov.w	r2, #0
 80075d6:	d124      	bne.n	8007622 <_dtoa_r+0x662>
 80075d8:	4bac      	ldr	r3, [pc, #688]	@ (800788c <_dtoa_r+0x8cc>)
 80075da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80075de:	f7f8 fe55 	bl	800028c <__adddf3>
 80075e2:	4602      	mov	r2, r0
 80075e4:	460b      	mov	r3, r1
 80075e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075ea:	f7f9 fa95 	bl	8000b18 <__aeabi_dcmpgt>
 80075ee:	2800      	cmp	r0, #0
 80075f0:	d145      	bne.n	800767e <_dtoa_r+0x6be>
 80075f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80075f6:	49a5      	ldr	r1, [pc, #660]	@ (800788c <_dtoa_r+0x8cc>)
 80075f8:	2000      	movs	r0, #0
 80075fa:	f7f8 fe45 	bl	8000288 <__aeabi_dsub>
 80075fe:	4602      	mov	r2, r0
 8007600:	460b      	mov	r3, r1
 8007602:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007606:	f7f9 fa69 	bl	8000adc <__aeabi_dcmplt>
 800760a:	2800      	cmp	r0, #0
 800760c:	f43f aef5 	beq.w	80073fa <_dtoa_r+0x43a>
 8007610:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007612:	1e73      	subs	r3, r6, #1
 8007614:	9315      	str	r3, [sp, #84]	@ 0x54
 8007616:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800761a:	2b30      	cmp	r3, #48	@ 0x30
 800761c:	d0f8      	beq.n	8007610 <_dtoa_r+0x650>
 800761e:	9f04      	ldr	r7, [sp, #16]
 8007620:	e73e      	b.n	80074a0 <_dtoa_r+0x4e0>
 8007622:	4b9b      	ldr	r3, [pc, #620]	@ (8007890 <_dtoa_r+0x8d0>)
 8007624:	f7f8 ffe8 	bl	80005f8 <__aeabi_dmul>
 8007628:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800762c:	e7bc      	b.n	80075a8 <_dtoa_r+0x5e8>
 800762e:	d10c      	bne.n	800764a <_dtoa_r+0x68a>
 8007630:	4b98      	ldr	r3, [pc, #608]	@ (8007894 <_dtoa_r+0x8d4>)
 8007632:	2200      	movs	r2, #0
 8007634:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007638:	f7f8 ffde 	bl	80005f8 <__aeabi_dmul>
 800763c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007640:	f7f9 fa60 	bl	8000b04 <__aeabi_dcmpge>
 8007644:	2800      	cmp	r0, #0
 8007646:	f000 8157 	beq.w	80078f8 <_dtoa_r+0x938>
 800764a:	2400      	movs	r4, #0
 800764c:	4625      	mov	r5, r4
 800764e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007650:	43db      	mvns	r3, r3
 8007652:	9304      	str	r3, [sp, #16]
 8007654:	4656      	mov	r6, sl
 8007656:	2700      	movs	r7, #0
 8007658:	4621      	mov	r1, r4
 800765a:	4658      	mov	r0, fp
 800765c:	f000 fbb4 	bl	8007dc8 <_Bfree>
 8007660:	2d00      	cmp	r5, #0
 8007662:	d0dc      	beq.n	800761e <_dtoa_r+0x65e>
 8007664:	b12f      	cbz	r7, 8007672 <_dtoa_r+0x6b2>
 8007666:	42af      	cmp	r7, r5
 8007668:	d003      	beq.n	8007672 <_dtoa_r+0x6b2>
 800766a:	4639      	mov	r1, r7
 800766c:	4658      	mov	r0, fp
 800766e:	f000 fbab 	bl	8007dc8 <_Bfree>
 8007672:	4629      	mov	r1, r5
 8007674:	4658      	mov	r0, fp
 8007676:	f000 fba7 	bl	8007dc8 <_Bfree>
 800767a:	e7d0      	b.n	800761e <_dtoa_r+0x65e>
 800767c:	9704      	str	r7, [sp, #16]
 800767e:	4633      	mov	r3, r6
 8007680:	461e      	mov	r6, r3
 8007682:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007686:	2a39      	cmp	r2, #57	@ 0x39
 8007688:	d107      	bne.n	800769a <_dtoa_r+0x6da>
 800768a:	459a      	cmp	sl, r3
 800768c:	d1f8      	bne.n	8007680 <_dtoa_r+0x6c0>
 800768e:	9a04      	ldr	r2, [sp, #16]
 8007690:	3201      	adds	r2, #1
 8007692:	9204      	str	r2, [sp, #16]
 8007694:	2230      	movs	r2, #48	@ 0x30
 8007696:	f88a 2000 	strb.w	r2, [sl]
 800769a:	781a      	ldrb	r2, [r3, #0]
 800769c:	3201      	adds	r2, #1
 800769e:	701a      	strb	r2, [r3, #0]
 80076a0:	e7bd      	b.n	800761e <_dtoa_r+0x65e>
 80076a2:	4b7b      	ldr	r3, [pc, #492]	@ (8007890 <_dtoa_r+0x8d0>)
 80076a4:	2200      	movs	r2, #0
 80076a6:	f7f8 ffa7 	bl	80005f8 <__aeabi_dmul>
 80076aa:	2200      	movs	r2, #0
 80076ac:	2300      	movs	r3, #0
 80076ae:	4604      	mov	r4, r0
 80076b0:	460d      	mov	r5, r1
 80076b2:	f7f9 fa09 	bl	8000ac8 <__aeabi_dcmpeq>
 80076b6:	2800      	cmp	r0, #0
 80076b8:	f43f aebb 	beq.w	8007432 <_dtoa_r+0x472>
 80076bc:	e6f0      	b.n	80074a0 <_dtoa_r+0x4e0>
 80076be:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80076c0:	2a00      	cmp	r2, #0
 80076c2:	f000 80db 	beq.w	800787c <_dtoa_r+0x8bc>
 80076c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076c8:	2a01      	cmp	r2, #1
 80076ca:	f300 80bf 	bgt.w	800784c <_dtoa_r+0x88c>
 80076ce:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80076d0:	2a00      	cmp	r2, #0
 80076d2:	f000 80b7 	beq.w	8007844 <_dtoa_r+0x884>
 80076d6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80076da:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80076dc:	4646      	mov	r6, r8
 80076de:	9a08      	ldr	r2, [sp, #32]
 80076e0:	2101      	movs	r1, #1
 80076e2:	441a      	add	r2, r3
 80076e4:	4658      	mov	r0, fp
 80076e6:	4498      	add	r8, r3
 80076e8:	9208      	str	r2, [sp, #32]
 80076ea:	f000 fc6b 	bl	8007fc4 <__i2b>
 80076ee:	4605      	mov	r5, r0
 80076f0:	b15e      	cbz	r6, 800770a <_dtoa_r+0x74a>
 80076f2:	9b08      	ldr	r3, [sp, #32]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	dd08      	ble.n	800770a <_dtoa_r+0x74a>
 80076f8:	42b3      	cmp	r3, r6
 80076fa:	9a08      	ldr	r2, [sp, #32]
 80076fc:	bfa8      	it	ge
 80076fe:	4633      	movge	r3, r6
 8007700:	eba8 0803 	sub.w	r8, r8, r3
 8007704:	1af6      	subs	r6, r6, r3
 8007706:	1ad3      	subs	r3, r2, r3
 8007708:	9308      	str	r3, [sp, #32]
 800770a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800770c:	b1f3      	cbz	r3, 800774c <_dtoa_r+0x78c>
 800770e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007710:	2b00      	cmp	r3, #0
 8007712:	f000 80b7 	beq.w	8007884 <_dtoa_r+0x8c4>
 8007716:	b18c      	cbz	r4, 800773c <_dtoa_r+0x77c>
 8007718:	4629      	mov	r1, r5
 800771a:	4622      	mov	r2, r4
 800771c:	4658      	mov	r0, fp
 800771e:	f000 fd11 	bl	8008144 <__pow5mult>
 8007722:	464a      	mov	r2, r9
 8007724:	4601      	mov	r1, r0
 8007726:	4605      	mov	r5, r0
 8007728:	4658      	mov	r0, fp
 800772a:	f000 fc61 	bl	8007ff0 <__multiply>
 800772e:	4649      	mov	r1, r9
 8007730:	9004      	str	r0, [sp, #16]
 8007732:	4658      	mov	r0, fp
 8007734:	f000 fb48 	bl	8007dc8 <_Bfree>
 8007738:	9b04      	ldr	r3, [sp, #16]
 800773a:	4699      	mov	r9, r3
 800773c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800773e:	1b1a      	subs	r2, r3, r4
 8007740:	d004      	beq.n	800774c <_dtoa_r+0x78c>
 8007742:	4649      	mov	r1, r9
 8007744:	4658      	mov	r0, fp
 8007746:	f000 fcfd 	bl	8008144 <__pow5mult>
 800774a:	4681      	mov	r9, r0
 800774c:	2101      	movs	r1, #1
 800774e:	4658      	mov	r0, fp
 8007750:	f000 fc38 	bl	8007fc4 <__i2b>
 8007754:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007756:	4604      	mov	r4, r0
 8007758:	2b00      	cmp	r3, #0
 800775a:	f000 81cf 	beq.w	8007afc <_dtoa_r+0xb3c>
 800775e:	461a      	mov	r2, r3
 8007760:	4601      	mov	r1, r0
 8007762:	4658      	mov	r0, fp
 8007764:	f000 fcee 	bl	8008144 <__pow5mult>
 8007768:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800776a:	2b01      	cmp	r3, #1
 800776c:	4604      	mov	r4, r0
 800776e:	f300 8095 	bgt.w	800789c <_dtoa_r+0x8dc>
 8007772:	9b02      	ldr	r3, [sp, #8]
 8007774:	2b00      	cmp	r3, #0
 8007776:	f040 8087 	bne.w	8007888 <_dtoa_r+0x8c8>
 800777a:	9b03      	ldr	r3, [sp, #12]
 800777c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007780:	2b00      	cmp	r3, #0
 8007782:	f040 8089 	bne.w	8007898 <_dtoa_r+0x8d8>
 8007786:	9b03      	ldr	r3, [sp, #12]
 8007788:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800778c:	0d1b      	lsrs	r3, r3, #20
 800778e:	051b      	lsls	r3, r3, #20
 8007790:	b12b      	cbz	r3, 800779e <_dtoa_r+0x7de>
 8007792:	9b08      	ldr	r3, [sp, #32]
 8007794:	3301      	adds	r3, #1
 8007796:	9308      	str	r3, [sp, #32]
 8007798:	f108 0801 	add.w	r8, r8, #1
 800779c:	2301      	movs	r3, #1
 800779e:	930a      	str	r3, [sp, #40]	@ 0x28
 80077a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	f000 81b0 	beq.w	8007b08 <_dtoa_r+0xb48>
 80077a8:	6923      	ldr	r3, [r4, #16]
 80077aa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80077ae:	6918      	ldr	r0, [r3, #16]
 80077b0:	f000 fbbc 	bl	8007f2c <__hi0bits>
 80077b4:	f1c0 0020 	rsb	r0, r0, #32
 80077b8:	9b08      	ldr	r3, [sp, #32]
 80077ba:	4418      	add	r0, r3
 80077bc:	f010 001f 	ands.w	r0, r0, #31
 80077c0:	d077      	beq.n	80078b2 <_dtoa_r+0x8f2>
 80077c2:	f1c0 0320 	rsb	r3, r0, #32
 80077c6:	2b04      	cmp	r3, #4
 80077c8:	dd6b      	ble.n	80078a2 <_dtoa_r+0x8e2>
 80077ca:	9b08      	ldr	r3, [sp, #32]
 80077cc:	f1c0 001c 	rsb	r0, r0, #28
 80077d0:	4403      	add	r3, r0
 80077d2:	4480      	add	r8, r0
 80077d4:	4406      	add	r6, r0
 80077d6:	9308      	str	r3, [sp, #32]
 80077d8:	f1b8 0f00 	cmp.w	r8, #0
 80077dc:	dd05      	ble.n	80077ea <_dtoa_r+0x82a>
 80077de:	4649      	mov	r1, r9
 80077e0:	4642      	mov	r2, r8
 80077e2:	4658      	mov	r0, fp
 80077e4:	f000 fd08 	bl	80081f8 <__lshift>
 80077e8:	4681      	mov	r9, r0
 80077ea:	9b08      	ldr	r3, [sp, #32]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	dd05      	ble.n	80077fc <_dtoa_r+0x83c>
 80077f0:	4621      	mov	r1, r4
 80077f2:	461a      	mov	r2, r3
 80077f4:	4658      	mov	r0, fp
 80077f6:	f000 fcff 	bl	80081f8 <__lshift>
 80077fa:	4604      	mov	r4, r0
 80077fc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d059      	beq.n	80078b6 <_dtoa_r+0x8f6>
 8007802:	4621      	mov	r1, r4
 8007804:	4648      	mov	r0, r9
 8007806:	f000 fd63 	bl	80082d0 <__mcmp>
 800780a:	2800      	cmp	r0, #0
 800780c:	da53      	bge.n	80078b6 <_dtoa_r+0x8f6>
 800780e:	1e7b      	subs	r3, r7, #1
 8007810:	9304      	str	r3, [sp, #16]
 8007812:	4649      	mov	r1, r9
 8007814:	2300      	movs	r3, #0
 8007816:	220a      	movs	r2, #10
 8007818:	4658      	mov	r0, fp
 800781a:	f000 faf7 	bl	8007e0c <__multadd>
 800781e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007820:	4681      	mov	r9, r0
 8007822:	2b00      	cmp	r3, #0
 8007824:	f000 8172 	beq.w	8007b0c <_dtoa_r+0xb4c>
 8007828:	2300      	movs	r3, #0
 800782a:	4629      	mov	r1, r5
 800782c:	220a      	movs	r2, #10
 800782e:	4658      	mov	r0, fp
 8007830:	f000 faec 	bl	8007e0c <__multadd>
 8007834:	9b00      	ldr	r3, [sp, #0]
 8007836:	2b00      	cmp	r3, #0
 8007838:	4605      	mov	r5, r0
 800783a:	dc67      	bgt.n	800790c <_dtoa_r+0x94c>
 800783c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800783e:	2b02      	cmp	r3, #2
 8007840:	dc41      	bgt.n	80078c6 <_dtoa_r+0x906>
 8007842:	e063      	b.n	800790c <_dtoa_r+0x94c>
 8007844:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007846:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800784a:	e746      	b.n	80076da <_dtoa_r+0x71a>
 800784c:	9b07      	ldr	r3, [sp, #28]
 800784e:	1e5c      	subs	r4, r3, #1
 8007850:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007852:	42a3      	cmp	r3, r4
 8007854:	bfbf      	itttt	lt
 8007856:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007858:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800785a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800785c:	1ae3      	sublt	r3, r4, r3
 800785e:	bfb4      	ite	lt
 8007860:	18d2      	addlt	r2, r2, r3
 8007862:	1b1c      	subge	r4, r3, r4
 8007864:	9b07      	ldr	r3, [sp, #28]
 8007866:	bfbc      	itt	lt
 8007868:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800786a:	2400      	movlt	r4, #0
 800786c:	2b00      	cmp	r3, #0
 800786e:	bfb5      	itete	lt
 8007870:	eba8 0603 	sublt.w	r6, r8, r3
 8007874:	9b07      	ldrge	r3, [sp, #28]
 8007876:	2300      	movlt	r3, #0
 8007878:	4646      	movge	r6, r8
 800787a:	e730      	b.n	80076de <_dtoa_r+0x71e>
 800787c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800787e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007880:	4646      	mov	r6, r8
 8007882:	e735      	b.n	80076f0 <_dtoa_r+0x730>
 8007884:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007886:	e75c      	b.n	8007742 <_dtoa_r+0x782>
 8007888:	2300      	movs	r3, #0
 800788a:	e788      	b.n	800779e <_dtoa_r+0x7de>
 800788c:	3fe00000 	.word	0x3fe00000
 8007890:	40240000 	.word	0x40240000
 8007894:	40140000 	.word	0x40140000
 8007898:	9b02      	ldr	r3, [sp, #8]
 800789a:	e780      	b.n	800779e <_dtoa_r+0x7de>
 800789c:	2300      	movs	r3, #0
 800789e:	930a      	str	r3, [sp, #40]	@ 0x28
 80078a0:	e782      	b.n	80077a8 <_dtoa_r+0x7e8>
 80078a2:	d099      	beq.n	80077d8 <_dtoa_r+0x818>
 80078a4:	9a08      	ldr	r2, [sp, #32]
 80078a6:	331c      	adds	r3, #28
 80078a8:	441a      	add	r2, r3
 80078aa:	4498      	add	r8, r3
 80078ac:	441e      	add	r6, r3
 80078ae:	9208      	str	r2, [sp, #32]
 80078b0:	e792      	b.n	80077d8 <_dtoa_r+0x818>
 80078b2:	4603      	mov	r3, r0
 80078b4:	e7f6      	b.n	80078a4 <_dtoa_r+0x8e4>
 80078b6:	9b07      	ldr	r3, [sp, #28]
 80078b8:	9704      	str	r7, [sp, #16]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	dc20      	bgt.n	8007900 <_dtoa_r+0x940>
 80078be:	9300      	str	r3, [sp, #0]
 80078c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078c2:	2b02      	cmp	r3, #2
 80078c4:	dd1e      	ble.n	8007904 <_dtoa_r+0x944>
 80078c6:	9b00      	ldr	r3, [sp, #0]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	f47f aec0 	bne.w	800764e <_dtoa_r+0x68e>
 80078ce:	4621      	mov	r1, r4
 80078d0:	2205      	movs	r2, #5
 80078d2:	4658      	mov	r0, fp
 80078d4:	f000 fa9a 	bl	8007e0c <__multadd>
 80078d8:	4601      	mov	r1, r0
 80078da:	4604      	mov	r4, r0
 80078dc:	4648      	mov	r0, r9
 80078de:	f000 fcf7 	bl	80082d0 <__mcmp>
 80078e2:	2800      	cmp	r0, #0
 80078e4:	f77f aeb3 	ble.w	800764e <_dtoa_r+0x68e>
 80078e8:	4656      	mov	r6, sl
 80078ea:	2331      	movs	r3, #49	@ 0x31
 80078ec:	f806 3b01 	strb.w	r3, [r6], #1
 80078f0:	9b04      	ldr	r3, [sp, #16]
 80078f2:	3301      	adds	r3, #1
 80078f4:	9304      	str	r3, [sp, #16]
 80078f6:	e6ae      	b.n	8007656 <_dtoa_r+0x696>
 80078f8:	9c07      	ldr	r4, [sp, #28]
 80078fa:	9704      	str	r7, [sp, #16]
 80078fc:	4625      	mov	r5, r4
 80078fe:	e7f3      	b.n	80078e8 <_dtoa_r+0x928>
 8007900:	9b07      	ldr	r3, [sp, #28]
 8007902:	9300      	str	r3, [sp, #0]
 8007904:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007906:	2b00      	cmp	r3, #0
 8007908:	f000 8104 	beq.w	8007b14 <_dtoa_r+0xb54>
 800790c:	2e00      	cmp	r6, #0
 800790e:	dd05      	ble.n	800791c <_dtoa_r+0x95c>
 8007910:	4629      	mov	r1, r5
 8007912:	4632      	mov	r2, r6
 8007914:	4658      	mov	r0, fp
 8007916:	f000 fc6f 	bl	80081f8 <__lshift>
 800791a:	4605      	mov	r5, r0
 800791c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800791e:	2b00      	cmp	r3, #0
 8007920:	d05a      	beq.n	80079d8 <_dtoa_r+0xa18>
 8007922:	6869      	ldr	r1, [r5, #4]
 8007924:	4658      	mov	r0, fp
 8007926:	f000 fa0f 	bl	8007d48 <_Balloc>
 800792a:	4606      	mov	r6, r0
 800792c:	b928      	cbnz	r0, 800793a <_dtoa_r+0x97a>
 800792e:	4b84      	ldr	r3, [pc, #528]	@ (8007b40 <_dtoa_r+0xb80>)
 8007930:	4602      	mov	r2, r0
 8007932:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007936:	f7ff bb5a 	b.w	8006fee <_dtoa_r+0x2e>
 800793a:	692a      	ldr	r2, [r5, #16]
 800793c:	3202      	adds	r2, #2
 800793e:	0092      	lsls	r2, r2, #2
 8007940:	f105 010c 	add.w	r1, r5, #12
 8007944:	300c      	adds	r0, #12
 8007946:	f001 ff75 	bl	8009834 <memcpy>
 800794a:	2201      	movs	r2, #1
 800794c:	4631      	mov	r1, r6
 800794e:	4658      	mov	r0, fp
 8007950:	f000 fc52 	bl	80081f8 <__lshift>
 8007954:	f10a 0301 	add.w	r3, sl, #1
 8007958:	9307      	str	r3, [sp, #28]
 800795a:	9b00      	ldr	r3, [sp, #0]
 800795c:	4453      	add	r3, sl
 800795e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007960:	9b02      	ldr	r3, [sp, #8]
 8007962:	f003 0301 	and.w	r3, r3, #1
 8007966:	462f      	mov	r7, r5
 8007968:	930a      	str	r3, [sp, #40]	@ 0x28
 800796a:	4605      	mov	r5, r0
 800796c:	9b07      	ldr	r3, [sp, #28]
 800796e:	4621      	mov	r1, r4
 8007970:	3b01      	subs	r3, #1
 8007972:	4648      	mov	r0, r9
 8007974:	9300      	str	r3, [sp, #0]
 8007976:	f7ff fa99 	bl	8006eac <quorem>
 800797a:	4639      	mov	r1, r7
 800797c:	9002      	str	r0, [sp, #8]
 800797e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007982:	4648      	mov	r0, r9
 8007984:	f000 fca4 	bl	80082d0 <__mcmp>
 8007988:	462a      	mov	r2, r5
 800798a:	9008      	str	r0, [sp, #32]
 800798c:	4621      	mov	r1, r4
 800798e:	4658      	mov	r0, fp
 8007990:	f000 fcba 	bl	8008308 <__mdiff>
 8007994:	68c2      	ldr	r2, [r0, #12]
 8007996:	4606      	mov	r6, r0
 8007998:	bb02      	cbnz	r2, 80079dc <_dtoa_r+0xa1c>
 800799a:	4601      	mov	r1, r0
 800799c:	4648      	mov	r0, r9
 800799e:	f000 fc97 	bl	80082d0 <__mcmp>
 80079a2:	4602      	mov	r2, r0
 80079a4:	4631      	mov	r1, r6
 80079a6:	4658      	mov	r0, fp
 80079a8:	920e      	str	r2, [sp, #56]	@ 0x38
 80079aa:	f000 fa0d 	bl	8007dc8 <_Bfree>
 80079ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80079b2:	9e07      	ldr	r6, [sp, #28]
 80079b4:	ea43 0102 	orr.w	r1, r3, r2
 80079b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079ba:	4319      	orrs	r1, r3
 80079bc:	d110      	bne.n	80079e0 <_dtoa_r+0xa20>
 80079be:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80079c2:	d029      	beq.n	8007a18 <_dtoa_r+0xa58>
 80079c4:	9b08      	ldr	r3, [sp, #32]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	dd02      	ble.n	80079d0 <_dtoa_r+0xa10>
 80079ca:	9b02      	ldr	r3, [sp, #8]
 80079cc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80079d0:	9b00      	ldr	r3, [sp, #0]
 80079d2:	f883 8000 	strb.w	r8, [r3]
 80079d6:	e63f      	b.n	8007658 <_dtoa_r+0x698>
 80079d8:	4628      	mov	r0, r5
 80079da:	e7bb      	b.n	8007954 <_dtoa_r+0x994>
 80079dc:	2201      	movs	r2, #1
 80079de:	e7e1      	b.n	80079a4 <_dtoa_r+0x9e4>
 80079e0:	9b08      	ldr	r3, [sp, #32]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	db04      	blt.n	80079f0 <_dtoa_r+0xa30>
 80079e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80079e8:	430b      	orrs	r3, r1
 80079ea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80079ec:	430b      	orrs	r3, r1
 80079ee:	d120      	bne.n	8007a32 <_dtoa_r+0xa72>
 80079f0:	2a00      	cmp	r2, #0
 80079f2:	dded      	ble.n	80079d0 <_dtoa_r+0xa10>
 80079f4:	4649      	mov	r1, r9
 80079f6:	2201      	movs	r2, #1
 80079f8:	4658      	mov	r0, fp
 80079fa:	f000 fbfd 	bl	80081f8 <__lshift>
 80079fe:	4621      	mov	r1, r4
 8007a00:	4681      	mov	r9, r0
 8007a02:	f000 fc65 	bl	80082d0 <__mcmp>
 8007a06:	2800      	cmp	r0, #0
 8007a08:	dc03      	bgt.n	8007a12 <_dtoa_r+0xa52>
 8007a0a:	d1e1      	bne.n	80079d0 <_dtoa_r+0xa10>
 8007a0c:	f018 0f01 	tst.w	r8, #1
 8007a10:	d0de      	beq.n	80079d0 <_dtoa_r+0xa10>
 8007a12:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007a16:	d1d8      	bne.n	80079ca <_dtoa_r+0xa0a>
 8007a18:	9a00      	ldr	r2, [sp, #0]
 8007a1a:	2339      	movs	r3, #57	@ 0x39
 8007a1c:	7013      	strb	r3, [r2, #0]
 8007a1e:	4633      	mov	r3, r6
 8007a20:	461e      	mov	r6, r3
 8007a22:	3b01      	subs	r3, #1
 8007a24:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007a28:	2a39      	cmp	r2, #57	@ 0x39
 8007a2a:	d052      	beq.n	8007ad2 <_dtoa_r+0xb12>
 8007a2c:	3201      	adds	r2, #1
 8007a2e:	701a      	strb	r2, [r3, #0]
 8007a30:	e612      	b.n	8007658 <_dtoa_r+0x698>
 8007a32:	2a00      	cmp	r2, #0
 8007a34:	dd07      	ble.n	8007a46 <_dtoa_r+0xa86>
 8007a36:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007a3a:	d0ed      	beq.n	8007a18 <_dtoa_r+0xa58>
 8007a3c:	9a00      	ldr	r2, [sp, #0]
 8007a3e:	f108 0301 	add.w	r3, r8, #1
 8007a42:	7013      	strb	r3, [r2, #0]
 8007a44:	e608      	b.n	8007658 <_dtoa_r+0x698>
 8007a46:	9b07      	ldr	r3, [sp, #28]
 8007a48:	9a07      	ldr	r2, [sp, #28]
 8007a4a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007a4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d028      	beq.n	8007aa6 <_dtoa_r+0xae6>
 8007a54:	4649      	mov	r1, r9
 8007a56:	2300      	movs	r3, #0
 8007a58:	220a      	movs	r2, #10
 8007a5a:	4658      	mov	r0, fp
 8007a5c:	f000 f9d6 	bl	8007e0c <__multadd>
 8007a60:	42af      	cmp	r7, r5
 8007a62:	4681      	mov	r9, r0
 8007a64:	f04f 0300 	mov.w	r3, #0
 8007a68:	f04f 020a 	mov.w	r2, #10
 8007a6c:	4639      	mov	r1, r7
 8007a6e:	4658      	mov	r0, fp
 8007a70:	d107      	bne.n	8007a82 <_dtoa_r+0xac2>
 8007a72:	f000 f9cb 	bl	8007e0c <__multadd>
 8007a76:	4607      	mov	r7, r0
 8007a78:	4605      	mov	r5, r0
 8007a7a:	9b07      	ldr	r3, [sp, #28]
 8007a7c:	3301      	adds	r3, #1
 8007a7e:	9307      	str	r3, [sp, #28]
 8007a80:	e774      	b.n	800796c <_dtoa_r+0x9ac>
 8007a82:	f000 f9c3 	bl	8007e0c <__multadd>
 8007a86:	4629      	mov	r1, r5
 8007a88:	4607      	mov	r7, r0
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	220a      	movs	r2, #10
 8007a8e:	4658      	mov	r0, fp
 8007a90:	f000 f9bc 	bl	8007e0c <__multadd>
 8007a94:	4605      	mov	r5, r0
 8007a96:	e7f0      	b.n	8007a7a <_dtoa_r+0xaba>
 8007a98:	9b00      	ldr	r3, [sp, #0]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	bfcc      	ite	gt
 8007a9e:	461e      	movgt	r6, r3
 8007aa0:	2601      	movle	r6, #1
 8007aa2:	4456      	add	r6, sl
 8007aa4:	2700      	movs	r7, #0
 8007aa6:	4649      	mov	r1, r9
 8007aa8:	2201      	movs	r2, #1
 8007aaa:	4658      	mov	r0, fp
 8007aac:	f000 fba4 	bl	80081f8 <__lshift>
 8007ab0:	4621      	mov	r1, r4
 8007ab2:	4681      	mov	r9, r0
 8007ab4:	f000 fc0c 	bl	80082d0 <__mcmp>
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	dcb0      	bgt.n	8007a1e <_dtoa_r+0xa5e>
 8007abc:	d102      	bne.n	8007ac4 <_dtoa_r+0xb04>
 8007abe:	f018 0f01 	tst.w	r8, #1
 8007ac2:	d1ac      	bne.n	8007a1e <_dtoa_r+0xa5e>
 8007ac4:	4633      	mov	r3, r6
 8007ac6:	461e      	mov	r6, r3
 8007ac8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007acc:	2a30      	cmp	r2, #48	@ 0x30
 8007ace:	d0fa      	beq.n	8007ac6 <_dtoa_r+0xb06>
 8007ad0:	e5c2      	b.n	8007658 <_dtoa_r+0x698>
 8007ad2:	459a      	cmp	sl, r3
 8007ad4:	d1a4      	bne.n	8007a20 <_dtoa_r+0xa60>
 8007ad6:	9b04      	ldr	r3, [sp, #16]
 8007ad8:	3301      	adds	r3, #1
 8007ada:	9304      	str	r3, [sp, #16]
 8007adc:	2331      	movs	r3, #49	@ 0x31
 8007ade:	f88a 3000 	strb.w	r3, [sl]
 8007ae2:	e5b9      	b.n	8007658 <_dtoa_r+0x698>
 8007ae4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007ae6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007b44 <_dtoa_r+0xb84>
 8007aea:	b11b      	cbz	r3, 8007af4 <_dtoa_r+0xb34>
 8007aec:	f10a 0308 	add.w	r3, sl, #8
 8007af0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007af2:	6013      	str	r3, [r2, #0]
 8007af4:	4650      	mov	r0, sl
 8007af6:	b019      	add	sp, #100	@ 0x64
 8007af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007afc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007afe:	2b01      	cmp	r3, #1
 8007b00:	f77f ae37 	ble.w	8007772 <_dtoa_r+0x7b2>
 8007b04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b06:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b08:	2001      	movs	r0, #1
 8007b0a:	e655      	b.n	80077b8 <_dtoa_r+0x7f8>
 8007b0c:	9b00      	ldr	r3, [sp, #0]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	f77f aed6 	ble.w	80078c0 <_dtoa_r+0x900>
 8007b14:	4656      	mov	r6, sl
 8007b16:	4621      	mov	r1, r4
 8007b18:	4648      	mov	r0, r9
 8007b1a:	f7ff f9c7 	bl	8006eac <quorem>
 8007b1e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007b22:	f806 8b01 	strb.w	r8, [r6], #1
 8007b26:	9b00      	ldr	r3, [sp, #0]
 8007b28:	eba6 020a 	sub.w	r2, r6, sl
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	ddb3      	ble.n	8007a98 <_dtoa_r+0xad8>
 8007b30:	4649      	mov	r1, r9
 8007b32:	2300      	movs	r3, #0
 8007b34:	220a      	movs	r2, #10
 8007b36:	4658      	mov	r0, fp
 8007b38:	f000 f968 	bl	8007e0c <__multadd>
 8007b3c:	4681      	mov	r9, r0
 8007b3e:	e7ea      	b.n	8007b16 <_dtoa_r+0xb56>
 8007b40:	0800a8b5 	.word	0x0800a8b5
 8007b44:	0800a839 	.word	0x0800a839

08007b48 <_free_r>:
 8007b48:	b538      	push	{r3, r4, r5, lr}
 8007b4a:	4605      	mov	r5, r0
 8007b4c:	2900      	cmp	r1, #0
 8007b4e:	d041      	beq.n	8007bd4 <_free_r+0x8c>
 8007b50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b54:	1f0c      	subs	r4, r1, #4
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	bfb8      	it	lt
 8007b5a:	18e4      	addlt	r4, r4, r3
 8007b5c:	f000 f8e8 	bl	8007d30 <__malloc_lock>
 8007b60:	4a1d      	ldr	r2, [pc, #116]	@ (8007bd8 <_free_r+0x90>)
 8007b62:	6813      	ldr	r3, [r2, #0]
 8007b64:	b933      	cbnz	r3, 8007b74 <_free_r+0x2c>
 8007b66:	6063      	str	r3, [r4, #4]
 8007b68:	6014      	str	r4, [r2, #0]
 8007b6a:	4628      	mov	r0, r5
 8007b6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b70:	f000 b8e4 	b.w	8007d3c <__malloc_unlock>
 8007b74:	42a3      	cmp	r3, r4
 8007b76:	d908      	bls.n	8007b8a <_free_r+0x42>
 8007b78:	6820      	ldr	r0, [r4, #0]
 8007b7a:	1821      	adds	r1, r4, r0
 8007b7c:	428b      	cmp	r3, r1
 8007b7e:	bf01      	itttt	eq
 8007b80:	6819      	ldreq	r1, [r3, #0]
 8007b82:	685b      	ldreq	r3, [r3, #4]
 8007b84:	1809      	addeq	r1, r1, r0
 8007b86:	6021      	streq	r1, [r4, #0]
 8007b88:	e7ed      	b.n	8007b66 <_free_r+0x1e>
 8007b8a:	461a      	mov	r2, r3
 8007b8c:	685b      	ldr	r3, [r3, #4]
 8007b8e:	b10b      	cbz	r3, 8007b94 <_free_r+0x4c>
 8007b90:	42a3      	cmp	r3, r4
 8007b92:	d9fa      	bls.n	8007b8a <_free_r+0x42>
 8007b94:	6811      	ldr	r1, [r2, #0]
 8007b96:	1850      	adds	r0, r2, r1
 8007b98:	42a0      	cmp	r0, r4
 8007b9a:	d10b      	bne.n	8007bb4 <_free_r+0x6c>
 8007b9c:	6820      	ldr	r0, [r4, #0]
 8007b9e:	4401      	add	r1, r0
 8007ba0:	1850      	adds	r0, r2, r1
 8007ba2:	4283      	cmp	r3, r0
 8007ba4:	6011      	str	r1, [r2, #0]
 8007ba6:	d1e0      	bne.n	8007b6a <_free_r+0x22>
 8007ba8:	6818      	ldr	r0, [r3, #0]
 8007baa:	685b      	ldr	r3, [r3, #4]
 8007bac:	6053      	str	r3, [r2, #4]
 8007bae:	4408      	add	r0, r1
 8007bb0:	6010      	str	r0, [r2, #0]
 8007bb2:	e7da      	b.n	8007b6a <_free_r+0x22>
 8007bb4:	d902      	bls.n	8007bbc <_free_r+0x74>
 8007bb6:	230c      	movs	r3, #12
 8007bb8:	602b      	str	r3, [r5, #0]
 8007bba:	e7d6      	b.n	8007b6a <_free_r+0x22>
 8007bbc:	6820      	ldr	r0, [r4, #0]
 8007bbe:	1821      	adds	r1, r4, r0
 8007bc0:	428b      	cmp	r3, r1
 8007bc2:	bf04      	itt	eq
 8007bc4:	6819      	ldreq	r1, [r3, #0]
 8007bc6:	685b      	ldreq	r3, [r3, #4]
 8007bc8:	6063      	str	r3, [r4, #4]
 8007bca:	bf04      	itt	eq
 8007bcc:	1809      	addeq	r1, r1, r0
 8007bce:	6021      	streq	r1, [r4, #0]
 8007bd0:	6054      	str	r4, [r2, #4]
 8007bd2:	e7ca      	b.n	8007b6a <_free_r+0x22>
 8007bd4:	bd38      	pop	{r3, r4, r5, pc}
 8007bd6:	bf00      	nop
 8007bd8:	20000550 	.word	0x20000550

08007bdc <malloc>:
 8007bdc:	4b02      	ldr	r3, [pc, #8]	@ (8007be8 <malloc+0xc>)
 8007bde:	4601      	mov	r1, r0
 8007be0:	6818      	ldr	r0, [r3, #0]
 8007be2:	f000 b825 	b.w	8007c30 <_malloc_r>
 8007be6:	bf00      	nop
 8007be8:	2000001c 	.word	0x2000001c

08007bec <sbrk_aligned>:
 8007bec:	b570      	push	{r4, r5, r6, lr}
 8007bee:	4e0f      	ldr	r6, [pc, #60]	@ (8007c2c <sbrk_aligned+0x40>)
 8007bf0:	460c      	mov	r4, r1
 8007bf2:	6831      	ldr	r1, [r6, #0]
 8007bf4:	4605      	mov	r5, r0
 8007bf6:	b911      	cbnz	r1, 8007bfe <sbrk_aligned+0x12>
 8007bf8:	f001 fe0c 	bl	8009814 <_sbrk_r>
 8007bfc:	6030      	str	r0, [r6, #0]
 8007bfe:	4621      	mov	r1, r4
 8007c00:	4628      	mov	r0, r5
 8007c02:	f001 fe07 	bl	8009814 <_sbrk_r>
 8007c06:	1c43      	adds	r3, r0, #1
 8007c08:	d103      	bne.n	8007c12 <sbrk_aligned+0x26>
 8007c0a:	f04f 34ff 	mov.w	r4, #4294967295
 8007c0e:	4620      	mov	r0, r4
 8007c10:	bd70      	pop	{r4, r5, r6, pc}
 8007c12:	1cc4      	adds	r4, r0, #3
 8007c14:	f024 0403 	bic.w	r4, r4, #3
 8007c18:	42a0      	cmp	r0, r4
 8007c1a:	d0f8      	beq.n	8007c0e <sbrk_aligned+0x22>
 8007c1c:	1a21      	subs	r1, r4, r0
 8007c1e:	4628      	mov	r0, r5
 8007c20:	f001 fdf8 	bl	8009814 <_sbrk_r>
 8007c24:	3001      	adds	r0, #1
 8007c26:	d1f2      	bne.n	8007c0e <sbrk_aligned+0x22>
 8007c28:	e7ef      	b.n	8007c0a <sbrk_aligned+0x1e>
 8007c2a:	bf00      	nop
 8007c2c:	2000054c 	.word	0x2000054c

08007c30 <_malloc_r>:
 8007c30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c34:	1ccd      	adds	r5, r1, #3
 8007c36:	f025 0503 	bic.w	r5, r5, #3
 8007c3a:	3508      	adds	r5, #8
 8007c3c:	2d0c      	cmp	r5, #12
 8007c3e:	bf38      	it	cc
 8007c40:	250c      	movcc	r5, #12
 8007c42:	2d00      	cmp	r5, #0
 8007c44:	4606      	mov	r6, r0
 8007c46:	db01      	blt.n	8007c4c <_malloc_r+0x1c>
 8007c48:	42a9      	cmp	r1, r5
 8007c4a:	d904      	bls.n	8007c56 <_malloc_r+0x26>
 8007c4c:	230c      	movs	r3, #12
 8007c4e:	6033      	str	r3, [r6, #0]
 8007c50:	2000      	movs	r0, #0
 8007c52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007d2c <_malloc_r+0xfc>
 8007c5a:	f000 f869 	bl	8007d30 <__malloc_lock>
 8007c5e:	f8d8 3000 	ldr.w	r3, [r8]
 8007c62:	461c      	mov	r4, r3
 8007c64:	bb44      	cbnz	r4, 8007cb8 <_malloc_r+0x88>
 8007c66:	4629      	mov	r1, r5
 8007c68:	4630      	mov	r0, r6
 8007c6a:	f7ff ffbf 	bl	8007bec <sbrk_aligned>
 8007c6e:	1c43      	adds	r3, r0, #1
 8007c70:	4604      	mov	r4, r0
 8007c72:	d158      	bne.n	8007d26 <_malloc_r+0xf6>
 8007c74:	f8d8 4000 	ldr.w	r4, [r8]
 8007c78:	4627      	mov	r7, r4
 8007c7a:	2f00      	cmp	r7, #0
 8007c7c:	d143      	bne.n	8007d06 <_malloc_r+0xd6>
 8007c7e:	2c00      	cmp	r4, #0
 8007c80:	d04b      	beq.n	8007d1a <_malloc_r+0xea>
 8007c82:	6823      	ldr	r3, [r4, #0]
 8007c84:	4639      	mov	r1, r7
 8007c86:	4630      	mov	r0, r6
 8007c88:	eb04 0903 	add.w	r9, r4, r3
 8007c8c:	f001 fdc2 	bl	8009814 <_sbrk_r>
 8007c90:	4581      	cmp	r9, r0
 8007c92:	d142      	bne.n	8007d1a <_malloc_r+0xea>
 8007c94:	6821      	ldr	r1, [r4, #0]
 8007c96:	1a6d      	subs	r5, r5, r1
 8007c98:	4629      	mov	r1, r5
 8007c9a:	4630      	mov	r0, r6
 8007c9c:	f7ff ffa6 	bl	8007bec <sbrk_aligned>
 8007ca0:	3001      	adds	r0, #1
 8007ca2:	d03a      	beq.n	8007d1a <_malloc_r+0xea>
 8007ca4:	6823      	ldr	r3, [r4, #0]
 8007ca6:	442b      	add	r3, r5
 8007ca8:	6023      	str	r3, [r4, #0]
 8007caa:	f8d8 3000 	ldr.w	r3, [r8]
 8007cae:	685a      	ldr	r2, [r3, #4]
 8007cb0:	bb62      	cbnz	r2, 8007d0c <_malloc_r+0xdc>
 8007cb2:	f8c8 7000 	str.w	r7, [r8]
 8007cb6:	e00f      	b.n	8007cd8 <_malloc_r+0xa8>
 8007cb8:	6822      	ldr	r2, [r4, #0]
 8007cba:	1b52      	subs	r2, r2, r5
 8007cbc:	d420      	bmi.n	8007d00 <_malloc_r+0xd0>
 8007cbe:	2a0b      	cmp	r2, #11
 8007cc0:	d917      	bls.n	8007cf2 <_malloc_r+0xc2>
 8007cc2:	1961      	adds	r1, r4, r5
 8007cc4:	42a3      	cmp	r3, r4
 8007cc6:	6025      	str	r5, [r4, #0]
 8007cc8:	bf18      	it	ne
 8007cca:	6059      	strne	r1, [r3, #4]
 8007ccc:	6863      	ldr	r3, [r4, #4]
 8007cce:	bf08      	it	eq
 8007cd0:	f8c8 1000 	streq.w	r1, [r8]
 8007cd4:	5162      	str	r2, [r4, r5]
 8007cd6:	604b      	str	r3, [r1, #4]
 8007cd8:	4630      	mov	r0, r6
 8007cda:	f000 f82f 	bl	8007d3c <__malloc_unlock>
 8007cde:	f104 000b 	add.w	r0, r4, #11
 8007ce2:	1d23      	adds	r3, r4, #4
 8007ce4:	f020 0007 	bic.w	r0, r0, #7
 8007ce8:	1ac2      	subs	r2, r0, r3
 8007cea:	bf1c      	itt	ne
 8007cec:	1a1b      	subne	r3, r3, r0
 8007cee:	50a3      	strne	r3, [r4, r2]
 8007cf0:	e7af      	b.n	8007c52 <_malloc_r+0x22>
 8007cf2:	6862      	ldr	r2, [r4, #4]
 8007cf4:	42a3      	cmp	r3, r4
 8007cf6:	bf0c      	ite	eq
 8007cf8:	f8c8 2000 	streq.w	r2, [r8]
 8007cfc:	605a      	strne	r2, [r3, #4]
 8007cfe:	e7eb      	b.n	8007cd8 <_malloc_r+0xa8>
 8007d00:	4623      	mov	r3, r4
 8007d02:	6864      	ldr	r4, [r4, #4]
 8007d04:	e7ae      	b.n	8007c64 <_malloc_r+0x34>
 8007d06:	463c      	mov	r4, r7
 8007d08:	687f      	ldr	r7, [r7, #4]
 8007d0a:	e7b6      	b.n	8007c7a <_malloc_r+0x4a>
 8007d0c:	461a      	mov	r2, r3
 8007d0e:	685b      	ldr	r3, [r3, #4]
 8007d10:	42a3      	cmp	r3, r4
 8007d12:	d1fb      	bne.n	8007d0c <_malloc_r+0xdc>
 8007d14:	2300      	movs	r3, #0
 8007d16:	6053      	str	r3, [r2, #4]
 8007d18:	e7de      	b.n	8007cd8 <_malloc_r+0xa8>
 8007d1a:	230c      	movs	r3, #12
 8007d1c:	6033      	str	r3, [r6, #0]
 8007d1e:	4630      	mov	r0, r6
 8007d20:	f000 f80c 	bl	8007d3c <__malloc_unlock>
 8007d24:	e794      	b.n	8007c50 <_malloc_r+0x20>
 8007d26:	6005      	str	r5, [r0, #0]
 8007d28:	e7d6      	b.n	8007cd8 <_malloc_r+0xa8>
 8007d2a:	bf00      	nop
 8007d2c:	20000550 	.word	0x20000550

08007d30 <__malloc_lock>:
 8007d30:	4801      	ldr	r0, [pc, #4]	@ (8007d38 <__malloc_lock+0x8>)
 8007d32:	f7ff b8b2 	b.w	8006e9a <__retarget_lock_acquire_recursive>
 8007d36:	bf00      	nop
 8007d38:	20000548 	.word	0x20000548

08007d3c <__malloc_unlock>:
 8007d3c:	4801      	ldr	r0, [pc, #4]	@ (8007d44 <__malloc_unlock+0x8>)
 8007d3e:	f7ff b8ad 	b.w	8006e9c <__retarget_lock_release_recursive>
 8007d42:	bf00      	nop
 8007d44:	20000548 	.word	0x20000548

08007d48 <_Balloc>:
 8007d48:	b570      	push	{r4, r5, r6, lr}
 8007d4a:	69c6      	ldr	r6, [r0, #28]
 8007d4c:	4604      	mov	r4, r0
 8007d4e:	460d      	mov	r5, r1
 8007d50:	b976      	cbnz	r6, 8007d70 <_Balloc+0x28>
 8007d52:	2010      	movs	r0, #16
 8007d54:	f7ff ff42 	bl	8007bdc <malloc>
 8007d58:	4602      	mov	r2, r0
 8007d5a:	61e0      	str	r0, [r4, #28]
 8007d5c:	b920      	cbnz	r0, 8007d68 <_Balloc+0x20>
 8007d5e:	4b18      	ldr	r3, [pc, #96]	@ (8007dc0 <_Balloc+0x78>)
 8007d60:	4818      	ldr	r0, [pc, #96]	@ (8007dc4 <_Balloc+0x7c>)
 8007d62:	216b      	movs	r1, #107	@ 0x6b
 8007d64:	f001 fd7c 	bl	8009860 <__assert_func>
 8007d68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d6c:	6006      	str	r6, [r0, #0]
 8007d6e:	60c6      	str	r6, [r0, #12]
 8007d70:	69e6      	ldr	r6, [r4, #28]
 8007d72:	68f3      	ldr	r3, [r6, #12]
 8007d74:	b183      	cbz	r3, 8007d98 <_Balloc+0x50>
 8007d76:	69e3      	ldr	r3, [r4, #28]
 8007d78:	68db      	ldr	r3, [r3, #12]
 8007d7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007d7e:	b9b8      	cbnz	r0, 8007db0 <_Balloc+0x68>
 8007d80:	2101      	movs	r1, #1
 8007d82:	fa01 f605 	lsl.w	r6, r1, r5
 8007d86:	1d72      	adds	r2, r6, #5
 8007d88:	0092      	lsls	r2, r2, #2
 8007d8a:	4620      	mov	r0, r4
 8007d8c:	f001 fd86 	bl	800989c <_calloc_r>
 8007d90:	b160      	cbz	r0, 8007dac <_Balloc+0x64>
 8007d92:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007d96:	e00e      	b.n	8007db6 <_Balloc+0x6e>
 8007d98:	2221      	movs	r2, #33	@ 0x21
 8007d9a:	2104      	movs	r1, #4
 8007d9c:	4620      	mov	r0, r4
 8007d9e:	f001 fd7d 	bl	800989c <_calloc_r>
 8007da2:	69e3      	ldr	r3, [r4, #28]
 8007da4:	60f0      	str	r0, [r6, #12]
 8007da6:	68db      	ldr	r3, [r3, #12]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d1e4      	bne.n	8007d76 <_Balloc+0x2e>
 8007dac:	2000      	movs	r0, #0
 8007dae:	bd70      	pop	{r4, r5, r6, pc}
 8007db0:	6802      	ldr	r2, [r0, #0]
 8007db2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007db6:	2300      	movs	r3, #0
 8007db8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007dbc:	e7f7      	b.n	8007dae <_Balloc+0x66>
 8007dbe:	bf00      	nop
 8007dc0:	0800a846 	.word	0x0800a846
 8007dc4:	0800a8c6 	.word	0x0800a8c6

08007dc8 <_Bfree>:
 8007dc8:	b570      	push	{r4, r5, r6, lr}
 8007dca:	69c6      	ldr	r6, [r0, #28]
 8007dcc:	4605      	mov	r5, r0
 8007dce:	460c      	mov	r4, r1
 8007dd0:	b976      	cbnz	r6, 8007df0 <_Bfree+0x28>
 8007dd2:	2010      	movs	r0, #16
 8007dd4:	f7ff ff02 	bl	8007bdc <malloc>
 8007dd8:	4602      	mov	r2, r0
 8007dda:	61e8      	str	r0, [r5, #28]
 8007ddc:	b920      	cbnz	r0, 8007de8 <_Bfree+0x20>
 8007dde:	4b09      	ldr	r3, [pc, #36]	@ (8007e04 <_Bfree+0x3c>)
 8007de0:	4809      	ldr	r0, [pc, #36]	@ (8007e08 <_Bfree+0x40>)
 8007de2:	218f      	movs	r1, #143	@ 0x8f
 8007de4:	f001 fd3c 	bl	8009860 <__assert_func>
 8007de8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007dec:	6006      	str	r6, [r0, #0]
 8007dee:	60c6      	str	r6, [r0, #12]
 8007df0:	b13c      	cbz	r4, 8007e02 <_Bfree+0x3a>
 8007df2:	69eb      	ldr	r3, [r5, #28]
 8007df4:	6862      	ldr	r2, [r4, #4]
 8007df6:	68db      	ldr	r3, [r3, #12]
 8007df8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007dfc:	6021      	str	r1, [r4, #0]
 8007dfe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007e02:	bd70      	pop	{r4, r5, r6, pc}
 8007e04:	0800a846 	.word	0x0800a846
 8007e08:	0800a8c6 	.word	0x0800a8c6

08007e0c <__multadd>:
 8007e0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e10:	690d      	ldr	r5, [r1, #16]
 8007e12:	4607      	mov	r7, r0
 8007e14:	460c      	mov	r4, r1
 8007e16:	461e      	mov	r6, r3
 8007e18:	f101 0c14 	add.w	ip, r1, #20
 8007e1c:	2000      	movs	r0, #0
 8007e1e:	f8dc 3000 	ldr.w	r3, [ip]
 8007e22:	b299      	uxth	r1, r3
 8007e24:	fb02 6101 	mla	r1, r2, r1, r6
 8007e28:	0c1e      	lsrs	r6, r3, #16
 8007e2a:	0c0b      	lsrs	r3, r1, #16
 8007e2c:	fb02 3306 	mla	r3, r2, r6, r3
 8007e30:	b289      	uxth	r1, r1
 8007e32:	3001      	adds	r0, #1
 8007e34:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007e38:	4285      	cmp	r5, r0
 8007e3a:	f84c 1b04 	str.w	r1, [ip], #4
 8007e3e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007e42:	dcec      	bgt.n	8007e1e <__multadd+0x12>
 8007e44:	b30e      	cbz	r6, 8007e8a <__multadd+0x7e>
 8007e46:	68a3      	ldr	r3, [r4, #8]
 8007e48:	42ab      	cmp	r3, r5
 8007e4a:	dc19      	bgt.n	8007e80 <__multadd+0x74>
 8007e4c:	6861      	ldr	r1, [r4, #4]
 8007e4e:	4638      	mov	r0, r7
 8007e50:	3101      	adds	r1, #1
 8007e52:	f7ff ff79 	bl	8007d48 <_Balloc>
 8007e56:	4680      	mov	r8, r0
 8007e58:	b928      	cbnz	r0, 8007e66 <__multadd+0x5a>
 8007e5a:	4602      	mov	r2, r0
 8007e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8007e90 <__multadd+0x84>)
 8007e5e:	480d      	ldr	r0, [pc, #52]	@ (8007e94 <__multadd+0x88>)
 8007e60:	21ba      	movs	r1, #186	@ 0xba
 8007e62:	f001 fcfd 	bl	8009860 <__assert_func>
 8007e66:	6922      	ldr	r2, [r4, #16]
 8007e68:	3202      	adds	r2, #2
 8007e6a:	f104 010c 	add.w	r1, r4, #12
 8007e6e:	0092      	lsls	r2, r2, #2
 8007e70:	300c      	adds	r0, #12
 8007e72:	f001 fcdf 	bl	8009834 <memcpy>
 8007e76:	4621      	mov	r1, r4
 8007e78:	4638      	mov	r0, r7
 8007e7a:	f7ff ffa5 	bl	8007dc8 <_Bfree>
 8007e7e:	4644      	mov	r4, r8
 8007e80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007e84:	3501      	adds	r5, #1
 8007e86:	615e      	str	r6, [r3, #20]
 8007e88:	6125      	str	r5, [r4, #16]
 8007e8a:	4620      	mov	r0, r4
 8007e8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e90:	0800a8b5 	.word	0x0800a8b5
 8007e94:	0800a8c6 	.word	0x0800a8c6

08007e98 <__s2b>:
 8007e98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e9c:	460c      	mov	r4, r1
 8007e9e:	4615      	mov	r5, r2
 8007ea0:	461f      	mov	r7, r3
 8007ea2:	2209      	movs	r2, #9
 8007ea4:	3308      	adds	r3, #8
 8007ea6:	4606      	mov	r6, r0
 8007ea8:	fb93 f3f2 	sdiv	r3, r3, r2
 8007eac:	2100      	movs	r1, #0
 8007eae:	2201      	movs	r2, #1
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	db09      	blt.n	8007ec8 <__s2b+0x30>
 8007eb4:	4630      	mov	r0, r6
 8007eb6:	f7ff ff47 	bl	8007d48 <_Balloc>
 8007eba:	b940      	cbnz	r0, 8007ece <__s2b+0x36>
 8007ebc:	4602      	mov	r2, r0
 8007ebe:	4b19      	ldr	r3, [pc, #100]	@ (8007f24 <__s2b+0x8c>)
 8007ec0:	4819      	ldr	r0, [pc, #100]	@ (8007f28 <__s2b+0x90>)
 8007ec2:	21d3      	movs	r1, #211	@ 0xd3
 8007ec4:	f001 fccc 	bl	8009860 <__assert_func>
 8007ec8:	0052      	lsls	r2, r2, #1
 8007eca:	3101      	adds	r1, #1
 8007ecc:	e7f0      	b.n	8007eb0 <__s2b+0x18>
 8007ece:	9b08      	ldr	r3, [sp, #32]
 8007ed0:	6143      	str	r3, [r0, #20]
 8007ed2:	2d09      	cmp	r5, #9
 8007ed4:	f04f 0301 	mov.w	r3, #1
 8007ed8:	6103      	str	r3, [r0, #16]
 8007eda:	dd16      	ble.n	8007f0a <__s2b+0x72>
 8007edc:	f104 0909 	add.w	r9, r4, #9
 8007ee0:	46c8      	mov	r8, r9
 8007ee2:	442c      	add	r4, r5
 8007ee4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007ee8:	4601      	mov	r1, r0
 8007eea:	3b30      	subs	r3, #48	@ 0x30
 8007eec:	220a      	movs	r2, #10
 8007eee:	4630      	mov	r0, r6
 8007ef0:	f7ff ff8c 	bl	8007e0c <__multadd>
 8007ef4:	45a0      	cmp	r8, r4
 8007ef6:	d1f5      	bne.n	8007ee4 <__s2b+0x4c>
 8007ef8:	f1a5 0408 	sub.w	r4, r5, #8
 8007efc:	444c      	add	r4, r9
 8007efe:	1b2d      	subs	r5, r5, r4
 8007f00:	1963      	adds	r3, r4, r5
 8007f02:	42bb      	cmp	r3, r7
 8007f04:	db04      	blt.n	8007f10 <__s2b+0x78>
 8007f06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f0a:	340a      	adds	r4, #10
 8007f0c:	2509      	movs	r5, #9
 8007f0e:	e7f6      	b.n	8007efe <__s2b+0x66>
 8007f10:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007f14:	4601      	mov	r1, r0
 8007f16:	3b30      	subs	r3, #48	@ 0x30
 8007f18:	220a      	movs	r2, #10
 8007f1a:	4630      	mov	r0, r6
 8007f1c:	f7ff ff76 	bl	8007e0c <__multadd>
 8007f20:	e7ee      	b.n	8007f00 <__s2b+0x68>
 8007f22:	bf00      	nop
 8007f24:	0800a8b5 	.word	0x0800a8b5
 8007f28:	0800a8c6 	.word	0x0800a8c6

08007f2c <__hi0bits>:
 8007f2c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007f30:	4603      	mov	r3, r0
 8007f32:	bf36      	itet	cc
 8007f34:	0403      	lslcc	r3, r0, #16
 8007f36:	2000      	movcs	r0, #0
 8007f38:	2010      	movcc	r0, #16
 8007f3a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f3e:	bf3c      	itt	cc
 8007f40:	021b      	lslcc	r3, r3, #8
 8007f42:	3008      	addcc	r0, #8
 8007f44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f48:	bf3c      	itt	cc
 8007f4a:	011b      	lslcc	r3, r3, #4
 8007f4c:	3004      	addcc	r0, #4
 8007f4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f52:	bf3c      	itt	cc
 8007f54:	009b      	lslcc	r3, r3, #2
 8007f56:	3002      	addcc	r0, #2
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	db05      	blt.n	8007f68 <__hi0bits+0x3c>
 8007f5c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007f60:	f100 0001 	add.w	r0, r0, #1
 8007f64:	bf08      	it	eq
 8007f66:	2020      	moveq	r0, #32
 8007f68:	4770      	bx	lr

08007f6a <__lo0bits>:
 8007f6a:	6803      	ldr	r3, [r0, #0]
 8007f6c:	4602      	mov	r2, r0
 8007f6e:	f013 0007 	ands.w	r0, r3, #7
 8007f72:	d00b      	beq.n	8007f8c <__lo0bits+0x22>
 8007f74:	07d9      	lsls	r1, r3, #31
 8007f76:	d421      	bmi.n	8007fbc <__lo0bits+0x52>
 8007f78:	0798      	lsls	r0, r3, #30
 8007f7a:	bf49      	itett	mi
 8007f7c:	085b      	lsrmi	r3, r3, #1
 8007f7e:	089b      	lsrpl	r3, r3, #2
 8007f80:	2001      	movmi	r0, #1
 8007f82:	6013      	strmi	r3, [r2, #0]
 8007f84:	bf5c      	itt	pl
 8007f86:	6013      	strpl	r3, [r2, #0]
 8007f88:	2002      	movpl	r0, #2
 8007f8a:	4770      	bx	lr
 8007f8c:	b299      	uxth	r1, r3
 8007f8e:	b909      	cbnz	r1, 8007f94 <__lo0bits+0x2a>
 8007f90:	0c1b      	lsrs	r3, r3, #16
 8007f92:	2010      	movs	r0, #16
 8007f94:	b2d9      	uxtb	r1, r3
 8007f96:	b909      	cbnz	r1, 8007f9c <__lo0bits+0x32>
 8007f98:	3008      	adds	r0, #8
 8007f9a:	0a1b      	lsrs	r3, r3, #8
 8007f9c:	0719      	lsls	r1, r3, #28
 8007f9e:	bf04      	itt	eq
 8007fa0:	091b      	lsreq	r3, r3, #4
 8007fa2:	3004      	addeq	r0, #4
 8007fa4:	0799      	lsls	r1, r3, #30
 8007fa6:	bf04      	itt	eq
 8007fa8:	089b      	lsreq	r3, r3, #2
 8007faa:	3002      	addeq	r0, #2
 8007fac:	07d9      	lsls	r1, r3, #31
 8007fae:	d403      	bmi.n	8007fb8 <__lo0bits+0x4e>
 8007fb0:	085b      	lsrs	r3, r3, #1
 8007fb2:	f100 0001 	add.w	r0, r0, #1
 8007fb6:	d003      	beq.n	8007fc0 <__lo0bits+0x56>
 8007fb8:	6013      	str	r3, [r2, #0]
 8007fba:	4770      	bx	lr
 8007fbc:	2000      	movs	r0, #0
 8007fbe:	4770      	bx	lr
 8007fc0:	2020      	movs	r0, #32
 8007fc2:	4770      	bx	lr

08007fc4 <__i2b>:
 8007fc4:	b510      	push	{r4, lr}
 8007fc6:	460c      	mov	r4, r1
 8007fc8:	2101      	movs	r1, #1
 8007fca:	f7ff febd 	bl	8007d48 <_Balloc>
 8007fce:	4602      	mov	r2, r0
 8007fd0:	b928      	cbnz	r0, 8007fde <__i2b+0x1a>
 8007fd2:	4b05      	ldr	r3, [pc, #20]	@ (8007fe8 <__i2b+0x24>)
 8007fd4:	4805      	ldr	r0, [pc, #20]	@ (8007fec <__i2b+0x28>)
 8007fd6:	f240 1145 	movw	r1, #325	@ 0x145
 8007fda:	f001 fc41 	bl	8009860 <__assert_func>
 8007fde:	2301      	movs	r3, #1
 8007fe0:	6144      	str	r4, [r0, #20]
 8007fe2:	6103      	str	r3, [r0, #16]
 8007fe4:	bd10      	pop	{r4, pc}
 8007fe6:	bf00      	nop
 8007fe8:	0800a8b5 	.word	0x0800a8b5
 8007fec:	0800a8c6 	.word	0x0800a8c6

08007ff0 <__multiply>:
 8007ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ff4:	4614      	mov	r4, r2
 8007ff6:	690a      	ldr	r2, [r1, #16]
 8007ff8:	6923      	ldr	r3, [r4, #16]
 8007ffa:	429a      	cmp	r2, r3
 8007ffc:	bfa8      	it	ge
 8007ffe:	4623      	movge	r3, r4
 8008000:	460f      	mov	r7, r1
 8008002:	bfa4      	itt	ge
 8008004:	460c      	movge	r4, r1
 8008006:	461f      	movge	r7, r3
 8008008:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800800c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008010:	68a3      	ldr	r3, [r4, #8]
 8008012:	6861      	ldr	r1, [r4, #4]
 8008014:	eb0a 0609 	add.w	r6, sl, r9
 8008018:	42b3      	cmp	r3, r6
 800801a:	b085      	sub	sp, #20
 800801c:	bfb8      	it	lt
 800801e:	3101      	addlt	r1, #1
 8008020:	f7ff fe92 	bl	8007d48 <_Balloc>
 8008024:	b930      	cbnz	r0, 8008034 <__multiply+0x44>
 8008026:	4602      	mov	r2, r0
 8008028:	4b44      	ldr	r3, [pc, #272]	@ (800813c <__multiply+0x14c>)
 800802a:	4845      	ldr	r0, [pc, #276]	@ (8008140 <__multiply+0x150>)
 800802c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008030:	f001 fc16 	bl	8009860 <__assert_func>
 8008034:	f100 0514 	add.w	r5, r0, #20
 8008038:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800803c:	462b      	mov	r3, r5
 800803e:	2200      	movs	r2, #0
 8008040:	4543      	cmp	r3, r8
 8008042:	d321      	bcc.n	8008088 <__multiply+0x98>
 8008044:	f107 0114 	add.w	r1, r7, #20
 8008048:	f104 0214 	add.w	r2, r4, #20
 800804c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008050:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008054:	9302      	str	r3, [sp, #8]
 8008056:	1b13      	subs	r3, r2, r4
 8008058:	3b15      	subs	r3, #21
 800805a:	f023 0303 	bic.w	r3, r3, #3
 800805e:	3304      	adds	r3, #4
 8008060:	f104 0715 	add.w	r7, r4, #21
 8008064:	42ba      	cmp	r2, r7
 8008066:	bf38      	it	cc
 8008068:	2304      	movcc	r3, #4
 800806a:	9301      	str	r3, [sp, #4]
 800806c:	9b02      	ldr	r3, [sp, #8]
 800806e:	9103      	str	r1, [sp, #12]
 8008070:	428b      	cmp	r3, r1
 8008072:	d80c      	bhi.n	800808e <__multiply+0x9e>
 8008074:	2e00      	cmp	r6, #0
 8008076:	dd03      	ble.n	8008080 <__multiply+0x90>
 8008078:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800807c:	2b00      	cmp	r3, #0
 800807e:	d05b      	beq.n	8008138 <__multiply+0x148>
 8008080:	6106      	str	r6, [r0, #16]
 8008082:	b005      	add	sp, #20
 8008084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008088:	f843 2b04 	str.w	r2, [r3], #4
 800808c:	e7d8      	b.n	8008040 <__multiply+0x50>
 800808e:	f8b1 a000 	ldrh.w	sl, [r1]
 8008092:	f1ba 0f00 	cmp.w	sl, #0
 8008096:	d024      	beq.n	80080e2 <__multiply+0xf2>
 8008098:	f104 0e14 	add.w	lr, r4, #20
 800809c:	46a9      	mov	r9, r5
 800809e:	f04f 0c00 	mov.w	ip, #0
 80080a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80080a6:	f8d9 3000 	ldr.w	r3, [r9]
 80080aa:	fa1f fb87 	uxth.w	fp, r7
 80080ae:	b29b      	uxth	r3, r3
 80080b0:	fb0a 330b 	mla	r3, sl, fp, r3
 80080b4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80080b8:	f8d9 7000 	ldr.w	r7, [r9]
 80080bc:	4463      	add	r3, ip
 80080be:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80080c2:	fb0a c70b 	mla	r7, sl, fp, ip
 80080c6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80080ca:	b29b      	uxth	r3, r3
 80080cc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80080d0:	4572      	cmp	r2, lr
 80080d2:	f849 3b04 	str.w	r3, [r9], #4
 80080d6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80080da:	d8e2      	bhi.n	80080a2 <__multiply+0xb2>
 80080dc:	9b01      	ldr	r3, [sp, #4]
 80080de:	f845 c003 	str.w	ip, [r5, r3]
 80080e2:	9b03      	ldr	r3, [sp, #12]
 80080e4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80080e8:	3104      	adds	r1, #4
 80080ea:	f1b9 0f00 	cmp.w	r9, #0
 80080ee:	d021      	beq.n	8008134 <__multiply+0x144>
 80080f0:	682b      	ldr	r3, [r5, #0]
 80080f2:	f104 0c14 	add.w	ip, r4, #20
 80080f6:	46ae      	mov	lr, r5
 80080f8:	f04f 0a00 	mov.w	sl, #0
 80080fc:	f8bc b000 	ldrh.w	fp, [ip]
 8008100:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008104:	fb09 770b 	mla	r7, r9, fp, r7
 8008108:	4457      	add	r7, sl
 800810a:	b29b      	uxth	r3, r3
 800810c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008110:	f84e 3b04 	str.w	r3, [lr], #4
 8008114:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008118:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800811c:	f8be 3000 	ldrh.w	r3, [lr]
 8008120:	fb09 330a 	mla	r3, r9, sl, r3
 8008124:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008128:	4562      	cmp	r2, ip
 800812a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800812e:	d8e5      	bhi.n	80080fc <__multiply+0x10c>
 8008130:	9f01      	ldr	r7, [sp, #4]
 8008132:	51eb      	str	r3, [r5, r7]
 8008134:	3504      	adds	r5, #4
 8008136:	e799      	b.n	800806c <__multiply+0x7c>
 8008138:	3e01      	subs	r6, #1
 800813a:	e79b      	b.n	8008074 <__multiply+0x84>
 800813c:	0800a8b5 	.word	0x0800a8b5
 8008140:	0800a8c6 	.word	0x0800a8c6

08008144 <__pow5mult>:
 8008144:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008148:	4615      	mov	r5, r2
 800814a:	f012 0203 	ands.w	r2, r2, #3
 800814e:	4607      	mov	r7, r0
 8008150:	460e      	mov	r6, r1
 8008152:	d007      	beq.n	8008164 <__pow5mult+0x20>
 8008154:	4c25      	ldr	r4, [pc, #148]	@ (80081ec <__pow5mult+0xa8>)
 8008156:	3a01      	subs	r2, #1
 8008158:	2300      	movs	r3, #0
 800815a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800815e:	f7ff fe55 	bl	8007e0c <__multadd>
 8008162:	4606      	mov	r6, r0
 8008164:	10ad      	asrs	r5, r5, #2
 8008166:	d03d      	beq.n	80081e4 <__pow5mult+0xa0>
 8008168:	69fc      	ldr	r4, [r7, #28]
 800816a:	b97c      	cbnz	r4, 800818c <__pow5mult+0x48>
 800816c:	2010      	movs	r0, #16
 800816e:	f7ff fd35 	bl	8007bdc <malloc>
 8008172:	4602      	mov	r2, r0
 8008174:	61f8      	str	r0, [r7, #28]
 8008176:	b928      	cbnz	r0, 8008184 <__pow5mult+0x40>
 8008178:	4b1d      	ldr	r3, [pc, #116]	@ (80081f0 <__pow5mult+0xac>)
 800817a:	481e      	ldr	r0, [pc, #120]	@ (80081f4 <__pow5mult+0xb0>)
 800817c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008180:	f001 fb6e 	bl	8009860 <__assert_func>
 8008184:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008188:	6004      	str	r4, [r0, #0]
 800818a:	60c4      	str	r4, [r0, #12]
 800818c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008190:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008194:	b94c      	cbnz	r4, 80081aa <__pow5mult+0x66>
 8008196:	f240 2171 	movw	r1, #625	@ 0x271
 800819a:	4638      	mov	r0, r7
 800819c:	f7ff ff12 	bl	8007fc4 <__i2b>
 80081a0:	2300      	movs	r3, #0
 80081a2:	f8c8 0008 	str.w	r0, [r8, #8]
 80081a6:	4604      	mov	r4, r0
 80081a8:	6003      	str	r3, [r0, #0]
 80081aa:	f04f 0900 	mov.w	r9, #0
 80081ae:	07eb      	lsls	r3, r5, #31
 80081b0:	d50a      	bpl.n	80081c8 <__pow5mult+0x84>
 80081b2:	4631      	mov	r1, r6
 80081b4:	4622      	mov	r2, r4
 80081b6:	4638      	mov	r0, r7
 80081b8:	f7ff ff1a 	bl	8007ff0 <__multiply>
 80081bc:	4631      	mov	r1, r6
 80081be:	4680      	mov	r8, r0
 80081c0:	4638      	mov	r0, r7
 80081c2:	f7ff fe01 	bl	8007dc8 <_Bfree>
 80081c6:	4646      	mov	r6, r8
 80081c8:	106d      	asrs	r5, r5, #1
 80081ca:	d00b      	beq.n	80081e4 <__pow5mult+0xa0>
 80081cc:	6820      	ldr	r0, [r4, #0]
 80081ce:	b938      	cbnz	r0, 80081e0 <__pow5mult+0x9c>
 80081d0:	4622      	mov	r2, r4
 80081d2:	4621      	mov	r1, r4
 80081d4:	4638      	mov	r0, r7
 80081d6:	f7ff ff0b 	bl	8007ff0 <__multiply>
 80081da:	6020      	str	r0, [r4, #0]
 80081dc:	f8c0 9000 	str.w	r9, [r0]
 80081e0:	4604      	mov	r4, r0
 80081e2:	e7e4      	b.n	80081ae <__pow5mult+0x6a>
 80081e4:	4630      	mov	r0, r6
 80081e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081ea:	bf00      	nop
 80081ec:	0800a920 	.word	0x0800a920
 80081f0:	0800a846 	.word	0x0800a846
 80081f4:	0800a8c6 	.word	0x0800a8c6

080081f8 <__lshift>:
 80081f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081fc:	460c      	mov	r4, r1
 80081fe:	6849      	ldr	r1, [r1, #4]
 8008200:	6923      	ldr	r3, [r4, #16]
 8008202:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008206:	68a3      	ldr	r3, [r4, #8]
 8008208:	4607      	mov	r7, r0
 800820a:	4691      	mov	r9, r2
 800820c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008210:	f108 0601 	add.w	r6, r8, #1
 8008214:	42b3      	cmp	r3, r6
 8008216:	db0b      	blt.n	8008230 <__lshift+0x38>
 8008218:	4638      	mov	r0, r7
 800821a:	f7ff fd95 	bl	8007d48 <_Balloc>
 800821e:	4605      	mov	r5, r0
 8008220:	b948      	cbnz	r0, 8008236 <__lshift+0x3e>
 8008222:	4602      	mov	r2, r0
 8008224:	4b28      	ldr	r3, [pc, #160]	@ (80082c8 <__lshift+0xd0>)
 8008226:	4829      	ldr	r0, [pc, #164]	@ (80082cc <__lshift+0xd4>)
 8008228:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800822c:	f001 fb18 	bl	8009860 <__assert_func>
 8008230:	3101      	adds	r1, #1
 8008232:	005b      	lsls	r3, r3, #1
 8008234:	e7ee      	b.n	8008214 <__lshift+0x1c>
 8008236:	2300      	movs	r3, #0
 8008238:	f100 0114 	add.w	r1, r0, #20
 800823c:	f100 0210 	add.w	r2, r0, #16
 8008240:	4618      	mov	r0, r3
 8008242:	4553      	cmp	r3, sl
 8008244:	db33      	blt.n	80082ae <__lshift+0xb6>
 8008246:	6920      	ldr	r0, [r4, #16]
 8008248:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800824c:	f104 0314 	add.w	r3, r4, #20
 8008250:	f019 091f 	ands.w	r9, r9, #31
 8008254:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008258:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800825c:	d02b      	beq.n	80082b6 <__lshift+0xbe>
 800825e:	f1c9 0e20 	rsb	lr, r9, #32
 8008262:	468a      	mov	sl, r1
 8008264:	2200      	movs	r2, #0
 8008266:	6818      	ldr	r0, [r3, #0]
 8008268:	fa00 f009 	lsl.w	r0, r0, r9
 800826c:	4310      	orrs	r0, r2
 800826e:	f84a 0b04 	str.w	r0, [sl], #4
 8008272:	f853 2b04 	ldr.w	r2, [r3], #4
 8008276:	459c      	cmp	ip, r3
 8008278:	fa22 f20e 	lsr.w	r2, r2, lr
 800827c:	d8f3      	bhi.n	8008266 <__lshift+0x6e>
 800827e:	ebac 0304 	sub.w	r3, ip, r4
 8008282:	3b15      	subs	r3, #21
 8008284:	f023 0303 	bic.w	r3, r3, #3
 8008288:	3304      	adds	r3, #4
 800828a:	f104 0015 	add.w	r0, r4, #21
 800828e:	4584      	cmp	ip, r0
 8008290:	bf38      	it	cc
 8008292:	2304      	movcc	r3, #4
 8008294:	50ca      	str	r2, [r1, r3]
 8008296:	b10a      	cbz	r2, 800829c <__lshift+0xa4>
 8008298:	f108 0602 	add.w	r6, r8, #2
 800829c:	3e01      	subs	r6, #1
 800829e:	4638      	mov	r0, r7
 80082a0:	612e      	str	r6, [r5, #16]
 80082a2:	4621      	mov	r1, r4
 80082a4:	f7ff fd90 	bl	8007dc8 <_Bfree>
 80082a8:	4628      	mov	r0, r5
 80082aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80082b2:	3301      	adds	r3, #1
 80082b4:	e7c5      	b.n	8008242 <__lshift+0x4a>
 80082b6:	3904      	subs	r1, #4
 80082b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80082bc:	f841 2f04 	str.w	r2, [r1, #4]!
 80082c0:	459c      	cmp	ip, r3
 80082c2:	d8f9      	bhi.n	80082b8 <__lshift+0xc0>
 80082c4:	e7ea      	b.n	800829c <__lshift+0xa4>
 80082c6:	bf00      	nop
 80082c8:	0800a8b5 	.word	0x0800a8b5
 80082cc:	0800a8c6 	.word	0x0800a8c6

080082d0 <__mcmp>:
 80082d0:	690a      	ldr	r2, [r1, #16]
 80082d2:	4603      	mov	r3, r0
 80082d4:	6900      	ldr	r0, [r0, #16]
 80082d6:	1a80      	subs	r0, r0, r2
 80082d8:	b530      	push	{r4, r5, lr}
 80082da:	d10e      	bne.n	80082fa <__mcmp+0x2a>
 80082dc:	3314      	adds	r3, #20
 80082de:	3114      	adds	r1, #20
 80082e0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80082e4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80082e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80082ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80082f0:	4295      	cmp	r5, r2
 80082f2:	d003      	beq.n	80082fc <__mcmp+0x2c>
 80082f4:	d205      	bcs.n	8008302 <__mcmp+0x32>
 80082f6:	f04f 30ff 	mov.w	r0, #4294967295
 80082fa:	bd30      	pop	{r4, r5, pc}
 80082fc:	42a3      	cmp	r3, r4
 80082fe:	d3f3      	bcc.n	80082e8 <__mcmp+0x18>
 8008300:	e7fb      	b.n	80082fa <__mcmp+0x2a>
 8008302:	2001      	movs	r0, #1
 8008304:	e7f9      	b.n	80082fa <__mcmp+0x2a>
	...

08008308 <__mdiff>:
 8008308:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800830c:	4689      	mov	r9, r1
 800830e:	4606      	mov	r6, r0
 8008310:	4611      	mov	r1, r2
 8008312:	4648      	mov	r0, r9
 8008314:	4614      	mov	r4, r2
 8008316:	f7ff ffdb 	bl	80082d0 <__mcmp>
 800831a:	1e05      	subs	r5, r0, #0
 800831c:	d112      	bne.n	8008344 <__mdiff+0x3c>
 800831e:	4629      	mov	r1, r5
 8008320:	4630      	mov	r0, r6
 8008322:	f7ff fd11 	bl	8007d48 <_Balloc>
 8008326:	4602      	mov	r2, r0
 8008328:	b928      	cbnz	r0, 8008336 <__mdiff+0x2e>
 800832a:	4b3f      	ldr	r3, [pc, #252]	@ (8008428 <__mdiff+0x120>)
 800832c:	f240 2137 	movw	r1, #567	@ 0x237
 8008330:	483e      	ldr	r0, [pc, #248]	@ (800842c <__mdiff+0x124>)
 8008332:	f001 fa95 	bl	8009860 <__assert_func>
 8008336:	2301      	movs	r3, #1
 8008338:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800833c:	4610      	mov	r0, r2
 800833e:	b003      	add	sp, #12
 8008340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008344:	bfbc      	itt	lt
 8008346:	464b      	movlt	r3, r9
 8008348:	46a1      	movlt	r9, r4
 800834a:	4630      	mov	r0, r6
 800834c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008350:	bfba      	itte	lt
 8008352:	461c      	movlt	r4, r3
 8008354:	2501      	movlt	r5, #1
 8008356:	2500      	movge	r5, #0
 8008358:	f7ff fcf6 	bl	8007d48 <_Balloc>
 800835c:	4602      	mov	r2, r0
 800835e:	b918      	cbnz	r0, 8008368 <__mdiff+0x60>
 8008360:	4b31      	ldr	r3, [pc, #196]	@ (8008428 <__mdiff+0x120>)
 8008362:	f240 2145 	movw	r1, #581	@ 0x245
 8008366:	e7e3      	b.n	8008330 <__mdiff+0x28>
 8008368:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800836c:	6926      	ldr	r6, [r4, #16]
 800836e:	60c5      	str	r5, [r0, #12]
 8008370:	f109 0310 	add.w	r3, r9, #16
 8008374:	f109 0514 	add.w	r5, r9, #20
 8008378:	f104 0e14 	add.w	lr, r4, #20
 800837c:	f100 0b14 	add.w	fp, r0, #20
 8008380:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008384:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008388:	9301      	str	r3, [sp, #4]
 800838a:	46d9      	mov	r9, fp
 800838c:	f04f 0c00 	mov.w	ip, #0
 8008390:	9b01      	ldr	r3, [sp, #4]
 8008392:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008396:	f853 af04 	ldr.w	sl, [r3, #4]!
 800839a:	9301      	str	r3, [sp, #4]
 800839c:	fa1f f38a 	uxth.w	r3, sl
 80083a0:	4619      	mov	r1, r3
 80083a2:	b283      	uxth	r3, r0
 80083a4:	1acb      	subs	r3, r1, r3
 80083a6:	0c00      	lsrs	r0, r0, #16
 80083a8:	4463      	add	r3, ip
 80083aa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80083ae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80083b2:	b29b      	uxth	r3, r3
 80083b4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80083b8:	4576      	cmp	r6, lr
 80083ba:	f849 3b04 	str.w	r3, [r9], #4
 80083be:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80083c2:	d8e5      	bhi.n	8008390 <__mdiff+0x88>
 80083c4:	1b33      	subs	r3, r6, r4
 80083c6:	3b15      	subs	r3, #21
 80083c8:	f023 0303 	bic.w	r3, r3, #3
 80083cc:	3415      	adds	r4, #21
 80083ce:	3304      	adds	r3, #4
 80083d0:	42a6      	cmp	r6, r4
 80083d2:	bf38      	it	cc
 80083d4:	2304      	movcc	r3, #4
 80083d6:	441d      	add	r5, r3
 80083d8:	445b      	add	r3, fp
 80083da:	461e      	mov	r6, r3
 80083dc:	462c      	mov	r4, r5
 80083de:	4544      	cmp	r4, r8
 80083e0:	d30e      	bcc.n	8008400 <__mdiff+0xf8>
 80083e2:	f108 0103 	add.w	r1, r8, #3
 80083e6:	1b49      	subs	r1, r1, r5
 80083e8:	f021 0103 	bic.w	r1, r1, #3
 80083ec:	3d03      	subs	r5, #3
 80083ee:	45a8      	cmp	r8, r5
 80083f0:	bf38      	it	cc
 80083f2:	2100      	movcc	r1, #0
 80083f4:	440b      	add	r3, r1
 80083f6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80083fa:	b191      	cbz	r1, 8008422 <__mdiff+0x11a>
 80083fc:	6117      	str	r7, [r2, #16]
 80083fe:	e79d      	b.n	800833c <__mdiff+0x34>
 8008400:	f854 1b04 	ldr.w	r1, [r4], #4
 8008404:	46e6      	mov	lr, ip
 8008406:	0c08      	lsrs	r0, r1, #16
 8008408:	fa1c fc81 	uxtah	ip, ip, r1
 800840c:	4471      	add	r1, lr
 800840e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008412:	b289      	uxth	r1, r1
 8008414:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008418:	f846 1b04 	str.w	r1, [r6], #4
 800841c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008420:	e7dd      	b.n	80083de <__mdiff+0xd6>
 8008422:	3f01      	subs	r7, #1
 8008424:	e7e7      	b.n	80083f6 <__mdiff+0xee>
 8008426:	bf00      	nop
 8008428:	0800a8b5 	.word	0x0800a8b5
 800842c:	0800a8c6 	.word	0x0800a8c6

08008430 <__ulp>:
 8008430:	b082      	sub	sp, #8
 8008432:	ed8d 0b00 	vstr	d0, [sp]
 8008436:	9a01      	ldr	r2, [sp, #4]
 8008438:	4b0f      	ldr	r3, [pc, #60]	@ (8008478 <__ulp+0x48>)
 800843a:	4013      	ands	r3, r2
 800843c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008440:	2b00      	cmp	r3, #0
 8008442:	dc08      	bgt.n	8008456 <__ulp+0x26>
 8008444:	425b      	negs	r3, r3
 8008446:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800844a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800844e:	da04      	bge.n	800845a <__ulp+0x2a>
 8008450:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008454:	4113      	asrs	r3, r2
 8008456:	2200      	movs	r2, #0
 8008458:	e008      	b.n	800846c <__ulp+0x3c>
 800845a:	f1a2 0314 	sub.w	r3, r2, #20
 800845e:	2b1e      	cmp	r3, #30
 8008460:	bfda      	itte	le
 8008462:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008466:	40da      	lsrle	r2, r3
 8008468:	2201      	movgt	r2, #1
 800846a:	2300      	movs	r3, #0
 800846c:	4619      	mov	r1, r3
 800846e:	4610      	mov	r0, r2
 8008470:	ec41 0b10 	vmov	d0, r0, r1
 8008474:	b002      	add	sp, #8
 8008476:	4770      	bx	lr
 8008478:	7ff00000 	.word	0x7ff00000

0800847c <__b2d>:
 800847c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008480:	6906      	ldr	r6, [r0, #16]
 8008482:	f100 0814 	add.w	r8, r0, #20
 8008486:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800848a:	1f37      	subs	r7, r6, #4
 800848c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008490:	4610      	mov	r0, r2
 8008492:	f7ff fd4b 	bl	8007f2c <__hi0bits>
 8008496:	f1c0 0320 	rsb	r3, r0, #32
 800849a:	280a      	cmp	r0, #10
 800849c:	600b      	str	r3, [r1, #0]
 800849e:	491b      	ldr	r1, [pc, #108]	@ (800850c <__b2d+0x90>)
 80084a0:	dc15      	bgt.n	80084ce <__b2d+0x52>
 80084a2:	f1c0 0c0b 	rsb	ip, r0, #11
 80084a6:	fa22 f30c 	lsr.w	r3, r2, ip
 80084aa:	45b8      	cmp	r8, r7
 80084ac:	ea43 0501 	orr.w	r5, r3, r1
 80084b0:	bf34      	ite	cc
 80084b2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80084b6:	2300      	movcs	r3, #0
 80084b8:	3015      	adds	r0, #21
 80084ba:	fa02 f000 	lsl.w	r0, r2, r0
 80084be:	fa23 f30c 	lsr.w	r3, r3, ip
 80084c2:	4303      	orrs	r3, r0
 80084c4:	461c      	mov	r4, r3
 80084c6:	ec45 4b10 	vmov	d0, r4, r5
 80084ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084ce:	45b8      	cmp	r8, r7
 80084d0:	bf3a      	itte	cc
 80084d2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80084d6:	f1a6 0708 	subcc.w	r7, r6, #8
 80084da:	2300      	movcs	r3, #0
 80084dc:	380b      	subs	r0, #11
 80084de:	d012      	beq.n	8008506 <__b2d+0x8a>
 80084e0:	f1c0 0120 	rsb	r1, r0, #32
 80084e4:	fa23 f401 	lsr.w	r4, r3, r1
 80084e8:	4082      	lsls	r2, r0
 80084ea:	4322      	orrs	r2, r4
 80084ec:	4547      	cmp	r7, r8
 80084ee:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80084f2:	bf8c      	ite	hi
 80084f4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80084f8:	2200      	movls	r2, #0
 80084fa:	4083      	lsls	r3, r0
 80084fc:	40ca      	lsrs	r2, r1
 80084fe:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008502:	4313      	orrs	r3, r2
 8008504:	e7de      	b.n	80084c4 <__b2d+0x48>
 8008506:	ea42 0501 	orr.w	r5, r2, r1
 800850a:	e7db      	b.n	80084c4 <__b2d+0x48>
 800850c:	3ff00000 	.word	0x3ff00000

08008510 <__d2b>:
 8008510:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008514:	460f      	mov	r7, r1
 8008516:	2101      	movs	r1, #1
 8008518:	ec59 8b10 	vmov	r8, r9, d0
 800851c:	4616      	mov	r6, r2
 800851e:	f7ff fc13 	bl	8007d48 <_Balloc>
 8008522:	4604      	mov	r4, r0
 8008524:	b930      	cbnz	r0, 8008534 <__d2b+0x24>
 8008526:	4602      	mov	r2, r0
 8008528:	4b23      	ldr	r3, [pc, #140]	@ (80085b8 <__d2b+0xa8>)
 800852a:	4824      	ldr	r0, [pc, #144]	@ (80085bc <__d2b+0xac>)
 800852c:	f240 310f 	movw	r1, #783	@ 0x30f
 8008530:	f001 f996 	bl	8009860 <__assert_func>
 8008534:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008538:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800853c:	b10d      	cbz	r5, 8008542 <__d2b+0x32>
 800853e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008542:	9301      	str	r3, [sp, #4]
 8008544:	f1b8 0300 	subs.w	r3, r8, #0
 8008548:	d023      	beq.n	8008592 <__d2b+0x82>
 800854a:	4668      	mov	r0, sp
 800854c:	9300      	str	r3, [sp, #0]
 800854e:	f7ff fd0c 	bl	8007f6a <__lo0bits>
 8008552:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008556:	b1d0      	cbz	r0, 800858e <__d2b+0x7e>
 8008558:	f1c0 0320 	rsb	r3, r0, #32
 800855c:	fa02 f303 	lsl.w	r3, r2, r3
 8008560:	430b      	orrs	r3, r1
 8008562:	40c2      	lsrs	r2, r0
 8008564:	6163      	str	r3, [r4, #20]
 8008566:	9201      	str	r2, [sp, #4]
 8008568:	9b01      	ldr	r3, [sp, #4]
 800856a:	61a3      	str	r3, [r4, #24]
 800856c:	2b00      	cmp	r3, #0
 800856e:	bf0c      	ite	eq
 8008570:	2201      	moveq	r2, #1
 8008572:	2202      	movne	r2, #2
 8008574:	6122      	str	r2, [r4, #16]
 8008576:	b1a5      	cbz	r5, 80085a2 <__d2b+0x92>
 8008578:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800857c:	4405      	add	r5, r0
 800857e:	603d      	str	r5, [r7, #0]
 8008580:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008584:	6030      	str	r0, [r6, #0]
 8008586:	4620      	mov	r0, r4
 8008588:	b003      	add	sp, #12
 800858a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800858e:	6161      	str	r1, [r4, #20]
 8008590:	e7ea      	b.n	8008568 <__d2b+0x58>
 8008592:	a801      	add	r0, sp, #4
 8008594:	f7ff fce9 	bl	8007f6a <__lo0bits>
 8008598:	9b01      	ldr	r3, [sp, #4]
 800859a:	6163      	str	r3, [r4, #20]
 800859c:	3020      	adds	r0, #32
 800859e:	2201      	movs	r2, #1
 80085a0:	e7e8      	b.n	8008574 <__d2b+0x64>
 80085a2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80085a6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80085aa:	6038      	str	r0, [r7, #0]
 80085ac:	6918      	ldr	r0, [r3, #16]
 80085ae:	f7ff fcbd 	bl	8007f2c <__hi0bits>
 80085b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80085b6:	e7e5      	b.n	8008584 <__d2b+0x74>
 80085b8:	0800a8b5 	.word	0x0800a8b5
 80085bc:	0800a8c6 	.word	0x0800a8c6

080085c0 <__ratio>:
 80085c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085c4:	b085      	sub	sp, #20
 80085c6:	e9cd 1000 	strd	r1, r0, [sp]
 80085ca:	a902      	add	r1, sp, #8
 80085cc:	f7ff ff56 	bl	800847c <__b2d>
 80085d0:	9800      	ldr	r0, [sp, #0]
 80085d2:	a903      	add	r1, sp, #12
 80085d4:	ec55 4b10 	vmov	r4, r5, d0
 80085d8:	f7ff ff50 	bl	800847c <__b2d>
 80085dc:	9b01      	ldr	r3, [sp, #4]
 80085de:	6919      	ldr	r1, [r3, #16]
 80085e0:	9b00      	ldr	r3, [sp, #0]
 80085e2:	691b      	ldr	r3, [r3, #16]
 80085e4:	1ac9      	subs	r1, r1, r3
 80085e6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80085ea:	1a9b      	subs	r3, r3, r2
 80085ec:	ec5b ab10 	vmov	sl, fp, d0
 80085f0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	bfce      	itee	gt
 80085f8:	462a      	movgt	r2, r5
 80085fa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80085fe:	465a      	movle	r2, fp
 8008600:	462f      	mov	r7, r5
 8008602:	46d9      	mov	r9, fp
 8008604:	bfcc      	ite	gt
 8008606:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800860a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800860e:	464b      	mov	r3, r9
 8008610:	4652      	mov	r2, sl
 8008612:	4620      	mov	r0, r4
 8008614:	4639      	mov	r1, r7
 8008616:	f7f8 f919 	bl	800084c <__aeabi_ddiv>
 800861a:	ec41 0b10 	vmov	d0, r0, r1
 800861e:	b005      	add	sp, #20
 8008620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008624 <__copybits>:
 8008624:	3901      	subs	r1, #1
 8008626:	b570      	push	{r4, r5, r6, lr}
 8008628:	1149      	asrs	r1, r1, #5
 800862a:	6914      	ldr	r4, [r2, #16]
 800862c:	3101      	adds	r1, #1
 800862e:	f102 0314 	add.w	r3, r2, #20
 8008632:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008636:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800863a:	1f05      	subs	r5, r0, #4
 800863c:	42a3      	cmp	r3, r4
 800863e:	d30c      	bcc.n	800865a <__copybits+0x36>
 8008640:	1aa3      	subs	r3, r4, r2
 8008642:	3b11      	subs	r3, #17
 8008644:	f023 0303 	bic.w	r3, r3, #3
 8008648:	3211      	adds	r2, #17
 800864a:	42a2      	cmp	r2, r4
 800864c:	bf88      	it	hi
 800864e:	2300      	movhi	r3, #0
 8008650:	4418      	add	r0, r3
 8008652:	2300      	movs	r3, #0
 8008654:	4288      	cmp	r0, r1
 8008656:	d305      	bcc.n	8008664 <__copybits+0x40>
 8008658:	bd70      	pop	{r4, r5, r6, pc}
 800865a:	f853 6b04 	ldr.w	r6, [r3], #4
 800865e:	f845 6f04 	str.w	r6, [r5, #4]!
 8008662:	e7eb      	b.n	800863c <__copybits+0x18>
 8008664:	f840 3b04 	str.w	r3, [r0], #4
 8008668:	e7f4      	b.n	8008654 <__copybits+0x30>

0800866a <__any_on>:
 800866a:	f100 0214 	add.w	r2, r0, #20
 800866e:	6900      	ldr	r0, [r0, #16]
 8008670:	114b      	asrs	r3, r1, #5
 8008672:	4298      	cmp	r0, r3
 8008674:	b510      	push	{r4, lr}
 8008676:	db11      	blt.n	800869c <__any_on+0x32>
 8008678:	dd0a      	ble.n	8008690 <__any_on+0x26>
 800867a:	f011 011f 	ands.w	r1, r1, #31
 800867e:	d007      	beq.n	8008690 <__any_on+0x26>
 8008680:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008684:	fa24 f001 	lsr.w	r0, r4, r1
 8008688:	fa00 f101 	lsl.w	r1, r0, r1
 800868c:	428c      	cmp	r4, r1
 800868e:	d10b      	bne.n	80086a8 <__any_on+0x3e>
 8008690:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008694:	4293      	cmp	r3, r2
 8008696:	d803      	bhi.n	80086a0 <__any_on+0x36>
 8008698:	2000      	movs	r0, #0
 800869a:	bd10      	pop	{r4, pc}
 800869c:	4603      	mov	r3, r0
 800869e:	e7f7      	b.n	8008690 <__any_on+0x26>
 80086a0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80086a4:	2900      	cmp	r1, #0
 80086a6:	d0f5      	beq.n	8008694 <__any_on+0x2a>
 80086a8:	2001      	movs	r0, #1
 80086aa:	e7f6      	b.n	800869a <__any_on+0x30>

080086ac <sulp>:
 80086ac:	b570      	push	{r4, r5, r6, lr}
 80086ae:	4604      	mov	r4, r0
 80086b0:	460d      	mov	r5, r1
 80086b2:	ec45 4b10 	vmov	d0, r4, r5
 80086b6:	4616      	mov	r6, r2
 80086b8:	f7ff feba 	bl	8008430 <__ulp>
 80086bc:	ec51 0b10 	vmov	r0, r1, d0
 80086c0:	b17e      	cbz	r6, 80086e2 <sulp+0x36>
 80086c2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80086c6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	dd09      	ble.n	80086e2 <sulp+0x36>
 80086ce:	051b      	lsls	r3, r3, #20
 80086d0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80086d4:	2400      	movs	r4, #0
 80086d6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80086da:	4622      	mov	r2, r4
 80086dc:	462b      	mov	r3, r5
 80086de:	f7f7 ff8b 	bl	80005f8 <__aeabi_dmul>
 80086e2:	ec41 0b10 	vmov	d0, r0, r1
 80086e6:	bd70      	pop	{r4, r5, r6, pc}

080086e8 <_strtod_l>:
 80086e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086ec:	b09f      	sub	sp, #124	@ 0x7c
 80086ee:	460c      	mov	r4, r1
 80086f0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80086f2:	2200      	movs	r2, #0
 80086f4:	921a      	str	r2, [sp, #104]	@ 0x68
 80086f6:	9005      	str	r0, [sp, #20]
 80086f8:	f04f 0a00 	mov.w	sl, #0
 80086fc:	f04f 0b00 	mov.w	fp, #0
 8008700:	460a      	mov	r2, r1
 8008702:	9219      	str	r2, [sp, #100]	@ 0x64
 8008704:	7811      	ldrb	r1, [r2, #0]
 8008706:	292b      	cmp	r1, #43	@ 0x2b
 8008708:	d04a      	beq.n	80087a0 <_strtod_l+0xb8>
 800870a:	d838      	bhi.n	800877e <_strtod_l+0x96>
 800870c:	290d      	cmp	r1, #13
 800870e:	d832      	bhi.n	8008776 <_strtod_l+0x8e>
 8008710:	2908      	cmp	r1, #8
 8008712:	d832      	bhi.n	800877a <_strtod_l+0x92>
 8008714:	2900      	cmp	r1, #0
 8008716:	d03b      	beq.n	8008790 <_strtod_l+0xa8>
 8008718:	2200      	movs	r2, #0
 800871a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800871c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800871e:	782a      	ldrb	r2, [r5, #0]
 8008720:	2a30      	cmp	r2, #48	@ 0x30
 8008722:	f040 80b3 	bne.w	800888c <_strtod_l+0x1a4>
 8008726:	786a      	ldrb	r2, [r5, #1]
 8008728:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800872c:	2a58      	cmp	r2, #88	@ 0x58
 800872e:	d16e      	bne.n	800880e <_strtod_l+0x126>
 8008730:	9302      	str	r3, [sp, #8]
 8008732:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008734:	9301      	str	r3, [sp, #4]
 8008736:	ab1a      	add	r3, sp, #104	@ 0x68
 8008738:	9300      	str	r3, [sp, #0]
 800873a:	4a8e      	ldr	r2, [pc, #568]	@ (8008974 <_strtod_l+0x28c>)
 800873c:	9805      	ldr	r0, [sp, #20]
 800873e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008740:	a919      	add	r1, sp, #100	@ 0x64
 8008742:	f001 f927 	bl	8009994 <__gethex>
 8008746:	f010 060f 	ands.w	r6, r0, #15
 800874a:	4604      	mov	r4, r0
 800874c:	d005      	beq.n	800875a <_strtod_l+0x72>
 800874e:	2e06      	cmp	r6, #6
 8008750:	d128      	bne.n	80087a4 <_strtod_l+0xbc>
 8008752:	3501      	adds	r5, #1
 8008754:	2300      	movs	r3, #0
 8008756:	9519      	str	r5, [sp, #100]	@ 0x64
 8008758:	930b      	str	r3, [sp, #44]	@ 0x2c
 800875a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800875c:	2b00      	cmp	r3, #0
 800875e:	f040 858e 	bne.w	800927e <_strtod_l+0xb96>
 8008762:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008764:	b1cb      	cbz	r3, 800879a <_strtod_l+0xb2>
 8008766:	4652      	mov	r2, sl
 8008768:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800876c:	ec43 2b10 	vmov	d0, r2, r3
 8008770:	b01f      	add	sp, #124	@ 0x7c
 8008772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008776:	2920      	cmp	r1, #32
 8008778:	d1ce      	bne.n	8008718 <_strtod_l+0x30>
 800877a:	3201      	adds	r2, #1
 800877c:	e7c1      	b.n	8008702 <_strtod_l+0x1a>
 800877e:	292d      	cmp	r1, #45	@ 0x2d
 8008780:	d1ca      	bne.n	8008718 <_strtod_l+0x30>
 8008782:	2101      	movs	r1, #1
 8008784:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008786:	1c51      	adds	r1, r2, #1
 8008788:	9119      	str	r1, [sp, #100]	@ 0x64
 800878a:	7852      	ldrb	r2, [r2, #1]
 800878c:	2a00      	cmp	r2, #0
 800878e:	d1c5      	bne.n	800871c <_strtod_l+0x34>
 8008790:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008792:	9419      	str	r4, [sp, #100]	@ 0x64
 8008794:	2b00      	cmp	r3, #0
 8008796:	f040 8570 	bne.w	800927a <_strtod_l+0xb92>
 800879a:	4652      	mov	r2, sl
 800879c:	465b      	mov	r3, fp
 800879e:	e7e5      	b.n	800876c <_strtod_l+0x84>
 80087a0:	2100      	movs	r1, #0
 80087a2:	e7ef      	b.n	8008784 <_strtod_l+0x9c>
 80087a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80087a6:	b13a      	cbz	r2, 80087b8 <_strtod_l+0xd0>
 80087a8:	2135      	movs	r1, #53	@ 0x35
 80087aa:	a81c      	add	r0, sp, #112	@ 0x70
 80087ac:	f7ff ff3a 	bl	8008624 <__copybits>
 80087b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80087b2:	9805      	ldr	r0, [sp, #20]
 80087b4:	f7ff fb08 	bl	8007dc8 <_Bfree>
 80087b8:	3e01      	subs	r6, #1
 80087ba:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80087bc:	2e04      	cmp	r6, #4
 80087be:	d806      	bhi.n	80087ce <_strtod_l+0xe6>
 80087c0:	e8df f006 	tbb	[pc, r6]
 80087c4:	201d0314 	.word	0x201d0314
 80087c8:	14          	.byte	0x14
 80087c9:	00          	.byte	0x00
 80087ca:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80087ce:	05e1      	lsls	r1, r4, #23
 80087d0:	bf48      	it	mi
 80087d2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80087d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80087da:	0d1b      	lsrs	r3, r3, #20
 80087dc:	051b      	lsls	r3, r3, #20
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d1bb      	bne.n	800875a <_strtod_l+0x72>
 80087e2:	f7fe fb2f 	bl	8006e44 <__errno>
 80087e6:	2322      	movs	r3, #34	@ 0x22
 80087e8:	6003      	str	r3, [r0, #0]
 80087ea:	e7b6      	b.n	800875a <_strtod_l+0x72>
 80087ec:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80087f0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80087f4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80087f8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80087fc:	e7e7      	b.n	80087ce <_strtod_l+0xe6>
 80087fe:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800897c <_strtod_l+0x294>
 8008802:	e7e4      	b.n	80087ce <_strtod_l+0xe6>
 8008804:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008808:	f04f 3aff 	mov.w	sl, #4294967295
 800880c:	e7df      	b.n	80087ce <_strtod_l+0xe6>
 800880e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008810:	1c5a      	adds	r2, r3, #1
 8008812:	9219      	str	r2, [sp, #100]	@ 0x64
 8008814:	785b      	ldrb	r3, [r3, #1]
 8008816:	2b30      	cmp	r3, #48	@ 0x30
 8008818:	d0f9      	beq.n	800880e <_strtod_l+0x126>
 800881a:	2b00      	cmp	r3, #0
 800881c:	d09d      	beq.n	800875a <_strtod_l+0x72>
 800881e:	2301      	movs	r3, #1
 8008820:	9309      	str	r3, [sp, #36]	@ 0x24
 8008822:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008824:	930c      	str	r3, [sp, #48]	@ 0x30
 8008826:	2300      	movs	r3, #0
 8008828:	9308      	str	r3, [sp, #32]
 800882a:	930a      	str	r3, [sp, #40]	@ 0x28
 800882c:	461f      	mov	r7, r3
 800882e:	220a      	movs	r2, #10
 8008830:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008832:	7805      	ldrb	r5, [r0, #0]
 8008834:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008838:	b2d9      	uxtb	r1, r3
 800883a:	2909      	cmp	r1, #9
 800883c:	d928      	bls.n	8008890 <_strtod_l+0x1a8>
 800883e:	494e      	ldr	r1, [pc, #312]	@ (8008978 <_strtod_l+0x290>)
 8008840:	2201      	movs	r2, #1
 8008842:	f000 ffd5 	bl	80097f0 <strncmp>
 8008846:	2800      	cmp	r0, #0
 8008848:	d032      	beq.n	80088b0 <_strtod_l+0x1c8>
 800884a:	2000      	movs	r0, #0
 800884c:	462a      	mov	r2, r5
 800884e:	4681      	mov	r9, r0
 8008850:	463d      	mov	r5, r7
 8008852:	4603      	mov	r3, r0
 8008854:	2a65      	cmp	r2, #101	@ 0x65
 8008856:	d001      	beq.n	800885c <_strtod_l+0x174>
 8008858:	2a45      	cmp	r2, #69	@ 0x45
 800885a:	d114      	bne.n	8008886 <_strtod_l+0x19e>
 800885c:	b91d      	cbnz	r5, 8008866 <_strtod_l+0x17e>
 800885e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008860:	4302      	orrs	r2, r0
 8008862:	d095      	beq.n	8008790 <_strtod_l+0xa8>
 8008864:	2500      	movs	r5, #0
 8008866:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008868:	1c62      	adds	r2, r4, #1
 800886a:	9219      	str	r2, [sp, #100]	@ 0x64
 800886c:	7862      	ldrb	r2, [r4, #1]
 800886e:	2a2b      	cmp	r2, #43	@ 0x2b
 8008870:	d077      	beq.n	8008962 <_strtod_l+0x27a>
 8008872:	2a2d      	cmp	r2, #45	@ 0x2d
 8008874:	d07b      	beq.n	800896e <_strtod_l+0x286>
 8008876:	f04f 0c00 	mov.w	ip, #0
 800887a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800887e:	2909      	cmp	r1, #9
 8008880:	f240 8082 	bls.w	8008988 <_strtod_l+0x2a0>
 8008884:	9419      	str	r4, [sp, #100]	@ 0x64
 8008886:	f04f 0800 	mov.w	r8, #0
 800888a:	e0a2      	b.n	80089d2 <_strtod_l+0x2ea>
 800888c:	2300      	movs	r3, #0
 800888e:	e7c7      	b.n	8008820 <_strtod_l+0x138>
 8008890:	2f08      	cmp	r7, #8
 8008892:	bfd5      	itete	le
 8008894:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008896:	9908      	ldrgt	r1, [sp, #32]
 8008898:	fb02 3301 	mlale	r3, r2, r1, r3
 800889c:	fb02 3301 	mlagt	r3, r2, r1, r3
 80088a0:	f100 0001 	add.w	r0, r0, #1
 80088a4:	bfd4      	ite	le
 80088a6:	930a      	strle	r3, [sp, #40]	@ 0x28
 80088a8:	9308      	strgt	r3, [sp, #32]
 80088aa:	3701      	adds	r7, #1
 80088ac:	9019      	str	r0, [sp, #100]	@ 0x64
 80088ae:	e7bf      	b.n	8008830 <_strtod_l+0x148>
 80088b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088b2:	1c5a      	adds	r2, r3, #1
 80088b4:	9219      	str	r2, [sp, #100]	@ 0x64
 80088b6:	785a      	ldrb	r2, [r3, #1]
 80088b8:	b37f      	cbz	r7, 800891a <_strtod_l+0x232>
 80088ba:	4681      	mov	r9, r0
 80088bc:	463d      	mov	r5, r7
 80088be:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80088c2:	2b09      	cmp	r3, #9
 80088c4:	d912      	bls.n	80088ec <_strtod_l+0x204>
 80088c6:	2301      	movs	r3, #1
 80088c8:	e7c4      	b.n	8008854 <_strtod_l+0x16c>
 80088ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088cc:	1c5a      	adds	r2, r3, #1
 80088ce:	9219      	str	r2, [sp, #100]	@ 0x64
 80088d0:	785a      	ldrb	r2, [r3, #1]
 80088d2:	3001      	adds	r0, #1
 80088d4:	2a30      	cmp	r2, #48	@ 0x30
 80088d6:	d0f8      	beq.n	80088ca <_strtod_l+0x1e2>
 80088d8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80088dc:	2b08      	cmp	r3, #8
 80088de:	f200 84d3 	bhi.w	8009288 <_strtod_l+0xba0>
 80088e2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088e4:	930c      	str	r3, [sp, #48]	@ 0x30
 80088e6:	4681      	mov	r9, r0
 80088e8:	2000      	movs	r0, #0
 80088ea:	4605      	mov	r5, r0
 80088ec:	3a30      	subs	r2, #48	@ 0x30
 80088ee:	f100 0301 	add.w	r3, r0, #1
 80088f2:	d02a      	beq.n	800894a <_strtod_l+0x262>
 80088f4:	4499      	add	r9, r3
 80088f6:	eb00 0c05 	add.w	ip, r0, r5
 80088fa:	462b      	mov	r3, r5
 80088fc:	210a      	movs	r1, #10
 80088fe:	4563      	cmp	r3, ip
 8008900:	d10d      	bne.n	800891e <_strtod_l+0x236>
 8008902:	1c69      	adds	r1, r5, #1
 8008904:	4401      	add	r1, r0
 8008906:	4428      	add	r0, r5
 8008908:	2808      	cmp	r0, #8
 800890a:	dc16      	bgt.n	800893a <_strtod_l+0x252>
 800890c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800890e:	230a      	movs	r3, #10
 8008910:	fb03 2300 	mla	r3, r3, r0, r2
 8008914:	930a      	str	r3, [sp, #40]	@ 0x28
 8008916:	2300      	movs	r3, #0
 8008918:	e018      	b.n	800894c <_strtod_l+0x264>
 800891a:	4638      	mov	r0, r7
 800891c:	e7da      	b.n	80088d4 <_strtod_l+0x1ec>
 800891e:	2b08      	cmp	r3, #8
 8008920:	f103 0301 	add.w	r3, r3, #1
 8008924:	dc03      	bgt.n	800892e <_strtod_l+0x246>
 8008926:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008928:	434e      	muls	r6, r1
 800892a:	960a      	str	r6, [sp, #40]	@ 0x28
 800892c:	e7e7      	b.n	80088fe <_strtod_l+0x216>
 800892e:	2b10      	cmp	r3, #16
 8008930:	bfde      	ittt	le
 8008932:	9e08      	ldrle	r6, [sp, #32]
 8008934:	434e      	mulle	r6, r1
 8008936:	9608      	strle	r6, [sp, #32]
 8008938:	e7e1      	b.n	80088fe <_strtod_l+0x216>
 800893a:	280f      	cmp	r0, #15
 800893c:	dceb      	bgt.n	8008916 <_strtod_l+0x22e>
 800893e:	9808      	ldr	r0, [sp, #32]
 8008940:	230a      	movs	r3, #10
 8008942:	fb03 2300 	mla	r3, r3, r0, r2
 8008946:	9308      	str	r3, [sp, #32]
 8008948:	e7e5      	b.n	8008916 <_strtod_l+0x22e>
 800894a:	4629      	mov	r1, r5
 800894c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800894e:	1c50      	adds	r0, r2, #1
 8008950:	9019      	str	r0, [sp, #100]	@ 0x64
 8008952:	7852      	ldrb	r2, [r2, #1]
 8008954:	4618      	mov	r0, r3
 8008956:	460d      	mov	r5, r1
 8008958:	e7b1      	b.n	80088be <_strtod_l+0x1d6>
 800895a:	f04f 0900 	mov.w	r9, #0
 800895e:	2301      	movs	r3, #1
 8008960:	e77d      	b.n	800885e <_strtod_l+0x176>
 8008962:	f04f 0c00 	mov.w	ip, #0
 8008966:	1ca2      	adds	r2, r4, #2
 8008968:	9219      	str	r2, [sp, #100]	@ 0x64
 800896a:	78a2      	ldrb	r2, [r4, #2]
 800896c:	e785      	b.n	800887a <_strtod_l+0x192>
 800896e:	f04f 0c01 	mov.w	ip, #1
 8008972:	e7f8      	b.n	8008966 <_strtod_l+0x27e>
 8008974:	0800aa38 	.word	0x0800aa38
 8008978:	0800aa20 	.word	0x0800aa20
 800897c:	7ff00000 	.word	0x7ff00000
 8008980:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008982:	1c51      	adds	r1, r2, #1
 8008984:	9119      	str	r1, [sp, #100]	@ 0x64
 8008986:	7852      	ldrb	r2, [r2, #1]
 8008988:	2a30      	cmp	r2, #48	@ 0x30
 800898a:	d0f9      	beq.n	8008980 <_strtod_l+0x298>
 800898c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008990:	2908      	cmp	r1, #8
 8008992:	f63f af78 	bhi.w	8008886 <_strtod_l+0x19e>
 8008996:	3a30      	subs	r2, #48	@ 0x30
 8008998:	920e      	str	r2, [sp, #56]	@ 0x38
 800899a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800899c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800899e:	f04f 080a 	mov.w	r8, #10
 80089a2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80089a4:	1c56      	adds	r6, r2, #1
 80089a6:	9619      	str	r6, [sp, #100]	@ 0x64
 80089a8:	7852      	ldrb	r2, [r2, #1]
 80089aa:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80089ae:	f1be 0f09 	cmp.w	lr, #9
 80089b2:	d939      	bls.n	8008a28 <_strtod_l+0x340>
 80089b4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80089b6:	1a76      	subs	r6, r6, r1
 80089b8:	2e08      	cmp	r6, #8
 80089ba:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80089be:	dc03      	bgt.n	80089c8 <_strtod_l+0x2e0>
 80089c0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80089c2:	4588      	cmp	r8, r1
 80089c4:	bfa8      	it	ge
 80089c6:	4688      	movge	r8, r1
 80089c8:	f1bc 0f00 	cmp.w	ip, #0
 80089cc:	d001      	beq.n	80089d2 <_strtod_l+0x2ea>
 80089ce:	f1c8 0800 	rsb	r8, r8, #0
 80089d2:	2d00      	cmp	r5, #0
 80089d4:	d14e      	bne.n	8008a74 <_strtod_l+0x38c>
 80089d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80089d8:	4308      	orrs	r0, r1
 80089da:	f47f aebe 	bne.w	800875a <_strtod_l+0x72>
 80089de:	2b00      	cmp	r3, #0
 80089e0:	f47f aed6 	bne.w	8008790 <_strtod_l+0xa8>
 80089e4:	2a69      	cmp	r2, #105	@ 0x69
 80089e6:	d028      	beq.n	8008a3a <_strtod_l+0x352>
 80089e8:	dc25      	bgt.n	8008a36 <_strtod_l+0x34e>
 80089ea:	2a49      	cmp	r2, #73	@ 0x49
 80089ec:	d025      	beq.n	8008a3a <_strtod_l+0x352>
 80089ee:	2a4e      	cmp	r2, #78	@ 0x4e
 80089f0:	f47f aece 	bne.w	8008790 <_strtod_l+0xa8>
 80089f4:	499b      	ldr	r1, [pc, #620]	@ (8008c64 <_strtod_l+0x57c>)
 80089f6:	a819      	add	r0, sp, #100	@ 0x64
 80089f8:	f001 f9ee 	bl	8009dd8 <__match>
 80089fc:	2800      	cmp	r0, #0
 80089fe:	f43f aec7 	beq.w	8008790 <_strtod_l+0xa8>
 8008a02:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a04:	781b      	ldrb	r3, [r3, #0]
 8008a06:	2b28      	cmp	r3, #40	@ 0x28
 8008a08:	d12e      	bne.n	8008a68 <_strtod_l+0x380>
 8008a0a:	4997      	ldr	r1, [pc, #604]	@ (8008c68 <_strtod_l+0x580>)
 8008a0c:	aa1c      	add	r2, sp, #112	@ 0x70
 8008a0e:	a819      	add	r0, sp, #100	@ 0x64
 8008a10:	f001 f9f6 	bl	8009e00 <__hexnan>
 8008a14:	2805      	cmp	r0, #5
 8008a16:	d127      	bne.n	8008a68 <_strtod_l+0x380>
 8008a18:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008a1a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008a1e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008a22:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008a26:	e698      	b.n	800875a <_strtod_l+0x72>
 8008a28:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008a2a:	fb08 2101 	mla	r1, r8, r1, r2
 8008a2e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008a32:	920e      	str	r2, [sp, #56]	@ 0x38
 8008a34:	e7b5      	b.n	80089a2 <_strtod_l+0x2ba>
 8008a36:	2a6e      	cmp	r2, #110	@ 0x6e
 8008a38:	e7da      	b.n	80089f0 <_strtod_l+0x308>
 8008a3a:	498c      	ldr	r1, [pc, #560]	@ (8008c6c <_strtod_l+0x584>)
 8008a3c:	a819      	add	r0, sp, #100	@ 0x64
 8008a3e:	f001 f9cb 	bl	8009dd8 <__match>
 8008a42:	2800      	cmp	r0, #0
 8008a44:	f43f aea4 	beq.w	8008790 <_strtod_l+0xa8>
 8008a48:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a4a:	4989      	ldr	r1, [pc, #548]	@ (8008c70 <_strtod_l+0x588>)
 8008a4c:	3b01      	subs	r3, #1
 8008a4e:	a819      	add	r0, sp, #100	@ 0x64
 8008a50:	9319      	str	r3, [sp, #100]	@ 0x64
 8008a52:	f001 f9c1 	bl	8009dd8 <__match>
 8008a56:	b910      	cbnz	r0, 8008a5e <_strtod_l+0x376>
 8008a58:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a5a:	3301      	adds	r3, #1
 8008a5c:	9319      	str	r3, [sp, #100]	@ 0x64
 8008a5e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8008c80 <_strtod_l+0x598>
 8008a62:	f04f 0a00 	mov.w	sl, #0
 8008a66:	e678      	b.n	800875a <_strtod_l+0x72>
 8008a68:	4882      	ldr	r0, [pc, #520]	@ (8008c74 <_strtod_l+0x58c>)
 8008a6a:	f000 fef1 	bl	8009850 <nan>
 8008a6e:	ec5b ab10 	vmov	sl, fp, d0
 8008a72:	e672      	b.n	800875a <_strtod_l+0x72>
 8008a74:	eba8 0309 	sub.w	r3, r8, r9
 8008a78:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008a7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a7c:	2f00      	cmp	r7, #0
 8008a7e:	bf08      	it	eq
 8008a80:	462f      	moveq	r7, r5
 8008a82:	2d10      	cmp	r5, #16
 8008a84:	462c      	mov	r4, r5
 8008a86:	bfa8      	it	ge
 8008a88:	2410      	movge	r4, #16
 8008a8a:	f7f7 fd3b 	bl	8000504 <__aeabi_ui2d>
 8008a8e:	2d09      	cmp	r5, #9
 8008a90:	4682      	mov	sl, r0
 8008a92:	468b      	mov	fp, r1
 8008a94:	dc13      	bgt.n	8008abe <_strtod_l+0x3d6>
 8008a96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	f43f ae5e 	beq.w	800875a <_strtod_l+0x72>
 8008a9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aa0:	dd78      	ble.n	8008b94 <_strtod_l+0x4ac>
 8008aa2:	2b16      	cmp	r3, #22
 8008aa4:	dc5f      	bgt.n	8008b66 <_strtod_l+0x47e>
 8008aa6:	4974      	ldr	r1, [pc, #464]	@ (8008c78 <_strtod_l+0x590>)
 8008aa8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008aac:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ab0:	4652      	mov	r2, sl
 8008ab2:	465b      	mov	r3, fp
 8008ab4:	f7f7 fda0 	bl	80005f8 <__aeabi_dmul>
 8008ab8:	4682      	mov	sl, r0
 8008aba:	468b      	mov	fp, r1
 8008abc:	e64d      	b.n	800875a <_strtod_l+0x72>
 8008abe:	4b6e      	ldr	r3, [pc, #440]	@ (8008c78 <_strtod_l+0x590>)
 8008ac0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008ac4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008ac8:	f7f7 fd96 	bl	80005f8 <__aeabi_dmul>
 8008acc:	4682      	mov	sl, r0
 8008ace:	9808      	ldr	r0, [sp, #32]
 8008ad0:	468b      	mov	fp, r1
 8008ad2:	f7f7 fd17 	bl	8000504 <__aeabi_ui2d>
 8008ad6:	4602      	mov	r2, r0
 8008ad8:	460b      	mov	r3, r1
 8008ada:	4650      	mov	r0, sl
 8008adc:	4659      	mov	r1, fp
 8008ade:	f7f7 fbd5 	bl	800028c <__adddf3>
 8008ae2:	2d0f      	cmp	r5, #15
 8008ae4:	4682      	mov	sl, r0
 8008ae6:	468b      	mov	fp, r1
 8008ae8:	ddd5      	ble.n	8008a96 <_strtod_l+0x3ae>
 8008aea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aec:	1b2c      	subs	r4, r5, r4
 8008aee:	441c      	add	r4, r3
 8008af0:	2c00      	cmp	r4, #0
 8008af2:	f340 8096 	ble.w	8008c22 <_strtod_l+0x53a>
 8008af6:	f014 030f 	ands.w	r3, r4, #15
 8008afa:	d00a      	beq.n	8008b12 <_strtod_l+0x42a>
 8008afc:	495e      	ldr	r1, [pc, #376]	@ (8008c78 <_strtod_l+0x590>)
 8008afe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008b02:	4652      	mov	r2, sl
 8008b04:	465b      	mov	r3, fp
 8008b06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b0a:	f7f7 fd75 	bl	80005f8 <__aeabi_dmul>
 8008b0e:	4682      	mov	sl, r0
 8008b10:	468b      	mov	fp, r1
 8008b12:	f034 040f 	bics.w	r4, r4, #15
 8008b16:	d073      	beq.n	8008c00 <_strtod_l+0x518>
 8008b18:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008b1c:	dd48      	ble.n	8008bb0 <_strtod_l+0x4c8>
 8008b1e:	2400      	movs	r4, #0
 8008b20:	46a0      	mov	r8, r4
 8008b22:	940a      	str	r4, [sp, #40]	@ 0x28
 8008b24:	46a1      	mov	r9, r4
 8008b26:	9a05      	ldr	r2, [sp, #20]
 8008b28:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8008c80 <_strtod_l+0x598>
 8008b2c:	2322      	movs	r3, #34	@ 0x22
 8008b2e:	6013      	str	r3, [r2, #0]
 8008b30:	f04f 0a00 	mov.w	sl, #0
 8008b34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	f43f ae0f 	beq.w	800875a <_strtod_l+0x72>
 8008b3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008b3e:	9805      	ldr	r0, [sp, #20]
 8008b40:	f7ff f942 	bl	8007dc8 <_Bfree>
 8008b44:	9805      	ldr	r0, [sp, #20]
 8008b46:	4649      	mov	r1, r9
 8008b48:	f7ff f93e 	bl	8007dc8 <_Bfree>
 8008b4c:	9805      	ldr	r0, [sp, #20]
 8008b4e:	4641      	mov	r1, r8
 8008b50:	f7ff f93a 	bl	8007dc8 <_Bfree>
 8008b54:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008b56:	9805      	ldr	r0, [sp, #20]
 8008b58:	f7ff f936 	bl	8007dc8 <_Bfree>
 8008b5c:	9805      	ldr	r0, [sp, #20]
 8008b5e:	4621      	mov	r1, r4
 8008b60:	f7ff f932 	bl	8007dc8 <_Bfree>
 8008b64:	e5f9      	b.n	800875a <_strtod_l+0x72>
 8008b66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b68:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	dbbc      	blt.n	8008aea <_strtod_l+0x402>
 8008b70:	4c41      	ldr	r4, [pc, #260]	@ (8008c78 <_strtod_l+0x590>)
 8008b72:	f1c5 050f 	rsb	r5, r5, #15
 8008b76:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008b7a:	4652      	mov	r2, sl
 8008b7c:	465b      	mov	r3, fp
 8008b7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b82:	f7f7 fd39 	bl	80005f8 <__aeabi_dmul>
 8008b86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b88:	1b5d      	subs	r5, r3, r5
 8008b8a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008b8e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008b92:	e78f      	b.n	8008ab4 <_strtod_l+0x3cc>
 8008b94:	3316      	adds	r3, #22
 8008b96:	dba8      	blt.n	8008aea <_strtod_l+0x402>
 8008b98:	4b37      	ldr	r3, [pc, #220]	@ (8008c78 <_strtod_l+0x590>)
 8008b9a:	eba9 0808 	sub.w	r8, r9, r8
 8008b9e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008ba2:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008ba6:	4650      	mov	r0, sl
 8008ba8:	4659      	mov	r1, fp
 8008baa:	f7f7 fe4f 	bl	800084c <__aeabi_ddiv>
 8008bae:	e783      	b.n	8008ab8 <_strtod_l+0x3d0>
 8008bb0:	4b32      	ldr	r3, [pc, #200]	@ (8008c7c <_strtod_l+0x594>)
 8008bb2:	9308      	str	r3, [sp, #32]
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	1124      	asrs	r4, r4, #4
 8008bb8:	4650      	mov	r0, sl
 8008bba:	4659      	mov	r1, fp
 8008bbc:	461e      	mov	r6, r3
 8008bbe:	2c01      	cmp	r4, #1
 8008bc0:	dc21      	bgt.n	8008c06 <_strtod_l+0x51e>
 8008bc2:	b10b      	cbz	r3, 8008bc8 <_strtod_l+0x4e0>
 8008bc4:	4682      	mov	sl, r0
 8008bc6:	468b      	mov	fp, r1
 8008bc8:	492c      	ldr	r1, [pc, #176]	@ (8008c7c <_strtod_l+0x594>)
 8008bca:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008bce:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008bd2:	4652      	mov	r2, sl
 8008bd4:	465b      	mov	r3, fp
 8008bd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bda:	f7f7 fd0d 	bl	80005f8 <__aeabi_dmul>
 8008bde:	4b28      	ldr	r3, [pc, #160]	@ (8008c80 <_strtod_l+0x598>)
 8008be0:	460a      	mov	r2, r1
 8008be2:	400b      	ands	r3, r1
 8008be4:	4927      	ldr	r1, [pc, #156]	@ (8008c84 <_strtod_l+0x59c>)
 8008be6:	428b      	cmp	r3, r1
 8008be8:	4682      	mov	sl, r0
 8008bea:	d898      	bhi.n	8008b1e <_strtod_l+0x436>
 8008bec:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008bf0:	428b      	cmp	r3, r1
 8008bf2:	bf86      	itte	hi
 8008bf4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008c88 <_strtod_l+0x5a0>
 8008bf8:	f04f 3aff 	movhi.w	sl, #4294967295
 8008bfc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008c00:	2300      	movs	r3, #0
 8008c02:	9308      	str	r3, [sp, #32]
 8008c04:	e07a      	b.n	8008cfc <_strtod_l+0x614>
 8008c06:	07e2      	lsls	r2, r4, #31
 8008c08:	d505      	bpl.n	8008c16 <_strtod_l+0x52e>
 8008c0a:	9b08      	ldr	r3, [sp, #32]
 8008c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c10:	f7f7 fcf2 	bl	80005f8 <__aeabi_dmul>
 8008c14:	2301      	movs	r3, #1
 8008c16:	9a08      	ldr	r2, [sp, #32]
 8008c18:	3208      	adds	r2, #8
 8008c1a:	3601      	adds	r6, #1
 8008c1c:	1064      	asrs	r4, r4, #1
 8008c1e:	9208      	str	r2, [sp, #32]
 8008c20:	e7cd      	b.n	8008bbe <_strtod_l+0x4d6>
 8008c22:	d0ed      	beq.n	8008c00 <_strtod_l+0x518>
 8008c24:	4264      	negs	r4, r4
 8008c26:	f014 020f 	ands.w	r2, r4, #15
 8008c2a:	d00a      	beq.n	8008c42 <_strtod_l+0x55a>
 8008c2c:	4b12      	ldr	r3, [pc, #72]	@ (8008c78 <_strtod_l+0x590>)
 8008c2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c32:	4650      	mov	r0, sl
 8008c34:	4659      	mov	r1, fp
 8008c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c3a:	f7f7 fe07 	bl	800084c <__aeabi_ddiv>
 8008c3e:	4682      	mov	sl, r0
 8008c40:	468b      	mov	fp, r1
 8008c42:	1124      	asrs	r4, r4, #4
 8008c44:	d0dc      	beq.n	8008c00 <_strtod_l+0x518>
 8008c46:	2c1f      	cmp	r4, #31
 8008c48:	dd20      	ble.n	8008c8c <_strtod_l+0x5a4>
 8008c4a:	2400      	movs	r4, #0
 8008c4c:	46a0      	mov	r8, r4
 8008c4e:	940a      	str	r4, [sp, #40]	@ 0x28
 8008c50:	46a1      	mov	r9, r4
 8008c52:	9a05      	ldr	r2, [sp, #20]
 8008c54:	2322      	movs	r3, #34	@ 0x22
 8008c56:	f04f 0a00 	mov.w	sl, #0
 8008c5a:	f04f 0b00 	mov.w	fp, #0
 8008c5e:	6013      	str	r3, [r2, #0]
 8008c60:	e768      	b.n	8008b34 <_strtod_l+0x44c>
 8008c62:	bf00      	nop
 8008c64:	0800a80d 	.word	0x0800a80d
 8008c68:	0800aa24 	.word	0x0800aa24
 8008c6c:	0800a805 	.word	0x0800a805
 8008c70:	0800a83c 	.word	0x0800a83c
 8008c74:	0800abcd 	.word	0x0800abcd
 8008c78:	0800a958 	.word	0x0800a958
 8008c7c:	0800a930 	.word	0x0800a930
 8008c80:	7ff00000 	.word	0x7ff00000
 8008c84:	7ca00000 	.word	0x7ca00000
 8008c88:	7fefffff 	.word	0x7fefffff
 8008c8c:	f014 0310 	ands.w	r3, r4, #16
 8008c90:	bf18      	it	ne
 8008c92:	236a      	movne	r3, #106	@ 0x6a
 8008c94:	4ea9      	ldr	r6, [pc, #676]	@ (8008f3c <_strtod_l+0x854>)
 8008c96:	9308      	str	r3, [sp, #32]
 8008c98:	4650      	mov	r0, sl
 8008c9a:	4659      	mov	r1, fp
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	07e2      	lsls	r2, r4, #31
 8008ca0:	d504      	bpl.n	8008cac <_strtod_l+0x5c4>
 8008ca2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008ca6:	f7f7 fca7 	bl	80005f8 <__aeabi_dmul>
 8008caa:	2301      	movs	r3, #1
 8008cac:	1064      	asrs	r4, r4, #1
 8008cae:	f106 0608 	add.w	r6, r6, #8
 8008cb2:	d1f4      	bne.n	8008c9e <_strtod_l+0x5b6>
 8008cb4:	b10b      	cbz	r3, 8008cba <_strtod_l+0x5d2>
 8008cb6:	4682      	mov	sl, r0
 8008cb8:	468b      	mov	fp, r1
 8008cba:	9b08      	ldr	r3, [sp, #32]
 8008cbc:	b1b3      	cbz	r3, 8008cec <_strtod_l+0x604>
 8008cbe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008cc2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	4659      	mov	r1, fp
 8008cca:	dd0f      	ble.n	8008cec <_strtod_l+0x604>
 8008ccc:	2b1f      	cmp	r3, #31
 8008cce:	dd55      	ble.n	8008d7c <_strtod_l+0x694>
 8008cd0:	2b34      	cmp	r3, #52	@ 0x34
 8008cd2:	bfde      	ittt	le
 8008cd4:	f04f 33ff 	movle.w	r3, #4294967295
 8008cd8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008cdc:	4093      	lslle	r3, r2
 8008cde:	f04f 0a00 	mov.w	sl, #0
 8008ce2:	bfcc      	ite	gt
 8008ce4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008ce8:	ea03 0b01 	andle.w	fp, r3, r1
 8008cec:	2200      	movs	r2, #0
 8008cee:	2300      	movs	r3, #0
 8008cf0:	4650      	mov	r0, sl
 8008cf2:	4659      	mov	r1, fp
 8008cf4:	f7f7 fee8 	bl	8000ac8 <__aeabi_dcmpeq>
 8008cf8:	2800      	cmp	r0, #0
 8008cfa:	d1a6      	bne.n	8008c4a <_strtod_l+0x562>
 8008cfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cfe:	9300      	str	r3, [sp, #0]
 8008d00:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008d02:	9805      	ldr	r0, [sp, #20]
 8008d04:	462b      	mov	r3, r5
 8008d06:	463a      	mov	r2, r7
 8008d08:	f7ff f8c6 	bl	8007e98 <__s2b>
 8008d0c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008d0e:	2800      	cmp	r0, #0
 8008d10:	f43f af05 	beq.w	8008b1e <_strtod_l+0x436>
 8008d14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d16:	2a00      	cmp	r2, #0
 8008d18:	eba9 0308 	sub.w	r3, r9, r8
 8008d1c:	bfa8      	it	ge
 8008d1e:	2300      	movge	r3, #0
 8008d20:	9312      	str	r3, [sp, #72]	@ 0x48
 8008d22:	2400      	movs	r4, #0
 8008d24:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008d28:	9316      	str	r3, [sp, #88]	@ 0x58
 8008d2a:	46a0      	mov	r8, r4
 8008d2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d2e:	9805      	ldr	r0, [sp, #20]
 8008d30:	6859      	ldr	r1, [r3, #4]
 8008d32:	f7ff f809 	bl	8007d48 <_Balloc>
 8008d36:	4681      	mov	r9, r0
 8008d38:	2800      	cmp	r0, #0
 8008d3a:	f43f aef4 	beq.w	8008b26 <_strtod_l+0x43e>
 8008d3e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d40:	691a      	ldr	r2, [r3, #16]
 8008d42:	3202      	adds	r2, #2
 8008d44:	f103 010c 	add.w	r1, r3, #12
 8008d48:	0092      	lsls	r2, r2, #2
 8008d4a:	300c      	adds	r0, #12
 8008d4c:	f000 fd72 	bl	8009834 <memcpy>
 8008d50:	ec4b ab10 	vmov	d0, sl, fp
 8008d54:	9805      	ldr	r0, [sp, #20]
 8008d56:	aa1c      	add	r2, sp, #112	@ 0x70
 8008d58:	a91b      	add	r1, sp, #108	@ 0x6c
 8008d5a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008d5e:	f7ff fbd7 	bl	8008510 <__d2b>
 8008d62:	901a      	str	r0, [sp, #104]	@ 0x68
 8008d64:	2800      	cmp	r0, #0
 8008d66:	f43f aede 	beq.w	8008b26 <_strtod_l+0x43e>
 8008d6a:	9805      	ldr	r0, [sp, #20]
 8008d6c:	2101      	movs	r1, #1
 8008d6e:	f7ff f929 	bl	8007fc4 <__i2b>
 8008d72:	4680      	mov	r8, r0
 8008d74:	b948      	cbnz	r0, 8008d8a <_strtod_l+0x6a2>
 8008d76:	f04f 0800 	mov.w	r8, #0
 8008d7a:	e6d4      	b.n	8008b26 <_strtod_l+0x43e>
 8008d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d80:	fa02 f303 	lsl.w	r3, r2, r3
 8008d84:	ea03 0a0a 	and.w	sl, r3, sl
 8008d88:	e7b0      	b.n	8008cec <_strtod_l+0x604>
 8008d8a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008d8c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008d8e:	2d00      	cmp	r5, #0
 8008d90:	bfab      	itete	ge
 8008d92:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008d94:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008d96:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008d98:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008d9a:	bfac      	ite	ge
 8008d9c:	18ef      	addge	r7, r5, r3
 8008d9e:	1b5e      	sublt	r6, r3, r5
 8008da0:	9b08      	ldr	r3, [sp, #32]
 8008da2:	1aed      	subs	r5, r5, r3
 8008da4:	4415      	add	r5, r2
 8008da6:	4b66      	ldr	r3, [pc, #408]	@ (8008f40 <_strtod_l+0x858>)
 8008da8:	3d01      	subs	r5, #1
 8008daa:	429d      	cmp	r5, r3
 8008dac:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008db0:	da50      	bge.n	8008e54 <_strtod_l+0x76c>
 8008db2:	1b5b      	subs	r3, r3, r5
 8008db4:	2b1f      	cmp	r3, #31
 8008db6:	eba2 0203 	sub.w	r2, r2, r3
 8008dba:	f04f 0101 	mov.w	r1, #1
 8008dbe:	dc3d      	bgt.n	8008e3c <_strtod_l+0x754>
 8008dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8008dc4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	9310      	str	r3, [sp, #64]	@ 0x40
 8008dca:	18bd      	adds	r5, r7, r2
 8008dcc:	9b08      	ldr	r3, [sp, #32]
 8008dce:	42af      	cmp	r7, r5
 8008dd0:	4416      	add	r6, r2
 8008dd2:	441e      	add	r6, r3
 8008dd4:	463b      	mov	r3, r7
 8008dd6:	bfa8      	it	ge
 8008dd8:	462b      	movge	r3, r5
 8008dda:	42b3      	cmp	r3, r6
 8008ddc:	bfa8      	it	ge
 8008dde:	4633      	movge	r3, r6
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	bfc2      	ittt	gt
 8008de4:	1aed      	subgt	r5, r5, r3
 8008de6:	1af6      	subgt	r6, r6, r3
 8008de8:	1aff      	subgt	r7, r7, r3
 8008dea:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	dd16      	ble.n	8008e1e <_strtod_l+0x736>
 8008df0:	4641      	mov	r1, r8
 8008df2:	9805      	ldr	r0, [sp, #20]
 8008df4:	461a      	mov	r2, r3
 8008df6:	f7ff f9a5 	bl	8008144 <__pow5mult>
 8008dfa:	4680      	mov	r8, r0
 8008dfc:	2800      	cmp	r0, #0
 8008dfe:	d0ba      	beq.n	8008d76 <_strtod_l+0x68e>
 8008e00:	4601      	mov	r1, r0
 8008e02:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008e04:	9805      	ldr	r0, [sp, #20]
 8008e06:	f7ff f8f3 	bl	8007ff0 <__multiply>
 8008e0a:	900e      	str	r0, [sp, #56]	@ 0x38
 8008e0c:	2800      	cmp	r0, #0
 8008e0e:	f43f ae8a 	beq.w	8008b26 <_strtod_l+0x43e>
 8008e12:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e14:	9805      	ldr	r0, [sp, #20]
 8008e16:	f7fe ffd7 	bl	8007dc8 <_Bfree>
 8008e1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e1c:	931a      	str	r3, [sp, #104]	@ 0x68
 8008e1e:	2d00      	cmp	r5, #0
 8008e20:	dc1d      	bgt.n	8008e5e <_strtod_l+0x776>
 8008e22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	dd23      	ble.n	8008e70 <_strtod_l+0x788>
 8008e28:	4649      	mov	r1, r9
 8008e2a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008e2c:	9805      	ldr	r0, [sp, #20]
 8008e2e:	f7ff f989 	bl	8008144 <__pow5mult>
 8008e32:	4681      	mov	r9, r0
 8008e34:	b9e0      	cbnz	r0, 8008e70 <_strtod_l+0x788>
 8008e36:	f04f 0900 	mov.w	r9, #0
 8008e3a:	e674      	b.n	8008b26 <_strtod_l+0x43e>
 8008e3c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008e40:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008e44:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008e48:	35e2      	adds	r5, #226	@ 0xe2
 8008e4a:	fa01 f305 	lsl.w	r3, r1, r5
 8008e4e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008e50:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008e52:	e7ba      	b.n	8008dca <_strtod_l+0x6e2>
 8008e54:	2300      	movs	r3, #0
 8008e56:	9310      	str	r3, [sp, #64]	@ 0x40
 8008e58:	2301      	movs	r3, #1
 8008e5a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008e5c:	e7b5      	b.n	8008dca <_strtod_l+0x6e2>
 8008e5e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e60:	9805      	ldr	r0, [sp, #20]
 8008e62:	462a      	mov	r2, r5
 8008e64:	f7ff f9c8 	bl	80081f8 <__lshift>
 8008e68:	901a      	str	r0, [sp, #104]	@ 0x68
 8008e6a:	2800      	cmp	r0, #0
 8008e6c:	d1d9      	bne.n	8008e22 <_strtod_l+0x73a>
 8008e6e:	e65a      	b.n	8008b26 <_strtod_l+0x43e>
 8008e70:	2e00      	cmp	r6, #0
 8008e72:	dd07      	ble.n	8008e84 <_strtod_l+0x79c>
 8008e74:	4649      	mov	r1, r9
 8008e76:	9805      	ldr	r0, [sp, #20]
 8008e78:	4632      	mov	r2, r6
 8008e7a:	f7ff f9bd 	bl	80081f8 <__lshift>
 8008e7e:	4681      	mov	r9, r0
 8008e80:	2800      	cmp	r0, #0
 8008e82:	d0d8      	beq.n	8008e36 <_strtod_l+0x74e>
 8008e84:	2f00      	cmp	r7, #0
 8008e86:	dd08      	ble.n	8008e9a <_strtod_l+0x7b2>
 8008e88:	4641      	mov	r1, r8
 8008e8a:	9805      	ldr	r0, [sp, #20]
 8008e8c:	463a      	mov	r2, r7
 8008e8e:	f7ff f9b3 	bl	80081f8 <__lshift>
 8008e92:	4680      	mov	r8, r0
 8008e94:	2800      	cmp	r0, #0
 8008e96:	f43f ae46 	beq.w	8008b26 <_strtod_l+0x43e>
 8008e9a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e9c:	9805      	ldr	r0, [sp, #20]
 8008e9e:	464a      	mov	r2, r9
 8008ea0:	f7ff fa32 	bl	8008308 <__mdiff>
 8008ea4:	4604      	mov	r4, r0
 8008ea6:	2800      	cmp	r0, #0
 8008ea8:	f43f ae3d 	beq.w	8008b26 <_strtod_l+0x43e>
 8008eac:	68c3      	ldr	r3, [r0, #12]
 8008eae:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	60c3      	str	r3, [r0, #12]
 8008eb4:	4641      	mov	r1, r8
 8008eb6:	f7ff fa0b 	bl	80082d0 <__mcmp>
 8008eba:	2800      	cmp	r0, #0
 8008ebc:	da46      	bge.n	8008f4c <_strtod_l+0x864>
 8008ebe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ec0:	ea53 030a 	orrs.w	r3, r3, sl
 8008ec4:	d16c      	bne.n	8008fa0 <_strtod_l+0x8b8>
 8008ec6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d168      	bne.n	8008fa0 <_strtod_l+0x8b8>
 8008ece:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008ed2:	0d1b      	lsrs	r3, r3, #20
 8008ed4:	051b      	lsls	r3, r3, #20
 8008ed6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008eda:	d961      	bls.n	8008fa0 <_strtod_l+0x8b8>
 8008edc:	6963      	ldr	r3, [r4, #20]
 8008ede:	b913      	cbnz	r3, 8008ee6 <_strtod_l+0x7fe>
 8008ee0:	6923      	ldr	r3, [r4, #16]
 8008ee2:	2b01      	cmp	r3, #1
 8008ee4:	dd5c      	ble.n	8008fa0 <_strtod_l+0x8b8>
 8008ee6:	4621      	mov	r1, r4
 8008ee8:	2201      	movs	r2, #1
 8008eea:	9805      	ldr	r0, [sp, #20]
 8008eec:	f7ff f984 	bl	80081f8 <__lshift>
 8008ef0:	4641      	mov	r1, r8
 8008ef2:	4604      	mov	r4, r0
 8008ef4:	f7ff f9ec 	bl	80082d0 <__mcmp>
 8008ef8:	2800      	cmp	r0, #0
 8008efa:	dd51      	ble.n	8008fa0 <_strtod_l+0x8b8>
 8008efc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008f00:	9a08      	ldr	r2, [sp, #32]
 8008f02:	0d1b      	lsrs	r3, r3, #20
 8008f04:	051b      	lsls	r3, r3, #20
 8008f06:	2a00      	cmp	r2, #0
 8008f08:	d06b      	beq.n	8008fe2 <_strtod_l+0x8fa>
 8008f0a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008f0e:	d868      	bhi.n	8008fe2 <_strtod_l+0x8fa>
 8008f10:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008f14:	f67f ae9d 	bls.w	8008c52 <_strtod_l+0x56a>
 8008f18:	4b0a      	ldr	r3, [pc, #40]	@ (8008f44 <_strtod_l+0x85c>)
 8008f1a:	4650      	mov	r0, sl
 8008f1c:	4659      	mov	r1, fp
 8008f1e:	2200      	movs	r2, #0
 8008f20:	f7f7 fb6a 	bl	80005f8 <__aeabi_dmul>
 8008f24:	4b08      	ldr	r3, [pc, #32]	@ (8008f48 <_strtod_l+0x860>)
 8008f26:	400b      	ands	r3, r1
 8008f28:	4682      	mov	sl, r0
 8008f2a:	468b      	mov	fp, r1
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	f47f ae05 	bne.w	8008b3c <_strtod_l+0x454>
 8008f32:	9a05      	ldr	r2, [sp, #20]
 8008f34:	2322      	movs	r3, #34	@ 0x22
 8008f36:	6013      	str	r3, [r2, #0]
 8008f38:	e600      	b.n	8008b3c <_strtod_l+0x454>
 8008f3a:	bf00      	nop
 8008f3c:	0800aa50 	.word	0x0800aa50
 8008f40:	fffffc02 	.word	0xfffffc02
 8008f44:	39500000 	.word	0x39500000
 8008f48:	7ff00000 	.word	0x7ff00000
 8008f4c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008f50:	d165      	bne.n	800901e <_strtod_l+0x936>
 8008f52:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008f54:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008f58:	b35a      	cbz	r2, 8008fb2 <_strtod_l+0x8ca>
 8008f5a:	4a9f      	ldr	r2, [pc, #636]	@ (80091d8 <_strtod_l+0xaf0>)
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d12b      	bne.n	8008fb8 <_strtod_l+0x8d0>
 8008f60:	9b08      	ldr	r3, [sp, #32]
 8008f62:	4651      	mov	r1, sl
 8008f64:	b303      	cbz	r3, 8008fa8 <_strtod_l+0x8c0>
 8008f66:	4b9d      	ldr	r3, [pc, #628]	@ (80091dc <_strtod_l+0xaf4>)
 8008f68:	465a      	mov	r2, fp
 8008f6a:	4013      	ands	r3, r2
 8008f6c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008f70:	f04f 32ff 	mov.w	r2, #4294967295
 8008f74:	d81b      	bhi.n	8008fae <_strtod_l+0x8c6>
 8008f76:	0d1b      	lsrs	r3, r3, #20
 8008f78:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f80:	4299      	cmp	r1, r3
 8008f82:	d119      	bne.n	8008fb8 <_strtod_l+0x8d0>
 8008f84:	4b96      	ldr	r3, [pc, #600]	@ (80091e0 <_strtod_l+0xaf8>)
 8008f86:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f88:	429a      	cmp	r2, r3
 8008f8a:	d102      	bne.n	8008f92 <_strtod_l+0x8aa>
 8008f8c:	3101      	adds	r1, #1
 8008f8e:	f43f adca 	beq.w	8008b26 <_strtod_l+0x43e>
 8008f92:	4b92      	ldr	r3, [pc, #584]	@ (80091dc <_strtod_l+0xaf4>)
 8008f94:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f96:	401a      	ands	r2, r3
 8008f98:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008f9c:	f04f 0a00 	mov.w	sl, #0
 8008fa0:	9b08      	ldr	r3, [sp, #32]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d1b8      	bne.n	8008f18 <_strtod_l+0x830>
 8008fa6:	e5c9      	b.n	8008b3c <_strtod_l+0x454>
 8008fa8:	f04f 33ff 	mov.w	r3, #4294967295
 8008fac:	e7e8      	b.n	8008f80 <_strtod_l+0x898>
 8008fae:	4613      	mov	r3, r2
 8008fb0:	e7e6      	b.n	8008f80 <_strtod_l+0x898>
 8008fb2:	ea53 030a 	orrs.w	r3, r3, sl
 8008fb6:	d0a1      	beq.n	8008efc <_strtod_l+0x814>
 8008fb8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008fba:	b1db      	cbz	r3, 8008ff4 <_strtod_l+0x90c>
 8008fbc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008fbe:	4213      	tst	r3, r2
 8008fc0:	d0ee      	beq.n	8008fa0 <_strtod_l+0x8b8>
 8008fc2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008fc4:	9a08      	ldr	r2, [sp, #32]
 8008fc6:	4650      	mov	r0, sl
 8008fc8:	4659      	mov	r1, fp
 8008fca:	b1bb      	cbz	r3, 8008ffc <_strtod_l+0x914>
 8008fcc:	f7ff fb6e 	bl	80086ac <sulp>
 8008fd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008fd4:	ec53 2b10 	vmov	r2, r3, d0
 8008fd8:	f7f7 f958 	bl	800028c <__adddf3>
 8008fdc:	4682      	mov	sl, r0
 8008fde:	468b      	mov	fp, r1
 8008fe0:	e7de      	b.n	8008fa0 <_strtod_l+0x8b8>
 8008fe2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008fe6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008fea:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008fee:	f04f 3aff 	mov.w	sl, #4294967295
 8008ff2:	e7d5      	b.n	8008fa0 <_strtod_l+0x8b8>
 8008ff4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008ff6:	ea13 0f0a 	tst.w	r3, sl
 8008ffa:	e7e1      	b.n	8008fc0 <_strtod_l+0x8d8>
 8008ffc:	f7ff fb56 	bl	80086ac <sulp>
 8009000:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009004:	ec53 2b10 	vmov	r2, r3, d0
 8009008:	f7f7 f93e 	bl	8000288 <__aeabi_dsub>
 800900c:	2200      	movs	r2, #0
 800900e:	2300      	movs	r3, #0
 8009010:	4682      	mov	sl, r0
 8009012:	468b      	mov	fp, r1
 8009014:	f7f7 fd58 	bl	8000ac8 <__aeabi_dcmpeq>
 8009018:	2800      	cmp	r0, #0
 800901a:	d0c1      	beq.n	8008fa0 <_strtod_l+0x8b8>
 800901c:	e619      	b.n	8008c52 <_strtod_l+0x56a>
 800901e:	4641      	mov	r1, r8
 8009020:	4620      	mov	r0, r4
 8009022:	f7ff facd 	bl	80085c0 <__ratio>
 8009026:	ec57 6b10 	vmov	r6, r7, d0
 800902a:	2200      	movs	r2, #0
 800902c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009030:	4630      	mov	r0, r6
 8009032:	4639      	mov	r1, r7
 8009034:	f7f7 fd5c 	bl	8000af0 <__aeabi_dcmple>
 8009038:	2800      	cmp	r0, #0
 800903a:	d06f      	beq.n	800911c <_strtod_l+0xa34>
 800903c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800903e:	2b00      	cmp	r3, #0
 8009040:	d17a      	bne.n	8009138 <_strtod_l+0xa50>
 8009042:	f1ba 0f00 	cmp.w	sl, #0
 8009046:	d158      	bne.n	80090fa <_strtod_l+0xa12>
 8009048:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800904a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800904e:	2b00      	cmp	r3, #0
 8009050:	d15a      	bne.n	8009108 <_strtod_l+0xa20>
 8009052:	4b64      	ldr	r3, [pc, #400]	@ (80091e4 <_strtod_l+0xafc>)
 8009054:	2200      	movs	r2, #0
 8009056:	4630      	mov	r0, r6
 8009058:	4639      	mov	r1, r7
 800905a:	f7f7 fd3f 	bl	8000adc <__aeabi_dcmplt>
 800905e:	2800      	cmp	r0, #0
 8009060:	d159      	bne.n	8009116 <_strtod_l+0xa2e>
 8009062:	4630      	mov	r0, r6
 8009064:	4639      	mov	r1, r7
 8009066:	4b60      	ldr	r3, [pc, #384]	@ (80091e8 <_strtod_l+0xb00>)
 8009068:	2200      	movs	r2, #0
 800906a:	f7f7 fac5 	bl	80005f8 <__aeabi_dmul>
 800906e:	4606      	mov	r6, r0
 8009070:	460f      	mov	r7, r1
 8009072:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009076:	9606      	str	r6, [sp, #24]
 8009078:	9307      	str	r3, [sp, #28]
 800907a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800907e:	4d57      	ldr	r5, [pc, #348]	@ (80091dc <_strtod_l+0xaf4>)
 8009080:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009084:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009086:	401d      	ands	r5, r3
 8009088:	4b58      	ldr	r3, [pc, #352]	@ (80091ec <_strtod_l+0xb04>)
 800908a:	429d      	cmp	r5, r3
 800908c:	f040 80b2 	bne.w	80091f4 <_strtod_l+0xb0c>
 8009090:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009092:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009096:	ec4b ab10 	vmov	d0, sl, fp
 800909a:	f7ff f9c9 	bl	8008430 <__ulp>
 800909e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80090a2:	ec51 0b10 	vmov	r0, r1, d0
 80090a6:	f7f7 faa7 	bl	80005f8 <__aeabi_dmul>
 80090aa:	4652      	mov	r2, sl
 80090ac:	465b      	mov	r3, fp
 80090ae:	f7f7 f8ed 	bl	800028c <__adddf3>
 80090b2:	460b      	mov	r3, r1
 80090b4:	4949      	ldr	r1, [pc, #292]	@ (80091dc <_strtod_l+0xaf4>)
 80090b6:	4a4e      	ldr	r2, [pc, #312]	@ (80091f0 <_strtod_l+0xb08>)
 80090b8:	4019      	ands	r1, r3
 80090ba:	4291      	cmp	r1, r2
 80090bc:	4682      	mov	sl, r0
 80090be:	d942      	bls.n	8009146 <_strtod_l+0xa5e>
 80090c0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80090c2:	4b47      	ldr	r3, [pc, #284]	@ (80091e0 <_strtod_l+0xaf8>)
 80090c4:	429a      	cmp	r2, r3
 80090c6:	d103      	bne.n	80090d0 <_strtod_l+0x9e8>
 80090c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80090ca:	3301      	adds	r3, #1
 80090cc:	f43f ad2b 	beq.w	8008b26 <_strtod_l+0x43e>
 80090d0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80091e0 <_strtod_l+0xaf8>
 80090d4:	f04f 3aff 	mov.w	sl, #4294967295
 80090d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80090da:	9805      	ldr	r0, [sp, #20]
 80090dc:	f7fe fe74 	bl	8007dc8 <_Bfree>
 80090e0:	9805      	ldr	r0, [sp, #20]
 80090e2:	4649      	mov	r1, r9
 80090e4:	f7fe fe70 	bl	8007dc8 <_Bfree>
 80090e8:	9805      	ldr	r0, [sp, #20]
 80090ea:	4641      	mov	r1, r8
 80090ec:	f7fe fe6c 	bl	8007dc8 <_Bfree>
 80090f0:	9805      	ldr	r0, [sp, #20]
 80090f2:	4621      	mov	r1, r4
 80090f4:	f7fe fe68 	bl	8007dc8 <_Bfree>
 80090f8:	e618      	b.n	8008d2c <_strtod_l+0x644>
 80090fa:	f1ba 0f01 	cmp.w	sl, #1
 80090fe:	d103      	bne.n	8009108 <_strtod_l+0xa20>
 8009100:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009102:	2b00      	cmp	r3, #0
 8009104:	f43f ada5 	beq.w	8008c52 <_strtod_l+0x56a>
 8009108:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80091b8 <_strtod_l+0xad0>
 800910c:	4f35      	ldr	r7, [pc, #212]	@ (80091e4 <_strtod_l+0xafc>)
 800910e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009112:	2600      	movs	r6, #0
 8009114:	e7b1      	b.n	800907a <_strtod_l+0x992>
 8009116:	4f34      	ldr	r7, [pc, #208]	@ (80091e8 <_strtod_l+0xb00>)
 8009118:	2600      	movs	r6, #0
 800911a:	e7aa      	b.n	8009072 <_strtod_l+0x98a>
 800911c:	4b32      	ldr	r3, [pc, #200]	@ (80091e8 <_strtod_l+0xb00>)
 800911e:	4630      	mov	r0, r6
 8009120:	4639      	mov	r1, r7
 8009122:	2200      	movs	r2, #0
 8009124:	f7f7 fa68 	bl	80005f8 <__aeabi_dmul>
 8009128:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800912a:	4606      	mov	r6, r0
 800912c:	460f      	mov	r7, r1
 800912e:	2b00      	cmp	r3, #0
 8009130:	d09f      	beq.n	8009072 <_strtod_l+0x98a>
 8009132:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009136:	e7a0      	b.n	800907a <_strtod_l+0x992>
 8009138:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80091c0 <_strtod_l+0xad8>
 800913c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009140:	ec57 6b17 	vmov	r6, r7, d7
 8009144:	e799      	b.n	800907a <_strtod_l+0x992>
 8009146:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800914a:	9b08      	ldr	r3, [sp, #32]
 800914c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009150:	2b00      	cmp	r3, #0
 8009152:	d1c1      	bne.n	80090d8 <_strtod_l+0x9f0>
 8009154:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009158:	0d1b      	lsrs	r3, r3, #20
 800915a:	051b      	lsls	r3, r3, #20
 800915c:	429d      	cmp	r5, r3
 800915e:	d1bb      	bne.n	80090d8 <_strtod_l+0x9f0>
 8009160:	4630      	mov	r0, r6
 8009162:	4639      	mov	r1, r7
 8009164:	f7f7 fd90 	bl	8000c88 <__aeabi_d2lz>
 8009168:	f7f7 fa18 	bl	800059c <__aeabi_l2d>
 800916c:	4602      	mov	r2, r0
 800916e:	460b      	mov	r3, r1
 8009170:	4630      	mov	r0, r6
 8009172:	4639      	mov	r1, r7
 8009174:	f7f7 f888 	bl	8000288 <__aeabi_dsub>
 8009178:	460b      	mov	r3, r1
 800917a:	4602      	mov	r2, r0
 800917c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009180:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009184:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009186:	ea46 060a 	orr.w	r6, r6, sl
 800918a:	431e      	orrs	r6, r3
 800918c:	d06f      	beq.n	800926e <_strtod_l+0xb86>
 800918e:	a30e      	add	r3, pc, #56	@ (adr r3, 80091c8 <_strtod_l+0xae0>)
 8009190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009194:	f7f7 fca2 	bl	8000adc <__aeabi_dcmplt>
 8009198:	2800      	cmp	r0, #0
 800919a:	f47f accf 	bne.w	8008b3c <_strtod_l+0x454>
 800919e:	a30c      	add	r3, pc, #48	@ (adr r3, 80091d0 <_strtod_l+0xae8>)
 80091a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80091a8:	f7f7 fcb6 	bl	8000b18 <__aeabi_dcmpgt>
 80091ac:	2800      	cmp	r0, #0
 80091ae:	d093      	beq.n	80090d8 <_strtod_l+0x9f0>
 80091b0:	e4c4      	b.n	8008b3c <_strtod_l+0x454>
 80091b2:	bf00      	nop
 80091b4:	f3af 8000 	nop.w
 80091b8:	00000000 	.word	0x00000000
 80091bc:	bff00000 	.word	0xbff00000
 80091c0:	00000000 	.word	0x00000000
 80091c4:	3ff00000 	.word	0x3ff00000
 80091c8:	94a03595 	.word	0x94a03595
 80091cc:	3fdfffff 	.word	0x3fdfffff
 80091d0:	35afe535 	.word	0x35afe535
 80091d4:	3fe00000 	.word	0x3fe00000
 80091d8:	000fffff 	.word	0x000fffff
 80091dc:	7ff00000 	.word	0x7ff00000
 80091e0:	7fefffff 	.word	0x7fefffff
 80091e4:	3ff00000 	.word	0x3ff00000
 80091e8:	3fe00000 	.word	0x3fe00000
 80091ec:	7fe00000 	.word	0x7fe00000
 80091f0:	7c9fffff 	.word	0x7c9fffff
 80091f4:	9b08      	ldr	r3, [sp, #32]
 80091f6:	b323      	cbz	r3, 8009242 <_strtod_l+0xb5a>
 80091f8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80091fc:	d821      	bhi.n	8009242 <_strtod_l+0xb5a>
 80091fe:	a328      	add	r3, pc, #160	@ (adr r3, 80092a0 <_strtod_l+0xbb8>)
 8009200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009204:	4630      	mov	r0, r6
 8009206:	4639      	mov	r1, r7
 8009208:	f7f7 fc72 	bl	8000af0 <__aeabi_dcmple>
 800920c:	b1a0      	cbz	r0, 8009238 <_strtod_l+0xb50>
 800920e:	4639      	mov	r1, r7
 8009210:	4630      	mov	r0, r6
 8009212:	f7f7 fcc9 	bl	8000ba8 <__aeabi_d2uiz>
 8009216:	2801      	cmp	r0, #1
 8009218:	bf38      	it	cc
 800921a:	2001      	movcc	r0, #1
 800921c:	f7f7 f972 	bl	8000504 <__aeabi_ui2d>
 8009220:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009222:	4606      	mov	r6, r0
 8009224:	460f      	mov	r7, r1
 8009226:	b9fb      	cbnz	r3, 8009268 <_strtod_l+0xb80>
 8009228:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800922c:	9014      	str	r0, [sp, #80]	@ 0x50
 800922e:	9315      	str	r3, [sp, #84]	@ 0x54
 8009230:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009234:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009238:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800923a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800923e:	1b5b      	subs	r3, r3, r5
 8009240:	9311      	str	r3, [sp, #68]	@ 0x44
 8009242:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009246:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800924a:	f7ff f8f1 	bl	8008430 <__ulp>
 800924e:	4650      	mov	r0, sl
 8009250:	ec53 2b10 	vmov	r2, r3, d0
 8009254:	4659      	mov	r1, fp
 8009256:	f7f7 f9cf 	bl	80005f8 <__aeabi_dmul>
 800925a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800925e:	f7f7 f815 	bl	800028c <__adddf3>
 8009262:	4682      	mov	sl, r0
 8009264:	468b      	mov	fp, r1
 8009266:	e770      	b.n	800914a <_strtod_l+0xa62>
 8009268:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800926c:	e7e0      	b.n	8009230 <_strtod_l+0xb48>
 800926e:	a30e      	add	r3, pc, #56	@ (adr r3, 80092a8 <_strtod_l+0xbc0>)
 8009270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009274:	f7f7 fc32 	bl	8000adc <__aeabi_dcmplt>
 8009278:	e798      	b.n	80091ac <_strtod_l+0xac4>
 800927a:	2300      	movs	r3, #0
 800927c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800927e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009280:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009282:	6013      	str	r3, [r2, #0]
 8009284:	f7ff ba6d 	b.w	8008762 <_strtod_l+0x7a>
 8009288:	2a65      	cmp	r2, #101	@ 0x65
 800928a:	f43f ab66 	beq.w	800895a <_strtod_l+0x272>
 800928e:	2a45      	cmp	r2, #69	@ 0x45
 8009290:	f43f ab63 	beq.w	800895a <_strtod_l+0x272>
 8009294:	2301      	movs	r3, #1
 8009296:	f7ff bb9e 	b.w	80089d6 <_strtod_l+0x2ee>
 800929a:	bf00      	nop
 800929c:	f3af 8000 	nop.w
 80092a0:	ffc00000 	.word	0xffc00000
 80092a4:	41dfffff 	.word	0x41dfffff
 80092a8:	94a03595 	.word	0x94a03595
 80092ac:	3fcfffff 	.word	0x3fcfffff

080092b0 <_strtod_r>:
 80092b0:	4b01      	ldr	r3, [pc, #4]	@ (80092b8 <_strtod_r+0x8>)
 80092b2:	f7ff ba19 	b.w	80086e8 <_strtod_l>
 80092b6:	bf00      	nop
 80092b8:	2000006c 	.word	0x2000006c

080092bc <_strtol_l.constprop.0>:
 80092bc:	2b24      	cmp	r3, #36	@ 0x24
 80092be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092c2:	4686      	mov	lr, r0
 80092c4:	4690      	mov	r8, r2
 80092c6:	d801      	bhi.n	80092cc <_strtol_l.constprop.0+0x10>
 80092c8:	2b01      	cmp	r3, #1
 80092ca:	d106      	bne.n	80092da <_strtol_l.constprop.0+0x1e>
 80092cc:	f7fd fdba 	bl	8006e44 <__errno>
 80092d0:	2316      	movs	r3, #22
 80092d2:	6003      	str	r3, [r0, #0]
 80092d4:	2000      	movs	r0, #0
 80092d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092da:	4834      	ldr	r0, [pc, #208]	@ (80093ac <_strtol_l.constprop.0+0xf0>)
 80092dc:	460d      	mov	r5, r1
 80092de:	462a      	mov	r2, r5
 80092e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80092e4:	5d06      	ldrb	r6, [r0, r4]
 80092e6:	f016 0608 	ands.w	r6, r6, #8
 80092ea:	d1f8      	bne.n	80092de <_strtol_l.constprop.0+0x22>
 80092ec:	2c2d      	cmp	r4, #45	@ 0x2d
 80092ee:	d12d      	bne.n	800934c <_strtol_l.constprop.0+0x90>
 80092f0:	782c      	ldrb	r4, [r5, #0]
 80092f2:	2601      	movs	r6, #1
 80092f4:	1c95      	adds	r5, r2, #2
 80092f6:	f033 0210 	bics.w	r2, r3, #16
 80092fa:	d109      	bne.n	8009310 <_strtol_l.constprop.0+0x54>
 80092fc:	2c30      	cmp	r4, #48	@ 0x30
 80092fe:	d12a      	bne.n	8009356 <_strtol_l.constprop.0+0x9a>
 8009300:	782a      	ldrb	r2, [r5, #0]
 8009302:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009306:	2a58      	cmp	r2, #88	@ 0x58
 8009308:	d125      	bne.n	8009356 <_strtol_l.constprop.0+0x9a>
 800930a:	786c      	ldrb	r4, [r5, #1]
 800930c:	2310      	movs	r3, #16
 800930e:	3502      	adds	r5, #2
 8009310:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009314:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009318:	2200      	movs	r2, #0
 800931a:	fbbc f9f3 	udiv	r9, ip, r3
 800931e:	4610      	mov	r0, r2
 8009320:	fb03 ca19 	mls	sl, r3, r9, ip
 8009324:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009328:	2f09      	cmp	r7, #9
 800932a:	d81b      	bhi.n	8009364 <_strtol_l.constprop.0+0xa8>
 800932c:	463c      	mov	r4, r7
 800932e:	42a3      	cmp	r3, r4
 8009330:	dd27      	ble.n	8009382 <_strtol_l.constprop.0+0xc6>
 8009332:	1c57      	adds	r7, r2, #1
 8009334:	d007      	beq.n	8009346 <_strtol_l.constprop.0+0x8a>
 8009336:	4581      	cmp	r9, r0
 8009338:	d320      	bcc.n	800937c <_strtol_l.constprop.0+0xc0>
 800933a:	d101      	bne.n	8009340 <_strtol_l.constprop.0+0x84>
 800933c:	45a2      	cmp	sl, r4
 800933e:	db1d      	blt.n	800937c <_strtol_l.constprop.0+0xc0>
 8009340:	fb00 4003 	mla	r0, r0, r3, r4
 8009344:	2201      	movs	r2, #1
 8009346:	f815 4b01 	ldrb.w	r4, [r5], #1
 800934a:	e7eb      	b.n	8009324 <_strtol_l.constprop.0+0x68>
 800934c:	2c2b      	cmp	r4, #43	@ 0x2b
 800934e:	bf04      	itt	eq
 8009350:	782c      	ldrbeq	r4, [r5, #0]
 8009352:	1c95      	addeq	r5, r2, #2
 8009354:	e7cf      	b.n	80092f6 <_strtol_l.constprop.0+0x3a>
 8009356:	2b00      	cmp	r3, #0
 8009358:	d1da      	bne.n	8009310 <_strtol_l.constprop.0+0x54>
 800935a:	2c30      	cmp	r4, #48	@ 0x30
 800935c:	bf0c      	ite	eq
 800935e:	2308      	moveq	r3, #8
 8009360:	230a      	movne	r3, #10
 8009362:	e7d5      	b.n	8009310 <_strtol_l.constprop.0+0x54>
 8009364:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009368:	2f19      	cmp	r7, #25
 800936a:	d801      	bhi.n	8009370 <_strtol_l.constprop.0+0xb4>
 800936c:	3c37      	subs	r4, #55	@ 0x37
 800936e:	e7de      	b.n	800932e <_strtol_l.constprop.0+0x72>
 8009370:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009374:	2f19      	cmp	r7, #25
 8009376:	d804      	bhi.n	8009382 <_strtol_l.constprop.0+0xc6>
 8009378:	3c57      	subs	r4, #87	@ 0x57
 800937a:	e7d8      	b.n	800932e <_strtol_l.constprop.0+0x72>
 800937c:	f04f 32ff 	mov.w	r2, #4294967295
 8009380:	e7e1      	b.n	8009346 <_strtol_l.constprop.0+0x8a>
 8009382:	1c53      	adds	r3, r2, #1
 8009384:	d108      	bne.n	8009398 <_strtol_l.constprop.0+0xdc>
 8009386:	2322      	movs	r3, #34	@ 0x22
 8009388:	f8ce 3000 	str.w	r3, [lr]
 800938c:	4660      	mov	r0, ip
 800938e:	f1b8 0f00 	cmp.w	r8, #0
 8009392:	d0a0      	beq.n	80092d6 <_strtol_l.constprop.0+0x1a>
 8009394:	1e69      	subs	r1, r5, #1
 8009396:	e006      	b.n	80093a6 <_strtol_l.constprop.0+0xea>
 8009398:	b106      	cbz	r6, 800939c <_strtol_l.constprop.0+0xe0>
 800939a:	4240      	negs	r0, r0
 800939c:	f1b8 0f00 	cmp.w	r8, #0
 80093a0:	d099      	beq.n	80092d6 <_strtol_l.constprop.0+0x1a>
 80093a2:	2a00      	cmp	r2, #0
 80093a4:	d1f6      	bne.n	8009394 <_strtol_l.constprop.0+0xd8>
 80093a6:	f8c8 1000 	str.w	r1, [r8]
 80093aa:	e794      	b.n	80092d6 <_strtol_l.constprop.0+0x1a>
 80093ac:	0800aa79 	.word	0x0800aa79

080093b0 <_strtol_r>:
 80093b0:	f7ff bf84 	b.w	80092bc <_strtol_l.constprop.0>

080093b4 <__ssputs_r>:
 80093b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093b8:	688e      	ldr	r6, [r1, #8]
 80093ba:	461f      	mov	r7, r3
 80093bc:	42be      	cmp	r6, r7
 80093be:	680b      	ldr	r3, [r1, #0]
 80093c0:	4682      	mov	sl, r0
 80093c2:	460c      	mov	r4, r1
 80093c4:	4690      	mov	r8, r2
 80093c6:	d82d      	bhi.n	8009424 <__ssputs_r+0x70>
 80093c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80093cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80093d0:	d026      	beq.n	8009420 <__ssputs_r+0x6c>
 80093d2:	6965      	ldr	r5, [r4, #20]
 80093d4:	6909      	ldr	r1, [r1, #16]
 80093d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80093da:	eba3 0901 	sub.w	r9, r3, r1
 80093de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80093e2:	1c7b      	adds	r3, r7, #1
 80093e4:	444b      	add	r3, r9
 80093e6:	106d      	asrs	r5, r5, #1
 80093e8:	429d      	cmp	r5, r3
 80093ea:	bf38      	it	cc
 80093ec:	461d      	movcc	r5, r3
 80093ee:	0553      	lsls	r3, r2, #21
 80093f0:	d527      	bpl.n	8009442 <__ssputs_r+0x8e>
 80093f2:	4629      	mov	r1, r5
 80093f4:	f7fe fc1c 	bl	8007c30 <_malloc_r>
 80093f8:	4606      	mov	r6, r0
 80093fa:	b360      	cbz	r0, 8009456 <__ssputs_r+0xa2>
 80093fc:	6921      	ldr	r1, [r4, #16]
 80093fe:	464a      	mov	r2, r9
 8009400:	f000 fa18 	bl	8009834 <memcpy>
 8009404:	89a3      	ldrh	r3, [r4, #12]
 8009406:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800940a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800940e:	81a3      	strh	r3, [r4, #12]
 8009410:	6126      	str	r6, [r4, #16]
 8009412:	6165      	str	r5, [r4, #20]
 8009414:	444e      	add	r6, r9
 8009416:	eba5 0509 	sub.w	r5, r5, r9
 800941a:	6026      	str	r6, [r4, #0]
 800941c:	60a5      	str	r5, [r4, #8]
 800941e:	463e      	mov	r6, r7
 8009420:	42be      	cmp	r6, r7
 8009422:	d900      	bls.n	8009426 <__ssputs_r+0x72>
 8009424:	463e      	mov	r6, r7
 8009426:	6820      	ldr	r0, [r4, #0]
 8009428:	4632      	mov	r2, r6
 800942a:	4641      	mov	r1, r8
 800942c:	f000 f9c6 	bl	80097bc <memmove>
 8009430:	68a3      	ldr	r3, [r4, #8]
 8009432:	1b9b      	subs	r3, r3, r6
 8009434:	60a3      	str	r3, [r4, #8]
 8009436:	6823      	ldr	r3, [r4, #0]
 8009438:	4433      	add	r3, r6
 800943a:	6023      	str	r3, [r4, #0]
 800943c:	2000      	movs	r0, #0
 800943e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009442:	462a      	mov	r2, r5
 8009444:	f000 fd89 	bl	8009f5a <_realloc_r>
 8009448:	4606      	mov	r6, r0
 800944a:	2800      	cmp	r0, #0
 800944c:	d1e0      	bne.n	8009410 <__ssputs_r+0x5c>
 800944e:	6921      	ldr	r1, [r4, #16]
 8009450:	4650      	mov	r0, sl
 8009452:	f7fe fb79 	bl	8007b48 <_free_r>
 8009456:	230c      	movs	r3, #12
 8009458:	f8ca 3000 	str.w	r3, [sl]
 800945c:	89a3      	ldrh	r3, [r4, #12]
 800945e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009462:	81a3      	strh	r3, [r4, #12]
 8009464:	f04f 30ff 	mov.w	r0, #4294967295
 8009468:	e7e9      	b.n	800943e <__ssputs_r+0x8a>
	...

0800946c <_svfiprintf_r>:
 800946c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009470:	4698      	mov	r8, r3
 8009472:	898b      	ldrh	r3, [r1, #12]
 8009474:	061b      	lsls	r3, r3, #24
 8009476:	b09d      	sub	sp, #116	@ 0x74
 8009478:	4607      	mov	r7, r0
 800947a:	460d      	mov	r5, r1
 800947c:	4614      	mov	r4, r2
 800947e:	d510      	bpl.n	80094a2 <_svfiprintf_r+0x36>
 8009480:	690b      	ldr	r3, [r1, #16]
 8009482:	b973      	cbnz	r3, 80094a2 <_svfiprintf_r+0x36>
 8009484:	2140      	movs	r1, #64	@ 0x40
 8009486:	f7fe fbd3 	bl	8007c30 <_malloc_r>
 800948a:	6028      	str	r0, [r5, #0]
 800948c:	6128      	str	r0, [r5, #16]
 800948e:	b930      	cbnz	r0, 800949e <_svfiprintf_r+0x32>
 8009490:	230c      	movs	r3, #12
 8009492:	603b      	str	r3, [r7, #0]
 8009494:	f04f 30ff 	mov.w	r0, #4294967295
 8009498:	b01d      	add	sp, #116	@ 0x74
 800949a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800949e:	2340      	movs	r3, #64	@ 0x40
 80094a0:	616b      	str	r3, [r5, #20]
 80094a2:	2300      	movs	r3, #0
 80094a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80094a6:	2320      	movs	r3, #32
 80094a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80094ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80094b0:	2330      	movs	r3, #48	@ 0x30
 80094b2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009650 <_svfiprintf_r+0x1e4>
 80094b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80094ba:	f04f 0901 	mov.w	r9, #1
 80094be:	4623      	mov	r3, r4
 80094c0:	469a      	mov	sl, r3
 80094c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094c6:	b10a      	cbz	r2, 80094cc <_svfiprintf_r+0x60>
 80094c8:	2a25      	cmp	r2, #37	@ 0x25
 80094ca:	d1f9      	bne.n	80094c0 <_svfiprintf_r+0x54>
 80094cc:	ebba 0b04 	subs.w	fp, sl, r4
 80094d0:	d00b      	beq.n	80094ea <_svfiprintf_r+0x7e>
 80094d2:	465b      	mov	r3, fp
 80094d4:	4622      	mov	r2, r4
 80094d6:	4629      	mov	r1, r5
 80094d8:	4638      	mov	r0, r7
 80094da:	f7ff ff6b 	bl	80093b4 <__ssputs_r>
 80094de:	3001      	adds	r0, #1
 80094e0:	f000 80a7 	beq.w	8009632 <_svfiprintf_r+0x1c6>
 80094e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094e6:	445a      	add	r2, fp
 80094e8:	9209      	str	r2, [sp, #36]	@ 0x24
 80094ea:	f89a 3000 	ldrb.w	r3, [sl]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	f000 809f 	beq.w	8009632 <_svfiprintf_r+0x1c6>
 80094f4:	2300      	movs	r3, #0
 80094f6:	f04f 32ff 	mov.w	r2, #4294967295
 80094fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094fe:	f10a 0a01 	add.w	sl, sl, #1
 8009502:	9304      	str	r3, [sp, #16]
 8009504:	9307      	str	r3, [sp, #28]
 8009506:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800950a:	931a      	str	r3, [sp, #104]	@ 0x68
 800950c:	4654      	mov	r4, sl
 800950e:	2205      	movs	r2, #5
 8009510:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009514:	484e      	ldr	r0, [pc, #312]	@ (8009650 <_svfiprintf_r+0x1e4>)
 8009516:	f7f6 fe5b 	bl	80001d0 <memchr>
 800951a:	9a04      	ldr	r2, [sp, #16]
 800951c:	b9d8      	cbnz	r0, 8009556 <_svfiprintf_r+0xea>
 800951e:	06d0      	lsls	r0, r2, #27
 8009520:	bf44      	itt	mi
 8009522:	2320      	movmi	r3, #32
 8009524:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009528:	0711      	lsls	r1, r2, #28
 800952a:	bf44      	itt	mi
 800952c:	232b      	movmi	r3, #43	@ 0x2b
 800952e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009532:	f89a 3000 	ldrb.w	r3, [sl]
 8009536:	2b2a      	cmp	r3, #42	@ 0x2a
 8009538:	d015      	beq.n	8009566 <_svfiprintf_r+0xfa>
 800953a:	9a07      	ldr	r2, [sp, #28]
 800953c:	4654      	mov	r4, sl
 800953e:	2000      	movs	r0, #0
 8009540:	f04f 0c0a 	mov.w	ip, #10
 8009544:	4621      	mov	r1, r4
 8009546:	f811 3b01 	ldrb.w	r3, [r1], #1
 800954a:	3b30      	subs	r3, #48	@ 0x30
 800954c:	2b09      	cmp	r3, #9
 800954e:	d94b      	bls.n	80095e8 <_svfiprintf_r+0x17c>
 8009550:	b1b0      	cbz	r0, 8009580 <_svfiprintf_r+0x114>
 8009552:	9207      	str	r2, [sp, #28]
 8009554:	e014      	b.n	8009580 <_svfiprintf_r+0x114>
 8009556:	eba0 0308 	sub.w	r3, r0, r8
 800955a:	fa09 f303 	lsl.w	r3, r9, r3
 800955e:	4313      	orrs	r3, r2
 8009560:	9304      	str	r3, [sp, #16]
 8009562:	46a2      	mov	sl, r4
 8009564:	e7d2      	b.n	800950c <_svfiprintf_r+0xa0>
 8009566:	9b03      	ldr	r3, [sp, #12]
 8009568:	1d19      	adds	r1, r3, #4
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	9103      	str	r1, [sp, #12]
 800956e:	2b00      	cmp	r3, #0
 8009570:	bfbb      	ittet	lt
 8009572:	425b      	neglt	r3, r3
 8009574:	f042 0202 	orrlt.w	r2, r2, #2
 8009578:	9307      	strge	r3, [sp, #28]
 800957a:	9307      	strlt	r3, [sp, #28]
 800957c:	bfb8      	it	lt
 800957e:	9204      	strlt	r2, [sp, #16]
 8009580:	7823      	ldrb	r3, [r4, #0]
 8009582:	2b2e      	cmp	r3, #46	@ 0x2e
 8009584:	d10a      	bne.n	800959c <_svfiprintf_r+0x130>
 8009586:	7863      	ldrb	r3, [r4, #1]
 8009588:	2b2a      	cmp	r3, #42	@ 0x2a
 800958a:	d132      	bne.n	80095f2 <_svfiprintf_r+0x186>
 800958c:	9b03      	ldr	r3, [sp, #12]
 800958e:	1d1a      	adds	r2, r3, #4
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	9203      	str	r2, [sp, #12]
 8009594:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009598:	3402      	adds	r4, #2
 800959a:	9305      	str	r3, [sp, #20]
 800959c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009660 <_svfiprintf_r+0x1f4>
 80095a0:	7821      	ldrb	r1, [r4, #0]
 80095a2:	2203      	movs	r2, #3
 80095a4:	4650      	mov	r0, sl
 80095a6:	f7f6 fe13 	bl	80001d0 <memchr>
 80095aa:	b138      	cbz	r0, 80095bc <_svfiprintf_r+0x150>
 80095ac:	9b04      	ldr	r3, [sp, #16]
 80095ae:	eba0 000a 	sub.w	r0, r0, sl
 80095b2:	2240      	movs	r2, #64	@ 0x40
 80095b4:	4082      	lsls	r2, r0
 80095b6:	4313      	orrs	r3, r2
 80095b8:	3401      	adds	r4, #1
 80095ba:	9304      	str	r3, [sp, #16]
 80095bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095c0:	4824      	ldr	r0, [pc, #144]	@ (8009654 <_svfiprintf_r+0x1e8>)
 80095c2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80095c6:	2206      	movs	r2, #6
 80095c8:	f7f6 fe02 	bl	80001d0 <memchr>
 80095cc:	2800      	cmp	r0, #0
 80095ce:	d036      	beq.n	800963e <_svfiprintf_r+0x1d2>
 80095d0:	4b21      	ldr	r3, [pc, #132]	@ (8009658 <_svfiprintf_r+0x1ec>)
 80095d2:	bb1b      	cbnz	r3, 800961c <_svfiprintf_r+0x1b0>
 80095d4:	9b03      	ldr	r3, [sp, #12]
 80095d6:	3307      	adds	r3, #7
 80095d8:	f023 0307 	bic.w	r3, r3, #7
 80095dc:	3308      	adds	r3, #8
 80095de:	9303      	str	r3, [sp, #12]
 80095e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095e2:	4433      	add	r3, r6
 80095e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80095e6:	e76a      	b.n	80094be <_svfiprintf_r+0x52>
 80095e8:	fb0c 3202 	mla	r2, ip, r2, r3
 80095ec:	460c      	mov	r4, r1
 80095ee:	2001      	movs	r0, #1
 80095f0:	e7a8      	b.n	8009544 <_svfiprintf_r+0xd8>
 80095f2:	2300      	movs	r3, #0
 80095f4:	3401      	adds	r4, #1
 80095f6:	9305      	str	r3, [sp, #20]
 80095f8:	4619      	mov	r1, r3
 80095fa:	f04f 0c0a 	mov.w	ip, #10
 80095fe:	4620      	mov	r0, r4
 8009600:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009604:	3a30      	subs	r2, #48	@ 0x30
 8009606:	2a09      	cmp	r2, #9
 8009608:	d903      	bls.n	8009612 <_svfiprintf_r+0x1a6>
 800960a:	2b00      	cmp	r3, #0
 800960c:	d0c6      	beq.n	800959c <_svfiprintf_r+0x130>
 800960e:	9105      	str	r1, [sp, #20]
 8009610:	e7c4      	b.n	800959c <_svfiprintf_r+0x130>
 8009612:	fb0c 2101 	mla	r1, ip, r1, r2
 8009616:	4604      	mov	r4, r0
 8009618:	2301      	movs	r3, #1
 800961a:	e7f0      	b.n	80095fe <_svfiprintf_r+0x192>
 800961c:	ab03      	add	r3, sp, #12
 800961e:	9300      	str	r3, [sp, #0]
 8009620:	462a      	mov	r2, r5
 8009622:	4b0e      	ldr	r3, [pc, #56]	@ (800965c <_svfiprintf_r+0x1f0>)
 8009624:	a904      	add	r1, sp, #16
 8009626:	4638      	mov	r0, r7
 8009628:	f7fc fcc8 	bl	8005fbc <_printf_float>
 800962c:	1c42      	adds	r2, r0, #1
 800962e:	4606      	mov	r6, r0
 8009630:	d1d6      	bne.n	80095e0 <_svfiprintf_r+0x174>
 8009632:	89ab      	ldrh	r3, [r5, #12]
 8009634:	065b      	lsls	r3, r3, #25
 8009636:	f53f af2d 	bmi.w	8009494 <_svfiprintf_r+0x28>
 800963a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800963c:	e72c      	b.n	8009498 <_svfiprintf_r+0x2c>
 800963e:	ab03      	add	r3, sp, #12
 8009640:	9300      	str	r3, [sp, #0]
 8009642:	462a      	mov	r2, r5
 8009644:	4b05      	ldr	r3, [pc, #20]	@ (800965c <_svfiprintf_r+0x1f0>)
 8009646:	a904      	add	r1, sp, #16
 8009648:	4638      	mov	r0, r7
 800964a:	f7fc ff4f 	bl	80064ec <_printf_i>
 800964e:	e7ed      	b.n	800962c <_svfiprintf_r+0x1c0>
 8009650:	0800ab79 	.word	0x0800ab79
 8009654:	0800ab83 	.word	0x0800ab83
 8009658:	08005fbd 	.word	0x08005fbd
 800965c:	080093b5 	.word	0x080093b5
 8009660:	0800ab7f 	.word	0x0800ab7f

08009664 <__sflush_r>:
 8009664:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800966c:	0716      	lsls	r6, r2, #28
 800966e:	4605      	mov	r5, r0
 8009670:	460c      	mov	r4, r1
 8009672:	d454      	bmi.n	800971e <__sflush_r+0xba>
 8009674:	684b      	ldr	r3, [r1, #4]
 8009676:	2b00      	cmp	r3, #0
 8009678:	dc02      	bgt.n	8009680 <__sflush_r+0x1c>
 800967a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800967c:	2b00      	cmp	r3, #0
 800967e:	dd48      	ble.n	8009712 <__sflush_r+0xae>
 8009680:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009682:	2e00      	cmp	r6, #0
 8009684:	d045      	beq.n	8009712 <__sflush_r+0xae>
 8009686:	2300      	movs	r3, #0
 8009688:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800968c:	682f      	ldr	r7, [r5, #0]
 800968e:	6a21      	ldr	r1, [r4, #32]
 8009690:	602b      	str	r3, [r5, #0]
 8009692:	d030      	beq.n	80096f6 <__sflush_r+0x92>
 8009694:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009696:	89a3      	ldrh	r3, [r4, #12]
 8009698:	0759      	lsls	r1, r3, #29
 800969a:	d505      	bpl.n	80096a8 <__sflush_r+0x44>
 800969c:	6863      	ldr	r3, [r4, #4]
 800969e:	1ad2      	subs	r2, r2, r3
 80096a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80096a2:	b10b      	cbz	r3, 80096a8 <__sflush_r+0x44>
 80096a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80096a6:	1ad2      	subs	r2, r2, r3
 80096a8:	2300      	movs	r3, #0
 80096aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80096ac:	6a21      	ldr	r1, [r4, #32]
 80096ae:	4628      	mov	r0, r5
 80096b0:	47b0      	blx	r6
 80096b2:	1c43      	adds	r3, r0, #1
 80096b4:	89a3      	ldrh	r3, [r4, #12]
 80096b6:	d106      	bne.n	80096c6 <__sflush_r+0x62>
 80096b8:	6829      	ldr	r1, [r5, #0]
 80096ba:	291d      	cmp	r1, #29
 80096bc:	d82b      	bhi.n	8009716 <__sflush_r+0xb2>
 80096be:	4a2a      	ldr	r2, [pc, #168]	@ (8009768 <__sflush_r+0x104>)
 80096c0:	410a      	asrs	r2, r1
 80096c2:	07d6      	lsls	r6, r2, #31
 80096c4:	d427      	bmi.n	8009716 <__sflush_r+0xb2>
 80096c6:	2200      	movs	r2, #0
 80096c8:	6062      	str	r2, [r4, #4]
 80096ca:	04d9      	lsls	r1, r3, #19
 80096cc:	6922      	ldr	r2, [r4, #16]
 80096ce:	6022      	str	r2, [r4, #0]
 80096d0:	d504      	bpl.n	80096dc <__sflush_r+0x78>
 80096d2:	1c42      	adds	r2, r0, #1
 80096d4:	d101      	bne.n	80096da <__sflush_r+0x76>
 80096d6:	682b      	ldr	r3, [r5, #0]
 80096d8:	b903      	cbnz	r3, 80096dc <__sflush_r+0x78>
 80096da:	6560      	str	r0, [r4, #84]	@ 0x54
 80096dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80096de:	602f      	str	r7, [r5, #0]
 80096e0:	b1b9      	cbz	r1, 8009712 <__sflush_r+0xae>
 80096e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80096e6:	4299      	cmp	r1, r3
 80096e8:	d002      	beq.n	80096f0 <__sflush_r+0x8c>
 80096ea:	4628      	mov	r0, r5
 80096ec:	f7fe fa2c 	bl	8007b48 <_free_r>
 80096f0:	2300      	movs	r3, #0
 80096f2:	6363      	str	r3, [r4, #52]	@ 0x34
 80096f4:	e00d      	b.n	8009712 <__sflush_r+0xae>
 80096f6:	2301      	movs	r3, #1
 80096f8:	4628      	mov	r0, r5
 80096fa:	47b0      	blx	r6
 80096fc:	4602      	mov	r2, r0
 80096fe:	1c50      	adds	r0, r2, #1
 8009700:	d1c9      	bne.n	8009696 <__sflush_r+0x32>
 8009702:	682b      	ldr	r3, [r5, #0]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d0c6      	beq.n	8009696 <__sflush_r+0x32>
 8009708:	2b1d      	cmp	r3, #29
 800970a:	d001      	beq.n	8009710 <__sflush_r+0xac>
 800970c:	2b16      	cmp	r3, #22
 800970e:	d11e      	bne.n	800974e <__sflush_r+0xea>
 8009710:	602f      	str	r7, [r5, #0]
 8009712:	2000      	movs	r0, #0
 8009714:	e022      	b.n	800975c <__sflush_r+0xf8>
 8009716:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800971a:	b21b      	sxth	r3, r3
 800971c:	e01b      	b.n	8009756 <__sflush_r+0xf2>
 800971e:	690f      	ldr	r7, [r1, #16]
 8009720:	2f00      	cmp	r7, #0
 8009722:	d0f6      	beq.n	8009712 <__sflush_r+0xae>
 8009724:	0793      	lsls	r3, r2, #30
 8009726:	680e      	ldr	r6, [r1, #0]
 8009728:	bf08      	it	eq
 800972a:	694b      	ldreq	r3, [r1, #20]
 800972c:	600f      	str	r7, [r1, #0]
 800972e:	bf18      	it	ne
 8009730:	2300      	movne	r3, #0
 8009732:	eba6 0807 	sub.w	r8, r6, r7
 8009736:	608b      	str	r3, [r1, #8]
 8009738:	f1b8 0f00 	cmp.w	r8, #0
 800973c:	dde9      	ble.n	8009712 <__sflush_r+0xae>
 800973e:	6a21      	ldr	r1, [r4, #32]
 8009740:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009742:	4643      	mov	r3, r8
 8009744:	463a      	mov	r2, r7
 8009746:	4628      	mov	r0, r5
 8009748:	47b0      	blx	r6
 800974a:	2800      	cmp	r0, #0
 800974c:	dc08      	bgt.n	8009760 <__sflush_r+0xfc>
 800974e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009752:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009756:	81a3      	strh	r3, [r4, #12]
 8009758:	f04f 30ff 	mov.w	r0, #4294967295
 800975c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009760:	4407      	add	r7, r0
 8009762:	eba8 0800 	sub.w	r8, r8, r0
 8009766:	e7e7      	b.n	8009738 <__sflush_r+0xd4>
 8009768:	dfbffffe 	.word	0xdfbffffe

0800976c <_fflush_r>:
 800976c:	b538      	push	{r3, r4, r5, lr}
 800976e:	690b      	ldr	r3, [r1, #16]
 8009770:	4605      	mov	r5, r0
 8009772:	460c      	mov	r4, r1
 8009774:	b913      	cbnz	r3, 800977c <_fflush_r+0x10>
 8009776:	2500      	movs	r5, #0
 8009778:	4628      	mov	r0, r5
 800977a:	bd38      	pop	{r3, r4, r5, pc}
 800977c:	b118      	cbz	r0, 8009786 <_fflush_r+0x1a>
 800977e:	6a03      	ldr	r3, [r0, #32]
 8009780:	b90b      	cbnz	r3, 8009786 <_fflush_r+0x1a>
 8009782:	f7fd fa73 	bl	8006c6c <__sinit>
 8009786:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d0f3      	beq.n	8009776 <_fflush_r+0xa>
 800978e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009790:	07d0      	lsls	r0, r2, #31
 8009792:	d404      	bmi.n	800979e <_fflush_r+0x32>
 8009794:	0599      	lsls	r1, r3, #22
 8009796:	d402      	bmi.n	800979e <_fflush_r+0x32>
 8009798:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800979a:	f7fd fb7e 	bl	8006e9a <__retarget_lock_acquire_recursive>
 800979e:	4628      	mov	r0, r5
 80097a0:	4621      	mov	r1, r4
 80097a2:	f7ff ff5f 	bl	8009664 <__sflush_r>
 80097a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80097a8:	07da      	lsls	r2, r3, #31
 80097aa:	4605      	mov	r5, r0
 80097ac:	d4e4      	bmi.n	8009778 <_fflush_r+0xc>
 80097ae:	89a3      	ldrh	r3, [r4, #12]
 80097b0:	059b      	lsls	r3, r3, #22
 80097b2:	d4e1      	bmi.n	8009778 <_fflush_r+0xc>
 80097b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80097b6:	f7fd fb71 	bl	8006e9c <__retarget_lock_release_recursive>
 80097ba:	e7dd      	b.n	8009778 <_fflush_r+0xc>

080097bc <memmove>:
 80097bc:	4288      	cmp	r0, r1
 80097be:	b510      	push	{r4, lr}
 80097c0:	eb01 0402 	add.w	r4, r1, r2
 80097c4:	d902      	bls.n	80097cc <memmove+0x10>
 80097c6:	4284      	cmp	r4, r0
 80097c8:	4623      	mov	r3, r4
 80097ca:	d807      	bhi.n	80097dc <memmove+0x20>
 80097cc:	1e43      	subs	r3, r0, #1
 80097ce:	42a1      	cmp	r1, r4
 80097d0:	d008      	beq.n	80097e4 <memmove+0x28>
 80097d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80097d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80097da:	e7f8      	b.n	80097ce <memmove+0x12>
 80097dc:	4402      	add	r2, r0
 80097de:	4601      	mov	r1, r0
 80097e0:	428a      	cmp	r2, r1
 80097e2:	d100      	bne.n	80097e6 <memmove+0x2a>
 80097e4:	bd10      	pop	{r4, pc}
 80097e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80097ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80097ee:	e7f7      	b.n	80097e0 <memmove+0x24>

080097f0 <strncmp>:
 80097f0:	b510      	push	{r4, lr}
 80097f2:	b16a      	cbz	r2, 8009810 <strncmp+0x20>
 80097f4:	3901      	subs	r1, #1
 80097f6:	1884      	adds	r4, r0, r2
 80097f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097fc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009800:	429a      	cmp	r2, r3
 8009802:	d103      	bne.n	800980c <strncmp+0x1c>
 8009804:	42a0      	cmp	r0, r4
 8009806:	d001      	beq.n	800980c <strncmp+0x1c>
 8009808:	2a00      	cmp	r2, #0
 800980a:	d1f5      	bne.n	80097f8 <strncmp+0x8>
 800980c:	1ad0      	subs	r0, r2, r3
 800980e:	bd10      	pop	{r4, pc}
 8009810:	4610      	mov	r0, r2
 8009812:	e7fc      	b.n	800980e <strncmp+0x1e>

08009814 <_sbrk_r>:
 8009814:	b538      	push	{r3, r4, r5, lr}
 8009816:	4d06      	ldr	r5, [pc, #24]	@ (8009830 <_sbrk_r+0x1c>)
 8009818:	2300      	movs	r3, #0
 800981a:	4604      	mov	r4, r0
 800981c:	4608      	mov	r0, r1
 800981e:	602b      	str	r3, [r5, #0]
 8009820:	f7f8 febc 	bl	800259c <_sbrk>
 8009824:	1c43      	adds	r3, r0, #1
 8009826:	d102      	bne.n	800982e <_sbrk_r+0x1a>
 8009828:	682b      	ldr	r3, [r5, #0]
 800982a:	b103      	cbz	r3, 800982e <_sbrk_r+0x1a>
 800982c:	6023      	str	r3, [r4, #0]
 800982e:	bd38      	pop	{r3, r4, r5, pc}
 8009830:	20000544 	.word	0x20000544

08009834 <memcpy>:
 8009834:	440a      	add	r2, r1
 8009836:	4291      	cmp	r1, r2
 8009838:	f100 33ff 	add.w	r3, r0, #4294967295
 800983c:	d100      	bne.n	8009840 <memcpy+0xc>
 800983e:	4770      	bx	lr
 8009840:	b510      	push	{r4, lr}
 8009842:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009846:	f803 4f01 	strb.w	r4, [r3, #1]!
 800984a:	4291      	cmp	r1, r2
 800984c:	d1f9      	bne.n	8009842 <memcpy+0xe>
 800984e:	bd10      	pop	{r4, pc}

08009850 <nan>:
 8009850:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009858 <nan+0x8>
 8009854:	4770      	bx	lr
 8009856:	bf00      	nop
 8009858:	00000000 	.word	0x00000000
 800985c:	7ff80000 	.word	0x7ff80000

08009860 <__assert_func>:
 8009860:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009862:	4614      	mov	r4, r2
 8009864:	461a      	mov	r2, r3
 8009866:	4b09      	ldr	r3, [pc, #36]	@ (800988c <__assert_func+0x2c>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	4605      	mov	r5, r0
 800986c:	68d8      	ldr	r0, [r3, #12]
 800986e:	b954      	cbnz	r4, 8009886 <__assert_func+0x26>
 8009870:	4b07      	ldr	r3, [pc, #28]	@ (8009890 <__assert_func+0x30>)
 8009872:	461c      	mov	r4, r3
 8009874:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009878:	9100      	str	r1, [sp, #0]
 800987a:	462b      	mov	r3, r5
 800987c:	4905      	ldr	r1, [pc, #20]	@ (8009894 <__assert_func+0x34>)
 800987e:	f000 fba7 	bl	8009fd0 <fiprintf>
 8009882:	f000 fbb7 	bl	8009ff4 <abort>
 8009886:	4b04      	ldr	r3, [pc, #16]	@ (8009898 <__assert_func+0x38>)
 8009888:	e7f4      	b.n	8009874 <__assert_func+0x14>
 800988a:	bf00      	nop
 800988c:	2000001c 	.word	0x2000001c
 8009890:	0800abcd 	.word	0x0800abcd
 8009894:	0800ab9f 	.word	0x0800ab9f
 8009898:	0800ab92 	.word	0x0800ab92

0800989c <_calloc_r>:
 800989c:	b570      	push	{r4, r5, r6, lr}
 800989e:	fba1 5402 	umull	r5, r4, r1, r2
 80098a2:	b93c      	cbnz	r4, 80098b4 <_calloc_r+0x18>
 80098a4:	4629      	mov	r1, r5
 80098a6:	f7fe f9c3 	bl	8007c30 <_malloc_r>
 80098aa:	4606      	mov	r6, r0
 80098ac:	b928      	cbnz	r0, 80098ba <_calloc_r+0x1e>
 80098ae:	2600      	movs	r6, #0
 80098b0:	4630      	mov	r0, r6
 80098b2:	bd70      	pop	{r4, r5, r6, pc}
 80098b4:	220c      	movs	r2, #12
 80098b6:	6002      	str	r2, [r0, #0]
 80098b8:	e7f9      	b.n	80098ae <_calloc_r+0x12>
 80098ba:	462a      	mov	r2, r5
 80098bc:	4621      	mov	r1, r4
 80098be:	f7fd fa6e 	bl	8006d9e <memset>
 80098c2:	e7f5      	b.n	80098b0 <_calloc_r+0x14>

080098c4 <rshift>:
 80098c4:	6903      	ldr	r3, [r0, #16]
 80098c6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80098ca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80098ce:	ea4f 1261 	mov.w	r2, r1, asr #5
 80098d2:	f100 0414 	add.w	r4, r0, #20
 80098d6:	dd45      	ble.n	8009964 <rshift+0xa0>
 80098d8:	f011 011f 	ands.w	r1, r1, #31
 80098dc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80098e0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80098e4:	d10c      	bne.n	8009900 <rshift+0x3c>
 80098e6:	f100 0710 	add.w	r7, r0, #16
 80098ea:	4629      	mov	r1, r5
 80098ec:	42b1      	cmp	r1, r6
 80098ee:	d334      	bcc.n	800995a <rshift+0x96>
 80098f0:	1a9b      	subs	r3, r3, r2
 80098f2:	009b      	lsls	r3, r3, #2
 80098f4:	1eea      	subs	r2, r5, #3
 80098f6:	4296      	cmp	r6, r2
 80098f8:	bf38      	it	cc
 80098fa:	2300      	movcc	r3, #0
 80098fc:	4423      	add	r3, r4
 80098fe:	e015      	b.n	800992c <rshift+0x68>
 8009900:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009904:	f1c1 0820 	rsb	r8, r1, #32
 8009908:	40cf      	lsrs	r7, r1
 800990a:	f105 0e04 	add.w	lr, r5, #4
 800990e:	46a1      	mov	r9, r4
 8009910:	4576      	cmp	r6, lr
 8009912:	46f4      	mov	ip, lr
 8009914:	d815      	bhi.n	8009942 <rshift+0x7e>
 8009916:	1a9a      	subs	r2, r3, r2
 8009918:	0092      	lsls	r2, r2, #2
 800991a:	3a04      	subs	r2, #4
 800991c:	3501      	adds	r5, #1
 800991e:	42ae      	cmp	r6, r5
 8009920:	bf38      	it	cc
 8009922:	2200      	movcc	r2, #0
 8009924:	18a3      	adds	r3, r4, r2
 8009926:	50a7      	str	r7, [r4, r2]
 8009928:	b107      	cbz	r7, 800992c <rshift+0x68>
 800992a:	3304      	adds	r3, #4
 800992c:	1b1a      	subs	r2, r3, r4
 800992e:	42a3      	cmp	r3, r4
 8009930:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009934:	bf08      	it	eq
 8009936:	2300      	moveq	r3, #0
 8009938:	6102      	str	r2, [r0, #16]
 800993a:	bf08      	it	eq
 800993c:	6143      	streq	r3, [r0, #20]
 800993e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009942:	f8dc c000 	ldr.w	ip, [ip]
 8009946:	fa0c fc08 	lsl.w	ip, ip, r8
 800994a:	ea4c 0707 	orr.w	r7, ip, r7
 800994e:	f849 7b04 	str.w	r7, [r9], #4
 8009952:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009956:	40cf      	lsrs	r7, r1
 8009958:	e7da      	b.n	8009910 <rshift+0x4c>
 800995a:	f851 cb04 	ldr.w	ip, [r1], #4
 800995e:	f847 cf04 	str.w	ip, [r7, #4]!
 8009962:	e7c3      	b.n	80098ec <rshift+0x28>
 8009964:	4623      	mov	r3, r4
 8009966:	e7e1      	b.n	800992c <rshift+0x68>

08009968 <__hexdig_fun>:
 8009968:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800996c:	2b09      	cmp	r3, #9
 800996e:	d802      	bhi.n	8009976 <__hexdig_fun+0xe>
 8009970:	3820      	subs	r0, #32
 8009972:	b2c0      	uxtb	r0, r0
 8009974:	4770      	bx	lr
 8009976:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800997a:	2b05      	cmp	r3, #5
 800997c:	d801      	bhi.n	8009982 <__hexdig_fun+0x1a>
 800997e:	3847      	subs	r0, #71	@ 0x47
 8009980:	e7f7      	b.n	8009972 <__hexdig_fun+0xa>
 8009982:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009986:	2b05      	cmp	r3, #5
 8009988:	d801      	bhi.n	800998e <__hexdig_fun+0x26>
 800998a:	3827      	subs	r0, #39	@ 0x27
 800998c:	e7f1      	b.n	8009972 <__hexdig_fun+0xa>
 800998e:	2000      	movs	r0, #0
 8009990:	4770      	bx	lr
	...

08009994 <__gethex>:
 8009994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009998:	b085      	sub	sp, #20
 800999a:	468a      	mov	sl, r1
 800999c:	9302      	str	r3, [sp, #8]
 800999e:	680b      	ldr	r3, [r1, #0]
 80099a0:	9001      	str	r0, [sp, #4]
 80099a2:	4690      	mov	r8, r2
 80099a4:	1c9c      	adds	r4, r3, #2
 80099a6:	46a1      	mov	r9, r4
 80099a8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80099ac:	2830      	cmp	r0, #48	@ 0x30
 80099ae:	d0fa      	beq.n	80099a6 <__gethex+0x12>
 80099b0:	eba9 0303 	sub.w	r3, r9, r3
 80099b4:	f1a3 0b02 	sub.w	fp, r3, #2
 80099b8:	f7ff ffd6 	bl	8009968 <__hexdig_fun>
 80099bc:	4605      	mov	r5, r0
 80099be:	2800      	cmp	r0, #0
 80099c0:	d168      	bne.n	8009a94 <__gethex+0x100>
 80099c2:	49a0      	ldr	r1, [pc, #640]	@ (8009c44 <__gethex+0x2b0>)
 80099c4:	2201      	movs	r2, #1
 80099c6:	4648      	mov	r0, r9
 80099c8:	f7ff ff12 	bl	80097f0 <strncmp>
 80099cc:	4607      	mov	r7, r0
 80099ce:	2800      	cmp	r0, #0
 80099d0:	d167      	bne.n	8009aa2 <__gethex+0x10e>
 80099d2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80099d6:	4626      	mov	r6, r4
 80099d8:	f7ff ffc6 	bl	8009968 <__hexdig_fun>
 80099dc:	2800      	cmp	r0, #0
 80099de:	d062      	beq.n	8009aa6 <__gethex+0x112>
 80099e0:	4623      	mov	r3, r4
 80099e2:	7818      	ldrb	r0, [r3, #0]
 80099e4:	2830      	cmp	r0, #48	@ 0x30
 80099e6:	4699      	mov	r9, r3
 80099e8:	f103 0301 	add.w	r3, r3, #1
 80099ec:	d0f9      	beq.n	80099e2 <__gethex+0x4e>
 80099ee:	f7ff ffbb 	bl	8009968 <__hexdig_fun>
 80099f2:	fab0 f580 	clz	r5, r0
 80099f6:	096d      	lsrs	r5, r5, #5
 80099f8:	f04f 0b01 	mov.w	fp, #1
 80099fc:	464a      	mov	r2, r9
 80099fe:	4616      	mov	r6, r2
 8009a00:	3201      	adds	r2, #1
 8009a02:	7830      	ldrb	r0, [r6, #0]
 8009a04:	f7ff ffb0 	bl	8009968 <__hexdig_fun>
 8009a08:	2800      	cmp	r0, #0
 8009a0a:	d1f8      	bne.n	80099fe <__gethex+0x6a>
 8009a0c:	498d      	ldr	r1, [pc, #564]	@ (8009c44 <__gethex+0x2b0>)
 8009a0e:	2201      	movs	r2, #1
 8009a10:	4630      	mov	r0, r6
 8009a12:	f7ff feed 	bl	80097f0 <strncmp>
 8009a16:	2800      	cmp	r0, #0
 8009a18:	d13f      	bne.n	8009a9a <__gethex+0x106>
 8009a1a:	b944      	cbnz	r4, 8009a2e <__gethex+0x9a>
 8009a1c:	1c74      	adds	r4, r6, #1
 8009a1e:	4622      	mov	r2, r4
 8009a20:	4616      	mov	r6, r2
 8009a22:	3201      	adds	r2, #1
 8009a24:	7830      	ldrb	r0, [r6, #0]
 8009a26:	f7ff ff9f 	bl	8009968 <__hexdig_fun>
 8009a2a:	2800      	cmp	r0, #0
 8009a2c:	d1f8      	bne.n	8009a20 <__gethex+0x8c>
 8009a2e:	1ba4      	subs	r4, r4, r6
 8009a30:	00a7      	lsls	r7, r4, #2
 8009a32:	7833      	ldrb	r3, [r6, #0]
 8009a34:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009a38:	2b50      	cmp	r3, #80	@ 0x50
 8009a3a:	d13e      	bne.n	8009aba <__gethex+0x126>
 8009a3c:	7873      	ldrb	r3, [r6, #1]
 8009a3e:	2b2b      	cmp	r3, #43	@ 0x2b
 8009a40:	d033      	beq.n	8009aaa <__gethex+0x116>
 8009a42:	2b2d      	cmp	r3, #45	@ 0x2d
 8009a44:	d034      	beq.n	8009ab0 <__gethex+0x11c>
 8009a46:	1c71      	adds	r1, r6, #1
 8009a48:	2400      	movs	r4, #0
 8009a4a:	7808      	ldrb	r0, [r1, #0]
 8009a4c:	f7ff ff8c 	bl	8009968 <__hexdig_fun>
 8009a50:	1e43      	subs	r3, r0, #1
 8009a52:	b2db      	uxtb	r3, r3
 8009a54:	2b18      	cmp	r3, #24
 8009a56:	d830      	bhi.n	8009aba <__gethex+0x126>
 8009a58:	f1a0 0210 	sub.w	r2, r0, #16
 8009a5c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009a60:	f7ff ff82 	bl	8009968 <__hexdig_fun>
 8009a64:	f100 3cff 	add.w	ip, r0, #4294967295
 8009a68:	fa5f fc8c 	uxtb.w	ip, ip
 8009a6c:	f1bc 0f18 	cmp.w	ip, #24
 8009a70:	f04f 030a 	mov.w	r3, #10
 8009a74:	d91e      	bls.n	8009ab4 <__gethex+0x120>
 8009a76:	b104      	cbz	r4, 8009a7a <__gethex+0xe6>
 8009a78:	4252      	negs	r2, r2
 8009a7a:	4417      	add	r7, r2
 8009a7c:	f8ca 1000 	str.w	r1, [sl]
 8009a80:	b1ed      	cbz	r5, 8009abe <__gethex+0x12a>
 8009a82:	f1bb 0f00 	cmp.w	fp, #0
 8009a86:	bf0c      	ite	eq
 8009a88:	2506      	moveq	r5, #6
 8009a8a:	2500      	movne	r5, #0
 8009a8c:	4628      	mov	r0, r5
 8009a8e:	b005      	add	sp, #20
 8009a90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a94:	2500      	movs	r5, #0
 8009a96:	462c      	mov	r4, r5
 8009a98:	e7b0      	b.n	80099fc <__gethex+0x68>
 8009a9a:	2c00      	cmp	r4, #0
 8009a9c:	d1c7      	bne.n	8009a2e <__gethex+0x9a>
 8009a9e:	4627      	mov	r7, r4
 8009aa0:	e7c7      	b.n	8009a32 <__gethex+0x9e>
 8009aa2:	464e      	mov	r6, r9
 8009aa4:	462f      	mov	r7, r5
 8009aa6:	2501      	movs	r5, #1
 8009aa8:	e7c3      	b.n	8009a32 <__gethex+0x9e>
 8009aaa:	2400      	movs	r4, #0
 8009aac:	1cb1      	adds	r1, r6, #2
 8009aae:	e7cc      	b.n	8009a4a <__gethex+0xb6>
 8009ab0:	2401      	movs	r4, #1
 8009ab2:	e7fb      	b.n	8009aac <__gethex+0x118>
 8009ab4:	fb03 0002 	mla	r0, r3, r2, r0
 8009ab8:	e7ce      	b.n	8009a58 <__gethex+0xc4>
 8009aba:	4631      	mov	r1, r6
 8009abc:	e7de      	b.n	8009a7c <__gethex+0xe8>
 8009abe:	eba6 0309 	sub.w	r3, r6, r9
 8009ac2:	3b01      	subs	r3, #1
 8009ac4:	4629      	mov	r1, r5
 8009ac6:	2b07      	cmp	r3, #7
 8009ac8:	dc0a      	bgt.n	8009ae0 <__gethex+0x14c>
 8009aca:	9801      	ldr	r0, [sp, #4]
 8009acc:	f7fe f93c 	bl	8007d48 <_Balloc>
 8009ad0:	4604      	mov	r4, r0
 8009ad2:	b940      	cbnz	r0, 8009ae6 <__gethex+0x152>
 8009ad4:	4b5c      	ldr	r3, [pc, #368]	@ (8009c48 <__gethex+0x2b4>)
 8009ad6:	4602      	mov	r2, r0
 8009ad8:	21e4      	movs	r1, #228	@ 0xe4
 8009ada:	485c      	ldr	r0, [pc, #368]	@ (8009c4c <__gethex+0x2b8>)
 8009adc:	f7ff fec0 	bl	8009860 <__assert_func>
 8009ae0:	3101      	adds	r1, #1
 8009ae2:	105b      	asrs	r3, r3, #1
 8009ae4:	e7ef      	b.n	8009ac6 <__gethex+0x132>
 8009ae6:	f100 0a14 	add.w	sl, r0, #20
 8009aea:	2300      	movs	r3, #0
 8009aec:	4655      	mov	r5, sl
 8009aee:	469b      	mov	fp, r3
 8009af0:	45b1      	cmp	r9, r6
 8009af2:	d337      	bcc.n	8009b64 <__gethex+0x1d0>
 8009af4:	f845 bb04 	str.w	fp, [r5], #4
 8009af8:	eba5 050a 	sub.w	r5, r5, sl
 8009afc:	10ad      	asrs	r5, r5, #2
 8009afe:	6125      	str	r5, [r4, #16]
 8009b00:	4658      	mov	r0, fp
 8009b02:	f7fe fa13 	bl	8007f2c <__hi0bits>
 8009b06:	016d      	lsls	r5, r5, #5
 8009b08:	f8d8 6000 	ldr.w	r6, [r8]
 8009b0c:	1a2d      	subs	r5, r5, r0
 8009b0e:	42b5      	cmp	r5, r6
 8009b10:	dd54      	ble.n	8009bbc <__gethex+0x228>
 8009b12:	1bad      	subs	r5, r5, r6
 8009b14:	4629      	mov	r1, r5
 8009b16:	4620      	mov	r0, r4
 8009b18:	f7fe fda7 	bl	800866a <__any_on>
 8009b1c:	4681      	mov	r9, r0
 8009b1e:	b178      	cbz	r0, 8009b40 <__gethex+0x1ac>
 8009b20:	1e6b      	subs	r3, r5, #1
 8009b22:	1159      	asrs	r1, r3, #5
 8009b24:	f003 021f 	and.w	r2, r3, #31
 8009b28:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009b2c:	f04f 0901 	mov.w	r9, #1
 8009b30:	fa09 f202 	lsl.w	r2, r9, r2
 8009b34:	420a      	tst	r2, r1
 8009b36:	d003      	beq.n	8009b40 <__gethex+0x1ac>
 8009b38:	454b      	cmp	r3, r9
 8009b3a:	dc36      	bgt.n	8009baa <__gethex+0x216>
 8009b3c:	f04f 0902 	mov.w	r9, #2
 8009b40:	4629      	mov	r1, r5
 8009b42:	4620      	mov	r0, r4
 8009b44:	f7ff febe 	bl	80098c4 <rshift>
 8009b48:	442f      	add	r7, r5
 8009b4a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009b4e:	42bb      	cmp	r3, r7
 8009b50:	da42      	bge.n	8009bd8 <__gethex+0x244>
 8009b52:	9801      	ldr	r0, [sp, #4]
 8009b54:	4621      	mov	r1, r4
 8009b56:	f7fe f937 	bl	8007dc8 <_Bfree>
 8009b5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	6013      	str	r3, [r2, #0]
 8009b60:	25a3      	movs	r5, #163	@ 0xa3
 8009b62:	e793      	b.n	8009a8c <__gethex+0xf8>
 8009b64:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009b68:	2a2e      	cmp	r2, #46	@ 0x2e
 8009b6a:	d012      	beq.n	8009b92 <__gethex+0x1fe>
 8009b6c:	2b20      	cmp	r3, #32
 8009b6e:	d104      	bne.n	8009b7a <__gethex+0x1e6>
 8009b70:	f845 bb04 	str.w	fp, [r5], #4
 8009b74:	f04f 0b00 	mov.w	fp, #0
 8009b78:	465b      	mov	r3, fp
 8009b7a:	7830      	ldrb	r0, [r6, #0]
 8009b7c:	9303      	str	r3, [sp, #12]
 8009b7e:	f7ff fef3 	bl	8009968 <__hexdig_fun>
 8009b82:	9b03      	ldr	r3, [sp, #12]
 8009b84:	f000 000f 	and.w	r0, r0, #15
 8009b88:	4098      	lsls	r0, r3
 8009b8a:	ea4b 0b00 	orr.w	fp, fp, r0
 8009b8e:	3304      	adds	r3, #4
 8009b90:	e7ae      	b.n	8009af0 <__gethex+0x15c>
 8009b92:	45b1      	cmp	r9, r6
 8009b94:	d8ea      	bhi.n	8009b6c <__gethex+0x1d8>
 8009b96:	492b      	ldr	r1, [pc, #172]	@ (8009c44 <__gethex+0x2b0>)
 8009b98:	9303      	str	r3, [sp, #12]
 8009b9a:	2201      	movs	r2, #1
 8009b9c:	4630      	mov	r0, r6
 8009b9e:	f7ff fe27 	bl	80097f0 <strncmp>
 8009ba2:	9b03      	ldr	r3, [sp, #12]
 8009ba4:	2800      	cmp	r0, #0
 8009ba6:	d1e1      	bne.n	8009b6c <__gethex+0x1d8>
 8009ba8:	e7a2      	b.n	8009af0 <__gethex+0x15c>
 8009baa:	1ea9      	subs	r1, r5, #2
 8009bac:	4620      	mov	r0, r4
 8009bae:	f7fe fd5c 	bl	800866a <__any_on>
 8009bb2:	2800      	cmp	r0, #0
 8009bb4:	d0c2      	beq.n	8009b3c <__gethex+0x1a8>
 8009bb6:	f04f 0903 	mov.w	r9, #3
 8009bba:	e7c1      	b.n	8009b40 <__gethex+0x1ac>
 8009bbc:	da09      	bge.n	8009bd2 <__gethex+0x23e>
 8009bbe:	1b75      	subs	r5, r6, r5
 8009bc0:	4621      	mov	r1, r4
 8009bc2:	9801      	ldr	r0, [sp, #4]
 8009bc4:	462a      	mov	r2, r5
 8009bc6:	f7fe fb17 	bl	80081f8 <__lshift>
 8009bca:	1b7f      	subs	r7, r7, r5
 8009bcc:	4604      	mov	r4, r0
 8009bce:	f100 0a14 	add.w	sl, r0, #20
 8009bd2:	f04f 0900 	mov.w	r9, #0
 8009bd6:	e7b8      	b.n	8009b4a <__gethex+0x1b6>
 8009bd8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009bdc:	42bd      	cmp	r5, r7
 8009bde:	dd6f      	ble.n	8009cc0 <__gethex+0x32c>
 8009be0:	1bed      	subs	r5, r5, r7
 8009be2:	42ae      	cmp	r6, r5
 8009be4:	dc34      	bgt.n	8009c50 <__gethex+0x2bc>
 8009be6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009bea:	2b02      	cmp	r3, #2
 8009bec:	d022      	beq.n	8009c34 <__gethex+0x2a0>
 8009bee:	2b03      	cmp	r3, #3
 8009bf0:	d024      	beq.n	8009c3c <__gethex+0x2a8>
 8009bf2:	2b01      	cmp	r3, #1
 8009bf4:	d115      	bne.n	8009c22 <__gethex+0x28e>
 8009bf6:	42ae      	cmp	r6, r5
 8009bf8:	d113      	bne.n	8009c22 <__gethex+0x28e>
 8009bfa:	2e01      	cmp	r6, #1
 8009bfc:	d10b      	bne.n	8009c16 <__gethex+0x282>
 8009bfe:	9a02      	ldr	r2, [sp, #8]
 8009c00:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009c04:	6013      	str	r3, [r2, #0]
 8009c06:	2301      	movs	r3, #1
 8009c08:	6123      	str	r3, [r4, #16]
 8009c0a:	f8ca 3000 	str.w	r3, [sl]
 8009c0e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c10:	2562      	movs	r5, #98	@ 0x62
 8009c12:	601c      	str	r4, [r3, #0]
 8009c14:	e73a      	b.n	8009a8c <__gethex+0xf8>
 8009c16:	1e71      	subs	r1, r6, #1
 8009c18:	4620      	mov	r0, r4
 8009c1a:	f7fe fd26 	bl	800866a <__any_on>
 8009c1e:	2800      	cmp	r0, #0
 8009c20:	d1ed      	bne.n	8009bfe <__gethex+0x26a>
 8009c22:	9801      	ldr	r0, [sp, #4]
 8009c24:	4621      	mov	r1, r4
 8009c26:	f7fe f8cf 	bl	8007dc8 <_Bfree>
 8009c2a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	6013      	str	r3, [r2, #0]
 8009c30:	2550      	movs	r5, #80	@ 0x50
 8009c32:	e72b      	b.n	8009a8c <__gethex+0xf8>
 8009c34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d1f3      	bne.n	8009c22 <__gethex+0x28e>
 8009c3a:	e7e0      	b.n	8009bfe <__gethex+0x26a>
 8009c3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d1dd      	bne.n	8009bfe <__gethex+0x26a>
 8009c42:	e7ee      	b.n	8009c22 <__gethex+0x28e>
 8009c44:	0800aa20 	.word	0x0800aa20
 8009c48:	0800a8b5 	.word	0x0800a8b5
 8009c4c:	0800abce 	.word	0x0800abce
 8009c50:	1e6f      	subs	r7, r5, #1
 8009c52:	f1b9 0f00 	cmp.w	r9, #0
 8009c56:	d130      	bne.n	8009cba <__gethex+0x326>
 8009c58:	b127      	cbz	r7, 8009c64 <__gethex+0x2d0>
 8009c5a:	4639      	mov	r1, r7
 8009c5c:	4620      	mov	r0, r4
 8009c5e:	f7fe fd04 	bl	800866a <__any_on>
 8009c62:	4681      	mov	r9, r0
 8009c64:	117a      	asrs	r2, r7, #5
 8009c66:	2301      	movs	r3, #1
 8009c68:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009c6c:	f007 071f 	and.w	r7, r7, #31
 8009c70:	40bb      	lsls	r3, r7
 8009c72:	4213      	tst	r3, r2
 8009c74:	4629      	mov	r1, r5
 8009c76:	4620      	mov	r0, r4
 8009c78:	bf18      	it	ne
 8009c7a:	f049 0902 	orrne.w	r9, r9, #2
 8009c7e:	f7ff fe21 	bl	80098c4 <rshift>
 8009c82:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009c86:	1b76      	subs	r6, r6, r5
 8009c88:	2502      	movs	r5, #2
 8009c8a:	f1b9 0f00 	cmp.w	r9, #0
 8009c8e:	d047      	beq.n	8009d20 <__gethex+0x38c>
 8009c90:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009c94:	2b02      	cmp	r3, #2
 8009c96:	d015      	beq.n	8009cc4 <__gethex+0x330>
 8009c98:	2b03      	cmp	r3, #3
 8009c9a:	d017      	beq.n	8009ccc <__gethex+0x338>
 8009c9c:	2b01      	cmp	r3, #1
 8009c9e:	d109      	bne.n	8009cb4 <__gethex+0x320>
 8009ca0:	f019 0f02 	tst.w	r9, #2
 8009ca4:	d006      	beq.n	8009cb4 <__gethex+0x320>
 8009ca6:	f8da 3000 	ldr.w	r3, [sl]
 8009caa:	ea49 0903 	orr.w	r9, r9, r3
 8009cae:	f019 0f01 	tst.w	r9, #1
 8009cb2:	d10e      	bne.n	8009cd2 <__gethex+0x33e>
 8009cb4:	f045 0510 	orr.w	r5, r5, #16
 8009cb8:	e032      	b.n	8009d20 <__gethex+0x38c>
 8009cba:	f04f 0901 	mov.w	r9, #1
 8009cbe:	e7d1      	b.n	8009c64 <__gethex+0x2d0>
 8009cc0:	2501      	movs	r5, #1
 8009cc2:	e7e2      	b.n	8009c8a <__gethex+0x2f6>
 8009cc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cc6:	f1c3 0301 	rsb	r3, r3, #1
 8009cca:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009ccc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d0f0      	beq.n	8009cb4 <__gethex+0x320>
 8009cd2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009cd6:	f104 0314 	add.w	r3, r4, #20
 8009cda:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009cde:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009ce2:	f04f 0c00 	mov.w	ip, #0
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cec:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009cf0:	d01b      	beq.n	8009d2a <__gethex+0x396>
 8009cf2:	3201      	adds	r2, #1
 8009cf4:	6002      	str	r2, [r0, #0]
 8009cf6:	2d02      	cmp	r5, #2
 8009cf8:	f104 0314 	add.w	r3, r4, #20
 8009cfc:	d13c      	bne.n	8009d78 <__gethex+0x3e4>
 8009cfe:	f8d8 2000 	ldr.w	r2, [r8]
 8009d02:	3a01      	subs	r2, #1
 8009d04:	42b2      	cmp	r2, r6
 8009d06:	d109      	bne.n	8009d1c <__gethex+0x388>
 8009d08:	1171      	asrs	r1, r6, #5
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009d10:	f006 061f 	and.w	r6, r6, #31
 8009d14:	fa02 f606 	lsl.w	r6, r2, r6
 8009d18:	421e      	tst	r6, r3
 8009d1a:	d13a      	bne.n	8009d92 <__gethex+0x3fe>
 8009d1c:	f045 0520 	orr.w	r5, r5, #32
 8009d20:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d22:	601c      	str	r4, [r3, #0]
 8009d24:	9b02      	ldr	r3, [sp, #8]
 8009d26:	601f      	str	r7, [r3, #0]
 8009d28:	e6b0      	b.n	8009a8c <__gethex+0xf8>
 8009d2a:	4299      	cmp	r1, r3
 8009d2c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009d30:	d8d9      	bhi.n	8009ce6 <__gethex+0x352>
 8009d32:	68a3      	ldr	r3, [r4, #8]
 8009d34:	459b      	cmp	fp, r3
 8009d36:	db17      	blt.n	8009d68 <__gethex+0x3d4>
 8009d38:	6861      	ldr	r1, [r4, #4]
 8009d3a:	9801      	ldr	r0, [sp, #4]
 8009d3c:	3101      	adds	r1, #1
 8009d3e:	f7fe f803 	bl	8007d48 <_Balloc>
 8009d42:	4681      	mov	r9, r0
 8009d44:	b918      	cbnz	r0, 8009d4e <__gethex+0x3ba>
 8009d46:	4b1a      	ldr	r3, [pc, #104]	@ (8009db0 <__gethex+0x41c>)
 8009d48:	4602      	mov	r2, r0
 8009d4a:	2184      	movs	r1, #132	@ 0x84
 8009d4c:	e6c5      	b.n	8009ada <__gethex+0x146>
 8009d4e:	6922      	ldr	r2, [r4, #16]
 8009d50:	3202      	adds	r2, #2
 8009d52:	f104 010c 	add.w	r1, r4, #12
 8009d56:	0092      	lsls	r2, r2, #2
 8009d58:	300c      	adds	r0, #12
 8009d5a:	f7ff fd6b 	bl	8009834 <memcpy>
 8009d5e:	4621      	mov	r1, r4
 8009d60:	9801      	ldr	r0, [sp, #4]
 8009d62:	f7fe f831 	bl	8007dc8 <_Bfree>
 8009d66:	464c      	mov	r4, r9
 8009d68:	6923      	ldr	r3, [r4, #16]
 8009d6a:	1c5a      	adds	r2, r3, #1
 8009d6c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009d70:	6122      	str	r2, [r4, #16]
 8009d72:	2201      	movs	r2, #1
 8009d74:	615a      	str	r2, [r3, #20]
 8009d76:	e7be      	b.n	8009cf6 <__gethex+0x362>
 8009d78:	6922      	ldr	r2, [r4, #16]
 8009d7a:	455a      	cmp	r2, fp
 8009d7c:	dd0b      	ble.n	8009d96 <__gethex+0x402>
 8009d7e:	2101      	movs	r1, #1
 8009d80:	4620      	mov	r0, r4
 8009d82:	f7ff fd9f 	bl	80098c4 <rshift>
 8009d86:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009d8a:	3701      	adds	r7, #1
 8009d8c:	42bb      	cmp	r3, r7
 8009d8e:	f6ff aee0 	blt.w	8009b52 <__gethex+0x1be>
 8009d92:	2501      	movs	r5, #1
 8009d94:	e7c2      	b.n	8009d1c <__gethex+0x388>
 8009d96:	f016 061f 	ands.w	r6, r6, #31
 8009d9a:	d0fa      	beq.n	8009d92 <__gethex+0x3fe>
 8009d9c:	4453      	add	r3, sl
 8009d9e:	f1c6 0620 	rsb	r6, r6, #32
 8009da2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009da6:	f7fe f8c1 	bl	8007f2c <__hi0bits>
 8009daa:	42b0      	cmp	r0, r6
 8009dac:	dbe7      	blt.n	8009d7e <__gethex+0x3ea>
 8009dae:	e7f0      	b.n	8009d92 <__gethex+0x3fe>
 8009db0:	0800a8b5 	.word	0x0800a8b5

08009db4 <L_shift>:
 8009db4:	f1c2 0208 	rsb	r2, r2, #8
 8009db8:	0092      	lsls	r2, r2, #2
 8009dba:	b570      	push	{r4, r5, r6, lr}
 8009dbc:	f1c2 0620 	rsb	r6, r2, #32
 8009dc0:	6843      	ldr	r3, [r0, #4]
 8009dc2:	6804      	ldr	r4, [r0, #0]
 8009dc4:	fa03 f506 	lsl.w	r5, r3, r6
 8009dc8:	432c      	orrs	r4, r5
 8009dca:	40d3      	lsrs	r3, r2
 8009dcc:	6004      	str	r4, [r0, #0]
 8009dce:	f840 3f04 	str.w	r3, [r0, #4]!
 8009dd2:	4288      	cmp	r0, r1
 8009dd4:	d3f4      	bcc.n	8009dc0 <L_shift+0xc>
 8009dd6:	bd70      	pop	{r4, r5, r6, pc}

08009dd8 <__match>:
 8009dd8:	b530      	push	{r4, r5, lr}
 8009dda:	6803      	ldr	r3, [r0, #0]
 8009ddc:	3301      	adds	r3, #1
 8009dde:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009de2:	b914      	cbnz	r4, 8009dea <__match+0x12>
 8009de4:	6003      	str	r3, [r0, #0]
 8009de6:	2001      	movs	r0, #1
 8009de8:	bd30      	pop	{r4, r5, pc}
 8009dea:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009dee:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009df2:	2d19      	cmp	r5, #25
 8009df4:	bf98      	it	ls
 8009df6:	3220      	addls	r2, #32
 8009df8:	42a2      	cmp	r2, r4
 8009dfa:	d0f0      	beq.n	8009dde <__match+0x6>
 8009dfc:	2000      	movs	r0, #0
 8009dfe:	e7f3      	b.n	8009de8 <__match+0x10>

08009e00 <__hexnan>:
 8009e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e04:	680b      	ldr	r3, [r1, #0]
 8009e06:	6801      	ldr	r1, [r0, #0]
 8009e08:	115e      	asrs	r6, r3, #5
 8009e0a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009e0e:	f013 031f 	ands.w	r3, r3, #31
 8009e12:	b087      	sub	sp, #28
 8009e14:	bf18      	it	ne
 8009e16:	3604      	addne	r6, #4
 8009e18:	2500      	movs	r5, #0
 8009e1a:	1f37      	subs	r7, r6, #4
 8009e1c:	4682      	mov	sl, r0
 8009e1e:	4690      	mov	r8, r2
 8009e20:	9301      	str	r3, [sp, #4]
 8009e22:	f846 5c04 	str.w	r5, [r6, #-4]
 8009e26:	46b9      	mov	r9, r7
 8009e28:	463c      	mov	r4, r7
 8009e2a:	9502      	str	r5, [sp, #8]
 8009e2c:	46ab      	mov	fp, r5
 8009e2e:	784a      	ldrb	r2, [r1, #1]
 8009e30:	1c4b      	adds	r3, r1, #1
 8009e32:	9303      	str	r3, [sp, #12]
 8009e34:	b342      	cbz	r2, 8009e88 <__hexnan+0x88>
 8009e36:	4610      	mov	r0, r2
 8009e38:	9105      	str	r1, [sp, #20]
 8009e3a:	9204      	str	r2, [sp, #16]
 8009e3c:	f7ff fd94 	bl	8009968 <__hexdig_fun>
 8009e40:	2800      	cmp	r0, #0
 8009e42:	d151      	bne.n	8009ee8 <__hexnan+0xe8>
 8009e44:	9a04      	ldr	r2, [sp, #16]
 8009e46:	9905      	ldr	r1, [sp, #20]
 8009e48:	2a20      	cmp	r2, #32
 8009e4a:	d818      	bhi.n	8009e7e <__hexnan+0x7e>
 8009e4c:	9b02      	ldr	r3, [sp, #8]
 8009e4e:	459b      	cmp	fp, r3
 8009e50:	dd13      	ble.n	8009e7a <__hexnan+0x7a>
 8009e52:	454c      	cmp	r4, r9
 8009e54:	d206      	bcs.n	8009e64 <__hexnan+0x64>
 8009e56:	2d07      	cmp	r5, #7
 8009e58:	dc04      	bgt.n	8009e64 <__hexnan+0x64>
 8009e5a:	462a      	mov	r2, r5
 8009e5c:	4649      	mov	r1, r9
 8009e5e:	4620      	mov	r0, r4
 8009e60:	f7ff ffa8 	bl	8009db4 <L_shift>
 8009e64:	4544      	cmp	r4, r8
 8009e66:	d952      	bls.n	8009f0e <__hexnan+0x10e>
 8009e68:	2300      	movs	r3, #0
 8009e6a:	f1a4 0904 	sub.w	r9, r4, #4
 8009e6e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009e72:	f8cd b008 	str.w	fp, [sp, #8]
 8009e76:	464c      	mov	r4, r9
 8009e78:	461d      	mov	r5, r3
 8009e7a:	9903      	ldr	r1, [sp, #12]
 8009e7c:	e7d7      	b.n	8009e2e <__hexnan+0x2e>
 8009e7e:	2a29      	cmp	r2, #41	@ 0x29
 8009e80:	d157      	bne.n	8009f32 <__hexnan+0x132>
 8009e82:	3102      	adds	r1, #2
 8009e84:	f8ca 1000 	str.w	r1, [sl]
 8009e88:	f1bb 0f00 	cmp.w	fp, #0
 8009e8c:	d051      	beq.n	8009f32 <__hexnan+0x132>
 8009e8e:	454c      	cmp	r4, r9
 8009e90:	d206      	bcs.n	8009ea0 <__hexnan+0xa0>
 8009e92:	2d07      	cmp	r5, #7
 8009e94:	dc04      	bgt.n	8009ea0 <__hexnan+0xa0>
 8009e96:	462a      	mov	r2, r5
 8009e98:	4649      	mov	r1, r9
 8009e9a:	4620      	mov	r0, r4
 8009e9c:	f7ff ff8a 	bl	8009db4 <L_shift>
 8009ea0:	4544      	cmp	r4, r8
 8009ea2:	d936      	bls.n	8009f12 <__hexnan+0x112>
 8009ea4:	f1a8 0204 	sub.w	r2, r8, #4
 8009ea8:	4623      	mov	r3, r4
 8009eaa:	f853 1b04 	ldr.w	r1, [r3], #4
 8009eae:	f842 1f04 	str.w	r1, [r2, #4]!
 8009eb2:	429f      	cmp	r7, r3
 8009eb4:	d2f9      	bcs.n	8009eaa <__hexnan+0xaa>
 8009eb6:	1b3b      	subs	r3, r7, r4
 8009eb8:	f023 0303 	bic.w	r3, r3, #3
 8009ebc:	3304      	adds	r3, #4
 8009ebe:	3401      	adds	r4, #1
 8009ec0:	3e03      	subs	r6, #3
 8009ec2:	42b4      	cmp	r4, r6
 8009ec4:	bf88      	it	hi
 8009ec6:	2304      	movhi	r3, #4
 8009ec8:	4443      	add	r3, r8
 8009eca:	2200      	movs	r2, #0
 8009ecc:	f843 2b04 	str.w	r2, [r3], #4
 8009ed0:	429f      	cmp	r7, r3
 8009ed2:	d2fb      	bcs.n	8009ecc <__hexnan+0xcc>
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	b91b      	cbnz	r3, 8009ee0 <__hexnan+0xe0>
 8009ed8:	4547      	cmp	r7, r8
 8009eda:	d128      	bne.n	8009f2e <__hexnan+0x12e>
 8009edc:	2301      	movs	r3, #1
 8009ede:	603b      	str	r3, [r7, #0]
 8009ee0:	2005      	movs	r0, #5
 8009ee2:	b007      	add	sp, #28
 8009ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ee8:	3501      	adds	r5, #1
 8009eea:	2d08      	cmp	r5, #8
 8009eec:	f10b 0b01 	add.w	fp, fp, #1
 8009ef0:	dd06      	ble.n	8009f00 <__hexnan+0x100>
 8009ef2:	4544      	cmp	r4, r8
 8009ef4:	d9c1      	bls.n	8009e7a <__hexnan+0x7a>
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	f844 3c04 	str.w	r3, [r4, #-4]
 8009efc:	2501      	movs	r5, #1
 8009efe:	3c04      	subs	r4, #4
 8009f00:	6822      	ldr	r2, [r4, #0]
 8009f02:	f000 000f 	and.w	r0, r0, #15
 8009f06:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009f0a:	6020      	str	r0, [r4, #0]
 8009f0c:	e7b5      	b.n	8009e7a <__hexnan+0x7a>
 8009f0e:	2508      	movs	r5, #8
 8009f10:	e7b3      	b.n	8009e7a <__hexnan+0x7a>
 8009f12:	9b01      	ldr	r3, [sp, #4]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d0dd      	beq.n	8009ed4 <__hexnan+0xd4>
 8009f18:	f1c3 0320 	rsb	r3, r3, #32
 8009f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8009f20:	40da      	lsrs	r2, r3
 8009f22:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009f26:	4013      	ands	r3, r2
 8009f28:	f846 3c04 	str.w	r3, [r6, #-4]
 8009f2c:	e7d2      	b.n	8009ed4 <__hexnan+0xd4>
 8009f2e:	3f04      	subs	r7, #4
 8009f30:	e7d0      	b.n	8009ed4 <__hexnan+0xd4>
 8009f32:	2004      	movs	r0, #4
 8009f34:	e7d5      	b.n	8009ee2 <__hexnan+0xe2>

08009f36 <__ascii_mbtowc>:
 8009f36:	b082      	sub	sp, #8
 8009f38:	b901      	cbnz	r1, 8009f3c <__ascii_mbtowc+0x6>
 8009f3a:	a901      	add	r1, sp, #4
 8009f3c:	b142      	cbz	r2, 8009f50 <__ascii_mbtowc+0x1a>
 8009f3e:	b14b      	cbz	r3, 8009f54 <__ascii_mbtowc+0x1e>
 8009f40:	7813      	ldrb	r3, [r2, #0]
 8009f42:	600b      	str	r3, [r1, #0]
 8009f44:	7812      	ldrb	r2, [r2, #0]
 8009f46:	1e10      	subs	r0, r2, #0
 8009f48:	bf18      	it	ne
 8009f4a:	2001      	movne	r0, #1
 8009f4c:	b002      	add	sp, #8
 8009f4e:	4770      	bx	lr
 8009f50:	4610      	mov	r0, r2
 8009f52:	e7fb      	b.n	8009f4c <__ascii_mbtowc+0x16>
 8009f54:	f06f 0001 	mvn.w	r0, #1
 8009f58:	e7f8      	b.n	8009f4c <__ascii_mbtowc+0x16>

08009f5a <_realloc_r>:
 8009f5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f5e:	4680      	mov	r8, r0
 8009f60:	4615      	mov	r5, r2
 8009f62:	460c      	mov	r4, r1
 8009f64:	b921      	cbnz	r1, 8009f70 <_realloc_r+0x16>
 8009f66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f6a:	4611      	mov	r1, r2
 8009f6c:	f7fd be60 	b.w	8007c30 <_malloc_r>
 8009f70:	b92a      	cbnz	r2, 8009f7e <_realloc_r+0x24>
 8009f72:	f7fd fde9 	bl	8007b48 <_free_r>
 8009f76:	2400      	movs	r4, #0
 8009f78:	4620      	mov	r0, r4
 8009f7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f7e:	f000 f840 	bl	800a002 <_malloc_usable_size_r>
 8009f82:	4285      	cmp	r5, r0
 8009f84:	4606      	mov	r6, r0
 8009f86:	d802      	bhi.n	8009f8e <_realloc_r+0x34>
 8009f88:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009f8c:	d8f4      	bhi.n	8009f78 <_realloc_r+0x1e>
 8009f8e:	4629      	mov	r1, r5
 8009f90:	4640      	mov	r0, r8
 8009f92:	f7fd fe4d 	bl	8007c30 <_malloc_r>
 8009f96:	4607      	mov	r7, r0
 8009f98:	2800      	cmp	r0, #0
 8009f9a:	d0ec      	beq.n	8009f76 <_realloc_r+0x1c>
 8009f9c:	42b5      	cmp	r5, r6
 8009f9e:	462a      	mov	r2, r5
 8009fa0:	4621      	mov	r1, r4
 8009fa2:	bf28      	it	cs
 8009fa4:	4632      	movcs	r2, r6
 8009fa6:	f7ff fc45 	bl	8009834 <memcpy>
 8009faa:	4621      	mov	r1, r4
 8009fac:	4640      	mov	r0, r8
 8009fae:	f7fd fdcb 	bl	8007b48 <_free_r>
 8009fb2:	463c      	mov	r4, r7
 8009fb4:	e7e0      	b.n	8009f78 <_realloc_r+0x1e>

08009fb6 <__ascii_wctomb>:
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	4608      	mov	r0, r1
 8009fba:	b141      	cbz	r1, 8009fce <__ascii_wctomb+0x18>
 8009fbc:	2aff      	cmp	r2, #255	@ 0xff
 8009fbe:	d904      	bls.n	8009fca <__ascii_wctomb+0x14>
 8009fc0:	228a      	movs	r2, #138	@ 0x8a
 8009fc2:	601a      	str	r2, [r3, #0]
 8009fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8009fc8:	4770      	bx	lr
 8009fca:	700a      	strb	r2, [r1, #0]
 8009fcc:	2001      	movs	r0, #1
 8009fce:	4770      	bx	lr

08009fd0 <fiprintf>:
 8009fd0:	b40e      	push	{r1, r2, r3}
 8009fd2:	b503      	push	{r0, r1, lr}
 8009fd4:	4601      	mov	r1, r0
 8009fd6:	ab03      	add	r3, sp, #12
 8009fd8:	4805      	ldr	r0, [pc, #20]	@ (8009ff0 <fiprintf+0x20>)
 8009fda:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fde:	6800      	ldr	r0, [r0, #0]
 8009fe0:	9301      	str	r3, [sp, #4]
 8009fe2:	f000 f83f 	bl	800a064 <_vfiprintf_r>
 8009fe6:	b002      	add	sp, #8
 8009fe8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009fec:	b003      	add	sp, #12
 8009fee:	4770      	bx	lr
 8009ff0:	2000001c 	.word	0x2000001c

08009ff4 <abort>:
 8009ff4:	b508      	push	{r3, lr}
 8009ff6:	2006      	movs	r0, #6
 8009ff8:	f000 fa08 	bl	800a40c <raise>
 8009ffc:	2001      	movs	r0, #1
 8009ffe:	f7f8 fa55 	bl	80024ac <_exit>

0800a002 <_malloc_usable_size_r>:
 800a002:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a006:	1f18      	subs	r0, r3, #4
 800a008:	2b00      	cmp	r3, #0
 800a00a:	bfbc      	itt	lt
 800a00c:	580b      	ldrlt	r3, [r1, r0]
 800a00e:	18c0      	addlt	r0, r0, r3
 800a010:	4770      	bx	lr

0800a012 <__sfputc_r>:
 800a012:	6893      	ldr	r3, [r2, #8]
 800a014:	3b01      	subs	r3, #1
 800a016:	2b00      	cmp	r3, #0
 800a018:	b410      	push	{r4}
 800a01a:	6093      	str	r3, [r2, #8]
 800a01c:	da08      	bge.n	800a030 <__sfputc_r+0x1e>
 800a01e:	6994      	ldr	r4, [r2, #24]
 800a020:	42a3      	cmp	r3, r4
 800a022:	db01      	blt.n	800a028 <__sfputc_r+0x16>
 800a024:	290a      	cmp	r1, #10
 800a026:	d103      	bne.n	800a030 <__sfputc_r+0x1e>
 800a028:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a02c:	f000 b932 	b.w	800a294 <__swbuf_r>
 800a030:	6813      	ldr	r3, [r2, #0]
 800a032:	1c58      	adds	r0, r3, #1
 800a034:	6010      	str	r0, [r2, #0]
 800a036:	7019      	strb	r1, [r3, #0]
 800a038:	4608      	mov	r0, r1
 800a03a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a03e:	4770      	bx	lr

0800a040 <__sfputs_r>:
 800a040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a042:	4606      	mov	r6, r0
 800a044:	460f      	mov	r7, r1
 800a046:	4614      	mov	r4, r2
 800a048:	18d5      	adds	r5, r2, r3
 800a04a:	42ac      	cmp	r4, r5
 800a04c:	d101      	bne.n	800a052 <__sfputs_r+0x12>
 800a04e:	2000      	movs	r0, #0
 800a050:	e007      	b.n	800a062 <__sfputs_r+0x22>
 800a052:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a056:	463a      	mov	r2, r7
 800a058:	4630      	mov	r0, r6
 800a05a:	f7ff ffda 	bl	800a012 <__sfputc_r>
 800a05e:	1c43      	adds	r3, r0, #1
 800a060:	d1f3      	bne.n	800a04a <__sfputs_r+0xa>
 800a062:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a064 <_vfiprintf_r>:
 800a064:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a068:	460d      	mov	r5, r1
 800a06a:	b09d      	sub	sp, #116	@ 0x74
 800a06c:	4614      	mov	r4, r2
 800a06e:	4698      	mov	r8, r3
 800a070:	4606      	mov	r6, r0
 800a072:	b118      	cbz	r0, 800a07c <_vfiprintf_r+0x18>
 800a074:	6a03      	ldr	r3, [r0, #32]
 800a076:	b90b      	cbnz	r3, 800a07c <_vfiprintf_r+0x18>
 800a078:	f7fc fdf8 	bl	8006c6c <__sinit>
 800a07c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a07e:	07d9      	lsls	r1, r3, #31
 800a080:	d405      	bmi.n	800a08e <_vfiprintf_r+0x2a>
 800a082:	89ab      	ldrh	r3, [r5, #12]
 800a084:	059a      	lsls	r2, r3, #22
 800a086:	d402      	bmi.n	800a08e <_vfiprintf_r+0x2a>
 800a088:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a08a:	f7fc ff06 	bl	8006e9a <__retarget_lock_acquire_recursive>
 800a08e:	89ab      	ldrh	r3, [r5, #12]
 800a090:	071b      	lsls	r3, r3, #28
 800a092:	d501      	bpl.n	800a098 <_vfiprintf_r+0x34>
 800a094:	692b      	ldr	r3, [r5, #16]
 800a096:	b99b      	cbnz	r3, 800a0c0 <_vfiprintf_r+0x5c>
 800a098:	4629      	mov	r1, r5
 800a09a:	4630      	mov	r0, r6
 800a09c:	f000 f938 	bl	800a310 <__swsetup_r>
 800a0a0:	b170      	cbz	r0, 800a0c0 <_vfiprintf_r+0x5c>
 800a0a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a0a4:	07dc      	lsls	r4, r3, #31
 800a0a6:	d504      	bpl.n	800a0b2 <_vfiprintf_r+0x4e>
 800a0a8:	f04f 30ff 	mov.w	r0, #4294967295
 800a0ac:	b01d      	add	sp, #116	@ 0x74
 800a0ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0b2:	89ab      	ldrh	r3, [r5, #12]
 800a0b4:	0598      	lsls	r0, r3, #22
 800a0b6:	d4f7      	bmi.n	800a0a8 <_vfiprintf_r+0x44>
 800a0b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a0ba:	f7fc feef 	bl	8006e9c <__retarget_lock_release_recursive>
 800a0be:	e7f3      	b.n	800a0a8 <_vfiprintf_r+0x44>
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0c4:	2320      	movs	r3, #32
 800a0c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a0ca:	f8cd 800c 	str.w	r8, [sp, #12]
 800a0ce:	2330      	movs	r3, #48	@ 0x30
 800a0d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a280 <_vfiprintf_r+0x21c>
 800a0d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a0d8:	f04f 0901 	mov.w	r9, #1
 800a0dc:	4623      	mov	r3, r4
 800a0de:	469a      	mov	sl, r3
 800a0e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0e4:	b10a      	cbz	r2, 800a0ea <_vfiprintf_r+0x86>
 800a0e6:	2a25      	cmp	r2, #37	@ 0x25
 800a0e8:	d1f9      	bne.n	800a0de <_vfiprintf_r+0x7a>
 800a0ea:	ebba 0b04 	subs.w	fp, sl, r4
 800a0ee:	d00b      	beq.n	800a108 <_vfiprintf_r+0xa4>
 800a0f0:	465b      	mov	r3, fp
 800a0f2:	4622      	mov	r2, r4
 800a0f4:	4629      	mov	r1, r5
 800a0f6:	4630      	mov	r0, r6
 800a0f8:	f7ff ffa2 	bl	800a040 <__sfputs_r>
 800a0fc:	3001      	adds	r0, #1
 800a0fe:	f000 80a7 	beq.w	800a250 <_vfiprintf_r+0x1ec>
 800a102:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a104:	445a      	add	r2, fp
 800a106:	9209      	str	r2, [sp, #36]	@ 0x24
 800a108:	f89a 3000 	ldrb.w	r3, [sl]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	f000 809f 	beq.w	800a250 <_vfiprintf_r+0x1ec>
 800a112:	2300      	movs	r3, #0
 800a114:	f04f 32ff 	mov.w	r2, #4294967295
 800a118:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a11c:	f10a 0a01 	add.w	sl, sl, #1
 800a120:	9304      	str	r3, [sp, #16]
 800a122:	9307      	str	r3, [sp, #28]
 800a124:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a128:	931a      	str	r3, [sp, #104]	@ 0x68
 800a12a:	4654      	mov	r4, sl
 800a12c:	2205      	movs	r2, #5
 800a12e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a132:	4853      	ldr	r0, [pc, #332]	@ (800a280 <_vfiprintf_r+0x21c>)
 800a134:	f7f6 f84c 	bl	80001d0 <memchr>
 800a138:	9a04      	ldr	r2, [sp, #16]
 800a13a:	b9d8      	cbnz	r0, 800a174 <_vfiprintf_r+0x110>
 800a13c:	06d1      	lsls	r1, r2, #27
 800a13e:	bf44      	itt	mi
 800a140:	2320      	movmi	r3, #32
 800a142:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a146:	0713      	lsls	r3, r2, #28
 800a148:	bf44      	itt	mi
 800a14a:	232b      	movmi	r3, #43	@ 0x2b
 800a14c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a150:	f89a 3000 	ldrb.w	r3, [sl]
 800a154:	2b2a      	cmp	r3, #42	@ 0x2a
 800a156:	d015      	beq.n	800a184 <_vfiprintf_r+0x120>
 800a158:	9a07      	ldr	r2, [sp, #28]
 800a15a:	4654      	mov	r4, sl
 800a15c:	2000      	movs	r0, #0
 800a15e:	f04f 0c0a 	mov.w	ip, #10
 800a162:	4621      	mov	r1, r4
 800a164:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a168:	3b30      	subs	r3, #48	@ 0x30
 800a16a:	2b09      	cmp	r3, #9
 800a16c:	d94b      	bls.n	800a206 <_vfiprintf_r+0x1a2>
 800a16e:	b1b0      	cbz	r0, 800a19e <_vfiprintf_r+0x13a>
 800a170:	9207      	str	r2, [sp, #28]
 800a172:	e014      	b.n	800a19e <_vfiprintf_r+0x13a>
 800a174:	eba0 0308 	sub.w	r3, r0, r8
 800a178:	fa09 f303 	lsl.w	r3, r9, r3
 800a17c:	4313      	orrs	r3, r2
 800a17e:	9304      	str	r3, [sp, #16]
 800a180:	46a2      	mov	sl, r4
 800a182:	e7d2      	b.n	800a12a <_vfiprintf_r+0xc6>
 800a184:	9b03      	ldr	r3, [sp, #12]
 800a186:	1d19      	adds	r1, r3, #4
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	9103      	str	r1, [sp, #12]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	bfbb      	ittet	lt
 800a190:	425b      	neglt	r3, r3
 800a192:	f042 0202 	orrlt.w	r2, r2, #2
 800a196:	9307      	strge	r3, [sp, #28]
 800a198:	9307      	strlt	r3, [sp, #28]
 800a19a:	bfb8      	it	lt
 800a19c:	9204      	strlt	r2, [sp, #16]
 800a19e:	7823      	ldrb	r3, [r4, #0]
 800a1a0:	2b2e      	cmp	r3, #46	@ 0x2e
 800a1a2:	d10a      	bne.n	800a1ba <_vfiprintf_r+0x156>
 800a1a4:	7863      	ldrb	r3, [r4, #1]
 800a1a6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1a8:	d132      	bne.n	800a210 <_vfiprintf_r+0x1ac>
 800a1aa:	9b03      	ldr	r3, [sp, #12]
 800a1ac:	1d1a      	adds	r2, r3, #4
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	9203      	str	r2, [sp, #12]
 800a1b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a1b6:	3402      	adds	r4, #2
 800a1b8:	9305      	str	r3, [sp, #20]
 800a1ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a290 <_vfiprintf_r+0x22c>
 800a1be:	7821      	ldrb	r1, [r4, #0]
 800a1c0:	2203      	movs	r2, #3
 800a1c2:	4650      	mov	r0, sl
 800a1c4:	f7f6 f804 	bl	80001d0 <memchr>
 800a1c8:	b138      	cbz	r0, 800a1da <_vfiprintf_r+0x176>
 800a1ca:	9b04      	ldr	r3, [sp, #16]
 800a1cc:	eba0 000a 	sub.w	r0, r0, sl
 800a1d0:	2240      	movs	r2, #64	@ 0x40
 800a1d2:	4082      	lsls	r2, r0
 800a1d4:	4313      	orrs	r3, r2
 800a1d6:	3401      	adds	r4, #1
 800a1d8:	9304      	str	r3, [sp, #16]
 800a1da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1de:	4829      	ldr	r0, [pc, #164]	@ (800a284 <_vfiprintf_r+0x220>)
 800a1e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a1e4:	2206      	movs	r2, #6
 800a1e6:	f7f5 fff3 	bl	80001d0 <memchr>
 800a1ea:	2800      	cmp	r0, #0
 800a1ec:	d03f      	beq.n	800a26e <_vfiprintf_r+0x20a>
 800a1ee:	4b26      	ldr	r3, [pc, #152]	@ (800a288 <_vfiprintf_r+0x224>)
 800a1f0:	bb1b      	cbnz	r3, 800a23a <_vfiprintf_r+0x1d6>
 800a1f2:	9b03      	ldr	r3, [sp, #12]
 800a1f4:	3307      	adds	r3, #7
 800a1f6:	f023 0307 	bic.w	r3, r3, #7
 800a1fa:	3308      	adds	r3, #8
 800a1fc:	9303      	str	r3, [sp, #12]
 800a1fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a200:	443b      	add	r3, r7
 800a202:	9309      	str	r3, [sp, #36]	@ 0x24
 800a204:	e76a      	b.n	800a0dc <_vfiprintf_r+0x78>
 800a206:	fb0c 3202 	mla	r2, ip, r2, r3
 800a20a:	460c      	mov	r4, r1
 800a20c:	2001      	movs	r0, #1
 800a20e:	e7a8      	b.n	800a162 <_vfiprintf_r+0xfe>
 800a210:	2300      	movs	r3, #0
 800a212:	3401      	adds	r4, #1
 800a214:	9305      	str	r3, [sp, #20]
 800a216:	4619      	mov	r1, r3
 800a218:	f04f 0c0a 	mov.w	ip, #10
 800a21c:	4620      	mov	r0, r4
 800a21e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a222:	3a30      	subs	r2, #48	@ 0x30
 800a224:	2a09      	cmp	r2, #9
 800a226:	d903      	bls.n	800a230 <_vfiprintf_r+0x1cc>
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d0c6      	beq.n	800a1ba <_vfiprintf_r+0x156>
 800a22c:	9105      	str	r1, [sp, #20]
 800a22e:	e7c4      	b.n	800a1ba <_vfiprintf_r+0x156>
 800a230:	fb0c 2101 	mla	r1, ip, r1, r2
 800a234:	4604      	mov	r4, r0
 800a236:	2301      	movs	r3, #1
 800a238:	e7f0      	b.n	800a21c <_vfiprintf_r+0x1b8>
 800a23a:	ab03      	add	r3, sp, #12
 800a23c:	9300      	str	r3, [sp, #0]
 800a23e:	462a      	mov	r2, r5
 800a240:	4b12      	ldr	r3, [pc, #72]	@ (800a28c <_vfiprintf_r+0x228>)
 800a242:	a904      	add	r1, sp, #16
 800a244:	4630      	mov	r0, r6
 800a246:	f7fb feb9 	bl	8005fbc <_printf_float>
 800a24a:	4607      	mov	r7, r0
 800a24c:	1c78      	adds	r0, r7, #1
 800a24e:	d1d6      	bne.n	800a1fe <_vfiprintf_r+0x19a>
 800a250:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a252:	07d9      	lsls	r1, r3, #31
 800a254:	d405      	bmi.n	800a262 <_vfiprintf_r+0x1fe>
 800a256:	89ab      	ldrh	r3, [r5, #12]
 800a258:	059a      	lsls	r2, r3, #22
 800a25a:	d402      	bmi.n	800a262 <_vfiprintf_r+0x1fe>
 800a25c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a25e:	f7fc fe1d 	bl	8006e9c <__retarget_lock_release_recursive>
 800a262:	89ab      	ldrh	r3, [r5, #12]
 800a264:	065b      	lsls	r3, r3, #25
 800a266:	f53f af1f 	bmi.w	800a0a8 <_vfiprintf_r+0x44>
 800a26a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a26c:	e71e      	b.n	800a0ac <_vfiprintf_r+0x48>
 800a26e:	ab03      	add	r3, sp, #12
 800a270:	9300      	str	r3, [sp, #0]
 800a272:	462a      	mov	r2, r5
 800a274:	4b05      	ldr	r3, [pc, #20]	@ (800a28c <_vfiprintf_r+0x228>)
 800a276:	a904      	add	r1, sp, #16
 800a278:	4630      	mov	r0, r6
 800a27a:	f7fc f937 	bl	80064ec <_printf_i>
 800a27e:	e7e4      	b.n	800a24a <_vfiprintf_r+0x1e6>
 800a280:	0800ab79 	.word	0x0800ab79
 800a284:	0800ab83 	.word	0x0800ab83
 800a288:	08005fbd 	.word	0x08005fbd
 800a28c:	0800a041 	.word	0x0800a041
 800a290:	0800ab7f 	.word	0x0800ab7f

0800a294 <__swbuf_r>:
 800a294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a296:	460e      	mov	r6, r1
 800a298:	4614      	mov	r4, r2
 800a29a:	4605      	mov	r5, r0
 800a29c:	b118      	cbz	r0, 800a2a6 <__swbuf_r+0x12>
 800a29e:	6a03      	ldr	r3, [r0, #32]
 800a2a0:	b90b      	cbnz	r3, 800a2a6 <__swbuf_r+0x12>
 800a2a2:	f7fc fce3 	bl	8006c6c <__sinit>
 800a2a6:	69a3      	ldr	r3, [r4, #24]
 800a2a8:	60a3      	str	r3, [r4, #8]
 800a2aa:	89a3      	ldrh	r3, [r4, #12]
 800a2ac:	071a      	lsls	r2, r3, #28
 800a2ae:	d501      	bpl.n	800a2b4 <__swbuf_r+0x20>
 800a2b0:	6923      	ldr	r3, [r4, #16]
 800a2b2:	b943      	cbnz	r3, 800a2c6 <__swbuf_r+0x32>
 800a2b4:	4621      	mov	r1, r4
 800a2b6:	4628      	mov	r0, r5
 800a2b8:	f000 f82a 	bl	800a310 <__swsetup_r>
 800a2bc:	b118      	cbz	r0, 800a2c6 <__swbuf_r+0x32>
 800a2be:	f04f 37ff 	mov.w	r7, #4294967295
 800a2c2:	4638      	mov	r0, r7
 800a2c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2c6:	6823      	ldr	r3, [r4, #0]
 800a2c8:	6922      	ldr	r2, [r4, #16]
 800a2ca:	1a98      	subs	r0, r3, r2
 800a2cc:	6963      	ldr	r3, [r4, #20]
 800a2ce:	b2f6      	uxtb	r6, r6
 800a2d0:	4283      	cmp	r3, r0
 800a2d2:	4637      	mov	r7, r6
 800a2d4:	dc05      	bgt.n	800a2e2 <__swbuf_r+0x4e>
 800a2d6:	4621      	mov	r1, r4
 800a2d8:	4628      	mov	r0, r5
 800a2da:	f7ff fa47 	bl	800976c <_fflush_r>
 800a2de:	2800      	cmp	r0, #0
 800a2e0:	d1ed      	bne.n	800a2be <__swbuf_r+0x2a>
 800a2e2:	68a3      	ldr	r3, [r4, #8]
 800a2e4:	3b01      	subs	r3, #1
 800a2e6:	60a3      	str	r3, [r4, #8]
 800a2e8:	6823      	ldr	r3, [r4, #0]
 800a2ea:	1c5a      	adds	r2, r3, #1
 800a2ec:	6022      	str	r2, [r4, #0]
 800a2ee:	701e      	strb	r6, [r3, #0]
 800a2f0:	6962      	ldr	r2, [r4, #20]
 800a2f2:	1c43      	adds	r3, r0, #1
 800a2f4:	429a      	cmp	r2, r3
 800a2f6:	d004      	beq.n	800a302 <__swbuf_r+0x6e>
 800a2f8:	89a3      	ldrh	r3, [r4, #12]
 800a2fa:	07db      	lsls	r3, r3, #31
 800a2fc:	d5e1      	bpl.n	800a2c2 <__swbuf_r+0x2e>
 800a2fe:	2e0a      	cmp	r6, #10
 800a300:	d1df      	bne.n	800a2c2 <__swbuf_r+0x2e>
 800a302:	4621      	mov	r1, r4
 800a304:	4628      	mov	r0, r5
 800a306:	f7ff fa31 	bl	800976c <_fflush_r>
 800a30a:	2800      	cmp	r0, #0
 800a30c:	d0d9      	beq.n	800a2c2 <__swbuf_r+0x2e>
 800a30e:	e7d6      	b.n	800a2be <__swbuf_r+0x2a>

0800a310 <__swsetup_r>:
 800a310:	b538      	push	{r3, r4, r5, lr}
 800a312:	4b29      	ldr	r3, [pc, #164]	@ (800a3b8 <__swsetup_r+0xa8>)
 800a314:	4605      	mov	r5, r0
 800a316:	6818      	ldr	r0, [r3, #0]
 800a318:	460c      	mov	r4, r1
 800a31a:	b118      	cbz	r0, 800a324 <__swsetup_r+0x14>
 800a31c:	6a03      	ldr	r3, [r0, #32]
 800a31e:	b90b      	cbnz	r3, 800a324 <__swsetup_r+0x14>
 800a320:	f7fc fca4 	bl	8006c6c <__sinit>
 800a324:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a328:	0719      	lsls	r1, r3, #28
 800a32a:	d422      	bmi.n	800a372 <__swsetup_r+0x62>
 800a32c:	06da      	lsls	r2, r3, #27
 800a32e:	d407      	bmi.n	800a340 <__swsetup_r+0x30>
 800a330:	2209      	movs	r2, #9
 800a332:	602a      	str	r2, [r5, #0]
 800a334:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a338:	81a3      	strh	r3, [r4, #12]
 800a33a:	f04f 30ff 	mov.w	r0, #4294967295
 800a33e:	e033      	b.n	800a3a8 <__swsetup_r+0x98>
 800a340:	0758      	lsls	r0, r3, #29
 800a342:	d512      	bpl.n	800a36a <__swsetup_r+0x5a>
 800a344:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a346:	b141      	cbz	r1, 800a35a <__swsetup_r+0x4a>
 800a348:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a34c:	4299      	cmp	r1, r3
 800a34e:	d002      	beq.n	800a356 <__swsetup_r+0x46>
 800a350:	4628      	mov	r0, r5
 800a352:	f7fd fbf9 	bl	8007b48 <_free_r>
 800a356:	2300      	movs	r3, #0
 800a358:	6363      	str	r3, [r4, #52]	@ 0x34
 800a35a:	89a3      	ldrh	r3, [r4, #12]
 800a35c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a360:	81a3      	strh	r3, [r4, #12]
 800a362:	2300      	movs	r3, #0
 800a364:	6063      	str	r3, [r4, #4]
 800a366:	6923      	ldr	r3, [r4, #16]
 800a368:	6023      	str	r3, [r4, #0]
 800a36a:	89a3      	ldrh	r3, [r4, #12]
 800a36c:	f043 0308 	orr.w	r3, r3, #8
 800a370:	81a3      	strh	r3, [r4, #12]
 800a372:	6923      	ldr	r3, [r4, #16]
 800a374:	b94b      	cbnz	r3, 800a38a <__swsetup_r+0x7a>
 800a376:	89a3      	ldrh	r3, [r4, #12]
 800a378:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a37c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a380:	d003      	beq.n	800a38a <__swsetup_r+0x7a>
 800a382:	4621      	mov	r1, r4
 800a384:	4628      	mov	r0, r5
 800a386:	f000 f883 	bl	800a490 <__smakebuf_r>
 800a38a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a38e:	f013 0201 	ands.w	r2, r3, #1
 800a392:	d00a      	beq.n	800a3aa <__swsetup_r+0x9a>
 800a394:	2200      	movs	r2, #0
 800a396:	60a2      	str	r2, [r4, #8]
 800a398:	6962      	ldr	r2, [r4, #20]
 800a39a:	4252      	negs	r2, r2
 800a39c:	61a2      	str	r2, [r4, #24]
 800a39e:	6922      	ldr	r2, [r4, #16]
 800a3a0:	b942      	cbnz	r2, 800a3b4 <__swsetup_r+0xa4>
 800a3a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a3a6:	d1c5      	bne.n	800a334 <__swsetup_r+0x24>
 800a3a8:	bd38      	pop	{r3, r4, r5, pc}
 800a3aa:	0799      	lsls	r1, r3, #30
 800a3ac:	bf58      	it	pl
 800a3ae:	6962      	ldrpl	r2, [r4, #20]
 800a3b0:	60a2      	str	r2, [r4, #8]
 800a3b2:	e7f4      	b.n	800a39e <__swsetup_r+0x8e>
 800a3b4:	2000      	movs	r0, #0
 800a3b6:	e7f7      	b.n	800a3a8 <__swsetup_r+0x98>
 800a3b8:	2000001c 	.word	0x2000001c

0800a3bc <_raise_r>:
 800a3bc:	291f      	cmp	r1, #31
 800a3be:	b538      	push	{r3, r4, r5, lr}
 800a3c0:	4605      	mov	r5, r0
 800a3c2:	460c      	mov	r4, r1
 800a3c4:	d904      	bls.n	800a3d0 <_raise_r+0x14>
 800a3c6:	2316      	movs	r3, #22
 800a3c8:	6003      	str	r3, [r0, #0]
 800a3ca:	f04f 30ff 	mov.w	r0, #4294967295
 800a3ce:	bd38      	pop	{r3, r4, r5, pc}
 800a3d0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a3d2:	b112      	cbz	r2, 800a3da <_raise_r+0x1e>
 800a3d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a3d8:	b94b      	cbnz	r3, 800a3ee <_raise_r+0x32>
 800a3da:	4628      	mov	r0, r5
 800a3dc:	f000 f830 	bl	800a440 <_getpid_r>
 800a3e0:	4622      	mov	r2, r4
 800a3e2:	4601      	mov	r1, r0
 800a3e4:	4628      	mov	r0, r5
 800a3e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a3ea:	f000 b817 	b.w	800a41c <_kill_r>
 800a3ee:	2b01      	cmp	r3, #1
 800a3f0:	d00a      	beq.n	800a408 <_raise_r+0x4c>
 800a3f2:	1c59      	adds	r1, r3, #1
 800a3f4:	d103      	bne.n	800a3fe <_raise_r+0x42>
 800a3f6:	2316      	movs	r3, #22
 800a3f8:	6003      	str	r3, [r0, #0]
 800a3fa:	2001      	movs	r0, #1
 800a3fc:	e7e7      	b.n	800a3ce <_raise_r+0x12>
 800a3fe:	2100      	movs	r1, #0
 800a400:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a404:	4620      	mov	r0, r4
 800a406:	4798      	blx	r3
 800a408:	2000      	movs	r0, #0
 800a40a:	e7e0      	b.n	800a3ce <_raise_r+0x12>

0800a40c <raise>:
 800a40c:	4b02      	ldr	r3, [pc, #8]	@ (800a418 <raise+0xc>)
 800a40e:	4601      	mov	r1, r0
 800a410:	6818      	ldr	r0, [r3, #0]
 800a412:	f7ff bfd3 	b.w	800a3bc <_raise_r>
 800a416:	bf00      	nop
 800a418:	2000001c 	.word	0x2000001c

0800a41c <_kill_r>:
 800a41c:	b538      	push	{r3, r4, r5, lr}
 800a41e:	4d07      	ldr	r5, [pc, #28]	@ (800a43c <_kill_r+0x20>)
 800a420:	2300      	movs	r3, #0
 800a422:	4604      	mov	r4, r0
 800a424:	4608      	mov	r0, r1
 800a426:	4611      	mov	r1, r2
 800a428:	602b      	str	r3, [r5, #0]
 800a42a:	f7f8 f82f 	bl	800248c <_kill>
 800a42e:	1c43      	adds	r3, r0, #1
 800a430:	d102      	bne.n	800a438 <_kill_r+0x1c>
 800a432:	682b      	ldr	r3, [r5, #0]
 800a434:	b103      	cbz	r3, 800a438 <_kill_r+0x1c>
 800a436:	6023      	str	r3, [r4, #0]
 800a438:	bd38      	pop	{r3, r4, r5, pc}
 800a43a:	bf00      	nop
 800a43c:	20000544 	.word	0x20000544

0800a440 <_getpid_r>:
 800a440:	f7f8 b81c 	b.w	800247c <_getpid>

0800a444 <__swhatbuf_r>:
 800a444:	b570      	push	{r4, r5, r6, lr}
 800a446:	460c      	mov	r4, r1
 800a448:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a44c:	2900      	cmp	r1, #0
 800a44e:	b096      	sub	sp, #88	@ 0x58
 800a450:	4615      	mov	r5, r2
 800a452:	461e      	mov	r6, r3
 800a454:	da0d      	bge.n	800a472 <__swhatbuf_r+0x2e>
 800a456:	89a3      	ldrh	r3, [r4, #12]
 800a458:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a45c:	f04f 0100 	mov.w	r1, #0
 800a460:	bf14      	ite	ne
 800a462:	2340      	movne	r3, #64	@ 0x40
 800a464:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a468:	2000      	movs	r0, #0
 800a46a:	6031      	str	r1, [r6, #0]
 800a46c:	602b      	str	r3, [r5, #0]
 800a46e:	b016      	add	sp, #88	@ 0x58
 800a470:	bd70      	pop	{r4, r5, r6, pc}
 800a472:	466a      	mov	r2, sp
 800a474:	f000 f848 	bl	800a508 <_fstat_r>
 800a478:	2800      	cmp	r0, #0
 800a47a:	dbec      	blt.n	800a456 <__swhatbuf_r+0x12>
 800a47c:	9901      	ldr	r1, [sp, #4]
 800a47e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a482:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a486:	4259      	negs	r1, r3
 800a488:	4159      	adcs	r1, r3
 800a48a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a48e:	e7eb      	b.n	800a468 <__swhatbuf_r+0x24>

0800a490 <__smakebuf_r>:
 800a490:	898b      	ldrh	r3, [r1, #12]
 800a492:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a494:	079d      	lsls	r5, r3, #30
 800a496:	4606      	mov	r6, r0
 800a498:	460c      	mov	r4, r1
 800a49a:	d507      	bpl.n	800a4ac <__smakebuf_r+0x1c>
 800a49c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a4a0:	6023      	str	r3, [r4, #0]
 800a4a2:	6123      	str	r3, [r4, #16]
 800a4a4:	2301      	movs	r3, #1
 800a4a6:	6163      	str	r3, [r4, #20]
 800a4a8:	b003      	add	sp, #12
 800a4aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4ac:	ab01      	add	r3, sp, #4
 800a4ae:	466a      	mov	r2, sp
 800a4b0:	f7ff ffc8 	bl	800a444 <__swhatbuf_r>
 800a4b4:	9f00      	ldr	r7, [sp, #0]
 800a4b6:	4605      	mov	r5, r0
 800a4b8:	4639      	mov	r1, r7
 800a4ba:	4630      	mov	r0, r6
 800a4bc:	f7fd fbb8 	bl	8007c30 <_malloc_r>
 800a4c0:	b948      	cbnz	r0, 800a4d6 <__smakebuf_r+0x46>
 800a4c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4c6:	059a      	lsls	r2, r3, #22
 800a4c8:	d4ee      	bmi.n	800a4a8 <__smakebuf_r+0x18>
 800a4ca:	f023 0303 	bic.w	r3, r3, #3
 800a4ce:	f043 0302 	orr.w	r3, r3, #2
 800a4d2:	81a3      	strh	r3, [r4, #12]
 800a4d4:	e7e2      	b.n	800a49c <__smakebuf_r+0xc>
 800a4d6:	89a3      	ldrh	r3, [r4, #12]
 800a4d8:	6020      	str	r0, [r4, #0]
 800a4da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4de:	81a3      	strh	r3, [r4, #12]
 800a4e0:	9b01      	ldr	r3, [sp, #4]
 800a4e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a4e6:	b15b      	cbz	r3, 800a500 <__smakebuf_r+0x70>
 800a4e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a4ec:	4630      	mov	r0, r6
 800a4ee:	f000 f81d 	bl	800a52c <_isatty_r>
 800a4f2:	b128      	cbz	r0, 800a500 <__smakebuf_r+0x70>
 800a4f4:	89a3      	ldrh	r3, [r4, #12]
 800a4f6:	f023 0303 	bic.w	r3, r3, #3
 800a4fa:	f043 0301 	orr.w	r3, r3, #1
 800a4fe:	81a3      	strh	r3, [r4, #12]
 800a500:	89a3      	ldrh	r3, [r4, #12]
 800a502:	431d      	orrs	r5, r3
 800a504:	81a5      	strh	r5, [r4, #12]
 800a506:	e7cf      	b.n	800a4a8 <__smakebuf_r+0x18>

0800a508 <_fstat_r>:
 800a508:	b538      	push	{r3, r4, r5, lr}
 800a50a:	4d07      	ldr	r5, [pc, #28]	@ (800a528 <_fstat_r+0x20>)
 800a50c:	2300      	movs	r3, #0
 800a50e:	4604      	mov	r4, r0
 800a510:	4608      	mov	r0, r1
 800a512:	4611      	mov	r1, r2
 800a514:	602b      	str	r3, [r5, #0]
 800a516:	f7f8 f819 	bl	800254c <_fstat>
 800a51a:	1c43      	adds	r3, r0, #1
 800a51c:	d102      	bne.n	800a524 <_fstat_r+0x1c>
 800a51e:	682b      	ldr	r3, [r5, #0]
 800a520:	b103      	cbz	r3, 800a524 <_fstat_r+0x1c>
 800a522:	6023      	str	r3, [r4, #0]
 800a524:	bd38      	pop	{r3, r4, r5, pc}
 800a526:	bf00      	nop
 800a528:	20000544 	.word	0x20000544

0800a52c <_isatty_r>:
 800a52c:	b538      	push	{r3, r4, r5, lr}
 800a52e:	4d06      	ldr	r5, [pc, #24]	@ (800a548 <_isatty_r+0x1c>)
 800a530:	2300      	movs	r3, #0
 800a532:	4604      	mov	r4, r0
 800a534:	4608      	mov	r0, r1
 800a536:	602b      	str	r3, [r5, #0]
 800a538:	f7f8 f818 	bl	800256c <_isatty>
 800a53c:	1c43      	adds	r3, r0, #1
 800a53e:	d102      	bne.n	800a546 <_isatty_r+0x1a>
 800a540:	682b      	ldr	r3, [r5, #0]
 800a542:	b103      	cbz	r3, 800a546 <_isatty_r+0x1a>
 800a544:	6023      	str	r3, [r4, #0]
 800a546:	bd38      	pop	{r3, r4, r5, pc}
 800a548:	20000544 	.word	0x20000544

0800a54c <sqrt>:
 800a54c:	b538      	push	{r3, r4, r5, lr}
 800a54e:	ed2d 8b02 	vpush	{d8}
 800a552:	ec55 4b10 	vmov	r4, r5, d0
 800a556:	f000 f825 	bl	800a5a4 <__ieee754_sqrt>
 800a55a:	4622      	mov	r2, r4
 800a55c:	462b      	mov	r3, r5
 800a55e:	4620      	mov	r0, r4
 800a560:	4629      	mov	r1, r5
 800a562:	eeb0 8a40 	vmov.f32	s16, s0
 800a566:	eef0 8a60 	vmov.f32	s17, s1
 800a56a:	f7f6 fadf 	bl	8000b2c <__aeabi_dcmpun>
 800a56e:	b990      	cbnz	r0, 800a596 <sqrt+0x4a>
 800a570:	2200      	movs	r2, #0
 800a572:	2300      	movs	r3, #0
 800a574:	4620      	mov	r0, r4
 800a576:	4629      	mov	r1, r5
 800a578:	f7f6 fab0 	bl	8000adc <__aeabi_dcmplt>
 800a57c:	b158      	cbz	r0, 800a596 <sqrt+0x4a>
 800a57e:	f7fc fc61 	bl	8006e44 <__errno>
 800a582:	2321      	movs	r3, #33	@ 0x21
 800a584:	6003      	str	r3, [r0, #0]
 800a586:	2200      	movs	r2, #0
 800a588:	2300      	movs	r3, #0
 800a58a:	4610      	mov	r0, r2
 800a58c:	4619      	mov	r1, r3
 800a58e:	f7f6 f95d 	bl	800084c <__aeabi_ddiv>
 800a592:	ec41 0b18 	vmov	d8, r0, r1
 800a596:	eeb0 0a48 	vmov.f32	s0, s16
 800a59a:	eef0 0a68 	vmov.f32	s1, s17
 800a59e:	ecbd 8b02 	vpop	{d8}
 800a5a2:	bd38      	pop	{r3, r4, r5, pc}

0800a5a4 <__ieee754_sqrt>:
 800a5a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5a8:	4a68      	ldr	r2, [pc, #416]	@ (800a74c <__ieee754_sqrt+0x1a8>)
 800a5aa:	ec55 4b10 	vmov	r4, r5, d0
 800a5ae:	43aa      	bics	r2, r5
 800a5b0:	462b      	mov	r3, r5
 800a5b2:	4621      	mov	r1, r4
 800a5b4:	d110      	bne.n	800a5d8 <__ieee754_sqrt+0x34>
 800a5b6:	4622      	mov	r2, r4
 800a5b8:	4620      	mov	r0, r4
 800a5ba:	4629      	mov	r1, r5
 800a5bc:	f7f6 f81c 	bl	80005f8 <__aeabi_dmul>
 800a5c0:	4602      	mov	r2, r0
 800a5c2:	460b      	mov	r3, r1
 800a5c4:	4620      	mov	r0, r4
 800a5c6:	4629      	mov	r1, r5
 800a5c8:	f7f5 fe60 	bl	800028c <__adddf3>
 800a5cc:	4604      	mov	r4, r0
 800a5ce:	460d      	mov	r5, r1
 800a5d0:	ec45 4b10 	vmov	d0, r4, r5
 800a5d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5d8:	2d00      	cmp	r5, #0
 800a5da:	dc0e      	bgt.n	800a5fa <__ieee754_sqrt+0x56>
 800a5dc:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800a5e0:	4322      	orrs	r2, r4
 800a5e2:	d0f5      	beq.n	800a5d0 <__ieee754_sqrt+0x2c>
 800a5e4:	b19d      	cbz	r5, 800a60e <__ieee754_sqrt+0x6a>
 800a5e6:	4622      	mov	r2, r4
 800a5e8:	4620      	mov	r0, r4
 800a5ea:	4629      	mov	r1, r5
 800a5ec:	f7f5 fe4c 	bl	8000288 <__aeabi_dsub>
 800a5f0:	4602      	mov	r2, r0
 800a5f2:	460b      	mov	r3, r1
 800a5f4:	f7f6 f92a 	bl	800084c <__aeabi_ddiv>
 800a5f8:	e7e8      	b.n	800a5cc <__ieee754_sqrt+0x28>
 800a5fa:	152a      	asrs	r2, r5, #20
 800a5fc:	d115      	bne.n	800a62a <__ieee754_sqrt+0x86>
 800a5fe:	2000      	movs	r0, #0
 800a600:	e009      	b.n	800a616 <__ieee754_sqrt+0x72>
 800a602:	0acb      	lsrs	r3, r1, #11
 800a604:	3a15      	subs	r2, #21
 800a606:	0549      	lsls	r1, r1, #21
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d0fa      	beq.n	800a602 <__ieee754_sqrt+0x5e>
 800a60c:	e7f7      	b.n	800a5fe <__ieee754_sqrt+0x5a>
 800a60e:	462a      	mov	r2, r5
 800a610:	e7fa      	b.n	800a608 <__ieee754_sqrt+0x64>
 800a612:	005b      	lsls	r3, r3, #1
 800a614:	3001      	adds	r0, #1
 800a616:	02dc      	lsls	r4, r3, #11
 800a618:	d5fb      	bpl.n	800a612 <__ieee754_sqrt+0x6e>
 800a61a:	1e44      	subs	r4, r0, #1
 800a61c:	1b12      	subs	r2, r2, r4
 800a61e:	f1c0 0420 	rsb	r4, r0, #32
 800a622:	fa21 f404 	lsr.w	r4, r1, r4
 800a626:	4323      	orrs	r3, r4
 800a628:	4081      	lsls	r1, r0
 800a62a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a62e:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800a632:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a636:	07d2      	lsls	r2, r2, #31
 800a638:	bf5c      	itt	pl
 800a63a:	005b      	lslpl	r3, r3, #1
 800a63c:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800a640:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a644:	bf58      	it	pl
 800a646:	0049      	lslpl	r1, r1, #1
 800a648:	2600      	movs	r6, #0
 800a64a:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800a64e:	106d      	asrs	r5, r5, #1
 800a650:	0049      	lsls	r1, r1, #1
 800a652:	2016      	movs	r0, #22
 800a654:	4632      	mov	r2, r6
 800a656:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800a65a:	1917      	adds	r7, r2, r4
 800a65c:	429f      	cmp	r7, r3
 800a65e:	bfde      	ittt	le
 800a660:	193a      	addle	r2, r7, r4
 800a662:	1bdb      	suble	r3, r3, r7
 800a664:	1936      	addle	r6, r6, r4
 800a666:	0fcf      	lsrs	r7, r1, #31
 800a668:	3801      	subs	r0, #1
 800a66a:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800a66e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a672:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800a676:	d1f0      	bne.n	800a65a <__ieee754_sqrt+0xb6>
 800a678:	4604      	mov	r4, r0
 800a67a:	2720      	movs	r7, #32
 800a67c:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800a680:	429a      	cmp	r2, r3
 800a682:	eb00 0e0c 	add.w	lr, r0, ip
 800a686:	db02      	blt.n	800a68e <__ieee754_sqrt+0xea>
 800a688:	d113      	bne.n	800a6b2 <__ieee754_sqrt+0x10e>
 800a68a:	458e      	cmp	lr, r1
 800a68c:	d811      	bhi.n	800a6b2 <__ieee754_sqrt+0x10e>
 800a68e:	f1be 0f00 	cmp.w	lr, #0
 800a692:	eb0e 000c 	add.w	r0, lr, ip
 800a696:	da42      	bge.n	800a71e <__ieee754_sqrt+0x17a>
 800a698:	2800      	cmp	r0, #0
 800a69a:	db40      	blt.n	800a71e <__ieee754_sqrt+0x17a>
 800a69c:	f102 0801 	add.w	r8, r2, #1
 800a6a0:	1a9b      	subs	r3, r3, r2
 800a6a2:	458e      	cmp	lr, r1
 800a6a4:	bf88      	it	hi
 800a6a6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a6aa:	eba1 010e 	sub.w	r1, r1, lr
 800a6ae:	4464      	add	r4, ip
 800a6b0:	4642      	mov	r2, r8
 800a6b2:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800a6b6:	3f01      	subs	r7, #1
 800a6b8:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800a6bc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a6c0:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800a6c4:	d1dc      	bne.n	800a680 <__ieee754_sqrt+0xdc>
 800a6c6:	4319      	orrs	r1, r3
 800a6c8:	d01b      	beq.n	800a702 <__ieee754_sqrt+0x15e>
 800a6ca:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800a750 <__ieee754_sqrt+0x1ac>
 800a6ce:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800a754 <__ieee754_sqrt+0x1b0>
 800a6d2:	e9da 0100 	ldrd	r0, r1, [sl]
 800a6d6:	e9db 2300 	ldrd	r2, r3, [fp]
 800a6da:	f7f5 fdd5 	bl	8000288 <__aeabi_dsub>
 800a6de:	e9da 8900 	ldrd	r8, r9, [sl]
 800a6e2:	4602      	mov	r2, r0
 800a6e4:	460b      	mov	r3, r1
 800a6e6:	4640      	mov	r0, r8
 800a6e8:	4649      	mov	r1, r9
 800a6ea:	f7f6 fa01 	bl	8000af0 <__aeabi_dcmple>
 800a6ee:	b140      	cbz	r0, 800a702 <__ieee754_sqrt+0x15e>
 800a6f0:	f1b4 3fff 	cmp.w	r4, #4294967295
 800a6f4:	e9da 0100 	ldrd	r0, r1, [sl]
 800a6f8:	e9db 2300 	ldrd	r2, r3, [fp]
 800a6fc:	d111      	bne.n	800a722 <__ieee754_sqrt+0x17e>
 800a6fe:	3601      	adds	r6, #1
 800a700:	463c      	mov	r4, r7
 800a702:	1072      	asrs	r2, r6, #1
 800a704:	0863      	lsrs	r3, r4, #1
 800a706:	07f1      	lsls	r1, r6, #31
 800a708:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800a70c:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800a710:	bf48      	it	mi
 800a712:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800a716:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800a71a:	4618      	mov	r0, r3
 800a71c:	e756      	b.n	800a5cc <__ieee754_sqrt+0x28>
 800a71e:	4690      	mov	r8, r2
 800a720:	e7be      	b.n	800a6a0 <__ieee754_sqrt+0xfc>
 800a722:	f7f5 fdb3 	bl	800028c <__adddf3>
 800a726:	e9da 8900 	ldrd	r8, r9, [sl]
 800a72a:	4602      	mov	r2, r0
 800a72c:	460b      	mov	r3, r1
 800a72e:	4640      	mov	r0, r8
 800a730:	4649      	mov	r1, r9
 800a732:	f7f6 f9d3 	bl	8000adc <__aeabi_dcmplt>
 800a736:	b120      	cbz	r0, 800a742 <__ieee754_sqrt+0x19e>
 800a738:	1ca0      	adds	r0, r4, #2
 800a73a:	bf08      	it	eq
 800a73c:	3601      	addeq	r6, #1
 800a73e:	3402      	adds	r4, #2
 800a740:	e7df      	b.n	800a702 <__ieee754_sqrt+0x15e>
 800a742:	1c63      	adds	r3, r4, #1
 800a744:	f023 0401 	bic.w	r4, r3, #1
 800a748:	e7db      	b.n	800a702 <__ieee754_sqrt+0x15e>
 800a74a:	bf00      	nop
 800a74c:	7ff00000 	.word	0x7ff00000
 800a750:	200001e0 	.word	0x200001e0
 800a754:	200001d8 	.word	0x200001d8

0800a758 <_init>:
 800a758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a75a:	bf00      	nop
 800a75c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a75e:	bc08      	pop	{r3}
 800a760:	469e      	mov	lr, r3
 800a762:	4770      	bx	lr

0800a764 <_fini>:
 800a764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a766:	bf00      	nop
 800a768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a76a:	bc08      	pop	{r3}
 800a76c:	469e      	mov	lr, r3
 800a76e:	4770      	bx	lr
