$date
	Mon Jul 25 20:18:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module traffic_light_controller_test $end
$var wire 2 ! EW_light [1:0] $end
$var wire 2 " NS_light [1:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var reg 2 ' EW_light [1:0] $end
$var reg 2 ( NS_light [1:0] $end
$var integer 32 ) count [31:0] $end
$var reg 3 * state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b10 (
b0 '
0&
0%
0$
0#
b10 "
b0 !
$end
#3
1#
1%
#6
0#
0%
#9
1#
1%
#10
1$
1&
#12
0#
0%
#15
b1 )
1#
1%
#18
0#
0%
#21
b10 )
1#
1%
#24
0#
0%
#27
b11 )
1#
1%
#30
0#
0%
#33
b100 )
1#
1%
#36
0#
0%
#39
b101 )
1#
1%
#42
0#
0%
#45
b110 )
1#
1%
#48
0#
0%
#51
b111 )
1#
1%
#54
0#
0%
#57
b1000 )
1#
1%
#60
0#
0%
#63
b1001 )
1#
1%
#66
0#
0%
#69
b1010 )
1#
1%
#72
0#
0%
#75
b1011 )
1#
1%
#78
0#
0%
#81
b1100 )
1#
1%
#84
0#
0%
#87
b1101 )
1#
1%
#90
0#
0%
#93
b1110 )
1#
1%
#96
0#
0%
#99
b1111 )
1#
1%
#102
0#
0%
#105
b0 )
b1 (
b1 "
b1 *
1#
1%
#108
0#
0%
#111
b1 )
1#
1%
#114
0#
0%
#117
b0 )
b0 (
b0 "
b10 *
1#
1%
#120
0#
0%
#123
b1 )
1#
1%
#126
0#
0%
#129
b0 )
b10 '
b10 !
b11 *
1#
1%
#132
0#
0%
#135
b1 )
1#
1%
#138
0#
0%
#141
b10 )
1#
1%
#144
0#
0%
#147
b11 )
1#
1%
#150
0#
0%
#153
b100 )
1#
1%
#156
0#
0%
#159
b101 )
1#
1%
#162
0#
0%
#165
b0 )
b0 '
b0 !
b1 (
b1 "
b100 *
1#
1%
#168
0#
0%
#171
b1 )
1#
1%
#174
0#
0%
#177
b0 )
b1 '
b1 !
b0 (
b0 "
b101 *
1#
1%
#180
0#
0%
#183
b1 )
1#
1%
#186
0#
0%
#189
b0 )
b0 '
b0 !
b0 *
1#
1%
#192
0#
0%
#195
b1 )
1#
1%
#198
0#
0%
#201
b10 )
1#
1%
#204
0#
0%
#207
b11 )
1#
1%
#210
0#
0%
