
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/priyansh/Downloads/CS683/Tracefiles/Project/437.leslie3d-273B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 3789748 heartbeat IPC: 2.6387 cumulative IPC: 2.6387 (Simulation time: 0 hr 0 min 22 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 7503023 heartbeat IPC: 2.69304 cumulative IPC: 2.66559 (Simulation time: 0 hr 0 min 45 sec) 

Warmup complete CPU 0 instructions: 25000005 cycles: 9461086 (Simulation time: 0 hr 0 min 56 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 13850807 heartbeat IPC: 1.57535 cumulative IPC: 1.13902 (Simulation time: 0 hr 1 min 14 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 22053749 heartbeat IPC: 1.21907 cumulative IPC: 1.19117 (Simulation time: 0 hr 1 min 48 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 30210039 heartbeat IPC: 1.22605 cumulative IPC: 1.20488 (Simulation time: 0 hr 2 min 23 sec) 
Finished CPU 0 instructions: 25000000 cycles: 20748954 cumulative IPC: 1.20488 (Simulation time: 0 hr 2 min 23 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.20488 instructions: 25000000 cycles: 20748954
cpu0_DTLB TOTAL     ACCESS:    4655200  HIT:    4652937  MISS:       2263
cpu0_DTLB LOAD      ACCESS:    4502464  HIT:    4501324  MISS:       1140
cpu0_DTLB RFO       ACCESS:     152736  HIT:     151613  MISS:       1123
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 204.298 cycles
cpu0_ITLB TOTAL     ACCESS:     106531  HIT:     106531  MISS:          0
cpu0_ITLB LOAD      ACCESS:     106531  HIT:     106531  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:        435  HIT:        435  MISS:          0
cpu0_L1I LOAD      ACCESS:        435  HIT:        435  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:       2263  HIT:         40  MISS:       2223
cpu0_STLB LOAD      ACCESS:       1140  HIT:         31  MISS:       1109
cpu0_STLB RFO       ACCESS:       1123  HIT:          9  MISS:       1114
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 198.812 cycles
cpu0_L1D TOTAL     ACCESS:    5964853  HIT:    5826606  MISS:     138247
cpu0_L1D LOAD      ACCESS:    5868536  HIT:    5799377  MISS:      69159
cpu0_L1D RFO       ACCESS:      94094  HIT:      25008  MISS:      69086
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2223  HIT:       2221  MISS:          2
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 328.054 cycles
cpu0_L2C TOTAL     ACCESS:     207329  HIT:      69152  MISS:     138177
cpu0_L2C LOAD      ACCESS:      69159  HIT:         70  MISS:      69089
cpu0_L2C RFO       ACCESS:      69086  HIT:          0  MISS:      69086
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      69082  HIT:      69082  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          2  HIT:          0  MISS:          2
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 317.215 cycles
LLC TOTAL     ACCESS:     206879  HIT:      68702  MISS:     138177
LLC LOAD      ACCESS:      69089  HIT:          0  MISS:      69089
LLC RFO       ACCESS:      69086  HIT:          0  MISS:      69086
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      68702  HIT:      68702  MISS:          0
LLC TRANSLATION ACCESS:          2  HIT:          0  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 296.215 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       4015  ROW_BUFFER_MISS:     134162
 DBUS AVG_CONGESTED_CYCLE:    3.99219
 WQ ROW_BUFFER_HIT:       8149  ROW_BUFFER_MISS:      63193  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.4178% MPKI: 0.35528 Average ROB Occupancy at Mispredict: 311.675
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.35528
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

