

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s'
================================================================
* Date:           Tue Jan 14 08:08:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.145 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      335|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     28|        0|      294|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       56|     -|
|Register             |        -|      -|      349|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     28|      349|      685|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------+---------------------+---------+----+---+----+-----+
    |          Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |mul_33s_10ns_36_1_0_U4927  |mul_33s_10ns_36_1_0  |        0|   2|  0|  21|    0|
    |mul_33s_10ns_36_1_0_U4931  |mul_33s_10ns_36_1_0  |        0|   2|  0|  21|    0|
    |mul_33s_10ns_36_1_0_U4934  |mul_33s_10ns_36_1_0  |        0|   2|  0|  21|    0|
    |mul_33s_10s_36_1_0_U4925   |mul_33s_10s_36_1_0   |        0|   2|  0|  21|    0|
    |mul_33s_10s_36_1_0_U4937   |mul_33s_10s_36_1_0   |        0|   2|  0|  21|    0|
    |mul_33s_11s_36_1_0_U4935   |mul_33s_11s_36_1_0   |        0|   2|  0|  21|    0|
    |mul_33s_11s_36_1_0_U4938   |mul_33s_11s_36_1_0   |        0|   2|  0|  21|    0|
    |mul_33s_6s_36_1_0_U4930    |mul_33s_6s_36_1_0    |        0|   2|  0|  21|    0|
    |mul_33s_7ns_36_1_0_U4929   |mul_33s_7ns_36_1_0   |        0|   2|  0|  21|    0|
    |mul_33s_8ns_36_1_0_U4928   |mul_33s_8ns_36_1_0   |        0|   2|  0|  21|    0|
    |mul_33s_8ns_36_1_0_U4936   |mul_33s_8ns_36_1_0   |        0|   2|  0|  21|    0|
    |mul_33s_9ns_36_1_0_U4932   |mul_33s_9ns_36_1_0   |        0|   2|  0|  21|    0|
    |mul_33s_9s_36_1_0_U4926    |mul_33s_9s_36_1_0    |        0|   2|  0|  21|    0|
    |mul_33s_9s_36_1_0_U4933    |mul_33s_9s_36_1_0    |        0|   2|  0|  21|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |Total                      |                     |        0|  28|  0| 294|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln58_10_fu_1399_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln58_1_fu_1357_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln58_3_fu_1367_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln58_4_fu_1371_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln58_6_fu_1381_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln58_7_fu_1385_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln58_9_fu_1395_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln58_fu_1353_p2     |         +|   0|  0|  16|          16|          16|
    |x_1_fu_1375_p2          |         +|   0|  0|  16|          16|          16|
    |x_2_fu_1389_p2          |         +|   0|  0|  16|          16|          16|
    |x_3_fu_1403_p2          |         +|   0|  0|  16|          16|          16|
    |x_fu_1361_p2            |         +|   0|  0|  16|          16|          16|
    |sub_ln73_1_fu_1283_p2   |         -|   0|  0|  36|           1|          36|
    |sub_ln73_2_fu_1289_p2   |         -|   0|  0|  36|          36|          36|
    |sub_ln73_fu_1188_p2     |         -|   0|  0|  43|          36|          36|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 335|         265|         300|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  14|          3|   33|         99|
    |ap_return_1  |  14|          3|   33|         99|
    |ap_return_2  |  14|          3|   33|         99|
    |ap_return_3  |  14|          3|   33|         99|
    +-------------+----+-----------+-----+-----------+
    |Total        |  56|         12|  132|        396|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_ce_reg               |   1|   0|    1|          0|
    |ap_return_0_int_reg     |  23|   0|   33|         10|
    |ap_return_1_int_reg     |  23|   0|   33|         10|
    |ap_return_2_int_reg     |  23|   0|   33|         10|
    |ap_return_3_int_reg     |  23|   0|   33|         10|
    |trunc_ln42_10_reg_1536  |  16|   0|   16|          0|
    |trunc_ln42_11_reg_1541  |  16|   0|   16|          0|
    |trunc_ln42_12_reg_1546  |  16|   0|   16|          0|
    |trunc_ln42_13_reg_1551  |  16|   0|   16|          0|
    |trunc_ln42_14_reg_1556  |  16|   0|   16|          0|
    |trunc_ln42_1_reg_1486   |  16|   0|   16|          0|
    |trunc_ln42_2_reg_1491   |  16|   0|   16|          0|
    |trunc_ln42_3_reg_1496   |  16|   0|   16|          0|
    |trunc_ln42_4_reg_1501   |  16|   0|   16|          0|
    |trunc_ln42_5_reg_1506   |  16|   0|   16|          0|
    |trunc_ln42_6_reg_1511   |  16|   0|   16|          0|
    |trunc_ln42_7_reg_1516   |  16|   0|   16|          0|
    |trunc_ln42_8_reg_1521   |  16|   0|   16|          0|
    |trunc_ln42_9_reg_1526   |  16|   0|   16|          0|
    |trunc_ln42_s_reg_1531   |  16|   0|   16|          0|
    |trunc_ln_reg_1481       |  16|   0|   16|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 349|   0|  389|         40|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+-------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>|  return value|
|ap_return_0  |  out|   33|  ap_ctrl_hs|  dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>|  return value|
|ap_return_1  |  out|   33|  ap_ctrl_hs|  dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>|  return value|
|ap_return_2  |  out|   33|  ap_ctrl_hs|  dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>|  return value|
|ap_return_3  |  out|   33|  ap_ctrl_hs|  dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>|  return value|
|data_0_val   |   in|   33|     ap_none|                                                                      data_0_val|        scalar|
|data_1_val   |   in|   33|     ap_none|                                                                      data_1_val|        scalar|
|data_2_val   |   in|   33|     ap_none|                                                                      data_2_val|        scalar|
|data_3_val   |   in|   33|     ap_none|                                                                      data_3_val|        scalar|
+-------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

