{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 01 09:57:55 2023 " "Info: Processing started: Wed Feb 01 09:57:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exam3 -c exam3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exam3 -c exam3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exam3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file exam3.v" { { "Info" "ISGN_ENTITY_NAME" "1 exam3 " "Info: Found entity 1: exam3" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "exam3 " "Info: Elaborating entity \"exam3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 exam3.v(17) " "Warning (10230): Verilog HDL assignment warning at exam3.v(17): truncated value with size 32 to match size of target (16)" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key_in exam3.v(36) " "Warning (10235): Verilog HDL Always Construct warning at exam3.v(36): variable \"key_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key_in exam3.v(37) " "Warning (10235): Verilog HDL Always Construct warning at exam3.v(37): variable \"key_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "exam3.v(40) " "Warning (10270): Verilog HDL Case Statement warning at exam3.v(40): incomplete case statement has no default case item" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "exam3.v(52) " "Warning (10270): Verilog HDL Case Statement warning at exam3.v(52): incomplete case statement has no default case item" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 52 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key_1 exam3.v(34) " "Warning (10240): Verilog HDL Always Construct warning at exam3.v(34): inferring latch(es) for variable \"key_1\", which holds its previous value in one or more paths through the always construct" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key_2 exam3.v(34) " "Warning (10240): Verilog HDL Always Construct warning at exam3.v(34): inferring latch(es) for variable \"key_2\", which holds its previous value in one or more paths through the always construct" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataout exam3.v(34) " "Warning (10240): Verilog HDL Always Construct warning at exam3.v(34): inferring latch(es) for variable \"dataout\", which holds its previous value in one or more paths through the always construct" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[0\] exam3.v(51) " "Info (10041): Inferred latch for \"dataout\[0\]\" at exam3.v(51)" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[1\] exam3.v(51) " "Info (10041): Inferred latch for \"dataout\[1\]\" at exam3.v(51)" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[2\] exam3.v(51) " "Info (10041): Inferred latch for \"dataout\[2\]\" at exam3.v(51)" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[3\] exam3.v(51) " "Info (10041): Inferred latch for \"dataout\[3\]\" at exam3.v(51)" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[4\] exam3.v(51) " "Info (10041): Inferred latch for \"dataout\[4\]\" at exam3.v(51)" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[5\] exam3.v(51) " "Info (10041): Inferred latch for \"dataout\[5\]\" at exam3.v(51)" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[6\] exam3.v(51) " "Info (10041): Inferred latch for \"dataout\[6\]\" at exam3.v(51)" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[7\] exam3.v(51) " "Info (10041): Inferred latch for \"dataout\[7\]\" at exam3.v(51)" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_1 exam3.v(37) " "Info (10041): Inferred latch for \"key_1\" at exam3.v(37)" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_2 exam3.v(37) " "Info (10041): Inferred latch for \"key_2\" at exam3.v(37)" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dataout\[7\]\$latch dataout\[0\]\$latch " "Info: Duplicate LATCH primitive \"dataout\[7\]\$latch\" merged with LATCH primitive \"dataout\[0\]\$latch\"" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 51 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dataout\[6\]\$latch dataout\[1\]\$latch " "Info: Duplicate LATCH primitive \"dataout\[6\]\$latch\" merged with LATCH primitive \"dataout\[1\]\$latch\"" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 51 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dataout\[5\]\$latch dataout\[2\]\$latch " "Info: Duplicate LATCH primitive \"dataout\[5\]\$latch\" merged with LATCH primitive \"dataout\[2\]\$latch\"" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 51 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dataout\[4\]\$latch dataout\[3\]\$latch " "Info: Duplicate LATCH primitive \"dataout\[4\]\$latch\" merged with LATCH primitive \"dataout\[3\]\$latch\"" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 51 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[0\]\$latch " "Warning: Latch dataout\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA key_2 " "Warning: Ports D and ENA on the latch are fed by the same signal key_2" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 51 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[1\]\$latch " "Warning: Latch dataout\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA key_2 " "Warning: Ports D and ENA on the latch are fed by the same signal key_2" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 51 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[2\]\$latch " "Warning: Latch dataout\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA key_2 " "Warning: Ports D and ENA on the latch are fed by the same signal key_2" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 51 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[3\]\$latch " "Warning: Latch dataout\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA key_2 " "Warning: Ports D and ENA on the latch are fed by the same signal key_2" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 51 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "key GND " "Warning (13410): Pin \"key\" is stuck at GND" {  } { { "exam3.v" "" { Text "C:/Users/User/Desktop/sdaf/exam3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Info: Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Info: Implemented 37 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 01 09:57:55 2023 " "Info: Processing ended: Wed Feb 01 09:57:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
