$date
	Sat Sep 05 08:32:07 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y3 $end
$var wire 1 " Y2 $end
$var wire 1 # Y1 $end
$var wire 1 $ Y $end
$var reg 1 % A $end
$var reg 1 & A2 $end
$var reg 1 ' B $end
$var reg 1 ( CLK $end
$var reg 1 ) reset $end
$scope module E1 $end
$var wire 1 % A $end
$var wire 1 ' B $end
$var wire 1 ( CLK $end
$var wire 1 ) RESET $end
$var wire 1 * SF0 $end
$var wire 1 + SF1 $end
$var wire 1 $ Y $end
$var wire 1 , S1 $end
$var wire 1 - S0 $end
$scope module F1 $end
$var wire 1 ( clk $end
$var wire 1 * d $end
$var wire 1 ) reset $end
$var reg 1 - q $end
$upscope $end
$scope module F2 $end
$var wire 1 ( clk $end
$var wire 1 + d $end
$var wire 1 ) reset $end
$var reg 1 , q $end
$upscope $end
$upscope $end
$scope module E3 $end
$var wire 1 & A $end
$var wire 1 . SF0 $end
$var wire 1 / SF1 $end
$var wire 1 0 SF2 $end
$var wire 1 # Y1 $end
$var wire 1 " Y2 $end
$var wire 1 ! Y3 $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 1 1 S2 $end
$var wire 1 2 S1 $end
$var wire 1 3 S0 $end
$scope module F0 $end
$var wire 1 ( clk $end
$var wire 1 . d $end
$var wire 1 ) reset $end
$var reg 1 3 q $end
$upscope $end
$scope module F1 $end
$var wire 1 ( clk $end
$var wire 1 / d $end
$var wire 1 ) reset $end
$var reg 1 2 q $end
$upscope $end
$scope module F2 $end
$var wire 1 ( clk $end
$var wire 1 0 d $end
$var wire 1 ) reset $end
$var reg 1 1 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x3
x2
x1
x0
x/
x.
x-
x,
0+
0*
0)
0(
0'
x&
0%
0$
x#
x"
x!
$end
#1
0-
1(
0+
1'
#2
0(
x*
0'
1%
#3
x-
1(
x+
x$
1'
#4
0(
0+
0$
0*
0'
0%
#5
0-
1(
0+
1'
#6
0(
x*
0'
1%
#7
x-
1(
x+
x$
1'
#8
0(
#9
0.
1/
0$
1*
0+
0"
0!
10
0-
0,
0#
03
02
01
1(
1&
1)
#10
0)
0(
#11
0*
1+
1"
0!
00
1-
12
11
1(
#12
0(
#13
1!
0/
1$
1+
10
01
1,
0-
1(
#14
0(
#15
1!
0"
00
02
11
1(
#16
0(
#17
1/
0!
10
01
1(
#18
0(
#19
1!
00
11
1(
0/
0&
#20
0(
#21
0!
10
01
1(
#22
0(
#23
1!
00
11
1(
#24
0(
#25
0!
10
01
1(
