/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az83-731
+ date
Thu Feb  9 20:14:56 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1675973696
+ CACTUS_STARTTIME=1675973696
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Feb 09 2023 (20:08:26)
Run date:          Feb 09 2023 (20:14:56+0000)
Run host:          fv-az83-731.uavyq1izdhte5b0ne1us2eqzhb.jx.internal.cloudapp.net (pid=104113)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az83-731
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110648KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=3a2f0ffd-a2df-4140-879d-16eb9a32ec68, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1031-azure, OSVersion="#38~20.04.1-Ubuntu SMP Mon Jan 9 18:23:48 UTC 2023", HostName=fv-az83-731, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110648KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=106, CPUModel="Intel(R) Xeon(R) Platinum 8370C CPU @ 2.80GHz", CPUStepping=6)
    L3Cache L#0: (P#-1, size=49152KB, linesize=64, ways=12, Inclusive=0)
      L2Cache L#0: (P#-1, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#0: (P#-1, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#1: (P#-1, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 49152 linesize 64 associativity 12 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1310720 linesize 64 associativity 20 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 50331648 linesize 64 associativity 12 stride 4194304, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.0016931 sec
      iterations=10000000... time=0.0170723 sec
      iterations=100000000... time=0.169619 sec
      iterations=600000000... time=1.01814 sec
      iterations=600000000... time=1.0385 sec
      result: -58.95 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0036083 sec
      iterations=10000000... time=0.0360822 sec
      iterations=100000000... time=0.360883 sec
      iterations=300000000... time=1.08251 sec
      result: 8.8683 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0019982 sec
      iterations=10000000... time=0.0199071 sec
      iterations=100000000... time=0.199029 sec
      iterations=600000000... time=1.19454 sec
      result: 8.03655 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1000... time=0.0002024 sec
      iterations=10000... time=0.0020065 sec
      iterations=100000... time=0.0200947 sec
      iterations=1000000... time=0.200859 sec
      iterations=5000000... time=1.0046 sec
      result: 2.0092 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1000... time=0.0005787 sec
      iterations=10000... time=0.0057295 sec
      iterations=100000... time=0.0571705 sec
      iterations=1000000... time=0.571692 sec
      iterations=2000000... time=1.14291 sec
      result: 5.71453 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=5.6e-06 sec
      iterations=100... time=5.42e-05 sec
      iterations=1000... time=0.0005427 sec
      iterations=10000... time=0.0054115 sec
      iterations=100000... time=0.0541131 sec
      iterations=1000000... time=0.54116 sec
      iterations=2000000... time=1.08228 sec
      result: 68.123 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1... time=2.23e-05 sec
      iterations=10... time=0.0002162 sec
      iterations=100... time=0.0021424 sec
      iterations=1000... time=0.0214443 sec
      iterations=10000... time=0.214419 sec
      iterations=50000... time=1.07209 sec
      result: 45.8468 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1000... time=3.7e-06 sec
      iterations=10000... time=3.26e-05 sec
      iterations=100000... time=0.0003213 sec
      iterations=1000000... time=0.0032144 sec
      iterations=10000000... time=0.0321255 sec
      iterations=100000000... time=0.321303 sec
      iterations=300000000... time=0.963853 sec
      iterations=600000000... time=1.92769 sec
      result: 0.401602 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1000... time=1.59e-05 sec
      iterations=10000... time=0.000183299 sec
      iterations=100000... time=0.00183349 sec
      iterations=1000000... time=0.0183158 sec
      iterations=10000000... time=0.182998 sec
      iterations=60000000... time=1.09862 sec
      result: 2.2888 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=5.7e-06 sec
      iterations=100... time=3.13e-05 sec
      iterations=1000... time=0.0002484 sec
      iterations=10000... time=0.0024881 sec
      iterations=100000... time=0.0248589 sec
      iterations=1000000... time=0.248623 sec
      iterations=4000000... time=0.994477 sec
      iterations=8000000... time=1.9887 sec
      result: 148.294 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1... time=2.37e-05 sec
      iterations=10... time=0.0002051 sec
      iterations=100... time=0.0020475 sec
      iterations=1000... time=0.0204322 sec
      iterations=10000... time=0.204269 sec
      iterations=50000... time=1.02137 sec
      result: 48.1238 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*13^3 grid points, 1*35152 bytes):
      iterations=1... time=1.34e-05 sec
      iterations=10... time=0.000143001 sec
      iterations=100... time=0.0013793 sec
      iterations=1000... time=0.0134465 sec
      iterations=10000... time=0.13416 sec
      iterations=80000... time=1.0748 sec
      result: 0.163528 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*39^3 grid points, 1*949104 bytes):
      iterations=1... time=0.000102 sec
      iterations=10... time=0.0013765 sec
      iterations=100... time=0.0136612 sec
      iterations=1000... time=0.136422 sec
      iterations=8000... time=1.09499 sec
      result: 0.433386 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      iterations=1... time=0.0459757 sec
      iterations=10... time=0.477087 sec
      iterations=20... time=0.933284 sec
      iterations=40... time=1.85588 sec
      result: 0.0507065 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00171635 sec
      iterations=10000000... time=0.0169996 sec
      iterations=100000000... time=0.169678 sec
      iterations=600000000... time=1.02078 sec
      iterations=600000000... time=1.03954 sec
      result: -63.9506 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0036222 sec
      iterations=10000000... time=0.0361131 sec
      iterations=100000000... time=0.361378 sec
      iterations=300000000... time=1.08734 sec
      result: 8.82886 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0020177 sec
      iterations=10000000... time=0.0199108 sec
      iterations=100000000... time=0.199569 sec
      iterations=600000000... time=1.19901 sec
      result: 8.00663 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1000... time=0.0002011 sec
      iterations=10000... time=0.0020251 sec
      iterations=100000... time=0.0200936 sec
      iterations=1000000... time=0.201325 sec
      iterations=5000000... time=1.0082 sec
      result: 2.0164 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1000... time=0.00058165 sec
      iterations=10000... time=0.00582435 sec
      iterations=100000... time=0.0579568 sec
      iterations=1000000... time=0.580864 sec
      iterations=2000000... time=1.1609 sec
      result: 5.80448 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=5.55e-06 sec
      iterations=100... time=5.415e-05 sec
      iterations=1000... time=0.000540501 sec
      iterations=10000... time=0.00543875 sec
      iterations=100000... time=0.0545341 sec
      iterations=1000000... time=0.542057 sec
      iterations=2000000... time=1.08696 sec
      result: 67.8299 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1... time=2.31e-05 sec
      iterations=10... time=0.00022455 sec
      iterations=100... time=0.00223255 sec
      iterations=1000... time=0.022032 sec
      iterations=10000... time=0.220704 sec
      iterations=50000... time=1.10123 sec
      result: 44.6337 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1000... time=3.6e-06 sec
      iterations=10000... time=3.24e-05 sec
      iterations=100000... time=0.000321 sec
      iterations=1000000... time=0.00323225 sec
      iterations=10000000... time=0.0321564 sec
      iterations=100000000... time=0.322141 sec
      iterations=300000000... time=0.965411 sec
      iterations=600000000... time=1.93086 sec
      result: 0.402263 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1000... time=1.625e-05 sec
      iterations=10000... time=0.0001691 sec
      iterations=100000... time=0.0018147 sec
      iterations=1000000... time=0.0182769 sec
      iterations=10000000... time=0.182496 sec
      iterations=60000000... time=1.09881 sec
      result: 2.28918 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=4.1e-06 sec
      iterations=100... time=3.3e-05 sec
      iterations=1000... time=0.00024205 sec
      iterations=10000... time=0.00241995 sec
      iterations=100000... time=0.0243386 sec
      iterations=1000000... time=0.242721 sec
      iterations=5000000... time=1.21297 sec
      result: 151.957 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1... time=2.685e-05 sec
      iterations=10... time=0.0002128 sec
      iterations=100... time=0.00211325 sec
      iterations=1000... time=0.0211817 sec
      iterations=10000... time=0.212016 sec
      iterations=50000... time=1.05964 sec
      result: 46.3856 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*10^3 grid points, 2*16000 bytes):
      iterations=1... time=3.75e-06 sec
      iterations=10... time=3.605e-05 sec
      iterations=100... time=0.0003639 sec
      iterations=1000... time=0.0036725 sec
      iterations=10000... time=0.036772 sec
      iterations=100000... time=0.36959 sec
      iterations=300000... time=1.10945 sec
      result: 0.270404 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*31^3 grid points, 2*476656 bytes):
      iterations=1... time=0.0001304 sec
      iterations=10... time=0.0006605 sec
      iterations=100... time=0.00664316 sec
      iterations=1000... time=0.0662024 sec
      iterations=10000... time=0.663141 sec
      iterations=20000... time=1.32674 sec
      result: 0.449087 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      iterations=1... time=0.001323 sec
      iterations=10... time=0.0128552 sec
      iterations=100... time=0.125375 sec
      iterations=900... time=1.13785 sec
      result: 1.86086 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Feb  9 20:15:51 UTC 2023
+ echo Done.
Done.
  Elapsed time: 55.2 s
