Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: daq_gtx_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "daq_gtx_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "daq_gtx_top"
Output Format                      : NGC
Target Device                      : xc6vlx130t-1-ff1156

---- Source Options
Top Module Name                    : daq_gtx_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx_gtx.vhd" into library work
Parsing entity <daq_gtx_gtx>.
Parsing architecture <RTL> of entity <daq_gtx_gtx>.
Parsing VHDL file "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/frame_gen.vhd" into library work
Parsing entity <FRAME_GEN>.
Parsing architecture <RTL> of entity <frame_gen>.
Parsing VHDL file "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/frame_check.vhd" into library work
Parsing entity <FRAME_CHECK>.
Parsing architecture <RTL> of entity <frame_check>.
Parsing VHDL file "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx.vhd" into library work
Parsing entity <daq_gtx>.
Parsing architecture <RTL> of entity <daq_gtx>.
Parsing VHDL file "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx_top.vhd" into library work
Parsing entity <daq_gtx_top>.
Parsing architecture <RTL> of entity <daq_gtx_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <daq_gtx_top> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx_top.vhd" Line 598: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx_top.vhd" Line 599: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating entity <daq_gtx> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx.vhd" Line 237: Assignment to tied_to_vcc_i ignored, since the identifier is never used

Elaborating entity <daq_gtx_gtx> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx_gtx.vhd" Line 432: Assignment to rxchariscomma_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx_gtx.vhd" Line 434: Assignment to rxcharisk_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx_gtx.vhd" Line 437: Assignment to rxdisperr_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx_gtx.vhd" Line 439: Assignment to rxnotintable_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx_top.vhd" Line 878: Assignment to gtx0_txdata_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx_top.vhd" Line 881: Assignment to gtx0_txcharisk_float_i ignored, since the identifier is never used

Elaborating entity <FRAME_GEN> (architecture <RTL>) with generics from library <work>.

Elaborating entity <FRAME_CHECK> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/frame_check.vhd" Line 380: Assignment to rx_chanbond_seq_r3 ignored, since the identifier is never used
WARNING:HDLCompiler:89 - "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx_top.vhd" Line 401: <data_vio> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx_top.vhd" Line 416: <icon> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx_top.vhd" Line 429: <ila> remains a black-box since it has no binding entity.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <daq_gtx_top>.
    Related source file is "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx_top.vhd".
        EXAMPLE_CONFIG_INDEPENDENT_LANES = 1
        EXAMPLE_LANE_WITH_START_CHAR = 0
        EXAMPLE_WORDS_IN_BRAM = 512
        EXAMPLE_SIM_GTXRESET_SPEEDUP = 1
        EXAMPLE_USE_CHIPSCOPE = 1
    Set property "syn_black_box = true" for instance <chipscope.shared_vio_i>.
    Set property "syn_noprune = true" for instance <chipscope.shared_vio_i>.
    Set property "syn_black_box = true" for instance <chipscope.i_icon>.
    Set property "syn_noprune = true" for instance <chipscope.i_icon>.
    Set property "syn_black_box = true" for instance <chipscope.tx_data_vio_i>.
    Set property "syn_noprune = true" for instance <chipscope.tx_data_vio_i>.
    Set property "syn_black_box = true" for instance <chipscope.rx_data_vio_i>.
    Set property "syn_noprune = true" for instance <chipscope.rx_data_vio_i>.
    Set property "syn_black_box = true" for instance <chipscope.ila_i>.
    Set property "syn_noprune = true" for instance <chipscope.ila_i>.
    Set property "MAX_FANOUT = 1" for signal <gtx0_rxresetdone_i_r>.
WARNING:Xst:647 - Input <GTXTXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GTXRXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx_top.vhd" line 911: Output port <RX_ENCHAN_SYNC> of the instance <gtx0_frame_check> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx_top.vhd" line 911: Output port <INC_OUT> of the instance <gtx0_frame_check> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx_top.vhd" line 1032: Output port <sync_out> of the instance <chipscope.shared_vio_i> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <gtx0_rxresetdone_r>.
    Found 1-bit register for signal <gtx0_rxresetdone_r2>.
    Found 1-bit register for signal <gtx0_txresetdone_r>.
    Found 1-bit register for signal <gtx0_txresetdone_r2>.
    Found 1-bit register for signal <gtx0_rxresetdone_r3>.
    Found 1-bit register for signal <gtx0_rxresetdone_i_r>.
INFO:Xst:2774 - HDL ADVISOR - MAX_FANOUT property attached to signal gtx0_rxresetdone_i_r may hinder XST clustering optimizations.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <daq_gtx_top> synthesized.

Synthesizing Unit <daq_gtx>.
    Related source file is "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx.vhd".
        WRAPPER_SIM_GTXRESET_SPEEDUP = 1
INFO:Xst:3210 - "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx.vhd" line 251: Output port <TXPLLLKDET_OUT> of the instance <gtx0_daq_gtx_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <daq_gtx> synthesized.

Synthesizing Unit <daq_gtx_gtx>.
    Related source file is "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/daq_gtx_gtx.vhd".
        GTX_SIM_GTXRESET_SPEEDUP = 1
        GTX_TX_CLK_SOURCE = "RXPLL"
        GTX_POWER_SAVE = "0000110100"
    Summary:
	no macro.
Unit <daq_gtx_gtx> synthesized.

Synthesizing Unit <FRAME_GEN>.
    Related source file is "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/frame_gen.vhd".
        WORDS_IN_BRAM = 512
        MEM_00 = "0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000"
        MEM_01 = "0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111"
        MEM_02 = "0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111"
        MEM_03 = "0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111"
        MEM_04 = "0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111"
        MEM_05 = "0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111"
        MEM_06 = "0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111"
        MEM_07 = "0000000000000000011111100111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111"
        MEM_08 = "0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000"
        MEM_09 = "0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111"
        MEM_0A = "0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111"
        MEM_0B = "0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111"
        MEM_0C = "0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111"
        MEM_0D = "0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111"
        MEM_0E = "0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111"
        MEM_0F = "0000000000000000011111100111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111"
        MEM_10 = "0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000"
        MEM_11 = "0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111"
        MEM_12 = "0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111"
        MEM_13 = "0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111"
        MEM_14 = "0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111"
        MEM_15 = "0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111"
        MEM_16 = "0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111"
        MEM_17 = "0000000000000000011111100111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111"
        MEM_18 = "0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000"
        MEM_19 = "0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111"
        MEM_1A = "0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111"
        MEM_1B = "0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111"
        MEM_1C = "0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111"
        MEM_1D = "0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111"
        MEM_1E = "0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111"
        MEM_1F = "0000000000000000011111100111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111"
        MEM_20 = "0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000"
        MEM_21 = "0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111"
        MEM_22 = "0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111"
        MEM_23 = "0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111"
        MEM_24 = "0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111"
        MEM_25 = "0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111"
        MEM_26 = "0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111"
        MEM_27 = "0000000000000000011111100111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111"
        MEM_28 = "0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000"
        MEM_29 = "0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111"
        MEM_2A = "0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111"
        MEM_2B = "0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111"
        MEM_2C = "0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111"
        MEM_2D = "0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111"
        MEM_2E = "0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111"
        MEM_2F = "0000000000000000011111100111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111"
        MEM_30 = "0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000"
        MEM_31 = "0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111"
        MEM_32 = "0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111"
        MEM_33 = "0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111"
        MEM_34 = "0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111"
        MEM_35 = "0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111"
        MEM_36 = "0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111"
        MEM_37 = "0000000000000000011111100111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111"
        MEM_38 = "0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000"
        MEM_39 = "0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111"
        MEM_3A = "0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111"
        MEM_3B = "0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111"
        MEM_3C = "0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111"
        MEM_3D = "0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111"
        MEM_3E = "0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111"
        MEM_3F = "0000000000000000011111100111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111"
        MEMP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000"
        MEMP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000"
        MEMP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000"
        MEMP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000"
        MEMP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000"
        MEMP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000"
        MEMP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000"
        MEMP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000"
    Found 40-bit register for signal <TX_DATA>.
    Found 4-bit register for signal <TX_CHARISK>.
    Found 9-bit register for signal <read_counter_i>.
    Found 9-bit adder for signal <read_counter_i[8]_GND_26_o_add_2_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
Unit <FRAME_GEN> synthesized.

Synthesizing Unit <FRAME_CHECK>.
    Related source file is "/opt/evka/code/GEM/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/daq_gtx_example/frame_check.vhd".
        RX_DATA_WIDTH = 16
        RXCTRL_WIDTH = 2
        USE_COMMA = 1
        NONE_MSB_FIRST_DEC = 0
        COMMA_DOUBLE_DEC = 0
        CHANBOND_SEQ_LEN = 1
        WORDS_IN_BRAM = 512
        CONFIG_INDEPENDENT_LANES = 1
        START_OF_PACKET_CHAR = "0000001010111100"
        COMMA_DOUBLE_CHAR = "1111011000101000"
        MEM_00 = "0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000"
        MEM_01 = "0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111"
        MEM_02 = "0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111"
        MEM_03 = "0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111"
        MEM_04 = "0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111"
        MEM_05 = "0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111"
        MEM_06 = "0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111"
        MEM_07 = "0000000000000000011111100111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111"
        MEM_08 = "0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000"
        MEM_09 = "0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111"
        MEM_0A = "0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111"
        MEM_0B = "0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111"
        MEM_0C = "0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111"
        MEM_0D = "0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111"
        MEM_0E = "0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111"
        MEM_0F = "0000000000000000011111100111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111"
        MEM_10 = "0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000"
        MEM_11 = "0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111"
        MEM_12 = "0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111"
        MEM_13 = "0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111"
        MEM_14 = "0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111"
        MEM_15 = "0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111"
        MEM_16 = "0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111"
        MEM_17 = "0000000000000000011111100111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111"
        MEM_18 = "0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000"
        MEM_19 = "0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111"
        MEM_1A = "0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111"
        MEM_1B = "0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111"
        MEM_1C = "0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111"
        MEM_1D = "0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111"
        MEM_1E = "0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111"
        MEM_1F = "0000000000000000011111100111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111"
        MEM_20 = "0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000"
        MEM_21 = "0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111"
        MEM_22 = "0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111"
        MEM_23 = "0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111"
        MEM_24 = "0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111"
        MEM_25 = "0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111"
        MEM_26 = "0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111"
        MEM_27 = "0000000000000000011111100111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111"
        MEM_28 = "0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000"
        MEM_29 = "0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111"
        MEM_2A = "0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111"
        MEM_2B = "0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111"
        MEM_2C = "0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111"
        MEM_2D = "0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111"
        MEM_2E = "0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111"
        MEM_2F = "0000000000000000011111100111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111"
        MEM_30 = "0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000"
        MEM_31 = "0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111"
        MEM_32 = "0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111"
        MEM_33 = "0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111"
        MEM_34 = "0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111"
        MEM_35 = "0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111"
        MEM_36 = "0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111"
        MEM_37 = "0000000000000000011111100111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111"
        MEM_38 = "0000000000000000000011100000110100000000000000000000110000001011000000000000000000001010000010010000000000000000000010000000011100000000000000000000011000000101000000000000000000000100000000110000000000000000000000101011110000000000000000000000000100000000"
        MEM_39 = "0000000000000000000111100001110100000000000000000001110000011011000000000000000000011010000110010000000000000000000110000001011100000000000000000001011000010101000000000000000000010100000100110000000000000000000100100001000100000000000000000001000000001111"
        MEM_3A = "0000000000000000001011100010110100000000000000000010110000101011000000000000000000101010001010010000000000000000001010000010011100000000000000000010011000100101000000000000000000100100001000110000000000000000001000100010000100000000000000000010000000011111"
        MEM_3B = "0000000000000000001111100011110100000000000000000011110000111011000000000000000000111010001110010000000000000000001110000011011100000000000000000011011000110101000000000000000000110100001100110000000000000000001100100011000100000000000000000011000000101111"
        MEM_3C = "0000000000000000010011100100110100000000000000000100110001001011000000000000000001001010010010010000000000000000010010000100011100000000000000000100011001000101000000000000000001000100010000110000000000000000010000100100000100000000000000000100000000111111"
        MEM_3D = "0000000000000000010111100101110100000000000000000101110001011011000000000000000001011010010110010000000000000000010110000101011100000000000000000101011001010101000000000000000001010100010100110000000000000000010100100101000100000000000000000101000001001111"
        MEM_3E = "0000000000000000011011100110110100000000000000000110110001101011000000000000000001101010011010010000000000000000011010000110011100000000000000000110011001100101000000000000000001100100011000110000000000000000011000100110000100000000000000000110000001011111"
        MEM_3F = "0000000000000000011111100111110100000000000000000111110001111011000000000000000001111010011110010000000000000000011110000111011100000000000000000111011001110101000000000000000001110100011100110000000000000000011100100111000100000000000000000111000001101111"
        MEMP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000"
        MEMP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000"
        MEMP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000"
        MEMP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000"
        MEMP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000"
        MEMP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000"
        MEMP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000"
        MEMP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000"
WARNING:Xst:647 - Input <INC_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <RX_ENCHAN_SYNC> equivalent to <RX_ENMCOMMA_ALIGN> has been removed
    Register <RX_ENPCOMMA_ALIGN> equivalent to <RX_ENMCOMMA_ALIGN> has been removed
    Found 2-bit register for signal <rxctrl_r>.
    Found 1-bit register for signal <begin_r>.
    Found 1-bit register for signal <track_data_r>.
    Found 1-bit register for signal <data_error_detected_r>.
    Found 1-bit register for signal <start_of_packet_detected_r>.
    Found 1-bit register for signal <track_data_r2>.
    Found 1-bit register for signal <track_data_r3>.
    Found 1-bit register for signal <track_data_r4>.
    Found 16-bit register for signal <rx_data_r3>.
    Found 16-bit register for signal <rx_data_r2>.
    Found 16-bit register for signal <rx_data_r4>.
    Found 16-bit register for signal <rx_data_r5>.
    Found 16-bit register for signal <rx_data_r6>.
    Found 16-bit register for signal <rx_data_r7>.
    Found 16-bit register for signal <rx_data_r_track>.
    Found 2-bit register for signal <sel>.
    Found 2-bit register for signal <rxctrl_r2>.
    Found 2-bit register for signal <rxctrl_r3>.
    Found 1-bit register for signal <RX_ENMCOMMA_ALIGN>.
    Found 16-bit register for signal <bram_data_r<15:0>>.
    Found 1-bit register for signal <error_detected_r>.
    Found 9-bit register for signal <error_count_r>.
    Found 9-bit register for signal <read_counter_i>.
    Found 16-bit register for signal <rx_data_r>.
    Found 9-bit adder for signal <error_count_r[8]_GND_32_o_add_34_OUT> created at line 1241.
    Found 9-bit adder for signal <read_counter_i[8]_GND_32_o_add_40_OUT> created at line 1241.
    Found 16-bit comparator not equal for signal <n0077> created at line 552
    WARNING:Xst:2404 -  FFs/Latches <rx_chanbond_seq_r<0:0>> (without init value) have a constant value of 0 in block <FRAME_CHECK>.
    WARNING:Xst:2404 -  FFs/Latches <rx_chanbond_seq_r2<0:0>> (without init value) have a constant value of 0 in block <FRAME_CHECK>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 179 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <FRAME_CHECK> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 9-bit adder                                           : 3
# Registers                                            : 33
 1-bit register                                        : 15
 16-bit register                                       : 9
 2-bit register                                        : 4
 4-bit register                                        : 1
 40-bit register                                       : 1
 9-bit register                                        : 3
# Comparators                                          : 1
 16-bit comparator not equal                           : 1
# Multiplexers                                         : 1
 16-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <TX_DATA_32> in Unit <gtx0_frame_gen> is equivalent to the following 7 FFs/Latches, which will be removed : <TX_DATA_33> <TX_DATA_34> <TX_DATA_35> <TX_DATA_36> <TX_DATA_37> <TX_DATA_38> <TX_DATA_39> 
WARNING:Xst:1710 - FF/Latch <sel_1> (without init value) has a constant value of 0 in block <gtx0_frame_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <TX_CHARISK_2> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_CHARISK_3> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_16> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_17> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_18> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_19> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_20> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_21> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_22> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_23> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_24> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_25> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_26> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_27> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_28> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_29> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_30> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_31> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2677 - Node <TX_DATA_32> of sequential type is unconnected in block <gtx0_frame_gen>.
WARNING:Xst:2404 -  FFs/Latches <TX_DATA<39:32>> (without init value) have a constant value of 0 in block <FRAME_GEN>.

Synthesizing (advanced) Unit <FRAME_CHECK>.
The following registers are absorbed into counter <error_count_r>: 1 register on signal <error_count_r>.
The following registers are absorbed into counter <read_counter_i>: 1 register on signal <read_counter_i>.
Unit <FRAME_CHECK> synthesized (advanced).

Synthesizing (advanced) Unit <FRAME_GEN>.
The following registers are absorbed into counter <read_counter_i>: 1 register on signal <read_counter_i>.
Unit <FRAME_GEN> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 9-bit up counter                                      : 3
# Registers                                            : 204
 Flip-Flops                                            : 204
# Comparators                                          : 1
 16-bit comparator not equal                           : 1
# Multiplexers                                         : 1
 16-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <sel_1> (without init value) has a constant value of 0 in block <FRAME_CHECK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <error_count_r_8> of sequential type is unconnected in block <FRAME_CHECK>.
INFO:Xst:1901 - Instance dual_port_block_ram_i in unit dual_port_block_ram_i of type RAMB16_S36_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance dual_port_block_ram_i in unit dual_port_block_ram_i of type RAMB16_S36_S36 has been replaced by RAMB36E1

Optimizing unit <daq_gtx_top> ...

Optimizing unit <FRAME_CHECK> ...

Optimizing unit <FRAME_GEN> ...
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_31> of sequential type is unconnected in block <daq_gtx_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_30> of sequential type is unconnected in block <daq_gtx_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_29> of sequential type is unconnected in block <daq_gtx_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_28> of sequential type is unconnected in block <daq_gtx_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_27> of sequential type is unconnected in block <daq_gtx_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_26> of sequential type is unconnected in block <daq_gtx_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_25> of sequential type is unconnected in block <daq_gtx_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_24> of sequential type is unconnected in block <daq_gtx_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_23> of sequential type is unconnected in block <daq_gtx_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_22> of sequential type is unconnected in block <daq_gtx_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_21> of sequential type is unconnected in block <daq_gtx_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_20> of sequential type is unconnected in block <daq_gtx_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_19> of sequential type is unconnected in block <daq_gtx_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_18> of sequential type is unconnected in block <daq_gtx_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_17> of sequential type is unconnected in block <daq_gtx_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_DATA_16> of sequential type is unconnected in block <daq_gtx_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_CHARISK_3> of sequential type is unconnected in block <daq_gtx_top>.
WARNING:Xst:2677 - Node <gtx0_frame_gen/TX_CHARISK_2> of sequential type is unconnected in block <daq_gtx_top>.
WARNING:Xst:1293 - FF/Latch <gtx0_frame_check/register_chan_seq[0].case_i_equal_to_0.rx_chanbond_reg_0> has a constant value of 0 in block <daq_gtx_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <gtx0_frame_check/register_chan_seq[0].case_i_equal_to_0.rx_chanbond_reg_0> has a constant value of 0 in block <daq_gtx_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <gtx0_frame_check/register_chan_seq[0].case_i_equal_to_0.rx_chanbond_reg_0> has a constant value of 0 in block <daq_gtx_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:1293 - FF/Latch <gtx0_frame_check/register_chan_seq[0].case_i_equal_to_0.rx_chanbond_reg_0> has a constant value of 0 in block <daq_gtx_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <gtx0_frame_check/register_chan_seq[0].case_i_equal_to_0.rx_chanbond_reg_0> has a constant value of 0 in block <daq_gtx_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <gtx0_frame_check/register_chan_seq[0].case_i_equal_to_0.rx_chanbond_reg_0> has a constant value of 0 in block <daq_gtx_top>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block daq_gtx_top, actual ratio is 0.
WARNING:Xst:1293 - FF/Latch <gtx0_frame_check/register_chan_seq[0].case_i_equal_to_0.rx_chanbond_reg_0> has a constant value of 0 in block <daq_gtx_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <gtx0_frame_check/register_chan_seq[0].case_i_equal_to_0.rx_chanbond_reg_0> has a constant value of 0 in block <daq_gtx_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <gtx0_frame_check/register_chan_seq[0].case_i_equal_to_0.rx_chanbond_reg_0> has a constant value of 0 in block <daq_gtx_top>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

Processing Unit <daq_gtx_top> :
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_15>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_14>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_13>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_12>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_11>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_10>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_9>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_8>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_7>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_6>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_5>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_4>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_3>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_2>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_1>.
	Found 5-bit shift register for signal <gtx0_frame_check/rx_data_r_track_0>.
	Found 3-bit shift register for signal <gtx0_frame_check/track_data_r4>.
Unit <daq_gtx_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128
# Shift Registers                                      : 17
 3-bit shift register                                  : 1
 5-bit shift register                                  : 16

=========================================================================
WARNING:Xst:1293 - FF/Latch <gtx0_frame_check/register_chan_seq[0].case_i_equal_to_0.rx_chanbond_reg_0> has a constant value of 0 in block <daq_gtx_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <gtx0_frame_check/register_chan_seq[0].case_i_equal_to_0.rx_chanbond_reg_0> has a constant value of 0 in block <daq_gtx_top>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : daq_gtx_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 168
#      GND                         : 3
#      INV                         : 5
#      LUT1                        : 23
#      LUT2                        : 39
#      LUT3                        : 20
#      LUT4                        : 2
#      LUT5                        : 4
#      LUT6                        : 13
#      MUXCY                       : 30
#      VCC                         : 3
#      XORCY                       : 26
# FlipFlops/Latches                : 165
#      FD                          : 59
#      FDC                         : 4
#      FDE                         : 17
#      FDR                         : 56
#      FDRE                        : 28
#      FDS                         : 1
# RAMS                             : 2
#      RAMB36E1                    : 2
# Shift Registers                  : 17
#      SRLC16E                     : 17
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 8
#      IBUF                        : 4
#      IBUFDS_GTXE1                : 1
#      OBUF                        : 3
# GigabitIOs                       : 1
#      GTXE1                       : 1
# Others                           : 5
#      data_vio                    : 3
#      icon                        : 1
#      ila                         : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx130tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:             165  out of  160000     0%  
 Number of Slice LUTs:                  123  out of  80000     0%  
    Number used as Logic:               106  out of  80000     0%  
    Number used as Memory:               17  out of  27840     0%  
       Number used as SRL:               17

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    206
   Number with an unused Flip Flop:      41  out of    206    19%  
   Number with an unused LUT:            83  out of    206    40%  
   Number of fully used LUT-FF pairs:    82  out of    206    39%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   7  out of    600     1%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    264     0%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                             | Load  |
-----------------------------------+-------------------------------------------------------------------+-------+
gtx0_txoutclk_i                    | BUFG                                                              | 184   |
tied_to_ground_i                   | NONE(gtx0_frame_check/dual_port_block_ram_i/dual_port_block_ram_i)| 2     |
-----------------------------------+-------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------+
Control Signal                                                                             | Buffer(FF name)                                                   | Load  |
-------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------+
gtx0_frame_check/dual_port_block_ram_i/N1(gtx0_frame_check/dual_port_block_ram_i/XST_VCC:P)| NONE(gtx0_frame_check/dual_port_block_ram_i/dual_port_block_ram_i)| 124   |
gtx0_frame_gen/dual_port_block_ram_i/N1(gtx0_frame_gen/dual_port_block_ram_i/XST_VCC:P)    | NONE(gtx0_frame_gen/dual_port_block_ram_i/dual_port_block_ram_i)  | 124   |
gtx0_frame_check/dual_port_block_ram_i/N0(gtx0_frame_check/dual_port_block_ram_i/XST_GND:G)| NONE(gtx0_frame_check/dual_port_block_ram_i/dual_port_block_ram_i)| 72    |
gtx0_frame_gen/dual_port_block_ram_i/N0(gtx0_frame_gen/dual_port_block_ram_i/XST_GND:G)    | NONE(gtx0_frame_gen/dual_port_block_ram_i/dual_port_block_ram_i)  | 72    |
-------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.483ns (Maximum Frequency: 402.739MHz)
   Minimum input arrival time before clock: 1.794ns
   Maximum output required time after clock: 0.810ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'gtx0_txoutclk_i'
  Clock period: 2.483ns (frequency: 402.739MHz)
  Total number of paths / destination ports: 703 / 272
-------------------------------------------------------------------------
Delay:               2.483ns (Levels of Logic = 1)
  Source:            gtx0_frame_check/dual_port_block_ram_i/dual_port_block_ram_i (RAM)
  Destination:       gtx0_frame_check/bram_data_r_15 (FF)
  Source Clock:      gtx0_txoutclk_i rising
  Destination Clock: gtx0_txoutclk_i rising

  Data Path: gtx0_frame_check/dual_port_block_ram_i/dual_port_block_ram_i to gtx0_frame_check/bram_data_r_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36E1:CLKARDCLK->DOADO15    1   2.073   0.399  dual_port_block_ram_i (DOA15)
     end scope: 'gtx0_frame_check/dual_port_block_ram_i:DOA15'
     FD:D                      0.011          gtx0_frame_check/bram_data_r_15
    ----------------------------------------
    Total                      2.483ns (2.084ns logic, 0.399ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gtx0_txoutclk_i'
  Total number of paths / destination ports: 105 / 105
-------------------------------------------------------------------------
Offset:              1.794ns (Levels of Logic = 3)
  Source:            chipscope.shared_vio_i:async_out<28> (PAD)
  Destination:       gtx0_frame_check/sel_0 (FF)
  Destination Clock: gtx0_txoutclk_i rising

  Data Path: chipscope.shared_vio_i:async_out<28> to gtx0_frame_check/sel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    data_vio:async_out<28>    4   0.000   0.511  chipscope.shared_vio_i (shared_vio_out_i<28>)
     LUT2:I0->O           66   0.068   0.651  gtx0_rx_system_reset_c1 (gtx0_rx_system_reset_c)
     LUT6:I4->O            1   0.068   0.417  gtx0_frame_check/Reset_OR_DriverANDClockEnable1 (gtx0_frame_check/Reset_OR_DriverANDClockEnable)
     LUT6:I5->O            1   0.068   0.000  gtx0_frame_check/sel_0_rstpot (gtx0_frame_check/sel_0_rstpot)
     FD:D                      0.011          gtx0_frame_check/sel_0
    ----------------------------------------
    Total                      1.794ns (0.215ns logic, 1.579ns route)
                                       (12.0% logic, 88.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gtx0_txoutclk_i'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              0.810ns (Levels of Logic = 1)
  Source:            gtx0_frame_check/track_data_r (FF)
  Destination:       TRACK_DATA_OUT (PAD)
  Source Clock:      gtx0_txoutclk_i rising

  Data Path: gtx0_frame_check/track_data_r to TRACK_DATA_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.375   0.432  gtx0_frame_check/track_data_r (gtx0_frame_check/track_data_r)
     OBUF:I->O                 0.003          TRACK_DATA_OUT_OBUF (TRACK_DATA_OUT)
    ----------------------------------------
    Total                      0.810ns (0.378ns logic, 0.432ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock gtx0_txoutclk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gtx0_txoutclk_i|    2.483|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 7.68 secs
 
--> 


Total memory usage is 527812 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   70 (   0 filtered)
Number of infos    :    9 (   0 filtered)

