INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_DataMemory_0_0/src/VeSPA_RAM/sim/VeSPA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VeSPA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/561f/src/SlaveInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SlaveInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_DataMemory_0_0/sim/vespa_soc_DataMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vespa_soc_DataMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_vespa_cpu_0_0/src/code_memory/sim/code_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_vespa_cpu_0_0/src/RAM32X32B/sim/RAM32X32B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X32B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module check_cond
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8873/src/vespa_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vespa_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_vespa_cpu_0_0/sim/vespa_soc_vespa_cpu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vespa_soc_vespa_cpu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartBaudRate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UartBaudRate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartRx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UartRx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartTx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UartTx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_UartSlave_0_0/sim/vespa_soc_UartSlave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vespa_soc_UartSlave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/cc2e/src/ps2_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_new
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/cc2e/src/custom_ps2_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_ps2_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_PS2_Slave_0_0/sim/vespa_soc_PS2_Slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vespa_soc_PS2_Slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8a77/src/interruptController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interruptController
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8a77/src/interruptController_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interruptController_wrapper
WARNING: [VRFC 10-2938] 'r_ea' is already implicitly declared on line 50 [/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8a77/src/interruptController_wrapper.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_interruptControllerS_0_0/sim/vespa_soc_interruptControllerS_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vespa_soc_interruptControllerS_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d598/src/CustomInterconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CustomInterconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_CustomInterconnect_0_0/sim/vespa_soc_CustomInterconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vespa_soc_CustomInterconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/371b/src/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/371b/src/timerSlave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timerSlave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_timerSlave_0_0/sim/vespa_soc_timerSlave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vespa_soc_timerSlave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/sim/vespa_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vespa_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/def4ltt/Git/VeSPA/Vivado/vespa_soc/vespa_soc.srcs/sim_1/new/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
