
001Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f4c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  080070dc  080070dc  000170dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007274  08007274  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08007274  08007274  00017274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800727c  0800727c  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800727c  0800727c  0001727c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007280  08007280  00017280  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08007284  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          0001a884  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2001a8fc  2001a8fc  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   000143e8  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d5e  00000000  00000000  00034490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012d0  00000000  00000000  000371f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001158  00000000  00000000  000384c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000238c5  00000000  00000000  00039618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000154c8  00000000  00000000  0005cedd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7a02  00000000  00000000  000723a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00149da7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000052ac  00000000  00000000  00149df8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080070c4 	.word	0x080070c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	080070c4 	.word	0x080070c4

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20019314 	.word	0x20019314
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b974 	b.w	8000610 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	468e      	mov	lr, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	d14d      	bne.n	80003ea <__udivmoddi4+0xaa>
 800034e:	428a      	cmp	r2, r1
 8000350:	4694      	mov	ip, r2
 8000352:	d969      	bls.n	8000428 <__udivmoddi4+0xe8>
 8000354:	fab2 f282 	clz	r2, r2
 8000358:	b152      	cbz	r2, 8000370 <__udivmoddi4+0x30>
 800035a:	fa01 f302 	lsl.w	r3, r1, r2
 800035e:	f1c2 0120 	rsb	r1, r2, #32
 8000362:	fa20 f101 	lsr.w	r1, r0, r1
 8000366:	fa0c fc02 	lsl.w	ip, ip, r2
 800036a:	ea41 0e03 	orr.w	lr, r1, r3
 800036e:	4094      	lsls	r4, r2
 8000370:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000374:	0c21      	lsrs	r1, r4, #16
 8000376:	fbbe f6f8 	udiv	r6, lr, r8
 800037a:	fa1f f78c 	uxth.w	r7, ip
 800037e:	fb08 e316 	mls	r3, r8, r6, lr
 8000382:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000386:	fb06 f107 	mul.w	r1, r6, r7
 800038a:	4299      	cmp	r1, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x64>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f106 30ff 	add.w	r0, r6, #4294967295
 8000396:	f080 811f 	bcs.w	80005d8 <__udivmoddi4+0x298>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 811c 	bls.w	80005d8 <__udivmoddi4+0x298>
 80003a0:	3e02      	subs	r6, #2
 80003a2:	4463      	add	r3, ip
 80003a4:	1a5b      	subs	r3, r3, r1
 80003a6:	b2a4      	uxth	r4, r4
 80003a8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003ac:	fb08 3310 	mls	r3, r8, r0, r3
 80003b0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b4:	fb00 f707 	mul.w	r7, r0, r7
 80003b8:	42a7      	cmp	r7, r4
 80003ba:	d90a      	bls.n	80003d2 <__udivmoddi4+0x92>
 80003bc:	eb1c 0404 	adds.w	r4, ip, r4
 80003c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c4:	f080 810a 	bcs.w	80005dc <__udivmoddi4+0x29c>
 80003c8:	42a7      	cmp	r7, r4
 80003ca:	f240 8107 	bls.w	80005dc <__udivmoddi4+0x29c>
 80003ce:	4464      	add	r4, ip
 80003d0:	3802      	subs	r0, #2
 80003d2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003d6:	1be4      	subs	r4, r4, r7
 80003d8:	2600      	movs	r6, #0
 80003da:	b11d      	cbz	r5, 80003e4 <__udivmoddi4+0xa4>
 80003dc:	40d4      	lsrs	r4, r2
 80003de:	2300      	movs	r3, #0
 80003e0:	e9c5 4300 	strd	r4, r3, [r5]
 80003e4:	4631      	mov	r1, r6
 80003e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d909      	bls.n	8000402 <__udivmoddi4+0xc2>
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	f000 80ef 	beq.w	80005d2 <__udivmoddi4+0x292>
 80003f4:	2600      	movs	r6, #0
 80003f6:	e9c5 0100 	strd	r0, r1, [r5]
 80003fa:	4630      	mov	r0, r6
 80003fc:	4631      	mov	r1, r6
 80003fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000402:	fab3 f683 	clz	r6, r3
 8000406:	2e00      	cmp	r6, #0
 8000408:	d14a      	bne.n	80004a0 <__udivmoddi4+0x160>
 800040a:	428b      	cmp	r3, r1
 800040c:	d302      	bcc.n	8000414 <__udivmoddi4+0xd4>
 800040e:	4282      	cmp	r2, r0
 8000410:	f200 80f9 	bhi.w	8000606 <__udivmoddi4+0x2c6>
 8000414:	1a84      	subs	r4, r0, r2
 8000416:	eb61 0303 	sbc.w	r3, r1, r3
 800041a:	2001      	movs	r0, #1
 800041c:	469e      	mov	lr, r3
 800041e:	2d00      	cmp	r5, #0
 8000420:	d0e0      	beq.n	80003e4 <__udivmoddi4+0xa4>
 8000422:	e9c5 4e00 	strd	r4, lr, [r5]
 8000426:	e7dd      	b.n	80003e4 <__udivmoddi4+0xa4>
 8000428:	b902      	cbnz	r2, 800042c <__udivmoddi4+0xec>
 800042a:	deff      	udf	#255	; 0xff
 800042c:	fab2 f282 	clz	r2, r2
 8000430:	2a00      	cmp	r2, #0
 8000432:	f040 8092 	bne.w	800055a <__udivmoddi4+0x21a>
 8000436:	eba1 010c 	sub.w	r1, r1, ip
 800043a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800043e:	fa1f fe8c 	uxth.w	lr, ip
 8000442:	2601      	movs	r6, #1
 8000444:	0c20      	lsrs	r0, r4, #16
 8000446:	fbb1 f3f7 	udiv	r3, r1, r7
 800044a:	fb07 1113 	mls	r1, r7, r3, r1
 800044e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000452:	fb0e f003 	mul.w	r0, lr, r3
 8000456:	4288      	cmp	r0, r1
 8000458:	d908      	bls.n	800046c <__udivmoddi4+0x12c>
 800045a:	eb1c 0101 	adds.w	r1, ip, r1
 800045e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x12a>
 8000464:	4288      	cmp	r0, r1
 8000466:	f200 80cb 	bhi.w	8000600 <__udivmoddi4+0x2c0>
 800046a:	4643      	mov	r3, r8
 800046c:	1a09      	subs	r1, r1, r0
 800046e:	b2a4      	uxth	r4, r4
 8000470:	fbb1 f0f7 	udiv	r0, r1, r7
 8000474:	fb07 1110 	mls	r1, r7, r0, r1
 8000478:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800047c:	fb0e fe00 	mul.w	lr, lr, r0
 8000480:	45a6      	cmp	lr, r4
 8000482:	d908      	bls.n	8000496 <__udivmoddi4+0x156>
 8000484:	eb1c 0404 	adds.w	r4, ip, r4
 8000488:	f100 31ff 	add.w	r1, r0, #4294967295
 800048c:	d202      	bcs.n	8000494 <__udivmoddi4+0x154>
 800048e:	45a6      	cmp	lr, r4
 8000490:	f200 80bb 	bhi.w	800060a <__udivmoddi4+0x2ca>
 8000494:	4608      	mov	r0, r1
 8000496:	eba4 040e 	sub.w	r4, r4, lr
 800049a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800049e:	e79c      	b.n	80003da <__udivmoddi4+0x9a>
 80004a0:	f1c6 0720 	rsb	r7, r6, #32
 80004a4:	40b3      	lsls	r3, r6
 80004a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80004aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80004ae:	fa20 f407 	lsr.w	r4, r0, r7
 80004b2:	fa01 f306 	lsl.w	r3, r1, r6
 80004b6:	431c      	orrs	r4, r3
 80004b8:	40f9      	lsrs	r1, r7
 80004ba:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004be:	fa00 f306 	lsl.w	r3, r0, r6
 80004c2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004c6:	0c20      	lsrs	r0, r4, #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fb09 1118 	mls	r1, r9, r8, r1
 80004d0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004d4:	fb08 f00e 	mul.w	r0, r8, lr
 80004d8:	4288      	cmp	r0, r1
 80004da:	fa02 f206 	lsl.w	r2, r2, r6
 80004de:	d90b      	bls.n	80004f8 <__udivmoddi4+0x1b8>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004e8:	f080 8088 	bcs.w	80005fc <__udivmoddi4+0x2bc>
 80004ec:	4288      	cmp	r0, r1
 80004ee:	f240 8085 	bls.w	80005fc <__udivmoddi4+0x2bc>
 80004f2:	f1a8 0802 	sub.w	r8, r8, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1a09      	subs	r1, r1, r0
 80004fa:	b2a4      	uxth	r4, r4
 80004fc:	fbb1 f0f9 	udiv	r0, r1, r9
 8000500:	fb09 1110 	mls	r1, r9, r0, r1
 8000504:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000508:	fb00 fe0e 	mul.w	lr, r0, lr
 800050c:	458e      	cmp	lr, r1
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x1e2>
 8000510:	eb1c 0101 	adds.w	r1, ip, r1
 8000514:	f100 34ff 	add.w	r4, r0, #4294967295
 8000518:	d26c      	bcs.n	80005f4 <__udivmoddi4+0x2b4>
 800051a:	458e      	cmp	lr, r1
 800051c:	d96a      	bls.n	80005f4 <__udivmoddi4+0x2b4>
 800051e:	3802      	subs	r0, #2
 8000520:	4461      	add	r1, ip
 8000522:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000526:	fba0 9402 	umull	r9, r4, r0, r2
 800052a:	eba1 010e 	sub.w	r1, r1, lr
 800052e:	42a1      	cmp	r1, r4
 8000530:	46c8      	mov	r8, r9
 8000532:	46a6      	mov	lr, r4
 8000534:	d356      	bcc.n	80005e4 <__udivmoddi4+0x2a4>
 8000536:	d053      	beq.n	80005e0 <__udivmoddi4+0x2a0>
 8000538:	b15d      	cbz	r5, 8000552 <__udivmoddi4+0x212>
 800053a:	ebb3 0208 	subs.w	r2, r3, r8
 800053e:	eb61 010e 	sbc.w	r1, r1, lr
 8000542:	fa01 f707 	lsl.w	r7, r1, r7
 8000546:	fa22 f306 	lsr.w	r3, r2, r6
 800054a:	40f1      	lsrs	r1, r6
 800054c:	431f      	orrs	r7, r3
 800054e:	e9c5 7100 	strd	r7, r1, [r5]
 8000552:	2600      	movs	r6, #0
 8000554:	4631      	mov	r1, r6
 8000556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	40d8      	lsrs	r0, r3
 8000560:	fa0c fc02 	lsl.w	ip, ip, r2
 8000564:	fa21 f303 	lsr.w	r3, r1, r3
 8000568:	4091      	lsls	r1, r2
 800056a:	4301      	orrs	r1, r0
 800056c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000570:	fa1f fe8c 	uxth.w	lr, ip
 8000574:	fbb3 f0f7 	udiv	r0, r3, r7
 8000578:	fb07 3610 	mls	r6, r7, r0, r3
 800057c:	0c0b      	lsrs	r3, r1, #16
 800057e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000582:	fb00 f60e 	mul.w	r6, r0, lr
 8000586:	429e      	cmp	r6, r3
 8000588:	fa04 f402 	lsl.w	r4, r4, r2
 800058c:	d908      	bls.n	80005a0 <__udivmoddi4+0x260>
 800058e:	eb1c 0303 	adds.w	r3, ip, r3
 8000592:	f100 38ff 	add.w	r8, r0, #4294967295
 8000596:	d22f      	bcs.n	80005f8 <__udivmoddi4+0x2b8>
 8000598:	429e      	cmp	r6, r3
 800059a:	d92d      	bls.n	80005f8 <__udivmoddi4+0x2b8>
 800059c:	3802      	subs	r0, #2
 800059e:	4463      	add	r3, ip
 80005a0:	1b9b      	subs	r3, r3, r6
 80005a2:	b289      	uxth	r1, r1
 80005a4:	fbb3 f6f7 	udiv	r6, r3, r7
 80005a8:	fb07 3316 	mls	r3, r7, r6, r3
 80005ac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005b0:	fb06 f30e 	mul.w	r3, r6, lr
 80005b4:	428b      	cmp	r3, r1
 80005b6:	d908      	bls.n	80005ca <__udivmoddi4+0x28a>
 80005b8:	eb1c 0101 	adds.w	r1, ip, r1
 80005bc:	f106 38ff 	add.w	r8, r6, #4294967295
 80005c0:	d216      	bcs.n	80005f0 <__udivmoddi4+0x2b0>
 80005c2:	428b      	cmp	r3, r1
 80005c4:	d914      	bls.n	80005f0 <__udivmoddi4+0x2b0>
 80005c6:	3e02      	subs	r6, #2
 80005c8:	4461      	add	r1, ip
 80005ca:	1ac9      	subs	r1, r1, r3
 80005cc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005d0:	e738      	b.n	8000444 <__udivmoddi4+0x104>
 80005d2:	462e      	mov	r6, r5
 80005d4:	4628      	mov	r0, r5
 80005d6:	e705      	b.n	80003e4 <__udivmoddi4+0xa4>
 80005d8:	4606      	mov	r6, r0
 80005da:	e6e3      	b.n	80003a4 <__udivmoddi4+0x64>
 80005dc:	4618      	mov	r0, r3
 80005de:	e6f8      	b.n	80003d2 <__udivmoddi4+0x92>
 80005e0:	454b      	cmp	r3, r9
 80005e2:	d2a9      	bcs.n	8000538 <__udivmoddi4+0x1f8>
 80005e4:	ebb9 0802 	subs.w	r8, r9, r2
 80005e8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005ec:	3801      	subs	r0, #1
 80005ee:	e7a3      	b.n	8000538 <__udivmoddi4+0x1f8>
 80005f0:	4646      	mov	r6, r8
 80005f2:	e7ea      	b.n	80005ca <__udivmoddi4+0x28a>
 80005f4:	4620      	mov	r0, r4
 80005f6:	e794      	b.n	8000522 <__udivmoddi4+0x1e2>
 80005f8:	4640      	mov	r0, r8
 80005fa:	e7d1      	b.n	80005a0 <__udivmoddi4+0x260>
 80005fc:	46d0      	mov	r8, sl
 80005fe:	e77b      	b.n	80004f8 <__udivmoddi4+0x1b8>
 8000600:	3b02      	subs	r3, #2
 8000602:	4461      	add	r1, ip
 8000604:	e732      	b.n	800046c <__udivmoddi4+0x12c>
 8000606:	4630      	mov	r0, r6
 8000608:	e709      	b.n	800041e <__udivmoddi4+0xde>
 800060a:	4464      	add	r4, ip
 800060c:	3802      	subs	r0, #2
 800060e:	e742      	b.n	8000496 <__udivmoddi4+0x156>

08000610 <__aeabi_idiv0>:
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop

08000614 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b086      	sub	sp, #24
 8000618:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800061a:	f000 fb35 	bl	8000c88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800061e:	f000 f839 	bl	8000694 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000622:	f000 f8a1 	bl	8000768 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */


  //Enable the CYCCNT counter
  DWT_CTRL |= ( 1<<0 );
 8000626:	4b14      	ldr	r3, [pc, #80]	; (8000678 <main+0x64>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4a13      	ldr	r2, [pc, #76]	; (8000678 <main+0x64>)
 800062c:	f043 0301 	orr.w	r3, r3, #1
 8000630:	6013      	str	r3, [r2, #0]

  SEGGER_SYSVIEW_Conf();
 8000632:	f003 ffcf 	bl	80045d4 <SEGGER_SYSVIEW_Conf>

  SEGGER_SYSVIEW_Start();
 8000636:	f005 fa99 	bl	8005b6c <SEGGER_SYSVIEW_Start>

  status = xTaskCreate(task1_handler, "Task-1", 200, "Hello World from Task-1", 2, &task1_handle);
 800063a:	f107 0308 	add.w	r3, r7, #8
 800063e:	9301      	str	r3, [sp, #4]
 8000640:	2302      	movs	r3, #2
 8000642:	9300      	str	r3, [sp, #0]
 8000644:	4b0d      	ldr	r3, [pc, #52]	; (800067c <main+0x68>)
 8000646:	22c8      	movs	r2, #200	; 0xc8
 8000648:	490d      	ldr	r1, [pc, #52]	; (8000680 <main+0x6c>)
 800064a:	480e      	ldr	r0, [pc, #56]	; (8000684 <main+0x70>)
 800064c:	f002 f902 	bl	8002854 <xTaskCreate>
 8000650:	60f8      	str	r0, [r7, #12]

  configASSERT(status = pdPASS);
 8000652:	2301      	movs	r3, #1
 8000654:	60fb      	str	r3, [r7, #12]

  status = xTaskCreate(task2_handler, "Task-2", 200, "Hello World from Task-2", 2, &task2_handle);
 8000656:	1d3b      	adds	r3, r7, #4
 8000658:	9301      	str	r3, [sp, #4]
 800065a:	2302      	movs	r3, #2
 800065c:	9300      	str	r3, [sp, #0]
 800065e:	4b0a      	ldr	r3, [pc, #40]	; (8000688 <main+0x74>)
 8000660:	22c8      	movs	r2, #200	; 0xc8
 8000662:	490a      	ldr	r1, [pc, #40]	; (800068c <main+0x78>)
 8000664:	480a      	ldr	r0, [pc, #40]	; (8000690 <main+0x7c>)
 8000666:	f002 f8f5 	bl	8002854 <xTaskCreate>
 800066a:	60f8      	str	r0, [r7, #12]

  configASSERT(status = pdPASS);
 800066c:	2301      	movs	r3, #1
 800066e:	60fb      	str	r3, [r7, #12]

  //start the FreeRTOS scheduler
  vTaskStartScheduler();
 8000670:	f002 fa7c 	bl	8002b6c <vTaskStartScheduler>
  /* USER CODE END 2 */


  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000674:	e7fe      	b.n	8000674 <main+0x60>
 8000676:	bf00      	nop
 8000678:	e0001000 	.word	0xe0001000
 800067c:	080070dc 	.word	0x080070dc
 8000680:	080070f4 	.word	0x080070f4
 8000684:	08000a25 	.word	0x08000a25
 8000688:	080070fc 	.word	0x080070fc
 800068c:	08007114 	.word	0x08007114
 8000690:	08000a61 	.word	0x08000a61

08000694 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b094      	sub	sp, #80	; 0x50
 8000698:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800069a:	f107 0320 	add.w	r3, r7, #32
 800069e:	2230      	movs	r2, #48	; 0x30
 80006a0:	2100      	movs	r1, #0
 80006a2:	4618      	mov	r0, r3
 80006a4:	f006 f884 	bl	80067b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a8:	f107 030c 	add.w	r3, r7, #12
 80006ac:	2200      	movs	r2, #0
 80006ae:	601a      	str	r2, [r3, #0]
 80006b0:	605a      	str	r2, [r3, #4]
 80006b2:	609a      	str	r2, [r3, #8]
 80006b4:	60da      	str	r2, [r3, #12]
 80006b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006b8:	2300      	movs	r3, #0
 80006ba:	60bb      	str	r3, [r7, #8]
 80006bc:	4b28      	ldr	r3, [pc, #160]	; (8000760 <SystemClock_Config+0xcc>)
 80006be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006c0:	4a27      	ldr	r2, [pc, #156]	; (8000760 <SystemClock_Config+0xcc>)
 80006c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006c6:	6413      	str	r3, [r2, #64]	; 0x40
 80006c8:	4b25      	ldr	r3, [pc, #148]	; (8000760 <SystemClock_Config+0xcc>)
 80006ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006d0:	60bb      	str	r3, [r7, #8]
 80006d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006d4:	2300      	movs	r3, #0
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	4b22      	ldr	r3, [pc, #136]	; (8000764 <SystemClock_Config+0xd0>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4a21      	ldr	r2, [pc, #132]	; (8000764 <SystemClock_Config+0xd0>)
 80006de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006e2:	6013      	str	r3, [r2, #0]
 80006e4:	4b1f      	ldr	r3, [pc, #124]	; (8000764 <SystemClock_Config+0xd0>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006ec:	607b      	str	r3, [r7, #4]
 80006ee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006f0:	2302      	movs	r3, #2
 80006f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006f4:	2301      	movs	r3, #1
 80006f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f8:	2310      	movs	r3, #16
 80006fa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006fc:	2302      	movs	r3, #2
 80006fe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000700:	2300      	movs	r3, #0
 8000702:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000704:	2308      	movs	r3, #8
 8000706:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000708:	2332      	movs	r3, #50	; 0x32
 800070a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800070c:	2304      	movs	r3, #4
 800070e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000710:	2307      	movs	r3, #7
 8000712:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000714:	f107 0320 	add.w	r3, r7, #32
 8000718:	4618      	mov	r0, r3
 800071a:	f000 fd8f 	bl	800123c <HAL_RCC_OscConfig>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000724:	f000 f9cc 	bl	8000ac0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000728:	230f      	movs	r3, #15
 800072a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800072c:	2302      	movs	r3, #2
 800072e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000730:	2300      	movs	r3, #0
 8000732:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000734:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000738:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800073a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800073e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000740:	f107 030c 	add.w	r3, r7, #12
 8000744:	2100      	movs	r1, #0
 8000746:	4618      	mov	r0, r3
 8000748:	f000 fff0 	bl	800172c <HAL_RCC_ClockConfig>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000752:	f000 f9b5 	bl	8000ac0 <Error_Handler>
  }
}
 8000756:	bf00      	nop
 8000758:	3750      	adds	r7, #80	; 0x50
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	40023800 	.word	0x40023800
 8000764:	40007000 	.word	0x40007000

08000768 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b08c      	sub	sp, #48	; 0x30
 800076c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800076e:	f107 031c 	add.w	r3, r7, #28
 8000772:	2200      	movs	r2, #0
 8000774:	601a      	str	r2, [r3, #0]
 8000776:	605a      	str	r2, [r3, #4]
 8000778:	609a      	str	r2, [r3, #8]
 800077a:	60da      	str	r2, [r3, #12]
 800077c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800077e:	2300      	movs	r3, #0
 8000780:	61bb      	str	r3, [r7, #24]
 8000782:	4ba2      	ldr	r3, [pc, #648]	; (8000a0c <MX_GPIO_Init+0x2a4>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000786:	4aa1      	ldr	r2, [pc, #644]	; (8000a0c <MX_GPIO_Init+0x2a4>)
 8000788:	f043 0310 	orr.w	r3, r3, #16
 800078c:	6313      	str	r3, [r2, #48]	; 0x30
 800078e:	4b9f      	ldr	r3, [pc, #636]	; (8000a0c <MX_GPIO_Init+0x2a4>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	f003 0310 	and.w	r3, r3, #16
 8000796:	61bb      	str	r3, [r7, #24]
 8000798:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800079a:	2300      	movs	r3, #0
 800079c:	617b      	str	r3, [r7, #20]
 800079e:	4b9b      	ldr	r3, [pc, #620]	; (8000a0c <MX_GPIO_Init+0x2a4>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a2:	4a9a      	ldr	r2, [pc, #616]	; (8000a0c <MX_GPIO_Init+0x2a4>)
 80007a4:	f043 0304 	orr.w	r3, r3, #4
 80007a8:	6313      	str	r3, [r2, #48]	; 0x30
 80007aa:	4b98      	ldr	r3, [pc, #608]	; (8000a0c <MX_GPIO_Init+0x2a4>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ae:	f003 0304 	and.w	r3, r3, #4
 80007b2:	617b      	str	r3, [r7, #20]
 80007b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007b6:	2300      	movs	r3, #0
 80007b8:	613b      	str	r3, [r7, #16]
 80007ba:	4b94      	ldr	r3, [pc, #592]	; (8000a0c <MX_GPIO_Init+0x2a4>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007be:	4a93      	ldr	r2, [pc, #588]	; (8000a0c <MX_GPIO_Init+0x2a4>)
 80007c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007c4:	6313      	str	r3, [r2, #48]	; 0x30
 80007c6:	4b91      	ldr	r3, [pc, #580]	; (8000a0c <MX_GPIO_Init+0x2a4>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007ce:	613b      	str	r3, [r7, #16]
 80007d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d2:	2300      	movs	r3, #0
 80007d4:	60fb      	str	r3, [r7, #12]
 80007d6:	4b8d      	ldr	r3, [pc, #564]	; (8000a0c <MX_GPIO_Init+0x2a4>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007da:	4a8c      	ldr	r2, [pc, #560]	; (8000a0c <MX_GPIO_Init+0x2a4>)
 80007dc:	f043 0301 	orr.w	r3, r3, #1
 80007e0:	6313      	str	r3, [r2, #48]	; 0x30
 80007e2:	4b8a      	ldr	r3, [pc, #552]	; (8000a0c <MX_GPIO_Init+0x2a4>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e6:	f003 0301 	and.w	r3, r3, #1
 80007ea:	60fb      	str	r3, [r7, #12]
 80007ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ee:	2300      	movs	r3, #0
 80007f0:	60bb      	str	r3, [r7, #8]
 80007f2:	4b86      	ldr	r3, [pc, #536]	; (8000a0c <MX_GPIO_Init+0x2a4>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f6:	4a85      	ldr	r2, [pc, #532]	; (8000a0c <MX_GPIO_Init+0x2a4>)
 80007f8:	f043 0302 	orr.w	r3, r3, #2
 80007fc:	6313      	str	r3, [r2, #48]	; 0x30
 80007fe:	4b83      	ldr	r3, [pc, #524]	; (8000a0c <MX_GPIO_Init+0x2a4>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000802:	f003 0302 	and.w	r3, r3, #2
 8000806:	60bb      	str	r3, [r7, #8]
 8000808:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800080a:	2300      	movs	r3, #0
 800080c:	607b      	str	r3, [r7, #4]
 800080e:	4b7f      	ldr	r3, [pc, #508]	; (8000a0c <MX_GPIO_Init+0x2a4>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	4a7e      	ldr	r2, [pc, #504]	; (8000a0c <MX_GPIO_Init+0x2a4>)
 8000814:	f043 0308 	orr.w	r3, r3, #8
 8000818:	6313      	str	r3, [r2, #48]	; 0x30
 800081a:	4b7c      	ldr	r3, [pc, #496]	; (8000a0c <MX_GPIO_Init+0x2a4>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	f003 0308 	and.w	r3, r3, #8
 8000822:	607b      	str	r3, [r7, #4]
 8000824:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000826:	2200      	movs	r2, #0
 8000828:	2108      	movs	r1, #8
 800082a:	4879      	ldr	r0, [pc, #484]	; (8000a10 <MX_GPIO_Init+0x2a8>)
 800082c:	f000 fcec 	bl	8001208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000830:	2201      	movs	r2, #1
 8000832:	2101      	movs	r1, #1
 8000834:	4877      	ldr	r0, [pc, #476]	; (8000a14 <MX_GPIO_Init+0x2ac>)
 8000836:	f000 fce7 	bl	8001208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800083a:	2200      	movs	r2, #0
 800083c:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000840:	4875      	ldr	r0, [pc, #468]	; (8000a18 <MX_GPIO_Init+0x2b0>)
 8000842:	f000 fce1 	bl	8001208 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000846:	2308      	movs	r3, #8
 8000848:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800084a:	2301      	movs	r3, #1
 800084c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084e:	2300      	movs	r3, #0
 8000850:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000852:	2300      	movs	r3, #0
 8000854:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000856:	f107 031c 	add.w	r3, r7, #28
 800085a:	4619      	mov	r1, r3
 800085c:	486c      	ldr	r0, [pc, #432]	; (8000a10 <MX_GPIO_Init+0x2a8>)
 800085e:	f000 fb37 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000862:	2301      	movs	r3, #1
 8000864:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000866:	2301      	movs	r3, #1
 8000868:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086a:	2300      	movs	r3, #0
 800086c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800086e:	2300      	movs	r3, #0
 8000870:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000872:	f107 031c 	add.w	r3, r7, #28
 8000876:	4619      	mov	r1, r3
 8000878:	4866      	ldr	r0, [pc, #408]	; (8000a14 <MX_GPIO_Init+0x2ac>)
 800087a:	f000 fb29 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800087e:	2308      	movs	r3, #8
 8000880:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000882:	2302      	movs	r3, #2
 8000884:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000886:	2300      	movs	r3, #0
 8000888:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088a:	2300      	movs	r3, #0
 800088c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800088e:	2305      	movs	r3, #5
 8000890:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000892:	f107 031c 	add.w	r3, r7, #28
 8000896:	4619      	mov	r1, r3
 8000898:	485e      	ldr	r0, [pc, #376]	; (8000a14 <MX_GPIO_Init+0x2ac>)
 800089a:	f000 fb19 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800089e:	2301      	movs	r3, #1
 80008a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008a2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80008a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008ac:	f107 031c 	add.w	r3, r7, #28
 80008b0:	4619      	mov	r1, r3
 80008b2:	485a      	ldr	r0, [pc, #360]	; (8000a1c <MX_GPIO_Init+0x2b4>)
 80008b4:	f000 fb0c 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80008b8:	2310      	movs	r3, #16
 80008ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008bc:	2302      	movs	r3, #2
 80008be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c0:	2300      	movs	r3, #0
 80008c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c4:	2300      	movs	r3, #0
 80008c6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80008c8:	2306      	movs	r3, #6
 80008ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80008cc:	f107 031c 	add.w	r3, r7, #28
 80008d0:	4619      	mov	r1, r3
 80008d2:	4852      	ldr	r0, [pc, #328]	; (8000a1c <MX_GPIO_Init+0x2b4>)
 80008d4:	f000 fafc 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80008d8:	23e0      	movs	r3, #224	; 0xe0
 80008da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008dc:	2302      	movs	r3, #2
 80008de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	2300      	movs	r3, #0
 80008e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e4:	2300      	movs	r3, #0
 80008e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80008e8:	2305      	movs	r3, #5
 80008ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ec:	f107 031c 	add.w	r3, r7, #28
 80008f0:	4619      	mov	r1, r3
 80008f2:	484a      	ldr	r0, [pc, #296]	; (8000a1c <MX_GPIO_Init+0x2b4>)
 80008f4:	f000 faec 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80008f8:	2304      	movs	r3, #4
 80008fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008fc:	2300      	movs	r3, #0
 80008fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000900:	2300      	movs	r3, #0
 8000902:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000904:	f107 031c 	add.w	r3, r7, #28
 8000908:	4619      	mov	r1, r3
 800090a:	4845      	ldr	r0, [pc, #276]	; (8000a20 <MX_GPIO_Init+0x2b8>)
 800090c:	f000 fae0 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000910:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000914:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000916:	2302      	movs	r3, #2
 8000918:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091a:	2300      	movs	r3, #0
 800091c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091e:	2300      	movs	r3, #0
 8000920:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000922:	2305      	movs	r3, #5
 8000924:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000926:	f107 031c 	add.w	r3, r7, #28
 800092a:	4619      	mov	r1, r3
 800092c:	483c      	ldr	r0, [pc, #240]	; (8000a20 <MX_GPIO_Init+0x2b8>)
 800092e:	f000 facf 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000932:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000936:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000938:	2301      	movs	r3, #1
 800093a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093c:	2300      	movs	r3, #0
 800093e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000940:	2300      	movs	r3, #0
 8000942:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000944:	f107 031c 	add.w	r3, r7, #28
 8000948:	4619      	mov	r1, r3
 800094a:	4833      	ldr	r0, [pc, #204]	; (8000a18 <MX_GPIO_Init+0x2b0>)
 800094c:	f000 fac0 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000950:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000954:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000956:	2302      	movs	r3, #2
 8000958:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095e:	2300      	movs	r3, #0
 8000960:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000962:	2306      	movs	r3, #6
 8000964:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000966:	f107 031c 	add.w	r3, r7, #28
 800096a:	4619      	mov	r1, r3
 800096c:	4829      	ldr	r0, [pc, #164]	; (8000a14 <MX_GPIO_Init+0x2ac>)
 800096e:	f000 faaf 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000972:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000976:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000978:	2300      	movs	r3, #0
 800097a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	2300      	movs	r3, #0
 800097e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000980:	f107 031c 	add.w	r3, r7, #28
 8000984:	4619      	mov	r1, r3
 8000986:	4825      	ldr	r0, [pc, #148]	; (8000a1c <MX_GPIO_Init+0x2b4>)
 8000988:	f000 faa2 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800098c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000990:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000992:	2302      	movs	r3, #2
 8000994:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000996:	2300      	movs	r3, #0
 8000998:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099a:	2300      	movs	r3, #0
 800099c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800099e:	230a      	movs	r3, #10
 80009a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009a2:	f107 031c 	add.w	r3, r7, #28
 80009a6:	4619      	mov	r1, r3
 80009a8:	481c      	ldr	r0, [pc, #112]	; (8000a1c <MX_GPIO_Init+0x2b4>)
 80009aa:	f000 fa91 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80009ae:	2320      	movs	r3, #32
 80009b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009b2:	2300      	movs	r3, #0
 80009b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b6:	2300      	movs	r3, #0
 80009b8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009ba:	f107 031c 	add.w	r3, r7, #28
 80009be:	4619      	mov	r1, r3
 80009c0:	4815      	ldr	r0, [pc, #84]	; (8000a18 <MX_GPIO_Init+0x2b0>)
 80009c2:	f000 fa85 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80009c6:	f44f 7310 	mov.w	r3, #576	; 0x240
 80009ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009cc:	2312      	movs	r3, #18
 80009ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d0:	2300      	movs	r3, #0
 80009d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d4:	2300      	movs	r3, #0
 80009d6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009d8:	2304      	movs	r3, #4
 80009da:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009dc:	f107 031c 	add.w	r3, r7, #28
 80009e0:	4619      	mov	r1, r3
 80009e2:	480f      	ldr	r0, [pc, #60]	; (8000a20 <MX_GPIO_Init+0x2b8>)
 80009e4:	f000 fa74 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80009e8:	2302      	movs	r3, #2
 80009ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009ec:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f2:	2300      	movs	r3, #0
 80009f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009f6:	f107 031c 	add.w	r3, r7, #28
 80009fa:	4619      	mov	r1, r3
 80009fc:	4804      	ldr	r0, [pc, #16]	; (8000a10 <MX_GPIO_Init+0x2a8>)
 80009fe:	f000 fa67 	bl	8000ed0 <HAL_GPIO_Init>

}
 8000a02:	bf00      	nop
 8000a04:	3730      	adds	r7, #48	; 0x30
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	40023800 	.word	0x40023800
 8000a10:	40021000 	.word	0x40021000
 8000a14:	40020800 	.word	0x40020800
 8000a18:	40020c00 	.word	0x40020c00
 8000a1c:	40020000 	.word	0x40020000
 8000a20:	40020400 	.word	0x40020400

08000a24 <task1_handler>:

/* USER CODE BEGIN 4 */
static void task1_handler(void* parameters)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b09c      	sub	sp, #112	; 0x70
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
	char msg[100];
	while(1)
	{
		//printf("%s\n", (char*)parameters);

		snprintf(msg,100,"%s\n", (char*)parameters);
 8000a2c:	f107 000c 	add.w	r0, r7, #12
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	4a09      	ldr	r2, [pc, #36]	; (8000a58 <task1_handler+0x34>)
 8000a34:	2164      	movs	r1, #100	; 0x64
 8000a36:	f005 fec3 	bl	80067c0 <sniprintf>
		SEGGER_SYSVIEW_PrintfTarget(msg);
 8000a3a:	f107 030c 	add.w	r3, r7, #12
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f005 fe04 	bl	800664c <SEGGER_SYSVIEW_PrintfTarget>
		taskYIELD();
 8000a44:	4b05      	ldr	r3, [pc, #20]	; (8000a5c <task1_handler+0x38>)
 8000a46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a4a:	601a      	str	r2, [r3, #0]
 8000a4c:	f3bf 8f4f 	dsb	sy
 8000a50:	f3bf 8f6f 	isb	sy
		snprintf(msg,100,"%s\n", (char*)parameters);
 8000a54:	e7ea      	b.n	8000a2c <task1_handler+0x8>
 8000a56:	bf00      	nop
 8000a58:	0800711c 	.word	0x0800711c
 8000a5c:	e000ed04 	.word	0xe000ed04

08000a60 <task2_handler>:
	}

}

static void task2_handler(void* parameters)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b09c      	sub	sp, #112	; 0x70
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
	while(1)
	{
		char msg[100];
		//printf("%s\n", (char*)parameters);
		snprintf(msg,100,"%s\n", (char*)parameters);
 8000a68:	f107 000c 	add.w	r0, r7, #12
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	4a09      	ldr	r2, [pc, #36]	; (8000a94 <task2_handler+0x34>)
 8000a70:	2164      	movs	r1, #100	; 0x64
 8000a72:	f005 fea5 	bl	80067c0 <sniprintf>
		SEGGER_SYSVIEW_PrintfTarget(msg);
 8000a76:	f107 030c 	add.w	r3, r7, #12
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f005 fde6 	bl	800664c <SEGGER_SYSVIEW_PrintfTarget>
		taskYIELD();
 8000a80:	4b05      	ldr	r3, [pc, #20]	; (8000a98 <task2_handler+0x38>)
 8000a82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	f3bf 8f4f 	dsb	sy
 8000a8c:	f3bf 8f6f 	isb	sy
	{
 8000a90:	e7ea      	b.n	8000a68 <task2_handler+0x8>
 8000a92:	bf00      	nop
 8000a94:	0800711c 	.word	0x0800711c
 8000a98:	e000ed04 	.word	0xe000ed04

08000a9c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a04      	ldr	r2, [pc, #16]	; (8000abc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d101      	bne.n	8000ab2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000aae:	f000 f90d 	bl	8000ccc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ab2:	bf00      	nop
 8000ab4:	3708      	adds	r7, #8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	40001000 	.word	0x40001000

08000ac0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ac4:	b672      	cpsid	i
}
 8000ac6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ac8:	e7fe      	b.n	8000ac8 <Error_Handler+0x8>
	...

08000acc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	607b      	str	r3, [r7, #4]
 8000ad6:	4b10      	ldr	r3, [pc, #64]	; (8000b18 <HAL_MspInit+0x4c>)
 8000ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ada:	4a0f      	ldr	r2, [pc, #60]	; (8000b18 <HAL_MspInit+0x4c>)
 8000adc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ae0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ae2:	4b0d      	ldr	r3, [pc, #52]	; (8000b18 <HAL_MspInit+0x4c>)
 8000ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ae6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aea:	607b      	str	r3, [r7, #4]
 8000aec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aee:	2300      	movs	r3, #0
 8000af0:	603b      	str	r3, [r7, #0]
 8000af2:	4b09      	ldr	r3, [pc, #36]	; (8000b18 <HAL_MspInit+0x4c>)
 8000af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af6:	4a08      	ldr	r2, [pc, #32]	; (8000b18 <HAL_MspInit+0x4c>)
 8000af8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000afc:	6413      	str	r3, [r2, #64]	; 0x40
 8000afe:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <HAL_MspInit+0x4c>)
 8000b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b06:	603b      	str	r3, [r7, #0]
 8000b08:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  vInitPrioGroupValue();
 8000b0a:	f003 f9ad 	bl	8003e68 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	3708      	adds	r7, #8
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	40023800 	.word	0x40023800

08000b1c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b08c      	sub	sp, #48	; 0x30
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000b24:	2300      	movs	r3, #0
 8000b26:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	6879      	ldr	r1, [r7, #4]
 8000b30:	2036      	movs	r0, #54	; 0x36
 8000b32:	f000 f9a3 	bl	8000e7c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b36:	2036      	movs	r0, #54	; 0x36
 8000b38:	f000 f9bc 	bl	8000eb4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	60fb      	str	r3, [r7, #12]
 8000b40:	4b1f      	ldr	r3, [pc, #124]	; (8000bc0 <HAL_InitTick+0xa4>)
 8000b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b44:	4a1e      	ldr	r2, [pc, #120]	; (8000bc0 <HAL_InitTick+0xa4>)
 8000b46:	f043 0310 	orr.w	r3, r3, #16
 8000b4a:	6413      	str	r3, [r2, #64]	; 0x40
 8000b4c:	4b1c      	ldr	r3, [pc, #112]	; (8000bc0 <HAL_InitTick+0xa4>)
 8000b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b50:	f003 0310 	and.w	r3, r3, #16
 8000b54:	60fb      	str	r3, [r7, #12]
 8000b56:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b58:	f107 0210 	add.w	r2, r7, #16
 8000b5c:	f107 0314 	add.w	r3, r7, #20
 8000b60:	4611      	mov	r1, r2
 8000b62:	4618      	mov	r0, r3
 8000b64:	f000 ffee 	bl	8001b44 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000b68:	f000 ffd8 	bl	8001b1c <HAL_RCC_GetPCLK1Freq>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	005b      	lsls	r3, r3, #1
 8000b70:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b74:	4a13      	ldr	r2, [pc, #76]	; (8000bc4 <HAL_InitTick+0xa8>)
 8000b76:	fba2 2303 	umull	r2, r3, r2, r3
 8000b7a:	0c9b      	lsrs	r3, r3, #18
 8000b7c:	3b01      	subs	r3, #1
 8000b7e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b80:	4b11      	ldr	r3, [pc, #68]	; (8000bc8 <HAL_InitTick+0xac>)
 8000b82:	4a12      	ldr	r2, [pc, #72]	; (8000bcc <HAL_InitTick+0xb0>)
 8000b84:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b86:	4b10      	ldr	r3, [pc, #64]	; (8000bc8 <HAL_InitTick+0xac>)
 8000b88:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b8c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b8e:	4a0e      	ldr	r2, [pc, #56]	; (8000bc8 <HAL_InitTick+0xac>)
 8000b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b92:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b94:	4b0c      	ldr	r3, [pc, #48]	; (8000bc8 <HAL_InitTick+0xac>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b9a:	4b0b      	ldr	r3, [pc, #44]	; (8000bc8 <HAL_InitTick+0xac>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000ba0:	4809      	ldr	r0, [pc, #36]	; (8000bc8 <HAL_InitTick+0xac>)
 8000ba2:	f001 f801 	bl	8001ba8 <HAL_TIM_Base_Init>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d104      	bne.n	8000bb6 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000bac:	4806      	ldr	r0, [pc, #24]	; (8000bc8 <HAL_InitTick+0xac>)
 8000bae:	f001 f855 	bl	8001c5c <HAL_TIM_Base_Start_IT>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	e000      	b.n	8000bb8 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000bb6:	2301      	movs	r3, #1
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	3730      	adds	r7, #48	; 0x30
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	40023800 	.word	0x40023800
 8000bc4:	431bde83 	.word	0x431bde83
 8000bc8:	20000094 	.word	0x20000094
 8000bcc:	40001000 	.word	0x40001000

08000bd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bd4:	e7fe      	b.n	8000bd4 <NMI_Handler+0x4>

08000bd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bda:	e7fe      	b.n	8000bda <HardFault_Handler+0x4>

08000bdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000be0:	e7fe      	b.n	8000be0 <MemManage_Handler+0x4>

08000be2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000be2:	b480      	push	{r7}
 8000be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000be6:	e7fe      	b.n	8000be6 <BusFault_Handler+0x4>

08000be8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bec:	e7fe      	b.n	8000bec <UsageFault_Handler+0x4>

08000bee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bf2:	bf00      	nop
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr

08000bfc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000c00:	4802      	ldr	r0, [pc, #8]	; (8000c0c <TIM6_DAC_IRQHandler+0x10>)
 8000c02:	f001 f89b 	bl	8001d3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c06:	bf00      	nop
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	20000094 	.word	0x20000094

08000c10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c14:	4b06      	ldr	r3, [pc, #24]	; (8000c30 <SystemInit+0x20>)
 8000c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c1a:	4a05      	ldr	r2, [pc, #20]	; (8000c30 <SystemInit+0x20>)
 8000c1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c24:	bf00      	nop
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	e000ed00 	.word	0xe000ed00

08000c34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c34:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c6c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c38:	480d      	ldr	r0, [pc, #52]	; (8000c70 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c3a:	490e      	ldr	r1, [pc, #56]	; (8000c74 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c3c:	4a0e      	ldr	r2, [pc, #56]	; (8000c78 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c40:	e002      	b.n	8000c48 <LoopCopyDataInit>

08000c42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c46:	3304      	adds	r3, #4

08000c48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c4c:	d3f9      	bcc.n	8000c42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c4e:	4a0b      	ldr	r2, [pc, #44]	; (8000c7c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c50:	4c0b      	ldr	r4, [pc, #44]	; (8000c80 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c54:	e001      	b.n	8000c5a <LoopFillZerobss>

08000c56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c58:	3204      	adds	r2, #4

08000c5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c5c:	d3fb      	bcc.n	8000c56 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c5e:	f7ff ffd7 	bl	8000c10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c62:	f005 fd63 	bl	800672c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c66:	f7ff fcd5 	bl	8000614 <main>
  bx  lr    
 8000c6a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c6c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c74:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000c78:	08007284 	.word	0x08007284
  ldr r2, =_sbss
 8000c7c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000c80:	2001a8fc 	.word	0x2001a8fc

08000c84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c84:	e7fe      	b.n	8000c84 <ADC_IRQHandler>
	...

08000c88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c8c:	4b0e      	ldr	r3, [pc, #56]	; (8000cc8 <HAL_Init+0x40>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a0d      	ldr	r2, [pc, #52]	; (8000cc8 <HAL_Init+0x40>)
 8000c92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c98:	4b0b      	ldr	r3, [pc, #44]	; (8000cc8 <HAL_Init+0x40>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a0a      	ldr	r2, [pc, #40]	; (8000cc8 <HAL_Init+0x40>)
 8000c9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ca2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ca4:	4b08      	ldr	r3, [pc, #32]	; (8000cc8 <HAL_Init+0x40>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a07      	ldr	r2, [pc, #28]	; (8000cc8 <HAL_Init+0x40>)
 8000caa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cb0:	2003      	movs	r0, #3
 8000cb2:	f000 f8d8 	bl	8000e66 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cb6:	2000      	movs	r0, #0
 8000cb8:	f7ff ff30 	bl	8000b1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cbc:	f7ff ff06 	bl	8000acc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cc0:	2300      	movs	r3, #0
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	40023c00 	.word	0x40023c00

08000ccc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cd0:	4b06      	ldr	r3, [pc, #24]	; (8000cec <HAL_IncTick+0x20>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	461a      	mov	r2, r3
 8000cd6:	4b06      	ldr	r3, [pc, #24]	; (8000cf0 <HAL_IncTick+0x24>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	4413      	add	r3, r2
 8000cdc:	4a04      	ldr	r2, [pc, #16]	; (8000cf0 <HAL_IncTick+0x24>)
 8000cde:	6013      	str	r3, [r2, #0]
}
 8000ce0:	bf00      	nop
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	20000008 	.word	0x20000008
 8000cf0:	200000dc 	.word	0x200000dc

08000cf4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  return uwTick;
 8000cf8:	4b03      	ldr	r3, [pc, #12]	; (8000d08 <HAL_GetTick+0x14>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	200000dc 	.word	0x200000dc

08000d0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b085      	sub	sp, #20
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	f003 0307 	and.w	r3, r3, #7
 8000d1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d1c:	4b0c      	ldr	r3, [pc, #48]	; (8000d50 <__NVIC_SetPriorityGrouping+0x44>)
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d22:	68ba      	ldr	r2, [r7, #8]
 8000d24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d28:	4013      	ands	r3, r2
 8000d2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d3e:	4a04      	ldr	r2, [pc, #16]	; (8000d50 <__NVIC_SetPriorityGrouping+0x44>)
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	60d3      	str	r3, [r2, #12]
}
 8000d44:	bf00      	nop
 8000d46:	3714      	adds	r7, #20
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr
 8000d50:	e000ed00 	.word	0xe000ed00

08000d54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d58:	4b04      	ldr	r3, [pc, #16]	; (8000d6c <__NVIC_GetPriorityGrouping+0x18>)
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	0a1b      	lsrs	r3, r3, #8
 8000d5e:	f003 0307 	and.w	r3, r3, #7
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr
 8000d6c:	e000ed00 	.word	0xe000ed00

08000d70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	db0b      	blt.n	8000d9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d82:	79fb      	ldrb	r3, [r7, #7]
 8000d84:	f003 021f 	and.w	r2, r3, #31
 8000d88:	4907      	ldr	r1, [pc, #28]	; (8000da8 <__NVIC_EnableIRQ+0x38>)
 8000d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8e:	095b      	lsrs	r3, r3, #5
 8000d90:	2001      	movs	r0, #1
 8000d92:	fa00 f202 	lsl.w	r2, r0, r2
 8000d96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d9a:	bf00      	nop
 8000d9c:	370c      	adds	r7, #12
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	e000e100 	.word	0xe000e100

08000dac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	4603      	mov	r3, r0
 8000db4:	6039      	str	r1, [r7, #0]
 8000db6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000db8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	db0a      	blt.n	8000dd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	b2da      	uxtb	r2, r3
 8000dc4:	490c      	ldr	r1, [pc, #48]	; (8000df8 <__NVIC_SetPriority+0x4c>)
 8000dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dca:	0112      	lsls	r2, r2, #4
 8000dcc:	b2d2      	uxtb	r2, r2
 8000dce:	440b      	add	r3, r1
 8000dd0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dd4:	e00a      	b.n	8000dec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	b2da      	uxtb	r2, r3
 8000dda:	4908      	ldr	r1, [pc, #32]	; (8000dfc <__NVIC_SetPriority+0x50>)
 8000ddc:	79fb      	ldrb	r3, [r7, #7]
 8000dde:	f003 030f 	and.w	r3, r3, #15
 8000de2:	3b04      	subs	r3, #4
 8000de4:	0112      	lsls	r2, r2, #4
 8000de6:	b2d2      	uxtb	r2, r2
 8000de8:	440b      	add	r3, r1
 8000dea:	761a      	strb	r2, [r3, #24]
}
 8000dec:	bf00      	nop
 8000dee:	370c      	adds	r7, #12
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr
 8000df8:	e000e100 	.word	0xe000e100
 8000dfc:	e000ed00 	.word	0xe000ed00

08000e00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b089      	sub	sp, #36	; 0x24
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	60f8      	str	r0, [r7, #12]
 8000e08:	60b9      	str	r1, [r7, #8]
 8000e0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	f003 0307 	and.w	r3, r3, #7
 8000e12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e14:	69fb      	ldr	r3, [r7, #28]
 8000e16:	f1c3 0307 	rsb	r3, r3, #7
 8000e1a:	2b04      	cmp	r3, #4
 8000e1c:	bf28      	it	cs
 8000e1e:	2304      	movcs	r3, #4
 8000e20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e22:	69fb      	ldr	r3, [r7, #28]
 8000e24:	3304      	adds	r3, #4
 8000e26:	2b06      	cmp	r3, #6
 8000e28:	d902      	bls.n	8000e30 <NVIC_EncodePriority+0x30>
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	3b03      	subs	r3, #3
 8000e2e:	e000      	b.n	8000e32 <NVIC_EncodePriority+0x32>
 8000e30:	2300      	movs	r3, #0
 8000e32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e34:	f04f 32ff 	mov.w	r2, #4294967295
 8000e38:	69bb      	ldr	r3, [r7, #24]
 8000e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3e:	43da      	mvns	r2, r3
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	401a      	ands	r2, r3
 8000e44:	697b      	ldr	r3, [r7, #20]
 8000e46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e48:	f04f 31ff 	mov.w	r1, #4294967295
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e52:	43d9      	mvns	r1, r3
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e58:	4313      	orrs	r3, r2
         );
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3724      	adds	r7, #36	; 0x24
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr

08000e66 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e66:	b580      	push	{r7, lr}
 8000e68:	b082      	sub	sp, #8
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f7ff ff4c 	bl	8000d0c <__NVIC_SetPriorityGrouping>
}
 8000e74:	bf00      	nop
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b086      	sub	sp, #24
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	4603      	mov	r3, r0
 8000e84:	60b9      	str	r1, [r7, #8]
 8000e86:	607a      	str	r2, [r7, #4]
 8000e88:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e8e:	f7ff ff61 	bl	8000d54 <__NVIC_GetPriorityGrouping>
 8000e92:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e94:	687a      	ldr	r2, [r7, #4]
 8000e96:	68b9      	ldr	r1, [r7, #8]
 8000e98:	6978      	ldr	r0, [r7, #20]
 8000e9a:	f7ff ffb1 	bl	8000e00 <NVIC_EncodePriority>
 8000e9e:	4602      	mov	r2, r0
 8000ea0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ea4:	4611      	mov	r1, r2
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f7ff ff80 	bl	8000dac <__NVIC_SetPriority>
}
 8000eac:	bf00      	nop
 8000eae:	3718      	adds	r7, #24
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}

08000eb4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f7ff ff54 	bl	8000d70 <__NVIC_EnableIRQ>
}
 8000ec8:	bf00      	nop
 8000eca:	3708      	adds	r7, #8
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b089      	sub	sp, #36	; 0x24
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000eda:	2300      	movs	r3, #0
 8000edc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	61fb      	str	r3, [r7, #28]
 8000eea:	e16b      	b.n	80011c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000eec:	2201      	movs	r2, #1
 8000eee:	69fb      	ldr	r3, [r7, #28]
 8000ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	697a      	ldr	r2, [r7, #20]
 8000efc:	4013      	ands	r3, r2
 8000efe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f00:	693a      	ldr	r2, [r7, #16]
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	f040 815a 	bne.w	80011be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	f003 0303 	and.w	r3, r3, #3
 8000f12:	2b01      	cmp	r3, #1
 8000f14:	d005      	beq.n	8000f22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f1e:	2b02      	cmp	r3, #2
 8000f20:	d130      	bne.n	8000f84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	689b      	ldr	r3, [r3, #8]
 8000f26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f28:	69fb      	ldr	r3, [r7, #28]
 8000f2a:	005b      	lsls	r3, r3, #1
 8000f2c:	2203      	movs	r2, #3
 8000f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f32:	43db      	mvns	r3, r3
 8000f34:	69ba      	ldr	r2, [r7, #24]
 8000f36:	4013      	ands	r3, r2
 8000f38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	68da      	ldr	r2, [r3, #12]
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	005b      	lsls	r3, r3, #1
 8000f42:	fa02 f303 	lsl.w	r3, r2, r3
 8000f46:	69ba      	ldr	r2, [r7, #24]
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	69ba      	ldr	r2, [r7, #24]
 8000f50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f58:	2201      	movs	r2, #1
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f60:	43db      	mvns	r3, r3
 8000f62:	69ba      	ldr	r2, [r7, #24]
 8000f64:	4013      	ands	r3, r2
 8000f66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	091b      	lsrs	r3, r3, #4
 8000f6e:	f003 0201 	and.w	r2, r3, #1
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	69ba      	ldr	r2, [r7, #24]
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	69ba      	ldr	r2, [r7, #24]
 8000f82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	f003 0303 	and.w	r3, r3, #3
 8000f8c:	2b03      	cmp	r3, #3
 8000f8e:	d017      	beq.n	8000fc0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	68db      	ldr	r3, [r3, #12]
 8000f94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	005b      	lsls	r3, r3, #1
 8000f9a:	2203      	movs	r2, #3
 8000f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	69ba      	ldr	r2, [r7, #24]
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	689a      	ldr	r2, [r3, #8]
 8000fac:	69fb      	ldr	r3, [r7, #28]
 8000fae:	005b      	lsls	r3, r3, #1
 8000fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb4:	69ba      	ldr	r2, [r7, #24]
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	69ba      	ldr	r2, [r7, #24]
 8000fbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	f003 0303 	and.w	r3, r3, #3
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d123      	bne.n	8001014 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	08da      	lsrs	r2, r3, #3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	3208      	adds	r2, #8
 8000fd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	f003 0307 	and.w	r3, r3, #7
 8000fe0:	009b      	lsls	r3, r3, #2
 8000fe2:	220f      	movs	r2, #15
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	69ba      	ldr	r2, [r7, #24]
 8000fec:	4013      	ands	r3, r2
 8000fee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	691a      	ldr	r2, [r3, #16]
 8000ff4:	69fb      	ldr	r3, [r7, #28]
 8000ff6:	f003 0307 	and.w	r3, r3, #7
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	4313      	orrs	r3, r2
 8001004:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	08da      	lsrs	r2, r3, #3
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	3208      	adds	r2, #8
 800100e:	69b9      	ldr	r1, [r7, #24]
 8001010:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	2203      	movs	r2, #3
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	43db      	mvns	r3, r3
 8001026:	69ba      	ldr	r2, [r7, #24]
 8001028:	4013      	ands	r3, r2
 800102a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f003 0203 	and.w	r2, r3, #3
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	4313      	orrs	r3, r2
 8001040:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	69ba      	ldr	r2, [r7, #24]
 8001046:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001050:	2b00      	cmp	r3, #0
 8001052:	f000 80b4 	beq.w	80011be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001056:	2300      	movs	r3, #0
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	4b60      	ldr	r3, [pc, #384]	; (80011dc <HAL_GPIO_Init+0x30c>)
 800105c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800105e:	4a5f      	ldr	r2, [pc, #380]	; (80011dc <HAL_GPIO_Init+0x30c>)
 8001060:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001064:	6453      	str	r3, [r2, #68]	; 0x44
 8001066:	4b5d      	ldr	r3, [pc, #372]	; (80011dc <HAL_GPIO_Init+0x30c>)
 8001068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800106a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001072:	4a5b      	ldr	r2, [pc, #364]	; (80011e0 <HAL_GPIO_Init+0x310>)
 8001074:	69fb      	ldr	r3, [r7, #28]
 8001076:	089b      	lsrs	r3, r3, #2
 8001078:	3302      	adds	r3, #2
 800107a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800107e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001080:	69fb      	ldr	r3, [r7, #28]
 8001082:	f003 0303 	and.w	r3, r3, #3
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	220f      	movs	r2, #15
 800108a:	fa02 f303 	lsl.w	r3, r2, r3
 800108e:	43db      	mvns	r3, r3
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	4013      	ands	r3, r2
 8001094:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4a52      	ldr	r2, [pc, #328]	; (80011e4 <HAL_GPIO_Init+0x314>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d02b      	beq.n	80010f6 <HAL_GPIO_Init+0x226>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4a51      	ldr	r2, [pc, #324]	; (80011e8 <HAL_GPIO_Init+0x318>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d025      	beq.n	80010f2 <HAL_GPIO_Init+0x222>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4a50      	ldr	r2, [pc, #320]	; (80011ec <HAL_GPIO_Init+0x31c>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d01f      	beq.n	80010ee <HAL_GPIO_Init+0x21e>
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4a4f      	ldr	r2, [pc, #316]	; (80011f0 <HAL_GPIO_Init+0x320>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d019      	beq.n	80010ea <HAL_GPIO_Init+0x21a>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4a4e      	ldr	r2, [pc, #312]	; (80011f4 <HAL_GPIO_Init+0x324>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d013      	beq.n	80010e6 <HAL_GPIO_Init+0x216>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4a4d      	ldr	r2, [pc, #308]	; (80011f8 <HAL_GPIO_Init+0x328>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d00d      	beq.n	80010e2 <HAL_GPIO_Init+0x212>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a4c      	ldr	r2, [pc, #304]	; (80011fc <HAL_GPIO_Init+0x32c>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d007      	beq.n	80010de <HAL_GPIO_Init+0x20e>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a4b      	ldr	r2, [pc, #300]	; (8001200 <HAL_GPIO_Init+0x330>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d101      	bne.n	80010da <HAL_GPIO_Init+0x20a>
 80010d6:	2307      	movs	r3, #7
 80010d8:	e00e      	b.n	80010f8 <HAL_GPIO_Init+0x228>
 80010da:	2308      	movs	r3, #8
 80010dc:	e00c      	b.n	80010f8 <HAL_GPIO_Init+0x228>
 80010de:	2306      	movs	r3, #6
 80010e0:	e00a      	b.n	80010f8 <HAL_GPIO_Init+0x228>
 80010e2:	2305      	movs	r3, #5
 80010e4:	e008      	b.n	80010f8 <HAL_GPIO_Init+0x228>
 80010e6:	2304      	movs	r3, #4
 80010e8:	e006      	b.n	80010f8 <HAL_GPIO_Init+0x228>
 80010ea:	2303      	movs	r3, #3
 80010ec:	e004      	b.n	80010f8 <HAL_GPIO_Init+0x228>
 80010ee:	2302      	movs	r3, #2
 80010f0:	e002      	b.n	80010f8 <HAL_GPIO_Init+0x228>
 80010f2:	2301      	movs	r3, #1
 80010f4:	e000      	b.n	80010f8 <HAL_GPIO_Init+0x228>
 80010f6:	2300      	movs	r3, #0
 80010f8:	69fa      	ldr	r2, [r7, #28]
 80010fa:	f002 0203 	and.w	r2, r2, #3
 80010fe:	0092      	lsls	r2, r2, #2
 8001100:	4093      	lsls	r3, r2
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	4313      	orrs	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001108:	4935      	ldr	r1, [pc, #212]	; (80011e0 <HAL_GPIO_Init+0x310>)
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	089b      	lsrs	r3, r3, #2
 800110e:	3302      	adds	r3, #2
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001116:	4b3b      	ldr	r3, [pc, #236]	; (8001204 <HAL_GPIO_Init+0x334>)
 8001118:	689b      	ldr	r3, [r3, #8]
 800111a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	43db      	mvns	r3, r3
 8001120:	69ba      	ldr	r2, [r7, #24]
 8001122:	4013      	ands	r3, r2
 8001124:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800112e:	2b00      	cmp	r3, #0
 8001130:	d003      	beq.n	800113a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	4313      	orrs	r3, r2
 8001138:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800113a:	4a32      	ldr	r2, [pc, #200]	; (8001204 <HAL_GPIO_Init+0x334>)
 800113c:	69bb      	ldr	r3, [r7, #24]
 800113e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001140:	4b30      	ldr	r3, [pc, #192]	; (8001204 <HAL_GPIO_Init+0x334>)
 8001142:	68db      	ldr	r3, [r3, #12]
 8001144:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	43db      	mvns	r3, r3
 800114a:	69ba      	ldr	r2, [r7, #24]
 800114c:	4013      	ands	r3, r2
 800114e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001158:	2b00      	cmp	r3, #0
 800115a:	d003      	beq.n	8001164 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	4313      	orrs	r3, r2
 8001162:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001164:	4a27      	ldr	r2, [pc, #156]	; (8001204 <HAL_GPIO_Init+0x334>)
 8001166:	69bb      	ldr	r3, [r7, #24]
 8001168:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800116a:	4b26      	ldr	r3, [pc, #152]	; (8001204 <HAL_GPIO_Init+0x334>)
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	43db      	mvns	r3, r3
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	4013      	ands	r3, r2
 8001178:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001182:	2b00      	cmp	r3, #0
 8001184:	d003      	beq.n	800118e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001186:	69ba      	ldr	r2, [r7, #24]
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	4313      	orrs	r3, r2
 800118c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800118e:	4a1d      	ldr	r2, [pc, #116]	; (8001204 <HAL_GPIO_Init+0x334>)
 8001190:	69bb      	ldr	r3, [r7, #24]
 8001192:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001194:	4b1b      	ldr	r3, [pc, #108]	; (8001204 <HAL_GPIO_Init+0x334>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	43db      	mvns	r3, r3
 800119e:	69ba      	ldr	r2, [r7, #24]
 80011a0:	4013      	ands	r3, r2
 80011a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d003      	beq.n	80011b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011b8:	4a12      	ldr	r2, [pc, #72]	; (8001204 <HAL_GPIO_Init+0x334>)
 80011ba:	69bb      	ldr	r3, [r7, #24]
 80011bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	3301      	adds	r3, #1
 80011c2:	61fb      	str	r3, [r7, #28]
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	2b0f      	cmp	r3, #15
 80011c8:	f67f ae90 	bls.w	8000eec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011cc:	bf00      	nop
 80011ce:	bf00      	nop
 80011d0:	3724      	adds	r7, #36	; 0x24
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	40023800 	.word	0x40023800
 80011e0:	40013800 	.word	0x40013800
 80011e4:	40020000 	.word	0x40020000
 80011e8:	40020400 	.word	0x40020400
 80011ec:	40020800 	.word	0x40020800
 80011f0:	40020c00 	.word	0x40020c00
 80011f4:	40021000 	.word	0x40021000
 80011f8:	40021400 	.word	0x40021400
 80011fc:	40021800 	.word	0x40021800
 8001200:	40021c00 	.word	0x40021c00
 8001204:	40013c00 	.word	0x40013c00

08001208 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	460b      	mov	r3, r1
 8001212:	807b      	strh	r3, [r7, #2]
 8001214:	4613      	mov	r3, r2
 8001216:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001218:	787b      	ldrb	r3, [r7, #1]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d003      	beq.n	8001226 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800121e:	887a      	ldrh	r2, [r7, #2]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001224:	e003      	b.n	800122e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001226:	887b      	ldrh	r3, [r7, #2]
 8001228:	041a      	lsls	r2, r3, #16
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	619a      	str	r2, [r3, #24]
}
 800122e:	bf00      	nop
 8001230:	370c      	adds	r7, #12
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
	...

0800123c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b086      	sub	sp, #24
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d101      	bne.n	800124e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e267      	b.n	800171e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	2b00      	cmp	r3, #0
 8001258:	d075      	beq.n	8001346 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800125a:	4b88      	ldr	r3, [pc, #544]	; (800147c <HAL_RCC_OscConfig+0x240>)
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	f003 030c 	and.w	r3, r3, #12
 8001262:	2b04      	cmp	r3, #4
 8001264:	d00c      	beq.n	8001280 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001266:	4b85      	ldr	r3, [pc, #532]	; (800147c <HAL_RCC_OscConfig+0x240>)
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800126e:	2b08      	cmp	r3, #8
 8001270:	d112      	bne.n	8001298 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001272:	4b82      	ldr	r3, [pc, #520]	; (800147c <HAL_RCC_OscConfig+0x240>)
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800127a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800127e:	d10b      	bne.n	8001298 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001280:	4b7e      	ldr	r3, [pc, #504]	; (800147c <HAL_RCC_OscConfig+0x240>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001288:	2b00      	cmp	r3, #0
 800128a:	d05b      	beq.n	8001344 <HAL_RCC_OscConfig+0x108>
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d157      	bne.n	8001344 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001294:	2301      	movs	r3, #1
 8001296:	e242      	b.n	800171e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012a0:	d106      	bne.n	80012b0 <HAL_RCC_OscConfig+0x74>
 80012a2:	4b76      	ldr	r3, [pc, #472]	; (800147c <HAL_RCC_OscConfig+0x240>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a75      	ldr	r2, [pc, #468]	; (800147c <HAL_RCC_OscConfig+0x240>)
 80012a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012ac:	6013      	str	r3, [r2, #0]
 80012ae:	e01d      	b.n	80012ec <HAL_RCC_OscConfig+0xb0>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012b8:	d10c      	bne.n	80012d4 <HAL_RCC_OscConfig+0x98>
 80012ba:	4b70      	ldr	r3, [pc, #448]	; (800147c <HAL_RCC_OscConfig+0x240>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a6f      	ldr	r2, [pc, #444]	; (800147c <HAL_RCC_OscConfig+0x240>)
 80012c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012c4:	6013      	str	r3, [r2, #0]
 80012c6:	4b6d      	ldr	r3, [pc, #436]	; (800147c <HAL_RCC_OscConfig+0x240>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4a6c      	ldr	r2, [pc, #432]	; (800147c <HAL_RCC_OscConfig+0x240>)
 80012cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012d0:	6013      	str	r3, [r2, #0]
 80012d2:	e00b      	b.n	80012ec <HAL_RCC_OscConfig+0xb0>
 80012d4:	4b69      	ldr	r3, [pc, #420]	; (800147c <HAL_RCC_OscConfig+0x240>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a68      	ldr	r2, [pc, #416]	; (800147c <HAL_RCC_OscConfig+0x240>)
 80012da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012de:	6013      	str	r3, [r2, #0]
 80012e0:	4b66      	ldr	r3, [pc, #408]	; (800147c <HAL_RCC_OscConfig+0x240>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a65      	ldr	r2, [pc, #404]	; (800147c <HAL_RCC_OscConfig+0x240>)
 80012e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d013      	beq.n	800131c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f4:	f7ff fcfe 	bl	8000cf4 <HAL_GetTick>
 80012f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012fa:	e008      	b.n	800130e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012fc:	f7ff fcfa 	bl	8000cf4 <HAL_GetTick>
 8001300:	4602      	mov	r2, r0
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	1ad3      	subs	r3, r2, r3
 8001306:	2b64      	cmp	r3, #100	; 0x64
 8001308:	d901      	bls.n	800130e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800130a:	2303      	movs	r3, #3
 800130c:	e207      	b.n	800171e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800130e:	4b5b      	ldr	r3, [pc, #364]	; (800147c <HAL_RCC_OscConfig+0x240>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001316:	2b00      	cmp	r3, #0
 8001318:	d0f0      	beq.n	80012fc <HAL_RCC_OscConfig+0xc0>
 800131a:	e014      	b.n	8001346 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800131c:	f7ff fcea 	bl	8000cf4 <HAL_GetTick>
 8001320:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001322:	e008      	b.n	8001336 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001324:	f7ff fce6 	bl	8000cf4 <HAL_GetTick>
 8001328:	4602      	mov	r2, r0
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	2b64      	cmp	r3, #100	; 0x64
 8001330:	d901      	bls.n	8001336 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001332:	2303      	movs	r3, #3
 8001334:	e1f3      	b.n	800171e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001336:	4b51      	ldr	r3, [pc, #324]	; (800147c <HAL_RCC_OscConfig+0x240>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800133e:	2b00      	cmp	r3, #0
 8001340:	d1f0      	bne.n	8001324 <HAL_RCC_OscConfig+0xe8>
 8001342:	e000      	b.n	8001346 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001344:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	2b00      	cmp	r3, #0
 8001350:	d063      	beq.n	800141a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001352:	4b4a      	ldr	r3, [pc, #296]	; (800147c <HAL_RCC_OscConfig+0x240>)
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	f003 030c 	and.w	r3, r3, #12
 800135a:	2b00      	cmp	r3, #0
 800135c:	d00b      	beq.n	8001376 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800135e:	4b47      	ldr	r3, [pc, #284]	; (800147c <HAL_RCC_OscConfig+0x240>)
 8001360:	689b      	ldr	r3, [r3, #8]
 8001362:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001366:	2b08      	cmp	r3, #8
 8001368:	d11c      	bne.n	80013a4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800136a:	4b44      	ldr	r3, [pc, #272]	; (800147c <HAL_RCC_OscConfig+0x240>)
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001372:	2b00      	cmp	r3, #0
 8001374:	d116      	bne.n	80013a4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001376:	4b41      	ldr	r3, [pc, #260]	; (800147c <HAL_RCC_OscConfig+0x240>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f003 0302 	and.w	r3, r3, #2
 800137e:	2b00      	cmp	r3, #0
 8001380:	d005      	beq.n	800138e <HAL_RCC_OscConfig+0x152>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	68db      	ldr	r3, [r3, #12]
 8001386:	2b01      	cmp	r3, #1
 8001388:	d001      	beq.n	800138e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e1c7      	b.n	800171e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800138e:	4b3b      	ldr	r3, [pc, #236]	; (800147c <HAL_RCC_OscConfig+0x240>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	691b      	ldr	r3, [r3, #16]
 800139a:	00db      	lsls	r3, r3, #3
 800139c:	4937      	ldr	r1, [pc, #220]	; (800147c <HAL_RCC_OscConfig+0x240>)
 800139e:	4313      	orrs	r3, r2
 80013a0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013a2:	e03a      	b.n	800141a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d020      	beq.n	80013ee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013ac:	4b34      	ldr	r3, [pc, #208]	; (8001480 <HAL_RCC_OscConfig+0x244>)
 80013ae:	2201      	movs	r2, #1
 80013b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013b2:	f7ff fc9f 	bl	8000cf4 <HAL_GetTick>
 80013b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013b8:	e008      	b.n	80013cc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013ba:	f7ff fc9b 	bl	8000cf4 <HAL_GetTick>
 80013be:	4602      	mov	r2, r0
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d901      	bls.n	80013cc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80013c8:	2303      	movs	r3, #3
 80013ca:	e1a8      	b.n	800171e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013cc:	4b2b      	ldr	r3, [pc, #172]	; (800147c <HAL_RCC_OscConfig+0x240>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f003 0302 	and.w	r3, r3, #2
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d0f0      	beq.n	80013ba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013d8:	4b28      	ldr	r3, [pc, #160]	; (800147c <HAL_RCC_OscConfig+0x240>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	691b      	ldr	r3, [r3, #16]
 80013e4:	00db      	lsls	r3, r3, #3
 80013e6:	4925      	ldr	r1, [pc, #148]	; (800147c <HAL_RCC_OscConfig+0x240>)
 80013e8:	4313      	orrs	r3, r2
 80013ea:	600b      	str	r3, [r1, #0]
 80013ec:	e015      	b.n	800141a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013ee:	4b24      	ldr	r3, [pc, #144]	; (8001480 <HAL_RCC_OscConfig+0x244>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013f4:	f7ff fc7e 	bl	8000cf4 <HAL_GetTick>
 80013f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013fa:	e008      	b.n	800140e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013fc:	f7ff fc7a 	bl	8000cf4 <HAL_GetTick>
 8001400:	4602      	mov	r2, r0
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	2b02      	cmp	r3, #2
 8001408:	d901      	bls.n	800140e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800140a:	2303      	movs	r3, #3
 800140c:	e187      	b.n	800171e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800140e:	4b1b      	ldr	r3, [pc, #108]	; (800147c <HAL_RCC_OscConfig+0x240>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 0302 	and.w	r3, r3, #2
 8001416:	2b00      	cmp	r3, #0
 8001418:	d1f0      	bne.n	80013fc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 0308 	and.w	r3, r3, #8
 8001422:	2b00      	cmp	r3, #0
 8001424:	d036      	beq.n	8001494 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	695b      	ldr	r3, [r3, #20]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d016      	beq.n	800145c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800142e:	4b15      	ldr	r3, [pc, #84]	; (8001484 <HAL_RCC_OscConfig+0x248>)
 8001430:	2201      	movs	r2, #1
 8001432:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001434:	f7ff fc5e 	bl	8000cf4 <HAL_GetTick>
 8001438:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800143a:	e008      	b.n	800144e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800143c:	f7ff fc5a 	bl	8000cf4 <HAL_GetTick>
 8001440:	4602      	mov	r2, r0
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	2b02      	cmp	r3, #2
 8001448:	d901      	bls.n	800144e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800144a:	2303      	movs	r3, #3
 800144c:	e167      	b.n	800171e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800144e:	4b0b      	ldr	r3, [pc, #44]	; (800147c <HAL_RCC_OscConfig+0x240>)
 8001450:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001452:	f003 0302 	and.w	r3, r3, #2
 8001456:	2b00      	cmp	r3, #0
 8001458:	d0f0      	beq.n	800143c <HAL_RCC_OscConfig+0x200>
 800145a:	e01b      	b.n	8001494 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800145c:	4b09      	ldr	r3, [pc, #36]	; (8001484 <HAL_RCC_OscConfig+0x248>)
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001462:	f7ff fc47 	bl	8000cf4 <HAL_GetTick>
 8001466:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001468:	e00e      	b.n	8001488 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800146a:	f7ff fc43 	bl	8000cf4 <HAL_GetTick>
 800146e:	4602      	mov	r2, r0
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	1ad3      	subs	r3, r2, r3
 8001474:	2b02      	cmp	r3, #2
 8001476:	d907      	bls.n	8001488 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001478:	2303      	movs	r3, #3
 800147a:	e150      	b.n	800171e <HAL_RCC_OscConfig+0x4e2>
 800147c:	40023800 	.word	0x40023800
 8001480:	42470000 	.word	0x42470000
 8001484:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001488:	4b88      	ldr	r3, [pc, #544]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 800148a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800148c:	f003 0302 	and.w	r3, r3, #2
 8001490:	2b00      	cmp	r3, #0
 8001492:	d1ea      	bne.n	800146a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f003 0304 	and.w	r3, r3, #4
 800149c:	2b00      	cmp	r3, #0
 800149e:	f000 8097 	beq.w	80015d0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014a2:	2300      	movs	r3, #0
 80014a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014a6:	4b81      	ldr	r3, [pc, #516]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 80014a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d10f      	bne.n	80014d2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	60bb      	str	r3, [r7, #8]
 80014b6:	4b7d      	ldr	r3, [pc, #500]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 80014b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ba:	4a7c      	ldr	r2, [pc, #496]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 80014bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014c0:	6413      	str	r3, [r2, #64]	; 0x40
 80014c2:	4b7a      	ldr	r3, [pc, #488]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 80014c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014ca:	60bb      	str	r3, [r7, #8]
 80014cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014ce:	2301      	movs	r3, #1
 80014d0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014d2:	4b77      	ldr	r3, [pc, #476]	; (80016b0 <HAL_RCC_OscConfig+0x474>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d118      	bne.n	8001510 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014de:	4b74      	ldr	r3, [pc, #464]	; (80016b0 <HAL_RCC_OscConfig+0x474>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a73      	ldr	r2, [pc, #460]	; (80016b0 <HAL_RCC_OscConfig+0x474>)
 80014e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014ea:	f7ff fc03 	bl	8000cf4 <HAL_GetTick>
 80014ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014f0:	e008      	b.n	8001504 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014f2:	f7ff fbff 	bl	8000cf4 <HAL_GetTick>
 80014f6:	4602      	mov	r2, r0
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	d901      	bls.n	8001504 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001500:	2303      	movs	r3, #3
 8001502:	e10c      	b.n	800171e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001504:	4b6a      	ldr	r3, [pc, #424]	; (80016b0 <HAL_RCC_OscConfig+0x474>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800150c:	2b00      	cmp	r3, #0
 800150e:	d0f0      	beq.n	80014f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	2b01      	cmp	r3, #1
 8001516:	d106      	bne.n	8001526 <HAL_RCC_OscConfig+0x2ea>
 8001518:	4b64      	ldr	r3, [pc, #400]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 800151a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800151c:	4a63      	ldr	r2, [pc, #396]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 800151e:	f043 0301 	orr.w	r3, r3, #1
 8001522:	6713      	str	r3, [r2, #112]	; 0x70
 8001524:	e01c      	b.n	8001560 <HAL_RCC_OscConfig+0x324>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	2b05      	cmp	r3, #5
 800152c:	d10c      	bne.n	8001548 <HAL_RCC_OscConfig+0x30c>
 800152e:	4b5f      	ldr	r3, [pc, #380]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 8001530:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001532:	4a5e      	ldr	r2, [pc, #376]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 8001534:	f043 0304 	orr.w	r3, r3, #4
 8001538:	6713      	str	r3, [r2, #112]	; 0x70
 800153a:	4b5c      	ldr	r3, [pc, #368]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 800153c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800153e:	4a5b      	ldr	r2, [pc, #364]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 8001540:	f043 0301 	orr.w	r3, r3, #1
 8001544:	6713      	str	r3, [r2, #112]	; 0x70
 8001546:	e00b      	b.n	8001560 <HAL_RCC_OscConfig+0x324>
 8001548:	4b58      	ldr	r3, [pc, #352]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 800154a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800154c:	4a57      	ldr	r2, [pc, #348]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 800154e:	f023 0301 	bic.w	r3, r3, #1
 8001552:	6713      	str	r3, [r2, #112]	; 0x70
 8001554:	4b55      	ldr	r3, [pc, #340]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 8001556:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001558:	4a54      	ldr	r2, [pc, #336]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 800155a:	f023 0304 	bic.w	r3, r3, #4
 800155e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	689b      	ldr	r3, [r3, #8]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d015      	beq.n	8001594 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001568:	f7ff fbc4 	bl	8000cf4 <HAL_GetTick>
 800156c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800156e:	e00a      	b.n	8001586 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001570:	f7ff fbc0 	bl	8000cf4 <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	f241 3288 	movw	r2, #5000	; 0x1388
 800157e:	4293      	cmp	r3, r2
 8001580:	d901      	bls.n	8001586 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001582:	2303      	movs	r3, #3
 8001584:	e0cb      	b.n	800171e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001586:	4b49      	ldr	r3, [pc, #292]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 8001588:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	2b00      	cmp	r3, #0
 8001590:	d0ee      	beq.n	8001570 <HAL_RCC_OscConfig+0x334>
 8001592:	e014      	b.n	80015be <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001594:	f7ff fbae 	bl	8000cf4 <HAL_GetTick>
 8001598:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800159a:	e00a      	b.n	80015b2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800159c:	f7ff fbaa 	bl	8000cf4 <HAL_GetTick>
 80015a0:	4602      	mov	r2, r0
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e0b5      	b.n	800171e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015b2:	4b3e      	ldr	r3, [pc, #248]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 80015b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015b6:	f003 0302 	and.w	r3, r3, #2
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d1ee      	bne.n	800159c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015be:	7dfb      	ldrb	r3, [r7, #23]
 80015c0:	2b01      	cmp	r3, #1
 80015c2:	d105      	bne.n	80015d0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015c4:	4b39      	ldr	r3, [pc, #228]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 80015c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c8:	4a38      	ldr	r2, [pc, #224]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 80015ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015ce:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	699b      	ldr	r3, [r3, #24]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	f000 80a1 	beq.w	800171c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015da:	4b34      	ldr	r3, [pc, #208]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	f003 030c 	and.w	r3, r3, #12
 80015e2:	2b08      	cmp	r3, #8
 80015e4:	d05c      	beq.n	80016a0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	699b      	ldr	r3, [r3, #24]
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	d141      	bne.n	8001672 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015ee:	4b31      	ldr	r3, [pc, #196]	; (80016b4 <HAL_RCC_OscConfig+0x478>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f4:	f7ff fb7e 	bl	8000cf4 <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015fa:	e008      	b.n	800160e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015fc:	f7ff fb7a 	bl	8000cf4 <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	2b02      	cmp	r3, #2
 8001608:	d901      	bls.n	800160e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e087      	b.n	800171e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800160e:	4b27      	ldr	r3, [pc, #156]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d1f0      	bne.n	80015fc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	69da      	ldr	r2, [r3, #28]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6a1b      	ldr	r3, [r3, #32]
 8001622:	431a      	orrs	r2, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001628:	019b      	lsls	r3, r3, #6
 800162a:	431a      	orrs	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001630:	085b      	lsrs	r3, r3, #1
 8001632:	3b01      	subs	r3, #1
 8001634:	041b      	lsls	r3, r3, #16
 8001636:	431a      	orrs	r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800163c:	061b      	lsls	r3, r3, #24
 800163e:	491b      	ldr	r1, [pc, #108]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 8001640:	4313      	orrs	r3, r2
 8001642:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001644:	4b1b      	ldr	r3, [pc, #108]	; (80016b4 <HAL_RCC_OscConfig+0x478>)
 8001646:	2201      	movs	r2, #1
 8001648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800164a:	f7ff fb53 	bl	8000cf4 <HAL_GetTick>
 800164e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001650:	e008      	b.n	8001664 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001652:	f7ff fb4f 	bl	8000cf4 <HAL_GetTick>
 8001656:	4602      	mov	r2, r0
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	2b02      	cmp	r3, #2
 800165e:	d901      	bls.n	8001664 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001660:	2303      	movs	r3, #3
 8001662:	e05c      	b.n	800171e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001664:	4b11      	ldr	r3, [pc, #68]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800166c:	2b00      	cmp	r3, #0
 800166e:	d0f0      	beq.n	8001652 <HAL_RCC_OscConfig+0x416>
 8001670:	e054      	b.n	800171c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001672:	4b10      	ldr	r3, [pc, #64]	; (80016b4 <HAL_RCC_OscConfig+0x478>)
 8001674:	2200      	movs	r2, #0
 8001676:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001678:	f7ff fb3c 	bl	8000cf4 <HAL_GetTick>
 800167c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800167e:	e008      	b.n	8001692 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001680:	f7ff fb38 	bl	8000cf4 <HAL_GetTick>
 8001684:	4602      	mov	r2, r0
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	2b02      	cmp	r3, #2
 800168c:	d901      	bls.n	8001692 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800168e:	2303      	movs	r3, #3
 8001690:	e045      	b.n	800171e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001692:	4b06      	ldr	r3, [pc, #24]	; (80016ac <HAL_RCC_OscConfig+0x470>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d1f0      	bne.n	8001680 <HAL_RCC_OscConfig+0x444>
 800169e:	e03d      	b.n	800171c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	699b      	ldr	r3, [r3, #24]
 80016a4:	2b01      	cmp	r3, #1
 80016a6:	d107      	bne.n	80016b8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80016a8:	2301      	movs	r3, #1
 80016aa:	e038      	b.n	800171e <HAL_RCC_OscConfig+0x4e2>
 80016ac:	40023800 	.word	0x40023800
 80016b0:	40007000 	.word	0x40007000
 80016b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80016b8:	4b1b      	ldr	r3, [pc, #108]	; (8001728 <HAL_RCC_OscConfig+0x4ec>)
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	699b      	ldr	r3, [r3, #24]
 80016c2:	2b01      	cmp	r3, #1
 80016c4:	d028      	beq.n	8001718 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d121      	bne.n	8001718 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016de:	429a      	cmp	r2, r3
 80016e0:	d11a      	bne.n	8001718 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016e2:	68fa      	ldr	r2, [r7, #12]
 80016e4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80016e8:	4013      	ands	r3, r2
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80016ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d111      	bne.n	8001718 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016fe:	085b      	lsrs	r3, r3, #1
 8001700:	3b01      	subs	r3, #1
 8001702:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001704:	429a      	cmp	r2, r3
 8001706:	d107      	bne.n	8001718 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001712:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001714:	429a      	cmp	r2, r3
 8001716:	d001      	beq.n	800171c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001718:	2301      	movs	r3, #1
 800171a:	e000      	b.n	800171e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	3718      	adds	r7, #24
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	40023800 	.word	0x40023800

0800172c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d101      	bne.n	8001740 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	e0cc      	b.n	80018da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001740:	4b68      	ldr	r3, [pc, #416]	; (80018e4 <HAL_RCC_ClockConfig+0x1b8>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f003 0307 	and.w	r3, r3, #7
 8001748:	683a      	ldr	r2, [r7, #0]
 800174a:	429a      	cmp	r2, r3
 800174c:	d90c      	bls.n	8001768 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800174e:	4b65      	ldr	r3, [pc, #404]	; (80018e4 <HAL_RCC_ClockConfig+0x1b8>)
 8001750:	683a      	ldr	r2, [r7, #0]
 8001752:	b2d2      	uxtb	r2, r2
 8001754:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001756:	4b63      	ldr	r3, [pc, #396]	; (80018e4 <HAL_RCC_ClockConfig+0x1b8>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 0307 	and.w	r3, r3, #7
 800175e:	683a      	ldr	r2, [r7, #0]
 8001760:	429a      	cmp	r2, r3
 8001762:	d001      	beq.n	8001768 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001764:	2301      	movs	r3, #1
 8001766:	e0b8      	b.n	80018da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f003 0302 	and.w	r3, r3, #2
 8001770:	2b00      	cmp	r3, #0
 8001772:	d020      	beq.n	80017b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0304 	and.w	r3, r3, #4
 800177c:	2b00      	cmp	r3, #0
 800177e:	d005      	beq.n	800178c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001780:	4b59      	ldr	r3, [pc, #356]	; (80018e8 <HAL_RCC_ClockConfig+0x1bc>)
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	4a58      	ldr	r2, [pc, #352]	; (80018e8 <HAL_RCC_ClockConfig+0x1bc>)
 8001786:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800178a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f003 0308 	and.w	r3, r3, #8
 8001794:	2b00      	cmp	r3, #0
 8001796:	d005      	beq.n	80017a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001798:	4b53      	ldr	r3, [pc, #332]	; (80018e8 <HAL_RCC_ClockConfig+0x1bc>)
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	4a52      	ldr	r2, [pc, #328]	; (80018e8 <HAL_RCC_ClockConfig+0x1bc>)
 800179e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80017a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017a4:	4b50      	ldr	r3, [pc, #320]	; (80018e8 <HAL_RCC_ClockConfig+0x1bc>)
 80017a6:	689b      	ldr	r3, [r3, #8]
 80017a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	494d      	ldr	r1, [pc, #308]	; (80018e8 <HAL_RCC_ClockConfig+0x1bc>)
 80017b2:	4313      	orrs	r3, r2
 80017b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d044      	beq.n	800184c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d107      	bne.n	80017da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ca:	4b47      	ldr	r3, [pc, #284]	; (80018e8 <HAL_RCC_ClockConfig+0x1bc>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d119      	bne.n	800180a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e07f      	b.n	80018da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	2b02      	cmp	r3, #2
 80017e0:	d003      	beq.n	80017ea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017e6:	2b03      	cmp	r3, #3
 80017e8:	d107      	bne.n	80017fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017ea:	4b3f      	ldr	r3, [pc, #252]	; (80018e8 <HAL_RCC_ClockConfig+0x1bc>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d109      	bne.n	800180a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017f6:	2301      	movs	r3, #1
 80017f8:	e06f      	b.n	80018da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017fa:	4b3b      	ldr	r3, [pc, #236]	; (80018e8 <HAL_RCC_ClockConfig+0x1bc>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 0302 	and.w	r3, r3, #2
 8001802:	2b00      	cmp	r3, #0
 8001804:	d101      	bne.n	800180a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e067      	b.n	80018da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800180a:	4b37      	ldr	r3, [pc, #220]	; (80018e8 <HAL_RCC_ClockConfig+0x1bc>)
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	f023 0203 	bic.w	r2, r3, #3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	4934      	ldr	r1, [pc, #208]	; (80018e8 <HAL_RCC_ClockConfig+0x1bc>)
 8001818:	4313      	orrs	r3, r2
 800181a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800181c:	f7ff fa6a 	bl	8000cf4 <HAL_GetTick>
 8001820:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001822:	e00a      	b.n	800183a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001824:	f7ff fa66 	bl	8000cf4 <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001832:	4293      	cmp	r3, r2
 8001834:	d901      	bls.n	800183a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001836:	2303      	movs	r3, #3
 8001838:	e04f      	b.n	80018da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800183a:	4b2b      	ldr	r3, [pc, #172]	; (80018e8 <HAL_RCC_ClockConfig+0x1bc>)
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	f003 020c 	and.w	r2, r3, #12
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	429a      	cmp	r2, r3
 800184a:	d1eb      	bne.n	8001824 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800184c:	4b25      	ldr	r3, [pc, #148]	; (80018e4 <HAL_RCC_ClockConfig+0x1b8>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f003 0307 	and.w	r3, r3, #7
 8001854:	683a      	ldr	r2, [r7, #0]
 8001856:	429a      	cmp	r2, r3
 8001858:	d20c      	bcs.n	8001874 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800185a:	4b22      	ldr	r3, [pc, #136]	; (80018e4 <HAL_RCC_ClockConfig+0x1b8>)
 800185c:	683a      	ldr	r2, [r7, #0]
 800185e:	b2d2      	uxtb	r2, r2
 8001860:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001862:	4b20      	ldr	r3, [pc, #128]	; (80018e4 <HAL_RCC_ClockConfig+0x1b8>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	683a      	ldr	r2, [r7, #0]
 800186c:	429a      	cmp	r2, r3
 800186e:	d001      	beq.n	8001874 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	e032      	b.n	80018da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f003 0304 	and.w	r3, r3, #4
 800187c:	2b00      	cmp	r3, #0
 800187e:	d008      	beq.n	8001892 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001880:	4b19      	ldr	r3, [pc, #100]	; (80018e8 <HAL_RCC_ClockConfig+0x1bc>)
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	4916      	ldr	r1, [pc, #88]	; (80018e8 <HAL_RCC_ClockConfig+0x1bc>)
 800188e:	4313      	orrs	r3, r2
 8001890:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0308 	and.w	r3, r3, #8
 800189a:	2b00      	cmp	r3, #0
 800189c:	d009      	beq.n	80018b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800189e:	4b12      	ldr	r3, [pc, #72]	; (80018e8 <HAL_RCC_ClockConfig+0x1bc>)
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	691b      	ldr	r3, [r3, #16]
 80018aa:	00db      	lsls	r3, r3, #3
 80018ac:	490e      	ldr	r1, [pc, #56]	; (80018e8 <HAL_RCC_ClockConfig+0x1bc>)
 80018ae:	4313      	orrs	r3, r2
 80018b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018b2:	f000 f821 	bl	80018f8 <HAL_RCC_GetSysClockFreq>
 80018b6:	4602      	mov	r2, r0
 80018b8:	4b0b      	ldr	r3, [pc, #44]	; (80018e8 <HAL_RCC_ClockConfig+0x1bc>)
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	091b      	lsrs	r3, r3, #4
 80018be:	f003 030f 	and.w	r3, r3, #15
 80018c2:	490a      	ldr	r1, [pc, #40]	; (80018ec <HAL_RCC_ClockConfig+0x1c0>)
 80018c4:	5ccb      	ldrb	r3, [r1, r3]
 80018c6:	fa22 f303 	lsr.w	r3, r2, r3
 80018ca:	4a09      	ldr	r2, [pc, #36]	; (80018f0 <HAL_RCC_ClockConfig+0x1c4>)
 80018cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80018ce:	4b09      	ldr	r3, [pc, #36]	; (80018f4 <HAL_RCC_ClockConfig+0x1c8>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7ff f922 	bl	8000b1c <HAL_InitTick>

  return HAL_OK;
 80018d8:	2300      	movs	r3, #0
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3710      	adds	r7, #16
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	40023c00 	.word	0x40023c00
 80018e8:	40023800 	.word	0x40023800
 80018ec:	08007204 	.word	0x08007204
 80018f0:	20000000 	.word	0x20000000
 80018f4:	20000004 	.word	0x20000004

080018f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018fc:	b094      	sub	sp, #80	; 0x50
 80018fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001900:	2300      	movs	r3, #0
 8001902:	647b      	str	r3, [r7, #68]	; 0x44
 8001904:	2300      	movs	r3, #0
 8001906:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001908:	2300      	movs	r3, #0
 800190a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800190c:	2300      	movs	r3, #0
 800190e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001910:	4b79      	ldr	r3, [pc, #484]	; (8001af8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	f003 030c 	and.w	r3, r3, #12
 8001918:	2b08      	cmp	r3, #8
 800191a:	d00d      	beq.n	8001938 <HAL_RCC_GetSysClockFreq+0x40>
 800191c:	2b08      	cmp	r3, #8
 800191e:	f200 80e1 	bhi.w	8001ae4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001922:	2b00      	cmp	r3, #0
 8001924:	d002      	beq.n	800192c <HAL_RCC_GetSysClockFreq+0x34>
 8001926:	2b04      	cmp	r3, #4
 8001928:	d003      	beq.n	8001932 <HAL_RCC_GetSysClockFreq+0x3a>
 800192a:	e0db      	b.n	8001ae4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800192c:	4b73      	ldr	r3, [pc, #460]	; (8001afc <HAL_RCC_GetSysClockFreq+0x204>)
 800192e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001930:	e0db      	b.n	8001aea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001932:	4b73      	ldr	r3, [pc, #460]	; (8001b00 <HAL_RCC_GetSysClockFreq+0x208>)
 8001934:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001936:	e0d8      	b.n	8001aea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001938:	4b6f      	ldr	r3, [pc, #444]	; (8001af8 <HAL_RCC_GetSysClockFreq+0x200>)
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001940:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001942:	4b6d      	ldr	r3, [pc, #436]	; (8001af8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d063      	beq.n	8001a16 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800194e:	4b6a      	ldr	r3, [pc, #424]	; (8001af8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	099b      	lsrs	r3, r3, #6
 8001954:	2200      	movs	r2, #0
 8001956:	63bb      	str	r3, [r7, #56]	; 0x38
 8001958:	63fa      	str	r2, [r7, #60]	; 0x3c
 800195a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800195c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001960:	633b      	str	r3, [r7, #48]	; 0x30
 8001962:	2300      	movs	r3, #0
 8001964:	637b      	str	r3, [r7, #52]	; 0x34
 8001966:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800196a:	4622      	mov	r2, r4
 800196c:	462b      	mov	r3, r5
 800196e:	f04f 0000 	mov.w	r0, #0
 8001972:	f04f 0100 	mov.w	r1, #0
 8001976:	0159      	lsls	r1, r3, #5
 8001978:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800197c:	0150      	lsls	r0, r2, #5
 800197e:	4602      	mov	r2, r0
 8001980:	460b      	mov	r3, r1
 8001982:	4621      	mov	r1, r4
 8001984:	1a51      	subs	r1, r2, r1
 8001986:	6139      	str	r1, [r7, #16]
 8001988:	4629      	mov	r1, r5
 800198a:	eb63 0301 	sbc.w	r3, r3, r1
 800198e:	617b      	str	r3, [r7, #20]
 8001990:	f04f 0200 	mov.w	r2, #0
 8001994:	f04f 0300 	mov.w	r3, #0
 8001998:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800199c:	4659      	mov	r1, fp
 800199e:	018b      	lsls	r3, r1, #6
 80019a0:	4651      	mov	r1, sl
 80019a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80019a6:	4651      	mov	r1, sl
 80019a8:	018a      	lsls	r2, r1, #6
 80019aa:	4651      	mov	r1, sl
 80019ac:	ebb2 0801 	subs.w	r8, r2, r1
 80019b0:	4659      	mov	r1, fp
 80019b2:	eb63 0901 	sbc.w	r9, r3, r1
 80019b6:	f04f 0200 	mov.w	r2, #0
 80019ba:	f04f 0300 	mov.w	r3, #0
 80019be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80019c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80019c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80019ca:	4690      	mov	r8, r2
 80019cc:	4699      	mov	r9, r3
 80019ce:	4623      	mov	r3, r4
 80019d0:	eb18 0303 	adds.w	r3, r8, r3
 80019d4:	60bb      	str	r3, [r7, #8]
 80019d6:	462b      	mov	r3, r5
 80019d8:	eb49 0303 	adc.w	r3, r9, r3
 80019dc:	60fb      	str	r3, [r7, #12]
 80019de:	f04f 0200 	mov.w	r2, #0
 80019e2:	f04f 0300 	mov.w	r3, #0
 80019e6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80019ea:	4629      	mov	r1, r5
 80019ec:	024b      	lsls	r3, r1, #9
 80019ee:	4621      	mov	r1, r4
 80019f0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80019f4:	4621      	mov	r1, r4
 80019f6:	024a      	lsls	r2, r1, #9
 80019f8:	4610      	mov	r0, r2
 80019fa:	4619      	mov	r1, r3
 80019fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019fe:	2200      	movs	r2, #0
 8001a00:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a02:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001a04:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001a08:	f7fe fc82 	bl	8000310 <__aeabi_uldivmod>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
 8001a10:	4613      	mov	r3, r2
 8001a12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001a14:	e058      	b.n	8001ac8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a16:	4b38      	ldr	r3, [pc, #224]	; (8001af8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	099b      	lsrs	r3, r3, #6
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	4618      	mov	r0, r3
 8001a20:	4611      	mov	r1, r2
 8001a22:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a26:	623b      	str	r3, [r7, #32]
 8001a28:	2300      	movs	r3, #0
 8001a2a:	627b      	str	r3, [r7, #36]	; 0x24
 8001a2c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a30:	4642      	mov	r2, r8
 8001a32:	464b      	mov	r3, r9
 8001a34:	f04f 0000 	mov.w	r0, #0
 8001a38:	f04f 0100 	mov.w	r1, #0
 8001a3c:	0159      	lsls	r1, r3, #5
 8001a3e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a42:	0150      	lsls	r0, r2, #5
 8001a44:	4602      	mov	r2, r0
 8001a46:	460b      	mov	r3, r1
 8001a48:	4641      	mov	r1, r8
 8001a4a:	ebb2 0a01 	subs.w	sl, r2, r1
 8001a4e:	4649      	mov	r1, r9
 8001a50:	eb63 0b01 	sbc.w	fp, r3, r1
 8001a54:	f04f 0200 	mov.w	r2, #0
 8001a58:	f04f 0300 	mov.w	r3, #0
 8001a5c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001a60:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001a64:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001a68:	ebb2 040a 	subs.w	r4, r2, sl
 8001a6c:	eb63 050b 	sbc.w	r5, r3, fp
 8001a70:	f04f 0200 	mov.w	r2, #0
 8001a74:	f04f 0300 	mov.w	r3, #0
 8001a78:	00eb      	lsls	r3, r5, #3
 8001a7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a7e:	00e2      	lsls	r2, r4, #3
 8001a80:	4614      	mov	r4, r2
 8001a82:	461d      	mov	r5, r3
 8001a84:	4643      	mov	r3, r8
 8001a86:	18e3      	adds	r3, r4, r3
 8001a88:	603b      	str	r3, [r7, #0]
 8001a8a:	464b      	mov	r3, r9
 8001a8c:	eb45 0303 	adc.w	r3, r5, r3
 8001a90:	607b      	str	r3, [r7, #4]
 8001a92:	f04f 0200 	mov.w	r2, #0
 8001a96:	f04f 0300 	mov.w	r3, #0
 8001a9a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a9e:	4629      	mov	r1, r5
 8001aa0:	028b      	lsls	r3, r1, #10
 8001aa2:	4621      	mov	r1, r4
 8001aa4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001aa8:	4621      	mov	r1, r4
 8001aaa:	028a      	lsls	r2, r1, #10
 8001aac:	4610      	mov	r0, r2
 8001aae:	4619      	mov	r1, r3
 8001ab0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	61bb      	str	r3, [r7, #24]
 8001ab6:	61fa      	str	r2, [r7, #28]
 8001ab8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001abc:	f7fe fc28 	bl	8000310 <__aeabi_uldivmod>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001ac8:	4b0b      	ldr	r3, [pc, #44]	; (8001af8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	0c1b      	lsrs	r3, r3, #16
 8001ace:	f003 0303 	and.w	r3, r3, #3
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001ad8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001ada:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ae0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001ae2:	e002      	b.n	8001aea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ae4:	4b05      	ldr	r3, [pc, #20]	; (8001afc <HAL_RCC_GetSysClockFreq+0x204>)
 8001ae6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001ae8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001aea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3750      	adds	r7, #80	; 0x50
 8001af0:	46bd      	mov	sp, r7
 8001af2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001af6:	bf00      	nop
 8001af8:	40023800 	.word	0x40023800
 8001afc:	00f42400 	.word	0x00f42400
 8001b00:	007a1200 	.word	0x007a1200

08001b04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b08:	4b03      	ldr	r3, [pc, #12]	; (8001b18 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	20000000 	.word	0x20000000

08001b1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b20:	f7ff fff0 	bl	8001b04 <HAL_RCC_GetHCLKFreq>
 8001b24:	4602      	mov	r2, r0
 8001b26:	4b05      	ldr	r3, [pc, #20]	; (8001b3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	0a9b      	lsrs	r3, r3, #10
 8001b2c:	f003 0307 	and.w	r3, r3, #7
 8001b30:	4903      	ldr	r1, [pc, #12]	; (8001b40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b32:	5ccb      	ldrb	r3, [r1, r3]
 8001b34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	40023800 	.word	0x40023800
 8001b40:	08007214 	.word	0x08007214

08001b44 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b083      	sub	sp, #12
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	220f      	movs	r2, #15
 8001b52:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001b54:	4b12      	ldr	r3, [pc, #72]	; (8001ba0 <HAL_RCC_GetClockConfig+0x5c>)
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	f003 0203 	and.w	r2, r3, #3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001b60:	4b0f      	ldr	r3, [pc, #60]	; (8001ba0 <HAL_RCC_GetClockConfig+0x5c>)
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001b6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ba0 <HAL_RCC_GetClockConfig+0x5c>)
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b78:	4b09      	ldr	r3, [pc, #36]	; (8001ba0 <HAL_RCC_GetClockConfig+0x5c>)
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	08db      	lsrs	r3, r3, #3
 8001b7e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b86:	4b07      	ldr	r3, [pc, #28]	; (8001ba4 <HAL_RCC_GetClockConfig+0x60>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 0207 	and.w	r2, r3, #7
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	601a      	str	r2, [r3, #0]
}
 8001b92:	bf00      	nop
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	40023800 	.word	0x40023800
 8001ba4:	40023c00 	.word	0x40023c00

08001ba8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d101      	bne.n	8001bba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e041      	b.n	8001c3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d106      	bne.n	8001bd4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f000 f839 	bl	8001c46 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2202      	movs	r2, #2
 8001bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	3304      	adds	r3, #4
 8001be4:	4619      	mov	r1, r3
 8001be6:	4610      	mov	r0, r2
 8001be8:	f000 f9d8 	bl	8001f9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2201      	movs	r2, #1
 8001c18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2201      	movs	r2, #1
 8001c28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2201      	movs	r2, #1
 8001c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3708      	adds	r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001c46:	b480      	push	{r7}
 8001c48:	b083      	sub	sp, #12
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001c4e:	bf00      	nop
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
	...

08001c5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b085      	sub	sp, #20
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d001      	beq.n	8001c74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e04e      	b.n	8001d12 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2202      	movs	r2, #2
 8001c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	68da      	ldr	r2, [r3, #12]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f042 0201 	orr.w	r2, r2, #1
 8001c8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a23      	ldr	r2, [pc, #140]	; (8001d20 <HAL_TIM_Base_Start_IT+0xc4>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d022      	beq.n	8001cdc <HAL_TIM_Base_Start_IT+0x80>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c9e:	d01d      	beq.n	8001cdc <HAL_TIM_Base_Start_IT+0x80>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a1f      	ldr	r2, [pc, #124]	; (8001d24 <HAL_TIM_Base_Start_IT+0xc8>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d018      	beq.n	8001cdc <HAL_TIM_Base_Start_IT+0x80>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a1e      	ldr	r2, [pc, #120]	; (8001d28 <HAL_TIM_Base_Start_IT+0xcc>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d013      	beq.n	8001cdc <HAL_TIM_Base_Start_IT+0x80>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a1c      	ldr	r2, [pc, #112]	; (8001d2c <HAL_TIM_Base_Start_IT+0xd0>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d00e      	beq.n	8001cdc <HAL_TIM_Base_Start_IT+0x80>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a1b      	ldr	r2, [pc, #108]	; (8001d30 <HAL_TIM_Base_Start_IT+0xd4>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d009      	beq.n	8001cdc <HAL_TIM_Base_Start_IT+0x80>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a19      	ldr	r2, [pc, #100]	; (8001d34 <HAL_TIM_Base_Start_IT+0xd8>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d004      	beq.n	8001cdc <HAL_TIM_Base_Start_IT+0x80>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a18      	ldr	r2, [pc, #96]	; (8001d38 <HAL_TIM_Base_Start_IT+0xdc>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d111      	bne.n	8001d00 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	f003 0307 	and.w	r3, r3, #7
 8001ce6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	2b06      	cmp	r3, #6
 8001cec:	d010      	beq.n	8001d10 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f042 0201 	orr.w	r2, r2, #1
 8001cfc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001cfe:	e007      	b.n	8001d10 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f042 0201 	orr.w	r2, r2, #1
 8001d0e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d10:	2300      	movs	r3, #0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3714      	adds	r7, #20
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	40010000 	.word	0x40010000
 8001d24:	40000400 	.word	0x40000400
 8001d28:	40000800 	.word	0x40000800
 8001d2c:	40000c00 	.word	0x40000c00
 8001d30:	40010400 	.word	0x40010400
 8001d34:	40014000 	.word	0x40014000
 8001d38:	40001800 	.word	0x40001800

08001d3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	691b      	ldr	r3, [r3, #16]
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	2b02      	cmp	r3, #2
 8001d50:	d122      	bne.n	8001d98 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	f003 0302 	and.w	r3, r3, #2
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d11b      	bne.n	8001d98 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f06f 0202 	mvn.w	r2, #2
 8001d68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	699b      	ldr	r3, [r3, #24]
 8001d76:	f003 0303 	and.w	r3, r3, #3
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d003      	beq.n	8001d86 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f000 f8ee 	bl	8001f60 <HAL_TIM_IC_CaptureCallback>
 8001d84:	e005      	b.n	8001d92 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f000 f8e0 	bl	8001f4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f000 f8f1 	bl	8001f74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	691b      	ldr	r3, [r3, #16]
 8001d9e:	f003 0304 	and.w	r3, r3, #4
 8001da2:	2b04      	cmp	r3, #4
 8001da4:	d122      	bne.n	8001dec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	f003 0304 	and.w	r3, r3, #4
 8001db0:	2b04      	cmp	r3, #4
 8001db2:	d11b      	bne.n	8001dec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f06f 0204 	mvn.w	r2, #4
 8001dbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2202      	movs	r2, #2
 8001dc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	699b      	ldr	r3, [r3, #24]
 8001dca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d003      	beq.n	8001dda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f000 f8c4 	bl	8001f60 <HAL_TIM_IC_CaptureCallback>
 8001dd8:	e005      	b.n	8001de6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f000 f8b6 	bl	8001f4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f000 f8c7 	bl	8001f74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2200      	movs	r2, #0
 8001dea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	691b      	ldr	r3, [r3, #16]
 8001df2:	f003 0308 	and.w	r3, r3, #8
 8001df6:	2b08      	cmp	r3, #8
 8001df8:	d122      	bne.n	8001e40 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	f003 0308 	and.w	r3, r3, #8
 8001e04:	2b08      	cmp	r3, #8
 8001e06:	d11b      	bne.n	8001e40 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f06f 0208 	mvn.w	r2, #8
 8001e10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2204      	movs	r2, #4
 8001e16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	69db      	ldr	r3, [r3, #28]
 8001e1e:	f003 0303 	and.w	r3, r3, #3
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d003      	beq.n	8001e2e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f000 f89a 	bl	8001f60 <HAL_TIM_IC_CaptureCallback>
 8001e2c:	e005      	b.n	8001e3a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f000 f88c 	bl	8001f4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f000 f89d 	bl	8001f74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	691b      	ldr	r3, [r3, #16]
 8001e46:	f003 0310 	and.w	r3, r3, #16
 8001e4a:	2b10      	cmp	r3, #16
 8001e4c:	d122      	bne.n	8001e94 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	f003 0310 	and.w	r3, r3, #16
 8001e58:	2b10      	cmp	r3, #16
 8001e5a:	d11b      	bne.n	8001e94 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f06f 0210 	mvn.w	r2, #16
 8001e64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2208      	movs	r2, #8
 8001e6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	69db      	ldr	r3, [r3, #28]
 8001e72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d003      	beq.n	8001e82 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f000 f870 	bl	8001f60 <HAL_TIM_IC_CaptureCallback>
 8001e80:	e005      	b.n	8001e8e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f000 f862 	bl	8001f4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f000 f873 	bl	8001f74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2200      	movs	r2, #0
 8001e92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	691b      	ldr	r3, [r3, #16]
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	d10e      	bne.n	8001ec0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	f003 0301 	and.w	r3, r3, #1
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d107      	bne.n	8001ec0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f06f 0201 	mvn.w	r2, #1
 8001eb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f7fe fdee 	bl	8000a9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	691b      	ldr	r3, [r3, #16]
 8001ec6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eca:	2b80      	cmp	r3, #128	; 0x80
 8001ecc:	d10e      	bne.n	8001eec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ed8:	2b80      	cmp	r3, #128	; 0x80
 8001eda:	d107      	bne.n	8001eec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001ee4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	f000 f902 	bl	80020f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	691b      	ldr	r3, [r3, #16]
 8001ef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ef6:	2b40      	cmp	r3, #64	; 0x40
 8001ef8:	d10e      	bne.n	8001f18 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f04:	2b40      	cmp	r3, #64	; 0x40
 8001f06:	d107      	bne.n	8001f18 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001f10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 f838 	bl	8001f88 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	691b      	ldr	r3, [r3, #16]
 8001f1e:	f003 0320 	and.w	r3, r3, #32
 8001f22:	2b20      	cmp	r3, #32
 8001f24:	d10e      	bne.n	8001f44 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	f003 0320 	and.w	r3, r3, #32
 8001f30:	2b20      	cmp	r3, #32
 8001f32:	d107      	bne.n	8001f44 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f06f 0220 	mvn.w	r2, #32
 8001f3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f000 f8cc 	bl	80020dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f44:	bf00      	nop
 8001f46:	3708      	adds	r7, #8
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}

08001f4c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001f54:	bf00      	nop
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001f68:	bf00      	nop
 8001f6a:	370c      	adds	r7, #12
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr

08001f74 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f7c:	bf00      	nop
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f90:	bf00      	nop
 8001f92:	370c      	adds	r7, #12
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr

08001f9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b085      	sub	sp, #20
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	4a40      	ldr	r2, [pc, #256]	; (80020b0 <TIM_Base_SetConfig+0x114>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d013      	beq.n	8001fdc <TIM_Base_SetConfig+0x40>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fba:	d00f      	beq.n	8001fdc <TIM_Base_SetConfig+0x40>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	4a3d      	ldr	r2, [pc, #244]	; (80020b4 <TIM_Base_SetConfig+0x118>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d00b      	beq.n	8001fdc <TIM_Base_SetConfig+0x40>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4a3c      	ldr	r2, [pc, #240]	; (80020b8 <TIM_Base_SetConfig+0x11c>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d007      	beq.n	8001fdc <TIM_Base_SetConfig+0x40>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	4a3b      	ldr	r2, [pc, #236]	; (80020bc <TIM_Base_SetConfig+0x120>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d003      	beq.n	8001fdc <TIM_Base_SetConfig+0x40>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4a3a      	ldr	r2, [pc, #232]	; (80020c0 <TIM_Base_SetConfig+0x124>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d108      	bne.n	8001fee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fe2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	68fa      	ldr	r2, [r7, #12]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4a2f      	ldr	r2, [pc, #188]	; (80020b0 <TIM_Base_SetConfig+0x114>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d02b      	beq.n	800204e <TIM_Base_SetConfig+0xb2>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ffc:	d027      	beq.n	800204e <TIM_Base_SetConfig+0xb2>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a2c      	ldr	r2, [pc, #176]	; (80020b4 <TIM_Base_SetConfig+0x118>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d023      	beq.n	800204e <TIM_Base_SetConfig+0xb2>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a2b      	ldr	r2, [pc, #172]	; (80020b8 <TIM_Base_SetConfig+0x11c>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d01f      	beq.n	800204e <TIM_Base_SetConfig+0xb2>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4a2a      	ldr	r2, [pc, #168]	; (80020bc <TIM_Base_SetConfig+0x120>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d01b      	beq.n	800204e <TIM_Base_SetConfig+0xb2>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4a29      	ldr	r2, [pc, #164]	; (80020c0 <TIM_Base_SetConfig+0x124>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d017      	beq.n	800204e <TIM_Base_SetConfig+0xb2>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4a28      	ldr	r2, [pc, #160]	; (80020c4 <TIM_Base_SetConfig+0x128>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d013      	beq.n	800204e <TIM_Base_SetConfig+0xb2>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a27      	ldr	r2, [pc, #156]	; (80020c8 <TIM_Base_SetConfig+0x12c>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d00f      	beq.n	800204e <TIM_Base_SetConfig+0xb2>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a26      	ldr	r2, [pc, #152]	; (80020cc <TIM_Base_SetConfig+0x130>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d00b      	beq.n	800204e <TIM_Base_SetConfig+0xb2>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a25      	ldr	r2, [pc, #148]	; (80020d0 <TIM_Base_SetConfig+0x134>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d007      	beq.n	800204e <TIM_Base_SetConfig+0xb2>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4a24      	ldr	r2, [pc, #144]	; (80020d4 <TIM_Base_SetConfig+0x138>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d003      	beq.n	800204e <TIM_Base_SetConfig+0xb2>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a23      	ldr	r2, [pc, #140]	; (80020d8 <TIM_Base_SetConfig+0x13c>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d108      	bne.n	8002060 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002054:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	68fa      	ldr	r2, [r7, #12]
 800205c:	4313      	orrs	r3, r2
 800205e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	695b      	ldr	r3, [r3, #20]
 800206a:	4313      	orrs	r3, r2
 800206c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	68fa      	ldr	r2, [r7, #12]
 8002072:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	689a      	ldr	r2, [r3, #8]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a0a      	ldr	r2, [pc, #40]	; (80020b0 <TIM_Base_SetConfig+0x114>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d003      	beq.n	8002094 <TIM_Base_SetConfig+0xf8>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a0c      	ldr	r2, [pc, #48]	; (80020c0 <TIM_Base_SetConfig+0x124>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d103      	bne.n	800209c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	691a      	ldr	r2, [r3, #16]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2201      	movs	r2, #1
 80020a0:	615a      	str	r2, [r3, #20]
}
 80020a2:	bf00      	nop
 80020a4:	3714      	adds	r7, #20
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	40010000 	.word	0x40010000
 80020b4:	40000400 	.word	0x40000400
 80020b8:	40000800 	.word	0x40000800
 80020bc:	40000c00 	.word	0x40000c00
 80020c0:	40010400 	.word	0x40010400
 80020c4:	40014000 	.word	0x40014000
 80020c8:	40014400 	.word	0x40014400
 80020cc:	40014800 	.word	0x40014800
 80020d0:	40001800 	.word	0x40001800
 80020d4:	40001c00 	.word	0x40001c00
 80020d8:	40002000 	.word	0x40002000

080020dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80020e4:	bf00      	nop
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80020f8:	bf00      	nop
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f103 0208 	add.w	r2, r3, #8
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	f04f 32ff 	mov.w	r2, #4294967295
 800211c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	f103 0208 	add.w	r2, r3, #8
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f103 0208 	add.w	r2, r3, #8
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002138:	bf00      	nop
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2200      	movs	r2, #0
 8002150:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002152:	bf00      	nop
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800215e:	b480      	push	{r7}
 8002160:	b085      	sub	sp, #20
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
 8002166:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002174:	d103      	bne.n	800217e <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	691b      	ldr	r3, [r3, #16]
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	e00c      	b.n	8002198 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	3308      	adds	r3, #8
 8002182:	60fb      	str	r3, [r7, #12]
 8002184:	e002      	b.n	800218c <vListInsert+0x2e>
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	60fb      	str	r3, [r7, #12]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	68ba      	ldr	r2, [r7, #8]
 8002194:	429a      	cmp	r2, r3
 8002196:	d2f6      	bcs.n	8002186 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	685a      	ldr	r2, [r3, #4]
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	68fa      	ldr	r2, [r7, #12]
 80021ac:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	683a      	ldr	r2, [r7, #0]
 80021b2:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	687a      	ldr	r2, [r7, #4]
 80021b8:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	1c5a      	adds	r2, r3, #1
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	601a      	str	r2, [r3, #0]
}
 80021c4:	bf00      	nop
 80021c6:	3714      	adds	r7, #20
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80021d0:	b480      	push	{r7}
 80021d2:	b085      	sub	sp, #20
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	691b      	ldr	r3, [r3, #16]
 80021dc:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	6892      	ldr	r2, [r2, #8]
 80021e6:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	6852      	ldr	r2, [r2, #4]
 80021f0:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d103      	bne.n	8002204 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	689a      	ldr	r2, [r3, #8]
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	1e5a      	subs	r2, r3, #1
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
}
 8002218:	4618      	mov	r0, r3
 800221a:	3714      	adds	r7, #20
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b086      	sub	sp, #24
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800222e:	2301      	movs	r3, #1
 8002230:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d10a      	bne.n	8002252 <xQueueGenericReset+0x2e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800223c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002240:	f383 8811 	msr	BASEPRI, r3
 8002244:	f3bf 8f6f 	isb	sy
 8002248:	f3bf 8f4f 	dsb	sy
 800224c:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800224e:	bf00      	nop
 8002250:	e7fe      	b.n	8002250 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d052      	beq.n	80022fe <xQueueGenericReset+0xda>
        ( pxQueue->uxLength >= 1U ) &&
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 800225c:	2b00      	cmp	r3, #0
 800225e:	d04e      	beq.n	80022fe <xQueueGenericReset+0xda>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002268:	2100      	movs	r1, #0
 800226a:	fba3 2302 	umull	r2, r3, r3, r2
 800226e:	2b00      	cmp	r3, #0
 8002270:	d000      	beq.n	8002274 <xQueueGenericReset+0x50>
 8002272:	2101      	movs	r1, #1
 8002274:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8002276:	2b00      	cmp	r3, #0
 8002278:	d141      	bne.n	80022fe <xQueueGenericReset+0xda>
    {
        taskENTER_CRITICAL();
 800227a:	f001 fe73 	bl	8003f64 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002286:	6939      	ldr	r1, [r7, #16]
 8002288:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800228a:	fb01 f303 	mul.w	r3, r1, r3
 800228e:	441a      	add	r2, r3
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	2200      	movs	r2, #0
 8002298:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022aa:	3b01      	subs	r3, #1
 80022ac:	6939      	ldr	r1, [r7, #16]
 80022ae:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80022b0:	fb01 f303 	mul.w	r3, r1, r3
 80022b4:	441a      	add	r2, r3
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	22ff      	movs	r2, #255	; 0xff
 80022be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	22ff      	movs	r2, #255	; 0xff
 80022c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d109      	bne.n	80022e4 <xQueueGenericReset+0xc0>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	691b      	ldr	r3, [r3, #16]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d00f      	beq.n	80022f8 <xQueueGenericReset+0xd4>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	3310      	adds	r3, #16
 80022dc:	4618      	mov	r0, r3
 80022de:	f000 ff97 	bl	8003210 <xTaskRemoveFromEventList>
 80022e2:	e009      	b.n	80022f8 <xQueueGenericReset+0xd4>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	3310      	adds	r3, #16
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff ff0b 	bl	8002104 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	3324      	adds	r3, #36	; 0x24
 80022f2:	4618      	mov	r0, r3
 80022f4:	f7ff ff06 	bl	8002104 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80022f8:	f001 fe64 	bl	8003fc4 <vPortExitCritical>
 80022fc:	e001      	b.n	8002302 <xQueueGenericReset+0xde>
    }
    else
    {
        xReturn = pdFAIL;
 80022fe:	2300      	movs	r3, #0
 8002300:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d10a      	bne.n	800231e <xQueueGenericReset+0xfa>
        __asm volatile
 8002308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800230c:	f383 8811 	msr	BASEPRI, r3
 8002310:	f3bf 8f6f 	isb	sy
 8002314:	f3bf 8f4f 	dsb	sy
 8002318:	60bb      	str	r3, [r7, #8]
    }
 800231a:	bf00      	nop
 800231c:	e7fe      	b.n	800231c <xQueueGenericReset+0xf8>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 800231e:	697b      	ldr	r3, [r7, #20]
}
 8002320:	4618      	mov	r0, r3
 8002322:	3718      	adds	r7, #24
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}

08002328 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002328:	b580      	push	{r7, lr}
 800232a:	b08a      	sub	sp, #40	; 0x28
 800232c:	af02      	add	r7, sp, #8
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	60b9      	str	r1, [r7, #8]
 8002332:	4613      	mov	r3, r2
 8002334:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8002336:	2300      	movs	r3, #0
 8002338:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d02e      	beq.n	800239e <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002340:	2100      	movs	r1, #0
 8002342:	68ba      	ldr	r2, [r7, #8]
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	fba3 2302 	umull	r2, r3, r3, r2
 800234a:	2b00      	cmp	r3, #0
 800234c:	d000      	beq.n	8002350 <xQueueGenericCreate+0x28>
 800234e:	2101      	movs	r1, #1
 8002350:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002352:	2b00      	cmp	r3, #0
 8002354:	d123      	bne.n	800239e <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	68ba      	ldr	r2, [r7, #8]
 800235a:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800235e:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8002362:	d81c      	bhi.n	800239e <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	68ba      	ldr	r2, [r7, #8]
 8002368:	fb02 f303 	mul.w	r3, r2, r3
 800236c:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800236e:	69bb      	ldr	r3, [r7, #24]
 8002370:	3350      	adds	r3, #80	; 0x50
 8002372:	4618      	mov	r0, r3
 8002374:	f001 ff22 	bl	80041bc <pvPortMalloc>
 8002378:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d01c      	beq.n	80023ba <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	3350      	adds	r3, #80	; 0x50
 8002388:	617b      	str	r3, [r7, #20]
                         * deleted. */
                        pxNewQueue->ucStaticallyAllocated = pdFALSE;
                    }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800238a:	79fa      	ldrb	r2, [r7, #7]
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	9300      	str	r3, [sp, #0]
 8002390:	4613      	mov	r3, r2
 8002392:	697a      	ldr	r2, [r7, #20]
 8002394:	68b9      	ldr	r1, [r7, #8]
 8002396:	68f8      	ldr	r0, [r7, #12]
 8002398:	f000 f814 	bl	80023c4 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 800239c:	e00d      	b.n	80023ba <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d10a      	bne.n	80023ba <xQueueGenericCreate+0x92>
        __asm volatile
 80023a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023a8:	f383 8811 	msr	BASEPRI, r3
 80023ac:	f3bf 8f6f 	isb	sy
 80023b0:	f3bf 8f4f 	dsb	sy
 80023b4:	613b      	str	r3, [r7, #16]
    }
 80023b6:	bf00      	nop
 80023b8:	e7fe      	b.n	80023b8 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80023ba:	69fb      	ldr	r3, [r7, #28]
    }
 80023bc:	4618      	mov	r0, r3
 80023be:	3720      	adds	r7, #32
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}

080023c4 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	607a      	str	r2, [r7, #4]
 80023d0:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d103      	bne.n	80023e0 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	69ba      	ldr	r2, [r7, #24]
 80023dc:	601a      	str	r2, [r3, #0]
 80023de:	e002      	b.n	80023e6 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80023e6:	69bb      	ldr	r3, [r7, #24]
 80023e8:	68fa      	ldr	r2, [r7, #12]
 80023ea:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	68ba      	ldr	r2, [r7, #8]
 80023f0:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80023f2:	2101      	movs	r1, #1
 80023f4:	69b8      	ldr	r0, [r7, #24]
 80023f6:	f7ff ff15 	bl	8002224 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	78fa      	ldrb	r2, [r7, #3]
 80023fe:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 8002402:	78fb      	ldrb	r3, [r7, #3]
 8002404:	68ba      	ldr	r2, [r7, #8]
 8002406:	68f9      	ldr	r1, [r7, #12]
 8002408:	2073      	movs	r0, #115	; 0x73
 800240a:	f003 faa7 	bl	800595c <SEGGER_SYSVIEW_RecordU32x3>
}
 800240e:	bf00      	nop
 8002410:	3710      	adds	r7, #16
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
	...

08002418 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002418:	b590      	push	{r4, r7, lr}
 800241a:	b08f      	sub	sp, #60	; 0x3c
 800241c:	af02      	add	r7, sp, #8
 800241e:	60f8      	str	r0, [r7, #12]
 8002420:	60b9      	str	r1, [r7, #8]
 8002422:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002424:	2300      	movs	r3, #0
 8002426:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800242c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800242e:	2b00      	cmp	r3, #0
 8002430:	d10a      	bne.n	8002448 <xQueueReceive+0x30>
        __asm volatile
 8002432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002436:	f383 8811 	msr	BASEPRI, r3
 800243a:	f3bf 8f6f 	isb	sy
 800243e:	f3bf 8f4f 	dsb	sy
 8002442:	623b      	str	r3, [r7, #32]
    }
 8002444:	bf00      	nop
 8002446:	e7fe      	b.n	8002446 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d103      	bne.n	8002456 <xQueueReceive+0x3e>
 800244e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002452:	2b00      	cmp	r3, #0
 8002454:	d101      	bne.n	800245a <xQueueReceive+0x42>
 8002456:	2301      	movs	r3, #1
 8002458:	e000      	b.n	800245c <xQueueReceive+0x44>
 800245a:	2300      	movs	r3, #0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d10a      	bne.n	8002476 <xQueueReceive+0x5e>
        __asm volatile
 8002460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002464:	f383 8811 	msr	BASEPRI, r3
 8002468:	f3bf 8f6f 	isb	sy
 800246c:	f3bf 8f4f 	dsb	sy
 8002470:	61fb      	str	r3, [r7, #28]
    }
 8002472:	bf00      	nop
 8002474:	e7fe      	b.n	8002474 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002476:	f001 f89b 	bl	80035b0 <xTaskGetSchedulerState>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d102      	bne.n	8002486 <xQueueReceive+0x6e>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d101      	bne.n	800248a <xQueueReceive+0x72>
 8002486:	2301      	movs	r3, #1
 8002488:	e000      	b.n	800248c <xQueueReceive+0x74>
 800248a:	2300      	movs	r3, #0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d10a      	bne.n	80024a6 <xQueueReceive+0x8e>
        __asm volatile
 8002490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002494:	f383 8811 	msr	BASEPRI, r3
 8002498:	f3bf 8f6f 	isb	sy
 800249c:	f3bf 8f4f 	dsb	sy
 80024a0:	61bb      	str	r3, [r7, #24]
    }
 80024a2:	bf00      	nop
 80024a4:	e7fe      	b.n	80024a4 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80024a6:	f001 fd5d 	bl	8003f64 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80024aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ae:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80024b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d024      	beq.n	8002500 <xQueueReceive+0xe8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80024b6:	68b9      	ldr	r1, [r7, #8]
 80024b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80024ba:	f000 f8b3 	bl	8002624 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 80024be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024c0:	4618      	mov	r0, r3
 80024c2:	f003 ffd7 	bl	8006474 <SEGGER_SYSVIEW_ShrinkId>
 80024c6:	4604      	mov	r4, r0
 80024c8:	2000      	movs	r0, #0
 80024ca:	f003 ffd3 	bl	8006474 <SEGGER_SYSVIEW_ShrinkId>
 80024ce:	4602      	mov	r2, r0
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2101      	movs	r1, #1
 80024d4:	9100      	str	r1, [sp, #0]
 80024d6:	4621      	mov	r1, r4
 80024d8:	205c      	movs	r0, #92	; 0x5c
 80024da:	f003 fab5 	bl	8005a48 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80024de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e0:	1e5a      	subs	r2, r3, #1
 80024e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024e4:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80024e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024e8:	691b      	ldr	r3, [r3, #16]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d004      	beq.n	80024f8 <xQueueReceive+0xe0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80024ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024f0:	3310      	adds	r3, #16
 80024f2:	4618      	mov	r0, r3
 80024f4:	f000 fe8c 	bl	8003210 <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80024f8:	f001 fd64 	bl	8003fc4 <vPortExitCritical>
                return pdPASS;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e08a      	b.n	8002616 <xQueueReceive+0x1fe>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d113      	bne.n	800252e <xQueueReceive+0x116>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002506:	f001 fd5d 	bl	8003fc4 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 800250a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800250c:	4618      	mov	r0, r3
 800250e:	f003 ffb1 	bl	8006474 <SEGGER_SYSVIEW_ShrinkId>
 8002512:	4604      	mov	r4, r0
 8002514:	2000      	movs	r0, #0
 8002516:	f003 ffad 	bl	8006474 <SEGGER_SYSVIEW_ShrinkId>
 800251a:	4602      	mov	r2, r0
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2101      	movs	r1, #1
 8002520:	9100      	str	r1, [sp, #0]
 8002522:	4621      	mov	r1, r4
 8002524:	205c      	movs	r0, #92	; 0x5c
 8002526:	f003 fa8f 	bl	8005a48 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 800252a:	2300      	movs	r3, #0
 800252c:	e073      	b.n	8002616 <xQueueReceive+0x1fe>
                }
                else if( xEntryTimeSet == pdFALSE )
 800252e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002530:	2b00      	cmp	r3, #0
 8002532:	d106      	bne.n	8002542 <xQueueReceive+0x12a>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002534:	f107 0310 	add.w	r3, r7, #16
 8002538:	4618      	mov	r0, r3
 800253a:	f000 ff41 	bl	80033c0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800253e:	2301      	movs	r3, #1
 8002540:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002542:	f001 fd3f 	bl	8003fc4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002546:	f000 fb73 	bl	8002c30 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800254a:	f001 fd0b 	bl	8003f64 <vPortEnterCritical>
 800254e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002550:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002554:	b25b      	sxtb	r3, r3
 8002556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800255a:	d103      	bne.n	8002564 <xQueueReceive+0x14c>
 800255c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800255e:	2200      	movs	r2, #0
 8002560:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002566:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800256a:	b25b      	sxtb	r3, r3
 800256c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002570:	d103      	bne.n	800257a <xQueueReceive+0x162>
 8002572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002574:	2200      	movs	r2, #0
 8002576:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800257a:	f001 fd23 	bl	8003fc4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800257e:	1d3a      	adds	r2, r7, #4
 8002580:	f107 0310 	add.w	r3, r7, #16
 8002584:	4611      	mov	r1, r2
 8002586:	4618      	mov	r0, r3
 8002588:	f000 ff30 	bl	80033ec <xTaskCheckForTimeOut>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d124      	bne.n	80025dc <xQueueReceive+0x1c4>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002592:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002594:	f000 f8be 	bl	8002714 <prvIsQueueEmpty>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d018      	beq.n	80025d0 <xQueueReceive+0x1b8>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800259e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025a0:	3324      	adds	r3, #36	; 0x24
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	4611      	mov	r1, r2
 80025a6:	4618      	mov	r0, r3
 80025a8:	f000 fdc6 	bl	8003138 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80025ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80025ae:	f000 f85f 	bl	8002670 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80025b2:	f000 fb4b 	bl	8002c4c <xTaskResumeAll>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	f47f af74 	bne.w	80024a6 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 80025be:	4b18      	ldr	r3, [pc, #96]	; (8002620 <xQueueReceive+0x208>)
 80025c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	f3bf 8f4f 	dsb	sy
 80025ca:	f3bf 8f6f 	isb	sy
 80025ce:	e76a      	b.n	80024a6 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80025d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80025d2:	f000 f84d 	bl	8002670 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80025d6:	f000 fb39 	bl	8002c4c <xTaskResumeAll>
 80025da:	e764      	b.n	80024a6 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80025dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80025de:	f000 f847 	bl	8002670 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80025e2:	f000 fb33 	bl	8002c4c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80025e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80025e8:	f000 f894 	bl	8002714 <prvIsQueueEmpty>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	f43f af59 	beq.w	80024a6 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 80025f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025f6:	4618      	mov	r0, r3
 80025f8:	f003 ff3c 	bl	8006474 <SEGGER_SYSVIEW_ShrinkId>
 80025fc:	4604      	mov	r4, r0
 80025fe:	2000      	movs	r0, #0
 8002600:	f003 ff38 	bl	8006474 <SEGGER_SYSVIEW_ShrinkId>
 8002604:	4602      	mov	r2, r0
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2101      	movs	r1, #1
 800260a:	9100      	str	r1, [sp, #0]
 800260c:	4621      	mov	r1, r4
 800260e:	205c      	movs	r0, #92	; 0x5c
 8002610:	f003 fa1a 	bl	8005a48 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8002614:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002616:	4618      	mov	r0, r3
 8002618:	3734      	adds	r7, #52	; 0x34
 800261a:	46bd      	mov	sp, r7
 800261c:	bd90      	pop	{r4, r7, pc}
 800261e:	bf00      	nop
 8002620:	e000ed04 	.word	0xe000ed04

08002624 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002632:	2b00      	cmp	r3, #0
 8002634:	d018      	beq.n	8002668 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	68da      	ldr	r2, [r3, #12]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263e:	441a      	add	r2, r3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	68da      	ldr	r2, [r3, #12]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	429a      	cmp	r2, r3
 800264e:	d303      	bcc.n	8002658 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	68d9      	ldr	r1, [r3, #12]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002660:	461a      	mov	r2, r3
 8002662:	6838      	ldr	r0, [r7, #0]
 8002664:	f004 f896 	bl	8006794 <memcpy>
    }
}
 8002668:	bf00      	nop
 800266a:	3708      	adds	r7, #8
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}

08002670 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002678:	f001 fc74 	bl	8003f64 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002682:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002684:	e011      	b.n	80026aa <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800268a:	2b00      	cmp	r3, #0
 800268c:	d012      	beq.n	80026b4 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	3324      	adds	r3, #36	; 0x24
 8002692:	4618      	mov	r0, r3
 8002694:	f000 fdbc 	bl	8003210 <xTaskRemoveFromEventList>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d001      	beq.n	80026a2 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 800269e:	f000 ff0b 	bl	80034b8 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80026a2:	7bfb      	ldrb	r3, [r7, #15]
 80026a4:	3b01      	subs	r3, #1
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80026aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	dce9      	bgt.n	8002686 <prvUnlockQueue+0x16>
 80026b2:	e000      	b.n	80026b6 <prvUnlockQueue+0x46>
                        break;
 80026b4:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	22ff      	movs	r2, #255	; 0xff
 80026ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 80026be:	f001 fc81 	bl	8003fc4 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80026c2:	f001 fc4f 	bl	8003f64 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80026cc:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80026ce:	e011      	b.n	80026f4 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	691b      	ldr	r3, [r3, #16]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d012      	beq.n	80026fe <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	3310      	adds	r3, #16
 80026dc:	4618      	mov	r0, r3
 80026de:	f000 fd97 	bl	8003210 <xTaskRemoveFromEventList>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d001      	beq.n	80026ec <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80026e8:	f000 fee6 	bl	80034b8 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80026ec:	7bbb      	ldrb	r3, [r7, #14]
 80026ee:	3b01      	subs	r3, #1
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80026f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	dce9      	bgt.n	80026d0 <prvUnlockQueue+0x60>
 80026fc:	e000      	b.n	8002700 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80026fe:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	22ff      	movs	r2, #255	; 0xff
 8002704:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002708:	f001 fc5c 	bl	8003fc4 <vPortExitCritical>
}
 800270c:	bf00      	nop
 800270e:	3710      	adds	r7, #16
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}

08002714 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800271c:	f001 fc22 	bl	8003f64 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002724:	2b00      	cmp	r3, #0
 8002726:	d102      	bne.n	800272e <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002728:	2301      	movs	r3, #1
 800272a:	60fb      	str	r3, [r7, #12]
 800272c:	e001      	b.n	8002732 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800272e:	2300      	movs	r3, #0
 8002730:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002732:	f001 fc47 	bl	8003fc4 <vPortExitCritical>

    return xReturn;
 8002736:	68fb      	ldr	r3, [r7, #12]
}
 8002738:	4618      	mov	r0, r3
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        configASSERT( xQueue );
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d10a      	bne.n	8002766 <vQueueAddToRegistry+0x26>
        __asm volatile
 8002750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002754:	f383 8811 	msr	BASEPRI, r3
 8002758:	f3bf 8f6f 	isb	sy
 800275c:	f3bf 8f4f 	dsb	sy
 8002760:	60fb      	str	r3, [r7, #12]
    }
 8002762:	bf00      	nop
 8002764:	e7fe      	b.n	8002764 <vQueueAddToRegistry+0x24>

        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8002766:	2300      	movs	r3, #0
 8002768:	613b      	str	r3, [r7, #16]

        if( pcQueueName != NULL )
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d024      	beq.n	80027ba <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002770:	2300      	movs	r3, #0
 8002772:	617b      	str	r3, [r7, #20]
 8002774:	e01e      	b.n	80027b4 <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8002776:	4a1c      	ldr	r2, [pc, #112]	; (80027e8 <vQueueAddToRegistry+0xa8>)
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	00db      	lsls	r3, r3, #3
 800277c:	4413      	add	r3, r2
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	429a      	cmp	r2, r3
 8002784:	d105      	bne.n	8002792 <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	00db      	lsls	r3, r3, #3
 800278a:	4a17      	ldr	r2, [pc, #92]	; (80027e8 <vQueueAddToRegistry+0xa8>)
 800278c:	4413      	add	r3, r2
 800278e:	613b      	str	r3, [r7, #16]
                    break;
 8002790:	e013      	b.n	80027ba <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d10a      	bne.n	80027ae <vQueueAddToRegistry+0x6e>
 8002798:	4a13      	ldr	r2, [pc, #76]	; (80027e8 <vQueueAddToRegistry+0xa8>)
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d104      	bne.n	80027ae <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	00db      	lsls	r3, r3, #3
 80027a8:	4a0f      	ldr	r2, [pc, #60]	; (80027e8 <vQueueAddToRegistry+0xa8>)
 80027aa:	4413      	add	r3, r2
 80027ac:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	3301      	adds	r3, #1
 80027b2:	617b      	str	r3, [r7, #20]
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	2b07      	cmp	r3, #7
 80027b8:	d9dd      	bls.n	8002776 <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d00f      	beq.n	80027e0 <vQueueAddToRegistry+0xa0>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	683a      	ldr	r2, [r7, #0]
 80027c4:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	4618      	mov	r0, r3
 80027d0:	f003 fe50 	bl	8006474 <SEGGER_SYSVIEW_ShrinkId>
 80027d4:	4601      	mov	r1, r0
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	461a      	mov	r2, r3
 80027da:	2071      	movs	r0, #113	; 0x71
 80027dc:	f003 f864 	bl	80058a8 <SEGGER_SYSVIEW_RecordU32x2>
        }
    }
 80027e0:	bf00      	nop
 80027e2:	3718      	adds	r7, #24
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	200000e0 	.word	0x200000e0

080027ec <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b086      	sub	sp, #24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80027fc:	f001 fbb2 	bl	8003f64 <vPortEnterCritical>
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002806:	b25b      	sxtb	r3, r3
 8002808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800280c:	d103      	bne.n	8002816 <vQueueWaitForMessageRestricted+0x2a>
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	2200      	movs	r2, #0
 8002812:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800281c:	b25b      	sxtb	r3, r3
 800281e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002822:	d103      	bne.n	800282c <vQueueWaitForMessageRestricted+0x40>
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	2200      	movs	r2, #0
 8002828:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800282c:	f001 fbca 	bl	8003fc4 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002834:	2b00      	cmp	r3, #0
 8002836:	d106      	bne.n	8002846 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	3324      	adds	r3, #36	; 0x24
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	68b9      	ldr	r1, [r7, #8]
 8002840:	4618      	mov	r0, r3
 8002842:	f000 fc9d 	bl	8003180 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002846:	6978      	ldr	r0, [r7, #20]
 8002848:	f7ff ff12 	bl	8002670 <prvUnlockQueue>
    }
 800284c:	bf00      	nop
 800284e:	3718      	adds	r7, #24
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}

08002854 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002854:	b580      	push	{r7, lr}
 8002856:	b08c      	sub	sp, #48	; 0x30
 8002858:	af04      	add	r7, sp, #16
 800285a:	60f8      	str	r0, [r7, #12]
 800285c:	60b9      	str	r1, [r7, #8]
 800285e:	603b      	str	r3, [r7, #0]
 8002860:	4613      	mov	r3, r2
 8002862:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002864:	88fb      	ldrh	r3, [r7, #6]
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	4618      	mov	r0, r3
 800286a:	f001 fca7 	bl	80041bc <pvPortMalloc>
 800286e:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d00e      	beq.n	8002894 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002876:	2058      	movs	r0, #88	; 0x58
 8002878:	f001 fca0 	bl	80041bc <pvPortMalloc>
 800287c:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d003      	beq.n	800288c <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	697a      	ldr	r2, [r7, #20]
 8002888:	631a      	str	r2, [r3, #48]	; 0x30
 800288a:	e005      	b.n	8002898 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFreeStack( pxStack );
 800288c:	6978      	ldr	r0, [r7, #20]
 800288e:	f001 fd75 	bl	800437c <vPortFree>
 8002892:	e001      	b.n	8002898 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002894:	2300      	movs	r3, #0
 8002896:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d013      	beq.n	80028c6 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800289e:	88fa      	ldrh	r2, [r7, #6]
 80028a0:	2300      	movs	r3, #0
 80028a2:	9303      	str	r3, [sp, #12]
 80028a4:	69fb      	ldr	r3, [r7, #28]
 80028a6:	9302      	str	r3, [sp, #8]
 80028a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028aa:	9301      	str	r3, [sp, #4]
 80028ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028ae:	9300      	str	r3, [sp, #0]
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	68b9      	ldr	r1, [r7, #8]
 80028b4:	68f8      	ldr	r0, [r7, #12]
 80028b6:	f000 f80e 	bl	80028d6 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80028ba:	69f8      	ldr	r0, [r7, #28]
 80028bc:	f000 f8b0 	bl	8002a20 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80028c0:	2301      	movs	r3, #1
 80028c2:	61bb      	str	r3, [r7, #24]
 80028c4:	e002      	b.n	80028cc <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80028c6:	f04f 33ff 	mov.w	r3, #4294967295
 80028ca:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80028cc:	69bb      	ldr	r3, [r7, #24]
    }
 80028ce:	4618      	mov	r0, r3
 80028d0:	3720      	adds	r7, #32
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}

080028d6 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80028d6:	b580      	push	{r7, lr}
 80028d8:	b088      	sub	sp, #32
 80028da:	af00      	add	r7, sp, #0
 80028dc:	60f8      	str	r0, [r7, #12]
 80028de:	60b9      	str	r1, [r7, #8]
 80028e0:	607a      	str	r2, [r7, #4]
 80028e2:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80028e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028e6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	461a      	mov	r2, r3
 80028ee:	21a5      	movs	r1, #165	; 0xa5
 80028f0:	f003 ff5e 	bl	80067b0 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80028f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80028fe:	3b01      	subs	r3, #1
 8002900:	009b      	lsls	r3, r3, #2
 8002902:	4413      	add	r3, r2
 8002904:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	f023 0307 	bic.w	r3, r3, #7
 800290c:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	f003 0307 	and.w	r3, r3, #7
 8002914:	2b00      	cmp	r3, #0
 8002916:	d00a      	beq.n	800292e <prvInitialiseNewTask+0x58>
        __asm volatile
 8002918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800291c:	f383 8811 	msr	BASEPRI, r3
 8002920:	f3bf 8f6f 	isb	sy
 8002924:	f3bf 8f4f 	dsb	sy
 8002928:	617b      	str	r3, [r7, #20]
    }
 800292a:	bf00      	nop
 800292c:	e7fe      	b.n	800292c <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d01f      	beq.n	8002974 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002934:	2300      	movs	r3, #0
 8002936:	61fb      	str	r3, [r7, #28]
 8002938:	e012      	b.n	8002960 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800293a:	68ba      	ldr	r2, [r7, #8]
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	4413      	add	r3, r2
 8002940:	7819      	ldrb	r1, [r3, #0]
 8002942:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	4413      	add	r3, r2
 8002948:	3334      	adds	r3, #52	; 0x34
 800294a:	460a      	mov	r2, r1
 800294c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800294e:	68ba      	ldr	r2, [r7, #8]
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	4413      	add	r3, r2
 8002954:	781b      	ldrb	r3, [r3, #0]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d006      	beq.n	8002968 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	3301      	adds	r3, #1
 800295e:	61fb      	str	r3, [r7, #28]
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	2b09      	cmp	r3, #9
 8002964:	d9e9      	bls.n	800293a <prvInitialiseNewTask+0x64>
 8002966:	e000      	b.n	800296a <prvInitialiseNewTask+0x94>
            {
                break;
 8002968:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800296a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800296c:	2200      	movs	r2, #0
 800296e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002972:	e003      	b.n	800297c <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002976:	2200      	movs	r2, #0
 8002978:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800297c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800297e:	2b04      	cmp	r3, #4
 8002980:	d90a      	bls.n	8002998 <prvInitialiseNewTask+0xc2>
        __asm volatile
 8002982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002986:	f383 8811 	msr	BASEPRI, r3
 800298a:	f3bf 8f6f 	isb	sy
 800298e:	f3bf 8f4f 	dsb	sy
 8002992:	613b      	str	r3, [r7, #16]
    }
 8002994:	bf00      	nop
 8002996:	e7fe      	b.n	8002996 <prvInitialiseNewTask+0xc0>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800299a:	2b04      	cmp	r3, #4
 800299c:	d901      	bls.n	80029a2 <prvInitialiseNewTask+0xcc>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800299e:	2304      	movs	r3, #4
 80029a0:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80029a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80029a6:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80029a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80029ac:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 80029ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029b0:	2200      	movs	r2, #0
 80029b2:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80029b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029b6:	3304      	adds	r3, #4
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7ff fbc3 	bl	8002144 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80029be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029c0:	3318      	adds	r3, #24
 80029c2:	4618      	mov	r0, r3
 80029c4:	f7ff fbbe 	bl	8002144 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80029c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80029cc:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80029ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029d0:	f1c3 0205 	rsb	r2, r3, #5
 80029d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029d6:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80029d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80029dc:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80029de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029e0:	3350      	adds	r3, #80	; 0x50
 80029e2:	2204      	movs	r2, #4
 80029e4:	2100      	movs	r1, #0
 80029e6:	4618      	mov	r0, r3
 80029e8:	f003 fee2 	bl	80067b0 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80029ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029ee:	3354      	adds	r3, #84	; 0x54
 80029f0:	2201      	movs	r2, #1
 80029f2:	2100      	movs	r1, #0
 80029f4:	4618      	mov	r0, r3
 80029f6:	f003 fedb 	bl	80067b0 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80029fa:	683a      	ldr	r2, [r7, #0]
 80029fc:	68f9      	ldr	r1, [r7, #12]
 80029fe:	69b8      	ldr	r0, [r7, #24]
 8002a00:	f001 f904 	bl	8003c0c <pxPortInitialiseStack>
 8002a04:	4602      	mov	r2, r0
 8002a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a08:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002a0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d002      	beq.n	8002a16 <prvInitialiseNewTask+0x140>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a14:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002a16:	bf00      	nop
 8002a18:	3720      	adds	r7, #32
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
	...

08002a20 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002a20:	b5b0      	push	{r4, r5, r7, lr}
 8002a22:	b086      	sub	sp, #24
 8002a24:	af02      	add	r7, sp, #8
 8002a26:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002a28:	f001 fa9c 	bl	8003f64 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002a2c:	4b49      	ldr	r3, [pc, #292]	; (8002b54 <prvAddNewTaskToReadyList+0x134>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	3301      	adds	r3, #1
 8002a32:	4a48      	ldr	r2, [pc, #288]	; (8002b54 <prvAddNewTaskToReadyList+0x134>)
 8002a34:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002a36:	4b48      	ldr	r3, [pc, #288]	; (8002b58 <prvAddNewTaskToReadyList+0x138>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d109      	bne.n	8002a52 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002a3e:	4a46      	ldr	r2, [pc, #280]	; (8002b58 <prvAddNewTaskToReadyList+0x138>)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002a44:	4b43      	ldr	r3, [pc, #268]	; (8002b54 <prvAddNewTaskToReadyList+0x134>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d110      	bne.n	8002a6e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002a4c:	f000 fd52 	bl	80034f4 <prvInitialiseTaskLists>
 8002a50:	e00d      	b.n	8002a6e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002a52:	4b42      	ldr	r3, [pc, #264]	; (8002b5c <prvAddNewTaskToReadyList+0x13c>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d109      	bne.n	8002a6e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002a5a:	4b3f      	ldr	r3, [pc, #252]	; (8002b58 <prvAddNewTaskToReadyList+0x138>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d802      	bhi.n	8002a6e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002a68:	4a3b      	ldr	r2, [pc, #236]	; (8002b58 <prvAddNewTaskToReadyList+0x138>)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002a6e:	4b3c      	ldr	r3, [pc, #240]	; (8002b60 <prvAddNewTaskToReadyList+0x140>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	3301      	adds	r3, #1
 8002a74:	4a3a      	ldr	r2, [pc, #232]	; (8002b60 <prvAddNewTaskToReadyList+0x140>)
 8002a76:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002a78:	4b39      	ldr	r3, [pc, #228]	; (8002b60 <prvAddNewTaskToReadyList+0x140>)
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d016      	beq.n	8002ab4 <prvAddNewTaskToReadyList+0x94>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f003 fbcd 	bl	8006228 <SEGGER_SYSVIEW_OnTaskCreate>
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9e:	461d      	mov	r5, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	461c      	mov	r4, r3
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aaa:	1ae3      	subs	r3, r4, r3
 8002aac:	9300      	str	r3, [sp, #0]
 8002aae:	462b      	mov	r3, r5
 8002ab0:	f001 fe32 	bl	8004718 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f003 fc3a 	bl	8006330 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	409a      	lsls	r2, r3
 8002ac4:	4b27      	ldr	r3, [pc, #156]	; (8002b64 <prvAddNewTaskToReadyList+0x144>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	4a26      	ldr	r2, [pc, #152]	; (8002b64 <prvAddNewTaskToReadyList+0x144>)
 8002acc:	6013      	str	r3, [r2, #0]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ad2:	4925      	ldr	r1, [pc, #148]	; (8002b68 <prvAddNewTaskToReadyList+0x148>)
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	4413      	add	r3, r2
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	440b      	add	r3, r1
 8002ade:	3304      	adds	r3, #4
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	60fb      	str	r3, [r7, #12]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	68fa      	ldr	r2, [r7, #12]
 8002ae8:	609a      	str	r2, [r3, #8]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	689a      	ldr	r2, [r3, #8]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	60da      	str	r2, [r3, #12]
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	687a      	ldr	r2, [r7, #4]
 8002af8:	3204      	adds	r2, #4
 8002afa:	605a      	str	r2, [r3, #4]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	1d1a      	adds	r2, r3, #4
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	609a      	str	r2, [r3, #8]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b08:	4613      	mov	r3, r2
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	4413      	add	r3, r2
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	4a15      	ldr	r2, [pc, #84]	; (8002b68 <prvAddNewTaskToReadyList+0x148>)
 8002b12:	441a      	add	r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	615a      	str	r2, [r3, #20]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b1c:	4912      	ldr	r1, [pc, #72]	; (8002b68 <prvAddNewTaskToReadyList+0x148>)
 8002b1e:	4613      	mov	r3, r2
 8002b20:	009b      	lsls	r3, r3, #2
 8002b22:	4413      	add	r3, r2
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	440b      	add	r3, r1
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	1c59      	adds	r1, r3, #1
 8002b2c:	480e      	ldr	r0, [pc, #56]	; (8002b68 <prvAddNewTaskToReadyList+0x148>)
 8002b2e:	4613      	mov	r3, r2
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	4413      	add	r3, r2
 8002b34:	009b      	lsls	r3, r3, #2
 8002b36:	4403      	add	r3, r0
 8002b38:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002b3a:	f001 fa43 	bl	8003fc4 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002b3e:	4b07      	ldr	r3, [pc, #28]	; (8002b5c <prvAddNewTaskToReadyList+0x13c>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <prvAddNewTaskToReadyList+0x12a>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002b46:	4b04      	ldr	r3, [pc, #16]	; (8002b58 <prvAddNewTaskToReadyList+0x138>)
 8002b48:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002b4a:	bf00      	nop
 8002b4c:	3710      	adds	r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bdb0      	pop	{r4, r5, r7, pc}
 8002b52:	bf00      	nop
 8002b54:	200001e0 	.word	0x200001e0
 8002b58:	20000120 	.word	0x20000120
 8002b5c:	200001ec 	.word	0x200001ec
 8002b60:	200001fc 	.word	0x200001fc
 8002b64:	200001e8 	.word	0x200001e8
 8002b68:	20000124 	.word	0x20000124

08002b6c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b086      	sub	sp, #24
 8002b70:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8002b72:	4b27      	ldr	r3, [pc, #156]	; (8002c10 <vTaskStartScheduler+0xa4>)
 8002b74:	9301      	str	r3, [sp, #4]
 8002b76:	2300      	movs	r3, #0
 8002b78:	9300      	str	r3, [sp, #0]
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	2282      	movs	r2, #130	; 0x82
 8002b7e:	4925      	ldr	r1, [pc, #148]	; (8002c14 <vTaskStartScheduler+0xa8>)
 8002b80:	4825      	ldr	r0, [pc, #148]	; (8002c18 <vTaskStartScheduler+0xac>)
 8002b82:	f7ff fe67 	bl	8002854 <xTaskCreate>
 8002b86:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d102      	bne.n	8002b94 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8002b8e:	f000 fdb9 	bl	8003704 <xTimerCreateTimerTask>
 8002b92:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d124      	bne.n	8002be4 <vTaskStartScheduler+0x78>
        __asm volatile
 8002b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b9e:	f383 8811 	msr	BASEPRI, r3
 8002ba2:	f3bf 8f6f 	isb	sy
 8002ba6:	f3bf 8f4f 	dsb	sy
 8002baa:	60bb      	str	r3, [r7, #8]
    }
 8002bac:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8002bae:	4b1b      	ldr	r3, [pc, #108]	; (8002c1c <vTaskStartScheduler+0xb0>)
 8002bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8002bb4:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002bb6:	4b1a      	ldr	r3, [pc, #104]	; (8002c20 <vTaskStartScheduler+0xb4>)
 8002bb8:	2201      	movs	r2, #1
 8002bba:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002bbc:	4b19      	ldr	r3, [pc, #100]	; (8002c24 <vTaskStartScheduler+0xb8>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8002bc2:	4b19      	ldr	r3, [pc, #100]	; (8002c28 <vTaskStartScheduler+0xbc>)
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	4b12      	ldr	r3, [pc, #72]	; (8002c10 <vTaskStartScheduler+0xa4>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d102      	bne.n	8002bd4 <vTaskStartScheduler+0x68>
 8002bce:	f003 fb0f 	bl	80061f0 <SEGGER_SYSVIEW_OnIdle>
 8002bd2:	e004      	b.n	8002bde <vTaskStartScheduler+0x72>
 8002bd4:	4b14      	ldr	r3, [pc, #80]	; (8002c28 <vTaskStartScheduler+0xbc>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f003 fb67 	bl	80062ac <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8002bde:	f001 f8a1 	bl	8003d24 <xPortStartScheduler>
 8002be2:	e00e      	b.n	8002c02 <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bea:	d10a      	bne.n	8002c02 <vTaskStartScheduler+0x96>
        __asm volatile
 8002bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bf0:	f383 8811 	msr	BASEPRI, r3
 8002bf4:	f3bf 8f6f 	isb	sy
 8002bf8:	f3bf 8f4f 	dsb	sy
 8002bfc:	607b      	str	r3, [r7, #4]
    }
 8002bfe:	bf00      	nop
 8002c00:	e7fe      	b.n	8002c00 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002c02:	4b0a      	ldr	r3, [pc, #40]	; (8002c2c <vTaskStartScheduler+0xc0>)
 8002c04:	681b      	ldr	r3, [r3, #0]
}
 8002c06:	bf00      	nop
 8002c08:	3710      	adds	r7, #16
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	20000204 	.word	0x20000204
 8002c14:	08007120 	.word	0x08007120
 8002c18:	080034d1 	.word	0x080034d1
 8002c1c:	20000200 	.word	0x20000200
 8002c20:	200001ec 	.word	0x200001ec
 8002c24:	200001e4 	.word	0x200001e4
 8002c28:	20000120 	.word	0x20000120
 8002c2c:	2000000c 	.word	0x2000000c

08002c30 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002c30:	b480      	push	{r7}
 8002c32:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002c34:	4b04      	ldr	r3, [pc, #16]	; (8002c48 <vTaskSuspendAll+0x18>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	3301      	adds	r3, #1
 8002c3a:	4a03      	ldr	r2, [pc, #12]	; (8002c48 <vTaskSuspendAll+0x18>)
 8002c3c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002c3e:	bf00      	nop
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr
 8002c48:	20000208 	.word	0x20000208

08002c4c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b088      	sub	sp, #32
 8002c50:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002c52:	2300      	movs	r3, #0
 8002c54:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002c56:	2300      	movs	r3, #0
 8002c58:	617b      	str	r3, [r7, #20]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8002c5a:	4b6d      	ldr	r3, [pc, #436]	; (8002e10 <xTaskResumeAll+0x1c4>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d10a      	bne.n	8002c78 <xTaskResumeAll+0x2c>
        __asm volatile
 8002c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c66:	f383 8811 	msr	BASEPRI, r3
 8002c6a:	f3bf 8f6f 	isb	sy
 8002c6e:	f3bf 8f4f 	dsb	sy
 8002c72:	607b      	str	r3, [r7, #4]
    }
 8002c74:	bf00      	nop
 8002c76:	e7fe      	b.n	8002c76 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002c78:	f001 f974 	bl	8003f64 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002c7c:	4b64      	ldr	r3, [pc, #400]	; (8002e10 <xTaskResumeAll+0x1c4>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	3b01      	subs	r3, #1
 8002c82:	4a63      	ldr	r2, [pc, #396]	; (8002e10 <xTaskResumeAll+0x1c4>)
 8002c84:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002c86:	4b62      	ldr	r3, [pc, #392]	; (8002e10 <xTaskResumeAll+0x1c4>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	f040 80b8 	bne.w	8002e00 <xTaskResumeAll+0x1b4>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002c90:	4b60      	ldr	r3, [pc, #384]	; (8002e14 <xTaskResumeAll+0x1c8>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	f000 80b3 	beq.w	8002e00 <xTaskResumeAll+0x1b4>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002c9a:	e08e      	b.n	8002dba <xTaskResumeAll+0x16e>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002c9c:	4b5e      	ldr	r3, [pc, #376]	; (8002e18 <xTaskResumeAll+0x1cc>)
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002ca4:	69fb      	ldr	r3, [r7, #28]
 8002ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ca8:	613b      	str	r3, [r7, #16]
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	69db      	ldr	r3, [r3, #28]
 8002cae:	69fa      	ldr	r2, [r7, #28]
 8002cb0:	6a12      	ldr	r2, [r2, #32]
 8002cb2:	609a      	str	r2, [r3, #8]
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	6a1b      	ldr	r3, [r3, #32]
 8002cb8:	69fa      	ldr	r2, [r7, #28]
 8002cba:	69d2      	ldr	r2, [r2, #28]
 8002cbc:	605a      	str	r2, [r3, #4]
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	685a      	ldr	r2, [r3, #4]
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	3318      	adds	r3, #24
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d103      	bne.n	8002cd2 <xTaskResumeAll+0x86>
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	6a1a      	ldr	r2, [r3, #32]
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	605a      	str	r2, [r3, #4]
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	629a      	str	r2, [r3, #40]	; 0x28
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	1e5a      	subs	r2, r3, #1
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	695b      	ldr	r3, [r3, #20]
 8002ce6:	60fb      	str	r3, [r7, #12]
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	69fa      	ldr	r2, [r7, #28]
 8002cee:	68d2      	ldr	r2, [r2, #12]
 8002cf0:	609a      	str	r2, [r3, #8]
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	69fa      	ldr	r2, [r7, #28]
 8002cf8:	6892      	ldr	r2, [r2, #8]
 8002cfa:	605a      	str	r2, [r3, #4]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	685a      	ldr	r2, [r3, #4]
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	3304      	adds	r3, #4
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d103      	bne.n	8002d10 <xTaskResumeAll+0xc4>
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	68da      	ldr	r2, [r3, #12]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	605a      	str	r2, [r3, #4]
 8002d10:	69fb      	ldr	r3, [r7, #28]
 8002d12:	2200      	movs	r2, #0
 8002d14:	615a      	str	r2, [r3, #20]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	1e5a      	subs	r2, r3, #1
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	4618      	mov	r0, r3
 8002d24:	f003 fb04 	bl	8006330 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	409a      	lsls	r2, r3
 8002d30:	4b3a      	ldr	r3, [pc, #232]	; (8002e1c <xTaskResumeAll+0x1d0>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	4a39      	ldr	r2, [pc, #228]	; (8002e1c <xTaskResumeAll+0x1d0>)
 8002d38:	6013      	str	r3, [r2, #0]
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d3e:	4938      	ldr	r1, [pc, #224]	; (8002e20 <xTaskResumeAll+0x1d4>)
 8002d40:	4613      	mov	r3, r2
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	4413      	add	r3, r2
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	440b      	add	r3, r1
 8002d4a:	3304      	adds	r3, #4
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	60bb      	str	r3, [r7, #8]
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	68ba      	ldr	r2, [r7, #8]
 8002d54:	609a      	str	r2, [r3, #8]
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	689a      	ldr	r2, [r3, #8]
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	60da      	str	r2, [r3, #12]
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	69fa      	ldr	r2, [r7, #28]
 8002d64:	3204      	adds	r2, #4
 8002d66:	605a      	str	r2, [r3, #4]
 8002d68:	69fb      	ldr	r3, [r7, #28]
 8002d6a:	1d1a      	adds	r2, r3, #4
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	609a      	str	r2, [r3, #8]
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d74:	4613      	mov	r3, r2
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	4413      	add	r3, r2
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	4a28      	ldr	r2, [pc, #160]	; (8002e20 <xTaskResumeAll+0x1d4>)
 8002d7e:	441a      	add	r2, r3
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	615a      	str	r2, [r3, #20]
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d88:	4925      	ldr	r1, [pc, #148]	; (8002e20 <xTaskResumeAll+0x1d4>)
 8002d8a:	4613      	mov	r3, r2
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	4413      	add	r3, r2
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	440b      	add	r3, r1
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	1c59      	adds	r1, r3, #1
 8002d98:	4821      	ldr	r0, [pc, #132]	; (8002e20 <xTaskResumeAll+0x1d4>)
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	4413      	add	r3, r2
 8002da0:	009b      	lsls	r3, r3, #2
 8002da2:	4403      	add	r3, r0
 8002da4:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002daa:	4b1e      	ldr	r3, [pc, #120]	; (8002e24 <xTaskResumeAll+0x1d8>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d302      	bcc.n	8002dba <xTaskResumeAll+0x16e>
                    {
                        xYieldPending = pdTRUE;
 8002db4:	4b1c      	ldr	r3, [pc, #112]	; (8002e28 <xTaskResumeAll+0x1dc>)
 8002db6:	2201      	movs	r2, #1
 8002db8:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002dba:	4b17      	ldr	r3, [pc, #92]	; (8002e18 <xTaskResumeAll+0x1cc>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	f47f af6c 	bne.w	8002c9c <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d001      	beq.n	8002dce <xTaskResumeAll+0x182>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002dca:	f000 fbd5 	bl	8003578 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002dce:	4b17      	ldr	r3, [pc, #92]	; (8002e2c <xTaskResumeAll+0x1e0>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	61bb      	str	r3, [r7, #24]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002dd4:	69bb      	ldr	r3, [r7, #24]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d010      	beq.n	8002dfc <xTaskResumeAll+0x1b0>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002dda:	f000 f84b 	bl	8002e74 <xTaskIncrementTick>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d002      	beq.n	8002dea <xTaskResumeAll+0x19e>
                            {
                                xYieldPending = pdTRUE;
 8002de4:	4b10      	ldr	r3, [pc, #64]	; (8002e28 <xTaskResumeAll+0x1dc>)
 8002de6:	2201      	movs	r2, #1
 8002de8:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	3b01      	subs	r3, #1
 8002dee:	61bb      	str	r3, [r7, #24]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002df0:	69bb      	ldr	r3, [r7, #24]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d1f1      	bne.n	8002dda <xTaskResumeAll+0x18e>

                        xPendedTicks = 0;
 8002df6:	4b0d      	ldr	r3, [pc, #52]	; (8002e2c <xTaskResumeAll+0x1e0>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002dfc:	4b0a      	ldr	r3, [pc, #40]	; (8002e28 <xTaskResumeAll+0x1dc>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002e00:	f001 f8e0 	bl	8003fc4 <vPortExitCritical>

    return xAlreadyYielded;
 8002e04:	697b      	ldr	r3, [r7, #20]
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3720      	adds	r7, #32
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	20000208 	.word	0x20000208
 8002e14:	200001e0 	.word	0x200001e0
 8002e18:	200001b8 	.word	0x200001b8
 8002e1c:	200001e8 	.word	0x200001e8
 8002e20:	20000124 	.word	0x20000124
 8002e24:	20000120 	.word	0x20000120
 8002e28:	200001f4 	.word	0x200001f4
 8002e2c:	200001f0 	.word	0x200001f0

08002e30 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8002e36:	4b05      	ldr	r3, [pc, #20]	; (8002e4c <xTaskGetTickCount+0x1c>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8002e3c:	687b      	ldr	r3, [r7, #4]
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	370c      	adds	r7, #12
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	200001e4 	.word	0x200001e4

08002e50 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002e56:	f001 f971 	bl	800413c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8002e5e:	4b04      	ldr	r3, [pc, #16]	; (8002e70 <xTaskGetTickCountFromISR+0x20>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002e64:	683b      	ldr	r3, [r7, #0]
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	3708      	adds	r7, #8
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	200001e4 	.word	0x200001e4

08002e74 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b08a      	sub	sp, #40	; 0x28
 8002e78:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002e7e:	4b70      	ldr	r3, [pc, #448]	; (8003040 <xTaskIncrementTick+0x1cc>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	f040 80d1 	bne.w	800302a <xTaskIncrementTick+0x1b6>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002e88:	4b6e      	ldr	r3, [pc, #440]	; (8003044 <xTaskIncrementTick+0x1d0>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	3301      	adds	r3, #1
 8002e8e:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002e90:	4a6c      	ldr	r2, [pc, #432]	; (8003044 <xTaskIncrementTick+0x1d0>)
 8002e92:	6a3b      	ldr	r3, [r7, #32]
 8002e94:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002e96:	6a3b      	ldr	r3, [r7, #32]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d120      	bne.n	8002ede <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8002e9c:	4b6a      	ldr	r3, [pc, #424]	; (8003048 <xTaskIncrementTick+0x1d4>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d00a      	beq.n	8002ebc <xTaskIncrementTick+0x48>
        __asm volatile
 8002ea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eaa:	f383 8811 	msr	BASEPRI, r3
 8002eae:	f3bf 8f6f 	isb	sy
 8002eb2:	f3bf 8f4f 	dsb	sy
 8002eb6:	607b      	str	r3, [r7, #4]
    }
 8002eb8:	bf00      	nop
 8002eba:	e7fe      	b.n	8002eba <xTaskIncrementTick+0x46>
 8002ebc:	4b62      	ldr	r3, [pc, #392]	; (8003048 <xTaskIncrementTick+0x1d4>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	61fb      	str	r3, [r7, #28]
 8002ec2:	4b62      	ldr	r3, [pc, #392]	; (800304c <xTaskIncrementTick+0x1d8>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a60      	ldr	r2, [pc, #384]	; (8003048 <xTaskIncrementTick+0x1d4>)
 8002ec8:	6013      	str	r3, [r2, #0]
 8002eca:	4a60      	ldr	r2, [pc, #384]	; (800304c <xTaskIncrementTick+0x1d8>)
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	6013      	str	r3, [r2, #0]
 8002ed0:	4b5f      	ldr	r3, [pc, #380]	; (8003050 <xTaskIncrementTick+0x1dc>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	4a5e      	ldr	r2, [pc, #376]	; (8003050 <xTaskIncrementTick+0x1dc>)
 8002ed8:	6013      	str	r3, [r2, #0]
 8002eda:	f000 fb4d 	bl	8003578 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002ede:	4b5d      	ldr	r3, [pc, #372]	; (8003054 <xTaskIncrementTick+0x1e0>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	6a3a      	ldr	r2, [r7, #32]
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	f0c0 80a5 	bcc.w	8003034 <xTaskIncrementTick+0x1c0>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002eea:	4b57      	ldr	r3, [pc, #348]	; (8003048 <xTaskIncrementTick+0x1d4>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d104      	bne.n	8002efe <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002ef4:	4b57      	ldr	r3, [pc, #348]	; (8003054 <xTaskIncrementTick+0x1e0>)
 8002ef6:	f04f 32ff 	mov.w	r2, #4294967295
 8002efa:	601a      	str	r2, [r3, #0]
                    break;
 8002efc:	e09a      	b.n	8003034 <xTaskIncrementTick+0x1c0>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002efe:	4b52      	ldr	r3, [pc, #328]	; (8003048 <xTaskIncrementTick+0x1d4>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8002f0e:	6a3a      	ldr	r2, [r7, #32]
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d203      	bcs.n	8002f1e <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002f16:	4a4f      	ldr	r2, [pc, #316]	; (8003054 <xTaskIncrementTick+0x1e0>)
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8002f1c:	e08a      	b.n	8003034 <xTaskIncrementTick+0x1c0>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002f1e:	69bb      	ldr	r3, [r7, #24]
 8002f20:	695b      	ldr	r3, [r3, #20]
 8002f22:	613b      	str	r3, [r7, #16]
 8002f24:	69bb      	ldr	r3, [r7, #24]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	69ba      	ldr	r2, [r7, #24]
 8002f2a:	68d2      	ldr	r2, [r2, #12]
 8002f2c:	609a      	str	r2, [r3, #8]
 8002f2e:	69bb      	ldr	r3, [r7, #24]
 8002f30:	68db      	ldr	r3, [r3, #12]
 8002f32:	69ba      	ldr	r2, [r7, #24]
 8002f34:	6892      	ldr	r2, [r2, #8]
 8002f36:	605a      	str	r2, [r3, #4]
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	685a      	ldr	r2, [r3, #4]
 8002f3c:	69bb      	ldr	r3, [r7, #24]
 8002f3e:	3304      	adds	r3, #4
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d103      	bne.n	8002f4c <xTaskIncrementTick+0xd8>
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	68da      	ldr	r2, [r3, #12]
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	605a      	str	r2, [r3, #4]
 8002f4c:	69bb      	ldr	r3, [r7, #24]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	615a      	str	r2, [r3, #20]
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	1e5a      	subs	r2, r3, #1
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d01e      	beq.n	8002fa2 <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002f64:	69bb      	ldr	r3, [r7, #24]
 8002f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f68:	60fb      	str	r3, [r7, #12]
 8002f6a:	69bb      	ldr	r3, [r7, #24]
 8002f6c:	69db      	ldr	r3, [r3, #28]
 8002f6e:	69ba      	ldr	r2, [r7, #24]
 8002f70:	6a12      	ldr	r2, [r2, #32]
 8002f72:	609a      	str	r2, [r3, #8]
 8002f74:	69bb      	ldr	r3, [r7, #24]
 8002f76:	6a1b      	ldr	r3, [r3, #32]
 8002f78:	69ba      	ldr	r2, [r7, #24]
 8002f7a:	69d2      	ldr	r2, [r2, #28]
 8002f7c:	605a      	str	r2, [r3, #4]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	685a      	ldr	r2, [r3, #4]
 8002f82:	69bb      	ldr	r3, [r7, #24]
 8002f84:	3318      	adds	r3, #24
 8002f86:	429a      	cmp	r2, r3
 8002f88:	d103      	bne.n	8002f92 <xTaskIncrementTick+0x11e>
 8002f8a:	69bb      	ldr	r3, [r7, #24]
 8002f8c:	6a1a      	ldr	r2, [r3, #32]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	605a      	str	r2, [r3, #4]
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	2200      	movs	r2, #0
 8002f96:	629a      	str	r2, [r3, #40]	; 0x28
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	1e5a      	subs	r2, r3, #1
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002fa2:	69bb      	ldr	r3, [r7, #24]
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f003 f9c3 	bl	8006330 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fae:	2201      	movs	r2, #1
 8002fb0:	409a      	lsls	r2, r3
 8002fb2:	4b29      	ldr	r3, [pc, #164]	; (8003058 <xTaskIncrementTick+0x1e4>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	4a27      	ldr	r2, [pc, #156]	; (8003058 <xTaskIncrementTick+0x1e4>)
 8002fba:	6013      	str	r3, [r2, #0]
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fc0:	4926      	ldr	r1, [pc, #152]	; (800305c <xTaskIncrementTick+0x1e8>)
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	4413      	add	r3, r2
 8002fc8:	009b      	lsls	r3, r3, #2
 8002fca:	440b      	add	r3, r1
 8002fcc:	3304      	adds	r3, #4
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	60bb      	str	r3, [r7, #8]
 8002fd2:	69bb      	ldr	r3, [r7, #24]
 8002fd4:	68ba      	ldr	r2, [r7, #8]
 8002fd6:	609a      	str	r2, [r3, #8]
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	689a      	ldr	r2, [r3, #8]
 8002fdc:	69bb      	ldr	r3, [r7, #24]
 8002fde:	60da      	str	r2, [r3, #12]
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	69ba      	ldr	r2, [r7, #24]
 8002fe6:	3204      	adds	r2, #4
 8002fe8:	605a      	str	r2, [r3, #4]
 8002fea:	69bb      	ldr	r3, [r7, #24]
 8002fec:	1d1a      	adds	r2, r3, #4
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	609a      	str	r2, [r3, #8]
 8002ff2:	69bb      	ldr	r3, [r7, #24]
 8002ff4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	009b      	lsls	r3, r3, #2
 8002ffa:	4413      	add	r3, r2
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	4a17      	ldr	r2, [pc, #92]	; (800305c <xTaskIncrementTick+0x1e8>)
 8003000:	441a      	add	r2, r3
 8003002:	69bb      	ldr	r3, [r7, #24]
 8003004:	615a      	str	r2, [r3, #20]
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800300a:	4914      	ldr	r1, [pc, #80]	; (800305c <xTaskIncrementTick+0x1e8>)
 800300c:	4613      	mov	r3, r2
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	4413      	add	r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	440b      	add	r3, r1
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	1c59      	adds	r1, r3, #1
 800301a:	4810      	ldr	r0, [pc, #64]	; (800305c <xTaskIncrementTick+0x1e8>)
 800301c:	4613      	mov	r3, r2
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	4413      	add	r3, r2
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	4403      	add	r3, r0
 8003026:	6019      	str	r1, [r3, #0]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003028:	e75f      	b.n	8002eea <xTaskIncrementTick+0x76>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800302a:	4b0d      	ldr	r3, [pc, #52]	; (8003060 <xTaskIncrementTick+0x1ec>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	3301      	adds	r3, #1
 8003030:	4a0b      	ldr	r2, [pc, #44]	; (8003060 <xTaskIncrementTick+0x1ec>)
 8003032:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8003034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003036:	4618      	mov	r0, r3
 8003038:	3728      	adds	r7, #40	; 0x28
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	20000208 	.word	0x20000208
 8003044:	200001e4 	.word	0x200001e4
 8003048:	200001b0 	.word	0x200001b0
 800304c:	200001b4 	.word	0x200001b4
 8003050:	200001f8 	.word	0x200001f8
 8003054:	20000200 	.word	0x20000200
 8003058:	200001e8 	.word	0x200001e8
 800305c:	20000124 	.word	0x20000124
 8003060:	200001f0 	.word	0x200001f0

08003064 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b086      	sub	sp, #24
 8003068:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800306a:	4b2d      	ldr	r3, [pc, #180]	; (8003120 <vTaskSwitchContext+0xbc>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d003      	beq.n	800307a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8003072:	4b2c      	ldr	r3, [pc, #176]	; (8003124 <vTaskSwitchContext+0xc0>)
 8003074:	2201      	movs	r2, #1
 8003076:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8003078:	e04d      	b.n	8003116 <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 800307a:	4b2a      	ldr	r3, [pc, #168]	; (8003124 <vTaskSwitchContext+0xc0>)
 800307c:	2200      	movs	r2, #0
 800307e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003080:	4b29      	ldr	r3, [pc, #164]	; (8003128 <vTaskSwitchContext+0xc4>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	fab3 f383 	clz	r3, r3
 800308c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800308e:	7afb      	ldrb	r3, [r7, #11]
 8003090:	f1c3 031f 	rsb	r3, r3, #31
 8003094:	617b      	str	r3, [r7, #20]
 8003096:	4925      	ldr	r1, [pc, #148]	; (800312c <vTaskSwitchContext+0xc8>)
 8003098:	697a      	ldr	r2, [r7, #20]
 800309a:	4613      	mov	r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	4413      	add	r3, r2
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	440b      	add	r3, r1
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d10a      	bne.n	80030c0 <vTaskSwitchContext+0x5c>
        __asm volatile
 80030aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030ae:	f383 8811 	msr	BASEPRI, r3
 80030b2:	f3bf 8f6f 	isb	sy
 80030b6:	f3bf 8f4f 	dsb	sy
 80030ba:	607b      	str	r3, [r7, #4]
    }
 80030bc:	bf00      	nop
 80030be:	e7fe      	b.n	80030be <vTaskSwitchContext+0x5a>
 80030c0:	697a      	ldr	r2, [r7, #20]
 80030c2:	4613      	mov	r3, r2
 80030c4:	009b      	lsls	r3, r3, #2
 80030c6:	4413      	add	r3, r2
 80030c8:	009b      	lsls	r3, r3, #2
 80030ca:	4a18      	ldr	r2, [pc, #96]	; (800312c <vTaskSwitchContext+0xc8>)
 80030cc:	4413      	add	r3, r2
 80030ce:	613b      	str	r3, [r7, #16]
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	685a      	ldr	r2, [r3, #4]
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	605a      	str	r2, [r3, #4]
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	685a      	ldr	r2, [r3, #4]
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	3308      	adds	r3, #8
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d104      	bne.n	80030f0 <vTaskSwitchContext+0x8c>
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	685a      	ldr	r2, [r3, #4]
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	605a      	str	r2, [r3, #4]
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	4a0e      	ldr	r2, [pc, #56]	; (8003130 <vTaskSwitchContext+0xcc>)
 80030f8:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 80030fa:	4b0d      	ldr	r3, [pc, #52]	; (8003130 <vTaskSwitchContext+0xcc>)
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	4b0d      	ldr	r3, [pc, #52]	; (8003134 <vTaskSwitchContext+0xd0>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	429a      	cmp	r2, r3
 8003104:	d102      	bne.n	800310c <vTaskSwitchContext+0xa8>
 8003106:	f003 f873 	bl	80061f0 <SEGGER_SYSVIEW_OnIdle>
}
 800310a:	e004      	b.n	8003116 <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 800310c:	4b08      	ldr	r3, [pc, #32]	; (8003130 <vTaskSwitchContext+0xcc>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4618      	mov	r0, r3
 8003112:	f003 f8cb 	bl	80062ac <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8003116:	bf00      	nop
 8003118:	3718      	adds	r7, #24
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	20000208 	.word	0x20000208
 8003124:	200001f4 	.word	0x200001f4
 8003128:	200001e8 	.word	0x200001e8
 800312c:	20000124 	.word	0x20000124
 8003130:	20000120 	.word	0x20000120
 8003134:	20000204 	.word	0x20000204

08003138 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d10a      	bne.n	800315e <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8003148:	f04f 0350 	mov.w	r3, #80	; 0x50
 800314c:	f383 8811 	msr	BASEPRI, r3
 8003150:	f3bf 8f6f 	isb	sy
 8003154:	f3bf 8f4f 	dsb	sy
 8003158:	60fb      	str	r3, [r7, #12]
    }
 800315a:	bf00      	nop
 800315c:	e7fe      	b.n	800315c <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800315e:	4b07      	ldr	r3, [pc, #28]	; (800317c <vTaskPlaceOnEventList+0x44>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	3318      	adds	r3, #24
 8003164:	4619      	mov	r1, r3
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f7fe fff9 	bl	800215e <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800316c:	2101      	movs	r1, #1
 800316e:	6838      	ldr	r0, [r7, #0]
 8003170:	f000 fa3c 	bl	80035ec <prvAddCurrentTaskToDelayedList>
}
 8003174:	bf00      	nop
 8003176:	3710      	adds	r7, #16
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	20000120 	.word	0x20000120

08003180 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003180:	b580      	push	{r7, lr}
 8003182:	b086      	sub	sp, #24
 8003184:	af00      	add	r7, sp, #0
 8003186:	60f8      	str	r0, [r7, #12]
 8003188:	60b9      	str	r1, [r7, #8]
 800318a:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d10a      	bne.n	80031a8 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8003192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003196:	f383 8811 	msr	BASEPRI, r3
 800319a:	f3bf 8f6f 	isb	sy
 800319e:	f3bf 8f4f 	dsb	sy
 80031a2:	613b      	str	r3, [r7, #16]
    }
 80031a4:	bf00      	nop
 80031a6:	e7fe      	b.n	80031a6 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	617b      	str	r3, [r7, #20]
 80031ae:	4b17      	ldr	r3, [pc, #92]	; (800320c <vTaskPlaceOnEventListRestricted+0x8c>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	697a      	ldr	r2, [r7, #20]
 80031b4:	61da      	str	r2, [r3, #28]
 80031b6:	4b15      	ldr	r3, [pc, #84]	; (800320c <vTaskPlaceOnEventListRestricted+0x8c>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	697a      	ldr	r2, [r7, #20]
 80031bc:	6892      	ldr	r2, [r2, #8]
 80031be:	621a      	str	r2, [r3, #32]
 80031c0:	4b12      	ldr	r3, [pc, #72]	; (800320c <vTaskPlaceOnEventListRestricted+0x8c>)
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	3218      	adds	r2, #24
 80031ca:	605a      	str	r2, [r3, #4]
 80031cc:	4b0f      	ldr	r3, [pc, #60]	; (800320c <vTaskPlaceOnEventListRestricted+0x8c>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f103 0218 	add.w	r2, r3, #24
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	609a      	str	r2, [r3, #8]
 80031d8:	4b0c      	ldr	r3, [pc, #48]	; (800320c <vTaskPlaceOnEventListRestricted+0x8c>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68fa      	ldr	r2, [r7, #12]
 80031de:	629a      	str	r2, [r3, #40]	; 0x28
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	1c5a      	adds	r2, r3, #1
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d002      	beq.n	80031f6 <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 80031f0:	f04f 33ff 	mov.w	r3, #4294967295
 80031f4:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 80031f6:	2024      	movs	r0, #36	; 0x24
 80031f8:	f002 fafc 	bl	80057f4 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80031fc:	6879      	ldr	r1, [r7, #4]
 80031fe:	68b8      	ldr	r0, [r7, #8]
 8003200:	f000 f9f4 	bl	80035ec <prvAddCurrentTaskToDelayedList>
    }
 8003204:	bf00      	nop
 8003206:	3718      	adds	r7, #24
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	20000120 	.word	0x20000120

08003210 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b08a      	sub	sp, #40	; 0x28
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8003220:	6a3b      	ldr	r3, [r7, #32]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d10a      	bne.n	800323c <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8003226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800322a:	f383 8811 	msr	BASEPRI, r3
 800322e:	f3bf 8f6f 	isb	sy
 8003232:	f3bf 8f4f 	dsb	sy
 8003236:	60fb      	str	r3, [r7, #12]
    }
 8003238:	bf00      	nop
 800323a:	e7fe      	b.n	800323a <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800323c:	6a3b      	ldr	r3, [r7, #32]
 800323e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003240:	61fb      	str	r3, [r7, #28]
 8003242:	6a3b      	ldr	r3, [r7, #32]
 8003244:	69db      	ldr	r3, [r3, #28]
 8003246:	6a3a      	ldr	r2, [r7, #32]
 8003248:	6a12      	ldr	r2, [r2, #32]
 800324a:	609a      	str	r2, [r3, #8]
 800324c:	6a3b      	ldr	r3, [r7, #32]
 800324e:	6a1b      	ldr	r3, [r3, #32]
 8003250:	6a3a      	ldr	r2, [r7, #32]
 8003252:	69d2      	ldr	r2, [r2, #28]
 8003254:	605a      	str	r2, [r3, #4]
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	685a      	ldr	r2, [r3, #4]
 800325a:	6a3b      	ldr	r3, [r7, #32]
 800325c:	3318      	adds	r3, #24
 800325e:	429a      	cmp	r2, r3
 8003260:	d103      	bne.n	800326a <xTaskRemoveFromEventList+0x5a>
 8003262:	6a3b      	ldr	r3, [r7, #32]
 8003264:	6a1a      	ldr	r2, [r3, #32]
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	605a      	str	r2, [r3, #4]
 800326a:	6a3b      	ldr	r3, [r7, #32]
 800326c:	2200      	movs	r2, #0
 800326e:	629a      	str	r2, [r3, #40]	; 0x28
 8003270:	69fb      	ldr	r3, [r7, #28]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	1e5a      	subs	r2, r3, #1
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800327a:	4b4b      	ldr	r3, [pc, #300]	; (80033a8 <xTaskRemoveFromEventList+0x198>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d162      	bne.n	8003348 <xTaskRemoveFromEventList+0x138>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8003282:	6a3b      	ldr	r3, [r7, #32]
 8003284:	695b      	ldr	r3, [r3, #20]
 8003286:	617b      	str	r3, [r7, #20]
 8003288:	6a3b      	ldr	r3, [r7, #32]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	6a3a      	ldr	r2, [r7, #32]
 800328e:	68d2      	ldr	r2, [r2, #12]
 8003290:	609a      	str	r2, [r3, #8]
 8003292:	6a3b      	ldr	r3, [r7, #32]
 8003294:	68db      	ldr	r3, [r3, #12]
 8003296:	6a3a      	ldr	r2, [r7, #32]
 8003298:	6892      	ldr	r2, [r2, #8]
 800329a:	605a      	str	r2, [r3, #4]
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	685a      	ldr	r2, [r3, #4]
 80032a0:	6a3b      	ldr	r3, [r7, #32]
 80032a2:	3304      	adds	r3, #4
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d103      	bne.n	80032b0 <xTaskRemoveFromEventList+0xa0>
 80032a8:	6a3b      	ldr	r3, [r7, #32]
 80032aa:	68da      	ldr	r2, [r3, #12]
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	605a      	str	r2, [r3, #4]
 80032b0:	6a3b      	ldr	r3, [r7, #32]
 80032b2:	2200      	movs	r2, #0
 80032b4:	615a      	str	r2, [r3, #20]
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	1e5a      	subs	r2, r3, #1
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 80032c0:	6a3b      	ldr	r3, [r7, #32]
 80032c2:	4618      	mov	r0, r3
 80032c4:	f003 f834 	bl	8006330 <SEGGER_SYSVIEW_OnTaskStartReady>
 80032c8:	6a3b      	ldr	r3, [r7, #32]
 80032ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032cc:	2201      	movs	r2, #1
 80032ce:	409a      	lsls	r2, r3
 80032d0:	4b36      	ldr	r3, [pc, #216]	; (80033ac <xTaskRemoveFromEventList+0x19c>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4313      	orrs	r3, r2
 80032d6:	4a35      	ldr	r2, [pc, #212]	; (80033ac <xTaskRemoveFromEventList+0x19c>)
 80032d8:	6013      	str	r3, [r2, #0]
 80032da:	6a3b      	ldr	r3, [r7, #32]
 80032dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032de:	4934      	ldr	r1, [pc, #208]	; (80033b0 <xTaskRemoveFromEventList+0x1a0>)
 80032e0:	4613      	mov	r3, r2
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	4413      	add	r3, r2
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	440b      	add	r3, r1
 80032ea:	3304      	adds	r3, #4
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	613b      	str	r3, [r7, #16]
 80032f0:	6a3b      	ldr	r3, [r7, #32]
 80032f2:	693a      	ldr	r2, [r7, #16]
 80032f4:	609a      	str	r2, [r3, #8]
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	689a      	ldr	r2, [r3, #8]
 80032fa:	6a3b      	ldr	r3, [r7, #32]
 80032fc:	60da      	str	r2, [r3, #12]
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	6a3a      	ldr	r2, [r7, #32]
 8003304:	3204      	adds	r2, #4
 8003306:	605a      	str	r2, [r3, #4]
 8003308:	6a3b      	ldr	r3, [r7, #32]
 800330a:	1d1a      	adds	r2, r3, #4
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	609a      	str	r2, [r3, #8]
 8003310:	6a3b      	ldr	r3, [r7, #32]
 8003312:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003314:	4613      	mov	r3, r2
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	4413      	add	r3, r2
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	4a24      	ldr	r2, [pc, #144]	; (80033b0 <xTaskRemoveFromEventList+0x1a0>)
 800331e:	441a      	add	r2, r3
 8003320:	6a3b      	ldr	r3, [r7, #32]
 8003322:	615a      	str	r2, [r3, #20]
 8003324:	6a3b      	ldr	r3, [r7, #32]
 8003326:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003328:	4921      	ldr	r1, [pc, #132]	; (80033b0 <xTaskRemoveFromEventList+0x1a0>)
 800332a:	4613      	mov	r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	4413      	add	r3, r2
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	440b      	add	r3, r1
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	1c59      	adds	r1, r3, #1
 8003338:	481d      	ldr	r0, [pc, #116]	; (80033b0 <xTaskRemoveFromEventList+0x1a0>)
 800333a:	4613      	mov	r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	4413      	add	r3, r2
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	4403      	add	r3, r0
 8003344:	6019      	str	r1, [r3, #0]
 8003346:	e01b      	b.n	8003380 <xTaskRemoveFromEventList+0x170>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003348:	4b1a      	ldr	r3, [pc, #104]	; (80033b4 <xTaskRemoveFromEventList+0x1a4>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	61bb      	str	r3, [r7, #24]
 800334e:	6a3b      	ldr	r3, [r7, #32]
 8003350:	69ba      	ldr	r2, [r7, #24]
 8003352:	61da      	str	r2, [r3, #28]
 8003354:	69bb      	ldr	r3, [r7, #24]
 8003356:	689a      	ldr	r2, [r3, #8]
 8003358:	6a3b      	ldr	r3, [r7, #32]
 800335a:	621a      	str	r2, [r3, #32]
 800335c:	69bb      	ldr	r3, [r7, #24]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	6a3a      	ldr	r2, [r7, #32]
 8003362:	3218      	adds	r2, #24
 8003364:	605a      	str	r2, [r3, #4]
 8003366:	6a3b      	ldr	r3, [r7, #32]
 8003368:	f103 0218 	add.w	r2, r3, #24
 800336c:	69bb      	ldr	r3, [r7, #24]
 800336e:	609a      	str	r2, [r3, #8]
 8003370:	6a3b      	ldr	r3, [r7, #32]
 8003372:	4a10      	ldr	r2, [pc, #64]	; (80033b4 <xTaskRemoveFromEventList+0x1a4>)
 8003374:	629a      	str	r2, [r3, #40]	; 0x28
 8003376:	4b0f      	ldr	r3, [pc, #60]	; (80033b4 <xTaskRemoveFromEventList+0x1a4>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	3301      	adds	r3, #1
 800337c:	4a0d      	ldr	r2, [pc, #52]	; (80033b4 <xTaskRemoveFromEventList+0x1a4>)
 800337e:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003380:	6a3b      	ldr	r3, [r7, #32]
 8003382:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003384:	4b0c      	ldr	r3, [pc, #48]	; (80033b8 <xTaskRemoveFromEventList+0x1a8>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800338a:	429a      	cmp	r2, r3
 800338c:	d905      	bls.n	800339a <xTaskRemoveFromEventList+0x18a>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800338e:	2301      	movs	r3, #1
 8003390:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003392:	4b0a      	ldr	r3, [pc, #40]	; (80033bc <xTaskRemoveFromEventList+0x1ac>)
 8003394:	2201      	movs	r2, #1
 8003396:	601a      	str	r2, [r3, #0]
 8003398:	e001      	b.n	800339e <xTaskRemoveFromEventList+0x18e>
    }
    else
    {
        xReturn = pdFALSE;
 800339a:	2300      	movs	r3, #0
 800339c:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 800339e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3728      	adds	r7, #40	; 0x28
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	20000208 	.word	0x20000208
 80033ac:	200001e8 	.word	0x200001e8
 80033b0:	20000124 	.word	0x20000124
 80033b4:	200001b8 	.word	0x200001b8
 80033b8:	20000120 	.word	0x20000120
 80033bc:	200001f4 	.word	0x200001f4

080033c0 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80033c8:	4b06      	ldr	r3, [pc, #24]	; (80033e4 <vTaskInternalSetTimeOutState+0x24>)
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80033d0:	4b05      	ldr	r3, [pc, #20]	; (80033e8 <vTaskInternalSetTimeOutState+0x28>)
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	605a      	str	r2, [r3, #4]
}
 80033d8:	bf00      	nop
 80033da:	370c      	adds	r7, #12
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr
 80033e4:	200001f8 	.word	0x200001f8
 80033e8:	200001e4 	.word	0x200001e4

080033ec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b088      	sub	sp, #32
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d10a      	bne.n	8003412 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 80033fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003400:	f383 8811 	msr	BASEPRI, r3
 8003404:	f3bf 8f6f 	isb	sy
 8003408:	f3bf 8f4f 	dsb	sy
 800340c:	613b      	str	r3, [r7, #16]
    }
 800340e:	bf00      	nop
 8003410:	e7fe      	b.n	8003410 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d10a      	bne.n	800342e <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8003418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800341c:	f383 8811 	msr	BASEPRI, r3
 8003420:	f3bf 8f6f 	isb	sy
 8003424:	f3bf 8f4f 	dsb	sy
 8003428:	60fb      	str	r3, [r7, #12]
    }
 800342a:	bf00      	nop
 800342c:	e7fe      	b.n	800342c <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 800342e:	f000 fd99 	bl	8003f64 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8003432:	4b1f      	ldr	r3, [pc, #124]	; (80034b0 <xTaskCheckForTimeOut+0xc4>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	69ba      	ldr	r2, [r7, #24]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800344a:	d102      	bne.n	8003452 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 800344c:	2300      	movs	r3, #0
 800344e:	61fb      	str	r3, [r7, #28]
 8003450:	e026      	b.n	80034a0 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	4b17      	ldr	r3, [pc, #92]	; (80034b4 <xTaskCheckForTimeOut+0xc8>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	429a      	cmp	r2, r3
 800345c:	d00a      	beq.n	8003474 <xTaskCheckForTimeOut+0x88>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	69ba      	ldr	r2, [r7, #24]
 8003464:	429a      	cmp	r2, r3
 8003466:	d305      	bcc.n	8003474 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003468:	2301      	movs	r3, #1
 800346a:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	2200      	movs	r2, #0
 8003470:	601a      	str	r2, [r3, #0]
 8003472:	e015      	b.n	80034a0 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	697a      	ldr	r2, [r7, #20]
 800347a:	429a      	cmp	r2, r3
 800347c:	d20b      	bcs.n	8003496 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	1ad2      	subs	r2, r2, r3
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f7ff ff98 	bl	80033c0 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003490:	2300      	movs	r3, #0
 8003492:	61fb      	str	r3, [r7, #28]
 8003494:	e004      	b.n	80034a0 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	2200      	movs	r2, #0
 800349a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800349c:	2301      	movs	r3, #1
 800349e:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80034a0:	f000 fd90 	bl	8003fc4 <vPortExitCritical>

    return xReturn;
 80034a4:	69fb      	ldr	r3, [r7, #28]
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3720      	adds	r7, #32
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	200001e4 	.word	0x200001e4
 80034b4:	200001f8 	.word	0x200001f8

080034b8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80034b8:	b480      	push	{r7}
 80034ba:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80034bc:	4b03      	ldr	r3, [pc, #12]	; (80034cc <vTaskMissedYield+0x14>)
 80034be:	2201      	movs	r2, #1
 80034c0:	601a      	str	r2, [r3, #0]
}
 80034c2:	bf00      	nop
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr
 80034cc:	200001f4 	.word	0x200001f4

080034d0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b082      	sub	sp, #8
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80034d8:	f000 f846 	bl	8003568 <prvCheckTasksWaitingTermination>
            {
                /* If we are not using preemption we keep forcing a task switch to
                 * see if any other task has become available.  If we are using
                 * preemption we don't need to do this as any task becoming available
                 * will automatically get the processor anyway. */
                taskYIELD();
 80034dc:	4b04      	ldr	r3, [pc, #16]	; (80034f0 <prvIdleTask+0x20>)
 80034de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034e2:	601a      	str	r2, [r3, #0]
 80034e4:	f3bf 8f4f 	dsb	sy
 80034e8:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80034ec:	e7f4      	b.n	80034d8 <prvIdleTask+0x8>
 80034ee:	bf00      	nop
 80034f0:	e000ed04 	.word	0xe000ed04

080034f4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b082      	sub	sp, #8
 80034f8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80034fa:	2300      	movs	r3, #0
 80034fc:	607b      	str	r3, [r7, #4]
 80034fe:	e00c      	b.n	800351a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003500:	687a      	ldr	r2, [r7, #4]
 8003502:	4613      	mov	r3, r2
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	4413      	add	r3, r2
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	4a10      	ldr	r2, [pc, #64]	; (800354c <prvInitialiseTaskLists+0x58>)
 800350c:	4413      	add	r3, r2
 800350e:	4618      	mov	r0, r3
 8003510:	f7fe fdf8 	bl	8002104 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	3301      	adds	r3, #1
 8003518:	607b      	str	r3, [r7, #4]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2b04      	cmp	r3, #4
 800351e:	d9ef      	bls.n	8003500 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003520:	480b      	ldr	r0, [pc, #44]	; (8003550 <prvInitialiseTaskLists+0x5c>)
 8003522:	f7fe fdef 	bl	8002104 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003526:	480b      	ldr	r0, [pc, #44]	; (8003554 <prvInitialiseTaskLists+0x60>)
 8003528:	f7fe fdec 	bl	8002104 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800352c:	480a      	ldr	r0, [pc, #40]	; (8003558 <prvInitialiseTaskLists+0x64>)
 800352e:	f7fe fde9 	bl	8002104 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8003532:	480a      	ldr	r0, [pc, #40]	; (800355c <prvInitialiseTaskLists+0x68>)
 8003534:	f7fe fde6 	bl	8002104 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003538:	4b09      	ldr	r3, [pc, #36]	; (8003560 <prvInitialiseTaskLists+0x6c>)
 800353a:	4a05      	ldr	r2, [pc, #20]	; (8003550 <prvInitialiseTaskLists+0x5c>)
 800353c:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800353e:	4b09      	ldr	r3, [pc, #36]	; (8003564 <prvInitialiseTaskLists+0x70>)
 8003540:	4a04      	ldr	r2, [pc, #16]	; (8003554 <prvInitialiseTaskLists+0x60>)
 8003542:	601a      	str	r2, [r3, #0]
}
 8003544:	bf00      	nop
 8003546:	3708      	adds	r7, #8
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}
 800354c:	20000124 	.word	0x20000124
 8003550:	20000188 	.word	0x20000188
 8003554:	2000019c 	.word	0x2000019c
 8003558:	200001b8 	.word	0x200001b8
 800355c:	200001cc 	.word	0x200001cc
 8003560:	200001b0 	.word	0x200001b0
 8003564:	200001b4 	.word	0x200001b4

08003568 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003568:	b480      	push	{r7}
 800356a:	af00      	add	r7, sp, #0

                prvDeleteTCB( pxTCB );
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 800356c:	bf00      	nop
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr
	...

08003578 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003578:	b480      	push	{r7}
 800357a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800357c:	4b0a      	ldr	r3, [pc, #40]	; (80035a8 <prvResetNextTaskUnblockTime+0x30>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d104      	bne.n	8003590 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003586:	4b09      	ldr	r3, [pc, #36]	; (80035ac <prvResetNextTaskUnblockTime+0x34>)
 8003588:	f04f 32ff 	mov.w	r2, #4294967295
 800358c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800358e:	e005      	b.n	800359c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003590:	4b05      	ldr	r3, [pc, #20]	; (80035a8 <prvResetNextTaskUnblockTime+0x30>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a04      	ldr	r2, [pc, #16]	; (80035ac <prvResetNextTaskUnblockTime+0x34>)
 800359a:	6013      	str	r3, [r2, #0]
}
 800359c:	bf00      	nop
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop
 80035a8:	200001b0 	.word	0x200001b0
 80035ac:	20000200 	.word	0x20000200

080035b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80035b0:	b480      	push	{r7}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80035b6:	4b0b      	ldr	r3, [pc, #44]	; (80035e4 <xTaskGetSchedulerState+0x34>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d102      	bne.n	80035c4 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80035be:	2301      	movs	r3, #1
 80035c0:	607b      	str	r3, [r7, #4]
 80035c2:	e008      	b.n	80035d6 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80035c4:	4b08      	ldr	r3, [pc, #32]	; (80035e8 <xTaskGetSchedulerState+0x38>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d102      	bne.n	80035d2 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80035cc:	2302      	movs	r3, #2
 80035ce:	607b      	str	r3, [r7, #4]
 80035d0:	e001      	b.n	80035d6 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80035d2:	2300      	movs	r3, #0
 80035d4:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80035d6:	687b      	ldr	r3, [r7, #4]
    }
 80035d8:	4618      	mov	r0, r3
 80035da:	370c      	adds	r7, #12
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr
 80035e4:	200001ec 	.word	0x200001ec
 80035e8:	20000208 	.word	0x20000208

080035ec <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b086      	sub	sp, #24
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80035f6:	4b3c      	ldr	r3, [pc, #240]	; (80036e8 <prvAddCurrentTaskToDelayedList+0xfc>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	617b      	str	r3, [r7, #20]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80035fc:	4b3b      	ldr	r3, [pc, #236]	; (80036ec <prvAddCurrentTaskToDelayedList+0x100>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	3304      	adds	r3, #4
 8003602:	4618      	mov	r0, r3
 8003604:	f7fe fde4 	bl	80021d0 <uxListRemove>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d10b      	bne.n	8003626 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800360e:	4b37      	ldr	r3, [pc, #220]	; (80036ec <prvAddCurrentTaskToDelayedList+0x100>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003614:	2201      	movs	r2, #1
 8003616:	fa02 f303 	lsl.w	r3, r2, r3
 800361a:	43da      	mvns	r2, r3
 800361c:	4b34      	ldr	r3, [pc, #208]	; (80036f0 <prvAddCurrentTaskToDelayedList+0x104>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4013      	ands	r3, r2
 8003622:	4a33      	ldr	r2, [pc, #204]	; (80036f0 <prvAddCurrentTaskToDelayedList+0x104>)
 8003624:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800362c:	d124      	bne.n	8003678 <prvAddCurrentTaskToDelayedList+0x8c>
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d021      	beq.n	8003678 <prvAddCurrentTaskToDelayedList+0x8c>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003634:	4b2f      	ldr	r3, [pc, #188]	; (80036f4 <prvAddCurrentTaskToDelayedList+0x108>)
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	613b      	str	r3, [r7, #16]
 800363a:	4b2c      	ldr	r3, [pc, #176]	; (80036ec <prvAddCurrentTaskToDelayedList+0x100>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	693a      	ldr	r2, [r7, #16]
 8003640:	609a      	str	r2, [r3, #8]
 8003642:	4b2a      	ldr	r3, [pc, #168]	; (80036ec <prvAddCurrentTaskToDelayedList+0x100>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	6892      	ldr	r2, [r2, #8]
 800364a:	60da      	str	r2, [r3, #12]
 800364c:	4b27      	ldr	r3, [pc, #156]	; (80036ec <prvAddCurrentTaskToDelayedList+0x100>)
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	3204      	adds	r2, #4
 8003656:	605a      	str	r2, [r3, #4]
 8003658:	4b24      	ldr	r3, [pc, #144]	; (80036ec <prvAddCurrentTaskToDelayedList+0x100>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	1d1a      	adds	r2, r3, #4
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	609a      	str	r2, [r3, #8]
 8003662:	4b22      	ldr	r3, [pc, #136]	; (80036ec <prvAddCurrentTaskToDelayedList+0x100>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a23      	ldr	r2, [pc, #140]	; (80036f4 <prvAddCurrentTaskToDelayedList+0x108>)
 8003668:	615a      	str	r2, [r3, #20]
 800366a:	4b22      	ldr	r3, [pc, #136]	; (80036f4 <prvAddCurrentTaskToDelayedList+0x108>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	3301      	adds	r3, #1
 8003670:	4a20      	ldr	r2, [pc, #128]	; (80036f4 <prvAddCurrentTaskToDelayedList+0x108>)
 8003672:	6013      	str	r3, [r2, #0]
 8003674:	bf00      	nop

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003676:	e032      	b.n	80036de <prvAddCurrentTaskToDelayedList+0xf2>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8003678:	697a      	ldr	r2, [r7, #20]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4413      	add	r3, r2
 800367e:	60fb      	str	r3, [r7, #12]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003680:	4b1a      	ldr	r3, [pc, #104]	; (80036ec <prvAddCurrentTaskToDelayedList+0x100>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	68fa      	ldr	r2, [r7, #12]
 8003686:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8003688:	68fa      	ldr	r2, [r7, #12]
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	429a      	cmp	r2, r3
 800368e:	d20f      	bcs.n	80036b0 <prvAddCurrentTaskToDelayedList+0xc4>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8003690:	4b16      	ldr	r3, [pc, #88]	; (80036ec <prvAddCurrentTaskToDelayedList+0x100>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2104      	movs	r1, #4
 8003696:	4618      	mov	r0, r3
 8003698:	f002 fe8c 	bl	80063b4 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800369c:	4b16      	ldr	r3, [pc, #88]	; (80036f8 <prvAddCurrentTaskToDelayedList+0x10c>)
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	4b12      	ldr	r3, [pc, #72]	; (80036ec <prvAddCurrentTaskToDelayedList+0x100>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	3304      	adds	r3, #4
 80036a6:	4619      	mov	r1, r3
 80036a8:	4610      	mov	r0, r2
 80036aa:	f7fe fd58 	bl	800215e <vListInsert>
}
 80036ae:	e016      	b.n	80036de <prvAddCurrentTaskToDelayedList+0xf2>
					traceMOVED_TASK_TO_DELAYED_LIST();
 80036b0:	4b0e      	ldr	r3, [pc, #56]	; (80036ec <prvAddCurrentTaskToDelayedList+0x100>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	2104      	movs	r1, #4
 80036b6:	4618      	mov	r0, r3
 80036b8:	f002 fe7c 	bl	80063b4 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036bc:	4b0f      	ldr	r3, [pc, #60]	; (80036fc <prvAddCurrentTaskToDelayedList+0x110>)
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	4b0a      	ldr	r3, [pc, #40]	; (80036ec <prvAddCurrentTaskToDelayedList+0x100>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	3304      	adds	r3, #4
 80036c6:	4619      	mov	r1, r3
 80036c8:	4610      	mov	r0, r2
 80036ca:	f7fe fd48 	bl	800215e <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 80036ce:	4b0c      	ldr	r3, [pc, #48]	; (8003700 <prvAddCurrentTaskToDelayedList+0x114>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	68fa      	ldr	r2, [r7, #12]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d202      	bcs.n	80036de <prvAddCurrentTaskToDelayedList+0xf2>
                        xNextTaskUnblockTime = xTimeToWake;
 80036d8:	4a09      	ldr	r2, [pc, #36]	; (8003700 <prvAddCurrentTaskToDelayedList+0x114>)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6013      	str	r3, [r2, #0]
}
 80036de:	bf00      	nop
 80036e0:	3718      	adds	r7, #24
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	200001e4 	.word	0x200001e4
 80036ec:	20000120 	.word	0x20000120
 80036f0:	200001e8 	.word	0x200001e8
 80036f4:	200001cc 	.word	0x200001cc
 80036f8:	200001b4 	.word	0x200001b4
 80036fc:	200001b0 	.word	0x200001b0
 8003700:	20000200 	.word	0x20000200

08003704 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003704:	b580      	push	{r7, lr}
 8003706:	b084      	sub	sp, #16
 8003708:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800370a:	2300      	movs	r3, #0
 800370c:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800370e:	f000 fa47 	bl	8003ba0 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003712:	4b11      	ldr	r3, [pc, #68]	; (8003758 <xTimerCreateTimerTask+0x54>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00b      	beq.n	8003732 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800371a:	4b10      	ldr	r3, [pc, #64]	; (800375c <xTimerCreateTimerTask+0x58>)
 800371c:	9301      	str	r3, [sp, #4]
 800371e:	2302      	movs	r3, #2
 8003720:	9300      	str	r3, [sp, #0]
 8003722:	2300      	movs	r3, #0
 8003724:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003728:	490d      	ldr	r1, [pc, #52]	; (8003760 <xTimerCreateTimerTask+0x5c>)
 800372a:	480e      	ldr	r0, [pc, #56]	; (8003764 <xTimerCreateTimerTask+0x60>)
 800372c:	f7ff f892 	bl	8002854 <xTaskCreate>
 8003730:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d10a      	bne.n	800374e <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8003738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800373c:	f383 8811 	msr	BASEPRI, r3
 8003740:	f3bf 8f6f 	isb	sy
 8003744:	f3bf 8f4f 	dsb	sy
 8003748:	603b      	str	r3, [r7, #0]
    }
 800374a:	bf00      	nop
 800374c:	e7fe      	b.n	800374c <xTimerCreateTimerTask+0x48>
        return xReturn;
 800374e:	687b      	ldr	r3, [r7, #4]
    }
 8003750:	4618      	mov	r0, r3
 8003752:	3708      	adds	r7, #8
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}
 8003758:	2000023c 	.word	0x2000023c
 800375c:	20000240 	.word	0x20000240
 8003760:	08007128 	.word	0x08007128
 8003764:	0800380d 	.word	0x0800380d

08003768 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	60b9      	str	r1, [r7, #8]
 8003772:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003774:	e008      	b.n	8003788 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	699b      	ldr	r3, [r3, #24]
 800377a:	68ba      	ldr	r2, [r7, #8]
 800377c:	4413      	add	r3, r2
 800377e:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6a1b      	ldr	r3, [r3, #32]
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	699a      	ldr	r2, [r3, #24]
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	18d1      	adds	r1, r2, r3
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	68f8      	ldr	r0, [r7, #12]
 8003796:	f000 f8dd 	bl	8003954 <prvInsertTimerInActiveList>
 800379a:	4603      	mov	r3, r0
 800379c:	2b00      	cmp	r3, #0
 800379e:	d1ea      	bne.n	8003776 <prvReloadTimer+0xe>
        }
    }
 80037a0:	bf00      	nop
 80037a2:	bf00      	nop
 80037a4:	3710      	adds	r7, #16
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
	...

080037ac <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037b6:	4b14      	ldr	r3, [pc, #80]	; (8003808 <prvProcessExpiredTimer+0x5c>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	3304      	adds	r3, #4
 80037c4:	4618      	mov	r0, r3
 80037c6:	f7fe fd03 	bl	80021d0 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80037d0:	f003 0304 	and.w	r3, r3, #4
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d005      	beq.n	80037e4 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80037d8:	683a      	ldr	r2, [r7, #0]
 80037da:	6879      	ldr	r1, [r7, #4]
 80037dc:	68f8      	ldr	r0, [r7, #12]
 80037de:	f7ff ffc3 	bl	8003768 <prvReloadTimer>
 80037e2:	e008      	b.n	80037f6 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80037ea:	f023 0301 	bic.w	r3, r3, #1
 80037ee:	b2da      	uxtb	r2, r3
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6a1b      	ldr	r3, [r3, #32]
 80037fa:	68f8      	ldr	r0, [r7, #12]
 80037fc:	4798      	blx	r3
    }
 80037fe:	bf00      	nop
 8003800:	3710      	adds	r7, #16
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	20000234 	.word	0x20000234

0800380c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003814:	f107 0308 	add.w	r3, r7, #8
 8003818:	4618      	mov	r0, r3
 800381a:	f000 f857 	bl	80038cc <prvGetNextExpireTime>
 800381e:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	4619      	mov	r1, r3
 8003824:	68f8      	ldr	r0, [r7, #12]
 8003826:	f000 f803 	bl	8003830 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800382a:	f000 f8d5 	bl	80039d8 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800382e:	e7f1      	b.n	8003814 <prvTimerTask+0x8>

08003830 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800383a:	f7ff f9f9 	bl	8002c30 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800383e:	f107 0308 	add.w	r3, r7, #8
 8003842:	4618      	mov	r0, r3
 8003844:	f000 f866 	bl	8003914 <prvSampleTimeNow>
 8003848:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d130      	bne.n	80038b2 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d10a      	bne.n	800386c <prvProcessTimerOrBlockTask+0x3c>
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	429a      	cmp	r2, r3
 800385c:	d806      	bhi.n	800386c <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800385e:	f7ff f9f5 	bl	8002c4c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003862:	68f9      	ldr	r1, [r7, #12]
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f7ff ffa1 	bl	80037ac <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800386a:	e024      	b.n	80038b6 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d008      	beq.n	8003884 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003872:	4b13      	ldr	r3, [pc, #76]	; (80038c0 <prvProcessTimerOrBlockTask+0x90>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d101      	bne.n	8003880 <prvProcessTimerOrBlockTask+0x50>
 800387c:	2301      	movs	r3, #1
 800387e:	e000      	b.n	8003882 <prvProcessTimerOrBlockTask+0x52>
 8003880:	2300      	movs	r3, #0
 8003882:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003884:	4b0f      	ldr	r3, [pc, #60]	; (80038c4 <prvProcessTimerOrBlockTask+0x94>)
 8003886:	6818      	ldr	r0, [r3, #0]
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	683a      	ldr	r2, [r7, #0]
 8003890:	4619      	mov	r1, r3
 8003892:	f7fe ffab 	bl	80027ec <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003896:	f7ff f9d9 	bl	8002c4c <xTaskResumeAll>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d10a      	bne.n	80038b6 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 80038a0:	4b09      	ldr	r3, [pc, #36]	; (80038c8 <prvProcessTimerOrBlockTask+0x98>)
 80038a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038a6:	601a      	str	r2, [r3, #0]
 80038a8:	f3bf 8f4f 	dsb	sy
 80038ac:	f3bf 8f6f 	isb	sy
    }
 80038b0:	e001      	b.n	80038b6 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80038b2:	f7ff f9cb 	bl	8002c4c <xTaskResumeAll>
    }
 80038b6:	bf00      	nop
 80038b8:	3710      	adds	r7, #16
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	20000238 	.word	0x20000238
 80038c4:	2000023c 	.word	0x2000023c
 80038c8:	e000ed04 	.word	0xe000ed04

080038cc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80038cc:	b480      	push	{r7}
 80038ce:	b085      	sub	sp, #20
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80038d4:	4b0e      	ldr	r3, [pc, #56]	; (8003910 <prvGetNextExpireTime+0x44>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d101      	bne.n	80038e2 <prvGetNextExpireTime+0x16>
 80038de:	2201      	movs	r2, #1
 80038e0:	e000      	b.n	80038e4 <prvGetNextExpireTime+0x18>
 80038e2:	2200      	movs	r2, #0
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d105      	bne.n	80038fc <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80038f0:	4b07      	ldr	r3, [pc, #28]	; (8003910 <prvGetNextExpireTime+0x44>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	60fb      	str	r3, [r7, #12]
 80038fa:	e001      	b.n	8003900 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80038fc:	2300      	movs	r3, #0
 80038fe:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003900:	68fb      	ldr	r3, [r7, #12]
    }
 8003902:	4618      	mov	r0, r3
 8003904:	3714      	adds	r7, #20
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr
 800390e:	bf00      	nop
 8003910:	20000234 	.word	0x20000234

08003914 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 800391c:	f7ff fa88 	bl	8002e30 <xTaskGetTickCount>
 8003920:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003922:	4b0b      	ldr	r3, [pc, #44]	; (8003950 <prvSampleTimeNow+0x3c>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	68fa      	ldr	r2, [r7, #12]
 8003928:	429a      	cmp	r2, r3
 800392a:	d205      	bcs.n	8003938 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800392c:	f000 f912 	bl	8003b54 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	601a      	str	r2, [r3, #0]
 8003936:	e002      	b.n	800393e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2200      	movs	r2, #0
 800393c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800393e:	4a04      	ldr	r2, [pc, #16]	; (8003950 <prvSampleTimeNow+0x3c>)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003944:	68fb      	ldr	r3, [r7, #12]
    }
 8003946:	4618      	mov	r0, r3
 8003948:	3710      	adds	r7, #16
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
 800394e:	bf00      	nop
 8003950:	20000244 	.word	0x20000244

08003954 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003954:	b580      	push	{r7, lr}
 8003956:	b086      	sub	sp, #24
 8003958:	af00      	add	r7, sp, #0
 800395a:	60f8      	str	r0, [r7, #12]
 800395c:	60b9      	str	r1, [r7, #8]
 800395e:	607a      	str	r2, [r7, #4]
 8003960:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003962:	2300      	movs	r3, #0
 8003964:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	68ba      	ldr	r2, [r7, #8]
 800396a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	68fa      	ldr	r2, [r7, #12]
 8003970:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003972:	68ba      	ldr	r2, [r7, #8]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	429a      	cmp	r2, r3
 8003978:	d812      	bhi.n	80039a0 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	1ad2      	subs	r2, r2, r3
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	699b      	ldr	r3, [r3, #24]
 8003984:	429a      	cmp	r2, r3
 8003986:	d302      	bcc.n	800398e <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003988:	2301      	movs	r3, #1
 800398a:	617b      	str	r3, [r7, #20]
 800398c:	e01b      	b.n	80039c6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800398e:	4b10      	ldr	r3, [pc, #64]	; (80039d0 <prvInsertTimerInActiveList+0x7c>)
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	3304      	adds	r3, #4
 8003996:	4619      	mov	r1, r3
 8003998:	4610      	mov	r0, r2
 800399a:	f7fe fbe0 	bl	800215e <vListInsert>
 800399e:	e012      	b.n	80039c6 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d206      	bcs.n	80039b6 <prvInsertTimerInActiveList+0x62>
 80039a8:	68ba      	ldr	r2, [r7, #8]
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d302      	bcc.n	80039b6 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80039b0:	2301      	movs	r3, #1
 80039b2:	617b      	str	r3, [r7, #20]
 80039b4:	e007      	b.n	80039c6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80039b6:	4b07      	ldr	r3, [pc, #28]	; (80039d4 <prvInsertTimerInActiveList+0x80>)
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	3304      	adds	r3, #4
 80039be:	4619      	mov	r1, r3
 80039c0:	4610      	mov	r0, r2
 80039c2:	f7fe fbcc 	bl	800215e <vListInsert>
            }
        }

        return xProcessTimerNow;
 80039c6:	697b      	ldr	r3, [r7, #20]
    }
 80039c8:	4618      	mov	r0, r3
 80039ca:	3718      	adds	r7, #24
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	20000238 	.word	0x20000238
 80039d4:	20000234 	.word	0x20000234

080039d8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80039d8:	b580      	push	{r7, lr}
 80039da:	b088      	sub	sp, #32
 80039dc:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80039de:	e0a6      	b.n	8003b2e <prvProcessReceivedCommands+0x156>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	f2c0 80a2 	blt.w	8003b2c <prvProcessReceivedCommands+0x154>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	695b      	ldr	r3, [r3, #20]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d004      	beq.n	80039fe <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	3304      	adds	r3, #4
 80039f8:	4618      	mov	r0, r3
 80039fa:	f7fe fbe9 	bl	80021d0 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80039fe:	1d3b      	adds	r3, r7, #4
 8003a00:	4618      	mov	r0, r3
 8003a02:	f7ff ff87 	bl	8003914 <prvSampleTimeNow>
 8003a06:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	3b01      	subs	r3, #1
 8003a0c:	2b08      	cmp	r3, #8
 8003a0e:	f200 808e 	bhi.w	8003b2e <prvProcessReceivedCommands+0x156>
 8003a12:	a201      	add	r2, pc, #4	; (adr r2, 8003a18 <prvProcessReceivedCommands+0x40>)
 8003a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a18:	08003a3d 	.word	0x08003a3d
 8003a1c:	08003a3d 	.word	0x08003a3d
 8003a20:	08003aa5 	.word	0x08003aa5
 8003a24:	08003ab9 	.word	0x08003ab9
 8003a28:	08003b03 	.word	0x08003b03
 8003a2c:	08003a3d 	.word	0x08003a3d
 8003a30:	08003a3d 	.word	0x08003a3d
 8003a34:	08003aa5 	.word	0x08003aa5
 8003a38:	08003ab9 	.word	0x08003ab9
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003a3c:	69fb      	ldr	r3, [r7, #28]
 8003a3e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a42:	f043 0301 	orr.w	r3, r3, #1
 8003a46:	b2da      	uxtb	r2, r3
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003a4e:	68fa      	ldr	r2, [r7, #12]
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	699b      	ldr	r3, [r3, #24]
 8003a54:	18d1      	adds	r1, r2, r3
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	69ba      	ldr	r2, [r7, #24]
 8003a5a:	69f8      	ldr	r0, [r7, #28]
 8003a5c:	f7ff ff7a 	bl	8003954 <prvInsertTimerInActiveList>
 8003a60:	4603      	mov	r3, r0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d063      	beq.n	8003b2e <prvProcessReceivedCommands+0x156>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a6c:	f003 0304 	and.w	r3, r3, #4
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d009      	beq.n	8003a88 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8003a74:	68fa      	ldr	r2, [r7, #12]
 8003a76:	69fb      	ldr	r3, [r7, #28]
 8003a78:	699b      	ldr	r3, [r3, #24]
 8003a7a:	4413      	add	r3, r2
 8003a7c:	69ba      	ldr	r2, [r7, #24]
 8003a7e:	4619      	mov	r1, r3
 8003a80:	69f8      	ldr	r0, [r7, #28]
 8003a82:	f7ff fe71 	bl	8003768 <prvReloadTimer>
 8003a86:	e008      	b.n	8003a9a <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a8e:	f023 0301 	bic.w	r3, r3, #1
 8003a92:	b2da      	uxtb	r2, r3
 8003a94:	69fb      	ldr	r3, [r7, #28]
 8003a96:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003a9a:	69fb      	ldr	r3, [r7, #28]
 8003a9c:	6a1b      	ldr	r3, [r3, #32]
 8003a9e:	69f8      	ldr	r0, [r7, #28]
 8003aa0:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8003aa2:	e044      	b.n	8003b2e <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003aaa:	f023 0301 	bic.w	r3, r3, #1
 8003aae:	b2da      	uxtb	r2, r3
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8003ab6:	e03a      	b.n	8003b2e <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003abe:	f043 0301 	orr.w	r3, r3, #1
 8003ac2:	b2da      	uxtb	r2, r3
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003aca:	68fa      	ldr	r2, [r7, #12]
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	699b      	ldr	r3, [r3, #24]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d10a      	bne.n	8003aee <prvProcessReceivedCommands+0x116>
        __asm volatile
 8003ad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003adc:	f383 8811 	msr	BASEPRI, r3
 8003ae0:	f3bf 8f6f 	isb	sy
 8003ae4:	f3bf 8f4f 	dsb	sy
 8003ae8:	617b      	str	r3, [r7, #20]
    }
 8003aea:	bf00      	nop
 8003aec:	e7fe      	b.n	8003aec <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	699a      	ldr	r2, [r3, #24]
 8003af2:	69bb      	ldr	r3, [r7, #24]
 8003af4:	18d1      	adds	r1, r2, r3
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	69ba      	ldr	r2, [r7, #24]
 8003afa:	69f8      	ldr	r0, [r7, #28]
 8003afc:	f7ff ff2a 	bl	8003954 <prvInsertTimerInActiveList>
                        break;
 8003b00:	e015      	b.n	8003b2e <prvProcessReceivedCommands+0x156>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b08:	f003 0302 	and.w	r3, r3, #2
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d103      	bne.n	8003b18 <prvProcessReceivedCommands+0x140>
                                {
                                    vPortFree( pxTimer );
 8003b10:	69f8      	ldr	r0, [r7, #28]
 8003b12:	f000 fc33 	bl	800437c <vPortFree>
 8003b16:	e00a      	b.n	8003b2e <prvProcessReceivedCommands+0x156>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b1e:	f023 0301 	bic.w	r3, r3, #1
 8003b22:	b2da      	uxtb	r2, r3
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003b2a:	e000      	b.n	8003b2e <prvProcessReceivedCommands+0x156>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8003b2c:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003b2e:	4b08      	ldr	r3, [pc, #32]	; (8003b50 <prvProcessReceivedCommands+0x178>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f107 0108 	add.w	r1, r7, #8
 8003b36:	2200      	movs	r2, #0
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f7fe fc6d 	bl	8002418 <xQueueReceive>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	f47f af4d 	bne.w	80039e0 <prvProcessReceivedCommands+0x8>
        }
    }
 8003b46:	bf00      	nop
 8003b48:	bf00      	nop
 8003b4a:	3720      	adds	r7, #32
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}
 8003b50:	2000023c 	.word	0x2000023c

08003b54 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b082      	sub	sp, #8
 8003b58:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003b5a:	e009      	b.n	8003b70 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003b5c:	4b0e      	ldr	r3, [pc, #56]	; (8003b98 <prvSwitchTimerLists+0x44>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8003b66:	f04f 31ff 	mov.w	r1, #4294967295
 8003b6a:	6838      	ldr	r0, [r7, #0]
 8003b6c:	f7ff fe1e 	bl	80037ac <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003b70:	4b09      	ldr	r3, [pc, #36]	; (8003b98 <prvSwitchTimerLists+0x44>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d1f0      	bne.n	8003b5c <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8003b7a:	4b07      	ldr	r3, [pc, #28]	; (8003b98 <prvSwitchTimerLists+0x44>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8003b80:	4b06      	ldr	r3, [pc, #24]	; (8003b9c <prvSwitchTimerLists+0x48>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a04      	ldr	r2, [pc, #16]	; (8003b98 <prvSwitchTimerLists+0x44>)
 8003b86:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003b88:	4a04      	ldr	r2, [pc, #16]	; (8003b9c <prvSwitchTimerLists+0x48>)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6013      	str	r3, [r2, #0]
    }
 8003b8e:	bf00      	nop
 8003b90:	3708      	adds	r7, #8
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	20000234 	.word	0x20000234
 8003b9c:	20000238 	.word	0x20000238

08003ba0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003ba4:	f000 f9de 	bl	8003f64 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003ba8:	4b12      	ldr	r3, [pc, #72]	; (8003bf4 <prvCheckForValidListAndQueue+0x54>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d11d      	bne.n	8003bec <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003bb0:	4811      	ldr	r0, [pc, #68]	; (8003bf8 <prvCheckForValidListAndQueue+0x58>)
 8003bb2:	f7fe faa7 	bl	8002104 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003bb6:	4811      	ldr	r0, [pc, #68]	; (8003bfc <prvCheckForValidListAndQueue+0x5c>)
 8003bb8:	f7fe faa4 	bl	8002104 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003bbc:	4b10      	ldr	r3, [pc, #64]	; (8003c00 <prvCheckForValidListAndQueue+0x60>)
 8003bbe:	4a0e      	ldr	r2, [pc, #56]	; (8003bf8 <prvCheckForValidListAndQueue+0x58>)
 8003bc0:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8003bc2:	4b10      	ldr	r3, [pc, #64]	; (8003c04 <prvCheckForValidListAndQueue+0x64>)
 8003bc4:	4a0d      	ldr	r2, [pc, #52]	; (8003bfc <prvCheckForValidListAndQueue+0x5c>)
 8003bc6:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003bc8:	2200      	movs	r2, #0
 8003bca:	210c      	movs	r1, #12
 8003bcc:	200a      	movs	r0, #10
 8003bce:	f7fe fbab 	bl	8002328 <xQueueGenericCreate>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	4a07      	ldr	r2, [pc, #28]	; (8003bf4 <prvCheckForValidListAndQueue+0x54>)
 8003bd6:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8003bd8:	4b06      	ldr	r3, [pc, #24]	; (8003bf4 <prvCheckForValidListAndQueue+0x54>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d005      	beq.n	8003bec <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003be0:	4b04      	ldr	r3, [pc, #16]	; (8003bf4 <prvCheckForValidListAndQueue+0x54>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4908      	ldr	r1, [pc, #32]	; (8003c08 <prvCheckForValidListAndQueue+0x68>)
 8003be6:	4618      	mov	r0, r3
 8003be8:	f7fe fdaa 	bl	8002740 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003bec:	f000 f9ea 	bl	8003fc4 <vPortExitCritical>
    }
 8003bf0:	bf00      	nop
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	2000023c 	.word	0x2000023c
 8003bf8:	2000020c 	.word	0x2000020c
 8003bfc:	20000220 	.word	0x20000220
 8003c00:	20000234 	.word	0x20000234
 8003c04:	20000238 	.word	0x20000238
 8003c08:	08007130 	.word	0x08007130

08003c0c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b085      	sub	sp, #20
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	60b9      	str	r1, [r7, #8]
 8003c16:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	3b04      	subs	r3, #4
 8003c1c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003c24:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	3b04      	subs	r3, #4
 8003c2a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	f023 0201 	bic.w	r2, r3, #1
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	3b04      	subs	r3, #4
 8003c3a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8003c3c:	4a0c      	ldr	r2, [pc, #48]	; (8003c70 <pxPortInitialiseStack+0x64>)
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	3b14      	subs	r3, #20
 8003c46:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8003c48:	687a      	ldr	r2, [r7, #4]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	3b04      	subs	r3, #4
 8003c52:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f06f 0202 	mvn.w	r2, #2
 8003c5a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	3b20      	subs	r3, #32
 8003c60:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8003c62:	68fb      	ldr	r3, [r7, #12]
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3714      	adds	r7, #20
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr
 8003c70:	08003c75 	.word	0x08003c75

08003c74 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003c74:	b480      	push	{r7}
 8003c76:	b085      	sub	sp, #20
 8003c78:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8003c7e:	4b12      	ldr	r3, [pc, #72]	; (8003cc8 <prvTaskExitError+0x54>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c86:	d00a      	beq.n	8003c9e <prvTaskExitError+0x2a>
        __asm volatile
 8003c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c8c:	f383 8811 	msr	BASEPRI, r3
 8003c90:	f3bf 8f6f 	isb	sy
 8003c94:	f3bf 8f4f 	dsb	sy
 8003c98:	60fb      	str	r3, [r7, #12]
    }
 8003c9a:	bf00      	nop
 8003c9c:	e7fe      	b.n	8003c9c <prvTaskExitError+0x28>
        __asm volatile
 8003c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ca2:	f383 8811 	msr	BASEPRI, r3
 8003ca6:	f3bf 8f6f 	isb	sy
 8003caa:	f3bf 8f4f 	dsb	sy
 8003cae:	60bb      	str	r3, [r7, #8]
    }
 8003cb0:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8003cb2:	bf00      	nop
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d0fc      	beq.n	8003cb4 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003cba:	bf00      	nop
 8003cbc:	bf00      	nop
 8003cbe:	3714      	adds	r7, #20
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr
 8003cc8:	20000010 	.word	0x20000010
 8003ccc:	00000000 	.word	0x00000000

08003cd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003cd0:	4b07      	ldr	r3, [pc, #28]	; (8003cf0 <pxCurrentTCBConst2>)
 8003cd2:	6819      	ldr	r1, [r3, #0]
 8003cd4:	6808      	ldr	r0, [r1, #0]
 8003cd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cda:	f380 8809 	msr	PSP, r0
 8003cde:	f3bf 8f6f 	isb	sy
 8003ce2:	f04f 0000 	mov.w	r0, #0
 8003ce6:	f380 8811 	msr	BASEPRI, r0
 8003cea:	4770      	bx	lr
 8003cec:	f3af 8000 	nop.w

08003cf0 <pxCurrentTCBConst2>:
 8003cf0:	20000120 	.word	0x20000120
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003cf4:	bf00      	nop
 8003cf6:	bf00      	nop

08003cf8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003cf8:	4808      	ldr	r0, [pc, #32]	; (8003d1c <prvPortStartFirstTask+0x24>)
 8003cfa:	6800      	ldr	r0, [r0, #0]
 8003cfc:	6800      	ldr	r0, [r0, #0]
 8003cfe:	f380 8808 	msr	MSP, r0
 8003d02:	f04f 0000 	mov.w	r0, #0
 8003d06:	f380 8814 	msr	CONTROL, r0
 8003d0a:	b662      	cpsie	i
 8003d0c:	b661      	cpsie	f
 8003d0e:	f3bf 8f4f 	dsb	sy
 8003d12:	f3bf 8f6f 	isb	sy
 8003d16:	df00      	svc	0
 8003d18:	bf00      	nop
 8003d1a:	0000      	.short	0x0000
 8003d1c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8003d20:	bf00      	nop
 8003d22:	bf00      	nop

08003d24 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b086      	sub	sp, #24
 8003d28:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003d2a:	4b46      	ldr	r3, [pc, #280]	; (8003e44 <xPortStartScheduler+0x120>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a46      	ldr	r2, [pc, #280]	; (8003e48 <xPortStartScheduler+0x124>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d10a      	bne.n	8003d4a <xPortStartScheduler+0x26>
        __asm volatile
 8003d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d38:	f383 8811 	msr	BASEPRI, r3
 8003d3c:	f3bf 8f6f 	isb	sy
 8003d40:	f3bf 8f4f 	dsb	sy
 8003d44:	613b      	str	r3, [r7, #16]
    }
 8003d46:	bf00      	nop
 8003d48:	e7fe      	b.n	8003d48 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003d4a:	4b3e      	ldr	r3, [pc, #248]	; (8003e44 <xPortStartScheduler+0x120>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a3f      	ldr	r2, [pc, #252]	; (8003e4c <xPortStartScheduler+0x128>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d10a      	bne.n	8003d6a <xPortStartScheduler+0x46>
        __asm volatile
 8003d54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d58:	f383 8811 	msr	BASEPRI, r3
 8003d5c:	f3bf 8f6f 	isb	sy
 8003d60:	f3bf 8f4f 	dsb	sy
 8003d64:	60fb      	str	r3, [r7, #12]
    }
 8003d66:	bf00      	nop
 8003d68:	e7fe      	b.n	8003d68 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003d6a:	4b39      	ldr	r3, [pc, #228]	; (8003e50 <xPortStartScheduler+0x12c>)
 8003d6c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	22ff      	movs	r2, #255	; 0xff
 8003d7a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	781b      	ldrb	r3, [r3, #0]
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003d84:	78fb      	ldrb	r3, [r7, #3]
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003d8c:	b2da      	uxtb	r2, r3
 8003d8e:	4b31      	ldr	r3, [pc, #196]	; (8003e54 <xPortStartScheduler+0x130>)
 8003d90:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003d92:	4b31      	ldr	r3, [pc, #196]	; (8003e58 <xPortStartScheduler+0x134>)
 8003d94:	2207      	movs	r2, #7
 8003d96:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003d98:	e009      	b.n	8003dae <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8003d9a:	4b2f      	ldr	r3, [pc, #188]	; (8003e58 <xPortStartScheduler+0x134>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	4a2d      	ldr	r2, [pc, #180]	; (8003e58 <xPortStartScheduler+0x134>)
 8003da2:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003da4:	78fb      	ldrb	r3, [r7, #3]
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	005b      	lsls	r3, r3, #1
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003dae:	78fb      	ldrb	r3, [r7, #3]
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003db6:	2b80      	cmp	r3, #128	; 0x80
 8003db8:	d0ef      	beq.n	8003d9a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003dba:	4b27      	ldr	r3, [pc, #156]	; (8003e58 <xPortStartScheduler+0x134>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f1c3 0307 	rsb	r3, r3, #7
 8003dc2:	2b04      	cmp	r3, #4
 8003dc4:	d00a      	beq.n	8003ddc <xPortStartScheduler+0xb8>
        __asm volatile
 8003dc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dca:	f383 8811 	msr	BASEPRI, r3
 8003dce:	f3bf 8f6f 	isb	sy
 8003dd2:	f3bf 8f4f 	dsb	sy
 8003dd6:	60bb      	str	r3, [r7, #8]
    }
 8003dd8:	bf00      	nop
 8003dda:	e7fe      	b.n	8003dda <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003ddc:	4b1e      	ldr	r3, [pc, #120]	; (8003e58 <xPortStartScheduler+0x134>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	021b      	lsls	r3, r3, #8
 8003de2:	4a1d      	ldr	r2, [pc, #116]	; (8003e58 <xPortStartScheduler+0x134>)
 8003de4:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003de6:	4b1c      	ldr	r3, [pc, #112]	; (8003e58 <xPortStartScheduler+0x134>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003dee:	4a1a      	ldr	r2, [pc, #104]	; (8003e58 <xPortStartScheduler+0x134>)
 8003df0:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	b2da      	uxtb	r2, r3
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	701a      	strb	r2, [r3, #0]
        }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8003dfa:	4b18      	ldr	r3, [pc, #96]	; (8003e5c <xPortStartScheduler+0x138>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a17      	ldr	r2, [pc, #92]	; (8003e5c <xPortStartScheduler+0x138>)
 8003e00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e04:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8003e06:	4b15      	ldr	r3, [pc, #84]	; (8003e5c <xPortStartScheduler+0x138>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a14      	ldr	r2, [pc, #80]	; (8003e5c <xPortStartScheduler+0x138>)
 8003e0c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003e10:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003e12:	f000 f963 	bl	80040dc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8003e16:	4b12      	ldr	r3, [pc, #72]	; (8003e60 <xPortStartScheduler+0x13c>)
 8003e18:	2200      	movs	r2, #0
 8003e1a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8003e1c:	f000 f982 	bl	8004124 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003e20:	4b10      	ldr	r3, [pc, #64]	; (8003e64 <xPortStartScheduler+0x140>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a0f      	ldr	r2, [pc, #60]	; (8003e64 <xPortStartScheduler+0x140>)
 8003e26:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003e2a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8003e2c:	f7ff ff64 	bl	8003cf8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003e30:	f7ff f918 	bl	8003064 <vTaskSwitchContext>
    prvTaskExitError();
 8003e34:	f7ff ff1e 	bl	8003c74 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3718      	adds	r7, #24
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
 8003e42:	bf00      	nop
 8003e44:	e000ed00 	.word	0xe000ed00
 8003e48:	410fc271 	.word	0x410fc271
 8003e4c:	410fc270 	.word	0x410fc270
 8003e50:	e000e400 	.word	0xe000e400
 8003e54:	20000248 	.word	0x20000248
 8003e58:	2000024c 	.word	0x2000024c
 8003e5c:	e000ed20 	.word	0xe000ed20
 8003e60:	20000010 	.word	0x20000010
 8003e64:	e000ef34 	.word	0xe000ef34

08003e68 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b087      	sub	sp, #28
 8003e6c:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003e6e:	4b37      	ldr	r3, [pc, #220]	; (8003f4c <vInitPrioGroupValue+0xe4>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a37      	ldr	r2, [pc, #220]	; (8003f50 <vInitPrioGroupValue+0xe8>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d10a      	bne.n	8003e8e <vInitPrioGroupValue+0x26>
        __asm volatile
 8003e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e7c:	f383 8811 	msr	BASEPRI, r3
 8003e80:	f3bf 8f6f 	isb	sy
 8003e84:	f3bf 8f4f 	dsb	sy
 8003e88:	613b      	str	r3, [r7, #16]
    }
 8003e8a:	bf00      	nop
 8003e8c:	e7fe      	b.n	8003e8c <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003e8e:	4b2f      	ldr	r3, [pc, #188]	; (8003f4c <vInitPrioGroupValue+0xe4>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a30      	ldr	r2, [pc, #192]	; (8003f54 <vInitPrioGroupValue+0xec>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d10a      	bne.n	8003eae <vInitPrioGroupValue+0x46>
        __asm volatile
 8003e98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e9c:	f383 8811 	msr	BASEPRI, r3
 8003ea0:	f3bf 8f6f 	isb	sy
 8003ea4:	f3bf 8f4f 	dsb	sy
 8003ea8:	60fb      	str	r3, [r7, #12]
    }
 8003eaa:	bf00      	nop
 8003eac:	e7fe      	b.n	8003eac <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003eae:	4b2a      	ldr	r3, [pc, #168]	; (8003f58 <vInitPrioGroupValue+0xf0>)
 8003eb0:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	22ff      	movs	r2, #255	; 0xff
 8003ebe:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003ec8:	78fb      	ldrb	r3, [r7, #3]
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003ed0:	b2da      	uxtb	r2, r3
 8003ed2:	4b22      	ldr	r3, [pc, #136]	; (8003f5c <vInitPrioGroupValue+0xf4>)
 8003ed4:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003ed6:	4b22      	ldr	r3, [pc, #136]	; (8003f60 <vInitPrioGroupValue+0xf8>)
 8003ed8:	2207      	movs	r2, #7
 8003eda:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003edc:	e009      	b.n	8003ef2 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8003ede:	4b20      	ldr	r3, [pc, #128]	; (8003f60 <vInitPrioGroupValue+0xf8>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	3b01      	subs	r3, #1
 8003ee4:	4a1e      	ldr	r2, [pc, #120]	; (8003f60 <vInitPrioGroupValue+0xf8>)
 8003ee6:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003ee8:	78fb      	ldrb	r3, [r7, #3]
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	005b      	lsls	r3, r3, #1
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003ef2:	78fb      	ldrb	r3, [r7, #3]
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003efa:	2b80      	cmp	r3, #128	; 0x80
 8003efc:	d0ef      	beq.n	8003ede <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003efe:	4b18      	ldr	r3, [pc, #96]	; (8003f60 <vInitPrioGroupValue+0xf8>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f1c3 0307 	rsb	r3, r3, #7
 8003f06:	2b04      	cmp	r3, #4
 8003f08:	d00a      	beq.n	8003f20 <vInitPrioGroupValue+0xb8>
        __asm volatile
 8003f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f0e:	f383 8811 	msr	BASEPRI, r3
 8003f12:	f3bf 8f6f 	isb	sy
 8003f16:	f3bf 8f4f 	dsb	sy
 8003f1a:	60bb      	str	r3, [r7, #8]
    }
 8003f1c:	bf00      	nop
 8003f1e:	e7fe      	b.n	8003f1e <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003f20:	4b0f      	ldr	r3, [pc, #60]	; (8003f60 <vInitPrioGroupValue+0xf8>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	021b      	lsls	r3, r3, #8
 8003f26:	4a0e      	ldr	r2, [pc, #56]	; (8003f60 <vInitPrioGroupValue+0xf8>)
 8003f28:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003f2a:	4b0d      	ldr	r3, [pc, #52]	; (8003f60 <vInitPrioGroupValue+0xf8>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003f32:	4a0b      	ldr	r2, [pc, #44]	; (8003f60 <vInitPrioGroupValue+0xf8>)
 8003f34:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	b2da      	uxtb	r2, r3
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8003f3e:	bf00      	nop
 8003f40:	371c      	adds	r7, #28
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
 8003f4a:	bf00      	nop
 8003f4c:	e000ed00 	.word	0xe000ed00
 8003f50:	410fc271 	.word	0x410fc271
 8003f54:	410fc270 	.word	0x410fc270
 8003f58:	e000e400 	.word	0xe000e400
 8003f5c:	20000248 	.word	0x20000248
 8003f60:	2000024c 	.word	0x2000024c

08003f64 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
        __asm volatile
 8003f6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f6e:	f383 8811 	msr	BASEPRI, r3
 8003f72:	f3bf 8f6f 	isb	sy
 8003f76:	f3bf 8f4f 	dsb	sy
 8003f7a:	607b      	str	r3, [r7, #4]
    }
 8003f7c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8003f7e:	4b0f      	ldr	r3, [pc, #60]	; (8003fbc <vPortEnterCritical+0x58>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	3301      	adds	r3, #1
 8003f84:	4a0d      	ldr	r2, [pc, #52]	; (8003fbc <vPortEnterCritical+0x58>)
 8003f86:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8003f88:	4b0c      	ldr	r3, [pc, #48]	; (8003fbc <vPortEnterCritical+0x58>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d10f      	bne.n	8003fb0 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003f90:	4b0b      	ldr	r3, [pc, #44]	; (8003fc0 <vPortEnterCritical+0x5c>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d00a      	beq.n	8003fb0 <vPortEnterCritical+0x4c>
        __asm volatile
 8003f9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f9e:	f383 8811 	msr	BASEPRI, r3
 8003fa2:	f3bf 8f6f 	isb	sy
 8003fa6:	f3bf 8f4f 	dsb	sy
 8003faa:	603b      	str	r3, [r7, #0]
    }
 8003fac:	bf00      	nop
 8003fae:	e7fe      	b.n	8003fae <vPortEnterCritical+0x4a>
    }
}
 8003fb0:	bf00      	nop
 8003fb2:	370c      	adds	r7, #12
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr
 8003fbc:	20000010 	.word	0x20000010
 8003fc0:	e000ed04 	.word	0xe000ed04

08003fc4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8003fca:	4b12      	ldr	r3, [pc, #72]	; (8004014 <vPortExitCritical+0x50>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d10a      	bne.n	8003fe8 <vPortExitCritical+0x24>
        __asm volatile
 8003fd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fd6:	f383 8811 	msr	BASEPRI, r3
 8003fda:	f3bf 8f6f 	isb	sy
 8003fde:	f3bf 8f4f 	dsb	sy
 8003fe2:	607b      	str	r3, [r7, #4]
    }
 8003fe4:	bf00      	nop
 8003fe6:	e7fe      	b.n	8003fe6 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8003fe8:	4b0a      	ldr	r3, [pc, #40]	; (8004014 <vPortExitCritical+0x50>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	3b01      	subs	r3, #1
 8003fee:	4a09      	ldr	r2, [pc, #36]	; (8004014 <vPortExitCritical+0x50>)
 8003ff0:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003ff2:	4b08      	ldr	r3, [pc, #32]	; (8004014 <vPortExitCritical+0x50>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d105      	bne.n	8004006 <vPortExitCritical+0x42>
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8004004:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8004006:	bf00      	nop
 8004008:	370c      	adds	r7, #12
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr
 8004012:	bf00      	nop
 8004014:	20000010 	.word	0x20000010
	...

08004020 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004020:	f3ef 8009 	mrs	r0, PSP
 8004024:	f3bf 8f6f 	isb	sy
 8004028:	4b15      	ldr	r3, [pc, #84]	; (8004080 <pxCurrentTCBConst>)
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	f01e 0f10 	tst.w	lr, #16
 8004030:	bf08      	it	eq
 8004032:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004036:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800403a:	6010      	str	r0, [r2, #0]
 800403c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004040:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004044:	f380 8811 	msr	BASEPRI, r0
 8004048:	f3bf 8f4f 	dsb	sy
 800404c:	f3bf 8f6f 	isb	sy
 8004050:	f7ff f808 	bl	8003064 <vTaskSwitchContext>
 8004054:	f04f 0000 	mov.w	r0, #0
 8004058:	f380 8811 	msr	BASEPRI, r0
 800405c:	bc09      	pop	{r0, r3}
 800405e:	6819      	ldr	r1, [r3, #0]
 8004060:	6808      	ldr	r0, [r1, #0]
 8004062:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004066:	f01e 0f10 	tst.w	lr, #16
 800406a:	bf08      	it	eq
 800406c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004070:	f380 8809 	msr	PSP, r0
 8004074:	f3bf 8f6f 	isb	sy
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	f3af 8000 	nop.w

08004080 <pxCurrentTCBConst>:
 8004080:	20000120 	.word	0x20000120
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8004084:	bf00      	nop
 8004086:	bf00      	nop

08004088 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b082      	sub	sp, #8
 800408c:	af00      	add	r7, sp, #0
        __asm volatile
 800408e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004092:	f383 8811 	msr	BASEPRI, r3
 8004096:	f3bf 8f6f 	isb	sy
 800409a:	f3bf 8f4f 	dsb	sy
 800409e:	607b      	str	r3, [r7, #4]
    }
 80040a0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 80040a2:	f002 f82b 	bl	80060fc <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80040a6:	f7fe fee5 	bl	8002e74 <xTaskIncrementTick>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d006      	beq.n	80040be <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 80040b0:	f002 f882 	bl	80061b8 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80040b4:	4b08      	ldr	r3, [pc, #32]	; (80040d8 <SysTick_Handler+0x50>)
 80040b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040ba:	601a      	str	r2, [r3, #0]
 80040bc:	e001      	b.n	80040c2 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 80040be:	f002 f85f 	bl	8006180 <SEGGER_SYSVIEW_RecordExitISR>
 80040c2:	2300      	movs	r3, #0
 80040c4:	603b      	str	r3, [r7, #0]
        __asm volatile
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	f383 8811 	msr	BASEPRI, r3
    }
 80040cc:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 80040ce:	bf00      	nop
 80040d0:	3708      	adds	r7, #8
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	bf00      	nop
 80040d8:	e000ed04 	.word	0xe000ed04

080040dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80040dc:	b480      	push	{r7}
 80040de:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80040e0:	4b0b      	ldr	r3, [pc, #44]	; (8004110 <vPortSetupTimerInterrupt+0x34>)
 80040e2:	2200      	movs	r2, #0
 80040e4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80040e6:	4b0b      	ldr	r3, [pc, #44]	; (8004114 <vPortSetupTimerInterrupt+0x38>)
 80040e8:	2200      	movs	r2, #0
 80040ea:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80040ec:	4b0a      	ldr	r3, [pc, #40]	; (8004118 <vPortSetupTimerInterrupt+0x3c>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a0a      	ldr	r2, [pc, #40]	; (800411c <vPortSetupTimerInterrupt+0x40>)
 80040f2:	fba2 2303 	umull	r2, r3, r2, r3
 80040f6:	099b      	lsrs	r3, r3, #6
 80040f8:	4a09      	ldr	r2, [pc, #36]	; (8004120 <vPortSetupTimerInterrupt+0x44>)
 80040fa:	3b01      	subs	r3, #1
 80040fc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80040fe:	4b04      	ldr	r3, [pc, #16]	; (8004110 <vPortSetupTimerInterrupt+0x34>)
 8004100:	2207      	movs	r2, #7
 8004102:	601a      	str	r2, [r3, #0]
}
 8004104:	bf00      	nop
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr
 800410e:	bf00      	nop
 8004110:	e000e010 	.word	0xe000e010
 8004114:	e000e018 	.word	0xe000e018
 8004118:	20000000 	.word	0x20000000
 800411c:	10624dd3 	.word	0x10624dd3
 8004120:	e000e014 	.word	0xe000e014

08004124 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004124:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004134 <vPortEnableVFP+0x10>
 8004128:	6801      	ldr	r1, [r0, #0]
 800412a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800412e:	6001      	str	r1, [r0, #0]
 8004130:	4770      	bx	lr
 8004132:	0000      	.short	0x0000
 8004134:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004138:	bf00      	nop
 800413a:	bf00      	nop

0800413c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800413c:	b480      	push	{r7}
 800413e:	b085      	sub	sp, #20
 8004140:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004142:	f3ef 8305 	mrs	r3, IPSR
 8004146:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2b0f      	cmp	r3, #15
 800414c:	d914      	bls.n	8004178 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800414e:	4a17      	ldr	r2, [pc, #92]	; (80041ac <vPortValidateInterruptPriority+0x70>)
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	4413      	add	r3, r2
 8004154:	781b      	ldrb	r3, [r3, #0]
 8004156:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004158:	4b15      	ldr	r3, [pc, #84]	; (80041b0 <vPortValidateInterruptPriority+0x74>)
 800415a:	781b      	ldrb	r3, [r3, #0]
 800415c:	7afa      	ldrb	r2, [r7, #11]
 800415e:	429a      	cmp	r2, r3
 8004160:	d20a      	bcs.n	8004178 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8004162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004166:	f383 8811 	msr	BASEPRI, r3
 800416a:	f3bf 8f6f 	isb	sy
 800416e:	f3bf 8f4f 	dsb	sy
 8004172:	607b      	str	r3, [r7, #4]
    }
 8004174:	bf00      	nop
 8004176:	e7fe      	b.n	8004176 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004178:	4b0e      	ldr	r3, [pc, #56]	; (80041b4 <vPortValidateInterruptPriority+0x78>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004180:	4b0d      	ldr	r3, [pc, #52]	; (80041b8 <vPortValidateInterruptPriority+0x7c>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	429a      	cmp	r2, r3
 8004186:	d90a      	bls.n	800419e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8004188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800418c:	f383 8811 	msr	BASEPRI, r3
 8004190:	f3bf 8f6f 	isb	sy
 8004194:	f3bf 8f4f 	dsb	sy
 8004198:	603b      	str	r3, [r7, #0]
    }
 800419a:	bf00      	nop
 800419c:	e7fe      	b.n	800419c <vPortValidateInterruptPriority+0x60>
    }
 800419e:	bf00      	nop
 80041a0:	3714      	adds	r7, #20
 80041a2:	46bd      	mov	sp, r7
 80041a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a8:	4770      	bx	lr
 80041aa:	bf00      	nop
 80041ac:	e000e3f0 	.word	0xe000e3f0
 80041b0:	20000248 	.word	0x20000248
 80041b4:	e000ed0c 	.word	0xe000ed0c
 80041b8:	2000024c 	.word	0x2000024c

080041bc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b08a      	sub	sp, #40	; 0x28
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80041c4:	2300      	movs	r3, #0
 80041c6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80041c8:	f7fe fd32 	bl	8002c30 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80041cc:	4b65      	ldr	r3, [pc, #404]	; (8004364 <pvPortMalloc+0x1a8>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d101      	bne.n	80041d8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80041d4:	f000 f934 	bl	8004440 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80041d8:	4b63      	ldr	r3, [pc, #396]	; (8004368 <pvPortMalloc+0x1ac>)
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	4013      	ands	r3, r2
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	f040 80a7 	bne.w	8004334 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) &&
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d02d      	beq.n	8004248 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80041ec:	2208      	movs	r2, #8
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) &&
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d227      	bcs.n	8004248 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 80041f8:	2208      	movs	r2, #8
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	4413      	add	r3, r2
 80041fe:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f003 0307 	and.w	r3, r3, #7
 8004206:	2b00      	cmp	r3, #0
 8004208:	d021      	beq.n	800424e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) )
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f023 0307 	bic.w	r3, r3, #7
 8004210:	3308      	adds	r3, #8
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	429a      	cmp	r2, r3
 8004216:	d214      	bcs.n	8004242 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f023 0307 	bic.w	r3, r3, #7
 800421e:	3308      	adds	r3, #8
 8004220:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f003 0307 	and.w	r3, r3, #7
 8004228:	2b00      	cmp	r3, #0
 800422a:	d010      	beq.n	800424e <pvPortMalloc+0x92>
        __asm volatile
 800422c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004230:	f383 8811 	msr	BASEPRI, r3
 8004234:	f3bf 8f6f 	isb	sy
 8004238:	f3bf 8f4f 	dsb	sy
 800423c:	617b      	str	r3, [r7, #20]
    }
 800423e:	bf00      	nop
 8004240:	e7fe      	b.n	8004240 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8004242:	2300      	movs	r3, #0
 8004244:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004246:	e002      	b.n	800424e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                xWantedSize = 0;
 8004248:	2300      	movs	r3, #0
 800424a:	607b      	str	r3, [r7, #4]
 800424c:	e000      	b.n	8004250 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800424e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d06e      	beq.n	8004334 <pvPortMalloc+0x178>
 8004256:	4b45      	ldr	r3, [pc, #276]	; (800436c <pvPortMalloc+0x1b0>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	429a      	cmp	r2, r3
 800425e:	d869      	bhi.n	8004334 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004260:	4b43      	ldr	r3, [pc, #268]	; (8004370 <pvPortMalloc+0x1b4>)
 8004262:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8004264:	4b42      	ldr	r3, [pc, #264]	; (8004370 <pvPortMalloc+0x1b4>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800426a:	e004      	b.n	8004276 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800426c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	429a      	cmp	r2, r3
 800427e:	d903      	bls.n	8004288 <pvPortMalloc+0xcc>
 8004280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d1f1      	bne.n	800426c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004288:	4b36      	ldr	r3, [pc, #216]	; (8004364 <pvPortMalloc+0x1a8>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800428e:	429a      	cmp	r2, r3
 8004290:	d050      	beq.n	8004334 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004292:	6a3b      	ldr	r3, [r7, #32]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	2208      	movs	r2, #8
 8004298:	4413      	add	r3, r2
 800429a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800429c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	6a3b      	ldr	r3, [r7, #32]
 80042a2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80042a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a6:	685a      	ldr	r2, [r3, #4]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	1ad2      	subs	r2, r2, r3
 80042ac:	2308      	movs	r3, #8
 80042ae:	005b      	lsls	r3, r3, #1
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d91f      	bls.n	80042f4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80042b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4413      	add	r3, r2
 80042ba:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80042bc:	69bb      	ldr	r3, [r7, #24]
 80042be:	f003 0307 	and.w	r3, r3, #7
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d00a      	beq.n	80042dc <pvPortMalloc+0x120>
        __asm volatile
 80042c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ca:	f383 8811 	msr	BASEPRI, r3
 80042ce:	f3bf 8f6f 	isb	sy
 80042d2:	f3bf 8f4f 	dsb	sy
 80042d6:	613b      	str	r3, [r7, #16]
    }
 80042d8:	bf00      	nop
 80042da:	e7fe      	b.n	80042da <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80042dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042de:	685a      	ldr	r2, [r3, #4]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	1ad2      	subs	r2, r2, r3
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80042e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80042ee:	69b8      	ldr	r0, [r7, #24]
 80042f0:	f000 f908 	bl	8004504 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80042f4:	4b1d      	ldr	r3, [pc, #116]	; (800436c <pvPortMalloc+0x1b0>)
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	4a1b      	ldr	r2, [pc, #108]	; (800436c <pvPortMalloc+0x1b0>)
 8004300:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004302:	4b1a      	ldr	r3, [pc, #104]	; (800436c <pvPortMalloc+0x1b0>)
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	4b1b      	ldr	r3, [pc, #108]	; (8004374 <pvPortMalloc+0x1b8>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	429a      	cmp	r2, r3
 800430c:	d203      	bcs.n	8004316 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800430e:	4b17      	ldr	r3, [pc, #92]	; (800436c <pvPortMalloc+0x1b0>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a18      	ldr	r2, [pc, #96]	; (8004374 <pvPortMalloc+0x1b8>)
 8004314:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004318:	685a      	ldr	r2, [r3, #4]
 800431a:	4b13      	ldr	r3, [pc, #76]	; (8004368 <pvPortMalloc+0x1ac>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	431a      	orrs	r2, r3
 8004320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004322:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004326:	2200      	movs	r2, #0
 8004328:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800432a:	4b13      	ldr	r3, [pc, #76]	; (8004378 <pvPortMalloc+0x1bc>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	3301      	adds	r3, #1
 8004330:	4a11      	ldr	r2, [pc, #68]	; (8004378 <pvPortMalloc+0x1bc>)
 8004332:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004334:	f7fe fc8a 	bl	8002c4c <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004338:	69fb      	ldr	r3, [r7, #28]
 800433a:	f003 0307 	and.w	r3, r3, #7
 800433e:	2b00      	cmp	r3, #0
 8004340:	d00a      	beq.n	8004358 <pvPortMalloc+0x19c>
        __asm volatile
 8004342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004346:	f383 8811 	msr	BASEPRI, r3
 800434a:	f3bf 8f6f 	isb	sy
 800434e:	f3bf 8f4f 	dsb	sy
 8004352:	60fb      	str	r3, [r7, #12]
    }
 8004354:	bf00      	nop
 8004356:	e7fe      	b.n	8004356 <pvPortMalloc+0x19a>
    return pvReturn;
 8004358:	69fb      	ldr	r3, [r7, #28]
}
 800435a:	4618      	mov	r0, r3
 800435c:	3728      	adds	r7, #40	; 0x28
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
 8004362:	bf00      	nop
 8004364:	20019258 	.word	0x20019258
 8004368:	2001926c 	.word	0x2001926c
 800436c:	2001925c 	.word	0x2001925c
 8004370:	20019250 	.word	0x20019250
 8004374:	20019260 	.word	0x20019260
 8004378:	20019264 	.word	0x20019264

0800437c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b086      	sub	sp, #24
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d04d      	beq.n	800442a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800438e:	2308      	movs	r3, #8
 8004390:	425b      	negs	r3, r3
 8004392:	697a      	ldr	r2, [r7, #20]
 8004394:	4413      	add	r3, r2
 8004396:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	685a      	ldr	r2, [r3, #4]
 80043a0:	4b24      	ldr	r3, [pc, #144]	; (8004434 <vPortFree+0xb8>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4013      	ands	r3, r2
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d10a      	bne.n	80043c0 <vPortFree+0x44>
        __asm volatile
 80043aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ae:	f383 8811 	msr	BASEPRI, r3
 80043b2:	f3bf 8f6f 	isb	sy
 80043b6:	f3bf 8f4f 	dsb	sy
 80043ba:	60fb      	str	r3, [r7, #12]
    }
 80043bc:	bf00      	nop
 80043be:	e7fe      	b.n	80043be <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d00a      	beq.n	80043de <vPortFree+0x62>
        __asm volatile
 80043c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043cc:	f383 8811 	msr	BASEPRI, r3
 80043d0:	f3bf 8f6f 	isb	sy
 80043d4:	f3bf 8f4f 	dsb	sy
 80043d8:	60bb      	str	r3, [r7, #8]
    }
 80043da:	bf00      	nop
 80043dc:	e7fe      	b.n	80043dc <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	685a      	ldr	r2, [r3, #4]
 80043e2:	4b14      	ldr	r3, [pc, #80]	; (8004434 <vPortFree+0xb8>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4013      	ands	r3, r2
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d01e      	beq.n	800442a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d11a      	bne.n	800442a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80043f4:	693b      	ldr	r3, [r7, #16]
 80043f6:	685a      	ldr	r2, [r3, #4]
 80043f8:	4b0e      	ldr	r3, [pc, #56]	; (8004434 <vPortFree+0xb8>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	43db      	mvns	r3, r3
 80043fe:	401a      	ands	r2, r3
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004404:	f7fe fc14 	bl	8002c30 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	685a      	ldr	r2, [r3, #4]
 800440c:	4b0a      	ldr	r3, [pc, #40]	; (8004438 <vPortFree+0xbc>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4413      	add	r3, r2
 8004412:	4a09      	ldr	r2, [pc, #36]	; (8004438 <vPortFree+0xbc>)
 8004414:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004416:	6938      	ldr	r0, [r7, #16]
 8004418:	f000 f874 	bl	8004504 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800441c:	4b07      	ldr	r3, [pc, #28]	; (800443c <vPortFree+0xc0>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	3301      	adds	r3, #1
 8004422:	4a06      	ldr	r2, [pc, #24]	; (800443c <vPortFree+0xc0>)
 8004424:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004426:	f7fe fc11 	bl	8002c4c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800442a:	bf00      	nop
 800442c:	3718      	adds	r7, #24
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
 8004432:	bf00      	nop
 8004434:	2001926c 	.word	0x2001926c
 8004438:	2001925c 	.word	0x2001925c
 800443c:	20019268 	.word	0x20019268

08004440 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004440:	b480      	push	{r7}
 8004442:	b085      	sub	sp, #20
 8004444:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004446:	f44f 33c8 	mov.w	r3, #102400	; 0x19000
 800444a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800444c:	4b27      	ldr	r3, [pc, #156]	; (80044ec <prvHeapInit+0xac>)
 800444e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f003 0307 	and.w	r3, r3, #7
 8004456:	2b00      	cmp	r3, #0
 8004458:	d00c      	beq.n	8004474 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	3307      	adds	r3, #7
 800445e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f023 0307 	bic.w	r3, r3, #7
 8004466:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004468:	68ba      	ldr	r2, [r7, #8]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	4a1f      	ldr	r2, [pc, #124]	; (80044ec <prvHeapInit+0xac>)
 8004470:	4413      	add	r3, r2
 8004472:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004478:	4a1d      	ldr	r2, [pc, #116]	; (80044f0 <prvHeapInit+0xb0>)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800447e:	4b1c      	ldr	r3, [pc, #112]	; (80044f0 <prvHeapInit+0xb0>)
 8004480:	2200      	movs	r2, #0
 8004482:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	68ba      	ldr	r2, [r7, #8]
 8004488:	4413      	add	r3, r2
 800448a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800448c:	2208      	movs	r2, #8
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	1a9b      	subs	r3, r3, r2
 8004492:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f023 0307 	bic.w	r3, r3, #7
 800449a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	4a15      	ldr	r2, [pc, #84]	; (80044f4 <prvHeapInit+0xb4>)
 80044a0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80044a2:	4b14      	ldr	r3, [pc, #80]	; (80044f4 <prvHeapInit+0xb4>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	2200      	movs	r2, #0
 80044a8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80044aa:	4b12      	ldr	r3, [pc, #72]	; (80044f4 <prvHeapInit+0xb4>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	2200      	movs	r2, #0
 80044b0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	68fa      	ldr	r2, [r7, #12]
 80044ba:	1ad2      	subs	r2, r2, r3
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80044c0:	4b0c      	ldr	r3, [pc, #48]	; (80044f4 <prvHeapInit+0xb4>)
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	4a0a      	ldr	r2, [pc, #40]	; (80044f8 <prvHeapInit+0xb8>)
 80044ce:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	4a09      	ldr	r2, [pc, #36]	; (80044fc <prvHeapInit+0xbc>)
 80044d6:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80044d8:	4b09      	ldr	r3, [pc, #36]	; (8004500 <prvHeapInit+0xc0>)
 80044da:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80044de:	601a      	str	r2, [r3, #0]
}
 80044e0:	bf00      	nop
 80044e2:	3714      	adds	r7, #20
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr
 80044ec:	20000250 	.word	0x20000250
 80044f0:	20019250 	.word	0x20019250
 80044f4:	20019258 	.word	0x20019258
 80044f8:	20019260 	.word	0x20019260
 80044fc:	2001925c 	.word	0x2001925c
 8004500:	2001926c 	.word	0x2001926c

08004504 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004504:	b480      	push	{r7}
 8004506:	b085      	sub	sp, #20
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800450c:	4b28      	ldr	r3, [pc, #160]	; (80045b0 <prvInsertBlockIntoFreeList+0xac>)
 800450e:	60fb      	str	r3, [r7, #12]
 8004510:	e002      	b.n	8004518 <prvInsertBlockIntoFreeList+0x14>
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	60fb      	str	r3, [r7, #12]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	687a      	ldr	r2, [r7, #4]
 800451e:	429a      	cmp	r2, r3
 8004520:	d8f7      	bhi.n	8004512 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	68ba      	ldr	r2, [r7, #8]
 800452c:	4413      	add	r3, r2
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	429a      	cmp	r2, r3
 8004532:	d108      	bne.n	8004546 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	685a      	ldr	r2, [r3, #4]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	441a      	add	r2, r3
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	68ba      	ldr	r2, [r7, #8]
 8004550:	441a      	add	r2, r3
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	429a      	cmp	r2, r3
 8004558:	d118      	bne.n	800458c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	4b15      	ldr	r3, [pc, #84]	; (80045b4 <prvInsertBlockIntoFreeList+0xb0>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	429a      	cmp	r2, r3
 8004564:	d00d      	beq.n	8004582 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	685a      	ldr	r2, [r3, #4]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	441a      	add	r2, r3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	601a      	str	r2, [r3, #0]
 8004580:	e008      	b.n	8004594 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004582:	4b0c      	ldr	r3, [pc, #48]	; (80045b4 <prvInsertBlockIntoFreeList+0xb0>)
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	601a      	str	r2, [r3, #0]
 800458a:	e003      	b.n	8004594 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004594:	68fa      	ldr	r2, [r7, #12]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	429a      	cmp	r2, r3
 800459a:	d002      	beq.n	80045a2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	687a      	ldr	r2, [r7, #4]
 80045a0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80045a2:	bf00      	nop
 80045a4:	3714      	adds	r7, #20
 80045a6:	46bd      	mov	sp, r7
 80045a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ac:	4770      	bx	lr
 80045ae:	bf00      	nop
 80045b0:	20019250 	.word	0x20019250
 80045b4:	20019258 	.word	0x20019258

080045b8 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 80045b8:	b580      	push	{r7, lr}
 80045ba:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 80045bc:	4803      	ldr	r0, [pc, #12]	; (80045cc <_cbSendSystemDesc+0x14>)
 80045be:	f001 fd47 	bl	8006050 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 80045c2:	4803      	ldr	r0, [pc, #12]	; (80045d0 <_cbSendSystemDesc+0x18>)
 80045c4:	f001 fd44 	bl	8006050 <SEGGER_SYSVIEW_SendSysDesc>
}
 80045c8:	bf00      	nop
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	08007138 	.word	0x08007138
 80045d0:	0800717c 	.word	0x0800717c

080045d4 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 80045d4:	b580      	push	{r7, lr}
 80045d6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 80045d8:	4b06      	ldr	r3, [pc, #24]	; (80045f4 <SEGGER_SYSVIEW_Conf+0x20>)
 80045da:	6818      	ldr	r0, [r3, #0]
 80045dc:	4b05      	ldr	r3, [pc, #20]	; (80045f4 <SEGGER_SYSVIEW_Conf+0x20>)
 80045de:	6819      	ldr	r1, [r3, #0]
 80045e0:	4b05      	ldr	r3, [pc, #20]	; (80045f8 <SEGGER_SYSVIEW_Conf+0x24>)
 80045e2:	4a06      	ldr	r2, [pc, #24]	; (80045fc <SEGGER_SYSVIEW_Conf+0x28>)
 80045e4:	f001 f8b2 	bl	800574c <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 80045e8:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80045ec:	f001 f8f2 	bl	80057d4 <SEGGER_SYSVIEW_SetRAMBase>
}
 80045f0:	bf00      	nop
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	20000000 	.word	0x20000000
 80045f8:	080045b9 	.word	0x080045b9
 80045fc:	0800721c 	.word	0x0800721c

08004600 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8004600:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004602:	b085      	sub	sp, #20
 8004604:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8004606:	2300      	movs	r3, #0
 8004608:	607b      	str	r3, [r7, #4]
 800460a:	e033      	b.n	8004674 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800460c:	491e      	ldr	r1, [pc, #120]	; (8004688 <_cbSendTaskList+0x88>)
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	4613      	mov	r3, r2
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	4413      	add	r3, r2
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	440b      	add	r3, r1
 800461a:	6818      	ldr	r0, [r3, #0]
 800461c:	491a      	ldr	r1, [pc, #104]	; (8004688 <_cbSendTaskList+0x88>)
 800461e:	687a      	ldr	r2, [r7, #4]
 8004620:	4613      	mov	r3, r2
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	4413      	add	r3, r2
 8004626:	009b      	lsls	r3, r3, #2
 8004628:	440b      	add	r3, r1
 800462a:	3304      	adds	r3, #4
 800462c:	6819      	ldr	r1, [r3, #0]
 800462e:	4c16      	ldr	r4, [pc, #88]	; (8004688 <_cbSendTaskList+0x88>)
 8004630:	687a      	ldr	r2, [r7, #4]
 8004632:	4613      	mov	r3, r2
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	4413      	add	r3, r2
 8004638:	009b      	lsls	r3, r3, #2
 800463a:	4423      	add	r3, r4
 800463c:	3308      	adds	r3, #8
 800463e:	681c      	ldr	r4, [r3, #0]
 8004640:	4d11      	ldr	r5, [pc, #68]	; (8004688 <_cbSendTaskList+0x88>)
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	4613      	mov	r3, r2
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	4413      	add	r3, r2
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	442b      	add	r3, r5
 800464e:	330c      	adds	r3, #12
 8004650:	681d      	ldr	r5, [r3, #0]
 8004652:	4e0d      	ldr	r6, [pc, #52]	; (8004688 <_cbSendTaskList+0x88>)
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	4613      	mov	r3, r2
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	4413      	add	r3, r2
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	4433      	add	r3, r6
 8004660:	3310      	adds	r3, #16
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	9300      	str	r3, [sp, #0]
 8004666:	462b      	mov	r3, r5
 8004668:	4622      	mov	r2, r4
 800466a:	f000 f8bd 	bl	80047e8 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	3301      	adds	r3, #1
 8004672:	607b      	str	r3, [r7, #4]
 8004674:	4b05      	ldr	r3, [pc, #20]	; (800468c <_cbSendTaskList+0x8c>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	687a      	ldr	r2, [r7, #4]
 800467a:	429a      	cmp	r2, r3
 800467c:	d3c6      	bcc.n	800460c <_cbSendTaskList+0xc>
  }
}
 800467e:	bf00      	nop
 8004680:	bf00      	nop
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004688:	20019270 	.word	0x20019270
 800468c:	20019310 	.word	0x20019310

08004690 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8004690:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004694:	b082      	sub	sp, #8
 8004696:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8004698:	f7fe fbda 	bl	8002e50 <xTaskGetTickCountFromISR>
 800469c:	4603      	mov	r3, r0
 800469e:	2200      	movs	r2, #0
 80046a0:	469a      	mov	sl, r3
 80046a2:	4693      	mov	fp, r2
 80046a4:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 80046a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80046ac:	4602      	mov	r2, r0
 80046ae:	460b      	mov	r3, r1
 80046b0:	f04f 0a00 	mov.w	sl, #0
 80046b4:	f04f 0b00 	mov.w	fp, #0
 80046b8:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 80046bc:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 80046c0:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 80046c4:	4652      	mov	r2, sl
 80046c6:	465b      	mov	r3, fp
 80046c8:	1a14      	subs	r4, r2, r0
 80046ca:	eb63 0501 	sbc.w	r5, r3, r1
 80046ce:	f04f 0200 	mov.w	r2, #0
 80046d2:	f04f 0300 	mov.w	r3, #0
 80046d6:	00ab      	lsls	r3, r5, #2
 80046d8:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80046dc:	00a2      	lsls	r2, r4, #2
 80046de:	4614      	mov	r4, r2
 80046e0:	461d      	mov	r5, r3
 80046e2:	eb14 0800 	adds.w	r8, r4, r0
 80046e6:	eb45 0901 	adc.w	r9, r5, r1
 80046ea:	f04f 0200 	mov.w	r2, #0
 80046ee:	f04f 0300 	mov.w	r3, #0
 80046f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046fe:	4690      	mov	r8, r2
 8004700:	4699      	mov	r9, r3
 8004702:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8004706:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800470a:	4610      	mov	r0, r2
 800470c:	4619      	mov	r1, r3
 800470e:	3708      	adds	r7, #8
 8004710:	46bd      	mov	sp, r7
 8004712:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08004718 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8004718:	b580      	push	{r7, lr}
 800471a:	b086      	sub	sp, #24
 800471c:	af02      	add	r7, sp, #8
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	60b9      	str	r1, [r7, #8]
 8004722:	607a      	str	r2, [r7, #4]
 8004724:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8004726:	2205      	movs	r2, #5
 8004728:	492b      	ldr	r1, [pc, #172]	; (80047d8 <SYSVIEW_AddTask+0xc0>)
 800472a:	68b8      	ldr	r0, [r7, #8]
 800472c:	f002 f822 	bl	8006774 <memcmp>
 8004730:	4603      	mov	r3, r0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d04b      	beq.n	80047ce <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8004736:	4b29      	ldr	r3, [pc, #164]	; (80047dc <SYSVIEW_AddTask+0xc4>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	2b07      	cmp	r3, #7
 800473c:	d903      	bls.n	8004746 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800473e:	4828      	ldr	r0, [pc, #160]	; (80047e0 <SYSVIEW_AddTask+0xc8>)
 8004740:	f001 ff98 	bl	8006674 <SEGGER_SYSVIEW_Warn>
    return;
 8004744:	e044      	b.n	80047d0 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8004746:	4b25      	ldr	r3, [pc, #148]	; (80047dc <SYSVIEW_AddTask+0xc4>)
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	4926      	ldr	r1, [pc, #152]	; (80047e4 <SYSVIEW_AddTask+0xcc>)
 800474c:	4613      	mov	r3, r2
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	4413      	add	r3, r2
 8004752:	009b      	lsls	r3, r3, #2
 8004754:	440b      	add	r3, r1
 8004756:	68fa      	ldr	r2, [r7, #12]
 8004758:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800475a:	4b20      	ldr	r3, [pc, #128]	; (80047dc <SYSVIEW_AddTask+0xc4>)
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	4921      	ldr	r1, [pc, #132]	; (80047e4 <SYSVIEW_AddTask+0xcc>)
 8004760:	4613      	mov	r3, r2
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	4413      	add	r3, r2
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	440b      	add	r3, r1
 800476a:	3304      	adds	r3, #4
 800476c:	68ba      	ldr	r2, [r7, #8]
 800476e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8004770:	4b1a      	ldr	r3, [pc, #104]	; (80047dc <SYSVIEW_AddTask+0xc4>)
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	491b      	ldr	r1, [pc, #108]	; (80047e4 <SYSVIEW_AddTask+0xcc>)
 8004776:	4613      	mov	r3, r2
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	4413      	add	r3, r2
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	440b      	add	r3, r1
 8004780:	3308      	adds	r3, #8
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8004786:	4b15      	ldr	r3, [pc, #84]	; (80047dc <SYSVIEW_AddTask+0xc4>)
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	4916      	ldr	r1, [pc, #88]	; (80047e4 <SYSVIEW_AddTask+0xcc>)
 800478c:	4613      	mov	r3, r2
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	4413      	add	r3, r2
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	440b      	add	r3, r1
 8004796:	330c      	adds	r3, #12
 8004798:	683a      	ldr	r2, [r7, #0]
 800479a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800479c:	4b0f      	ldr	r3, [pc, #60]	; (80047dc <SYSVIEW_AddTask+0xc4>)
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	4910      	ldr	r1, [pc, #64]	; (80047e4 <SYSVIEW_AddTask+0xcc>)
 80047a2:	4613      	mov	r3, r2
 80047a4:	009b      	lsls	r3, r3, #2
 80047a6:	4413      	add	r3, r2
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	440b      	add	r3, r1
 80047ac:	3310      	adds	r3, #16
 80047ae:	69ba      	ldr	r2, [r7, #24]
 80047b0:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 80047b2:	4b0a      	ldr	r3, [pc, #40]	; (80047dc <SYSVIEW_AddTask+0xc4>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	3301      	adds	r3, #1
 80047b8:	4a08      	ldr	r2, [pc, #32]	; (80047dc <SYSVIEW_AddTask+0xc4>)
 80047ba:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 80047bc:	69bb      	ldr	r3, [r7, #24]
 80047be:	9300      	str	r3, [sp, #0]
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	68b9      	ldr	r1, [r7, #8]
 80047c6:	68f8      	ldr	r0, [r7, #12]
 80047c8:	f000 f80e 	bl	80047e8 <SYSVIEW_SendTaskInfo>
 80047cc:	e000      	b.n	80047d0 <SYSVIEW_AddTask+0xb8>
    return;
 80047ce:	bf00      	nop

}
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	0800718c 	.word	0x0800718c
 80047dc:	20019310 	.word	0x20019310
 80047e0:	08007194 	.word	0x08007194
 80047e4:	20019270 	.word	0x20019270

080047e8 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b08a      	sub	sp, #40	; 0x28
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	60f8      	str	r0, [r7, #12]
 80047f0:	60b9      	str	r1, [r7, #8]
 80047f2:	607a      	str	r2, [r7, #4]
 80047f4:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 80047f6:	f107 0314 	add.w	r3, r7, #20
 80047fa:	2214      	movs	r2, #20
 80047fc:	2100      	movs	r1, #0
 80047fe:	4618      	mov	r0, r3
 8004800:	f001 ffd6 	bl	80067b0 <memset>
  TaskInfo.TaskID     = TaskID;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8004814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004816:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8004818:	f107 0314 	add.w	r3, r7, #20
 800481c:	4618      	mov	r0, r3
 800481e:	f001 fb1f 	bl	8005e60 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8004822:	bf00      	nop
 8004824:	3728      	adds	r7, #40	; 0x28
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
	...

0800482c <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 800482c:	b480      	push	{r7}
 800482e:	b083      	sub	sp, #12
 8004830:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8004832:	4b24      	ldr	r3, [pc, #144]	; (80048c4 <_DoInit+0x98>)
 8004834:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2203      	movs	r2, #3
 800483a:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2203      	movs	r2, #3
 8004840:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a20      	ldr	r2, [pc, #128]	; (80048c8 <_DoInit+0x9c>)
 8004846:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	4a20      	ldr	r2, [pc, #128]	; (80048cc <_DoInit+0xa0>)
 800484c:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004854:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	4a17      	ldr	r2, [pc, #92]	; (80048c8 <_DoInit+0x9c>)
 800486c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4a17      	ldr	r2, [pc, #92]	; (80048d0 <_DoInit+0xa4>)
 8004872:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2210      	movs	r2, #16
 8004878:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2200      	movs	r2, #0
 800488a:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	3307      	adds	r3, #7
 8004890:	4a10      	ldr	r2, [pc, #64]	; (80048d4 <_DoInit+0xa8>)
 8004892:	6810      	ldr	r0, [r2, #0]
 8004894:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004896:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	4a0e      	ldr	r2, [pc, #56]	; (80048d8 <_DoInit+0xac>)
 800489e:	6810      	ldr	r0, [r2, #0]
 80048a0:	6018      	str	r0, [r3, #0]
 80048a2:	8891      	ldrh	r1, [r2, #4]
 80048a4:	7992      	ldrb	r2, [r2, #6]
 80048a6:	8099      	strh	r1, [r3, #4]
 80048a8:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80048aa:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2220      	movs	r2, #32
 80048b2:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80048b4:	f3bf 8f5f 	dmb	sy
}
 80048b8:	bf00      	nop
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr
 80048c4:	20019314 	.word	0x20019314
 80048c8:	080071e4 	.word	0x080071e4
 80048cc:	200193bc 	.word	0x200193bc
 80048d0:	200197bc 	.word	0x200197bc
 80048d4:	080071f0 	.word	0x080071f0
 80048d8:	080071f4 	.word	0x080071f4

080048dc <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80048dc:	b580      	push	{r7, lr}
 80048de:	b08c      	sub	sp, #48	; 0x30
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	60b9      	str	r1, [r7, #8]
 80048e6:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 80048e8:	4b3e      	ldr	r3, [pc, #248]	; (80049e4 <SEGGER_RTT_ReadNoLock+0x108>)
 80048ea:	623b      	str	r3, [r7, #32]
 80048ec:	6a3b      	ldr	r3, [r7, #32]
 80048ee:	781b      	ldrb	r3, [r3, #0]
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d101      	bne.n	80048fa <SEGGER_RTT_ReadNoLock+0x1e>
 80048f6:	f7ff ff99 	bl	800482c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80048fa:	68fa      	ldr	r2, [r7, #12]
 80048fc:	4613      	mov	r3, r2
 80048fe:	005b      	lsls	r3, r3, #1
 8004900:	4413      	add	r3, r2
 8004902:	00db      	lsls	r3, r3, #3
 8004904:	3360      	adds	r3, #96	; 0x60
 8004906:	4a37      	ldr	r2, [pc, #220]	; (80049e4 <SEGGER_RTT_ReadNoLock+0x108>)
 8004908:	4413      	add	r3, r2
 800490a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8004910:	69fb      	ldr	r3, [r7, #28]
 8004912:	691b      	ldr	r3, [r3, #16]
 8004914:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	68db      	ldr	r3, [r3, #12]
 800491a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800491c:	2300      	movs	r3, #0
 800491e:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004920:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	429a      	cmp	r2, r3
 8004926:	d92b      	bls.n	8004980 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	689a      	ldr	r2, [r3, #8]
 800492c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004932:	697a      	ldr	r2, [r7, #20]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	4293      	cmp	r3, r2
 8004938:	bf28      	it	cs
 800493a:	4613      	movcs	r3, r2
 800493c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	685a      	ldr	r2, [r3, #4]
 8004942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004944:	4413      	add	r3, r2
 8004946:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004948:	697a      	ldr	r2, [r7, #20]
 800494a:	6939      	ldr	r1, [r7, #16]
 800494c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800494e:	f001 ff21 	bl	8006794 <memcpy>
    NumBytesRead += NumBytesRem;
 8004952:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	4413      	add	r3, r2
 8004958:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800495a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	4413      	add	r3, r2
 8004960:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004962:	687a      	ldr	r2, [r7, #4]
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	1ad3      	subs	r3, r2, r3
 8004968:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800496a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	4413      	add	r3, r2
 8004970:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004978:	429a      	cmp	r2, r3
 800497a:	d101      	bne.n	8004980 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800497c:	2300      	movs	r3, #0
 800497e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004980:	69ba      	ldr	r2, [r7, #24]
 8004982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004984:	1ad3      	subs	r3, r2, r3
 8004986:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004988:	697a      	ldr	r2, [r7, #20]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4293      	cmp	r3, r2
 800498e:	bf28      	it	cs
 8004990:	4613      	movcs	r3, r2
 8004992:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d019      	beq.n	80049ce <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	685a      	ldr	r2, [r3, #4]
 800499e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049a0:	4413      	add	r3, r2
 80049a2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80049a4:	697a      	ldr	r2, [r7, #20]
 80049a6:	6939      	ldr	r1, [r7, #16]
 80049a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80049aa:	f001 fef3 	bl	8006794 <memcpy>
    NumBytesRead += NumBytesRem;
 80049ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	4413      	add	r3, r2
 80049b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80049b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	4413      	add	r3, r2
 80049bc:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80049be:	687a      	ldr	r2, [r7, #4]
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	1ad3      	subs	r3, r2, r3
 80049c4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80049c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80049c8:	697b      	ldr	r3, [r7, #20]
 80049ca:	4413      	add	r3, r2
 80049cc:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 80049ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d002      	beq.n	80049da <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80049d4:	69fb      	ldr	r3, [r7, #28]
 80049d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80049d8:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80049da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3730      	adds	r7, #48	; 0x30
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	20019314 	.word	0x20019314

080049e8 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b088      	sub	sp, #32
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	60f8      	str	r0, [r7, #12]
 80049f0:	60b9      	str	r1, [r7, #8]
 80049f2:	607a      	str	r2, [r7, #4]
 80049f4:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80049f6:	4b3d      	ldr	r3, [pc, #244]	; (8004aec <SEGGER_RTT_AllocUpBuffer+0x104>)
 80049f8:	61bb      	str	r3, [r7, #24]
 80049fa:	69bb      	ldr	r3, [r7, #24]
 80049fc:	781b      	ldrb	r3, [r3, #0]
 80049fe:	b2db      	uxtb	r3, r3
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d101      	bne.n	8004a08 <SEGGER_RTT_AllocUpBuffer+0x20>
 8004a04:	f7ff ff12 	bl	800482c <_DoInit>
  SEGGER_RTT_LOCK();
 8004a08:	f3ef 8311 	mrs	r3, BASEPRI
 8004a0c:	f04f 0120 	mov.w	r1, #32
 8004a10:	f381 8811 	msr	BASEPRI, r1
 8004a14:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004a16:	4b35      	ldr	r3, [pc, #212]	; (8004aec <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004a18:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8004a1e:	6939      	ldr	r1, [r7, #16]
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	1c5a      	adds	r2, r3, #1
 8004a24:	4613      	mov	r3, r2
 8004a26:	005b      	lsls	r3, r3, #1
 8004a28:	4413      	add	r3, r2
 8004a2a:	00db      	lsls	r3, r3, #3
 8004a2c:	440b      	add	r3, r1
 8004a2e:	3304      	adds	r3, #4
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d008      	beq.n	8004a48 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8004a36:	69fb      	ldr	r3, [r7, #28]
 8004a38:	3301      	adds	r3, #1
 8004a3a:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	691b      	ldr	r3, [r3, #16]
 8004a40:	69fa      	ldr	r2, [r7, #28]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	dbeb      	blt.n	8004a1e <SEGGER_RTT_AllocUpBuffer+0x36>
 8004a46:	e000      	b.n	8004a4a <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8004a48:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	691b      	ldr	r3, [r3, #16]
 8004a4e:	69fa      	ldr	r2, [r7, #28]
 8004a50:	429a      	cmp	r2, r3
 8004a52:	da3f      	bge.n	8004ad4 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8004a54:	6939      	ldr	r1, [r7, #16]
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	1c5a      	adds	r2, r3, #1
 8004a5a:	4613      	mov	r3, r2
 8004a5c:	005b      	lsls	r3, r3, #1
 8004a5e:	4413      	add	r3, r2
 8004a60:	00db      	lsls	r3, r3, #3
 8004a62:	440b      	add	r3, r1
 8004a64:	68fa      	ldr	r2, [r7, #12]
 8004a66:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8004a68:	6939      	ldr	r1, [r7, #16]
 8004a6a:	69fb      	ldr	r3, [r7, #28]
 8004a6c:	1c5a      	adds	r2, r3, #1
 8004a6e:	4613      	mov	r3, r2
 8004a70:	005b      	lsls	r3, r3, #1
 8004a72:	4413      	add	r3, r2
 8004a74:	00db      	lsls	r3, r3, #3
 8004a76:	440b      	add	r3, r1
 8004a78:	3304      	adds	r3, #4
 8004a7a:	68ba      	ldr	r2, [r7, #8]
 8004a7c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8004a7e:	6939      	ldr	r1, [r7, #16]
 8004a80:	69fa      	ldr	r2, [r7, #28]
 8004a82:	4613      	mov	r3, r2
 8004a84:	005b      	lsls	r3, r3, #1
 8004a86:	4413      	add	r3, r2
 8004a88:	00db      	lsls	r3, r3, #3
 8004a8a:	440b      	add	r3, r1
 8004a8c:	3320      	adds	r3, #32
 8004a8e:	687a      	ldr	r2, [r7, #4]
 8004a90:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8004a92:	6939      	ldr	r1, [r7, #16]
 8004a94:	69fa      	ldr	r2, [r7, #28]
 8004a96:	4613      	mov	r3, r2
 8004a98:	005b      	lsls	r3, r3, #1
 8004a9a:	4413      	add	r3, r2
 8004a9c:	00db      	lsls	r3, r3, #3
 8004a9e:	440b      	add	r3, r1
 8004aa0:	3328      	adds	r3, #40	; 0x28
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8004aa6:	6939      	ldr	r1, [r7, #16]
 8004aa8:	69fa      	ldr	r2, [r7, #28]
 8004aaa:	4613      	mov	r3, r2
 8004aac:	005b      	lsls	r3, r3, #1
 8004aae:	4413      	add	r3, r2
 8004ab0:	00db      	lsls	r3, r3, #3
 8004ab2:	440b      	add	r3, r1
 8004ab4:	3324      	adds	r3, #36	; 0x24
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8004aba:	6939      	ldr	r1, [r7, #16]
 8004abc:	69fa      	ldr	r2, [r7, #28]
 8004abe:	4613      	mov	r3, r2
 8004ac0:	005b      	lsls	r3, r3, #1
 8004ac2:	4413      	add	r3, r2
 8004ac4:	00db      	lsls	r3, r3, #3
 8004ac6:	440b      	add	r3, r1
 8004ac8:	332c      	adds	r3, #44	; 0x2c
 8004aca:	683a      	ldr	r2, [r7, #0]
 8004acc:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004ace:	f3bf 8f5f 	dmb	sy
 8004ad2:	e002      	b.n	8004ada <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8004ad4:	f04f 33ff 	mov.w	r3, #4294967295
 8004ad8:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8004ae0:	69fb      	ldr	r3, [r7, #28]
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3720      	adds	r7, #32
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	bf00      	nop
 8004aec:	20019314 	.word	0x20019314

08004af0 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b088      	sub	sp, #32
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	60f8      	str	r0, [r7, #12]
 8004af8:	60b9      	str	r1, [r7, #8]
 8004afa:	607a      	str	r2, [r7, #4]
 8004afc:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8004afe:	4b33      	ldr	r3, [pc, #204]	; (8004bcc <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8004b00:	61bb      	str	r3, [r7, #24]
 8004b02:	69bb      	ldr	r3, [r7, #24]
 8004b04:	781b      	ldrb	r3, [r3, #0]
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d101      	bne.n	8004b10 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8004b0c:	f7ff fe8e 	bl	800482c <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004b10:	4b2e      	ldr	r3, [pc, #184]	; (8004bcc <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8004b12:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	695b      	ldr	r3, [r3, #20]
 8004b18:	461a      	mov	r2, r3
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d24d      	bcs.n	8004bbc <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8004b20:	f3ef 8311 	mrs	r3, BASEPRI
 8004b24:	f04f 0120 	mov.w	r1, #32
 8004b28:	f381 8811 	msr	BASEPRI, r1
 8004b2c:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d031      	beq.n	8004b98 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 8004b34:	6979      	ldr	r1, [r7, #20]
 8004b36:	68fa      	ldr	r2, [r7, #12]
 8004b38:	4613      	mov	r3, r2
 8004b3a:	005b      	lsls	r3, r3, #1
 8004b3c:	4413      	add	r3, r2
 8004b3e:	00db      	lsls	r3, r3, #3
 8004b40:	440b      	add	r3, r1
 8004b42:	3360      	adds	r3, #96	; 0x60
 8004b44:	68ba      	ldr	r2, [r7, #8]
 8004b46:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8004b48:	6979      	ldr	r1, [r7, #20]
 8004b4a:	68fa      	ldr	r2, [r7, #12]
 8004b4c:	4613      	mov	r3, r2
 8004b4e:	005b      	lsls	r3, r3, #1
 8004b50:	4413      	add	r3, r2
 8004b52:	00db      	lsls	r3, r3, #3
 8004b54:	440b      	add	r3, r1
 8004b56:	3364      	adds	r3, #100	; 0x64
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8004b5c:	6979      	ldr	r1, [r7, #20]
 8004b5e:	68fa      	ldr	r2, [r7, #12]
 8004b60:	4613      	mov	r3, r2
 8004b62:	005b      	lsls	r3, r3, #1
 8004b64:	4413      	add	r3, r2
 8004b66:	00db      	lsls	r3, r3, #3
 8004b68:	440b      	add	r3, r1
 8004b6a:	3368      	adds	r3, #104	; 0x68
 8004b6c:	683a      	ldr	r2, [r7, #0]
 8004b6e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8004b70:	6979      	ldr	r1, [r7, #20]
 8004b72:	68fa      	ldr	r2, [r7, #12]
 8004b74:	4613      	mov	r3, r2
 8004b76:	005b      	lsls	r3, r3, #1
 8004b78:	4413      	add	r3, r2
 8004b7a:	00db      	lsls	r3, r3, #3
 8004b7c:	440b      	add	r3, r1
 8004b7e:	3370      	adds	r3, #112	; 0x70
 8004b80:	2200      	movs	r2, #0
 8004b82:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 8004b84:	6979      	ldr	r1, [r7, #20]
 8004b86:	68fa      	ldr	r2, [r7, #12]
 8004b88:	4613      	mov	r3, r2
 8004b8a:	005b      	lsls	r3, r3, #1
 8004b8c:	4413      	add	r3, r2
 8004b8e:	00db      	lsls	r3, r3, #3
 8004b90:	440b      	add	r3, r1
 8004b92:	336c      	adds	r3, #108	; 0x6c
 8004b94:	2200      	movs	r2, #0
 8004b96:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8004b98:	6979      	ldr	r1, [r7, #20]
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	4613      	mov	r3, r2
 8004b9e:	005b      	lsls	r3, r3, #1
 8004ba0:	4413      	add	r3, r2
 8004ba2:	00db      	lsls	r3, r3, #3
 8004ba4:	440b      	add	r3, r1
 8004ba6:	3374      	adds	r3, #116	; 0x74
 8004ba8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004baa:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004bac:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	61fb      	str	r3, [r7, #28]
 8004bba:	e002      	b.n	8004bc2 <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8004bbc:	f04f 33ff 	mov.w	r3, #4294967295
 8004bc0:	61fb      	str	r3, [r7, #28]
  }
  return r;
 8004bc2:	69fb      	ldr	r3, [r7, #28]
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3720      	adds	r7, #32
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	20019314 	.word	0x20019314

08004bd0 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8004bd0:	b480      	push	{r7}
 8004bd2:	b087      	sub	sp, #28
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	60f8      	str	r0, [r7, #12]
 8004bd8:	60b9      	str	r1, [r7, #8]
 8004bda:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004be0:	e002      	b.n	8004be8 <_EncodeStr+0x18>
    Len++;
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	3301      	adds	r3, #1
 8004be6:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004be8:	68ba      	ldr	r2, [r7, #8]
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	4413      	add	r3, r2
 8004bee:	781b      	ldrb	r3, [r3, #0]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d1f6      	bne.n	8004be2 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8004bf4:	693a      	ldr	r2, [r7, #16]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d901      	bls.n	8004c00 <_EncodeStr+0x30>
    Len = Limit;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	2bfe      	cmp	r3, #254	; 0xfe
 8004c04:	d806      	bhi.n	8004c14 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	1c5a      	adds	r2, r3, #1
 8004c0a:	60fa      	str	r2, [r7, #12]
 8004c0c:	693a      	ldr	r2, [r7, #16]
 8004c0e:	b2d2      	uxtb	r2, r2
 8004c10:	701a      	strb	r2, [r3, #0]
 8004c12:	e011      	b.n	8004c38 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	1c5a      	adds	r2, r3, #1
 8004c18:	60fa      	str	r2, [r7, #12]
 8004c1a:	22ff      	movs	r2, #255	; 0xff
 8004c1c:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	1c5a      	adds	r2, r3, #1
 8004c22:	60fa      	str	r2, [r7, #12]
 8004c24:	693a      	ldr	r2, [r7, #16]
 8004c26:	b2d2      	uxtb	r2, r2
 8004c28:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	0a19      	lsrs	r1, r3, #8
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	1c5a      	adds	r2, r3, #1
 8004c32:	60fa      	str	r2, [r7, #12]
 8004c34:	b2ca      	uxtb	r2, r1
 8004c36:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004c3c:	e00a      	b.n	8004c54 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8004c3e:	68ba      	ldr	r2, [r7, #8]
 8004c40:	1c53      	adds	r3, r2, #1
 8004c42:	60bb      	str	r3, [r7, #8]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	1c59      	adds	r1, r3, #1
 8004c48:	60f9      	str	r1, [r7, #12]
 8004c4a:	7812      	ldrb	r2, [r2, #0]
 8004c4c:	701a      	strb	r2, [r3, #0]
    n++;
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	3301      	adds	r3, #1
 8004c52:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004c54:	697a      	ldr	r2, [r7, #20]
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d3f0      	bcc.n	8004c3e <_EncodeStr+0x6e>
  }
  return pPayload;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	371c      	adds	r7, #28
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr

08004c6a <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8004c6a:	b480      	push	{r7}
 8004c6c:	b083      	sub	sp, #12
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	3304      	adds	r3, #4
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	370c      	adds	r7, #12
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr
	...

08004c84 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b082      	sub	sp, #8
 8004c88:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004c8a:	4b36      	ldr	r3, [pc, #216]	; (8004d64 <_HandleIncomingPacket+0xe0>)
 8004c8c:	7e1b      	ldrb	r3, [r3, #24]
 8004c8e:	4618      	mov	r0, r3
 8004c90:	1cfb      	adds	r3, r7, #3
 8004c92:	2201      	movs	r2, #1
 8004c94:	4619      	mov	r1, r3
 8004c96:	f7ff fe21 	bl	80048dc <SEGGER_RTT_ReadNoLock>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	dd54      	ble.n	8004d4e <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 8004ca4:	78fb      	ldrb	r3, [r7, #3]
 8004ca6:	2b80      	cmp	r3, #128	; 0x80
 8004ca8:	d032      	beq.n	8004d10 <_HandleIncomingPacket+0x8c>
 8004caa:	2b80      	cmp	r3, #128	; 0x80
 8004cac:	dc42      	bgt.n	8004d34 <_HandleIncomingPacket+0xb0>
 8004cae:	2b07      	cmp	r3, #7
 8004cb0:	dc16      	bgt.n	8004ce0 <_HandleIncomingPacket+0x5c>
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	dd3e      	ble.n	8004d34 <_HandleIncomingPacket+0xb0>
 8004cb6:	3b01      	subs	r3, #1
 8004cb8:	2b06      	cmp	r3, #6
 8004cba:	d83b      	bhi.n	8004d34 <_HandleIncomingPacket+0xb0>
 8004cbc:	a201      	add	r2, pc, #4	; (adr r2, 8004cc4 <_HandleIncomingPacket+0x40>)
 8004cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cc2:	bf00      	nop
 8004cc4:	08004ce7 	.word	0x08004ce7
 8004cc8:	08004ced 	.word	0x08004ced
 8004ccc:	08004cf3 	.word	0x08004cf3
 8004cd0:	08004cf9 	.word	0x08004cf9
 8004cd4:	08004cff 	.word	0x08004cff
 8004cd8:	08004d05 	.word	0x08004d05
 8004cdc:	08004d0b 	.word	0x08004d0b
 8004ce0:	2b7f      	cmp	r3, #127	; 0x7f
 8004ce2:	d036      	beq.n	8004d52 <_HandleIncomingPacket+0xce>
 8004ce4:	e026      	b.n	8004d34 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8004ce6:	f000 ff41 	bl	8005b6c <SEGGER_SYSVIEW_Start>
      break;
 8004cea:	e037      	b.n	8004d5c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8004cec:	f000 fff8 	bl	8005ce0 <SEGGER_SYSVIEW_Stop>
      break;
 8004cf0:	e034      	b.n	8004d5c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8004cf2:	f001 f9d1 	bl	8006098 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8004cf6:	e031      	b.n	8004d5c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8004cf8:	f001 f996 	bl	8006028 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8004cfc:	e02e      	b.n	8004d5c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8004cfe:	f001 f815 	bl	8005d2c <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8004d02:	e02b      	b.n	8004d5c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8004d04:	f001 fc64 	bl	80065d0 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8004d08:	e028      	b.n	8004d5c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8004d0a:	f001 fc43 	bl	8006594 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8004d0e:	e025      	b.n	8004d5c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004d10:	4b14      	ldr	r3, [pc, #80]	; (8004d64 <_HandleIncomingPacket+0xe0>)
 8004d12:	7e1b      	ldrb	r3, [r3, #24]
 8004d14:	4618      	mov	r0, r3
 8004d16:	1cfb      	adds	r3, r7, #3
 8004d18:	2201      	movs	r2, #1
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	f7ff fdde 	bl	80048dc <SEGGER_RTT_ReadNoLock>
 8004d20:	4603      	mov	r3, r0
 8004d22:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	dd15      	ble.n	8004d56 <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8004d2a:	78fb      	ldrb	r3, [r7, #3]
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f001 fbb1 	bl	8006494 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8004d32:	e010      	b.n	8004d56 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8004d34:	78fb      	ldrb	r3, [r7, #3]
 8004d36:	b25b      	sxtb	r3, r3
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	da0e      	bge.n	8004d5a <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004d3c:	4b09      	ldr	r3, [pc, #36]	; (8004d64 <_HandleIncomingPacket+0xe0>)
 8004d3e:	7e1b      	ldrb	r3, [r3, #24]
 8004d40:	4618      	mov	r0, r3
 8004d42:	1cfb      	adds	r3, r7, #3
 8004d44:	2201      	movs	r2, #1
 8004d46:	4619      	mov	r1, r3
 8004d48:	f7ff fdc8 	bl	80048dc <SEGGER_RTT_ReadNoLock>
      }
      break;
 8004d4c:	e005      	b.n	8004d5a <_HandleIncomingPacket+0xd6>
    }
  }
 8004d4e:	bf00      	nop
 8004d50:	e004      	b.n	8004d5c <_HandleIncomingPacket+0xd8>
      break;
 8004d52:	bf00      	nop
 8004d54:	e002      	b.n	8004d5c <_HandleIncomingPacket+0xd8>
      break;
 8004d56:	bf00      	nop
 8004d58:	e000      	b.n	8004d5c <_HandleIncomingPacket+0xd8>
      break;
 8004d5a:	bf00      	nop
}
 8004d5c:	bf00      	nop
 8004d5e:	3708      	adds	r7, #8
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}
 8004d64:	2001a7d4 	.word	0x2001a7d4

08004d68 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b08c      	sub	sp, #48	; 0x30
 8004d6c:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8004d6e:	2301      	movs	r3, #1
 8004d70:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8004d72:	1d3b      	adds	r3, r7, #4
 8004d74:	3301      	adds	r3, #1
 8004d76:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8004d78:	69fb      	ldr	r3, [r7, #28]
 8004d7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d7c:	4b31      	ldr	r3, [pc, #196]	; (8004e44 <_TrySendOverflowPacket+0xdc>)
 8004d7e:	695b      	ldr	r3, [r3, #20]
 8004d80:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d82:	e00b      	b.n	8004d9c <_TrySendOverflowPacket+0x34>
 8004d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d86:	b2da      	uxtb	r2, r3
 8004d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d8a:	1c59      	adds	r1, r3, #1
 8004d8c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004d8e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004d92:	b2d2      	uxtb	r2, r2
 8004d94:	701a      	strb	r2, [r3, #0]
 8004d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d98:	09db      	lsrs	r3, r3, #7
 8004d9a:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d9e:	2b7f      	cmp	r3, #127	; 0x7f
 8004da0:	d8f0      	bhi.n	8004d84 <_TrySendOverflowPacket+0x1c>
 8004da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004da4:	1c5a      	adds	r2, r3, #1
 8004da6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004da8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004daa:	b2d2      	uxtb	r2, r2
 8004dac:	701a      	strb	r2, [r3, #0]
 8004dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004db0:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004db2:	4b25      	ldr	r3, [pc, #148]	; (8004e48 <_TrySendOverflowPacket+0xe0>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004db8:	4b22      	ldr	r3, [pc, #136]	; (8004e44 <_TrySendOverflowPacket+0xdc>)
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	69ba      	ldr	r2, [r7, #24]
 8004dbe:	1ad3      	subs	r3, r2, r3
 8004dc0:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8004dc2:	69fb      	ldr	r3, [r7, #28]
 8004dc4:	627b      	str	r3, [r7, #36]	; 0x24
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	623b      	str	r3, [r7, #32]
 8004dca:	e00b      	b.n	8004de4 <_TrySendOverflowPacket+0x7c>
 8004dcc:	6a3b      	ldr	r3, [r7, #32]
 8004dce:	b2da      	uxtb	r2, r3
 8004dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd2:	1c59      	adds	r1, r3, #1
 8004dd4:	6279      	str	r1, [r7, #36]	; 0x24
 8004dd6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004dda:	b2d2      	uxtb	r2, r2
 8004ddc:	701a      	strb	r2, [r3, #0]
 8004dde:	6a3b      	ldr	r3, [r7, #32]
 8004de0:	09db      	lsrs	r3, r3, #7
 8004de2:	623b      	str	r3, [r7, #32]
 8004de4:	6a3b      	ldr	r3, [r7, #32]
 8004de6:	2b7f      	cmp	r3, #127	; 0x7f
 8004de8:	d8f0      	bhi.n	8004dcc <_TrySendOverflowPacket+0x64>
 8004dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dec:	1c5a      	adds	r2, r3, #1
 8004dee:	627a      	str	r2, [r7, #36]	; 0x24
 8004df0:	6a3a      	ldr	r2, [r7, #32]
 8004df2:	b2d2      	uxtb	r2, r2
 8004df4:	701a      	strb	r2, [r3, #0]
 8004df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df8:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8004dfa:	4b12      	ldr	r3, [pc, #72]	; (8004e44 <_TrySendOverflowPacket+0xdc>)
 8004dfc:	785b      	ldrb	r3, [r3, #1]
 8004dfe:	4618      	mov	r0, r3
 8004e00:	1d3b      	adds	r3, r7, #4
 8004e02:	69fa      	ldr	r2, [r7, #28]
 8004e04:	1ad3      	subs	r3, r2, r3
 8004e06:	461a      	mov	r2, r3
 8004e08:	1d3b      	adds	r3, r7, #4
 8004e0a:	4619      	mov	r1, r3
 8004e0c:	f7fb f9e0 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004e10:	4603      	mov	r3, r0
 8004e12:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d009      	beq.n	8004e2e <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004e1a:	4a0a      	ldr	r2, [pc, #40]	; (8004e44 <_TrySendOverflowPacket+0xdc>)
 8004e1c:	69bb      	ldr	r3, [r7, #24]
 8004e1e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8004e20:	4b08      	ldr	r3, [pc, #32]	; (8004e44 <_TrySendOverflowPacket+0xdc>)
 8004e22:	781b      	ldrb	r3, [r3, #0]
 8004e24:	3b01      	subs	r3, #1
 8004e26:	b2da      	uxtb	r2, r3
 8004e28:	4b06      	ldr	r3, [pc, #24]	; (8004e44 <_TrySendOverflowPacket+0xdc>)
 8004e2a:	701a      	strb	r2, [r3, #0]
 8004e2c:	e004      	b.n	8004e38 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8004e2e:	4b05      	ldr	r3, [pc, #20]	; (8004e44 <_TrySendOverflowPacket+0xdc>)
 8004e30:	695b      	ldr	r3, [r3, #20]
 8004e32:	3301      	adds	r3, #1
 8004e34:	4a03      	ldr	r2, [pc, #12]	; (8004e44 <_TrySendOverflowPacket+0xdc>)
 8004e36:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8004e38:	693b      	ldr	r3, [r7, #16]
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3730      	adds	r7, #48	; 0x30
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	bf00      	nop
 8004e44:	2001a7d4 	.word	0x2001a7d4
 8004e48:	e0001004 	.word	0xe0001004

08004e4c <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b08a      	sub	sp, #40	; 0x28
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	60f8      	str	r0, [r7, #12]
 8004e54:	60b9      	str	r1, [r7, #8]
 8004e56:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8004e58:	4b6c      	ldr	r3, [pc, #432]	; (800500c <_SendPacket+0x1c0>)
 8004e5a:	781b      	ldrb	r3, [r3, #0]
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d010      	beq.n	8004e82 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8004e60:	4b6a      	ldr	r3, [pc, #424]	; (800500c <_SendPacket+0x1c0>)
 8004e62:	781b      	ldrb	r3, [r3, #0]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	f000 80a3 	beq.w	8004fb0 <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8004e6a:	4b68      	ldr	r3, [pc, #416]	; (800500c <_SendPacket+0x1c0>)
 8004e6c:	781b      	ldrb	r3, [r3, #0]
 8004e6e:	2b02      	cmp	r3, #2
 8004e70:	d109      	bne.n	8004e86 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8004e72:	f7ff ff79 	bl	8004d68 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8004e76:	4b65      	ldr	r3, [pc, #404]	; (800500c <_SendPacket+0x1c0>)
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	2b01      	cmp	r3, #1
 8004e7c:	f040 809a 	bne.w	8004fb4 <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 8004e80:	e001      	b.n	8004e86 <_SendPacket+0x3a>
    goto Send;
 8004e82:	bf00      	nop
 8004e84:	e000      	b.n	8004e88 <_SendPacket+0x3c>
Send:
 8004e86:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2b1f      	cmp	r3, #31
 8004e8c:	d809      	bhi.n	8004ea2 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8004e8e:	4b5f      	ldr	r3, [pc, #380]	; (800500c <_SendPacket+0x1c0>)
 8004e90:	69da      	ldr	r2, [r3, #28]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	fa22 f303 	lsr.w	r3, r2, r3
 8004e98:	f003 0301 	and.w	r3, r3, #1
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	f040 808b 	bne.w	8004fb8 <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2b17      	cmp	r3, #23
 8004ea6:	d807      	bhi.n	8004eb8 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	3b01      	subs	r3, #1
 8004eac:	60fb      	str	r3, [r7, #12]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	b2da      	uxtb	r2, r3
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	701a      	strb	r2, [r3, #0]
 8004eb6:	e03d      	b.n	8004f34 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8004eb8:	68ba      	ldr	r2, [r7, #8]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	2b7f      	cmp	r3, #127	; 0x7f
 8004ec4:	d912      	bls.n	8004eec <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	09da      	lsrs	r2, r3, #7
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	3b01      	subs	r3, #1
 8004ece:	60fb      	str	r3, [r7, #12]
 8004ed0:	b2d2      	uxtb	r2, r2
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	68fa      	ldr	r2, [r7, #12]
 8004edc:	3a01      	subs	r2, #1
 8004ede:	60fa      	str	r2, [r7, #12]
 8004ee0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004ee4:	b2da      	uxtb	r2, r3
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	701a      	strb	r2, [r3, #0]
 8004eea:	e006      	b.n	8004efa <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	60fb      	str	r3, [r7, #12]
 8004ef2:	69fb      	ldr	r3, [r7, #28]
 8004ef4:	b2da      	uxtb	r2, r3
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2b7f      	cmp	r3, #127	; 0x7f
 8004efe:	d912      	bls.n	8004f26 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	09da      	lsrs	r2, r3, #7
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	3b01      	subs	r3, #1
 8004f08:	60fb      	str	r3, [r7, #12]
 8004f0a:	b2d2      	uxtb	r2, r2
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	68fa      	ldr	r2, [r7, #12]
 8004f16:	3a01      	subs	r2, #1
 8004f18:	60fa      	str	r2, [r7, #12]
 8004f1a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004f1e:	b2da      	uxtb	r2, r3
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	701a      	strb	r2, [r3, #0]
 8004f24:	e006      	b.n	8004f34 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	3b01      	subs	r3, #1
 8004f2a:	60fb      	str	r3, [r7, #12]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	b2da      	uxtb	r2, r3
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004f34:	4b36      	ldr	r3, [pc, #216]	; (8005010 <_SendPacket+0x1c4>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004f3a:	4b34      	ldr	r3, [pc, #208]	; (800500c <_SendPacket+0x1c0>)
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	69ba      	ldr	r2, [r7, #24]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	627b      	str	r3, [r7, #36]	; 0x24
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	623b      	str	r3, [r7, #32]
 8004f4c:	e00b      	b.n	8004f66 <_SendPacket+0x11a>
 8004f4e:	6a3b      	ldr	r3, [r7, #32]
 8004f50:	b2da      	uxtb	r2, r3
 8004f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f54:	1c59      	adds	r1, r3, #1
 8004f56:	6279      	str	r1, [r7, #36]	; 0x24
 8004f58:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004f5c:	b2d2      	uxtb	r2, r2
 8004f5e:	701a      	strb	r2, [r3, #0]
 8004f60:	6a3b      	ldr	r3, [r7, #32]
 8004f62:	09db      	lsrs	r3, r3, #7
 8004f64:	623b      	str	r3, [r7, #32]
 8004f66:	6a3b      	ldr	r3, [r7, #32]
 8004f68:	2b7f      	cmp	r3, #127	; 0x7f
 8004f6a:	d8f0      	bhi.n	8004f4e <_SendPacket+0x102>
 8004f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6e:	1c5a      	adds	r2, r3, #1
 8004f70:	627a      	str	r2, [r7, #36]	; 0x24
 8004f72:	6a3a      	ldr	r2, [r7, #32]
 8004f74:	b2d2      	uxtb	r2, r2
 8004f76:	701a      	strb	r2, [r3, #0]
 8004f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f7a:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8004f7c:	4b23      	ldr	r3, [pc, #140]	; (800500c <_SendPacket+0x1c0>)
 8004f7e:	785b      	ldrb	r3, [r3, #1]
 8004f80:	4618      	mov	r0, r3
 8004f82:	68ba      	ldr	r2, [r7, #8]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	1ad3      	subs	r3, r2, r3
 8004f88:	461a      	mov	r2, r3
 8004f8a:	68f9      	ldr	r1, [r7, #12]
 8004f8c:	f7fb f920 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004f90:	4603      	mov	r3, r0
 8004f92:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8004f94:	693b      	ldr	r3, [r7, #16]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d003      	beq.n	8004fa2 <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004f9a:	4a1c      	ldr	r2, [pc, #112]	; (800500c <_SendPacket+0x1c0>)
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	60d3      	str	r3, [r2, #12]
 8004fa0:	e00b      	b.n	8004fba <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8004fa2:	4b1a      	ldr	r3, [pc, #104]	; (800500c <_SendPacket+0x1c0>)
 8004fa4:	781b      	ldrb	r3, [r3, #0]
 8004fa6:	3301      	adds	r3, #1
 8004fa8:	b2da      	uxtb	r2, r3
 8004faa:	4b18      	ldr	r3, [pc, #96]	; (800500c <_SendPacket+0x1c0>)
 8004fac:	701a      	strb	r2, [r3, #0]
 8004fae:	e004      	b.n	8004fba <_SendPacket+0x16e>
    goto SendDone;
 8004fb0:	bf00      	nop
 8004fb2:	e002      	b.n	8004fba <_SendPacket+0x16e>
      goto SendDone;
 8004fb4:	bf00      	nop
 8004fb6:	e000      	b.n	8004fba <_SendPacket+0x16e>
      goto SendDone;
 8004fb8:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8004fba:	4b14      	ldr	r3, [pc, #80]	; (800500c <_SendPacket+0x1c0>)
 8004fbc:	7e1b      	ldrb	r3, [r3, #24]
 8004fbe:	4619      	mov	r1, r3
 8004fc0:	4a14      	ldr	r2, [pc, #80]	; (8005014 <_SendPacket+0x1c8>)
 8004fc2:	460b      	mov	r3, r1
 8004fc4:	005b      	lsls	r3, r3, #1
 8004fc6:	440b      	add	r3, r1
 8004fc8:	00db      	lsls	r3, r3, #3
 8004fca:	4413      	add	r3, r2
 8004fcc:	336c      	adds	r3, #108	; 0x6c
 8004fce:	681a      	ldr	r2, [r3, #0]
 8004fd0:	4b0e      	ldr	r3, [pc, #56]	; (800500c <_SendPacket+0x1c0>)
 8004fd2:	7e1b      	ldrb	r3, [r3, #24]
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	490f      	ldr	r1, [pc, #60]	; (8005014 <_SendPacket+0x1c8>)
 8004fd8:	4603      	mov	r3, r0
 8004fda:	005b      	lsls	r3, r3, #1
 8004fdc:	4403      	add	r3, r0
 8004fde:	00db      	lsls	r3, r3, #3
 8004fe0:	440b      	add	r3, r1
 8004fe2:	3370      	adds	r3, #112	; 0x70
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d00b      	beq.n	8005002 <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8004fea:	4b08      	ldr	r3, [pc, #32]	; (800500c <_SendPacket+0x1c0>)
 8004fec:	789b      	ldrb	r3, [r3, #2]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d107      	bne.n	8005002 <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8004ff2:	4b06      	ldr	r3, [pc, #24]	; (800500c <_SendPacket+0x1c0>)
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8004ff8:	f7ff fe44 	bl	8004c84 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8004ffc:	4b03      	ldr	r3, [pc, #12]	; (800500c <_SendPacket+0x1c0>)
 8004ffe:	2200      	movs	r2, #0
 8005000:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8005002:	bf00      	nop
 8005004:	3728      	adds	r7, #40	; 0x28
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
 800500a:	bf00      	nop
 800500c:	2001a7d4 	.word	0x2001a7d4
 8005010:	e0001004 	.word	0xe0001004
 8005014:	20019314 	.word	0x20019314

08005018 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 8005018:	b580      	push	{r7, lr}
 800501a:	b08a      	sub	sp, #40	; 0x28
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	460b      	mov	r3, r1
 8005022:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	691b      	ldr	r3, [r3, #16]
 8005028:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	3301      	adds	r3, #1
 800502e:	2b80      	cmp	r3, #128	; 0x80
 8005030:	d80a      	bhi.n	8005048 <_StoreChar+0x30>
    *(p->pPayload++) = c;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	1c59      	adds	r1, r3, #1
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	6051      	str	r1, [r2, #4]
 800503c:	78fa      	ldrb	r2, [r7, #3]
 800503e:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	1c5a      	adds	r2, r3, #1
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	691b      	ldr	r3, [r3, #16]
 800504c:	2b80      	cmp	r3, #128	; 0x80
 800504e:	d15a      	bne.n	8005106 <_StoreChar+0xee>
    *(p->pPayloadStart) = p->Cnt;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	691a      	ldr	r2, [r3, #16]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	b2d2      	uxtb	r2, r2
 800505a:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	68db      	ldr	r3, [r3, #12]
 8005066:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	627b      	str	r3, [r7, #36]	; 0x24
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	623b      	str	r3, [r7, #32]
 8005070:	e00b      	b.n	800508a <_StoreChar+0x72>
 8005072:	6a3b      	ldr	r3, [r7, #32]
 8005074:	b2da      	uxtb	r2, r3
 8005076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005078:	1c59      	adds	r1, r3, #1
 800507a:	6279      	str	r1, [r7, #36]	; 0x24
 800507c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005080:	b2d2      	uxtb	r2, r2
 8005082:	701a      	strb	r2, [r3, #0]
 8005084:	6a3b      	ldr	r3, [r7, #32]
 8005086:	09db      	lsrs	r3, r3, #7
 8005088:	623b      	str	r3, [r7, #32]
 800508a:	6a3b      	ldr	r3, [r7, #32]
 800508c:	2b7f      	cmp	r3, #127	; 0x7f
 800508e:	d8f0      	bhi.n	8005072 <_StoreChar+0x5a>
 8005090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005092:	1c5a      	adds	r2, r3, #1
 8005094:	627a      	str	r2, [r7, #36]	; 0x24
 8005096:	6a3a      	ldr	r2, [r7, #32]
 8005098:	b2d2      	uxtb	r2, r2
 800509a:	701a      	strb	r2, [r3, #0]
 800509c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800509e:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	61fb      	str	r3, [r7, #28]
 80050a4:	2300      	movs	r3, #0
 80050a6:	61bb      	str	r3, [r7, #24]
 80050a8:	e00b      	b.n	80050c2 <_StoreChar+0xaa>
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	b2da      	uxtb	r2, r3
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	1c59      	adds	r1, r3, #1
 80050b2:	61f9      	str	r1, [r7, #28]
 80050b4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80050b8:	b2d2      	uxtb	r2, r2
 80050ba:	701a      	strb	r2, [r3, #0]
 80050bc:	69bb      	ldr	r3, [r7, #24]
 80050be:	09db      	lsrs	r3, r3, #7
 80050c0:	61bb      	str	r3, [r7, #24]
 80050c2:	69bb      	ldr	r3, [r7, #24]
 80050c4:	2b7f      	cmp	r3, #127	; 0x7f
 80050c6:	d8f0      	bhi.n	80050aa <_StoreChar+0x92>
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	1c5a      	adds	r2, r3, #1
 80050cc:	61fa      	str	r2, [r7, #28]
 80050ce:	69ba      	ldr	r2, [r7, #24]
 80050d0:	b2d2      	uxtb	r2, r2
 80050d2:	701a      	strb	r2, [r3, #0]
 80050d4:	69fb      	ldr	r3, [r7, #28]
 80050d6:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	221a      	movs	r2, #26
 80050de:	6939      	ldr	r1, [r7, #16]
 80050e0:	4618      	mov	r0, r3
 80050e2:	f7ff feb3 	bl	8004e4c <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4618      	mov	r0, r3
 80050ec:	f7ff fdbd 	bl	8004c6a <_PreparePacket>
 80050f0:	4602      	mov	r2, r0
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	1c5a      	adds	r2, r3, #1
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2200      	movs	r2, #0
 8005104:	611a      	str	r2, [r3, #16]
  }
}
 8005106:	bf00      	nop
 8005108:	3728      	adds	r7, #40	; 0x28
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
	...

08005110 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8005110:	b580      	push	{r7, lr}
 8005112:	b08a      	sub	sp, #40	; 0x28
 8005114:	af00      	add	r7, sp, #0
 8005116:	60f8      	str	r0, [r7, #12]
 8005118:	60b9      	str	r1, [r7, #8]
 800511a:	607a      	str	r2, [r7, #4]
 800511c:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8005122:	2301      	movs	r3, #1
 8005124:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8005126:	2301      	movs	r3, #1
 8005128:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800512a:	e007      	b.n	800513c <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 800512c:	6a3a      	ldr	r2, [r7, #32]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	fbb2 f3f3 	udiv	r3, r2, r3
 8005134:	623b      	str	r3, [r7, #32]
    Width++;
 8005136:	69fb      	ldr	r3, [r7, #28]
 8005138:	3301      	adds	r3, #1
 800513a:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800513c:	6a3a      	ldr	r2, [r7, #32]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	429a      	cmp	r2, r3
 8005142:	d2f3      	bcs.n	800512c <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8005144:	683a      	ldr	r2, [r7, #0]
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	429a      	cmp	r2, r3
 800514a:	d901      	bls.n	8005150 <_PrintUnsigned+0x40>
    Width = NumDigits;
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8005150:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005152:	f003 0301 	and.w	r3, r3, #1
 8005156:	2b00      	cmp	r3, #0
 8005158:	d11f      	bne.n	800519a <_PrintUnsigned+0x8a>
    if (FieldWidth != 0u) {
 800515a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800515c:	2b00      	cmp	r3, #0
 800515e:	d01c      	beq.n	800519a <_PrintUnsigned+0x8a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8005160:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	2b00      	cmp	r3, #0
 8005168:	d005      	beq.n	8005176 <_PrintUnsigned+0x66>
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d102      	bne.n	8005176 <_PrintUnsigned+0x66>
        c = '0';
 8005170:	2330      	movs	r3, #48	; 0x30
 8005172:	76fb      	strb	r3, [r7, #27]
 8005174:	e001      	b.n	800517a <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 8005176:	2320      	movs	r3, #32
 8005178:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800517a:	e007      	b.n	800518c <_PrintUnsigned+0x7c>
        FieldWidth--;
 800517c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800517e:	3b01      	subs	r3, #1
 8005180:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 8005182:	7efb      	ldrb	r3, [r7, #27]
 8005184:	4619      	mov	r1, r3
 8005186:	68f8      	ldr	r0, [r7, #12]
 8005188:	f7ff ff46 	bl	8005018 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800518c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800518e:	2b00      	cmp	r3, #0
 8005190:	d003      	beq.n	800519a <_PrintUnsigned+0x8a>
 8005192:	69fa      	ldr	r2, [r7, #28]
 8005194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005196:	429a      	cmp	r2, r3
 8005198:	d3f0      	bcc.n	800517c <_PrintUnsigned+0x6c>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	2b01      	cmp	r3, #1
 800519e:	d903      	bls.n	80051a8 <_PrintUnsigned+0x98>
      NumDigits--;
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	3b01      	subs	r3, #1
 80051a4:	603b      	str	r3, [r7, #0]
 80051a6:	e009      	b.n	80051bc <_PrintUnsigned+0xac>
    } else {
      Div = v / Digit;
 80051a8:	68ba      	ldr	r2, [r7, #8]
 80051aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80051b0:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 80051b2:	697a      	ldr	r2, [r7, #20]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d200      	bcs.n	80051bc <_PrintUnsigned+0xac>
        break;
 80051ba:	e005      	b.n	80051c8 <_PrintUnsigned+0xb8>
      }
    }
    Digit *= Base;
 80051bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	fb02 f303 	mul.w	r3, r2, r3
 80051c4:	627b      	str	r3, [r7, #36]	; 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80051c6:	e7e8      	b.n	800519a <_PrintUnsigned+0x8a>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 80051c8:	68ba      	ldr	r2, [r7, #8]
 80051ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80051d0:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051d6:	fb02 f303 	mul.w	r3, r2, r3
 80051da:	68ba      	ldr	r2, [r7, #8]
 80051dc:	1ad3      	subs	r3, r2, r3
 80051de:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 80051e0:	4a15      	ldr	r2, [pc, #84]	; (8005238 <_PrintUnsigned+0x128>)
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	4413      	add	r3, r2
 80051e6:	781b      	ldrb	r3, [r3, #0]
 80051e8:	4619      	mov	r1, r3
 80051ea:	68f8      	ldr	r0, [r7, #12]
 80051ec:	f7ff ff14 	bl	8005018 <_StoreChar>
    Digit /= Base;
 80051f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80051f8:	627b      	str	r3, [r7, #36]	; 0x24
  } while (Digit);
 80051fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d1e3      	bne.n	80051c8 <_PrintUnsigned+0xb8>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8005200:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005202:	f003 0301 	and.w	r3, r3, #1
 8005206:	2b00      	cmp	r3, #0
 8005208:	d011      	beq.n	800522e <_PrintUnsigned+0x11e>
    if (FieldWidth != 0u) {
 800520a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800520c:	2b00      	cmp	r3, #0
 800520e:	d00e      	beq.n	800522e <_PrintUnsigned+0x11e>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005210:	e006      	b.n	8005220 <_PrintUnsigned+0x110>
        FieldWidth--;
 8005212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005214:	3b01      	subs	r3, #1
 8005216:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, ' ');
 8005218:	2120      	movs	r1, #32
 800521a:	68f8      	ldr	r0, [r7, #12]
 800521c:	f7ff fefc 	bl	8005018 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005222:	2b00      	cmp	r3, #0
 8005224:	d003      	beq.n	800522e <_PrintUnsigned+0x11e>
 8005226:	69fa      	ldr	r2, [r7, #28]
 8005228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800522a:	429a      	cmp	r2, r3
 800522c:	d3f1      	bcc.n	8005212 <_PrintUnsigned+0x102>
      }
    }
  }
}
 800522e:	bf00      	nop
 8005230:	3728      	adds	r7, #40	; 0x28
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
 8005236:	bf00      	nop
 8005238:	08007230 	.word	0x08007230

0800523c <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 800523c:	b580      	push	{r7, lr}
 800523e:	b088      	sub	sp, #32
 8005240:	af02      	add	r7, sp, #8
 8005242:	60f8      	str	r0, [r7, #12]
 8005244:	60b9      	str	r1, [r7, #8]
 8005246:	607a      	str	r2, [r7, #4]
 8005248:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	2b00      	cmp	r3, #0
 800524e:	bfb8      	it	lt
 8005250:	425b      	neglt	r3, r3
 8005252:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8005254:	2301      	movs	r3, #1
 8005256:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8005258:	e007      	b.n	800526a <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	693a      	ldr	r2, [r7, #16]
 800525e:	fb92 f3f3 	sdiv	r3, r2, r3
 8005262:	613b      	str	r3, [r7, #16]
    Width++;
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	3301      	adds	r3, #1
 8005268:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	693a      	ldr	r2, [r7, #16]
 800526e:	429a      	cmp	r2, r3
 8005270:	daf3      	bge.n	800525a <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8005272:	683a      	ldr	r2, [r7, #0]
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	429a      	cmp	r2, r3
 8005278:	d901      	bls.n	800527e <_PrintInt+0x42>
    Width = NumDigits;
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 800527e:	6a3b      	ldr	r3, [r7, #32]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d00a      	beq.n	800529a <_PrintInt+0x5e>
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	2b00      	cmp	r3, #0
 8005288:	db04      	blt.n	8005294 <_PrintInt+0x58>
 800528a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800528c:	f003 0304 	and.w	r3, r3, #4
 8005290:	2b00      	cmp	r3, #0
 8005292:	d002      	beq.n	800529a <_PrintInt+0x5e>
    FieldWidth--;
 8005294:	6a3b      	ldr	r3, [r7, #32]
 8005296:	3b01      	subs	r3, #1
 8005298:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 800529a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529c:	f003 0302 	and.w	r3, r3, #2
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d002      	beq.n	80052aa <_PrintInt+0x6e>
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d016      	beq.n	80052d8 <_PrintInt+0x9c>
 80052aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ac:	f003 0301 	and.w	r3, r3, #1
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d111      	bne.n	80052d8 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 80052b4:	6a3b      	ldr	r3, [r7, #32]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d00e      	beq.n	80052d8 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80052ba:	e006      	b.n	80052ca <_PrintInt+0x8e>
        FieldWidth--;
 80052bc:	6a3b      	ldr	r3, [r7, #32]
 80052be:	3b01      	subs	r3, #1
 80052c0:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 80052c2:	2120      	movs	r1, #32
 80052c4:	68f8      	ldr	r0, [r7, #12]
 80052c6:	f7ff fea7 	bl	8005018 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80052ca:	6a3b      	ldr	r3, [r7, #32]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d003      	beq.n	80052d8 <_PrintInt+0x9c>
 80052d0:	697a      	ldr	r2, [r7, #20]
 80052d2:	6a3b      	ldr	r3, [r7, #32]
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d3f1      	bcc.n	80052bc <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	da07      	bge.n	80052ee <_PrintInt+0xb2>
    v = -v;
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	425b      	negs	r3, r3
 80052e2:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 80052e4:	212d      	movs	r1, #45	; 0x2d
 80052e6:	68f8      	ldr	r0, [r7, #12]
 80052e8:	f7ff fe96 	bl	8005018 <_StoreChar>
 80052ec:	e008      	b.n	8005300 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 80052ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f0:	f003 0304 	and.w	r3, r3, #4
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d003      	beq.n	8005300 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 80052f8:	212b      	movs	r1, #43	; 0x2b
 80052fa:	68f8      	ldr	r0, [r7, #12]
 80052fc:	f7ff fe8c 	bl	8005018 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8005300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005302:	f003 0302 	and.w	r3, r3, #2
 8005306:	2b00      	cmp	r3, #0
 8005308:	d019      	beq.n	800533e <_PrintInt+0x102>
 800530a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800530c:	f003 0301 	and.w	r3, r3, #1
 8005310:	2b00      	cmp	r3, #0
 8005312:	d114      	bne.n	800533e <_PrintInt+0x102>
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d111      	bne.n	800533e <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 800531a:	6a3b      	ldr	r3, [r7, #32]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d00e      	beq.n	800533e <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005320:	e006      	b.n	8005330 <_PrintInt+0xf4>
        FieldWidth--;
 8005322:	6a3b      	ldr	r3, [r7, #32]
 8005324:	3b01      	subs	r3, #1
 8005326:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 8005328:	2130      	movs	r1, #48	; 0x30
 800532a:	68f8      	ldr	r0, [r7, #12]
 800532c:	f7ff fe74 	bl	8005018 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005330:	6a3b      	ldr	r3, [r7, #32]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d003      	beq.n	800533e <_PrintInt+0x102>
 8005336:	697a      	ldr	r2, [r7, #20]
 8005338:	6a3b      	ldr	r3, [r7, #32]
 800533a:	429a      	cmp	r2, r3
 800533c:	d3f1      	bcc.n	8005322 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 800533e:	68b9      	ldr	r1, [r7, #8]
 8005340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005342:	9301      	str	r3, [sp, #4]
 8005344:	6a3b      	ldr	r3, [r7, #32]
 8005346:	9300      	str	r3, [sp, #0]
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	687a      	ldr	r2, [r7, #4]
 800534c:	68f8      	ldr	r0, [r7, #12]
 800534e:	f7ff fedf 	bl	8005110 <_PrintUnsigned>
}
 8005352:	bf00      	nop
 8005354:	3718      	adds	r7, #24
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}
	...

0800535c <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 800535c:	b580      	push	{r7, lr}
 800535e:	b098      	sub	sp, #96	; 0x60
 8005360:	af02      	add	r7, sp, #8
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005368:	f3ef 8311 	mrs	r3, BASEPRI
 800536c:	f04f 0120 	mov.w	r1, #32
 8005370:	f381 8811 	msr	BASEPRI, r1
 8005374:	633b      	str	r3, [r7, #48]	; 0x30
 8005376:	48b7      	ldr	r0, [pc, #732]	; (8005654 <_VPrintTarget+0x2f8>)
 8005378:	f7ff fc77 	bl	8004c6a <_PreparePacket>
 800537c:	62f8      	str	r0, [r7, #44]	; 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 800537e:	4bb5      	ldr	r3, [pc, #724]	; (8005654 <_VPrintTarget+0x2f8>)
 8005380:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 8005382:	2300      	movs	r3, #0
 8005384:	627b      	str	r3, [r7, #36]	; 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 8005386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005388:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 800538a:	69fb      	ldr	r3, [r7, #28]
 800538c:	3301      	adds	r3, #1
 800538e:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	781b      	ldrb	r3, [r3, #0]
 8005398:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    sFormat++;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	3301      	adds	r3, #1
 80053a0:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 80053a2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	f000 8183 	beq.w	80056b2 <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 80053ac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80053b0:	2b25      	cmp	r3, #37	; 0x25
 80053b2:	f040 8170 	bne.w	8005696 <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 80053b6:	2300      	movs	r3, #0
 80053b8:	64bb      	str	r3, [r7, #72]	; 0x48
      v = 1;
 80053ba:	2301      	movs	r3, #1
 80053bc:	653b      	str	r3, [r7, #80]	; 0x50
      do {
        c = *sFormat;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	781b      	ldrb	r3, [r3, #0]
 80053c2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        switch (c) {
 80053c6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80053ca:	3b23      	subs	r3, #35	; 0x23
 80053cc:	2b0d      	cmp	r3, #13
 80053ce:	d83f      	bhi.n	8005450 <_VPrintTarget+0xf4>
 80053d0:	a201      	add	r2, pc, #4	; (adr r2, 80053d8 <_VPrintTarget+0x7c>)
 80053d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053d6:	bf00      	nop
 80053d8:	08005441 	.word	0x08005441
 80053dc:	08005451 	.word	0x08005451
 80053e0:	08005451 	.word	0x08005451
 80053e4:	08005451 	.word	0x08005451
 80053e8:	08005451 	.word	0x08005451
 80053ec:	08005451 	.word	0x08005451
 80053f0:	08005451 	.word	0x08005451
 80053f4:	08005451 	.word	0x08005451
 80053f8:	08005431 	.word	0x08005431
 80053fc:	08005451 	.word	0x08005451
 8005400:	08005411 	.word	0x08005411
 8005404:	08005451 	.word	0x08005451
 8005408:	08005451 	.word	0x08005451
 800540c:	08005421 	.word	0x08005421
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8005410:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005412:	f043 0301 	orr.w	r3, r3, #1
 8005416:	64bb      	str	r3, [r7, #72]	; 0x48
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	3301      	adds	r3, #1
 800541c:	60fb      	str	r3, [r7, #12]
 800541e:	e01a      	b.n	8005456 <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8005420:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005422:	f043 0302 	orr.w	r3, r3, #2
 8005426:	64bb      	str	r3, [r7, #72]	; 0x48
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	3301      	adds	r3, #1
 800542c:	60fb      	str	r3, [r7, #12]
 800542e:	e012      	b.n	8005456 <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8005430:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005432:	f043 0304 	orr.w	r3, r3, #4
 8005436:	64bb      	str	r3, [r7, #72]	; 0x48
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	3301      	adds	r3, #1
 800543c:	60fb      	str	r3, [r7, #12]
 800543e:	e00a      	b.n	8005456 <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8005440:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005442:	f043 0308 	orr.w	r3, r3, #8
 8005446:	64bb      	str	r3, [r7, #72]	; 0x48
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	3301      	adds	r3, #1
 800544c:	60fb      	str	r3, [r7, #12]
 800544e:	e002      	b.n	8005456 <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8005450:	2300      	movs	r3, #0
 8005452:	653b      	str	r3, [r7, #80]	; 0x50
 8005454:	bf00      	nop
        }
      } while (v);
 8005456:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005458:	2b00      	cmp	r3, #0
 800545a:	d1b0      	bne.n	80053be <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 800545c:	2300      	movs	r3, #0
 800545e:	647b      	str	r3, [r7, #68]	; 0x44
      do {
        c = *sFormat;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	781b      	ldrb	r3, [r3, #0]
 8005464:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if ((c < '0') || (c > '9')) {
 8005468:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800546c:	2b2f      	cmp	r3, #47	; 0x2f
 800546e:	d912      	bls.n	8005496 <_VPrintTarget+0x13a>
 8005470:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005474:	2b39      	cmp	r3, #57	; 0x39
 8005476:	d80e      	bhi.n	8005496 <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	3301      	adds	r3, #1
 800547c:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 800547e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005480:	4613      	mov	r3, r2
 8005482:	009b      	lsls	r3, r3, #2
 8005484:	4413      	add	r3, r2
 8005486:	005b      	lsls	r3, r3, #1
 8005488:	461a      	mov	r2, r3
 800548a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800548e:	4413      	add	r3, r2
 8005490:	3b30      	subs	r3, #48	; 0x30
 8005492:	647b      	str	r3, [r7, #68]	; 0x44
        c = *sFormat;
 8005494:	e7e4      	b.n	8005460 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 8005496:	2300      	movs	r3, #0
 8005498:	64fb      	str	r3, [r7, #76]	; 0x4c
      c = *sFormat;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	781b      	ldrb	r3, [r3, #0]
 800549e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      if (c == '.') {
 80054a2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80054a6:	2b2e      	cmp	r3, #46	; 0x2e
 80054a8:	d11d      	bne.n	80054e6 <_VPrintTarget+0x18a>
        sFormat++;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	3301      	adds	r3, #1
 80054ae:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	781b      	ldrb	r3, [r3, #0]
 80054b4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          if ((c < '0') || (c > '9')) {
 80054b8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80054bc:	2b2f      	cmp	r3, #47	; 0x2f
 80054be:	d912      	bls.n	80054e6 <_VPrintTarget+0x18a>
 80054c0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80054c4:	2b39      	cmp	r3, #57	; 0x39
 80054c6:	d80e      	bhi.n	80054e6 <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	3301      	adds	r3, #1
 80054cc:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 80054ce:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80054d0:	4613      	mov	r3, r2
 80054d2:	009b      	lsls	r3, r3, #2
 80054d4:	4413      	add	r3, r2
 80054d6:	005b      	lsls	r3, r3, #1
 80054d8:	461a      	mov	r2, r3
 80054da:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80054de:	4413      	add	r3, r2
 80054e0:	3b30      	subs	r3, #48	; 0x30
 80054e2:	64fb      	str	r3, [r7, #76]	; 0x4c
          c = *sFormat;
 80054e4:	e7e4      	b.n	80054b0 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	781b      	ldrb	r3, [r3, #0]
 80054ea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 80054ee:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80054f2:	2b6c      	cmp	r3, #108	; 0x6c
 80054f4:	d003      	beq.n	80054fe <_VPrintTarget+0x1a2>
 80054f6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80054fa:	2b68      	cmp	r3, #104	; 0x68
 80054fc:	d107      	bne.n	800550e <_VPrintTarget+0x1b2>
          c = *sFormat;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	781b      	ldrb	r3, [r3, #0]
 8005502:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          sFormat++;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	3301      	adds	r3, #1
 800550a:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 800550c:	e7ef      	b.n	80054ee <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 800550e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005512:	2b25      	cmp	r3, #37	; 0x25
 8005514:	f000 80b3 	beq.w	800567e <_VPrintTarget+0x322>
 8005518:	2b25      	cmp	r3, #37	; 0x25
 800551a:	f2c0 80b7 	blt.w	800568c <_VPrintTarget+0x330>
 800551e:	2b78      	cmp	r3, #120	; 0x78
 8005520:	f300 80b4 	bgt.w	800568c <_VPrintTarget+0x330>
 8005524:	2b58      	cmp	r3, #88	; 0x58
 8005526:	f2c0 80b1 	blt.w	800568c <_VPrintTarget+0x330>
 800552a:	3b58      	subs	r3, #88	; 0x58
 800552c:	2b20      	cmp	r3, #32
 800552e:	f200 80ad 	bhi.w	800568c <_VPrintTarget+0x330>
 8005532:	a201      	add	r2, pc, #4	; (adr r2, 8005538 <_VPrintTarget+0x1dc>)
 8005534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005538:	0800562f 	.word	0x0800562f
 800553c:	0800568d 	.word	0x0800568d
 8005540:	0800568d 	.word	0x0800568d
 8005544:	0800568d 	.word	0x0800568d
 8005548:	0800568d 	.word	0x0800568d
 800554c:	0800568d 	.word	0x0800568d
 8005550:	0800568d 	.word	0x0800568d
 8005554:	0800568d 	.word	0x0800568d
 8005558:	0800568d 	.word	0x0800568d
 800555c:	0800568d 	.word	0x0800568d
 8005560:	0800568d 	.word	0x0800568d
 8005564:	080055bd 	.word	0x080055bd
 8005568:	080055e3 	.word	0x080055e3
 800556c:	0800568d 	.word	0x0800568d
 8005570:	0800568d 	.word	0x0800568d
 8005574:	0800568d 	.word	0x0800568d
 8005578:	0800568d 	.word	0x0800568d
 800557c:	0800568d 	.word	0x0800568d
 8005580:	0800568d 	.word	0x0800568d
 8005584:	0800568d 	.word	0x0800568d
 8005588:	0800568d 	.word	0x0800568d
 800558c:	0800568d 	.word	0x0800568d
 8005590:	0800568d 	.word	0x0800568d
 8005594:	0800568d 	.word	0x0800568d
 8005598:	08005659 	.word	0x08005659
 800559c:	0800568d 	.word	0x0800568d
 80055a0:	0800568d 	.word	0x0800568d
 80055a4:	0800568d 	.word	0x0800568d
 80055a8:	0800568d 	.word	0x0800568d
 80055ac:	08005609 	.word	0x08005609
 80055b0:	0800568d 	.word	0x0800568d
 80055b4:	0800568d 	.word	0x0800568d
 80055b8:	0800562f 	.word	0x0800562f
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	1d19      	adds	r1, r3, #4
 80055c2:	687a      	ldr	r2, [r7, #4]
 80055c4:	6011      	str	r1, [r2, #0]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	653b      	str	r3, [r7, #80]	; 0x50
        c0 = (char)v;
 80055ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        _StoreChar(&BufferDesc, c0);
 80055d0:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80055d4:	f107 0314 	add.w	r3, r7, #20
 80055d8:	4611      	mov	r1, r2
 80055da:	4618      	mov	r0, r3
 80055dc:	f7ff fd1c 	bl	8005018 <_StoreChar>
        break;
 80055e0:	e055      	b.n	800568e <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	1d19      	adds	r1, r3, #4
 80055e8:	687a      	ldr	r2, [r7, #4]
 80055ea:	6011      	str	r1, [r2, #0]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 80055f0:	f107 0014 	add.w	r0, r7, #20
 80055f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80055f6:	9301      	str	r3, [sp, #4]
 80055f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80055fa:	9300      	str	r3, [sp, #0]
 80055fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055fe:	220a      	movs	r2, #10
 8005600:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005602:	f7ff fe1b 	bl	800523c <_PrintInt>
        break;
 8005606:	e042      	b.n	800568e <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	1d19      	adds	r1, r3, #4
 800560e:	687a      	ldr	r2, [r7, #4]
 8005610:	6011      	str	r1, [r2, #0]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8005616:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005618:	f107 0014 	add.w	r0, r7, #20
 800561c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800561e:	9301      	str	r3, [sp, #4]
 8005620:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005622:	9300      	str	r3, [sp, #0]
 8005624:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005626:	220a      	movs	r2, #10
 8005628:	f7ff fd72 	bl	8005110 <_PrintUnsigned>
        break;
 800562c:	e02f      	b.n	800568e <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	1d19      	adds	r1, r3, #4
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	6011      	str	r1, [r2, #0]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 800563c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800563e:	f107 0014 	add.w	r0, r7, #20
 8005642:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005644:	9301      	str	r3, [sp, #4]
 8005646:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005648:	9300      	str	r3, [sp, #0]
 800564a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800564c:	2210      	movs	r2, #16
 800564e:	f7ff fd5f 	bl	8005110 <_PrintUnsigned>
        break;
 8005652:	e01c      	b.n	800568e <_VPrintTarget+0x332>
 8005654:	2001a804 	.word	0x2001a804
      case 'p':
        v = va_arg(*pParamList, int);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	1d19      	adds	r1, r3, #4
 800565e:	687a      	ldr	r2, [r7, #4]
 8005660:	6011      	str	r1, [r2, #0]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8005666:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005668:	f107 0014 	add.w	r0, r7, #20
 800566c:	2300      	movs	r3, #0
 800566e:	9301      	str	r3, [sp, #4]
 8005670:	2308      	movs	r3, #8
 8005672:	9300      	str	r3, [sp, #0]
 8005674:	2308      	movs	r3, #8
 8005676:	2210      	movs	r2, #16
 8005678:	f7ff fd4a 	bl	8005110 <_PrintUnsigned>
        break;
 800567c:	e007      	b.n	800568e <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 800567e:	f107 0314 	add.w	r3, r7, #20
 8005682:	2125      	movs	r1, #37	; 0x25
 8005684:	4618      	mov	r0, r3
 8005686:	f7ff fcc7 	bl	8005018 <_StoreChar>
        break;
 800568a:	e000      	b.n	800568e <_VPrintTarget+0x332>
      default:
        break;
 800568c:	bf00      	nop
      }
      sFormat++;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	3301      	adds	r3, #1
 8005692:	60fb      	str	r3, [r7, #12]
 8005694:	e007      	b.n	80056a6 <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 8005696:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800569a:	f107 0314 	add.w	r3, r7, #20
 800569e:	4611      	mov	r1, r2
 80056a0:	4618      	mov	r0, r3
 80056a2:	f7ff fcb9 	bl	8005018 <_StoreChar>
    }
  } while (*sFormat);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	781b      	ldrb	r3, [r3, #0]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	f47f ae72 	bne.w	8005394 <_VPrintTarget+0x38>
 80056b0:	e000      	b.n	80056b4 <_VPrintTarget+0x358>
      break;
 80056b2:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 80056b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d041      	beq.n	800573e <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = BufferDesc.Cnt;
 80056ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056bc:	69fb      	ldr	r3, [r7, #28]
 80056be:	b2d2      	uxtb	r2, r2
 80056c0:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 80056c2:	69bb      	ldr	r3, [r7, #24]
 80056c4:	643b      	str	r3, [r7, #64]	; 0x40
 80056c6:	6a3b      	ldr	r3, [r7, #32]
 80056c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80056ca:	e00b      	b.n	80056e4 <_VPrintTarget+0x388>
 80056cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056ce:	b2da      	uxtb	r2, r3
 80056d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056d2:	1c59      	adds	r1, r3, #1
 80056d4:	6439      	str	r1, [r7, #64]	; 0x40
 80056d6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80056da:	b2d2      	uxtb	r2, r2
 80056dc:	701a      	strb	r2, [r3, #0]
 80056de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056e0:	09db      	lsrs	r3, r3, #7
 80056e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80056e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056e6:	2b7f      	cmp	r3, #127	; 0x7f
 80056e8:	d8f0      	bhi.n	80056cc <_VPrintTarget+0x370>
 80056ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056ec:	1c5a      	adds	r2, r3, #1
 80056ee:	643a      	str	r2, [r7, #64]	; 0x40
 80056f0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80056f2:	b2d2      	uxtb	r2, r2
 80056f4:	701a      	strb	r2, [r3, #0]
 80056f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056f8:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 80056fa:	69bb      	ldr	r3, [r7, #24]
 80056fc:	63bb      	str	r3, [r7, #56]	; 0x38
 80056fe:	2300      	movs	r3, #0
 8005700:	637b      	str	r3, [r7, #52]	; 0x34
 8005702:	e00b      	b.n	800571c <_VPrintTarget+0x3c0>
 8005704:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005706:	b2da      	uxtb	r2, r3
 8005708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800570a:	1c59      	adds	r1, r3, #1
 800570c:	63b9      	str	r1, [r7, #56]	; 0x38
 800570e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005712:	b2d2      	uxtb	r2, r2
 8005714:	701a      	strb	r2, [r3, #0]
 8005716:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005718:	09db      	lsrs	r3, r3, #7
 800571a:	637b      	str	r3, [r7, #52]	; 0x34
 800571c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800571e:	2b7f      	cmp	r3, #127	; 0x7f
 8005720:	d8f0      	bhi.n	8005704 <_VPrintTarget+0x3a8>
 8005722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005724:	1c5a      	adds	r2, r3, #1
 8005726:	63ba      	str	r2, [r7, #56]	; 0x38
 8005728:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800572a:	b2d2      	uxtb	r2, r2
 800572c:	701a      	strb	r2, [r3, #0]
 800572e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005730:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005732:	69fb      	ldr	r3, [r7, #28]
 8005734:	69b9      	ldr	r1, [r7, #24]
 8005736:	221a      	movs	r2, #26
 8005738:	4618      	mov	r0, r3
 800573a:	f7ff fb87 	bl	8004e4c <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 800573e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005740:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8005744:	bf00      	nop
 8005746:	3758      	adds	r7, #88	; 0x58
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}

0800574c <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800574c:	b580      	push	{r7, lr}
 800574e:	b086      	sub	sp, #24
 8005750:	af02      	add	r7, sp, #8
 8005752:	60f8      	str	r0, [r7, #12]
 8005754:	60b9      	str	r1, [r7, #8]
 8005756:	607a      	str	r2, [r7, #4]
 8005758:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800575a:	2300      	movs	r3, #0
 800575c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005760:	4917      	ldr	r1, [pc, #92]	; (80057c0 <SEGGER_SYSVIEW_Init+0x74>)
 8005762:	4818      	ldr	r0, [pc, #96]	; (80057c4 <SEGGER_SYSVIEW_Init+0x78>)
 8005764:	f7ff f940 	bl	80049e8 <SEGGER_RTT_AllocUpBuffer>
 8005768:	4603      	mov	r3, r0
 800576a:	b2da      	uxtb	r2, r3
 800576c:	4b16      	ldr	r3, [pc, #88]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 800576e:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8005770:	4b15      	ldr	r3, [pc, #84]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 8005772:	785a      	ldrb	r2, [r3, #1]
 8005774:	4b14      	ldr	r3, [pc, #80]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 8005776:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005778:	4b13      	ldr	r3, [pc, #76]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 800577a:	7e1b      	ldrb	r3, [r3, #24]
 800577c:	4618      	mov	r0, r3
 800577e:	2300      	movs	r3, #0
 8005780:	9300      	str	r3, [sp, #0]
 8005782:	2308      	movs	r3, #8
 8005784:	4a11      	ldr	r2, [pc, #68]	; (80057cc <SEGGER_SYSVIEW_Init+0x80>)
 8005786:	490f      	ldr	r1, [pc, #60]	; (80057c4 <SEGGER_SYSVIEW_Init+0x78>)
 8005788:	f7ff f9b2 	bl	8004af0 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800578c:	4b0e      	ldr	r3, [pc, #56]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 800578e:	2200      	movs	r2, #0
 8005790:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005792:	4b0f      	ldr	r3, [pc, #60]	; (80057d0 <SEGGER_SYSVIEW_Init+0x84>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a0c      	ldr	r2, [pc, #48]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 8005798:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800579a:	4a0b      	ldr	r2, [pc, #44]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 80057a0:	4a09      	ldr	r2, [pc, #36]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 80057a6:	4a08      	ldr	r2, [pc, #32]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 80057ac:	4a06      	ldr	r2, [pc, #24]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 80057b2:	4b05      	ldr	r3, [pc, #20]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 80057b4:	2200      	movs	r2, #0
 80057b6:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 80057b8:	bf00      	nop
 80057ba:	3710      	adds	r7, #16
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}
 80057c0:	200197cc 	.word	0x200197cc
 80057c4:	080071fc 	.word	0x080071fc
 80057c8:	2001a7d4 	.word	0x2001a7d4
 80057cc:	2001a7cc 	.word	0x2001a7cc
 80057d0:	e0001004 	.word	0xe0001004

080057d4 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 80057d4:	b480      	push	{r7}
 80057d6:	b083      	sub	sp, #12
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 80057dc:	4a04      	ldr	r2, [pc, #16]	; (80057f0 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6113      	str	r3, [r2, #16]
}
 80057e2:	bf00      	nop
 80057e4:	370c      	adds	r7, #12
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr
 80057ee:	bf00      	nop
 80057f0:	2001a7d4 	.word	0x2001a7d4

080057f4 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b084      	sub	sp, #16
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80057fc:	f3ef 8311 	mrs	r3, BASEPRI
 8005800:	f04f 0120 	mov.w	r1, #32
 8005804:	f381 8811 	msr	BASEPRI, r1
 8005808:	60fb      	str	r3, [r7, #12]
 800580a:	4808      	ldr	r0, [pc, #32]	; (800582c <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800580c:	f7ff fa2d 	bl	8004c6a <_PreparePacket>
 8005810:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	68b9      	ldr	r1, [r7, #8]
 8005816:	68b8      	ldr	r0, [r7, #8]
 8005818:	f7ff fb18 	bl	8004e4c <_SendPacket>
  RECORD_END();
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f383 8811 	msr	BASEPRI, r3
}
 8005822:	bf00      	nop
 8005824:	3710      	adds	r7, #16
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	2001a804 	.word	0x2001a804

08005830 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8005830:	b580      	push	{r7, lr}
 8005832:	b088      	sub	sp, #32
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
 8005838:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800583a:	f3ef 8311 	mrs	r3, BASEPRI
 800583e:	f04f 0120 	mov.w	r1, #32
 8005842:	f381 8811 	msr	BASEPRI, r1
 8005846:	617b      	str	r3, [r7, #20]
 8005848:	4816      	ldr	r0, [pc, #88]	; (80058a4 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800584a:	f7ff fa0e 	bl	8004c6a <_PreparePacket>
 800584e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	61fb      	str	r3, [r7, #28]
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	61bb      	str	r3, [r7, #24]
 800585c:	e00b      	b.n	8005876 <SEGGER_SYSVIEW_RecordU32+0x46>
 800585e:	69bb      	ldr	r3, [r7, #24]
 8005860:	b2da      	uxtb	r2, r3
 8005862:	69fb      	ldr	r3, [r7, #28]
 8005864:	1c59      	adds	r1, r3, #1
 8005866:	61f9      	str	r1, [r7, #28]
 8005868:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800586c:	b2d2      	uxtb	r2, r2
 800586e:	701a      	strb	r2, [r3, #0]
 8005870:	69bb      	ldr	r3, [r7, #24]
 8005872:	09db      	lsrs	r3, r3, #7
 8005874:	61bb      	str	r3, [r7, #24]
 8005876:	69bb      	ldr	r3, [r7, #24]
 8005878:	2b7f      	cmp	r3, #127	; 0x7f
 800587a:	d8f0      	bhi.n	800585e <SEGGER_SYSVIEW_RecordU32+0x2e>
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	1c5a      	adds	r2, r3, #1
 8005880:	61fa      	str	r2, [r7, #28]
 8005882:	69ba      	ldr	r2, [r7, #24]
 8005884:	b2d2      	uxtb	r2, r2
 8005886:	701a      	strb	r2, [r3, #0]
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800588c:	687a      	ldr	r2, [r7, #4]
 800588e:	68f9      	ldr	r1, [r7, #12]
 8005890:	6938      	ldr	r0, [r7, #16]
 8005892:	f7ff fadb 	bl	8004e4c <_SendPacket>
  RECORD_END();
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	f383 8811 	msr	BASEPRI, r3
}
 800589c:	bf00      	nop
 800589e:	3720      	adds	r7, #32
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}
 80058a4:	2001a804 	.word	0x2001a804

080058a8 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b08c      	sub	sp, #48	; 0x30
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	60b9      	str	r1, [r7, #8]
 80058b2:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80058b4:	f3ef 8311 	mrs	r3, BASEPRI
 80058b8:	f04f 0120 	mov.w	r1, #32
 80058bc:	f381 8811 	msr	BASEPRI, r1
 80058c0:	61fb      	str	r3, [r7, #28]
 80058c2:	4825      	ldr	r0, [pc, #148]	; (8005958 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80058c4:	f7ff f9d1 	bl	8004c6a <_PreparePacket>
 80058c8:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80058ca:	69bb      	ldr	r3, [r7, #24]
 80058cc:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80058d6:	e00b      	b.n	80058f0 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80058d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058da:	b2da      	uxtb	r2, r3
 80058dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058de:	1c59      	adds	r1, r3, #1
 80058e0:	62f9      	str	r1, [r7, #44]	; 0x2c
 80058e2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80058e6:	b2d2      	uxtb	r2, r2
 80058e8:	701a      	strb	r2, [r3, #0]
 80058ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ec:	09db      	lsrs	r3, r3, #7
 80058ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80058f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058f2:	2b7f      	cmp	r3, #127	; 0x7f
 80058f4:	d8f0      	bhi.n	80058d8 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80058f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058f8:	1c5a      	adds	r2, r3, #1
 80058fa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80058fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80058fe:	b2d2      	uxtb	r2, r2
 8005900:	701a      	strb	r2, [r3, #0]
 8005902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005904:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	627b      	str	r3, [r7, #36]	; 0x24
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	623b      	str	r3, [r7, #32]
 800590e:	e00b      	b.n	8005928 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8005910:	6a3b      	ldr	r3, [r7, #32]
 8005912:	b2da      	uxtb	r2, r3
 8005914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005916:	1c59      	adds	r1, r3, #1
 8005918:	6279      	str	r1, [r7, #36]	; 0x24
 800591a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800591e:	b2d2      	uxtb	r2, r2
 8005920:	701a      	strb	r2, [r3, #0]
 8005922:	6a3b      	ldr	r3, [r7, #32]
 8005924:	09db      	lsrs	r3, r3, #7
 8005926:	623b      	str	r3, [r7, #32]
 8005928:	6a3b      	ldr	r3, [r7, #32]
 800592a:	2b7f      	cmp	r3, #127	; 0x7f
 800592c:	d8f0      	bhi.n	8005910 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800592e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005930:	1c5a      	adds	r2, r3, #1
 8005932:	627a      	str	r2, [r7, #36]	; 0x24
 8005934:	6a3a      	ldr	r2, [r7, #32]
 8005936:	b2d2      	uxtb	r2, r2
 8005938:	701a      	strb	r2, [r3, #0]
 800593a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800593c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800593e:	68fa      	ldr	r2, [r7, #12]
 8005940:	6979      	ldr	r1, [r7, #20]
 8005942:	69b8      	ldr	r0, [r7, #24]
 8005944:	f7ff fa82 	bl	8004e4c <_SendPacket>
  RECORD_END();
 8005948:	69fb      	ldr	r3, [r7, #28]
 800594a:	f383 8811 	msr	BASEPRI, r3
}
 800594e:	bf00      	nop
 8005950:	3730      	adds	r7, #48	; 0x30
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}
 8005956:	bf00      	nop
 8005958:	2001a804 	.word	0x2001a804

0800595c <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 800595c:	b580      	push	{r7, lr}
 800595e:	b08e      	sub	sp, #56	; 0x38
 8005960:	af00      	add	r7, sp, #0
 8005962:	60f8      	str	r0, [r7, #12]
 8005964:	60b9      	str	r1, [r7, #8]
 8005966:	607a      	str	r2, [r7, #4]
 8005968:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 800596a:	f3ef 8311 	mrs	r3, BASEPRI
 800596e:	f04f 0120 	mov.w	r1, #32
 8005972:	f381 8811 	msr	BASEPRI, r1
 8005976:	61fb      	str	r3, [r7, #28]
 8005978:	4832      	ldr	r0, [pc, #200]	; (8005a44 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 800597a:	f7ff f976 	bl	8004c6a <_PreparePacket>
 800597e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005980:	69bb      	ldr	r3, [r7, #24]
 8005982:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	637b      	str	r3, [r7, #52]	; 0x34
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	633b      	str	r3, [r7, #48]	; 0x30
 800598c:	e00b      	b.n	80059a6 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 800598e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005990:	b2da      	uxtb	r2, r3
 8005992:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005994:	1c59      	adds	r1, r3, #1
 8005996:	6379      	str	r1, [r7, #52]	; 0x34
 8005998:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800599c:	b2d2      	uxtb	r2, r2
 800599e:	701a      	strb	r2, [r3, #0]
 80059a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059a2:	09db      	lsrs	r3, r3, #7
 80059a4:	633b      	str	r3, [r7, #48]	; 0x30
 80059a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059a8:	2b7f      	cmp	r3, #127	; 0x7f
 80059aa:	d8f0      	bhi.n	800598e <SEGGER_SYSVIEW_RecordU32x3+0x32>
 80059ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059ae:	1c5a      	adds	r2, r3, #1
 80059b0:	637a      	str	r2, [r7, #52]	; 0x34
 80059b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059b4:	b2d2      	uxtb	r2, r2
 80059b6:	701a      	strb	r2, [r3, #0]
 80059b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059ba:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80059c4:	e00b      	b.n	80059de <SEGGER_SYSVIEW_RecordU32x3+0x82>
 80059c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059c8:	b2da      	uxtb	r2, r3
 80059ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059cc:	1c59      	adds	r1, r3, #1
 80059ce:	62f9      	str	r1, [r7, #44]	; 0x2c
 80059d0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80059d4:	b2d2      	uxtb	r2, r2
 80059d6:	701a      	strb	r2, [r3, #0]
 80059d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059da:	09db      	lsrs	r3, r3, #7
 80059dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80059de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059e0:	2b7f      	cmp	r3, #127	; 0x7f
 80059e2:	d8f0      	bhi.n	80059c6 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 80059e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059e6:	1c5a      	adds	r2, r3, #1
 80059e8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059ec:	b2d2      	uxtb	r2, r2
 80059ee:	701a      	strb	r2, [r3, #0]
 80059f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059f2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	627b      	str	r3, [r7, #36]	; 0x24
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	623b      	str	r3, [r7, #32]
 80059fc:	e00b      	b.n	8005a16 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 80059fe:	6a3b      	ldr	r3, [r7, #32]
 8005a00:	b2da      	uxtb	r2, r3
 8005a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a04:	1c59      	adds	r1, r3, #1
 8005a06:	6279      	str	r1, [r7, #36]	; 0x24
 8005a08:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a0c:	b2d2      	uxtb	r2, r2
 8005a0e:	701a      	strb	r2, [r3, #0]
 8005a10:	6a3b      	ldr	r3, [r7, #32]
 8005a12:	09db      	lsrs	r3, r3, #7
 8005a14:	623b      	str	r3, [r7, #32]
 8005a16:	6a3b      	ldr	r3, [r7, #32]
 8005a18:	2b7f      	cmp	r3, #127	; 0x7f
 8005a1a:	d8f0      	bhi.n	80059fe <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8005a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a1e:	1c5a      	adds	r2, r3, #1
 8005a20:	627a      	str	r2, [r7, #36]	; 0x24
 8005a22:	6a3a      	ldr	r2, [r7, #32]
 8005a24:	b2d2      	uxtb	r2, r2
 8005a26:	701a      	strb	r2, [r3, #0]
 8005a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a2a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005a2c:	68fa      	ldr	r2, [r7, #12]
 8005a2e:	6979      	ldr	r1, [r7, #20]
 8005a30:	69b8      	ldr	r0, [r7, #24]
 8005a32:	f7ff fa0b 	bl	8004e4c <_SendPacket>
  RECORD_END();
 8005a36:	69fb      	ldr	r3, [r7, #28]
 8005a38:	f383 8811 	msr	BASEPRI, r3
}
 8005a3c:	bf00      	nop
 8005a3e:	3738      	adds	r7, #56	; 0x38
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}
 8005a44:	2001a804 	.word	0x2001a804

08005a48 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b090      	sub	sp, #64	; 0x40
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	60b9      	str	r1, [r7, #8]
 8005a52:	607a      	str	r2, [r7, #4]
 8005a54:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005a56:	f3ef 8311 	mrs	r3, BASEPRI
 8005a5a:	f04f 0120 	mov.w	r1, #32
 8005a5e:	f381 8811 	msr	BASEPRI, r1
 8005a62:	61fb      	str	r3, [r7, #28]
 8005a64:	4840      	ldr	r0, [pc, #256]	; (8005b68 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8005a66:	f7ff f900 	bl	8004c6a <_PreparePacket>
 8005a6a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005a6c:	69bb      	ldr	r3, [r7, #24]
 8005a6e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	63bb      	str	r3, [r7, #56]	; 0x38
 8005a78:	e00b      	b.n	8005a92 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8005a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a7c:	b2da      	uxtb	r2, r3
 8005a7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a80:	1c59      	adds	r1, r3, #1
 8005a82:	63f9      	str	r1, [r7, #60]	; 0x3c
 8005a84:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a88:	b2d2      	uxtb	r2, r2
 8005a8a:	701a      	strb	r2, [r3, #0]
 8005a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a8e:	09db      	lsrs	r3, r3, #7
 8005a90:	63bb      	str	r3, [r7, #56]	; 0x38
 8005a92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a94:	2b7f      	cmp	r3, #127	; 0x7f
 8005a96:	d8f0      	bhi.n	8005a7a <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8005a98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a9a:	1c5a      	adds	r2, r3, #1
 8005a9c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005a9e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005aa0:	b2d2      	uxtb	r2, r2
 8005aa2:	701a      	strb	r2, [r3, #0]
 8005aa4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005aa6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	637b      	str	r3, [r7, #52]	; 0x34
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	633b      	str	r3, [r7, #48]	; 0x30
 8005ab0:	e00b      	b.n	8005aca <SEGGER_SYSVIEW_RecordU32x4+0x82>
 8005ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ab4:	b2da      	uxtb	r2, r3
 8005ab6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ab8:	1c59      	adds	r1, r3, #1
 8005aba:	6379      	str	r1, [r7, #52]	; 0x34
 8005abc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ac0:	b2d2      	uxtb	r2, r2
 8005ac2:	701a      	strb	r2, [r3, #0]
 8005ac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ac6:	09db      	lsrs	r3, r3, #7
 8005ac8:	633b      	str	r3, [r7, #48]	; 0x30
 8005aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005acc:	2b7f      	cmp	r3, #127	; 0x7f
 8005ace:	d8f0      	bhi.n	8005ab2 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8005ad0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ad2:	1c5a      	adds	r2, r3, #1
 8005ad4:	637a      	str	r2, [r7, #52]	; 0x34
 8005ad6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ad8:	b2d2      	uxtb	r2, r2
 8005ada:	701a      	strb	r2, [r3, #0]
 8005adc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ade:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ae8:	e00b      	b.n	8005b02 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8005aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aec:	b2da      	uxtb	r2, r3
 8005aee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005af0:	1c59      	adds	r1, r3, #1
 8005af2:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005af4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005af8:	b2d2      	uxtb	r2, r2
 8005afa:	701a      	strb	r2, [r3, #0]
 8005afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005afe:	09db      	lsrs	r3, r3, #7
 8005b00:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b04:	2b7f      	cmp	r3, #127	; 0x7f
 8005b06:	d8f0      	bhi.n	8005aea <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8005b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b0a:	1c5a      	adds	r2, r3, #1
 8005b0c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b10:	b2d2      	uxtb	r2, r2
 8005b12:	701a      	strb	r2, [r3, #0]
 8005b14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b16:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	627b      	str	r3, [r7, #36]	; 0x24
 8005b1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b1e:	623b      	str	r3, [r7, #32]
 8005b20:	e00b      	b.n	8005b3a <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8005b22:	6a3b      	ldr	r3, [r7, #32]
 8005b24:	b2da      	uxtb	r2, r3
 8005b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b28:	1c59      	adds	r1, r3, #1
 8005b2a:	6279      	str	r1, [r7, #36]	; 0x24
 8005b2c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b30:	b2d2      	uxtb	r2, r2
 8005b32:	701a      	strb	r2, [r3, #0]
 8005b34:	6a3b      	ldr	r3, [r7, #32]
 8005b36:	09db      	lsrs	r3, r3, #7
 8005b38:	623b      	str	r3, [r7, #32]
 8005b3a:	6a3b      	ldr	r3, [r7, #32]
 8005b3c:	2b7f      	cmp	r3, #127	; 0x7f
 8005b3e:	d8f0      	bhi.n	8005b22 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8005b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b42:	1c5a      	adds	r2, r3, #1
 8005b44:	627a      	str	r2, [r7, #36]	; 0x24
 8005b46:	6a3a      	ldr	r2, [r7, #32]
 8005b48:	b2d2      	uxtb	r2, r2
 8005b4a:	701a      	strb	r2, [r3, #0]
 8005b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b4e:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	6979      	ldr	r1, [r7, #20]
 8005b54:	69b8      	ldr	r0, [r7, #24]
 8005b56:	f7ff f979 	bl	8004e4c <_SendPacket>
  RECORD_END();
 8005b5a:	69fb      	ldr	r3, [r7, #28]
 8005b5c:	f383 8811 	msr	BASEPRI, r3
}
 8005b60:	bf00      	nop
 8005b62:	3740      	adds	r7, #64	; 0x40
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}
 8005b68:	2001a804 	.word	0x2001a804

08005b6c <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b08c      	sub	sp, #48	; 0x30
 8005b70:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8005b72:	4b58      	ldr	r3, [pc, #352]	; (8005cd4 <SEGGER_SYSVIEW_Start+0x168>)
 8005b74:	2201      	movs	r2, #1
 8005b76:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8005b78:	f3ef 8311 	mrs	r3, BASEPRI
 8005b7c:	f04f 0120 	mov.w	r1, #32
 8005b80:	f381 8811 	msr	BASEPRI, r1
 8005b84:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8005b86:	4b53      	ldr	r3, [pc, #332]	; (8005cd4 <SEGGER_SYSVIEW_Start+0x168>)
 8005b88:	785b      	ldrb	r3, [r3, #1]
 8005b8a:	220a      	movs	r2, #10
 8005b8c:	4952      	ldr	r1, [pc, #328]	; (8005cd8 <SEGGER_SYSVIEW_Start+0x16c>)
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f7fa fb1e 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8005b9a:	200a      	movs	r0, #10
 8005b9c:	f7ff fe2a 	bl	80057f4 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005ba0:	f3ef 8311 	mrs	r3, BASEPRI
 8005ba4:	f04f 0120 	mov.w	r1, #32
 8005ba8:	f381 8811 	msr	BASEPRI, r1
 8005bac:	60bb      	str	r3, [r7, #8]
 8005bae:	484b      	ldr	r0, [pc, #300]	; (8005cdc <SEGGER_SYSVIEW_Start+0x170>)
 8005bb0:	f7ff f85b 	bl	8004c6a <_PreparePacket>
 8005bb4:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bbe:	4b45      	ldr	r3, [pc, #276]	; (8005cd4 <SEGGER_SYSVIEW_Start+0x168>)
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bc4:	e00b      	b.n	8005bde <SEGGER_SYSVIEW_Start+0x72>
 8005bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bc8:	b2da      	uxtb	r2, r3
 8005bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bcc:	1c59      	adds	r1, r3, #1
 8005bce:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005bd0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005bd4:	b2d2      	uxtb	r2, r2
 8005bd6:	701a      	strb	r2, [r3, #0]
 8005bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bda:	09db      	lsrs	r3, r3, #7
 8005bdc:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005be0:	2b7f      	cmp	r3, #127	; 0x7f
 8005be2:	d8f0      	bhi.n	8005bc6 <SEGGER_SYSVIEW_Start+0x5a>
 8005be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005be6:	1c5a      	adds	r2, r3, #1
 8005be8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005bea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005bec:	b2d2      	uxtb	r2, r2
 8005bee:	701a      	strb	r2, [r3, #0]
 8005bf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bf2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	627b      	str	r3, [r7, #36]	; 0x24
 8005bf8:	4b36      	ldr	r3, [pc, #216]	; (8005cd4 <SEGGER_SYSVIEW_Start+0x168>)
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	623b      	str	r3, [r7, #32]
 8005bfe:	e00b      	b.n	8005c18 <SEGGER_SYSVIEW_Start+0xac>
 8005c00:	6a3b      	ldr	r3, [r7, #32]
 8005c02:	b2da      	uxtb	r2, r3
 8005c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c06:	1c59      	adds	r1, r3, #1
 8005c08:	6279      	str	r1, [r7, #36]	; 0x24
 8005c0a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c0e:	b2d2      	uxtb	r2, r2
 8005c10:	701a      	strb	r2, [r3, #0]
 8005c12:	6a3b      	ldr	r3, [r7, #32]
 8005c14:	09db      	lsrs	r3, r3, #7
 8005c16:	623b      	str	r3, [r7, #32]
 8005c18:	6a3b      	ldr	r3, [r7, #32]
 8005c1a:	2b7f      	cmp	r3, #127	; 0x7f
 8005c1c:	d8f0      	bhi.n	8005c00 <SEGGER_SYSVIEW_Start+0x94>
 8005c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c20:	1c5a      	adds	r2, r3, #1
 8005c22:	627a      	str	r2, [r7, #36]	; 0x24
 8005c24:	6a3a      	ldr	r2, [r7, #32]
 8005c26:	b2d2      	uxtb	r2, r2
 8005c28:	701a      	strb	r2, [r3, #0]
 8005c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c2c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	61fb      	str	r3, [r7, #28]
 8005c32:	4b28      	ldr	r3, [pc, #160]	; (8005cd4 <SEGGER_SYSVIEW_Start+0x168>)
 8005c34:	691b      	ldr	r3, [r3, #16]
 8005c36:	61bb      	str	r3, [r7, #24]
 8005c38:	e00b      	b.n	8005c52 <SEGGER_SYSVIEW_Start+0xe6>
 8005c3a:	69bb      	ldr	r3, [r7, #24]
 8005c3c:	b2da      	uxtb	r2, r3
 8005c3e:	69fb      	ldr	r3, [r7, #28]
 8005c40:	1c59      	adds	r1, r3, #1
 8005c42:	61f9      	str	r1, [r7, #28]
 8005c44:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c48:	b2d2      	uxtb	r2, r2
 8005c4a:	701a      	strb	r2, [r3, #0]
 8005c4c:	69bb      	ldr	r3, [r7, #24]
 8005c4e:	09db      	lsrs	r3, r3, #7
 8005c50:	61bb      	str	r3, [r7, #24]
 8005c52:	69bb      	ldr	r3, [r7, #24]
 8005c54:	2b7f      	cmp	r3, #127	; 0x7f
 8005c56:	d8f0      	bhi.n	8005c3a <SEGGER_SYSVIEW_Start+0xce>
 8005c58:	69fb      	ldr	r3, [r7, #28]
 8005c5a:	1c5a      	adds	r2, r3, #1
 8005c5c:	61fa      	str	r2, [r7, #28]
 8005c5e:	69ba      	ldr	r2, [r7, #24]
 8005c60:	b2d2      	uxtb	r2, r2
 8005c62:	701a      	strb	r2, [r3, #0]
 8005c64:	69fb      	ldr	r3, [r7, #28]
 8005c66:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	617b      	str	r3, [r7, #20]
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	613b      	str	r3, [r7, #16]
 8005c70:	e00b      	b.n	8005c8a <SEGGER_SYSVIEW_Start+0x11e>
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	b2da      	uxtb	r2, r3
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	1c59      	adds	r1, r3, #1
 8005c7a:	6179      	str	r1, [r7, #20]
 8005c7c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c80:	b2d2      	uxtb	r2, r2
 8005c82:	701a      	strb	r2, [r3, #0]
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	09db      	lsrs	r3, r3, #7
 8005c88:	613b      	str	r3, [r7, #16]
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	2b7f      	cmp	r3, #127	; 0x7f
 8005c8e:	d8f0      	bhi.n	8005c72 <SEGGER_SYSVIEW_Start+0x106>
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	1c5a      	adds	r2, r3, #1
 8005c94:	617a      	str	r2, [r7, #20]
 8005c96:	693a      	ldr	r2, [r7, #16]
 8005c98:	b2d2      	uxtb	r2, r2
 8005c9a:	701a      	strb	r2, [r3, #0]
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005ca0:	2218      	movs	r2, #24
 8005ca2:	6839      	ldr	r1, [r7, #0]
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f7ff f8d1 	bl	8004e4c <_SendPacket>
      RECORD_END();
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005cb0:	4b08      	ldr	r3, [pc, #32]	; (8005cd4 <SEGGER_SYSVIEW_Start+0x168>)
 8005cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d002      	beq.n	8005cbe <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8005cb8:	4b06      	ldr	r3, [pc, #24]	; (8005cd4 <SEGGER_SYSVIEW_Start+0x168>)
 8005cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cbc:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8005cbe:	f000 f9eb 	bl	8006098 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8005cc2:	f000 f9b1 	bl	8006028 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8005cc6:	f000 fc83 	bl	80065d0 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8005cca:	bf00      	nop
 8005ccc:	3730      	adds	r7, #48	; 0x30
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}
 8005cd2:	bf00      	nop
 8005cd4:	2001a7d4 	.word	0x2001a7d4
 8005cd8:	08007224 	.word	0x08007224
 8005cdc:	2001a804 	.word	0x2001a804

08005ce0 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b082      	sub	sp, #8
 8005ce4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005ce6:	f3ef 8311 	mrs	r3, BASEPRI
 8005cea:	f04f 0120 	mov.w	r1, #32
 8005cee:	f381 8811 	msr	BASEPRI, r1
 8005cf2:	607b      	str	r3, [r7, #4]
 8005cf4:	480b      	ldr	r0, [pc, #44]	; (8005d24 <SEGGER_SYSVIEW_Stop+0x44>)
 8005cf6:	f7fe ffb8 	bl	8004c6a <_PreparePacket>
 8005cfa:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8005cfc:	4b0a      	ldr	r3, [pc, #40]	; (8005d28 <SEGGER_SYSVIEW_Stop+0x48>)
 8005cfe:	781b      	ldrb	r3, [r3, #0]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d007      	beq.n	8005d14 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8005d04:	220b      	movs	r2, #11
 8005d06:	6839      	ldr	r1, [r7, #0]
 8005d08:	6838      	ldr	r0, [r7, #0]
 8005d0a:	f7ff f89f 	bl	8004e4c <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8005d0e:	4b06      	ldr	r3, [pc, #24]	; (8005d28 <SEGGER_SYSVIEW_Stop+0x48>)
 8005d10:	2200      	movs	r2, #0
 8005d12:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	f383 8811 	msr	BASEPRI, r3
}
 8005d1a:	bf00      	nop
 8005d1c:	3708      	adds	r7, #8
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}
 8005d22:	bf00      	nop
 8005d24:	2001a804 	.word	0x2001a804
 8005d28:	2001a7d4 	.word	0x2001a7d4

08005d2c <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b08c      	sub	sp, #48	; 0x30
 8005d30:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005d32:	f3ef 8311 	mrs	r3, BASEPRI
 8005d36:	f04f 0120 	mov.w	r1, #32
 8005d3a:	f381 8811 	msr	BASEPRI, r1
 8005d3e:	60fb      	str	r3, [r7, #12]
 8005d40:	4845      	ldr	r0, [pc, #276]	; (8005e58 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8005d42:	f7fe ff92 	bl	8004c6a <_PreparePacket>
 8005d46:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d50:	4b42      	ldr	r3, [pc, #264]	; (8005e5c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d56:	e00b      	b.n	8005d70 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8005d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d5a:	b2da      	uxtb	r2, r3
 8005d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d5e:	1c59      	adds	r1, r3, #1
 8005d60:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005d62:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d66:	b2d2      	uxtb	r2, r2
 8005d68:	701a      	strb	r2, [r3, #0]
 8005d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d6c:	09db      	lsrs	r3, r3, #7
 8005d6e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d72:	2b7f      	cmp	r3, #127	; 0x7f
 8005d74:	d8f0      	bhi.n	8005d58 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8005d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d78:	1c5a      	adds	r2, r3, #1
 8005d7a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005d7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d7e:	b2d2      	uxtb	r2, r2
 8005d80:	701a      	strb	r2, [r3, #0]
 8005d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d84:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	627b      	str	r3, [r7, #36]	; 0x24
 8005d8a:	4b34      	ldr	r3, [pc, #208]	; (8005e5c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	623b      	str	r3, [r7, #32]
 8005d90:	e00b      	b.n	8005daa <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8005d92:	6a3b      	ldr	r3, [r7, #32]
 8005d94:	b2da      	uxtb	r2, r3
 8005d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d98:	1c59      	adds	r1, r3, #1
 8005d9a:	6279      	str	r1, [r7, #36]	; 0x24
 8005d9c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005da0:	b2d2      	uxtb	r2, r2
 8005da2:	701a      	strb	r2, [r3, #0]
 8005da4:	6a3b      	ldr	r3, [r7, #32]
 8005da6:	09db      	lsrs	r3, r3, #7
 8005da8:	623b      	str	r3, [r7, #32]
 8005daa:	6a3b      	ldr	r3, [r7, #32]
 8005dac:	2b7f      	cmp	r3, #127	; 0x7f
 8005dae:	d8f0      	bhi.n	8005d92 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8005db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005db2:	1c5a      	adds	r2, r3, #1
 8005db4:	627a      	str	r2, [r7, #36]	; 0x24
 8005db6:	6a3a      	ldr	r2, [r7, #32]
 8005db8:	b2d2      	uxtb	r2, r2
 8005dba:	701a      	strb	r2, [r3, #0]
 8005dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dbe:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	61fb      	str	r3, [r7, #28]
 8005dc4:	4b25      	ldr	r3, [pc, #148]	; (8005e5c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005dc6:	691b      	ldr	r3, [r3, #16]
 8005dc8:	61bb      	str	r3, [r7, #24]
 8005dca:	e00b      	b.n	8005de4 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8005dcc:	69bb      	ldr	r3, [r7, #24]
 8005dce:	b2da      	uxtb	r2, r3
 8005dd0:	69fb      	ldr	r3, [r7, #28]
 8005dd2:	1c59      	adds	r1, r3, #1
 8005dd4:	61f9      	str	r1, [r7, #28]
 8005dd6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005dda:	b2d2      	uxtb	r2, r2
 8005ddc:	701a      	strb	r2, [r3, #0]
 8005dde:	69bb      	ldr	r3, [r7, #24]
 8005de0:	09db      	lsrs	r3, r3, #7
 8005de2:	61bb      	str	r3, [r7, #24]
 8005de4:	69bb      	ldr	r3, [r7, #24]
 8005de6:	2b7f      	cmp	r3, #127	; 0x7f
 8005de8:	d8f0      	bhi.n	8005dcc <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8005dea:	69fb      	ldr	r3, [r7, #28]
 8005dec:	1c5a      	adds	r2, r3, #1
 8005dee:	61fa      	str	r2, [r7, #28]
 8005df0:	69ba      	ldr	r2, [r7, #24]
 8005df2:	b2d2      	uxtb	r2, r2
 8005df4:	701a      	strb	r2, [r3, #0]
 8005df6:	69fb      	ldr	r3, [r7, #28]
 8005df8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	617b      	str	r3, [r7, #20]
 8005dfe:	2300      	movs	r3, #0
 8005e00:	613b      	str	r3, [r7, #16]
 8005e02:	e00b      	b.n	8005e1c <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	b2da      	uxtb	r2, r3
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	1c59      	adds	r1, r3, #1
 8005e0c:	6179      	str	r1, [r7, #20]
 8005e0e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e12:	b2d2      	uxtb	r2, r2
 8005e14:	701a      	strb	r2, [r3, #0]
 8005e16:	693b      	ldr	r3, [r7, #16]
 8005e18:	09db      	lsrs	r3, r3, #7
 8005e1a:	613b      	str	r3, [r7, #16]
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	2b7f      	cmp	r3, #127	; 0x7f
 8005e20:	d8f0      	bhi.n	8005e04 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	1c5a      	adds	r2, r3, #1
 8005e26:	617a      	str	r2, [r7, #20]
 8005e28:	693a      	ldr	r2, [r7, #16]
 8005e2a:	b2d2      	uxtb	r2, r2
 8005e2c:	701a      	strb	r2, [r3, #0]
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005e32:	2218      	movs	r2, #24
 8005e34:	6879      	ldr	r1, [r7, #4]
 8005e36:	68b8      	ldr	r0, [r7, #8]
 8005e38:	f7ff f808 	bl	8004e4c <_SendPacket>
  RECORD_END();
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005e42:	4b06      	ldr	r3, [pc, #24]	; (8005e5c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d002      	beq.n	8005e50 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8005e4a:	4b04      	ldr	r3, [pc, #16]	; (8005e5c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e4e:	4798      	blx	r3
  }
}
 8005e50:	bf00      	nop
 8005e52:	3730      	adds	r7, #48	; 0x30
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}
 8005e58:	2001a804 	.word	0x2001a804
 8005e5c:	2001a7d4 	.word	0x2001a7d4

08005e60 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b092      	sub	sp, #72	; 0x48
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8005e68:	f3ef 8311 	mrs	r3, BASEPRI
 8005e6c:	f04f 0120 	mov.w	r1, #32
 8005e70:	f381 8811 	msr	BASEPRI, r1
 8005e74:	617b      	str	r3, [r7, #20]
 8005e76:	486a      	ldr	r0, [pc, #424]	; (8006020 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8005e78:	f7fe fef7 	bl	8004c6a <_PreparePacket>
 8005e7c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	647b      	str	r3, [r7, #68]	; 0x44
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	4b66      	ldr	r3, [pc, #408]	; (8006024 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005e8c:	691b      	ldr	r3, [r3, #16]
 8005e8e:	1ad3      	subs	r3, r2, r3
 8005e90:	643b      	str	r3, [r7, #64]	; 0x40
 8005e92:	e00b      	b.n	8005eac <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8005e94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e96:	b2da      	uxtb	r2, r3
 8005e98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e9a:	1c59      	adds	r1, r3, #1
 8005e9c:	6479      	str	r1, [r7, #68]	; 0x44
 8005e9e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ea2:	b2d2      	uxtb	r2, r2
 8005ea4:	701a      	strb	r2, [r3, #0]
 8005ea6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ea8:	09db      	lsrs	r3, r3, #7
 8005eaa:	643b      	str	r3, [r7, #64]	; 0x40
 8005eac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005eae:	2b7f      	cmp	r3, #127	; 0x7f
 8005eb0:	d8f0      	bhi.n	8005e94 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8005eb2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005eb4:	1c5a      	adds	r2, r3, #1
 8005eb6:	647a      	str	r2, [r7, #68]	; 0x44
 8005eb8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005eba:	b2d2      	uxtb	r2, r2
 8005ebc:	701a      	strb	r2, [r3, #0]
 8005ebe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ec0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	63bb      	str	r3, [r7, #56]	; 0x38
 8005ecc:	e00b      	b.n	8005ee6 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8005ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ed0:	b2da      	uxtb	r2, r3
 8005ed2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ed4:	1c59      	adds	r1, r3, #1
 8005ed6:	63f9      	str	r1, [r7, #60]	; 0x3c
 8005ed8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005edc:	b2d2      	uxtb	r2, r2
 8005ede:	701a      	strb	r2, [r3, #0]
 8005ee0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ee2:	09db      	lsrs	r3, r3, #7
 8005ee4:	63bb      	str	r3, [r7, #56]	; 0x38
 8005ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ee8:	2b7f      	cmp	r3, #127	; 0x7f
 8005eea:	d8f0      	bhi.n	8005ece <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8005eec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005eee:	1c5a      	adds	r2, r3, #1
 8005ef0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005ef2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ef4:	b2d2      	uxtb	r2, r2
 8005ef6:	701a      	strb	r2, [r3, #0]
 8005ef8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005efa:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	2220      	movs	r2, #32
 8005f02:	4619      	mov	r1, r3
 8005f04:	68f8      	ldr	r0, [r7, #12]
 8005f06:	f7fe fe63 	bl	8004bd0 <_EncodeStr>
 8005f0a:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8005f0c:	2209      	movs	r2, #9
 8005f0e:	68f9      	ldr	r1, [r7, #12]
 8005f10:	6938      	ldr	r0, [r7, #16]
 8005f12:	f7fe ff9b 	bl	8004e4c <_SendPacket>
  //
  pPayload = pPayloadStart;
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	637b      	str	r3, [r7, #52]	; 0x34
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	4b40      	ldr	r3, [pc, #256]	; (8006024 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005f24:	691b      	ldr	r3, [r3, #16]
 8005f26:	1ad3      	subs	r3, r2, r3
 8005f28:	633b      	str	r3, [r7, #48]	; 0x30
 8005f2a:	e00b      	b.n	8005f44 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8005f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f2e:	b2da      	uxtb	r2, r3
 8005f30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f32:	1c59      	adds	r1, r3, #1
 8005f34:	6379      	str	r1, [r7, #52]	; 0x34
 8005f36:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f3a:	b2d2      	uxtb	r2, r2
 8005f3c:	701a      	strb	r2, [r3, #0]
 8005f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f40:	09db      	lsrs	r3, r3, #7
 8005f42:	633b      	str	r3, [r7, #48]	; 0x30
 8005f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f46:	2b7f      	cmp	r3, #127	; 0x7f
 8005f48:	d8f0      	bhi.n	8005f2c <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8005f4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f4c:	1c5a      	adds	r2, r3, #1
 8005f4e:	637a      	str	r2, [r7, #52]	; 0x34
 8005f50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f52:	b2d2      	uxtb	r2, r2
 8005f54:	701a      	strb	r2, [r3, #0]
 8005f56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f58:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	68db      	ldr	r3, [r3, #12]
 8005f62:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f64:	e00b      	b.n	8005f7e <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8005f66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f68:	b2da      	uxtb	r2, r3
 8005f6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f6c:	1c59      	adds	r1, r3, #1
 8005f6e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005f70:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f74:	b2d2      	uxtb	r2, r2
 8005f76:	701a      	strb	r2, [r3, #0]
 8005f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f7a:	09db      	lsrs	r3, r3, #7
 8005f7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f80:	2b7f      	cmp	r3, #127	; 0x7f
 8005f82:	d8f0      	bhi.n	8005f66 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8005f84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f86:	1c5a      	adds	r2, r3, #1
 8005f88:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f8c:	b2d2      	uxtb	r2, r2
 8005f8e:	701a      	strb	r2, [r3, #0]
 8005f90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f92:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	627b      	str	r3, [r7, #36]	; 0x24
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	691b      	ldr	r3, [r3, #16]
 8005f9c:	623b      	str	r3, [r7, #32]
 8005f9e:	e00b      	b.n	8005fb8 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8005fa0:	6a3b      	ldr	r3, [r7, #32]
 8005fa2:	b2da      	uxtb	r2, r3
 8005fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa6:	1c59      	adds	r1, r3, #1
 8005fa8:	6279      	str	r1, [r7, #36]	; 0x24
 8005faa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005fae:	b2d2      	uxtb	r2, r2
 8005fb0:	701a      	strb	r2, [r3, #0]
 8005fb2:	6a3b      	ldr	r3, [r7, #32]
 8005fb4:	09db      	lsrs	r3, r3, #7
 8005fb6:	623b      	str	r3, [r7, #32]
 8005fb8:	6a3b      	ldr	r3, [r7, #32]
 8005fba:	2b7f      	cmp	r3, #127	; 0x7f
 8005fbc:	d8f0      	bhi.n	8005fa0 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8005fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc0:	1c5a      	adds	r2, r3, #1
 8005fc2:	627a      	str	r2, [r7, #36]	; 0x24
 8005fc4:	6a3a      	ldr	r2, [r7, #32]
 8005fc6:	b2d2      	uxtb	r2, r2
 8005fc8:	701a      	strb	r2, [r3, #0]
 8005fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fcc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	61fb      	str	r3, [r7, #28]
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	61bb      	str	r3, [r7, #24]
 8005fd6:	e00b      	b.n	8005ff0 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8005fd8:	69bb      	ldr	r3, [r7, #24]
 8005fda:	b2da      	uxtb	r2, r3
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	1c59      	adds	r1, r3, #1
 8005fe0:	61f9      	str	r1, [r7, #28]
 8005fe2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005fe6:	b2d2      	uxtb	r2, r2
 8005fe8:	701a      	strb	r2, [r3, #0]
 8005fea:	69bb      	ldr	r3, [r7, #24]
 8005fec:	09db      	lsrs	r3, r3, #7
 8005fee:	61bb      	str	r3, [r7, #24]
 8005ff0:	69bb      	ldr	r3, [r7, #24]
 8005ff2:	2b7f      	cmp	r3, #127	; 0x7f
 8005ff4:	d8f0      	bhi.n	8005fd8 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8005ff6:	69fb      	ldr	r3, [r7, #28]
 8005ff8:	1c5a      	adds	r2, r3, #1
 8005ffa:	61fa      	str	r2, [r7, #28]
 8005ffc:	69ba      	ldr	r2, [r7, #24]
 8005ffe:	b2d2      	uxtb	r2, r2
 8006000:	701a      	strb	r2, [r3, #0]
 8006002:	69fb      	ldr	r3, [r7, #28]
 8006004:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8006006:	2215      	movs	r2, #21
 8006008:	68f9      	ldr	r1, [r7, #12]
 800600a:	6938      	ldr	r0, [r7, #16]
 800600c:	f7fe ff1e 	bl	8004e4c <_SendPacket>
  RECORD_END();
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	f383 8811 	msr	BASEPRI, r3
}
 8006016:	bf00      	nop
 8006018:	3748      	adds	r7, #72	; 0x48
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
 800601e:	bf00      	nop
 8006020:	2001a804 	.word	0x2001a804
 8006024:	2001a7d4 	.word	0x2001a7d4

08006028 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8006028:	b580      	push	{r7, lr}
 800602a:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800602c:	4b07      	ldr	r3, [pc, #28]	; (800604c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800602e:	6a1b      	ldr	r3, [r3, #32]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d008      	beq.n	8006046 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8006034:	4b05      	ldr	r3, [pc, #20]	; (800604c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006036:	6a1b      	ldr	r3, [r3, #32]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d003      	beq.n	8006046 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800603e:	4b03      	ldr	r3, [pc, #12]	; (800604c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006040:	6a1b      	ldr	r3, [r3, #32]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	4798      	blx	r3
  }
}
 8006046:	bf00      	nop
 8006048:	bd80      	pop	{r7, pc}
 800604a:	bf00      	nop
 800604c:	2001a7d4 	.word	0x2001a7d4

08006050 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8006050:	b580      	push	{r7, lr}
 8006052:	b086      	sub	sp, #24
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006058:	f3ef 8311 	mrs	r3, BASEPRI
 800605c:	f04f 0120 	mov.w	r1, #32
 8006060:	f381 8811 	msr	BASEPRI, r1
 8006064:	617b      	str	r3, [r7, #20]
 8006066:	480b      	ldr	r0, [pc, #44]	; (8006094 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006068:	f7fe fdff 	bl	8004c6a <_PreparePacket>
 800606c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800606e:	2280      	movs	r2, #128	; 0x80
 8006070:	6879      	ldr	r1, [r7, #4]
 8006072:	6938      	ldr	r0, [r7, #16]
 8006074:	f7fe fdac 	bl	8004bd0 <_EncodeStr>
 8006078:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800607a:	220e      	movs	r2, #14
 800607c:	68f9      	ldr	r1, [r7, #12]
 800607e:	6938      	ldr	r0, [r7, #16]
 8006080:	f7fe fee4 	bl	8004e4c <_SendPacket>
  RECORD_END();
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	f383 8811 	msr	BASEPRI, r3
}
 800608a:	bf00      	nop
 800608c:	3718      	adds	r7, #24
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}
 8006092:	bf00      	nop
 8006094:	2001a804 	.word	0x2001a804

08006098 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8006098:	b590      	push	{r4, r7, lr}
 800609a:	b083      	sub	sp, #12
 800609c:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800609e:	4b15      	ldr	r3, [pc, #84]	; (80060f4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80060a0:	6a1b      	ldr	r3, [r3, #32]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d01a      	beq.n	80060dc <SEGGER_SYSVIEW_RecordSystime+0x44>
 80060a6:	4b13      	ldr	r3, [pc, #76]	; (80060f4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80060a8:	6a1b      	ldr	r3, [r3, #32]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d015      	beq.n	80060dc <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 80060b0:	4b10      	ldr	r3, [pc, #64]	; (80060f4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80060b2:	6a1b      	ldr	r3, [r3, #32]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4798      	blx	r3
 80060b8:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80060bc:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 80060be:	e9d7 0100 	ldrd	r0, r1, [r7]
 80060c2:	f04f 0200 	mov.w	r2, #0
 80060c6:	f04f 0300 	mov.w	r3, #0
 80060ca:	000a      	movs	r2, r1
 80060cc:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80060ce:	4613      	mov	r3, r2
 80060d0:	461a      	mov	r2, r3
 80060d2:	4621      	mov	r1, r4
 80060d4:	200d      	movs	r0, #13
 80060d6:	f7ff fbe7 	bl	80058a8 <SEGGER_SYSVIEW_RecordU32x2>
 80060da:	e006      	b.n	80060ea <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 80060dc:	4b06      	ldr	r3, [pc, #24]	; (80060f8 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4619      	mov	r1, r3
 80060e2:	200c      	movs	r0, #12
 80060e4:	f7ff fba4 	bl	8005830 <SEGGER_SYSVIEW_RecordU32>
  }
}
 80060e8:	bf00      	nop
 80060ea:	bf00      	nop
 80060ec:	370c      	adds	r7, #12
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd90      	pop	{r4, r7, pc}
 80060f2:	bf00      	nop
 80060f4:	2001a7d4 	.word	0x2001a7d4
 80060f8:	e0001004 	.word	0xe0001004

080060fc <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b086      	sub	sp, #24
 8006100:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006102:	f3ef 8311 	mrs	r3, BASEPRI
 8006106:	f04f 0120 	mov.w	r1, #32
 800610a:	f381 8811 	msr	BASEPRI, r1
 800610e:	60fb      	str	r3, [r7, #12]
 8006110:	4819      	ldr	r0, [pc, #100]	; (8006178 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8006112:	f7fe fdaa 	bl	8004c6a <_PreparePacket>
 8006116:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800611c:	4b17      	ldr	r3, [pc, #92]	; (800617c <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006124:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	617b      	str	r3, [r7, #20]
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	613b      	str	r3, [r7, #16]
 800612e:	e00b      	b.n	8006148 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	b2da      	uxtb	r2, r3
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	1c59      	adds	r1, r3, #1
 8006138:	6179      	str	r1, [r7, #20]
 800613a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800613e:	b2d2      	uxtb	r2, r2
 8006140:	701a      	strb	r2, [r3, #0]
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	09db      	lsrs	r3, r3, #7
 8006146:	613b      	str	r3, [r7, #16]
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	2b7f      	cmp	r3, #127	; 0x7f
 800614c:	d8f0      	bhi.n	8006130 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	1c5a      	adds	r2, r3, #1
 8006152:	617a      	str	r2, [r7, #20]
 8006154:	693a      	ldr	r2, [r7, #16]
 8006156:	b2d2      	uxtb	r2, r2
 8006158:	701a      	strb	r2, [r3, #0]
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800615e:	2202      	movs	r2, #2
 8006160:	6879      	ldr	r1, [r7, #4]
 8006162:	68b8      	ldr	r0, [r7, #8]
 8006164:	f7fe fe72 	bl	8004e4c <_SendPacket>
  RECORD_END();
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f383 8811 	msr	BASEPRI, r3
}
 800616e:	bf00      	nop
 8006170:	3718      	adds	r7, #24
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}
 8006176:	bf00      	nop
 8006178:	2001a804 	.word	0x2001a804
 800617c:	e000ed04 	.word	0xe000ed04

08006180 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8006180:	b580      	push	{r7, lr}
 8006182:	b082      	sub	sp, #8
 8006184:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006186:	f3ef 8311 	mrs	r3, BASEPRI
 800618a:	f04f 0120 	mov.w	r1, #32
 800618e:	f381 8811 	msr	BASEPRI, r1
 8006192:	607b      	str	r3, [r7, #4]
 8006194:	4807      	ldr	r0, [pc, #28]	; (80061b4 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8006196:	f7fe fd68 	bl	8004c6a <_PreparePacket>
 800619a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800619c:	2203      	movs	r2, #3
 800619e:	6839      	ldr	r1, [r7, #0]
 80061a0:	6838      	ldr	r0, [r7, #0]
 80061a2:	f7fe fe53 	bl	8004e4c <_SendPacket>
  RECORD_END();
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f383 8811 	msr	BASEPRI, r3
}
 80061ac:	bf00      	nop
 80061ae:	3708      	adds	r7, #8
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	2001a804 	.word	0x2001a804

080061b8 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b082      	sub	sp, #8
 80061bc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80061be:	f3ef 8311 	mrs	r3, BASEPRI
 80061c2:	f04f 0120 	mov.w	r1, #32
 80061c6:	f381 8811 	msr	BASEPRI, r1
 80061ca:	607b      	str	r3, [r7, #4]
 80061cc:	4807      	ldr	r0, [pc, #28]	; (80061ec <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 80061ce:	f7fe fd4c 	bl	8004c6a <_PreparePacket>
 80061d2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 80061d4:	2212      	movs	r2, #18
 80061d6:	6839      	ldr	r1, [r7, #0]
 80061d8:	6838      	ldr	r0, [r7, #0]
 80061da:	f7fe fe37 	bl	8004e4c <_SendPacket>
  RECORD_END();
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	f383 8811 	msr	BASEPRI, r3
}
 80061e4:	bf00      	nop
 80061e6:	3708      	adds	r7, #8
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	2001a804 	.word	0x2001a804

080061f0 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b082      	sub	sp, #8
 80061f4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80061f6:	f3ef 8311 	mrs	r3, BASEPRI
 80061fa:	f04f 0120 	mov.w	r1, #32
 80061fe:	f381 8811 	msr	BASEPRI, r1
 8006202:	607b      	str	r3, [r7, #4]
 8006204:	4807      	ldr	r0, [pc, #28]	; (8006224 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8006206:	f7fe fd30 	bl	8004c6a <_PreparePacket>
 800620a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800620c:	2211      	movs	r2, #17
 800620e:	6839      	ldr	r1, [r7, #0]
 8006210:	6838      	ldr	r0, [r7, #0]
 8006212:	f7fe fe1b 	bl	8004e4c <_SendPacket>
  RECORD_END();
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f383 8811 	msr	BASEPRI, r3
}
 800621c:	bf00      	nop
 800621e:	3708      	adds	r7, #8
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}
 8006224:	2001a804 	.word	0x2001a804

08006228 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8006228:	b580      	push	{r7, lr}
 800622a:	b088      	sub	sp, #32
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006230:	f3ef 8311 	mrs	r3, BASEPRI
 8006234:	f04f 0120 	mov.w	r1, #32
 8006238:	f381 8811 	msr	BASEPRI, r1
 800623c:	617b      	str	r3, [r7, #20]
 800623e:	4819      	ldr	r0, [pc, #100]	; (80062a4 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006240:	f7fe fd13 	bl	8004c6a <_PreparePacket>
 8006244:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800624a:	4b17      	ldr	r3, [pc, #92]	; (80062a8 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800624c:	691b      	ldr	r3, [r3, #16]
 800624e:	687a      	ldr	r2, [r7, #4]
 8006250:	1ad3      	subs	r3, r2, r3
 8006252:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	61fb      	str	r3, [r7, #28]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	61bb      	str	r3, [r7, #24]
 800625c:	e00b      	b.n	8006276 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800625e:	69bb      	ldr	r3, [r7, #24]
 8006260:	b2da      	uxtb	r2, r3
 8006262:	69fb      	ldr	r3, [r7, #28]
 8006264:	1c59      	adds	r1, r3, #1
 8006266:	61f9      	str	r1, [r7, #28]
 8006268:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800626c:	b2d2      	uxtb	r2, r2
 800626e:	701a      	strb	r2, [r3, #0]
 8006270:	69bb      	ldr	r3, [r7, #24]
 8006272:	09db      	lsrs	r3, r3, #7
 8006274:	61bb      	str	r3, [r7, #24]
 8006276:	69bb      	ldr	r3, [r7, #24]
 8006278:	2b7f      	cmp	r3, #127	; 0x7f
 800627a:	d8f0      	bhi.n	800625e <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800627c:	69fb      	ldr	r3, [r7, #28]
 800627e:	1c5a      	adds	r2, r3, #1
 8006280:	61fa      	str	r2, [r7, #28]
 8006282:	69ba      	ldr	r2, [r7, #24]
 8006284:	b2d2      	uxtb	r2, r2
 8006286:	701a      	strb	r2, [r3, #0]
 8006288:	69fb      	ldr	r3, [r7, #28]
 800628a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800628c:	2208      	movs	r2, #8
 800628e:	68f9      	ldr	r1, [r7, #12]
 8006290:	6938      	ldr	r0, [r7, #16]
 8006292:	f7fe fddb 	bl	8004e4c <_SendPacket>
  RECORD_END();
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	f383 8811 	msr	BASEPRI, r3
}
 800629c:	bf00      	nop
 800629e:	3720      	adds	r7, #32
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}
 80062a4:	2001a804 	.word	0x2001a804
 80062a8:	2001a7d4 	.word	0x2001a7d4

080062ac <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b088      	sub	sp, #32
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80062b4:	f3ef 8311 	mrs	r3, BASEPRI
 80062b8:	f04f 0120 	mov.w	r1, #32
 80062bc:	f381 8811 	msr	BASEPRI, r1
 80062c0:	617b      	str	r3, [r7, #20]
 80062c2:	4819      	ldr	r0, [pc, #100]	; (8006328 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 80062c4:	f7fe fcd1 	bl	8004c6a <_PreparePacket>
 80062c8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80062ca:	693b      	ldr	r3, [r7, #16]
 80062cc:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80062ce:	4b17      	ldr	r3, [pc, #92]	; (800632c <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 80062d0:	691b      	ldr	r3, [r3, #16]
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	1ad3      	subs	r3, r2, r3
 80062d6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	61fb      	str	r3, [r7, #28]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	61bb      	str	r3, [r7, #24]
 80062e0:	e00b      	b.n	80062fa <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 80062e2:	69bb      	ldr	r3, [r7, #24]
 80062e4:	b2da      	uxtb	r2, r3
 80062e6:	69fb      	ldr	r3, [r7, #28]
 80062e8:	1c59      	adds	r1, r3, #1
 80062ea:	61f9      	str	r1, [r7, #28]
 80062ec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80062f0:	b2d2      	uxtb	r2, r2
 80062f2:	701a      	strb	r2, [r3, #0]
 80062f4:	69bb      	ldr	r3, [r7, #24]
 80062f6:	09db      	lsrs	r3, r3, #7
 80062f8:	61bb      	str	r3, [r7, #24]
 80062fa:	69bb      	ldr	r3, [r7, #24]
 80062fc:	2b7f      	cmp	r3, #127	; 0x7f
 80062fe:	d8f0      	bhi.n	80062e2 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8006300:	69fb      	ldr	r3, [r7, #28]
 8006302:	1c5a      	adds	r2, r3, #1
 8006304:	61fa      	str	r2, [r7, #28]
 8006306:	69ba      	ldr	r2, [r7, #24]
 8006308:	b2d2      	uxtb	r2, r2
 800630a:	701a      	strb	r2, [r3, #0]
 800630c:	69fb      	ldr	r3, [r7, #28]
 800630e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8006310:	2204      	movs	r2, #4
 8006312:	68f9      	ldr	r1, [r7, #12]
 8006314:	6938      	ldr	r0, [r7, #16]
 8006316:	f7fe fd99 	bl	8004e4c <_SendPacket>
  RECORD_END();
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	f383 8811 	msr	BASEPRI, r3
}
 8006320:	bf00      	nop
 8006322:	3720      	adds	r7, #32
 8006324:	46bd      	mov	sp, r7
 8006326:	bd80      	pop	{r7, pc}
 8006328:	2001a804 	.word	0x2001a804
 800632c:	2001a7d4 	.word	0x2001a7d4

08006330 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8006330:	b580      	push	{r7, lr}
 8006332:	b088      	sub	sp, #32
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006338:	f3ef 8311 	mrs	r3, BASEPRI
 800633c:	f04f 0120 	mov.w	r1, #32
 8006340:	f381 8811 	msr	BASEPRI, r1
 8006344:	617b      	str	r3, [r7, #20]
 8006346:	4819      	ldr	r0, [pc, #100]	; (80063ac <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8006348:	f7fe fc8f 	bl	8004c6a <_PreparePacket>
 800634c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006352:	4b17      	ldr	r3, [pc, #92]	; (80063b0 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8006354:	691b      	ldr	r3, [r3, #16]
 8006356:	687a      	ldr	r2, [r7, #4]
 8006358:	1ad3      	subs	r3, r2, r3
 800635a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	61fb      	str	r3, [r7, #28]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	61bb      	str	r3, [r7, #24]
 8006364:	e00b      	b.n	800637e <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8006366:	69bb      	ldr	r3, [r7, #24]
 8006368:	b2da      	uxtb	r2, r3
 800636a:	69fb      	ldr	r3, [r7, #28]
 800636c:	1c59      	adds	r1, r3, #1
 800636e:	61f9      	str	r1, [r7, #28]
 8006370:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006374:	b2d2      	uxtb	r2, r2
 8006376:	701a      	strb	r2, [r3, #0]
 8006378:	69bb      	ldr	r3, [r7, #24]
 800637a:	09db      	lsrs	r3, r3, #7
 800637c:	61bb      	str	r3, [r7, #24]
 800637e:	69bb      	ldr	r3, [r7, #24]
 8006380:	2b7f      	cmp	r3, #127	; 0x7f
 8006382:	d8f0      	bhi.n	8006366 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8006384:	69fb      	ldr	r3, [r7, #28]
 8006386:	1c5a      	adds	r2, r3, #1
 8006388:	61fa      	str	r2, [r7, #28]
 800638a:	69ba      	ldr	r2, [r7, #24]
 800638c:	b2d2      	uxtb	r2, r2
 800638e:	701a      	strb	r2, [r3, #0]
 8006390:	69fb      	ldr	r3, [r7, #28]
 8006392:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8006394:	2206      	movs	r2, #6
 8006396:	68f9      	ldr	r1, [r7, #12]
 8006398:	6938      	ldr	r0, [r7, #16]
 800639a:	f7fe fd57 	bl	8004e4c <_SendPacket>
  RECORD_END();
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	f383 8811 	msr	BASEPRI, r3
}
 80063a4:	bf00      	nop
 80063a6:	3720      	adds	r7, #32
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	2001a804 	.word	0x2001a804
 80063b0:	2001a7d4 	.word	0x2001a7d4

080063b4 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b08a      	sub	sp, #40	; 0x28
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
 80063bc:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80063be:	f3ef 8311 	mrs	r3, BASEPRI
 80063c2:	f04f 0120 	mov.w	r1, #32
 80063c6:	f381 8811 	msr	BASEPRI, r1
 80063ca:	617b      	str	r3, [r7, #20]
 80063cc:	4827      	ldr	r0, [pc, #156]	; (800646c <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 80063ce:	f7fe fc4c 	bl	8004c6a <_PreparePacket>
 80063d2:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80063d4:	693b      	ldr	r3, [r7, #16]
 80063d6:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80063d8:	4b25      	ldr	r3, [pc, #148]	; (8006470 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 80063da:	691b      	ldr	r3, [r3, #16]
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	1ad3      	subs	r3, r2, r3
 80063e0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	627b      	str	r3, [r7, #36]	; 0x24
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	623b      	str	r3, [r7, #32]
 80063ea:	e00b      	b.n	8006404 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 80063ec:	6a3b      	ldr	r3, [r7, #32]
 80063ee:	b2da      	uxtb	r2, r3
 80063f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f2:	1c59      	adds	r1, r3, #1
 80063f4:	6279      	str	r1, [r7, #36]	; 0x24
 80063f6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80063fa:	b2d2      	uxtb	r2, r2
 80063fc:	701a      	strb	r2, [r3, #0]
 80063fe:	6a3b      	ldr	r3, [r7, #32]
 8006400:	09db      	lsrs	r3, r3, #7
 8006402:	623b      	str	r3, [r7, #32]
 8006404:	6a3b      	ldr	r3, [r7, #32]
 8006406:	2b7f      	cmp	r3, #127	; 0x7f
 8006408:	d8f0      	bhi.n	80063ec <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800640a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800640c:	1c5a      	adds	r2, r3, #1
 800640e:	627a      	str	r2, [r7, #36]	; 0x24
 8006410:	6a3a      	ldr	r2, [r7, #32]
 8006412:	b2d2      	uxtb	r2, r2
 8006414:	701a      	strb	r2, [r3, #0]
 8006416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006418:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	61fb      	str	r3, [r7, #28]
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	61bb      	str	r3, [r7, #24]
 8006422:	e00b      	b.n	800643c <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8006424:	69bb      	ldr	r3, [r7, #24]
 8006426:	b2da      	uxtb	r2, r3
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	1c59      	adds	r1, r3, #1
 800642c:	61f9      	str	r1, [r7, #28]
 800642e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006432:	b2d2      	uxtb	r2, r2
 8006434:	701a      	strb	r2, [r3, #0]
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	09db      	lsrs	r3, r3, #7
 800643a:	61bb      	str	r3, [r7, #24]
 800643c:	69bb      	ldr	r3, [r7, #24]
 800643e:	2b7f      	cmp	r3, #127	; 0x7f
 8006440:	d8f0      	bhi.n	8006424 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8006442:	69fb      	ldr	r3, [r7, #28]
 8006444:	1c5a      	adds	r2, r3, #1
 8006446:	61fa      	str	r2, [r7, #28]
 8006448:	69ba      	ldr	r2, [r7, #24]
 800644a:	b2d2      	uxtb	r2, r2
 800644c:	701a      	strb	r2, [r3, #0]
 800644e:	69fb      	ldr	r3, [r7, #28]
 8006450:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8006452:	2207      	movs	r2, #7
 8006454:	68f9      	ldr	r1, [r7, #12]
 8006456:	6938      	ldr	r0, [r7, #16]
 8006458:	f7fe fcf8 	bl	8004e4c <_SendPacket>
  RECORD_END();
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	f383 8811 	msr	BASEPRI, r3
}
 8006462:	bf00      	nop
 8006464:	3728      	adds	r7, #40	; 0x28
 8006466:	46bd      	mov	sp, r7
 8006468:	bd80      	pop	{r7, pc}
 800646a:	bf00      	nop
 800646c:	2001a804 	.word	0x2001a804
 8006470:	2001a7d4 	.word	0x2001a7d4

08006474 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8006474:	b480      	push	{r7}
 8006476:	b083      	sub	sp, #12
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800647c:	4b04      	ldr	r3, [pc, #16]	; (8006490 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800647e:	691b      	ldr	r3, [r3, #16]
 8006480:	687a      	ldr	r2, [r7, #4]
 8006482:	1ad3      	subs	r3, r2, r3
}
 8006484:	4618      	mov	r0, r3
 8006486:	370c      	adds	r7, #12
 8006488:	46bd      	mov	sp, r7
 800648a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648e:	4770      	bx	lr
 8006490:	2001a7d4 	.word	0x2001a7d4

08006494 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8006494:	b580      	push	{r7, lr}
 8006496:	b08c      	sub	sp, #48	; 0x30
 8006498:	af00      	add	r7, sp, #0
 800649a:	4603      	mov	r3, r0
 800649c:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800649e:	4b3b      	ldr	r3, [pc, #236]	; (800658c <SEGGER_SYSVIEW_SendModule+0xf8>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d06d      	beq.n	8006582 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 80064a6:	4b39      	ldr	r3, [pc, #228]	; (800658c <SEGGER_SYSVIEW_SendModule+0xf8>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 80064ac:	2300      	movs	r3, #0
 80064ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80064b0:	e008      	b.n	80064c4 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 80064b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064b4:	691b      	ldr	r3, [r3, #16]
 80064b6:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 80064b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d007      	beq.n	80064ce <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 80064be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064c0:	3301      	adds	r3, #1
 80064c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80064c4:	79fb      	ldrb	r3, [r7, #7]
 80064c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80064c8:	429a      	cmp	r2, r3
 80064ca:	d3f2      	bcc.n	80064b2 <SEGGER_SYSVIEW_SendModule+0x1e>
 80064cc:	e000      	b.n	80064d0 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 80064ce:	bf00      	nop
      }
    }
    if (pModule != 0) {
 80064d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d055      	beq.n	8006582 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80064d6:	f3ef 8311 	mrs	r3, BASEPRI
 80064da:	f04f 0120 	mov.w	r1, #32
 80064de:	f381 8811 	msr	BASEPRI, r1
 80064e2:	617b      	str	r3, [r7, #20]
 80064e4:	482a      	ldr	r0, [pc, #168]	; (8006590 <SEGGER_SYSVIEW_SendModule+0xfc>)
 80064e6:	f7fe fbc0 	bl	8004c6a <_PreparePacket>
 80064ea:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	627b      	str	r3, [r7, #36]	; 0x24
 80064f4:	79fb      	ldrb	r3, [r7, #7]
 80064f6:	623b      	str	r3, [r7, #32]
 80064f8:	e00b      	b.n	8006512 <SEGGER_SYSVIEW_SendModule+0x7e>
 80064fa:	6a3b      	ldr	r3, [r7, #32]
 80064fc:	b2da      	uxtb	r2, r3
 80064fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006500:	1c59      	adds	r1, r3, #1
 8006502:	6279      	str	r1, [r7, #36]	; 0x24
 8006504:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006508:	b2d2      	uxtb	r2, r2
 800650a:	701a      	strb	r2, [r3, #0]
 800650c:	6a3b      	ldr	r3, [r7, #32]
 800650e:	09db      	lsrs	r3, r3, #7
 8006510:	623b      	str	r3, [r7, #32]
 8006512:	6a3b      	ldr	r3, [r7, #32]
 8006514:	2b7f      	cmp	r3, #127	; 0x7f
 8006516:	d8f0      	bhi.n	80064fa <SEGGER_SYSVIEW_SendModule+0x66>
 8006518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800651a:	1c5a      	adds	r2, r3, #1
 800651c:	627a      	str	r2, [r7, #36]	; 0x24
 800651e:	6a3a      	ldr	r2, [r7, #32]
 8006520:	b2d2      	uxtb	r2, r2
 8006522:	701a      	strb	r2, [r3, #0]
 8006524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006526:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	61fb      	str	r3, [r7, #28]
 800652c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	61bb      	str	r3, [r7, #24]
 8006532:	e00b      	b.n	800654c <SEGGER_SYSVIEW_SendModule+0xb8>
 8006534:	69bb      	ldr	r3, [r7, #24]
 8006536:	b2da      	uxtb	r2, r3
 8006538:	69fb      	ldr	r3, [r7, #28]
 800653a:	1c59      	adds	r1, r3, #1
 800653c:	61f9      	str	r1, [r7, #28]
 800653e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006542:	b2d2      	uxtb	r2, r2
 8006544:	701a      	strb	r2, [r3, #0]
 8006546:	69bb      	ldr	r3, [r7, #24]
 8006548:	09db      	lsrs	r3, r3, #7
 800654a:	61bb      	str	r3, [r7, #24]
 800654c:	69bb      	ldr	r3, [r7, #24]
 800654e:	2b7f      	cmp	r3, #127	; 0x7f
 8006550:	d8f0      	bhi.n	8006534 <SEGGER_SYSVIEW_SendModule+0xa0>
 8006552:	69fb      	ldr	r3, [r7, #28]
 8006554:	1c5a      	adds	r2, r3, #1
 8006556:	61fa      	str	r2, [r7, #28]
 8006558:	69ba      	ldr	r2, [r7, #24]
 800655a:	b2d2      	uxtb	r2, r2
 800655c:	701a      	strb	r2, [r3, #0]
 800655e:	69fb      	ldr	r3, [r7, #28]
 8006560:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	2280      	movs	r2, #128	; 0x80
 8006568:	4619      	mov	r1, r3
 800656a:	68f8      	ldr	r0, [r7, #12]
 800656c:	f7fe fb30 	bl	8004bd0 <_EncodeStr>
 8006570:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8006572:	2216      	movs	r2, #22
 8006574:	68f9      	ldr	r1, [r7, #12]
 8006576:	6938      	ldr	r0, [r7, #16]
 8006578:	f7fe fc68 	bl	8004e4c <_SendPacket>
      RECORD_END();
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8006582:	bf00      	nop
 8006584:	3730      	adds	r7, #48	; 0x30
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	2001a7fc 	.word	0x2001a7fc
 8006590:	2001a804 	.word	0x2001a804

08006594 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8006594:	b580      	push	{r7, lr}
 8006596:	b082      	sub	sp, #8
 8006598:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800659a:	4b0c      	ldr	r3, [pc, #48]	; (80065cc <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d00f      	beq.n	80065c2 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 80065a2:	4b0a      	ldr	r3, [pc, #40]	; (80065cc <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	68db      	ldr	r3, [r3, #12]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d002      	beq.n	80065b6 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	68db      	ldr	r3, [r3, #12]
 80065b4:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	691b      	ldr	r3, [r3, #16]
 80065ba:	607b      	str	r3, [r7, #4]
    } while (pModule);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d1f2      	bne.n	80065a8 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 80065c2:	bf00      	nop
 80065c4:	3708      	adds	r7, #8
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}
 80065ca:	bf00      	nop
 80065cc:	2001a7fc 	.word	0x2001a7fc

080065d0 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b086      	sub	sp, #24
 80065d4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 80065d6:	f3ef 8311 	mrs	r3, BASEPRI
 80065da:	f04f 0120 	mov.w	r1, #32
 80065de:	f381 8811 	msr	BASEPRI, r1
 80065e2:	60fb      	str	r3, [r7, #12]
 80065e4:	4817      	ldr	r0, [pc, #92]	; (8006644 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 80065e6:	f7fe fb40 	bl	8004c6a <_PreparePacket>
 80065ea:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	617b      	str	r3, [r7, #20]
 80065f4:	4b14      	ldr	r3, [pc, #80]	; (8006648 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 80065f6:	781b      	ldrb	r3, [r3, #0]
 80065f8:	613b      	str	r3, [r7, #16]
 80065fa:	e00b      	b.n	8006614 <SEGGER_SYSVIEW_SendNumModules+0x44>
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	b2da      	uxtb	r2, r3
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	1c59      	adds	r1, r3, #1
 8006604:	6179      	str	r1, [r7, #20]
 8006606:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800660a:	b2d2      	uxtb	r2, r2
 800660c:	701a      	strb	r2, [r3, #0]
 800660e:	693b      	ldr	r3, [r7, #16]
 8006610:	09db      	lsrs	r3, r3, #7
 8006612:	613b      	str	r3, [r7, #16]
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	2b7f      	cmp	r3, #127	; 0x7f
 8006618:	d8f0      	bhi.n	80065fc <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	1c5a      	adds	r2, r3, #1
 800661e:	617a      	str	r2, [r7, #20]
 8006620:	693a      	ldr	r2, [r7, #16]
 8006622:	b2d2      	uxtb	r2, r2
 8006624:	701a      	strb	r2, [r3, #0]
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800662a:	221b      	movs	r2, #27
 800662c:	6879      	ldr	r1, [r7, #4]
 800662e:	68b8      	ldr	r0, [r7, #8]
 8006630:	f7fe fc0c 	bl	8004e4c <_SendPacket>
  RECORD_END();
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f383 8811 	msr	BASEPRI, r3
}
 800663a:	bf00      	nop
 800663c:	3718      	adds	r7, #24
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}
 8006642:	bf00      	nop
 8006644:	2001a804 	.word	0x2001a804
 8006648:	2001a800 	.word	0x2001a800

0800664c <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 800664c:	b40f      	push	{r0, r1, r2, r3}
 800664e:	b580      	push	{r7, lr}
 8006650:	b082      	sub	sp, #8
 8006652:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8006654:	f107 0314 	add.w	r3, r7, #20
 8006658:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 800665a:	1d3b      	adds	r3, r7, #4
 800665c:	461a      	mov	r2, r3
 800665e:	2100      	movs	r1, #0
 8006660:	6938      	ldr	r0, [r7, #16]
 8006662:	f7fe fe7b 	bl	800535c <_VPrintTarget>
  va_end(ParamList);
}
 8006666:	bf00      	nop
 8006668:	3708      	adds	r7, #8
 800666a:	46bd      	mov	sp, r7
 800666c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006670:	b004      	add	sp, #16
 8006672:	4770      	bx	lr

08006674 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8006674:	b580      	push	{r7, lr}
 8006676:	b08a      	sub	sp, #40	; 0x28
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800667c:	f3ef 8311 	mrs	r3, BASEPRI
 8006680:	f04f 0120 	mov.w	r1, #32
 8006684:	f381 8811 	msr	BASEPRI, r1
 8006688:	617b      	str	r3, [r7, #20]
 800668a:	4827      	ldr	r0, [pc, #156]	; (8006728 <SEGGER_SYSVIEW_Warn+0xb4>)
 800668c:	f7fe faed 	bl	8004c6a <_PreparePacket>
 8006690:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006692:	2280      	movs	r2, #128	; 0x80
 8006694:	6879      	ldr	r1, [r7, #4]
 8006696:	6938      	ldr	r0, [r7, #16]
 8006698:	f7fe fa9a 	bl	8004bd0 <_EncodeStr>
 800669c:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	627b      	str	r3, [r7, #36]	; 0x24
 80066a2:	2301      	movs	r3, #1
 80066a4:	623b      	str	r3, [r7, #32]
 80066a6:	e00b      	b.n	80066c0 <SEGGER_SYSVIEW_Warn+0x4c>
 80066a8:	6a3b      	ldr	r3, [r7, #32]
 80066aa:	b2da      	uxtb	r2, r3
 80066ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ae:	1c59      	adds	r1, r3, #1
 80066b0:	6279      	str	r1, [r7, #36]	; 0x24
 80066b2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80066b6:	b2d2      	uxtb	r2, r2
 80066b8:	701a      	strb	r2, [r3, #0]
 80066ba:	6a3b      	ldr	r3, [r7, #32]
 80066bc:	09db      	lsrs	r3, r3, #7
 80066be:	623b      	str	r3, [r7, #32]
 80066c0:	6a3b      	ldr	r3, [r7, #32]
 80066c2:	2b7f      	cmp	r3, #127	; 0x7f
 80066c4:	d8f0      	bhi.n	80066a8 <SEGGER_SYSVIEW_Warn+0x34>
 80066c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066c8:	1c5a      	adds	r2, r3, #1
 80066ca:	627a      	str	r2, [r7, #36]	; 0x24
 80066cc:	6a3a      	ldr	r2, [r7, #32]
 80066ce:	b2d2      	uxtb	r2, r2
 80066d0:	701a      	strb	r2, [r3, #0]
 80066d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	61fb      	str	r3, [r7, #28]
 80066da:	2300      	movs	r3, #0
 80066dc:	61bb      	str	r3, [r7, #24]
 80066de:	e00b      	b.n	80066f8 <SEGGER_SYSVIEW_Warn+0x84>
 80066e0:	69bb      	ldr	r3, [r7, #24]
 80066e2:	b2da      	uxtb	r2, r3
 80066e4:	69fb      	ldr	r3, [r7, #28]
 80066e6:	1c59      	adds	r1, r3, #1
 80066e8:	61f9      	str	r1, [r7, #28]
 80066ea:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80066ee:	b2d2      	uxtb	r2, r2
 80066f0:	701a      	strb	r2, [r3, #0]
 80066f2:	69bb      	ldr	r3, [r7, #24]
 80066f4:	09db      	lsrs	r3, r3, #7
 80066f6:	61bb      	str	r3, [r7, #24]
 80066f8:	69bb      	ldr	r3, [r7, #24]
 80066fa:	2b7f      	cmp	r3, #127	; 0x7f
 80066fc:	d8f0      	bhi.n	80066e0 <SEGGER_SYSVIEW_Warn+0x6c>
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	1c5a      	adds	r2, r3, #1
 8006702:	61fa      	str	r2, [r7, #28]
 8006704:	69ba      	ldr	r2, [r7, #24]
 8006706:	b2d2      	uxtb	r2, r2
 8006708:	701a      	strb	r2, [r3, #0]
 800670a:	69fb      	ldr	r3, [r7, #28]
 800670c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800670e:	221a      	movs	r2, #26
 8006710:	68f9      	ldr	r1, [r7, #12]
 8006712:	6938      	ldr	r0, [r7, #16]
 8006714:	f7fe fb9a 	bl	8004e4c <_SendPacket>
  RECORD_END();
 8006718:	697b      	ldr	r3, [r7, #20]
 800671a:	f383 8811 	msr	BASEPRI, r3
}
 800671e:	bf00      	nop
 8006720:	3728      	adds	r7, #40	; 0x28
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}
 8006726:	bf00      	nop
 8006728:	2001a804 	.word	0x2001a804

0800672c <__libc_init_array>:
 800672c:	b570      	push	{r4, r5, r6, lr}
 800672e:	4d0d      	ldr	r5, [pc, #52]	; (8006764 <__libc_init_array+0x38>)
 8006730:	4c0d      	ldr	r4, [pc, #52]	; (8006768 <__libc_init_array+0x3c>)
 8006732:	1b64      	subs	r4, r4, r5
 8006734:	10a4      	asrs	r4, r4, #2
 8006736:	2600      	movs	r6, #0
 8006738:	42a6      	cmp	r6, r4
 800673a:	d109      	bne.n	8006750 <__libc_init_array+0x24>
 800673c:	4d0b      	ldr	r5, [pc, #44]	; (800676c <__libc_init_array+0x40>)
 800673e:	4c0c      	ldr	r4, [pc, #48]	; (8006770 <__libc_init_array+0x44>)
 8006740:	f000 fcc0 	bl	80070c4 <_init>
 8006744:	1b64      	subs	r4, r4, r5
 8006746:	10a4      	asrs	r4, r4, #2
 8006748:	2600      	movs	r6, #0
 800674a:	42a6      	cmp	r6, r4
 800674c:	d105      	bne.n	800675a <__libc_init_array+0x2e>
 800674e:	bd70      	pop	{r4, r5, r6, pc}
 8006750:	f855 3b04 	ldr.w	r3, [r5], #4
 8006754:	4798      	blx	r3
 8006756:	3601      	adds	r6, #1
 8006758:	e7ee      	b.n	8006738 <__libc_init_array+0xc>
 800675a:	f855 3b04 	ldr.w	r3, [r5], #4
 800675e:	4798      	blx	r3
 8006760:	3601      	adds	r6, #1
 8006762:	e7f2      	b.n	800674a <__libc_init_array+0x1e>
 8006764:	0800727c 	.word	0x0800727c
 8006768:	0800727c 	.word	0x0800727c
 800676c:	0800727c 	.word	0x0800727c
 8006770:	08007280 	.word	0x08007280

08006774 <memcmp>:
 8006774:	b510      	push	{r4, lr}
 8006776:	3901      	subs	r1, #1
 8006778:	4402      	add	r2, r0
 800677a:	4290      	cmp	r0, r2
 800677c:	d101      	bne.n	8006782 <memcmp+0xe>
 800677e:	2000      	movs	r0, #0
 8006780:	e005      	b.n	800678e <memcmp+0x1a>
 8006782:	7803      	ldrb	r3, [r0, #0]
 8006784:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006788:	42a3      	cmp	r3, r4
 800678a:	d001      	beq.n	8006790 <memcmp+0x1c>
 800678c:	1b18      	subs	r0, r3, r4
 800678e:	bd10      	pop	{r4, pc}
 8006790:	3001      	adds	r0, #1
 8006792:	e7f2      	b.n	800677a <memcmp+0x6>

08006794 <memcpy>:
 8006794:	440a      	add	r2, r1
 8006796:	4291      	cmp	r1, r2
 8006798:	f100 33ff 	add.w	r3, r0, #4294967295
 800679c:	d100      	bne.n	80067a0 <memcpy+0xc>
 800679e:	4770      	bx	lr
 80067a0:	b510      	push	{r4, lr}
 80067a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80067aa:	4291      	cmp	r1, r2
 80067ac:	d1f9      	bne.n	80067a2 <memcpy+0xe>
 80067ae:	bd10      	pop	{r4, pc}

080067b0 <memset>:
 80067b0:	4402      	add	r2, r0
 80067b2:	4603      	mov	r3, r0
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d100      	bne.n	80067ba <memset+0xa>
 80067b8:	4770      	bx	lr
 80067ba:	f803 1b01 	strb.w	r1, [r3], #1
 80067be:	e7f9      	b.n	80067b4 <memset+0x4>

080067c0 <sniprintf>:
 80067c0:	b40c      	push	{r2, r3}
 80067c2:	b530      	push	{r4, r5, lr}
 80067c4:	4b17      	ldr	r3, [pc, #92]	; (8006824 <sniprintf+0x64>)
 80067c6:	1e0c      	subs	r4, r1, #0
 80067c8:	681d      	ldr	r5, [r3, #0]
 80067ca:	b09d      	sub	sp, #116	; 0x74
 80067cc:	da08      	bge.n	80067e0 <sniprintf+0x20>
 80067ce:	238b      	movs	r3, #139	; 0x8b
 80067d0:	602b      	str	r3, [r5, #0]
 80067d2:	f04f 30ff 	mov.w	r0, #4294967295
 80067d6:	b01d      	add	sp, #116	; 0x74
 80067d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80067dc:	b002      	add	sp, #8
 80067de:	4770      	bx	lr
 80067e0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80067e4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80067e8:	bf14      	ite	ne
 80067ea:	f104 33ff 	addne.w	r3, r4, #4294967295
 80067ee:	4623      	moveq	r3, r4
 80067f0:	9304      	str	r3, [sp, #16]
 80067f2:	9307      	str	r3, [sp, #28]
 80067f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80067f8:	9002      	str	r0, [sp, #8]
 80067fa:	9006      	str	r0, [sp, #24]
 80067fc:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006800:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006802:	ab21      	add	r3, sp, #132	; 0x84
 8006804:	a902      	add	r1, sp, #8
 8006806:	4628      	mov	r0, r5
 8006808:	9301      	str	r3, [sp, #4]
 800680a:	f000 f869 	bl	80068e0 <_svfiprintf_r>
 800680e:	1c43      	adds	r3, r0, #1
 8006810:	bfbc      	itt	lt
 8006812:	238b      	movlt	r3, #139	; 0x8b
 8006814:	602b      	strlt	r3, [r5, #0]
 8006816:	2c00      	cmp	r4, #0
 8006818:	d0dd      	beq.n	80067d6 <sniprintf+0x16>
 800681a:	9b02      	ldr	r3, [sp, #8]
 800681c:	2200      	movs	r2, #0
 800681e:	701a      	strb	r2, [r3, #0]
 8006820:	e7d9      	b.n	80067d6 <sniprintf+0x16>
 8006822:	bf00      	nop
 8006824:	20000014 	.word	0x20000014

08006828 <__ssputs_r>:
 8006828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800682c:	688e      	ldr	r6, [r1, #8]
 800682e:	429e      	cmp	r6, r3
 8006830:	4682      	mov	sl, r0
 8006832:	460c      	mov	r4, r1
 8006834:	4690      	mov	r8, r2
 8006836:	461f      	mov	r7, r3
 8006838:	d838      	bhi.n	80068ac <__ssputs_r+0x84>
 800683a:	898a      	ldrh	r2, [r1, #12]
 800683c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006840:	d032      	beq.n	80068a8 <__ssputs_r+0x80>
 8006842:	6825      	ldr	r5, [r4, #0]
 8006844:	6909      	ldr	r1, [r1, #16]
 8006846:	eba5 0901 	sub.w	r9, r5, r1
 800684a:	6965      	ldr	r5, [r4, #20]
 800684c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006850:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006854:	3301      	adds	r3, #1
 8006856:	444b      	add	r3, r9
 8006858:	106d      	asrs	r5, r5, #1
 800685a:	429d      	cmp	r5, r3
 800685c:	bf38      	it	cc
 800685e:	461d      	movcc	r5, r3
 8006860:	0553      	lsls	r3, r2, #21
 8006862:	d531      	bpl.n	80068c8 <__ssputs_r+0xa0>
 8006864:	4629      	mov	r1, r5
 8006866:	f000 fb55 	bl	8006f14 <_malloc_r>
 800686a:	4606      	mov	r6, r0
 800686c:	b950      	cbnz	r0, 8006884 <__ssputs_r+0x5c>
 800686e:	230c      	movs	r3, #12
 8006870:	f8ca 3000 	str.w	r3, [sl]
 8006874:	89a3      	ldrh	r3, [r4, #12]
 8006876:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800687a:	81a3      	strh	r3, [r4, #12]
 800687c:	f04f 30ff 	mov.w	r0, #4294967295
 8006880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006884:	6921      	ldr	r1, [r4, #16]
 8006886:	464a      	mov	r2, r9
 8006888:	f7ff ff84 	bl	8006794 <memcpy>
 800688c:	89a3      	ldrh	r3, [r4, #12]
 800688e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006892:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006896:	81a3      	strh	r3, [r4, #12]
 8006898:	6126      	str	r6, [r4, #16]
 800689a:	6165      	str	r5, [r4, #20]
 800689c:	444e      	add	r6, r9
 800689e:	eba5 0509 	sub.w	r5, r5, r9
 80068a2:	6026      	str	r6, [r4, #0]
 80068a4:	60a5      	str	r5, [r4, #8]
 80068a6:	463e      	mov	r6, r7
 80068a8:	42be      	cmp	r6, r7
 80068aa:	d900      	bls.n	80068ae <__ssputs_r+0x86>
 80068ac:	463e      	mov	r6, r7
 80068ae:	6820      	ldr	r0, [r4, #0]
 80068b0:	4632      	mov	r2, r6
 80068b2:	4641      	mov	r1, r8
 80068b4:	f000 faa8 	bl	8006e08 <memmove>
 80068b8:	68a3      	ldr	r3, [r4, #8]
 80068ba:	1b9b      	subs	r3, r3, r6
 80068bc:	60a3      	str	r3, [r4, #8]
 80068be:	6823      	ldr	r3, [r4, #0]
 80068c0:	4433      	add	r3, r6
 80068c2:	6023      	str	r3, [r4, #0]
 80068c4:	2000      	movs	r0, #0
 80068c6:	e7db      	b.n	8006880 <__ssputs_r+0x58>
 80068c8:	462a      	mov	r2, r5
 80068ca:	f000 fb97 	bl	8006ffc <_realloc_r>
 80068ce:	4606      	mov	r6, r0
 80068d0:	2800      	cmp	r0, #0
 80068d2:	d1e1      	bne.n	8006898 <__ssputs_r+0x70>
 80068d4:	6921      	ldr	r1, [r4, #16]
 80068d6:	4650      	mov	r0, sl
 80068d8:	f000 fab0 	bl	8006e3c <_free_r>
 80068dc:	e7c7      	b.n	800686e <__ssputs_r+0x46>
	...

080068e0 <_svfiprintf_r>:
 80068e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068e4:	4698      	mov	r8, r3
 80068e6:	898b      	ldrh	r3, [r1, #12]
 80068e8:	061b      	lsls	r3, r3, #24
 80068ea:	b09d      	sub	sp, #116	; 0x74
 80068ec:	4607      	mov	r7, r0
 80068ee:	460d      	mov	r5, r1
 80068f0:	4614      	mov	r4, r2
 80068f2:	d50e      	bpl.n	8006912 <_svfiprintf_r+0x32>
 80068f4:	690b      	ldr	r3, [r1, #16]
 80068f6:	b963      	cbnz	r3, 8006912 <_svfiprintf_r+0x32>
 80068f8:	2140      	movs	r1, #64	; 0x40
 80068fa:	f000 fb0b 	bl	8006f14 <_malloc_r>
 80068fe:	6028      	str	r0, [r5, #0]
 8006900:	6128      	str	r0, [r5, #16]
 8006902:	b920      	cbnz	r0, 800690e <_svfiprintf_r+0x2e>
 8006904:	230c      	movs	r3, #12
 8006906:	603b      	str	r3, [r7, #0]
 8006908:	f04f 30ff 	mov.w	r0, #4294967295
 800690c:	e0d1      	b.n	8006ab2 <_svfiprintf_r+0x1d2>
 800690e:	2340      	movs	r3, #64	; 0x40
 8006910:	616b      	str	r3, [r5, #20]
 8006912:	2300      	movs	r3, #0
 8006914:	9309      	str	r3, [sp, #36]	; 0x24
 8006916:	2320      	movs	r3, #32
 8006918:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800691c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006920:	2330      	movs	r3, #48	; 0x30
 8006922:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006acc <_svfiprintf_r+0x1ec>
 8006926:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800692a:	f04f 0901 	mov.w	r9, #1
 800692e:	4623      	mov	r3, r4
 8006930:	469a      	mov	sl, r3
 8006932:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006936:	b10a      	cbz	r2, 800693c <_svfiprintf_r+0x5c>
 8006938:	2a25      	cmp	r2, #37	; 0x25
 800693a:	d1f9      	bne.n	8006930 <_svfiprintf_r+0x50>
 800693c:	ebba 0b04 	subs.w	fp, sl, r4
 8006940:	d00b      	beq.n	800695a <_svfiprintf_r+0x7a>
 8006942:	465b      	mov	r3, fp
 8006944:	4622      	mov	r2, r4
 8006946:	4629      	mov	r1, r5
 8006948:	4638      	mov	r0, r7
 800694a:	f7ff ff6d 	bl	8006828 <__ssputs_r>
 800694e:	3001      	adds	r0, #1
 8006950:	f000 80aa 	beq.w	8006aa8 <_svfiprintf_r+0x1c8>
 8006954:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006956:	445a      	add	r2, fp
 8006958:	9209      	str	r2, [sp, #36]	; 0x24
 800695a:	f89a 3000 	ldrb.w	r3, [sl]
 800695e:	2b00      	cmp	r3, #0
 8006960:	f000 80a2 	beq.w	8006aa8 <_svfiprintf_r+0x1c8>
 8006964:	2300      	movs	r3, #0
 8006966:	f04f 32ff 	mov.w	r2, #4294967295
 800696a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800696e:	f10a 0a01 	add.w	sl, sl, #1
 8006972:	9304      	str	r3, [sp, #16]
 8006974:	9307      	str	r3, [sp, #28]
 8006976:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800697a:	931a      	str	r3, [sp, #104]	; 0x68
 800697c:	4654      	mov	r4, sl
 800697e:	2205      	movs	r2, #5
 8006980:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006984:	4851      	ldr	r0, [pc, #324]	; (8006acc <_svfiprintf_r+0x1ec>)
 8006986:	f7f9 fc73 	bl	8000270 <memchr>
 800698a:	9a04      	ldr	r2, [sp, #16]
 800698c:	b9d8      	cbnz	r0, 80069c6 <_svfiprintf_r+0xe6>
 800698e:	06d0      	lsls	r0, r2, #27
 8006990:	bf44      	itt	mi
 8006992:	2320      	movmi	r3, #32
 8006994:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006998:	0711      	lsls	r1, r2, #28
 800699a:	bf44      	itt	mi
 800699c:	232b      	movmi	r3, #43	; 0x2b
 800699e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80069a2:	f89a 3000 	ldrb.w	r3, [sl]
 80069a6:	2b2a      	cmp	r3, #42	; 0x2a
 80069a8:	d015      	beq.n	80069d6 <_svfiprintf_r+0xf6>
 80069aa:	9a07      	ldr	r2, [sp, #28]
 80069ac:	4654      	mov	r4, sl
 80069ae:	2000      	movs	r0, #0
 80069b0:	f04f 0c0a 	mov.w	ip, #10
 80069b4:	4621      	mov	r1, r4
 80069b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80069ba:	3b30      	subs	r3, #48	; 0x30
 80069bc:	2b09      	cmp	r3, #9
 80069be:	d94e      	bls.n	8006a5e <_svfiprintf_r+0x17e>
 80069c0:	b1b0      	cbz	r0, 80069f0 <_svfiprintf_r+0x110>
 80069c2:	9207      	str	r2, [sp, #28]
 80069c4:	e014      	b.n	80069f0 <_svfiprintf_r+0x110>
 80069c6:	eba0 0308 	sub.w	r3, r0, r8
 80069ca:	fa09 f303 	lsl.w	r3, r9, r3
 80069ce:	4313      	orrs	r3, r2
 80069d0:	9304      	str	r3, [sp, #16]
 80069d2:	46a2      	mov	sl, r4
 80069d4:	e7d2      	b.n	800697c <_svfiprintf_r+0x9c>
 80069d6:	9b03      	ldr	r3, [sp, #12]
 80069d8:	1d19      	adds	r1, r3, #4
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	9103      	str	r1, [sp, #12]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	bfbb      	ittet	lt
 80069e2:	425b      	neglt	r3, r3
 80069e4:	f042 0202 	orrlt.w	r2, r2, #2
 80069e8:	9307      	strge	r3, [sp, #28]
 80069ea:	9307      	strlt	r3, [sp, #28]
 80069ec:	bfb8      	it	lt
 80069ee:	9204      	strlt	r2, [sp, #16]
 80069f0:	7823      	ldrb	r3, [r4, #0]
 80069f2:	2b2e      	cmp	r3, #46	; 0x2e
 80069f4:	d10c      	bne.n	8006a10 <_svfiprintf_r+0x130>
 80069f6:	7863      	ldrb	r3, [r4, #1]
 80069f8:	2b2a      	cmp	r3, #42	; 0x2a
 80069fa:	d135      	bne.n	8006a68 <_svfiprintf_r+0x188>
 80069fc:	9b03      	ldr	r3, [sp, #12]
 80069fe:	1d1a      	adds	r2, r3, #4
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	9203      	str	r2, [sp, #12]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	bfb8      	it	lt
 8006a08:	f04f 33ff 	movlt.w	r3, #4294967295
 8006a0c:	3402      	adds	r4, #2
 8006a0e:	9305      	str	r3, [sp, #20]
 8006a10:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006adc <_svfiprintf_r+0x1fc>
 8006a14:	7821      	ldrb	r1, [r4, #0]
 8006a16:	2203      	movs	r2, #3
 8006a18:	4650      	mov	r0, sl
 8006a1a:	f7f9 fc29 	bl	8000270 <memchr>
 8006a1e:	b140      	cbz	r0, 8006a32 <_svfiprintf_r+0x152>
 8006a20:	2340      	movs	r3, #64	; 0x40
 8006a22:	eba0 000a 	sub.w	r0, r0, sl
 8006a26:	fa03 f000 	lsl.w	r0, r3, r0
 8006a2a:	9b04      	ldr	r3, [sp, #16]
 8006a2c:	4303      	orrs	r3, r0
 8006a2e:	3401      	adds	r4, #1
 8006a30:	9304      	str	r3, [sp, #16]
 8006a32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a36:	4826      	ldr	r0, [pc, #152]	; (8006ad0 <_svfiprintf_r+0x1f0>)
 8006a38:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006a3c:	2206      	movs	r2, #6
 8006a3e:	f7f9 fc17 	bl	8000270 <memchr>
 8006a42:	2800      	cmp	r0, #0
 8006a44:	d038      	beq.n	8006ab8 <_svfiprintf_r+0x1d8>
 8006a46:	4b23      	ldr	r3, [pc, #140]	; (8006ad4 <_svfiprintf_r+0x1f4>)
 8006a48:	bb1b      	cbnz	r3, 8006a92 <_svfiprintf_r+0x1b2>
 8006a4a:	9b03      	ldr	r3, [sp, #12]
 8006a4c:	3307      	adds	r3, #7
 8006a4e:	f023 0307 	bic.w	r3, r3, #7
 8006a52:	3308      	adds	r3, #8
 8006a54:	9303      	str	r3, [sp, #12]
 8006a56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a58:	4433      	add	r3, r6
 8006a5a:	9309      	str	r3, [sp, #36]	; 0x24
 8006a5c:	e767      	b.n	800692e <_svfiprintf_r+0x4e>
 8006a5e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a62:	460c      	mov	r4, r1
 8006a64:	2001      	movs	r0, #1
 8006a66:	e7a5      	b.n	80069b4 <_svfiprintf_r+0xd4>
 8006a68:	2300      	movs	r3, #0
 8006a6a:	3401      	adds	r4, #1
 8006a6c:	9305      	str	r3, [sp, #20]
 8006a6e:	4619      	mov	r1, r3
 8006a70:	f04f 0c0a 	mov.w	ip, #10
 8006a74:	4620      	mov	r0, r4
 8006a76:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a7a:	3a30      	subs	r2, #48	; 0x30
 8006a7c:	2a09      	cmp	r2, #9
 8006a7e:	d903      	bls.n	8006a88 <_svfiprintf_r+0x1a8>
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d0c5      	beq.n	8006a10 <_svfiprintf_r+0x130>
 8006a84:	9105      	str	r1, [sp, #20]
 8006a86:	e7c3      	b.n	8006a10 <_svfiprintf_r+0x130>
 8006a88:	fb0c 2101 	mla	r1, ip, r1, r2
 8006a8c:	4604      	mov	r4, r0
 8006a8e:	2301      	movs	r3, #1
 8006a90:	e7f0      	b.n	8006a74 <_svfiprintf_r+0x194>
 8006a92:	ab03      	add	r3, sp, #12
 8006a94:	9300      	str	r3, [sp, #0]
 8006a96:	462a      	mov	r2, r5
 8006a98:	4b0f      	ldr	r3, [pc, #60]	; (8006ad8 <_svfiprintf_r+0x1f8>)
 8006a9a:	a904      	add	r1, sp, #16
 8006a9c:	4638      	mov	r0, r7
 8006a9e:	f3af 8000 	nop.w
 8006aa2:	1c42      	adds	r2, r0, #1
 8006aa4:	4606      	mov	r6, r0
 8006aa6:	d1d6      	bne.n	8006a56 <_svfiprintf_r+0x176>
 8006aa8:	89ab      	ldrh	r3, [r5, #12]
 8006aaa:	065b      	lsls	r3, r3, #25
 8006aac:	f53f af2c 	bmi.w	8006908 <_svfiprintf_r+0x28>
 8006ab0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006ab2:	b01d      	add	sp, #116	; 0x74
 8006ab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ab8:	ab03      	add	r3, sp, #12
 8006aba:	9300      	str	r3, [sp, #0]
 8006abc:	462a      	mov	r2, r5
 8006abe:	4b06      	ldr	r3, [pc, #24]	; (8006ad8 <_svfiprintf_r+0x1f8>)
 8006ac0:	a904      	add	r1, sp, #16
 8006ac2:	4638      	mov	r0, r7
 8006ac4:	f000 f87a 	bl	8006bbc <_printf_i>
 8006ac8:	e7eb      	b.n	8006aa2 <_svfiprintf_r+0x1c2>
 8006aca:	bf00      	nop
 8006acc:	08007240 	.word	0x08007240
 8006ad0:	0800724a 	.word	0x0800724a
 8006ad4:	00000000 	.word	0x00000000
 8006ad8:	08006829 	.word	0x08006829
 8006adc:	08007246 	.word	0x08007246

08006ae0 <_printf_common>:
 8006ae0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ae4:	4616      	mov	r6, r2
 8006ae6:	4699      	mov	r9, r3
 8006ae8:	688a      	ldr	r2, [r1, #8]
 8006aea:	690b      	ldr	r3, [r1, #16]
 8006aec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006af0:	4293      	cmp	r3, r2
 8006af2:	bfb8      	it	lt
 8006af4:	4613      	movlt	r3, r2
 8006af6:	6033      	str	r3, [r6, #0]
 8006af8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006afc:	4607      	mov	r7, r0
 8006afe:	460c      	mov	r4, r1
 8006b00:	b10a      	cbz	r2, 8006b06 <_printf_common+0x26>
 8006b02:	3301      	adds	r3, #1
 8006b04:	6033      	str	r3, [r6, #0]
 8006b06:	6823      	ldr	r3, [r4, #0]
 8006b08:	0699      	lsls	r1, r3, #26
 8006b0a:	bf42      	ittt	mi
 8006b0c:	6833      	ldrmi	r3, [r6, #0]
 8006b0e:	3302      	addmi	r3, #2
 8006b10:	6033      	strmi	r3, [r6, #0]
 8006b12:	6825      	ldr	r5, [r4, #0]
 8006b14:	f015 0506 	ands.w	r5, r5, #6
 8006b18:	d106      	bne.n	8006b28 <_printf_common+0x48>
 8006b1a:	f104 0a19 	add.w	sl, r4, #25
 8006b1e:	68e3      	ldr	r3, [r4, #12]
 8006b20:	6832      	ldr	r2, [r6, #0]
 8006b22:	1a9b      	subs	r3, r3, r2
 8006b24:	42ab      	cmp	r3, r5
 8006b26:	dc26      	bgt.n	8006b76 <_printf_common+0x96>
 8006b28:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006b2c:	1e13      	subs	r3, r2, #0
 8006b2e:	6822      	ldr	r2, [r4, #0]
 8006b30:	bf18      	it	ne
 8006b32:	2301      	movne	r3, #1
 8006b34:	0692      	lsls	r2, r2, #26
 8006b36:	d42b      	bmi.n	8006b90 <_printf_common+0xb0>
 8006b38:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b3c:	4649      	mov	r1, r9
 8006b3e:	4638      	mov	r0, r7
 8006b40:	47c0      	blx	r8
 8006b42:	3001      	adds	r0, #1
 8006b44:	d01e      	beq.n	8006b84 <_printf_common+0xa4>
 8006b46:	6823      	ldr	r3, [r4, #0]
 8006b48:	68e5      	ldr	r5, [r4, #12]
 8006b4a:	6832      	ldr	r2, [r6, #0]
 8006b4c:	f003 0306 	and.w	r3, r3, #6
 8006b50:	2b04      	cmp	r3, #4
 8006b52:	bf08      	it	eq
 8006b54:	1aad      	subeq	r5, r5, r2
 8006b56:	68a3      	ldr	r3, [r4, #8]
 8006b58:	6922      	ldr	r2, [r4, #16]
 8006b5a:	bf0c      	ite	eq
 8006b5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b60:	2500      	movne	r5, #0
 8006b62:	4293      	cmp	r3, r2
 8006b64:	bfc4      	itt	gt
 8006b66:	1a9b      	subgt	r3, r3, r2
 8006b68:	18ed      	addgt	r5, r5, r3
 8006b6a:	2600      	movs	r6, #0
 8006b6c:	341a      	adds	r4, #26
 8006b6e:	42b5      	cmp	r5, r6
 8006b70:	d11a      	bne.n	8006ba8 <_printf_common+0xc8>
 8006b72:	2000      	movs	r0, #0
 8006b74:	e008      	b.n	8006b88 <_printf_common+0xa8>
 8006b76:	2301      	movs	r3, #1
 8006b78:	4652      	mov	r2, sl
 8006b7a:	4649      	mov	r1, r9
 8006b7c:	4638      	mov	r0, r7
 8006b7e:	47c0      	blx	r8
 8006b80:	3001      	adds	r0, #1
 8006b82:	d103      	bne.n	8006b8c <_printf_common+0xac>
 8006b84:	f04f 30ff 	mov.w	r0, #4294967295
 8006b88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b8c:	3501      	adds	r5, #1
 8006b8e:	e7c6      	b.n	8006b1e <_printf_common+0x3e>
 8006b90:	18e1      	adds	r1, r4, r3
 8006b92:	1c5a      	adds	r2, r3, #1
 8006b94:	2030      	movs	r0, #48	; 0x30
 8006b96:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006b9a:	4422      	add	r2, r4
 8006b9c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006ba0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006ba4:	3302      	adds	r3, #2
 8006ba6:	e7c7      	b.n	8006b38 <_printf_common+0x58>
 8006ba8:	2301      	movs	r3, #1
 8006baa:	4622      	mov	r2, r4
 8006bac:	4649      	mov	r1, r9
 8006bae:	4638      	mov	r0, r7
 8006bb0:	47c0      	blx	r8
 8006bb2:	3001      	adds	r0, #1
 8006bb4:	d0e6      	beq.n	8006b84 <_printf_common+0xa4>
 8006bb6:	3601      	adds	r6, #1
 8006bb8:	e7d9      	b.n	8006b6e <_printf_common+0x8e>
	...

08006bbc <_printf_i>:
 8006bbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bc0:	7e0f      	ldrb	r7, [r1, #24]
 8006bc2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006bc4:	2f78      	cmp	r7, #120	; 0x78
 8006bc6:	4691      	mov	r9, r2
 8006bc8:	4680      	mov	r8, r0
 8006bca:	460c      	mov	r4, r1
 8006bcc:	469a      	mov	sl, r3
 8006bce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006bd2:	d807      	bhi.n	8006be4 <_printf_i+0x28>
 8006bd4:	2f62      	cmp	r7, #98	; 0x62
 8006bd6:	d80a      	bhi.n	8006bee <_printf_i+0x32>
 8006bd8:	2f00      	cmp	r7, #0
 8006bda:	f000 80d8 	beq.w	8006d8e <_printf_i+0x1d2>
 8006bde:	2f58      	cmp	r7, #88	; 0x58
 8006be0:	f000 80a3 	beq.w	8006d2a <_printf_i+0x16e>
 8006be4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006be8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006bec:	e03a      	b.n	8006c64 <_printf_i+0xa8>
 8006bee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006bf2:	2b15      	cmp	r3, #21
 8006bf4:	d8f6      	bhi.n	8006be4 <_printf_i+0x28>
 8006bf6:	a101      	add	r1, pc, #4	; (adr r1, 8006bfc <_printf_i+0x40>)
 8006bf8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006bfc:	08006c55 	.word	0x08006c55
 8006c00:	08006c69 	.word	0x08006c69
 8006c04:	08006be5 	.word	0x08006be5
 8006c08:	08006be5 	.word	0x08006be5
 8006c0c:	08006be5 	.word	0x08006be5
 8006c10:	08006be5 	.word	0x08006be5
 8006c14:	08006c69 	.word	0x08006c69
 8006c18:	08006be5 	.word	0x08006be5
 8006c1c:	08006be5 	.word	0x08006be5
 8006c20:	08006be5 	.word	0x08006be5
 8006c24:	08006be5 	.word	0x08006be5
 8006c28:	08006d75 	.word	0x08006d75
 8006c2c:	08006c99 	.word	0x08006c99
 8006c30:	08006d57 	.word	0x08006d57
 8006c34:	08006be5 	.word	0x08006be5
 8006c38:	08006be5 	.word	0x08006be5
 8006c3c:	08006d97 	.word	0x08006d97
 8006c40:	08006be5 	.word	0x08006be5
 8006c44:	08006c99 	.word	0x08006c99
 8006c48:	08006be5 	.word	0x08006be5
 8006c4c:	08006be5 	.word	0x08006be5
 8006c50:	08006d5f 	.word	0x08006d5f
 8006c54:	682b      	ldr	r3, [r5, #0]
 8006c56:	1d1a      	adds	r2, r3, #4
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	602a      	str	r2, [r5, #0]
 8006c5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c60:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c64:	2301      	movs	r3, #1
 8006c66:	e0a3      	b.n	8006db0 <_printf_i+0x1f4>
 8006c68:	6820      	ldr	r0, [r4, #0]
 8006c6a:	6829      	ldr	r1, [r5, #0]
 8006c6c:	0606      	lsls	r6, r0, #24
 8006c6e:	f101 0304 	add.w	r3, r1, #4
 8006c72:	d50a      	bpl.n	8006c8a <_printf_i+0xce>
 8006c74:	680e      	ldr	r6, [r1, #0]
 8006c76:	602b      	str	r3, [r5, #0]
 8006c78:	2e00      	cmp	r6, #0
 8006c7a:	da03      	bge.n	8006c84 <_printf_i+0xc8>
 8006c7c:	232d      	movs	r3, #45	; 0x2d
 8006c7e:	4276      	negs	r6, r6
 8006c80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c84:	485e      	ldr	r0, [pc, #376]	; (8006e00 <_printf_i+0x244>)
 8006c86:	230a      	movs	r3, #10
 8006c88:	e019      	b.n	8006cbe <_printf_i+0x102>
 8006c8a:	680e      	ldr	r6, [r1, #0]
 8006c8c:	602b      	str	r3, [r5, #0]
 8006c8e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006c92:	bf18      	it	ne
 8006c94:	b236      	sxthne	r6, r6
 8006c96:	e7ef      	b.n	8006c78 <_printf_i+0xbc>
 8006c98:	682b      	ldr	r3, [r5, #0]
 8006c9a:	6820      	ldr	r0, [r4, #0]
 8006c9c:	1d19      	adds	r1, r3, #4
 8006c9e:	6029      	str	r1, [r5, #0]
 8006ca0:	0601      	lsls	r1, r0, #24
 8006ca2:	d501      	bpl.n	8006ca8 <_printf_i+0xec>
 8006ca4:	681e      	ldr	r6, [r3, #0]
 8006ca6:	e002      	b.n	8006cae <_printf_i+0xf2>
 8006ca8:	0646      	lsls	r6, r0, #25
 8006caa:	d5fb      	bpl.n	8006ca4 <_printf_i+0xe8>
 8006cac:	881e      	ldrh	r6, [r3, #0]
 8006cae:	4854      	ldr	r0, [pc, #336]	; (8006e00 <_printf_i+0x244>)
 8006cb0:	2f6f      	cmp	r7, #111	; 0x6f
 8006cb2:	bf0c      	ite	eq
 8006cb4:	2308      	moveq	r3, #8
 8006cb6:	230a      	movne	r3, #10
 8006cb8:	2100      	movs	r1, #0
 8006cba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006cbe:	6865      	ldr	r5, [r4, #4]
 8006cc0:	60a5      	str	r5, [r4, #8]
 8006cc2:	2d00      	cmp	r5, #0
 8006cc4:	bfa2      	ittt	ge
 8006cc6:	6821      	ldrge	r1, [r4, #0]
 8006cc8:	f021 0104 	bicge.w	r1, r1, #4
 8006ccc:	6021      	strge	r1, [r4, #0]
 8006cce:	b90e      	cbnz	r6, 8006cd4 <_printf_i+0x118>
 8006cd0:	2d00      	cmp	r5, #0
 8006cd2:	d04d      	beq.n	8006d70 <_printf_i+0x1b4>
 8006cd4:	4615      	mov	r5, r2
 8006cd6:	fbb6 f1f3 	udiv	r1, r6, r3
 8006cda:	fb03 6711 	mls	r7, r3, r1, r6
 8006cde:	5dc7      	ldrb	r7, [r0, r7]
 8006ce0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006ce4:	4637      	mov	r7, r6
 8006ce6:	42bb      	cmp	r3, r7
 8006ce8:	460e      	mov	r6, r1
 8006cea:	d9f4      	bls.n	8006cd6 <_printf_i+0x11a>
 8006cec:	2b08      	cmp	r3, #8
 8006cee:	d10b      	bne.n	8006d08 <_printf_i+0x14c>
 8006cf0:	6823      	ldr	r3, [r4, #0]
 8006cf2:	07de      	lsls	r6, r3, #31
 8006cf4:	d508      	bpl.n	8006d08 <_printf_i+0x14c>
 8006cf6:	6923      	ldr	r3, [r4, #16]
 8006cf8:	6861      	ldr	r1, [r4, #4]
 8006cfa:	4299      	cmp	r1, r3
 8006cfc:	bfde      	ittt	le
 8006cfe:	2330      	movle	r3, #48	; 0x30
 8006d00:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006d04:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006d08:	1b52      	subs	r2, r2, r5
 8006d0a:	6122      	str	r2, [r4, #16]
 8006d0c:	f8cd a000 	str.w	sl, [sp]
 8006d10:	464b      	mov	r3, r9
 8006d12:	aa03      	add	r2, sp, #12
 8006d14:	4621      	mov	r1, r4
 8006d16:	4640      	mov	r0, r8
 8006d18:	f7ff fee2 	bl	8006ae0 <_printf_common>
 8006d1c:	3001      	adds	r0, #1
 8006d1e:	d14c      	bne.n	8006dba <_printf_i+0x1fe>
 8006d20:	f04f 30ff 	mov.w	r0, #4294967295
 8006d24:	b004      	add	sp, #16
 8006d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d2a:	4835      	ldr	r0, [pc, #212]	; (8006e00 <_printf_i+0x244>)
 8006d2c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006d30:	6829      	ldr	r1, [r5, #0]
 8006d32:	6823      	ldr	r3, [r4, #0]
 8006d34:	f851 6b04 	ldr.w	r6, [r1], #4
 8006d38:	6029      	str	r1, [r5, #0]
 8006d3a:	061d      	lsls	r5, r3, #24
 8006d3c:	d514      	bpl.n	8006d68 <_printf_i+0x1ac>
 8006d3e:	07df      	lsls	r7, r3, #31
 8006d40:	bf44      	itt	mi
 8006d42:	f043 0320 	orrmi.w	r3, r3, #32
 8006d46:	6023      	strmi	r3, [r4, #0]
 8006d48:	b91e      	cbnz	r6, 8006d52 <_printf_i+0x196>
 8006d4a:	6823      	ldr	r3, [r4, #0]
 8006d4c:	f023 0320 	bic.w	r3, r3, #32
 8006d50:	6023      	str	r3, [r4, #0]
 8006d52:	2310      	movs	r3, #16
 8006d54:	e7b0      	b.n	8006cb8 <_printf_i+0xfc>
 8006d56:	6823      	ldr	r3, [r4, #0]
 8006d58:	f043 0320 	orr.w	r3, r3, #32
 8006d5c:	6023      	str	r3, [r4, #0]
 8006d5e:	2378      	movs	r3, #120	; 0x78
 8006d60:	4828      	ldr	r0, [pc, #160]	; (8006e04 <_printf_i+0x248>)
 8006d62:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006d66:	e7e3      	b.n	8006d30 <_printf_i+0x174>
 8006d68:	0659      	lsls	r1, r3, #25
 8006d6a:	bf48      	it	mi
 8006d6c:	b2b6      	uxthmi	r6, r6
 8006d6e:	e7e6      	b.n	8006d3e <_printf_i+0x182>
 8006d70:	4615      	mov	r5, r2
 8006d72:	e7bb      	b.n	8006cec <_printf_i+0x130>
 8006d74:	682b      	ldr	r3, [r5, #0]
 8006d76:	6826      	ldr	r6, [r4, #0]
 8006d78:	6961      	ldr	r1, [r4, #20]
 8006d7a:	1d18      	adds	r0, r3, #4
 8006d7c:	6028      	str	r0, [r5, #0]
 8006d7e:	0635      	lsls	r5, r6, #24
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	d501      	bpl.n	8006d88 <_printf_i+0x1cc>
 8006d84:	6019      	str	r1, [r3, #0]
 8006d86:	e002      	b.n	8006d8e <_printf_i+0x1d2>
 8006d88:	0670      	lsls	r0, r6, #25
 8006d8a:	d5fb      	bpl.n	8006d84 <_printf_i+0x1c8>
 8006d8c:	8019      	strh	r1, [r3, #0]
 8006d8e:	2300      	movs	r3, #0
 8006d90:	6123      	str	r3, [r4, #16]
 8006d92:	4615      	mov	r5, r2
 8006d94:	e7ba      	b.n	8006d0c <_printf_i+0x150>
 8006d96:	682b      	ldr	r3, [r5, #0]
 8006d98:	1d1a      	adds	r2, r3, #4
 8006d9a:	602a      	str	r2, [r5, #0]
 8006d9c:	681d      	ldr	r5, [r3, #0]
 8006d9e:	6862      	ldr	r2, [r4, #4]
 8006da0:	2100      	movs	r1, #0
 8006da2:	4628      	mov	r0, r5
 8006da4:	f7f9 fa64 	bl	8000270 <memchr>
 8006da8:	b108      	cbz	r0, 8006dae <_printf_i+0x1f2>
 8006daa:	1b40      	subs	r0, r0, r5
 8006dac:	6060      	str	r0, [r4, #4]
 8006dae:	6863      	ldr	r3, [r4, #4]
 8006db0:	6123      	str	r3, [r4, #16]
 8006db2:	2300      	movs	r3, #0
 8006db4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006db8:	e7a8      	b.n	8006d0c <_printf_i+0x150>
 8006dba:	6923      	ldr	r3, [r4, #16]
 8006dbc:	462a      	mov	r2, r5
 8006dbe:	4649      	mov	r1, r9
 8006dc0:	4640      	mov	r0, r8
 8006dc2:	47d0      	blx	sl
 8006dc4:	3001      	adds	r0, #1
 8006dc6:	d0ab      	beq.n	8006d20 <_printf_i+0x164>
 8006dc8:	6823      	ldr	r3, [r4, #0]
 8006dca:	079b      	lsls	r3, r3, #30
 8006dcc:	d413      	bmi.n	8006df6 <_printf_i+0x23a>
 8006dce:	68e0      	ldr	r0, [r4, #12]
 8006dd0:	9b03      	ldr	r3, [sp, #12]
 8006dd2:	4298      	cmp	r0, r3
 8006dd4:	bfb8      	it	lt
 8006dd6:	4618      	movlt	r0, r3
 8006dd8:	e7a4      	b.n	8006d24 <_printf_i+0x168>
 8006dda:	2301      	movs	r3, #1
 8006ddc:	4632      	mov	r2, r6
 8006dde:	4649      	mov	r1, r9
 8006de0:	4640      	mov	r0, r8
 8006de2:	47d0      	blx	sl
 8006de4:	3001      	adds	r0, #1
 8006de6:	d09b      	beq.n	8006d20 <_printf_i+0x164>
 8006de8:	3501      	adds	r5, #1
 8006dea:	68e3      	ldr	r3, [r4, #12]
 8006dec:	9903      	ldr	r1, [sp, #12]
 8006dee:	1a5b      	subs	r3, r3, r1
 8006df0:	42ab      	cmp	r3, r5
 8006df2:	dcf2      	bgt.n	8006dda <_printf_i+0x21e>
 8006df4:	e7eb      	b.n	8006dce <_printf_i+0x212>
 8006df6:	2500      	movs	r5, #0
 8006df8:	f104 0619 	add.w	r6, r4, #25
 8006dfc:	e7f5      	b.n	8006dea <_printf_i+0x22e>
 8006dfe:	bf00      	nop
 8006e00:	08007251 	.word	0x08007251
 8006e04:	08007262 	.word	0x08007262

08006e08 <memmove>:
 8006e08:	4288      	cmp	r0, r1
 8006e0a:	b510      	push	{r4, lr}
 8006e0c:	eb01 0402 	add.w	r4, r1, r2
 8006e10:	d902      	bls.n	8006e18 <memmove+0x10>
 8006e12:	4284      	cmp	r4, r0
 8006e14:	4623      	mov	r3, r4
 8006e16:	d807      	bhi.n	8006e28 <memmove+0x20>
 8006e18:	1e43      	subs	r3, r0, #1
 8006e1a:	42a1      	cmp	r1, r4
 8006e1c:	d008      	beq.n	8006e30 <memmove+0x28>
 8006e1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006e22:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006e26:	e7f8      	b.n	8006e1a <memmove+0x12>
 8006e28:	4402      	add	r2, r0
 8006e2a:	4601      	mov	r1, r0
 8006e2c:	428a      	cmp	r2, r1
 8006e2e:	d100      	bne.n	8006e32 <memmove+0x2a>
 8006e30:	bd10      	pop	{r4, pc}
 8006e32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006e36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006e3a:	e7f7      	b.n	8006e2c <memmove+0x24>

08006e3c <_free_r>:
 8006e3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006e3e:	2900      	cmp	r1, #0
 8006e40:	d044      	beq.n	8006ecc <_free_r+0x90>
 8006e42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e46:	9001      	str	r0, [sp, #4]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	f1a1 0404 	sub.w	r4, r1, #4
 8006e4e:	bfb8      	it	lt
 8006e50:	18e4      	addlt	r4, r4, r3
 8006e52:	f000 f913 	bl	800707c <__malloc_lock>
 8006e56:	4a1e      	ldr	r2, [pc, #120]	; (8006ed0 <_free_r+0x94>)
 8006e58:	9801      	ldr	r0, [sp, #4]
 8006e5a:	6813      	ldr	r3, [r2, #0]
 8006e5c:	b933      	cbnz	r3, 8006e6c <_free_r+0x30>
 8006e5e:	6063      	str	r3, [r4, #4]
 8006e60:	6014      	str	r4, [r2, #0]
 8006e62:	b003      	add	sp, #12
 8006e64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006e68:	f000 b90e 	b.w	8007088 <__malloc_unlock>
 8006e6c:	42a3      	cmp	r3, r4
 8006e6e:	d908      	bls.n	8006e82 <_free_r+0x46>
 8006e70:	6825      	ldr	r5, [r4, #0]
 8006e72:	1961      	adds	r1, r4, r5
 8006e74:	428b      	cmp	r3, r1
 8006e76:	bf01      	itttt	eq
 8006e78:	6819      	ldreq	r1, [r3, #0]
 8006e7a:	685b      	ldreq	r3, [r3, #4]
 8006e7c:	1949      	addeq	r1, r1, r5
 8006e7e:	6021      	streq	r1, [r4, #0]
 8006e80:	e7ed      	b.n	8006e5e <_free_r+0x22>
 8006e82:	461a      	mov	r2, r3
 8006e84:	685b      	ldr	r3, [r3, #4]
 8006e86:	b10b      	cbz	r3, 8006e8c <_free_r+0x50>
 8006e88:	42a3      	cmp	r3, r4
 8006e8a:	d9fa      	bls.n	8006e82 <_free_r+0x46>
 8006e8c:	6811      	ldr	r1, [r2, #0]
 8006e8e:	1855      	adds	r5, r2, r1
 8006e90:	42a5      	cmp	r5, r4
 8006e92:	d10b      	bne.n	8006eac <_free_r+0x70>
 8006e94:	6824      	ldr	r4, [r4, #0]
 8006e96:	4421      	add	r1, r4
 8006e98:	1854      	adds	r4, r2, r1
 8006e9a:	42a3      	cmp	r3, r4
 8006e9c:	6011      	str	r1, [r2, #0]
 8006e9e:	d1e0      	bne.n	8006e62 <_free_r+0x26>
 8006ea0:	681c      	ldr	r4, [r3, #0]
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	6053      	str	r3, [r2, #4]
 8006ea6:	4421      	add	r1, r4
 8006ea8:	6011      	str	r1, [r2, #0]
 8006eaa:	e7da      	b.n	8006e62 <_free_r+0x26>
 8006eac:	d902      	bls.n	8006eb4 <_free_r+0x78>
 8006eae:	230c      	movs	r3, #12
 8006eb0:	6003      	str	r3, [r0, #0]
 8006eb2:	e7d6      	b.n	8006e62 <_free_r+0x26>
 8006eb4:	6825      	ldr	r5, [r4, #0]
 8006eb6:	1961      	adds	r1, r4, r5
 8006eb8:	428b      	cmp	r3, r1
 8006eba:	bf04      	itt	eq
 8006ebc:	6819      	ldreq	r1, [r3, #0]
 8006ebe:	685b      	ldreq	r3, [r3, #4]
 8006ec0:	6063      	str	r3, [r4, #4]
 8006ec2:	bf04      	itt	eq
 8006ec4:	1949      	addeq	r1, r1, r5
 8006ec6:	6021      	streq	r1, [r4, #0]
 8006ec8:	6054      	str	r4, [r2, #4]
 8006eca:	e7ca      	b.n	8006e62 <_free_r+0x26>
 8006ecc:	b003      	add	sp, #12
 8006ece:	bd30      	pop	{r4, r5, pc}
 8006ed0:	2001a8e8 	.word	0x2001a8e8

08006ed4 <sbrk_aligned>:
 8006ed4:	b570      	push	{r4, r5, r6, lr}
 8006ed6:	4e0e      	ldr	r6, [pc, #56]	; (8006f10 <sbrk_aligned+0x3c>)
 8006ed8:	460c      	mov	r4, r1
 8006eda:	6831      	ldr	r1, [r6, #0]
 8006edc:	4605      	mov	r5, r0
 8006ede:	b911      	cbnz	r1, 8006ee6 <sbrk_aligned+0x12>
 8006ee0:	f000 f8bc 	bl	800705c <_sbrk_r>
 8006ee4:	6030      	str	r0, [r6, #0]
 8006ee6:	4621      	mov	r1, r4
 8006ee8:	4628      	mov	r0, r5
 8006eea:	f000 f8b7 	bl	800705c <_sbrk_r>
 8006eee:	1c43      	adds	r3, r0, #1
 8006ef0:	d00a      	beq.n	8006f08 <sbrk_aligned+0x34>
 8006ef2:	1cc4      	adds	r4, r0, #3
 8006ef4:	f024 0403 	bic.w	r4, r4, #3
 8006ef8:	42a0      	cmp	r0, r4
 8006efa:	d007      	beq.n	8006f0c <sbrk_aligned+0x38>
 8006efc:	1a21      	subs	r1, r4, r0
 8006efe:	4628      	mov	r0, r5
 8006f00:	f000 f8ac 	bl	800705c <_sbrk_r>
 8006f04:	3001      	adds	r0, #1
 8006f06:	d101      	bne.n	8006f0c <sbrk_aligned+0x38>
 8006f08:	f04f 34ff 	mov.w	r4, #4294967295
 8006f0c:	4620      	mov	r0, r4
 8006f0e:	bd70      	pop	{r4, r5, r6, pc}
 8006f10:	2001a8ec 	.word	0x2001a8ec

08006f14 <_malloc_r>:
 8006f14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f18:	1ccd      	adds	r5, r1, #3
 8006f1a:	f025 0503 	bic.w	r5, r5, #3
 8006f1e:	3508      	adds	r5, #8
 8006f20:	2d0c      	cmp	r5, #12
 8006f22:	bf38      	it	cc
 8006f24:	250c      	movcc	r5, #12
 8006f26:	2d00      	cmp	r5, #0
 8006f28:	4607      	mov	r7, r0
 8006f2a:	db01      	blt.n	8006f30 <_malloc_r+0x1c>
 8006f2c:	42a9      	cmp	r1, r5
 8006f2e:	d905      	bls.n	8006f3c <_malloc_r+0x28>
 8006f30:	230c      	movs	r3, #12
 8006f32:	603b      	str	r3, [r7, #0]
 8006f34:	2600      	movs	r6, #0
 8006f36:	4630      	mov	r0, r6
 8006f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f3c:	4e2e      	ldr	r6, [pc, #184]	; (8006ff8 <_malloc_r+0xe4>)
 8006f3e:	f000 f89d 	bl	800707c <__malloc_lock>
 8006f42:	6833      	ldr	r3, [r6, #0]
 8006f44:	461c      	mov	r4, r3
 8006f46:	bb34      	cbnz	r4, 8006f96 <_malloc_r+0x82>
 8006f48:	4629      	mov	r1, r5
 8006f4a:	4638      	mov	r0, r7
 8006f4c:	f7ff ffc2 	bl	8006ed4 <sbrk_aligned>
 8006f50:	1c43      	adds	r3, r0, #1
 8006f52:	4604      	mov	r4, r0
 8006f54:	d14d      	bne.n	8006ff2 <_malloc_r+0xde>
 8006f56:	6834      	ldr	r4, [r6, #0]
 8006f58:	4626      	mov	r6, r4
 8006f5a:	2e00      	cmp	r6, #0
 8006f5c:	d140      	bne.n	8006fe0 <_malloc_r+0xcc>
 8006f5e:	6823      	ldr	r3, [r4, #0]
 8006f60:	4631      	mov	r1, r6
 8006f62:	4638      	mov	r0, r7
 8006f64:	eb04 0803 	add.w	r8, r4, r3
 8006f68:	f000 f878 	bl	800705c <_sbrk_r>
 8006f6c:	4580      	cmp	r8, r0
 8006f6e:	d13a      	bne.n	8006fe6 <_malloc_r+0xd2>
 8006f70:	6821      	ldr	r1, [r4, #0]
 8006f72:	3503      	adds	r5, #3
 8006f74:	1a6d      	subs	r5, r5, r1
 8006f76:	f025 0503 	bic.w	r5, r5, #3
 8006f7a:	3508      	adds	r5, #8
 8006f7c:	2d0c      	cmp	r5, #12
 8006f7e:	bf38      	it	cc
 8006f80:	250c      	movcc	r5, #12
 8006f82:	4629      	mov	r1, r5
 8006f84:	4638      	mov	r0, r7
 8006f86:	f7ff ffa5 	bl	8006ed4 <sbrk_aligned>
 8006f8a:	3001      	adds	r0, #1
 8006f8c:	d02b      	beq.n	8006fe6 <_malloc_r+0xd2>
 8006f8e:	6823      	ldr	r3, [r4, #0]
 8006f90:	442b      	add	r3, r5
 8006f92:	6023      	str	r3, [r4, #0]
 8006f94:	e00e      	b.n	8006fb4 <_malloc_r+0xa0>
 8006f96:	6822      	ldr	r2, [r4, #0]
 8006f98:	1b52      	subs	r2, r2, r5
 8006f9a:	d41e      	bmi.n	8006fda <_malloc_r+0xc6>
 8006f9c:	2a0b      	cmp	r2, #11
 8006f9e:	d916      	bls.n	8006fce <_malloc_r+0xba>
 8006fa0:	1961      	adds	r1, r4, r5
 8006fa2:	42a3      	cmp	r3, r4
 8006fa4:	6025      	str	r5, [r4, #0]
 8006fa6:	bf18      	it	ne
 8006fa8:	6059      	strne	r1, [r3, #4]
 8006faa:	6863      	ldr	r3, [r4, #4]
 8006fac:	bf08      	it	eq
 8006fae:	6031      	streq	r1, [r6, #0]
 8006fb0:	5162      	str	r2, [r4, r5]
 8006fb2:	604b      	str	r3, [r1, #4]
 8006fb4:	4638      	mov	r0, r7
 8006fb6:	f104 060b 	add.w	r6, r4, #11
 8006fba:	f000 f865 	bl	8007088 <__malloc_unlock>
 8006fbe:	f026 0607 	bic.w	r6, r6, #7
 8006fc2:	1d23      	adds	r3, r4, #4
 8006fc4:	1af2      	subs	r2, r6, r3
 8006fc6:	d0b6      	beq.n	8006f36 <_malloc_r+0x22>
 8006fc8:	1b9b      	subs	r3, r3, r6
 8006fca:	50a3      	str	r3, [r4, r2]
 8006fcc:	e7b3      	b.n	8006f36 <_malloc_r+0x22>
 8006fce:	6862      	ldr	r2, [r4, #4]
 8006fd0:	42a3      	cmp	r3, r4
 8006fd2:	bf0c      	ite	eq
 8006fd4:	6032      	streq	r2, [r6, #0]
 8006fd6:	605a      	strne	r2, [r3, #4]
 8006fd8:	e7ec      	b.n	8006fb4 <_malloc_r+0xa0>
 8006fda:	4623      	mov	r3, r4
 8006fdc:	6864      	ldr	r4, [r4, #4]
 8006fde:	e7b2      	b.n	8006f46 <_malloc_r+0x32>
 8006fe0:	4634      	mov	r4, r6
 8006fe2:	6876      	ldr	r6, [r6, #4]
 8006fe4:	e7b9      	b.n	8006f5a <_malloc_r+0x46>
 8006fe6:	230c      	movs	r3, #12
 8006fe8:	603b      	str	r3, [r7, #0]
 8006fea:	4638      	mov	r0, r7
 8006fec:	f000 f84c 	bl	8007088 <__malloc_unlock>
 8006ff0:	e7a1      	b.n	8006f36 <_malloc_r+0x22>
 8006ff2:	6025      	str	r5, [r4, #0]
 8006ff4:	e7de      	b.n	8006fb4 <_malloc_r+0xa0>
 8006ff6:	bf00      	nop
 8006ff8:	2001a8e8 	.word	0x2001a8e8

08006ffc <_realloc_r>:
 8006ffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007000:	4680      	mov	r8, r0
 8007002:	4614      	mov	r4, r2
 8007004:	460e      	mov	r6, r1
 8007006:	b921      	cbnz	r1, 8007012 <_realloc_r+0x16>
 8007008:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800700c:	4611      	mov	r1, r2
 800700e:	f7ff bf81 	b.w	8006f14 <_malloc_r>
 8007012:	b92a      	cbnz	r2, 8007020 <_realloc_r+0x24>
 8007014:	f7ff ff12 	bl	8006e3c <_free_r>
 8007018:	4625      	mov	r5, r4
 800701a:	4628      	mov	r0, r5
 800701c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007020:	f000 f838 	bl	8007094 <_malloc_usable_size_r>
 8007024:	4284      	cmp	r4, r0
 8007026:	4607      	mov	r7, r0
 8007028:	d802      	bhi.n	8007030 <_realloc_r+0x34>
 800702a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800702e:	d812      	bhi.n	8007056 <_realloc_r+0x5a>
 8007030:	4621      	mov	r1, r4
 8007032:	4640      	mov	r0, r8
 8007034:	f7ff ff6e 	bl	8006f14 <_malloc_r>
 8007038:	4605      	mov	r5, r0
 800703a:	2800      	cmp	r0, #0
 800703c:	d0ed      	beq.n	800701a <_realloc_r+0x1e>
 800703e:	42bc      	cmp	r4, r7
 8007040:	4622      	mov	r2, r4
 8007042:	4631      	mov	r1, r6
 8007044:	bf28      	it	cs
 8007046:	463a      	movcs	r2, r7
 8007048:	f7ff fba4 	bl	8006794 <memcpy>
 800704c:	4631      	mov	r1, r6
 800704e:	4640      	mov	r0, r8
 8007050:	f7ff fef4 	bl	8006e3c <_free_r>
 8007054:	e7e1      	b.n	800701a <_realloc_r+0x1e>
 8007056:	4635      	mov	r5, r6
 8007058:	e7df      	b.n	800701a <_realloc_r+0x1e>
	...

0800705c <_sbrk_r>:
 800705c:	b538      	push	{r3, r4, r5, lr}
 800705e:	4d06      	ldr	r5, [pc, #24]	; (8007078 <_sbrk_r+0x1c>)
 8007060:	2300      	movs	r3, #0
 8007062:	4604      	mov	r4, r0
 8007064:	4608      	mov	r0, r1
 8007066:	602b      	str	r3, [r5, #0]
 8007068:	f000 f81e 	bl	80070a8 <_sbrk>
 800706c:	1c43      	adds	r3, r0, #1
 800706e:	d102      	bne.n	8007076 <_sbrk_r+0x1a>
 8007070:	682b      	ldr	r3, [r5, #0]
 8007072:	b103      	cbz	r3, 8007076 <_sbrk_r+0x1a>
 8007074:	6023      	str	r3, [r4, #0]
 8007076:	bd38      	pop	{r3, r4, r5, pc}
 8007078:	2001a8f0 	.word	0x2001a8f0

0800707c <__malloc_lock>:
 800707c:	4801      	ldr	r0, [pc, #4]	; (8007084 <__malloc_lock+0x8>)
 800707e:	f000 b811 	b.w	80070a4 <__retarget_lock_acquire_recursive>
 8007082:	bf00      	nop
 8007084:	2001a8f4 	.word	0x2001a8f4

08007088 <__malloc_unlock>:
 8007088:	4801      	ldr	r0, [pc, #4]	; (8007090 <__malloc_unlock+0x8>)
 800708a:	f000 b80c 	b.w	80070a6 <__retarget_lock_release_recursive>
 800708e:	bf00      	nop
 8007090:	2001a8f4 	.word	0x2001a8f4

08007094 <_malloc_usable_size_r>:
 8007094:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007098:	1f18      	subs	r0, r3, #4
 800709a:	2b00      	cmp	r3, #0
 800709c:	bfbc      	itt	lt
 800709e:	580b      	ldrlt	r3, [r1, r0]
 80070a0:	18c0      	addlt	r0, r0, r3
 80070a2:	4770      	bx	lr

080070a4 <__retarget_lock_acquire_recursive>:
 80070a4:	4770      	bx	lr

080070a6 <__retarget_lock_release_recursive>:
 80070a6:	4770      	bx	lr

080070a8 <_sbrk>:
 80070a8:	4a04      	ldr	r2, [pc, #16]	; (80070bc <_sbrk+0x14>)
 80070aa:	6811      	ldr	r1, [r2, #0]
 80070ac:	4603      	mov	r3, r0
 80070ae:	b909      	cbnz	r1, 80070b4 <_sbrk+0xc>
 80070b0:	4903      	ldr	r1, [pc, #12]	; (80070c0 <_sbrk+0x18>)
 80070b2:	6011      	str	r1, [r2, #0]
 80070b4:	6810      	ldr	r0, [r2, #0]
 80070b6:	4403      	add	r3, r0
 80070b8:	6013      	str	r3, [r2, #0]
 80070ba:	4770      	bx	lr
 80070bc:	2001a8f8 	.word	0x2001a8f8
 80070c0:	2001a900 	.word	0x2001a900

080070c4 <_init>:
 80070c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070c6:	bf00      	nop
 80070c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070ca:	bc08      	pop	{r3}
 80070cc:	469e      	mov	lr, r3
 80070ce:	4770      	bx	lr

080070d0 <_fini>:
 80070d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070d2:	bf00      	nop
 80070d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070d6:	bc08      	pop	{r3}
 80070d8:	469e      	mov	lr, r3
 80070da:	4770      	bx	lr
