#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun  8 11:37:34 2021
# Process ID: 19570
# Current directory: /home/tomek/prog/mini/puf/RS232
# Command line: vivado RS232.xpr
# Log file: /home/tomek/prog/mini/puf/RS232/vivado.log
# Journal file: /home/tomek/prog/mini/puf/RS232/vivado.jou
#-----------------------------------------------------------
start_gui
open_project RS232.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/tomek/prog/mini/puf/RS232/RS232.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tomek/apps/xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/tomek/prog/mini/puf/RS232/RS232.srcs/sim_1/new/serial_tx_tb.vhd
update_compile_order -fileset sim_1
close [ open /home/tomek/prog/mini/puf/RS232/RS232.srcs/sources_1/new/compute_unit.vhd w ]
add_files /home/tomek/prog/mini/puf/RS232/RS232.srcs/sources_1/new/compute_unit.vhd
update_compile_order -fileset sources_1
set_property top SERIAL_TX_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top SERIAL_TX [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/tomek/prog/mini/puf/RS232/RS232.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SERIAL_TX_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tomek/prog/mini/puf/RS232/RS232.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj SERIAL_TX_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tomek/prog/mini/puf/RS232/RS232.srcs/sources_1/new/serial_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SERIAL_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tomek/prog/mini/puf/RS232/RS232.srcs/sim_1/new/serial_tx_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SERIAL_TX_TB'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tomek/prog/mini/puf/RS232/RS232.sim/sim_1/behav/xsim'
xelab -wto 53ef2f00c98645bbbc1e77af3e6f3800 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot SERIAL_TX_TB_behav xil_defaultlib.SERIAL_TX_TB -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/tomek/apps/xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 53ef2f00c98645bbbc1e77af3e6f3800 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot SERIAL_TX_TB_behav xil_defaultlib.SERIAL_TX_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling architecture behavioural of entity xil_defaultlib.SERIAL_TX [\SERIAL_TX(baudrate=5000000)\]
Compiling architecture behavioural of entity xil_defaultlib.serial_tx_tb
Built simulation snapshot SERIAL_TX_TB_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/tomek/prog/mini/puf/RS232/RS232.sim/sim_1/behav/xsim/xsim.dir/SERIAL_TX_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/tomek/prog/mini/puf/RS232/RS232.sim/sim_1/behav/xsim/xsim.dir/SERIAL_TX_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun  9 14:06:44 2021. For additional details about this file, please refer to the WebTalk help file at /home/tomek/apps/xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 432.648 ; gain = 0.105 ; free physical = 220 ; free virtual = 13071
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  9 14:06:44 2021...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 7671.422 ; gain = 0.000 ; free physical = 282 ; free virtual = 13133
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/tomek/prog/mini/puf/RS232/RS232.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SERIAL_TX_TB_behav -key {Behavioral:sim_1:Functional:SERIAL_TX_TB} -tclbatch {SERIAL_TX_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source SERIAL_TX_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SERIAL_TX_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 7796.246 ; gain = 124.824 ; free physical = 209 ; free virtual = 13087
run all
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 7796.246 ; gain = 0.000 ; free physical = 188 ; free virtual = 13166
set_property top CALCULATOR [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/tomek/prog/mini/puf/RS232/RS232.srcs/sim_1/new/calculator_tb.vhd w ]
add_files -fileset sim_1 /home/tomek/prog/mini/puf/RS232/RS232.srcs/sim_1/new/calculator_tb.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 7919.312 ; gain = 0.000 ; free physical = 966 ; free virtual = 14253
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/tomek/prog/mini/puf/RS232/RS232.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SERIAL_TX_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tomek/prog/mini/puf/RS232/RS232.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj SERIAL_TX_TB_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tomek/prog/mini/puf/RS232/RS232.sim/sim_1/behav/xsim'
xelab -wto 53ef2f00c98645bbbc1e77af3e6f3800 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot SERIAL_TX_TB_behav xil_defaultlib.SERIAL_TX_TB -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/tomek/apps/xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 53ef2f00c98645bbbc1e77af3e6f3800 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot SERIAL_TX_TB_behav xil_defaultlib.SERIAL_TX_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/tomek/prog/mini/puf/RS232/RS232.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SERIAL_TX_TB_behav -key {Behavioral:sim_1:Functional:SERIAL_TX_TB} -tclbatch {SERIAL_TX_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source SERIAL_TX_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SERIAL_TX_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7978.324 ; gain = 59.012 ; free physical = 1029 ; free virtual = 14245
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/tomek/prog/mini/puf/RS232/RS232.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SERIAL_TX_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tomek/prog/mini/puf/RS232/RS232.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj SERIAL_TX_TB_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tomek/prog/mini/puf/RS232/RS232.sim/sim_1/behav/xsim'
xelab -wto 53ef2f00c98645bbbc1e77af3e6f3800 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot SERIAL_TX_TB_behav xil_defaultlib.SERIAL_TX_TB -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/tomek/apps/xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 53ef2f00c98645bbbc1e77af3e6f3800 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot SERIAL_TX_TB_behav xil_defaultlib.SERIAL_TX_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/tomek/prog/mini/puf/RS232/RS232.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SERIAL_TX_TB_behav -key {Behavioral:sim_1:Functional:SERIAL_TX_TB} -tclbatch {SERIAL_TX_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source SERIAL_TX_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SERIAL_TX_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7981.324 ; gain = 3.000 ; free physical = 921 ; free virtual = 14212
