// Seed: 1652498819
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_14;
  wand id_15 = 1;
  module_0 modCall_1 ();
  assign id_9 = -1'b0;
  supply0 id_16;
  wire id_17;
  parameter id_18 = id_16 && id_16;
  assign id_14 = id_7;
  always id_10 <= -1;
  assign id_13 = 1;
endmodule
