Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Apr 14 13:48:43 2025
| Host         : Toni-HP-ProBook running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.698       -7.620                     27                  901        0.213        0.000                      0                  901        3.750        0.000                       0                   194  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.698       -7.620                     27                  869        0.213        0.000                      0                  869        3.750        0.000                       0                   194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.340        0.000                      0                   32        0.652        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           27  Failing Endpoints,  Worst Slack       -0.698ns,  Total Violation       -7.620ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.698ns  (required time - arrival time)
  Source:                 connectIFetch/PCReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.642ns  (logic 4.365ns (41.016%)  route 6.277ns (58.983%))
  Logic Levels:           21  (CARRY4=12 LUT3=1 LUT4=1 LUT5=3 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectIFetch/CLK
    SLICE_X4Y65          FDCE                                         r  connectIFetch/PCReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  connectIFetch/PCReg_reg[6]/Q
                         net (fo=72, routed)          0.768     6.544    connectIFetch/CONV_INTEGER[4]
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.124     6.668 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=33, routed)          1.446     8.113    connectIDecode/reg_file_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y66          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.237 r  connectIDecode/reg_file_reg_r2_0_31_6_11/RAMB_D1/O
                         net (fo=7, routed)           0.979     9.216    connectIFetch/rd2[9]
    SLICE_X4Y68          LUT4 (Prop_lut4_I2_O)        0.124     9.340 r  connectIFetch/minusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.340    connectExecute/reg_file_reg_r1_0_31_6_11_i_8_0[1]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.890 r  connectExecute/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.890    connectExecute/minusOp_carry__1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.004 r  connectExecute/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.004    connectExecute/minusOp_carry__2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  connectExecute/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.118    connectExecute/minusOp_carry__3_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.357 f  connectExecute/minusOp_carry__4/O[2]
                         net (fo=1, routed)           0.814    11.171    connectIFetch/data1[22]
    SLICE_X2Y73          LUT6 (Prop_lut6_I2_O)        0.302    11.473 f  connectIFetch/reg_file_reg_r1_0_31_18_23_i_12/O
                         net (fo=3, routed)           0.602    12.075    connectIFetch/reg_file_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124    12.199 r  connectIFetch/plusOp_carry_i_12_comp/O
                         net (fo=1, routed)           0.171    12.370    connectIFetch/plusOp_carry_i_12_n_0
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.124    12.494 f  connectIFetch/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.423    12.918    connectIFetch/plusOp_carry_i_8_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I3_O)        0.124    13.042 r  connectIFetch/plusOp_carry_i_5_comp/O
                         net (fo=30, routed)          0.576    13.617    connectIFetch/Zero
    SLICE_X3Y68          LUT5 (Prop_lut5_I3_O)        0.124    13.741 r  connectIFetch/plusOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    13.741    connectExecute/S[2]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.142 r  connectExecute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.142    connectExecute/plusOp_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.256 r  connectExecute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.256    connectExecute/plusOp_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.370 r  connectExecute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.370    connectExecute/plusOp_carry__1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.484 r  connectExecute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.484    connectExecute/plusOp_carry__2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.598 r  connectExecute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.598    connectExecute/plusOp_carry__3_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.712 r  connectExecute/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.712    connectExecute/plusOp_carry__4_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.826 r  connectExecute/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.009    14.835    connectExecute/plusOp_carry__5_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.169 r  connectExecute/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.489    15.659    connectIFetch/mux1[28]
    SLICE_X0Y75          LUT3 (Prop_lut3_I2_O)        0.303    15.962 r  connectIFetch/PCReg[30]_i_1/O
                         net (fo=1, routed)           0.000    15.962    connectIFetch/PCIn[30]
    SLICE_X0Y75          FDCE                                         r  connectIFetch/PCReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.588    15.011    connectIFetch/CLK
    SLICE_X0Y75          FDCE                                         r  connectIFetch/PCReg_reg[30]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDCE (Setup_fdce_C_D)        0.029    15.263    connectIFetch/PCReg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -15.962    
  -------------------------------------------------------------------
                         slack                                 -0.698    

Slack (VIOLATED) :        -0.691ns  (required time - arrival time)
  Source:                 connectIFetch/PCReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.724ns  (logic 4.278ns (39.891%)  route 6.446ns (60.109%))
  Logic Levels:           21  (CARRY4=12 LUT3=1 LUT4=1 LUT5=3 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectIFetch/CLK
    SLICE_X4Y65          FDCE                                         r  connectIFetch/PCReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  connectIFetch/PCReg_reg[6]/Q
                         net (fo=72, routed)          0.768     6.544    connectIFetch/CONV_INTEGER[4]
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.124     6.668 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=33, routed)          1.446     8.113    connectIDecode/reg_file_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y66          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.237 r  connectIDecode/reg_file_reg_r2_0_31_6_11/RAMB_D1/O
                         net (fo=7, routed)           0.979     9.216    connectIFetch/rd2[9]
    SLICE_X4Y68          LUT4 (Prop_lut4_I2_O)        0.124     9.340 r  connectIFetch/minusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.340    connectExecute/reg_file_reg_r1_0_31_6_11_i_8_0[1]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.890 r  connectExecute/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.890    connectExecute/minusOp_carry__1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.004 r  connectExecute/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.004    connectExecute/minusOp_carry__2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  connectExecute/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.118    connectExecute/minusOp_carry__3_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.357 f  connectExecute/minusOp_carry__4/O[2]
                         net (fo=1, routed)           0.814    11.171    connectIFetch/data1[22]
    SLICE_X2Y73          LUT6 (Prop_lut6_I2_O)        0.302    11.473 f  connectIFetch/reg_file_reg_r1_0_31_18_23_i_12/O
                         net (fo=3, routed)           0.602    12.075    connectIFetch/reg_file_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124    12.199 r  connectIFetch/plusOp_carry_i_12_comp/O
                         net (fo=1, routed)           0.171    12.370    connectIFetch/plusOp_carry_i_12_n_0
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.124    12.494 f  connectIFetch/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.423    12.918    connectIFetch/plusOp_carry_i_8_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I3_O)        0.124    13.042 r  connectIFetch/plusOp_carry_i_5_comp/O
                         net (fo=30, routed)          0.576    13.617    connectIFetch/Zero
    SLICE_X3Y68          LUT5 (Prop_lut5_I3_O)        0.124    13.741 r  connectIFetch/plusOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    13.741    connectExecute/S[2]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.142 r  connectExecute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.142    connectExecute/plusOp_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.256 r  connectExecute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.256    connectExecute/plusOp_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.370 r  connectExecute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.370    connectExecute/plusOp_carry__1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.484 r  connectExecute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.484    connectExecute/plusOp_carry__2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.598 r  connectExecute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.598    connectExecute/plusOp_carry__3_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.712 r  connectExecute/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.712    connectExecute/plusOp_carry__4_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.826 r  connectExecute/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.009    14.835    connectExecute/plusOp_carry__5_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.057 r  connectExecute/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.658    15.716    connectIFetch/mux1[27]
    SLICE_X2Y75          LUT3 (Prop_lut3_I2_O)        0.328    16.044 r  connectIFetch/PCReg[29]_i_1/O
                         net (fo=1, routed)           0.000    16.044    connectIFetch/PCIn[29]
    SLICE_X2Y75          FDCE                                         r  connectIFetch/PCReg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.588    15.011    connectIFetch/CLK
    SLICE_X2Y75          FDCE                                         r  connectIFetch/PCReg_reg[29]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y75          FDCE (Setup_fdce_C_D)        0.118    15.352    connectIFetch/PCReg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -16.044    
  -------------------------------------------------------------------
                         slack                                 -0.691    

Slack (VIOLATED) :        -0.675ns  (required time - arrival time)
  Source:                 connectIFetch/PCReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.664ns  (logic 4.295ns (40.274%)  route 6.369ns (59.726%))
  Logic Levels:           21  (CARRY4=12 LUT3=1 LUT4=1 LUT5=3 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectIFetch/CLK
    SLICE_X4Y65          FDCE                                         r  connectIFetch/PCReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  connectIFetch/PCReg_reg[6]/Q
                         net (fo=72, routed)          0.768     6.544    connectIFetch/CONV_INTEGER[4]
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.124     6.668 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=33, routed)          1.446     8.113    connectIDecode/reg_file_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y66          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.237 r  connectIDecode/reg_file_reg_r2_0_31_6_11/RAMB_D1/O
                         net (fo=7, routed)           0.979     9.216    connectIFetch/rd2[9]
    SLICE_X4Y68          LUT4 (Prop_lut4_I2_O)        0.124     9.340 r  connectIFetch/minusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.340    connectExecute/reg_file_reg_r1_0_31_6_11_i_8_0[1]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.890 r  connectExecute/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.890    connectExecute/minusOp_carry__1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.004 r  connectExecute/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.004    connectExecute/minusOp_carry__2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  connectExecute/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.118    connectExecute/minusOp_carry__3_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.357 f  connectExecute/minusOp_carry__4/O[2]
                         net (fo=1, routed)           0.814    11.171    connectIFetch/data1[22]
    SLICE_X2Y73          LUT6 (Prop_lut6_I2_O)        0.302    11.473 f  connectIFetch/reg_file_reg_r1_0_31_18_23_i_12/O
                         net (fo=3, routed)           0.602    12.075    connectIFetch/reg_file_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124    12.199 r  connectIFetch/plusOp_carry_i_12_comp/O
                         net (fo=1, routed)           0.171    12.370    connectIFetch/plusOp_carry_i_12_n_0
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.124    12.494 f  connectIFetch/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.423    12.918    connectIFetch/plusOp_carry_i_8_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I3_O)        0.124    13.042 r  connectIFetch/plusOp_carry_i_5_comp/O
                         net (fo=30, routed)          0.576    13.617    connectIFetch/Zero
    SLICE_X3Y68          LUT5 (Prop_lut5_I3_O)        0.124    13.741 r  connectIFetch/plusOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    13.741    connectExecute/S[2]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.142 r  connectExecute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.142    connectExecute/plusOp_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.256 r  connectExecute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.256    connectExecute/plusOp_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.370 r  connectExecute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.370    connectExecute/plusOp_carry__1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.484 r  connectExecute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.484    connectExecute/plusOp_carry__2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.598 r  connectExecute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.598    connectExecute/plusOp_carry__3_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.712 r  connectExecute/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.712    connectExecute/plusOp_carry__4_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.826 r  connectExecute/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.009    14.835    connectExecute/plusOp_carry__5_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.074 r  connectExecute/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.582    15.656    connectIFetch/mux1[29]
    SLICE_X0Y75          LUT3 (Prop_lut3_I2_O)        0.328    15.984 r  connectIFetch/PCReg[31]_i_2/O
                         net (fo=1, routed)           0.000    15.984    connectIFetch/PCIn[31]
    SLICE_X0Y75          FDCE                                         r  connectIFetch/PCReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.588    15.011    connectIFetch/CLK
    SLICE_X0Y75          FDCE                                         r  connectIFetch/PCReg_reg[31]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDCE (Setup_fdce_C_D)        0.075    15.309    connectIFetch/PCReg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -15.984    
  -------------------------------------------------------------------
                         slack                                 -0.675    

Slack (VIOLATED) :        -0.613ns  (required time - arrival time)
  Source:                 connectIFetch/PCReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.607ns  (logic 4.233ns (39.909%)  route 6.374ns (60.091%))
  Logic Levels:           20  (CARRY4=11 LUT3=1 LUT4=1 LUT5=3 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectIFetch/CLK
    SLICE_X4Y65          FDCE                                         r  connectIFetch/PCReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  connectIFetch/PCReg_reg[6]/Q
                         net (fo=72, routed)          0.768     6.544    connectIFetch/CONV_INTEGER[4]
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.124     6.668 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=33, routed)          1.446     8.113    connectIDecode/reg_file_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y66          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.237 r  connectIDecode/reg_file_reg_r2_0_31_6_11/RAMB_D1/O
                         net (fo=7, routed)           0.979     9.216    connectIFetch/rd2[9]
    SLICE_X4Y68          LUT4 (Prop_lut4_I2_O)        0.124     9.340 r  connectIFetch/minusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.340    connectExecute/reg_file_reg_r1_0_31_6_11_i_8_0[1]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.890 r  connectExecute/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.890    connectExecute/minusOp_carry__1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.004 r  connectExecute/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.004    connectExecute/minusOp_carry__2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  connectExecute/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.118    connectExecute/minusOp_carry__3_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.357 f  connectExecute/minusOp_carry__4/O[2]
                         net (fo=1, routed)           0.814    11.171    connectIFetch/data1[22]
    SLICE_X2Y73          LUT6 (Prop_lut6_I2_O)        0.302    11.473 f  connectIFetch/reg_file_reg_r1_0_31_18_23_i_12/O
                         net (fo=3, routed)           0.602    12.075    connectIFetch/reg_file_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124    12.199 r  connectIFetch/plusOp_carry_i_12_comp/O
                         net (fo=1, routed)           0.171    12.370    connectIFetch/plusOp_carry_i_12_n_0
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.124    12.494 f  connectIFetch/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.423    12.918    connectIFetch/plusOp_carry_i_8_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I3_O)        0.124    13.042 r  connectIFetch/plusOp_carry_i_5_comp/O
                         net (fo=30, routed)          0.576    13.617    connectIFetch/Zero
    SLICE_X3Y68          LUT5 (Prop_lut5_I3_O)        0.124    13.741 r  connectIFetch/plusOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    13.741    connectExecute/S[2]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.142 r  connectExecute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.142    connectExecute/plusOp_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.256 r  connectExecute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.256    connectExecute/plusOp_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.370 r  connectExecute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.370    connectExecute/plusOp_carry__1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.484 r  connectExecute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.484    connectExecute/plusOp_carry__2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.598 r  connectExecute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.598    connectExecute/plusOp_carry__3_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.712 r  connectExecute/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.712    connectExecute/plusOp_carry__4_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.025 r  connectExecute/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.595    15.620    connectIFetch/mux1[26]
    SLICE_X2Y75          LUT3 (Prop_lut3_I2_O)        0.306    15.926 r  connectIFetch/PCReg[28]_i_1/O
                         net (fo=1, routed)           0.000    15.926    connectIFetch/PCIn[28]
    SLICE_X2Y75          FDCE                                         r  connectIFetch/PCReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.588    15.011    connectIFetch/CLK
    SLICE_X2Y75          FDCE                                         r  connectIFetch/PCReg_reg[28]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y75          FDCE (Setup_fdce_C_D)        0.079    15.313    connectIFetch/PCReg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -15.926    
  -------------------------------------------------------------------
                         slack                                 -0.613    

Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 connectIFetch/PCReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.412ns  (logic 4.137ns (39.733%)  route 6.275ns (60.267%))
  Logic Levels:           19  (CARRY4=10 LUT4=1 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectIFetch/CLK
    SLICE_X4Y65          FDCE                                         r  connectIFetch/PCReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  connectIFetch/PCReg_reg[6]/Q
                         net (fo=72, routed)          0.768     6.544    connectIFetch/CONV_INTEGER[4]
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.124     6.668 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=33, routed)          1.446     8.113    connectIDecode/reg_file_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y66          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.237 r  connectIDecode/reg_file_reg_r2_0_31_6_11/RAMB_D1/O
                         net (fo=7, routed)           0.979     9.216    connectIFetch/rd2[9]
    SLICE_X4Y68          LUT4 (Prop_lut4_I2_O)        0.124     9.340 r  connectIFetch/minusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.340    connectExecute/reg_file_reg_r1_0_31_6_11_i_8_0[1]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.890 r  connectExecute/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.890    connectExecute/minusOp_carry__1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.004 r  connectExecute/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.004    connectExecute/minusOp_carry__2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  connectExecute/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.118    connectExecute/minusOp_carry__3_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.357 f  connectExecute/minusOp_carry__4/O[2]
                         net (fo=1, routed)           0.814    11.171    connectIFetch/data1[22]
    SLICE_X2Y73          LUT6 (Prop_lut6_I2_O)        0.302    11.473 f  connectIFetch/reg_file_reg_r1_0_31_18_23_i_12/O
                         net (fo=3, routed)           0.602    12.075    connectIFetch/reg_file_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124    12.199 r  connectIFetch/plusOp_carry_i_12_comp/O
                         net (fo=1, routed)           0.171    12.370    connectIFetch/plusOp_carry_i_12_n_0
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.124    12.494 f  connectIFetch/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.423    12.918    connectIFetch/plusOp_carry_i_8_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I3_O)        0.124    13.042 r  connectIFetch/plusOp_carry_i_5_comp/O
                         net (fo=30, routed)          0.576    13.617    connectIFetch/Zero
    SLICE_X3Y68          LUT5 (Prop_lut5_I3_O)        0.124    13.741 r  connectIFetch/plusOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    13.741    connectExecute/S[2]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.142 r  connectExecute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.142    connectExecute/plusOp_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.256 r  connectExecute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.256    connectExecute/plusOp_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.370 r  connectExecute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.370    connectExecute/plusOp_carry__1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.484 r  connectExecute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.484    connectExecute/plusOp_carry__2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.598 r  connectExecute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.598    connectExecute/plusOp_carry__3_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.932 r  connectExecute/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.496    15.429    connectIFetch/mux1[20]
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.303    15.732 r  connectIFetch/PCReg[22]_i_1/O
                         net (fo=1, routed)           0.000    15.732    connectIFetch/PCIn[22]
    SLICE_X2Y73          FDCE                                         r  connectIFetch/PCReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.590    15.013    connectIFetch/CLK
    SLICE_X2Y73          FDCE                                         r  connectIFetch/PCReg_reg[22]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y73          FDCE (Setup_fdce_C_D)        0.079    15.315    connectIFetch/PCReg_reg[22]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -15.732    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (VIOLATED) :        -0.383ns  (required time - arrival time)
  Source:                 connectIFetch/PCReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.258ns  (logic 3.525ns (34.363%)  route 6.733ns (65.637%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectIFetch/CLK
    SLICE_X4Y65          FDCE                                         r  connectIFetch/PCReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  connectIFetch/PCReg_reg[6]/Q
                         net (fo=72, routed)          0.768     6.544    connectIFetch/CONV_INTEGER[4]
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.124     6.668 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=33, routed)          1.446     8.113    connectIDecode/reg_file_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y66          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.237 r  connectIDecode/reg_file_reg_r2_0_31_6_11/RAMB_D1/O
                         net (fo=7, routed)           0.979     9.216    connectIFetch/rd2[9]
    SLICE_X4Y68          LUT4 (Prop_lut4_I2_O)        0.124     9.340 r  connectIFetch/minusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.340    connectExecute/reg_file_reg_r1_0_31_6_11_i_8_0[1]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.890 r  connectExecute/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.890    connectExecute/minusOp_carry__1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.004 r  connectExecute/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.004    connectExecute/minusOp_carry__2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  connectExecute/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.118    connectExecute/minusOp_carry__3_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.357 f  connectExecute/minusOp_carry__4/O[2]
                         net (fo=1, routed)           0.814    11.171    connectIFetch/data1[22]
    SLICE_X2Y73          LUT6 (Prop_lut6_I2_O)        0.302    11.473 f  connectIFetch/reg_file_reg_r1_0_31_18_23_i_12/O
                         net (fo=3, routed)           0.602    12.075    connectIFetch/reg_file_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124    12.199 r  connectIFetch/plusOp_carry_i_12_comp/O
                         net (fo=1, routed)           0.171    12.370    connectIFetch/plusOp_carry_i_12_n_0
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.124    12.494 f  connectIFetch/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.423    12.918    connectIFetch/plusOp_carry_i_8_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I3_O)        0.124    13.042 r  connectIFetch/plusOp_carry_i_5_comp/O
                         net (fo=30, routed)          0.372    13.413    connectIFetch/Zero
    SLICE_X3Y68          LUT5 (Prop_lut5_I3_O)        0.124    13.537 r  connectIFetch/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    13.537    connectExecute/S[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.117 r  connectExecute/plusOp_carry/O[2]
                         net (fo=1, routed)           0.590    14.707    connectIFetch/mux1[1]
    SLICE_X5Y64          LUT6 (Prop_lut6_I5_O)        0.302    15.009 r  connectIFetch/PCReg[3]_i_1/O
                         net (fo=1, routed)           0.569    15.578    connectIFetch/PCIn[3]
    SLICE_X5Y64          FDCE                                         r  connectIFetch/PCReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.598    15.021    connectIFetch/CLK
    SLICE_X5Y64          FDCE                                         r  connectIFetch/PCReg_reg[3]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y64          FDCE (Setup_fdce_C_D)       -0.067    15.194    connectIFetch/PCReg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -15.578    
  -------------------------------------------------------------------
                         slack                                 -0.383    

Slack (VIOLATED) :        -0.376ns  (required time - arrival time)
  Source:                 connectIFetch/PCReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.337ns  (logic 4.251ns (41.124%)  route 6.086ns (58.876%))
  Logic Levels:           20  (CARRY4=11 LUT4=1 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectIFetch/CLK
    SLICE_X4Y65          FDCE                                         r  connectIFetch/PCReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  connectIFetch/PCReg_reg[6]/Q
                         net (fo=72, routed)          0.768     6.544    connectIFetch/CONV_INTEGER[4]
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.124     6.668 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=33, routed)          1.446     8.113    connectIDecode/reg_file_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y66          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.237 r  connectIDecode/reg_file_reg_r2_0_31_6_11/RAMB_D1/O
                         net (fo=7, routed)           0.979     9.216    connectIFetch/rd2[9]
    SLICE_X4Y68          LUT4 (Prop_lut4_I2_O)        0.124     9.340 r  connectIFetch/minusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.340    connectExecute/reg_file_reg_r1_0_31_6_11_i_8_0[1]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.890 r  connectExecute/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.890    connectExecute/minusOp_carry__1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.004 r  connectExecute/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.004    connectExecute/minusOp_carry__2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  connectExecute/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.118    connectExecute/minusOp_carry__3_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.357 f  connectExecute/minusOp_carry__4/O[2]
                         net (fo=1, routed)           0.814    11.171    connectIFetch/data1[22]
    SLICE_X2Y73          LUT6 (Prop_lut6_I2_O)        0.302    11.473 f  connectIFetch/reg_file_reg_r1_0_31_18_23_i_12/O
                         net (fo=3, routed)           0.602    12.075    connectIFetch/reg_file_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124    12.199 r  connectIFetch/plusOp_carry_i_12_comp/O
                         net (fo=1, routed)           0.171    12.370    connectIFetch/plusOp_carry_i_12_n_0
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.124    12.494 f  connectIFetch/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.423    12.918    connectIFetch/plusOp_carry_i_8_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I3_O)        0.124    13.042 r  connectIFetch/plusOp_carry_i_5_comp/O
                         net (fo=30, routed)          0.576    13.617    connectIFetch/Zero
    SLICE_X3Y68          LUT5 (Prop_lut5_I3_O)        0.124    13.741 r  connectIFetch/plusOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    13.741    connectExecute/S[2]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.142 r  connectExecute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.142    connectExecute/plusOp_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.256 r  connectExecute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.256    connectExecute/plusOp_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.370 r  connectExecute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.370    connectExecute/plusOp_carry__1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.484 r  connectExecute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.484    connectExecute/plusOp_carry__2_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.598 r  connectExecute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.598    connectExecute/plusOp_carry__3_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.712 r  connectExecute/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.712    connectExecute/plusOp_carry__4_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.046 r  connectExecute/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.307    15.354    connectIFetch/mux1[24]
    SLICE_X4Y74          LUT6 (Prop_lut6_I0_O)        0.303    15.657 r  connectIFetch/PCReg[26]_i_1/O
                         net (fo=1, routed)           0.000    15.657    connectIFetch/PCIn[26]
    SLICE_X4Y74          FDCE                                         r  connectIFetch/PCReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.586    15.009    connectIFetch/CLK
    SLICE_X4Y74          FDCE                                         r  connectIFetch/PCReg_reg[26]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y74          FDCE (Setup_fdce_C_D)        0.031    15.280    connectIFetch/PCReg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -15.657    
  -------------------------------------------------------------------
                         slack                                 -0.376    

Slack (VIOLATED) :        -0.359ns  (required time - arrival time)
  Source:                 connectIFetch/PCReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.301ns  (logic 3.813ns (37.016%)  route 6.488ns (62.984%))
  Logic Levels:           17  (CARRY4=8 LUT4=1 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectIFetch/CLK
    SLICE_X4Y65          FDCE                                         r  connectIFetch/PCReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  connectIFetch/PCReg_reg[6]/Q
                         net (fo=72, routed)          0.768     6.544    connectIFetch/CONV_INTEGER[4]
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.124     6.668 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=33, routed)          1.446     8.113    connectIDecode/reg_file_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y66          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.237 r  connectIDecode/reg_file_reg_r2_0_31_6_11/RAMB_D1/O
                         net (fo=7, routed)           0.979     9.216    connectIFetch/rd2[9]
    SLICE_X4Y68          LUT4 (Prop_lut4_I2_O)        0.124     9.340 r  connectIFetch/minusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.340    connectExecute/reg_file_reg_r1_0_31_6_11_i_8_0[1]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.890 r  connectExecute/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.890    connectExecute/minusOp_carry__1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.004 r  connectExecute/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.004    connectExecute/minusOp_carry__2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  connectExecute/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.118    connectExecute/minusOp_carry__3_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.357 f  connectExecute/minusOp_carry__4/O[2]
                         net (fo=1, routed)           0.814    11.171    connectIFetch/data1[22]
    SLICE_X2Y73          LUT6 (Prop_lut6_I2_O)        0.302    11.473 f  connectIFetch/reg_file_reg_r1_0_31_18_23_i_12/O
                         net (fo=3, routed)           0.602    12.075    connectIFetch/reg_file_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124    12.199 r  connectIFetch/plusOp_carry_i_12_comp/O
                         net (fo=1, routed)           0.171    12.370    connectIFetch/plusOp_carry_i_12_n_0
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.124    12.494 f  connectIFetch/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.423    12.918    connectIFetch/plusOp_carry_i_8_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I3_O)        0.124    13.042 r  connectIFetch/plusOp_carry_i_5_comp/O
                         net (fo=30, routed)          0.576    13.617    connectIFetch/Zero
    SLICE_X3Y68          LUT5 (Prop_lut5_I3_O)        0.124    13.741 r  connectIFetch/plusOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    13.741    connectExecute/S[2]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.142 r  connectExecute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.142    connectExecute/plusOp_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.256 r  connectExecute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.256    connectExecute/plusOp_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.370 r  connectExecute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.370    connectExecute/plusOp_carry__1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.609 r  connectExecute/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.709    15.319    connectIFetch/mux1[13]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.302    15.621 r  connectIFetch/PCReg[15]_i_1/O
                         net (fo=1, routed)           0.000    15.621    connectIFetch/PCIn[15]
    SLICE_X4Y75          FDCE                                         r  connectIFetch/PCReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.586    15.009    connectIFetch/CLK
    SLICE_X4Y75          FDCE                                         r  connectIFetch/PCReg_reg[15]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y75          FDCE (Setup_fdce_C_D)        0.029    15.261    connectIFetch/PCReg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -15.621    
  -------------------------------------------------------------------
                         slack                                 -0.359    

Slack (VIOLATED) :        -0.328ns  (required time - arrival time)
  Source:                 connectIFetch/PCReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 3.891ns (37.767%)  route 6.412ns (62.233%))
  Logic Levels:           17  (CARRY4=8 LUT4=1 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectIFetch/CLK
    SLICE_X4Y65          FDCE                                         r  connectIFetch/PCReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  connectIFetch/PCReg_reg[6]/Q
                         net (fo=72, routed)          0.768     6.544    connectIFetch/CONV_INTEGER[4]
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.124     6.668 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=33, routed)          1.446     8.113    connectIDecode/reg_file_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y66          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.237 r  connectIDecode/reg_file_reg_r2_0_31_6_11/RAMB_D1/O
                         net (fo=7, routed)           0.979     9.216    connectIFetch/rd2[9]
    SLICE_X4Y68          LUT4 (Prop_lut4_I2_O)        0.124     9.340 r  connectIFetch/minusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.340    connectExecute/reg_file_reg_r1_0_31_6_11_i_8_0[1]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.890 r  connectExecute/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.890    connectExecute/minusOp_carry__1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.004 r  connectExecute/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.004    connectExecute/minusOp_carry__2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  connectExecute/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.118    connectExecute/minusOp_carry__3_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.357 f  connectExecute/minusOp_carry__4/O[2]
                         net (fo=1, routed)           0.814    11.171    connectIFetch/data1[22]
    SLICE_X2Y73          LUT6 (Prop_lut6_I2_O)        0.302    11.473 f  connectIFetch/reg_file_reg_r1_0_31_18_23_i_12/O
                         net (fo=3, routed)           0.602    12.075    connectIFetch/reg_file_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124    12.199 r  connectIFetch/plusOp_carry_i_12_comp/O
                         net (fo=1, routed)           0.171    12.370    connectIFetch/plusOp_carry_i_12_n_0
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.124    12.494 f  connectIFetch/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.423    12.918    connectIFetch/plusOp_carry_i_8_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I3_O)        0.124    13.042 r  connectIFetch/plusOp_carry_i_5_comp/O
                         net (fo=30, routed)          0.576    13.617    connectIFetch/Zero
    SLICE_X3Y68          LUT5 (Prop_lut5_I3_O)        0.124    13.741 r  connectIFetch/plusOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    13.741    connectExecute/S[2]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.142 r  connectExecute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.142    connectExecute/plusOp_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.256 r  connectExecute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.256    connectExecute/plusOp_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.370 r  connectExecute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.370    connectExecute/plusOp_carry__1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.683 r  connectExecute/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.633    15.316    connectIFetch/mux1[14]
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.306    15.622 r  connectIFetch/PCReg[16]_i_1/O
                         net (fo=1, routed)           0.000    15.622    connectIFetch/PCIn[16]
    SLICE_X5Y65          FDCE                                         r  connectIFetch/PCReg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.597    15.020    connectIFetch/CLK
    SLICE_X5Y65          FDCE                                         r  connectIFetch/PCReg_reg[16]/C
                         clock pessimism              0.278    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)        0.032    15.294    connectIFetch/PCReg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -15.622    
  -------------------------------------------------------------------
                         slack                                 -0.328    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 connectIFetch/PCReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[5]_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.171ns  (logic 3.565ns (35.050%)  route 6.606ns (64.950%))
  Logic Levels:           15  (CARRY4=6 LUT4=1 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectIFetch/CLK
    SLICE_X4Y65          FDCE                                         r  connectIFetch/PCReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  connectIFetch/PCReg_reg[6]/Q
                         net (fo=72, routed)          0.768     6.544    connectIFetch/CONV_INTEGER[4]
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.124     6.668 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=33, routed)          1.446     8.113    connectIDecode/reg_file_reg_r2_0_31_6_11/ADDRB0
    SLICE_X6Y66          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.237 r  connectIDecode/reg_file_reg_r2_0_31_6_11/RAMB_D1/O
                         net (fo=7, routed)           0.979     9.216    connectIFetch/rd2[9]
    SLICE_X4Y68          LUT4 (Prop_lut4_I2_O)        0.124     9.340 r  connectIFetch/minusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.340    connectExecute/reg_file_reg_r1_0_31_6_11_i_8_0[1]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.890 r  connectExecute/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.890    connectExecute/minusOp_carry__1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.004 r  connectExecute/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.004    connectExecute/minusOp_carry__2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.118 r  connectExecute/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.118    connectExecute/minusOp_carry__3_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.357 f  connectExecute/minusOp_carry__4/O[2]
                         net (fo=1, routed)           0.814    11.171    connectIFetch/data1[22]
    SLICE_X2Y73          LUT6 (Prop_lut6_I2_O)        0.302    11.473 f  connectIFetch/reg_file_reg_r1_0_31_18_23_i_12/O
                         net (fo=3, routed)           0.602    12.075    connectIFetch/reg_file_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124    12.199 r  connectIFetch/plusOp_carry_i_12_comp/O
                         net (fo=1, routed)           0.171    12.370    connectIFetch/plusOp_carry_i_12_n_0
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.124    12.494 f  connectIFetch/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.423    12.918    connectIFetch/plusOp_carry_i_8_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I3_O)        0.124    13.042 r  connectIFetch/plusOp_carry_i_5_comp/O
                         net (fo=30, routed)          0.576    13.617    connectIFetch/Zero
    SLICE_X3Y68          LUT5 (Prop_lut5_I3_O)        0.124    13.741 r  connectIFetch/plusOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    13.741    connectExecute/S[2]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.142 r  connectExecute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.142    connectExecute/plusOp_carry_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.364 r  connectExecute/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.298    14.663    connectIFetch/mux1[3]
    SLICE_X0Y69          LUT6 (Prop_lut6_I5_O)        0.299    14.962 r  connectIFetch/PCReg[5]_i_1/O
                         net (fo=2, routed)           0.529    15.491    connectIFetch/PCIn[5]
    SLICE_X7Y65          FDCE                                         r  connectIFetch/PCReg_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.597    15.020    connectIFetch/CLK
    SLICE_X7Y65          FDCE                                         r  connectIFetch/PCReg_reg[5]_replica/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X7Y65          FDCE (Setup_fdce_C_D)       -0.081    15.179    connectIFetch/PCReg_reg[5]_replica
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -15.491    
  -------------------------------------------------------------------
                         slack                                 -0.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 connectMPG2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMPG2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.598     1.517    connectMPG2/CLK
    SLICE_X1Y82          FDRE                                         r  connectMPG2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  connectMPG2/Q1_reg/Q
                         net (fo=1, routed)           0.155     1.813    connectMPG2/Q1_reg_n_0
    SLICE_X3Y81          FDRE                                         r  connectMPG2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.868     2.033    connectMPG2/CLK
    SLICE_X3Y81          FDRE                                         r  connectMPG2/Q2_reg/C
                         clock pessimism             -0.502     1.530    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.070     1.600    connectMPG2/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 connectMPG1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMPG1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.943%)  route 0.159ns (53.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.598     1.517    connectMPG1/CLK
    SLICE_X1Y82          FDRE                                         r  connectMPG1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  connectMPG1/Q1_reg/Q
                         net (fo=1, routed)           0.159     1.818    connectMPG1/Q1
    SLICE_X3Y79          FDRE                                         r  connectMPG1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.866     2.031    connectMPG1/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG1/Q2_reg/C
                         clock pessimism             -0.502     1.528    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.070     1.598    connectMPG1/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMPG2/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.190%)  route 0.178ns (55.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.597     1.516    connectMPG2/CLK
    SLICE_X3Y81          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.178     1.835    connectMPG2/Q2
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.866     2.031    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
                         clock pessimism             -0.502     1.528    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.066     1.594    connectMPG2/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 connectMPG1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMPG1/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.018%)  route 0.179ns (55.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.595     1.514    connectMPG1/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  connectMPG1/Q2_reg/Q
                         net (fo=2, routed)           0.179     1.835    connectMPG1/Q2
    SLICE_X2Y76          FDRE                                         r  connectMPG1/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.862     2.027    connectMPG1/CLK
    SLICE_X2Y76          FDRE                                         r  connectMPG1/Q3_reg/C
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.059     1.583    connectMPG1/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 displaySSD/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaySSD/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.574     1.493    displaySSD/CLK
    SLICE_X8Y59          FDRE                                         r  displaySSD/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  displaySSD/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.772    displaySSD/cnt_reg_n_0_[2]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.882 r  displaySSD/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    displaySSD/cnt_reg[0]_i_1_n_5
    SLICE_X8Y59          FDRE                                         r  displaySSD/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.845     2.010    displaySSD/CLK
    SLICE_X8Y59          FDRE                                         r  displaySSD/cnt_reg[2]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.134     1.627    displaySSD/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 displaySSD/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaySSD/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.573     1.492    displaySSD/CLK
    SLICE_X8Y61          FDRE                                         r  displaySSD/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  displaySSD/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.771    displaySSD/cnt_reg_n_0_[10]
    SLICE_X8Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.881 r  displaySSD/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    displaySSD/cnt_reg[8]_i_1_n_5
    SLICE_X8Y61          FDRE                                         r  displaySSD/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.844     2.009    displaySSD/CLK
    SLICE_X8Y61          FDRE                                         r  displaySSD/cnt_reg[10]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.134     1.626    displaySSD/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 displaySSD/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaySSD/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.573     1.492    displaySSD/CLK
    SLICE_X8Y60          FDRE                                         r  displaySSD/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  displaySSD/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.771    displaySSD/cnt_reg_n_0_[6]
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.881 r  displaySSD/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    displaySSD/cnt_reg[4]_i_1_n_5
    SLICE_X8Y60          FDRE                                         r  displaySSD/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.844     2.009    displaySSD/CLK
    SLICE_X8Y60          FDRE                                         r  displaySSD/cnt_reg[6]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X8Y60          FDRE (Hold_fdre_C_D)         0.134     1.626    displaySSD/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 connectMPG1/cnt_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMPG1/cnt_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.598     1.517    connectMPG1/CLK
    SLICE_X2Y82          FDRE                                         r  connectMPG1/cnt_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  connectMPG1/cnt_int_reg[14]/Q
                         net (fo=2, routed)           0.125     1.807    connectMPG1/connectMPG2/cnt_int_reg[14]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  connectMPG1/cnt_int_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    connectMPG1/cnt_int_reg[12]_i_1_n_5
    SLICE_X2Y82          FDRE                                         r  connectMPG1/cnt_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.869     2.034    connectMPG1/CLK
    SLICE_X2Y82          FDRE                                         r  connectMPG1/cnt_int_reg[14]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.134     1.651    connectMPG1/cnt_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 connectMPG1/cnt_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMPG1/cnt_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.595     1.514    connectMPG1/CLK
    SLICE_X2Y79          FDRE                                         r  connectMPG1/cnt_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  connectMPG1/cnt_int_reg[2]/Q
                         net (fo=2, routed)           0.125     1.804    connectMPG1/connectMPG2/cnt_int_reg[2]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  connectMPG1/cnt_int_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    connectMPG1/cnt_int_reg[0]_i_1_n_5
    SLICE_X2Y79          FDRE                                         r  connectMPG1/cnt_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.866     2.031    connectMPG1/CLK
    SLICE_X2Y79          FDRE                                         r  connectMPG1/cnt_int_reg[2]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.134     1.648    connectMPG1/cnt_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 connectMPG1/cnt_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMPG1/cnt_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.596     1.515    connectMPG1/CLK
    SLICE_X2Y80          FDRE                                         r  connectMPG1/cnt_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  connectMPG1/cnt_int_reg[6]/Q
                         net (fo=2, routed)           0.126     1.805    connectMPG1/connectMPG2/cnt_int_reg[6]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  connectMPG1/cnt_int_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    connectMPG1/cnt_int_reg[4]_i_1_n_5
    SLICE_X2Y80          FDRE                                         r  connectMPG1/cnt_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.867     2.032    connectMPG1/CLK
    SLICE_X2Y80          FDRE                                         r  connectMPG1/cnt_int_reg[6]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     1.649    connectMPG1/cnt_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y70     connectIFetch/PCReg_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y68     connectIFetch/PCReg_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y70     connectIFetch/PCReg_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y72     connectIFetch/PCReg_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y71     connectIFetch/PCReg_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y75     connectIFetch/PCReg_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y65     connectIFetch/PCReg_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y74     connectIFetch/PCReg_reg[17]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y73     connectIFetch/PCReg_reg[18]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y63     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y63     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y63     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y63     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y63     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y63     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y63     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y63     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y63     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y63     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y63     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y63     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y63     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y63     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y63     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y63     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y63     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y63     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y63     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y63     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.580ns (18.217%)  route 2.604ns (81.783%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.712     5.315    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.655     6.426    connectMPG2/Q3
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.124     6.550 f  connectMPG2/PCReg[31]_i_3/O
                         net (fo=32, routed)          1.949     8.498    connectIFetch/AR[0]
    SLICE_X4Y65          FDCE                                         f  connectIFetch/PCReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.597    15.020    connectIFetch/CLK
    SLICE_X4Y65          FDCE                                         r  connectIFetch/PCReg_reg[2]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y65          FDCE (Recov_fdce_C_CLR)     -0.405    14.838    connectIFetch/PCReg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.580ns (18.217%)  route 2.604ns (81.783%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.712     5.315    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.655     6.426    connectMPG2/Q3
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.124     6.550 f  connectMPG2/PCReg[31]_i_3/O
                         net (fo=32, routed)          1.949     8.498    connectIFetch/AR[0]
    SLICE_X4Y65          FDCE                                         f  connectIFetch/PCReg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.597    15.020    connectIFetch/CLK
    SLICE_X4Y65          FDCE                                         r  connectIFetch/PCReg_reg[6]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y65          FDCE (Recov_fdce_C_CLR)     -0.405    14.838    connectIFetch/PCReg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.580ns (18.242%)  route 2.599ns (81.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.712     5.315    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.655     6.426    connectMPG2/Q3
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.124     6.550 f  connectMPG2/PCReg[31]_i_3/O
                         net (fo=32, routed)          1.944     8.494    connectIFetch/AR[0]
    SLICE_X5Y65          FDCE                                         f  connectIFetch/PCReg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.597    15.020    connectIFetch/CLK
    SLICE_X5Y65          FDCE                                         r  connectIFetch/PCReg_reg[16]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X5Y65          FDCE (Recov_fdce_C_CLR)     -0.405    14.838    connectIFetch/PCReg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.580ns (19.127%)  route 2.452ns (80.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.712     5.315    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.655     6.426    connectMPG2/Q3
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.124     6.550 f  connectMPG2/PCReg[31]_i_3/O
                         net (fo=32, routed)          1.797     8.347    connectIFetch/AR[0]
    SLICE_X0Y68          FDCE                                         f  connectIFetch/PCReg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.595    15.018    connectIFetch/CLK
    SLICE_X0Y68          FDCE                                         r  connectIFetch/PCReg_reg[11]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X0Y68          FDCE (Recov_fdce_C_CLR)     -0.405    14.836    connectIFetch/PCReg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.580ns (19.144%)  route 2.450ns (80.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.712     5.315    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.655     6.426    connectMPG2/Q3
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.124     6.550 f  connectMPG2/PCReg[31]_i_3/O
                         net (fo=32, routed)          1.795     8.344    connectIFetch/AR[0]
    SLICE_X5Y64          FDCE                                         f  connectIFetch/PCReg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.598    15.021    connectIFetch/CLK
    SLICE_X5Y64          FDCE                                         r  connectIFetch/PCReg_reg[3]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y64          FDCE (Recov_fdce_C_CLR)     -0.405    14.839    connectIFetch/PCReg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  6.495    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[2]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.580ns (20.458%)  route 2.255ns (79.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.712     5.315    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.655     6.426    connectMPG2/Q3
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.124     6.550 f  connectMPG2/PCReg[31]_i_3/O
                         net (fo=32, routed)          1.600     8.150    connectIFetch/AR[0]
    SLICE_X7Y64          FDCE                                         f  connectIFetch/PCReg_reg[2]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.598    15.021    connectIFetch/CLK
    SLICE_X7Y64          FDCE                                         r  connectIFetch/PCReg_reg[2]_replica/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X7Y64          FDCE (Recov_fdce_C_CLR)     -0.405    14.839    connectIFetch/PCReg_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.580ns (20.458%)  route 2.255ns (79.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.712     5.315    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.655     6.426    connectMPG2/Q3
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.124     6.550 f  connectMPG2/PCReg[31]_i_3/O
                         net (fo=32, routed)          1.600     8.150    connectIFetch/AR[0]
    SLICE_X7Y64          FDCE                                         f  connectIFetch/PCReg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.598    15.021    connectIFetch/CLK
    SLICE_X7Y64          FDCE                                         r  connectIFetch/PCReg_reg[5]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X7Y64          FDCE (Recov_fdce_C_CLR)     -0.405    14.839    connectIFetch/PCReg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.580ns (20.458%)  route 2.255ns (79.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.712     5.315    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.655     6.426    connectMPG2/Q3
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.124     6.550 f  connectMPG2/PCReg[31]_i_3/O
                         net (fo=32, routed)          1.600     8.150    connectIFetch/AR[0]
    SLICE_X7Y64          FDCE                                         f  connectIFetch/PCReg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.598    15.021    connectIFetch/CLK
    SLICE_X7Y64          FDCE                                         r  connectIFetch/PCReg_reg[7]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X7Y64          FDCE (Recov_fdce_C_CLR)     -0.405    14.839    connectIFetch/PCReg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.744ns  (required time - arrival time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.580ns (20.283%)  route 2.280ns (79.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.712     5.315    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.655     6.426    connectMPG2/Q3
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.124     6.550 f  connectMPG2/PCReg[31]_i_3/O
                         net (fo=32, routed)          1.624     8.174    connectIFetch/AR[0]
    SLICE_X2Y72          FDCE                                         f  connectIFetch/PCReg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.591    15.014    connectIFetch/CLK
    SLICE_X2Y72          FDCE                                         r  connectIFetch/PCReg_reg[13]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X2Y72          FDCE (Recov_fdce_C_CLR)     -0.319    14.918    connectIFetch/PCReg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  6.744    

Slack (MET) :             6.790ns  (required time - arrival time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.580ns (21.218%)  route 2.154ns (78.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.712     5.315    connectMPG2/CLK
    SLICE_X3Y79          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.655     6.426    connectMPG2/Q3
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.124     6.550 f  connectMPG2/PCReg[31]_i_3/O
                         net (fo=32, routed)          1.498     8.048    connectIFetch/AR[0]
    SLICE_X7Y65          FDCE                                         f  connectIFetch/PCReg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.597    15.020    connectIFetch/CLK
    SLICE_X7Y65          FDCE                                         r  connectIFetch/PCReg_reg[4]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X7Y65          FDCE (Recov_fdce_C_CLR)     -0.405    14.838    connectIFetch/PCReg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  6.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.424%)  route 0.406ns (68.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.597     1.516    connectMPG2/CLK
    SLICE_X3Y81          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.156     1.813    connectMPG2/Q2
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.858 f  connectMPG2/PCReg[31]_i_3/O
                         net (fo=32, routed)          0.250     2.108    connectIFetch/AR[0]
    SLICE_X2Y75          FDCE                                         f  connectIFetch/PCReg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.861     2.026    connectIFetch/CLK
    SLICE_X2Y75          FDCE                                         r  connectIFetch/PCReg_reg[28]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y75          FDCE (Remov_fdce_C_CLR)     -0.067     1.456    connectIFetch/PCReg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.424%)  route 0.406ns (68.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.597     1.516    connectMPG2/CLK
    SLICE_X3Y81          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.156     1.813    connectMPG2/Q2
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.858 f  connectMPG2/PCReg[31]_i_3/O
                         net (fo=32, routed)          0.250     2.108    connectIFetch/AR[0]
    SLICE_X2Y75          FDCE                                         f  connectIFetch/PCReg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.861     2.026    connectIFetch/CLK
    SLICE_X2Y75          FDCE                                         r  connectIFetch/PCReg_reg[29]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y75          FDCE (Remov_fdce_C_CLR)     -0.067     1.456    connectIFetch/PCReg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.660%)  route 0.402ns (68.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.597     1.516    connectMPG2/CLK
    SLICE_X3Y81          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.156     1.813    connectMPG2/Q2
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.858 f  connectMPG2/PCReg[31]_i_3/O
                         net (fo=32, routed)          0.246     2.104    connectIFetch/AR[0]
    SLICE_X0Y75          FDCE                                         f  connectIFetch/PCReg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.861     2.026    connectIFetch/CLK
    SLICE_X0Y75          FDCE                                         r  connectIFetch/PCReg_reg[30]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X0Y75          FDCE (Remov_fdce_C_CLR)     -0.092     1.431    connectIFetch/PCReg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.660%)  route 0.402ns (68.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.597     1.516    connectMPG2/CLK
    SLICE_X3Y81          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.156     1.813    connectMPG2/Q2
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.858 f  connectMPG2/PCReg[31]_i_3/O
                         net (fo=32, routed)          0.246     2.104    connectIFetch/AR[0]
    SLICE_X0Y75          FDCE                                         f  connectIFetch/PCReg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.861     2.026    connectIFetch/CLK
    SLICE_X0Y75          FDCE                                         r  connectIFetch/PCReg_reg[31]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X0Y75          FDCE (Remov_fdce_C_CLR)     -0.092     1.431    connectIFetch/PCReg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.029%)  route 0.478ns (71.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.597     1.516    connectMPG2/CLK
    SLICE_X3Y81          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.156     1.813    connectMPG2/Q2
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.858 f  connectMPG2/PCReg[31]_i_3/O
                         net (fo=32, routed)          0.322     2.180    connectIFetch/AR[0]
    SLICE_X4Y75          FDCE                                         f  connectIFetch/PCReg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.858     2.023    connectIFetch/CLK
    SLICE_X4Y75          FDCE                                         r  connectIFetch/PCReg_reg[15]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X4Y75          FDCE (Remov_fdce_C_CLR)     -0.092     1.451    connectIFetch/PCReg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.443%)  route 0.545ns (74.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.597     1.516    connectMPG2/CLK
    SLICE_X3Y81          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.156     1.813    connectMPG2/Q2
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.858 f  connectMPG2/PCReg[31]_i_3/O
                         net (fo=32, routed)          0.389     2.247    connectIFetch/AR[0]
    SLICE_X0Y69          FDCE                                         f  connectIFetch/PCReg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.867     2.032    connectIFetch/CLK
    SLICE_X0Y69          FDCE                                         r  connectIFetch/PCReg_reg[8]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X0Y69          FDCE (Remov_fdce_C_CLR)     -0.092     1.460    connectIFetch/PCReg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.547%)  route 0.572ns (75.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.597     1.516    connectMPG2/CLK
    SLICE_X3Y81          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.156     1.813    connectMPG2/Q2
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.858 f  connectMPG2/PCReg[31]_i_3/O
                         net (fo=32, routed)          0.416     2.274    connectIFetch/AR[0]
    SLICE_X2Y73          FDCE                                         f  connectIFetch/PCReg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.862     2.027    connectIFetch/CLK
    SLICE_X2Y73          FDCE                                         r  connectIFetch/PCReg_reg[18]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X2Y73          FDCE (Remov_fdce_C_CLR)     -0.067     1.480    connectIFetch/PCReg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.547%)  route 0.572ns (75.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.597     1.516    connectMPG2/CLK
    SLICE_X3Y81          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.156     1.813    connectMPG2/Q2
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.858 f  connectMPG2/PCReg[31]_i_3/O
                         net (fo=32, routed)          0.416     2.274    connectIFetch/AR[0]
    SLICE_X2Y73          FDCE                                         f  connectIFetch/PCReg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.862     2.027    connectIFetch/CLK
    SLICE_X2Y73          FDCE                                         r  connectIFetch/PCReg_reg[19]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X2Y73          FDCE (Remov_fdce_C_CLR)     -0.067     1.480    connectIFetch/PCReg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.547%)  route 0.572ns (75.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.597     1.516    connectMPG2/CLK
    SLICE_X3Y81          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.156     1.813    connectMPG2/Q2
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.858 f  connectMPG2/PCReg[31]_i_3/O
                         net (fo=32, routed)          0.416     2.274    connectIFetch/AR[0]
    SLICE_X2Y73          FDCE                                         f  connectIFetch/PCReg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.862     2.027    connectIFetch/CLK
    SLICE_X2Y73          FDCE                                         r  connectIFetch/PCReg_reg[22]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X2Y73          FDCE (Remov_fdce_C_CLR)     -0.067     1.480    connectIFetch/PCReg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/PCReg_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.612%)  route 0.570ns (75.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.597     1.516    connectMPG2/CLK
    SLICE_X3Y81          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.156     1.813    connectMPG2/Q2
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.858 f  connectMPG2/PCReg[31]_i_3/O
                         net (fo=32, routed)          0.414     2.272    connectIFetch/AR[0]
    SLICE_X4Y74          FDCE                                         f  connectIFetch/PCReg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.858     2.023    connectIFetch/CLK
    SLICE_X4Y74          FDCE                                         r  connectIFetch/PCReg_reg[21]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X4Y74          FDCE (Remov_fdce_C_CLR)     -0.092     1.451    connectIFetch/PCReg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.821    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.696ns  (logic 5.540ns (35.299%)  route 10.155ns (64.701%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          3.830     5.324    connectIDecode/sw_IBUF[1]
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.124     5.448 r  connectIDecode/cat_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.826     6.274    connectIFetch/cat_OBUF[6]_inst_i_3
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.124     6.398 r  connectIFetch/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.143     7.541    connectIDecode/cat_OBUF[1]_inst_i_1_0[0]
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.124     7.665 r  connectIDecode/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.015     8.679    connectIDecode/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.803 r  connectIDecode/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.342    12.145    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.696 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.696    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.058ns  (logic 5.862ns (38.930%)  route 9.196ns (61.070%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          4.423     5.917    connectIFetch/sw_IBUF[1]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.124     6.041 r  connectIFetch/cat_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000     6.041    connectIDecode/cat_OBUF[6]_inst_i_10_1
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I1_O)      0.217     6.258 r  connectIDecode/cat_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.000     6.258    connectIDecode/digits[7]
    SLICE_X5Y62          MUXF8 (Prop_muxf8_I1_O)      0.094     6.352 r  connectIDecode/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.014     7.366    connectIDecode/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.316     7.682 r  connectIDecode/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.740     8.421    connectIDecode/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I0_O)        0.124     8.545 r  connectIDecode/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.020    11.565    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.058 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.058    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.772ns  (logic 5.946ns (40.254%)  route 8.825ns (59.746%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          4.423     5.917    connectIFetch/sw_IBUF[1]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.124     6.041 r  connectIFetch/cat_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000     6.041    connectIDecode/cat_OBUF[6]_inst_i_10_1
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I1_O)      0.217     6.258 r  connectIDecode/cat_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.000     6.258    connectIDecode/digits[7]
    SLICE_X5Y62          MUXF8 (Prop_muxf8_I1_O)      0.094     6.352 r  connectIDecode/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.014     7.366    connectIDecode/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.316     7.682 r  connectIDecode/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     8.515    connectIDecode/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.639 r  connectIDecode/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.555    11.195    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.772 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.772    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.754ns  (logic 5.906ns (40.033%)  route 8.847ns (59.967%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          4.423     5.917    connectIFetch/sw_IBUF[1]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.124     6.041 r  connectIFetch/cat_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000     6.041    connectIDecode/cat_OBUF[6]_inst_i_10_1
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I1_O)      0.217     6.258 r  connectIDecode/cat_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.000     6.258    connectIDecode/digits[7]
    SLICE_X5Y62          MUXF8 (Prop_muxf8_I1_O)      0.094     6.352 r  connectIDecode/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.014     7.366    connectIDecode/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.316     7.682 r  connectIDecode/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.786     8.467    connectIDecode/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.591 r  connectIDecode/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.625    11.216    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.754 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.754    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.499ns  (logic 5.546ns (38.247%)  route 8.954ns (61.753%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          3.830     5.324    connectIDecode/sw_IBUF[1]
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.124     5.448 r  connectIDecode/cat_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.826     6.274    connectIFetch/cat_OBUF[6]_inst_i_3
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.124     6.398 r  connectIFetch/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.143     7.541    connectIDecode/cat_OBUF[1]_inst_i_1_0[0]
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.124     7.665 r  connectIDecode/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.733     8.397    connectIDecode/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I3_O)        0.124     8.521 r  connectIDecode/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.422    10.944    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.499 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.499    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.467ns  (logic 5.524ns (38.181%)  route 8.943ns (61.819%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          3.830     5.324    connectIDecode/sw_IBUF[1]
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.124     5.448 r  connectIDecode/cat_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.826     6.274    connectIFetch/cat_OBUF[6]_inst_i_3
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.124     6.398 r  connectIFetch/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.143     7.541    connectIDecode/cat_OBUF[1]_inst_i_1_0[0]
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.124     7.665 r  connectIDecode/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.012     8.676    connectIDecode/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.800 r  connectIDecode/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.133    10.933    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.467 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.467    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.367ns  (logic 5.930ns (41.274%)  route 8.437ns (58.726%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          4.423     5.917    connectIFetch/sw_IBUF[1]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.124     6.041 r  connectIFetch/cat_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000     6.041    connectIDecode/cat_OBUF[6]_inst_i_10_1
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I1_O)      0.217     6.258 r  connectIDecode/cat_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.000     6.258    connectIDecode/digits[7]
    SLICE_X5Y62          MUXF8 (Prop_muxf8_I1_O)      0.094     6.352 r  connectIDecode/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.014     7.366    connectIDecode/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.316     7.682 r  connectIDecode/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.848     8.529    connectIDecode/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  connectIDecode/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.153    10.806    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.367 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.367    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.500ns  (logic 1.782ns (50.918%)  route 1.718ns (49.082%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.578     0.840    connectIFetch/sw_IBUF[1]
    SLICE_X0Y73          LUT6 (Prop_lut6_I2_O)        0.045     0.885 r  connectIFetch/cat_OBUF[6]_inst_i_92/O
                         net (fo=1, routed)           0.000     0.885    connectIDecode/cat_OBUF[6]_inst_i_20_1
    SLICE_X0Y73          MUXF7 (Prop_muxf7_I1_O)      0.065     0.950 r  connectIDecode/cat_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     0.950    connectIDecode/digits[22]
    SLICE_X0Y73          MUXF8 (Prop_muxf8_I1_O)      0.019     0.969 r  connectIDecode/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.374     1.343    connectIDecode/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I1_O)        0.112     1.455 r  connectIDecode/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.206     1.661    connectIDecode/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I2_O)        0.045     1.706 r  connectIDecode/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.560     2.266    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.500 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.500    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.559ns  (logic 1.809ns (50.835%)  route 1.750ns (49.165%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.578     0.840    connectIFetch/sw_IBUF[1]
    SLICE_X0Y73          LUT6 (Prop_lut6_I2_O)        0.045     0.885 r  connectIFetch/cat_OBUF[6]_inst_i_92/O
                         net (fo=1, routed)           0.000     0.885    connectIDecode/cat_OBUF[6]_inst_i_20_1
    SLICE_X0Y73          MUXF7 (Prop_muxf7_I1_O)      0.065     0.950 r  connectIDecode/cat_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     0.950    connectIDecode/digits[22]
    SLICE_X0Y73          MUXF8 (Prop_muxf8_I1_O)      0.019     0.969 r  connectIDecode/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.374     1.343    connectIDecode/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I1_O)        0.112     1.455 r  connectIDecode/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.222     1.677    connectIDecode/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.722 r  connectIDecode/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.575     2.298    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.559 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.559    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.604ns  (logic 1.804ns (50.055%)  route 1.800ns (49.945%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.718     0.980    connectIFetch/sw_IBUF[1]
    SLICE_X7Y69          LUT6 (Prop_lut6_I2_O)        0.045     1.025 r  connectIFetch/cat_OBUF[6]_inst_i_112/O
                         net (fo=1, routed)           0.000     1.025    connectIDecode/cat_OBUF[6]_inst_i_25_1
    SLICE_X7Y69          MUXF7 (Prop_muxf7_I1_O)      0.065     1.090 r  connectIDecode/cat_OBUF[6]_inst_i_65/O
                         net (fo=1, routed)           0.000     1.090    connectIDecode/digits[13]
    SLICE_X7Y69          MUXF8 (Prop_muxf8_I1_O)      0.019     1.109 r  connectIDecode/cat_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.229     1.338    connectIDecode/cat_OBUF[6]_inst_i_25_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I3_O)        0.112     1.450 r  connectIDecode/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.136     1.585    connectIDecode/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I2_O)        0.045     1.630 r  connectIDecode/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.717     2.348    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.604 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.604    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.717ns  (logic 1.786ns (48.054%)  route 1.931ns (51.946%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.718     0.980    connectIFetch/sw_IBUF[1]
    SLICE_X7Y69          LUT6 (Prop_lut6_I2_O)        0.045     1.025 r  connectIFetch/cat_OBUF[6]_inst_i_112/O
                         net (fo=1, routed)           0.000     1.025    connectIDecode/cat_OBUF[6]_inst_i_25_1
    SLICE_X7Y69          MUXF7 (Prop_muxf7_I1_O)      0.065     1.090 r  connectIDecode/cat_OBUF[6]_inst_i_65/O
                         net (fo=1, routed)           0.000     1.090    connectIDecode/digits[13]
    SLICE_X7Y69          MUXF8 (Prop_muxf8_I1_O)      0.019     1.109 r  connectIDecode/cat_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.229     1.338    connectIDecode/cat_OBUF[6]_inst_i_25_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I3_O)        0.112     1.450 r  connectIDecode/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.173     1.622    connectIDecode/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.667 r  connectIDecode/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.811     2.478    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.717 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.717    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.776ns  (logic 1.825ns (48.338%)  route 1.951ns (51.662%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.578     0.840    connectIFetch/sw_IBUF[1]
    SLICE_X0Y73          LUT6 (Prop_lut6_I2_O)        0.045     0.885 r  connectIFetch/cat_OBUF[6]_inst_i_92/O
                         net (fo=1, routed)           0.000     0.885    connectIDecode/cat_OBUF[6]_inst_i_20_1
    SLICE_X0Y73          MUXF7 (Prop_muxf7_I1_O)      0.065     0.950 r  connectIDecode/cat_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     0.950    connectIDecode/digits[22]
    SLICE_X0Y73          MUXF8 (Prop_muxf8_I1_O)      0.019     0.969 r  connectIDecode/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.374     1.343    connectIDecode/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I1_O)        0.112     1.455 r  connectIDecode/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.238     1.693    connectIDecode/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.738 r  connectIDecode/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.760     2.499    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.776 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.776    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.801ns  (logic 1.742ns (45.831%)  route 2.059ns (54.169%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.578     0.840    connectIFetch/sw_IBUF[1]
    SLICE_X0Y73          LUT6 (Prop_lut6_I2_O)        0.045     0.885 r  connectIFetch/cat_OBUF[6]_inst_i_92/O
                         net (fo=1, routed)           0.000     0.885    connectIDecode/cat_OBUF[6]_inst_i_20_1
    SLICE_X0Y73          MUXF7 (Prop_muxf7_I1_O)      0.065     0.950 r  connectIDecode/cat_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     0.950    connectIDecode/digits[22]
    SLICE_X0Y73          MUXF8 (Prop_muxf8_I1_O)      0.019     0.969 r  connectIDecode/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.374     1.343    connectIDecode/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I1_O)        0.112     1.455 r  connectIDecode/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.117     1.572    connectIDecode/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.045     1.617 r  connectIDecode/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.990     2.607    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.801 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.801    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.077ns  (logic 1.796ns (44.042%)  route 2.282ns (55.958%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.671     0.932    connectIDecode/sw_IBUF[1]
    SLICE_X7Y68          LUT6 (Prop_lut6_I2_O)        0.045     0.977 r  connectIDecode/cat_OBUF[6]_inst_i_78/O
                         net (fo=1, routed)           0.000     0.977    connectIDecode/cat_OBUF[6]_inst_i_78_n_0
    SLICE_X7Y68          MUXF7 (Prop_muxf7_I0_O)      0.062     1.039 r  connectIDecode/cat_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.000     1.039    connectIDecode/digits[15]
    SLICE_X7Y68          MUXF8 (Prop_muxf8_I1_O)      0.019     1.058 r  connectIDecode/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.282     1.341    connectIDecode/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I3_O)        0.112     1.453 r  connectIDecode/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.222     1.675    connectIDecode/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.720 r  connectIDecode/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.107     2.826    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.077 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.077    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 connectIFetch/PCReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.186ns  (logic 6.811ns (37.453%)  route 11.375ns (62.547%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectIFetch/CLK
    SLICE_X7Y65          FDCE                                         r  connectIFetch/PCReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  connectIFetch/PCReg_reg[4]/Q
                         net (fo=70, routed)          0.881     6.657    connectIFetch/CONV_INTEGER[2]
    SLICE_X5Y65          LUT5 (Prop_lut5_I0_O)        0.124     6.781 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.020     7.800    connectIDecode/reg_file_reg_r2_0_31_0_5/ADDRA2
    SLICE_X6Y62          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.948 r  connectIDecode/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=7, routed)           0.726     8.675    connectIDecode/rd2[0]
    SLICE_X5Y66          LUT4 (Prop_lut4_I1_O)        0.328     9.003 r  connectIDecode/plusOp__88_carry_i_4/O
                         net (fo=1, routed)           0.000     9.003    connectExecute/reg_file_reg_r1_0_31_0_5_i_16[0]
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.535 r  connectExecute/plusOp__88_carry/CO[3]
                         net (fo=1, routed)           0.000     9.535    connectExecute/plusOp__88_carry_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.869 r  connectExecute/plusOp__88_carry__0/O[1]
                         net (fo=1, routed)           0.805    10.673    connectIFetch/data0[5]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.303    10.976 r  connectIFetch/memory_data_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          1.290    12.267    connectMemory/memory_data_reg_0_63_17_17/A3
    SLICE_X2Y69          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.391 r  connectMemory/memory_data_reg_0_63_17_17/SP/O
                         net (fo=2, routed)           1.451    13.841    connectIFetch/memData[17]
    SLICE_X6Y73          LUT6 (Prop_lut6_I1_O)        0.124    13.965 r  connectIFetch/cat_OBUF[6]_inst_i_106/O
                         net (fo=1, routed)           0.000    13.965    connectIDecode/cat_OBUF[6]_inst_i_24_0
    SLICE_X6Y73          MUXF7 (Prop_muxf7_I1_O)      0.247    14.212 r  connectIDecode/cat_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.000    14.212    connectIDecode/digits[17]
    SLICE_X6Y73          MUXF8 (Prop_muxf8_I0_O)      0.098    14.310 r  connectIDecode/cat_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           1.247    15.557    connectIDecode/cat_OBUF[6]_inst_i_24_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.319    15.876 r  connectIDecode/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.614    16.490    connectIDecode/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I5_O)        0.124    16.614 r  connectIDecode/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.342    19.956    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    23.506 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.506    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/PCReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.796ns  (logic 6.754ns (37.952%)  route 11.042ns (62.048%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectIFetch/CLK
    SLICE_X7Y65          FDCE                                         r  connectIFetch/PCReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  connectIFetch/PCReg_reg[4]/Q
                         net (fo=70, routed)          0.881     6.657    connectIFetch/CONV_INTEGER[2]
    SLICE_X5Y65          LUT5 (Prop_lut5_I0_O)        0.124     6.781 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.020     7.800    connectIDecode/reg_file_reg_r2_0_31_0_5/ADDRA2
    SLICE_X6Y62          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.948 r  connectIDecode/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=7, routed)           0.726     8.675    connectIDecode/rd2[0]
    SLICE_X5Y66          LUT4 (Prop_lut4_I1_O)        0.328     9.003 r  connectIDecode/plusOp__88_carry_i_4/O
                         net (fo=1, routed)           0.000     9.003    connectExecute/reg_file_reg_r1_0_31_0_5_i_16[0]
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.535 r  connectExecute/plusOp__88_carry/CO[3]
                         net (fo=1, routed)           0.000     9.535    connectExecute/plusOp__88_carry_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.869 r  connectExecute/plusOp__88_carry__0/O[1]
                         net (fo=1, routed)           0.805    10.673    connectIFetch/data0[5]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.303    10.976 r  connectIFetch/memory_data_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          1.290    12.267    connectMemory/memory_data_reg_0_63_17_17/A3
    SLICE_X2Y69          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.391 r  connectMemory/memory_data_reg_0_63_17_17/SP/O
                         net (fo=2, routed)           1.451    13.841    connectIFetch/memData[17]
    SLICE_X6Y73          LUT6 (Prop_lut6_I1_O)        0.124    13.965 r  connectIFetch/cat_OBUF[6]_inst_i_106/O
                         net (fo=1, routed)           0.000    13.965    connectIDecode/cat_OBUF[6]_inst_i_24_0
    SLICE_X6Y73          MUXF7 (Prop_muxf7_I1_O)      0.247    14.212 r  connectIDecode/cat_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.000    14.212    connectIDecode/digits[17]
    SLICE_X6Y73          MUXF8 (Prop_muxf8_I0_O)      0.098    14.310 r  connectIDecode/cat_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           1.247    15.557    connectIDecode/cat_OBUF[6]_inst_i_24_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.319    15.876 r  connectIDecode/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.603    16.479    connectIDecode/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I4_O)        0.124    16.603 r  connectIDecode/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.020    19.623    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    23.116 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.116    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/PCReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.433ns  (logic 6.838ns (39.224%)  route 10.595ns (60.776%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectIFetch/CLK
    SLICE_X7Y65          FDCE                                         r  connectIFetch/PCReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  connectIFetch/PCReg_reg[4]/Q
                         net (fo=70, routed)          0.881     6.657    connectIFetch/CONV_INTEGER[2]
    SLICE_X5Y65          LUT5 (Prop_lut5_I0_O)        0.124     6.781 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.020     7.800    connectIDecode/reg_file_reg_r2_0_31_0_5/ADDRA2
    SLICE_X6Y62          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.948 r  connectIDecode/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=7, routed)           0.726     8.675    connectIDecode/rd2[0]
    SLICE_X5Y66          LUT4 (Prop_lut4_I1_O)        0.328     9.003 r  connectIDecode/plusOp__88_carry_i_4/O
                         net (fo=1, routed)           0.000     9.003    connectExecute/reg_file_reg_r1_0_31_0_5_i_16[0]
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.535 r  connectExecute/plusOp__88_carry/CO[3]
                         net (fo=1, routed)           0.000     9.535    connectExecute/plusOp__88_carry_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.869 r  connectExecute/plusOp__88_carry__0/O[1]
                         net (fo=1, routed)           0.805    10.673    connectIFetch/data0[5]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.303    10.976 r  connectIFetch/memory_data_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          1.290    12.267    connectMemory/memory_data_reg_0_63_17_17/A3
    SLICE_X2Y69          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.391 r  connectMemory/memory_data_reg_0_63_17_17/SP/O
                         net (fo=2, routed)           1.451    13.841    connectIFetch/memData[17]
    SLICE_X6Y73          LUT6 (Prop_lut6_I1_O)        0.124    13.965 r  connectIFetch/cat_OBUF[6]_inst_i_106/O
                         net (fo=1, routed)           0.000    13.965    connectIDecode/cat_OBUF[6]_inst_i_24_0
    SLICE_X6Y73          MUXF7 (Prop_muxf7_I1_O)      0.247    14.212 r  connectIDecode/cat_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.000    14.212    connectIDecode/digits[17]
    SLICE_X6Y73          MUXF8 (Prop_muxf8_I0_O)      0.098    14.310 r  connectIDecode/cat_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           1.247    15.557    connectIDecode/cat_OBUF[6]_inst_i_24_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.319    15.876 r  connectIDecode/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.621    16.497    connectIDecode/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    16.621 r  connectIDecode/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.555    19.176    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    22.753 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.753    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/PCReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.294ns  (logic 6.798ns (39.309%)  route 10.496ns (60.691%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectIFetch/CLK
    SLICE_X7Y65          FDCE                                         r  connectIFetch/PCReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  connectIFetch/PCReg_reg[4]/Q
                         net (fo=70, routed)          0.881     6.657    connectIFetch/CONV_INTEGER[2]
    SLICE_X5Y65          LUT5 (Prop_lut5_I0_O)        0.124     6.781 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.020     7.800    connectIDecode/reg_file_reg_r2_0_31_0_5/ADDRA2
    SLICE_X6Y62          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.948 r  connectIDecode/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=7, routed)           0.726     8.675    connectIDecode/rd2[0]
    SLICE_X5Y66          LUT4 (Prop_lut4_I1_O)        0.328     9.003 r  connectIDecode/plusOp__88_carry_i_4/O
                         net (fo=1, routed)           0.000     9.003    connectExecute/reg_file_reg_r1_0_31_0_5_i_16[0]
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.535 r  connectExecute/plusOp__88_carry/CO[3]
                         net (fo=1, routed)           0.000     9.535    connectExecute/plusOp__88_carry_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.869 r  connectExecute/plusOp__88_carry__0/O[1]
                         net (fo=1, routed)           0.805    10.673    connectIFetch/data0[5]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.303    10.976 r  connectIFetch/memory_data_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          1.290    12.267    connectMemory/memory_data_reg_0_63_17_17/A3
    SLICE_X2Y69          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.391 r  connectMemory/memory_data_reg_0_63_17_17/SP/O
                         net (fo=2, routed)           1.451    13.841    connectIFetch/memData[17]
    SLICE_X6Y73          LUT6 (Prop_lut6_I1_O)        0.124    13.965 r  connectIFetch/cat_OBUF[6]_inst_i_106/O
                         net (fo=1, routed)           0.000    13.965    connectIDecode/cat_OBUF[6]_inst_i_24_0
    SLICE_X6Y73          MUXF7 (Prop_muxf7_I1_O)      0.247    14.212 r  connectIDecode/cat_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.000    14.212    connectIDecode/digits[17]
    SLICE_X6Y73          MUXF8 (Prop_muxf8_I0_O)      0.098    14.310 r  connectIDecode/cat_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           1.247    15.557    connectIDecode/cat_OBUF[6]_inst_i_24_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.319    15.876 r  connectIDecode/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.452    16.328    connectIDecode/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I5_O)        0.124    16.452 r  connectIDecode/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.625    19.077    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    22.614 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.614    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/PCReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.259ns  (logic 6.822ns (39.526%)  route 10.437ns (60.474%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectIFetch/CLK
    SLICE_X7Y65          FDCE                                         r  connectIFetch/PCReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  connectIFetch/PCReg_reg[4]/Q
                         net (fo=70, routed)          0.881     6.657    connectIFetch/CONV_INTEGER[2]
    SLICE_X5Y65          LUT5 (Prop_lut5_I0_O)        0.124     6.781 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.020     7.800    connectIDecode/reg_file_reg_r2_0_31_0_5/ADDRA2
    SLICE_X6Y62          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.948 r  connectIDecode/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=7, routed)           0.726     8.675    connectIDecode/rd2[0]
    SLICE_X5Y66          LUT4 (Prop_lut4_I1_O)        0.328     9.003 r  connectIDecode/plusOp__88_carry_i_4/O
                         net (fo=1, routed)           0.000     9.003    connectExecute/reg_file_reg_r1_0_31_0_5_i_16[0]
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.535 r  connectExecute/plusOp__88_carry/CO[3]
                         net (fo=1, routed)           0.000     9.535    connectExecute/plusOp__88_carry_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.869 r  connectExecute/plusOp__88_carry__0/O[1]
                         net (fo=1, routed)           0.805    10.673    connectIFetch/data0[5]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.303    10.976 r  connectIFetch/memory_data_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          1.290    12.267    connectMemory/memory_data_reg_0_63_17_17/A3
    SLICE_X2Y69          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.391 r  connectMemory/memory_data_reg_0_63_17_17/SP/O
                         net (fo=2, routed)           1.451    13.841    connectIFetch/memData[17]
    SLICE_X6Y73          LUT6 (Prop_lut6_I1_O)        0.124    13.965 r  connectIFetch/cat_OBUF[6]_inst_i_106/O
                         net (fo=1, routed)           0.000    13.965    connectIDecode/cat_OBUF[6]_inst_i_24_0
    SLICE_X6Y73          MUXF7 (Prop_muxf7_I1_O)      0.247    14.212 r  connectIDecode/cat_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.000    14.212    connectIDecode/digits[17]
    SLICE_X6Y73          MUXF8 (Prop_muxf8_I0_O)      0.098    14.310 r  connectIDecode/cat_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           1.247    15.557    connectIDecode/cat_OBUF[6]_inst_i_24_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.319    15.876 r  connectIDecode/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.865    16.741    connectIDecode/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    16.865 r  connectIDecode/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.153    19.018    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    22.578 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    22.578    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/PCReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.187ns  (logic 6.795ns (39.534%)  route 10.392ns (60.466%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectIFetch/CLK
    SLICE_X7Y65          FDCE                                         r  connectIFetch/PCReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  connectIFetch/PCReg_reg[4]/Q
                         net (fo=70, routed)          0.881     6.657    connectIFetch/CONV_INTEGER[2]
    SLICE_X5Y65          LUT5 (Prop_lut5_I0_O)        0.124     6.781 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.020     7.800    connectIDecode/reg_file_reg_r2_0_31_0_5/ADDRA2
    SLICE_X6Y62          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.948 r  connectIDecode/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=7, routed)           0.726     8.675    connectIDecode/rd2[0]
    SLICE_X5Y66          LUT4 (Prop_lut4_I1_O)        0.328     9.003 r  connectIDecode/plusOp__88_carry_i_4/O
                         net (fo=1, routed)           0.000     9.003    connectExecute/reg_file_reg_r1_0_31_0_5_i_16[0]
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.535 r  connectExecute/plusOp__88_carry/CO[3]
                         net (fo=1, routed)           0.000     9.535    connectExecute/plusOp__88_carry_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.869 r  connectExecute/plusOp__88_carry__0/O[1]
                         net (fo=1, routed)           0.805    10.673    connectIFetch/data0[5]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.303    10.976 r  connectIFetch/memory_data_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          1.290    12.267    connectMemory/memory_data_reg_0_63_17_17/A3
    SLICE_X2Y69          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.391 f  connectMemory/memory_data_reg_0_63_17_17/SP/O
                         net (fo=2, routed)           1.451    13.841    connectIFetch/memData[17]
    SLICE_X6Y73          LUT6 (Prop_lut6_I1_O)        0.124    13.965 f  connectIFetch/cat_OBUF[6]_inst_i_106/O
                         net (fo=1, routed)           0.000    13.965    connectIDecode/cat_OBUF[6]_inst_i_24_0
    SLICE_X6Y73          MUXF7 (Prop_muxf7_I1_O)      0.247    14.212 f  connectIDecode/cat_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.000    14.212    connectIDecode/digits[17]
    SLICE_X6Y73          MUXF8 (Prop_muxf8_I0_O)      0.098    14.310 f  connectIDecode/cat_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           1.247    15.557    connectIDecode/cat_OBUF[6]_inst_i_24_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.319    15.876 f  connectIDecode/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.840    16.716    connectIDecode/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.124    16.840 r  connectIDecode/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.133    18.973    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    22.506 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.506    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/PCReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.982ns  (logic 6.816ns (40.140%)  route 10.165ns (59.860%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectIFetch/CLK
    SLICE_X7Y65          FDCE                                         r  connectIFetch/PCReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  connectIFetch/PCReg_reg[4]/Q
                         net (fo=70, routed)          0.881     6.657    connectIFetch/CONV_INTEGER[2]
    SLICE_X5Y65          LUT5 (Prop_lut5_I0_O)        0.124     6.781 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.020     7.800    connectIDecode/reg_file_reg_r2_0_31_0_5/ADDRA2
    SLICE_X6Y62          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.948 r  connectIDecode/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=7, routed)           0.726     8.675    connectIDecode/rd2[0]
    SLICE_X5Y66          LUT4 (Prop_lut4_I1_O)        0.328     9.003 r  connectIDecode/plusOp__88_carry_i_4/O
                         net (fo=1, routed)           0.000     9.003    connectExecute/reg_file_reg_r1_0_31_0_5_i_16[0]
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.535 r  connectExecute/plusOp__88_carry/CO[3]
                         net (fo=1, routed)           0.000     9.535    connectExecute/plusOp__88_carry_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.869 r  connectExecute/plusOp__88_carry__0/O[1]
                         net (fo=1, routed)           0.805    10.673    connectIFetch/data0[5]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.303    10.976 r  connectIFetch/memory_data_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          1.290    12.267    connectMemory/memory_data_reg_0_63_17_17/A3
    SLICE_X2Y69          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.391 r  connectMemory/memory_data_reg_0_63_17_17/SP/O
                         net (fo=2, routed)           1.451    13.841    connectIFetch/memData[17]
    SLICE_X6Y73          LUT6 (Prop_lut6_I1_O)        0.124    13.965 r  connectIFetch/cat_OBUF[6]_inst_i_106/O
                         net (fo=1, routed)           0.000    13.965    connectIDecode/cat_OBUF[6]_inst_i_24_0
    SLICE_X6Y73          MUXF7 (Prop_muxf7_I1_O)      0.247    14.212 r  connectIDecode/cat_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.000    14.212    connectIDecode/digits[17]
    SLICE_X6Y73          MUXF8 (Prop_muxf8_I0_O)      0.098    14.310 r  connectIDecode/cat_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           1.247    15.557    connectIDecode/cat_OBUF[6]_inst_i_24_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.319    15.876 r  connectIDecode/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.324    16.200    connectIDecode/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I2_O)        0.124    16.324 r  connectIDecode/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.422    18.746    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    22.302 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.302    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/PCReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.614ns  (logic 4.115ns (38.773%)  route 6.499ns (61.227%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.719     5.322    connectIFetch/CLK
    SLICE_X5Y64          FDCE                                         r  connectIFetch/PCReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.456     5.778 f  connectIFetch/PCReg_reg[3]/Q
                         net (fo=72, routed)          1.419     7.197    connectIFetch/CONV_INTEGER[1]
    SLICE_X9Y65          LUT5 (Prop_lut5_I0_O)        0.124     7.321 r  connectIFetch/led_OBUF[1]_inst_i_1/O
                         net (fo=65, routed)          5.079    12.400    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    15.935 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.935    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaySSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.403ns  (logic 4.160ns (39.985%)  route 6.243ns (60.015%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.641     5.244    displaySSD/CLK
    SLICE_X8Y63          FDRE                                         r  displaySSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.762 f  displaySSD/cnt_reg[16]/Q
                         net (fo=19, routed)          1.138     6.899    displaySSD/sel[2]
    SLICE_X10Y65         LUT3 (Prop_lut3_I1_O)        0.124     7.023 r  displaySSD/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.106    12.129    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.646 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.646    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/PCReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.044ns  (logic 4.363ns (43.435%)  route 5.681ns (56.565%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    connectIFetch/CLK
    SLICE_X4Y65          FDCE                                         r  connectIFetch/PCReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  connectIFetch/PCReg_reg[2]/Q
                         net (fo=67, routed)          2.748     8.524    connectIFetch/CONV_INTEGER[0]
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.152     8.676 r  connectIFetch/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.933    11.609    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.755    15.364 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.364    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 connectIFetch/PCReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.507ns (67.356%)  route 0.730ns (32.644%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.599     1.518    connectIFetch/CLK
    SLICE_X4Y65          FDCE                                         r  connectIFetch/PCReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  connectIFetch/PCReg_reg[2]/Q
                         net (fo=67, routed)          0.382     2.042    connectIFetch/CONV_INTEGER[0]
    SLICE_X0Y63          LUT5 (Prop_lut5_I1_O)        0.048     2.090 r  connectIFetch/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.438    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.318     3.756 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.756    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/PCReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.439ns (64.172%)  route 0.803ns (35.828%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.599     1.518    connectIFetch/CLK
    SLICE_X4Y65          FDCE                                         r  connectIFetch/PCReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141     1.659 f  connectIFetch/PCReg_reg[2]/Q
                         net (fo=67, routed)          0.382     2.042    connectIFetch/CONV_INTEGER[0]
    SLICE_X0Y63          LUT5 (Prop_lut5_I3_O)        0.045     2.087 r  connectIFetch/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.421     2.508    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.761 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.761    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/PCReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.418ns (60.482%)  route 0.927ns (39.518%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.599     1.518    connectIFetch/CLK
    SLICE_X4Y65          FDCE                                         r  connectIFetch/PCReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  connectIFetch/PCReg_reg[2]/Q
                         net (fo=67, routed)          0.540     2.199    connectIFetch/CONV_INTEGER[0]
    SLICE_X1Y67          LUT5 (Prop_lut5_I1_O)        0.045     2.244 r  connectIFetch/led_OBUF[11]_inst_i_1/O
                         net (fo=31, routed)          0.387     2.631    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.863 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.863    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaySSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.484ns (62.007%)  route 0.909ns (37.993%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.571     1.490    displaySSD/CLK
    SLICE_X8Y63          FDRE                                         r  displaySSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  displaySSD/cnt_reg[16]/Q
                         net (fo=19, routed)          0.247     1.901    displaySSD/sel[2]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.045     1.946 r  displaySSD/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.662     2.608    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.883 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.883    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaySSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.470ns (59.281%)  route 1.010ns (40.719%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.571     1.490    displaySSD/CLK
    SLICE_X8Y63          FDRE                                         r  displaySSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  displaySSD/cnt_reg[16]/Q
                         net (fo=19, routed)          0.435     2.089    connectIDecode/sel[2]
    SLICE_X10Y68         LUT6 (Prop_lut6_I3_O)        0.045     2.134 r  connectIDecode/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.575     2.709    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.971 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.971    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaySSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.443ns (57.713%)  route 1.058ns (42.287%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.571     1.490    displaySSD/CLK
    SLICE_X8Y63          FDRE                                         r  displaySSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  displaySSD/cnt_reg[16]/Q
                         net (fo=19, routed)          0.498     2.152    connectIDecode/sel[2]
    SLICE_X10Y69         LUT6 (Prop_lut6_I4_O)        0.045     2.197 r  connectIDecode/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.560     2.757    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.991 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.991    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaySSD/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.532ns (61.141%)  route 0.974ns (38.859%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.572     1.491    displaySSD/CLK
    SLICE_X8Y62          FDRE                                         r  displaySSD/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164     1.655 f  displaySSD/cnt_reg[14]/Q
                         net (fo=23, routed)          0.314     1.969    displaySSD/sel[0]
    SLICE_X10Y65         LUT3 (Prop_lut3_I1_O)        0.048     2.017 r  displaySSD/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.660     2.677    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.320     3.997 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.997    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaySSD/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.534ns (60.499%)  route 1.002ns (39.501%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.572     1.491    displaySSD/CLK
    SLICE_X8Y62          FDRE                                         r  displaySSD/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  displaySSD/cnt_reg[15]/Q
                         net (fo=14, routed)          0.460     2.115    displaySSD/sel[1]
    SLICE_X10Y71         LUT3 (Prop_lut3_I2_O)        0.045     2.160 r  displaySSD/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.542     2.702    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.325     4.027 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.027    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaySSD/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.564ns  (logic 1.460ns (56.929%)  route 1.104ns (43.071%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.572     1.491    displaySSD/CLK
    SLICE_X8Y62          FDRE                                         r  displaySSD/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  displaySSD/cnt_reg[15]/Q
                         net (fo=14, routed)          0.460     2.115    displaySSD/sel[1]
    SLICE_X10Y71         LUT3 (Prop_lut3_I0_O)        0.045     2.160 r  displaySSD/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.645     2.805    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     4.055 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.055    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaySSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.596ns  (logic 1.465ns (56.439%)  route 1.131ns (43.561%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.571     1.490    displaySSD/CLK
    SLICE_X8Y63          FDRE                                         r  displaySSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  displaySSD/cnt_reg[16]/Q
                         net (fo=19, routed)          0.414     2.068    connectIDecode/sel[2]
    SLICE_X9Y68          LUT6 (Prop_lut6_I4_O)        0.045     2.113 r  connectIDecode/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.717     2.830    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.086 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.086    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            connectMPG2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.789ns  (logic 1.486ns (53.276%)  route 1.303ns (46.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.303     2.789    connectMPG2/btn_IBUF[0]
    SLICE_X1Y82          FDRE                                         r  connectMPG2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.597     5.020    connectMPG2/CLK
    SLICE_X1Y82          FDRE                                         r  connectMPG2/Q1_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            connectMPG1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.230ns  (logic 1.477ns (66.205%)  route 0.754ns (33.795%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.754     2.230    connectMPG1/btn_IBUF[0]
    SLICE_X1Y82          FDRE                                         r  connectMPG1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.597     5.020    connectMPG1/CLK
    SLICE_X1Y82          FDRE                                         r  connectMPG1/Q1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            connectMPG1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.244ns (45.423%)  route 0.294ns (54.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.294     0.538    connectMPG1/btn_IBUF[0]
    SLICE_X1Y82          FDRE                                         r  connectMPG1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.869     2.034    connectMPG1/CLK
    SLICE_X1Y82          FDRE                                         r  connectMPG1/Q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            connectMPG2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.254ns (32.525%)  route 0.526ns (67.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.526     0.780    connectMPG2/btn_IBUF[0]
    SLICE_X1Y82          FDRE                                         r  connectMPG2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.869     2.034    connectMPG2/CLK
    SLICE_X1Y82          FDRE                                         r  connectMPG2/Q1_reg/C





