Timing Analyzer report for toolflow
Sun Dec  8 17:35:58 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.55        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  26.1%      ;
;     Processor 3            ;  15.0%      ;
;     Processor 4            ;  13.5%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Sun Dec  8 17:35:31 2024 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary             ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 35.6 MHz ; 35.6 MHz        ; iCLK       ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; iCLK  ; -8.088 ; -365.518           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.385 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+---------+----------------------+
; Clock ; Slack   ; End Point TNS        ;
+-------+---------+----------------------+
; iCLK  ; -16.049 ; -4513.181            ;
+-------+---------+----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 2.220 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.622 ; 0.000                             ;
+-------+-------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                            ;
+--------+----------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.088 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.392      ; 28.478     ;
; -8.037 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:7:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.392      ; 28.427     ;
; -7.980 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.392      ; 28.370     ;
; -7.978 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:3:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.392      ; 28.368     ;
; -7.960 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:6:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.392      ; 28.350     ;
; -7.884 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:8:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.392      ; 28.274     ;
; -7.837 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:11:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.395      ; 28.230     ;
; -7.740 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.392      ; 28.130     ;
; -7.726 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:5:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.392      ; 28.116     ;
; -7.644 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:18:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 27.571     ;
; -7.533 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:17:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 27.446     ;
; -7.533 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:16:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 27.460     ;
; -7.482 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:21:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 27.395     ;
; -7.481 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.388      ; 27.867     ;
; -7.431 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:10:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.331      ; 27.760     ;
; -7.430 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:7:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.388      ; 27.816     ;
; -7.405 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateUpper:26:DFFGIU|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.331      ; 27.734     ;
; -7.381 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:20:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.341      ; 27.720     ;
; -7.373 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.388      ; 27.759     ;
; -7.371 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:3:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.388      ; 27.757     ;
; -7.353 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:6:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.388      ; 27.739     ;
; -7.329 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:19:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 27.242     ;
; -7.329 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateUpper:27:DFFGIU|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 27.251     ;
; -7.328 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateUpper:25:DFFGIU|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 27.250     ;
; -7.305 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 27.208     ;
; -7.302 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 27.205     ;
; -7.287 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.388      ; 27.673     ;
; -7.277 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:8:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.388      ; 27.663     ;
; -7.254 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:7:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 27.157     ;
; -7.251 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:7:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 27.154     ;
; -7.236 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:7:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.388      ; 27.622     ;
; -7.230 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:11:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.391      ; 27.619     ;
; -7.197 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 27.100     ;
; -7.195 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:3:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 27.098     ;
; -7.194 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 27.097     ;
; -7.192 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:3:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 27.095     ;
; -7.179 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.388      ; 27.565     ;
; -7.177 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:6:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 27.080     ;
; -7.177 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:3:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.388      ; 27.563     ;
; -7.174 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:6:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 27.077     ;
; -7.173 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|pc_dffg:DFFGI|s_Q                 ; iCLK         ; iCLK        ; 20.000       ; 0.328      ; 27.499     ;
; -7.159 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:12:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.341      ; 27.498     ;
; -7.159 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:6:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.388      ; 27.545     ;
; -7.133 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.388      ; 27.519     ;
; -7.119 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:5:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.388      ; 27.505     ;
; -7.115 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 27.018     ;
; -7.101 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:8:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 27.004     ;
; -7.099 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 27.014     ;
; -7.098 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:8:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 27.001     ;
; -7.083 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:8:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.388      ; 27.469     ;
; -7.064 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:7:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 26.967     ;
; -7.054 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:11:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 26.960     ;
; -7.051 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:11:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 26.957     ;
; -7.051 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateUpper:23:DFFGIU|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.341      ; 27.390     ;
; -7.037 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:18:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 26.960     ;
; -7.036 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:11:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.391      ; 27.425     ;
; -7.022 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:14:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.328      ; 27.348     ;
; -7.020 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateUpper:24:DFFGIU|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.328      ; 27.346     ;
; -7.017 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:15:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.328      ; 27.343     ;
; -7.015 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:13:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.328      ; 27.341     ;
; -7.007 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 26.910     ;
; -7.005 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:3:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 26.908     ;
; -6.998 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 26.901     ;
; -6.987 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:6:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 26.890     ;
; -6.957 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 26.860     ;
; -6.954 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 26.857     ;
; -6.947 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:7:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 26.850     ;
; -6.943 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:5:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 26.846     ;
; -6.940 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:5:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 26.843     ;
; -6.939 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.388      ; 27.325     ;
; -6.926 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:17:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 26.835     ;
; -6.926 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:16:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 26.849     ;
; -6.925 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:5:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.388      ; 27.311     ;
; -6.911 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:8:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 26.814     ;
; -6.890 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 26.793     ;
; -6.888 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:3:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 26.791     ;
; -6.875 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:21:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 26.784     ;
; -6.870 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:6:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 26.773     ;
; -6.864 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:11:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 26.770     ;
; -6.861 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:18:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.558     ; 26.301     ;
; -6.858 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:18:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.558     ; 26.298     ;
; -6.843 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:18:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 26.766     ;
; -6.828 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.038     ; 26.788     ;
; -6.824 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:10:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.327      ; 27.149     ;
; -6.798 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateUpper:26:DFFGIU|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.327      ; 27.123     ;
; -6.794 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:8:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 26.697     ;
; -6.777 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:7:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.038     ; 26.737     ;
; -6.774 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:20:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.337      ; 27.109     ;
; -6.767 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 26.670     ;
; -6.753 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:5:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 26.656     ;
; -6.750 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:16:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.558     ; 26.190     ;
; -6.750 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:17:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.572     ; 26.176     ;
; -6.747 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:11:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 26.653     ;
; -6.747 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:16:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.558     ; 26.187     ;
; -6.747 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:17:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.572     ; 26.173     ;
; -6.745 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.388      ; 27.131     ;
; -6.732 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:17:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 26.641     ;
; -6.732 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:16:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 26.655     ;
; -6.722 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:19:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 26.631     ;
; -6.722 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateUpper:27:DFFGIU|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 26.640     ;
+--------+----------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                      ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 0.669      ;
; 0.395 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.508      ; 1.089      ;
; 0.403 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q                      ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.669      ;
; 0.417 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.508      ; 1.111      ;
; 0.456 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.575      ; 1.217      ;
; 0.529 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.508      ; 1.223      ;
; 0.556 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.499      ; 1.241      ;
; 0.557 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.508      ; 1.251      ;
; 0.577 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.575      ; 1.338      ;
; 0.581 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.506      ; 1.273      ;
; 0.597 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.575      ; 1.358      ;
; 0.617 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.542      ; 1.345      ;
; 0.633 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.899      ;
; 0.639 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.502      ; 1.327      ;
; 0.648 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.542      ; 1.376      ;
; 0.650 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.547      ; 1.383      ;
; 0.652 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 1.308      ;
; 0.660 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.576      ; 1.422      ;
; 0.666 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.134      ; 0.986      ;
; 0.666 ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.918      ;
; 0.670 ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.922      ;
; 0.684 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.538      ; 1.408      ;
; 0.692 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.130      ; 1.008      ;
; 0.699 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.134      ; 1.019      ;
; 0.701 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.134      ; 1.021      ;
; 0.709 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.134      ; 1.029      ;
; 0.714 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.494      ; 1.394      ;
; 0.733 ; pc_reg:pcreg|dffg:\generateLower:21:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.999      ;
; 0.734 ; pc_reg:pcreg|dffg:\generateLower:21:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.000      ;
; 0.738 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.506      ; 1.430      ;
; 0.759 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.508      ; 1.453      ;
; 0.760 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.508      ; 1.454      ;
; 0.764 ; pc_reg:pcreg|dffg:\generateUpper:27:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.030      ;
; 0.764 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateLower:13:DFFGIL|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.512      ; 1.462      ;
; 0.765 ; pc_reg:pcreg|dffg:\generateUpper:27:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.031      ;
; 0.765 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.499      ; 1.450      ;
; 0.778 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:5:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.542      ; 1.506      ;
; 0.791 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.504      ; 1.481      ;
; 0.794 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.497      ; 1.477      ;
; 0.841 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 1.103      ;
; 0.858 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; -0.329     ; 0.715      ;
; 0.860 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q       ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.335     ; 0.711      ;
; 0.860 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q       ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.335     ; 0.711      ;
; 0.873 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.093      ; 1.152      ;
; 0.875 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 1.139      ;
; 0.876 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.508      ; 1.570      ;
; 0.878 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q      ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 1.123      ;
; 0.889 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.539      ; 1.614      ;
; 0.892 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q      ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.507      ; 1.585      ;
; 0.896 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateLower:16:DFFGIL|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.164      ;
; 0.897 ; pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 1.142      ;
; 0.901 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.499      ; 1.586      ;
; 0.902 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.497      ; 1.585      ;
; 0.917 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:3:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.542      ; 1.645      ;
; 0.924 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.095      ; 1.205      ;
; 0.932 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.504      ; 1.622      ;
; 0.938 ; pc_reg:pcreg|dffg:\generateLower:19:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.204      ;
; 0.942 ; pc_reg:pcreg|dffg:\generateLower:19:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.208      ;
; 0.945 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; -0.298     ; 0.833      ;
; 0.962 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.539      ; 1.687      ;
; 0.966 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.539      ; 1.691      ;
; 0.974 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; -0.329     ; 0.831      ;
; 0.976 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.114      ; 1.276      ;
; 0.993 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; -0.298     ; 0.881      ;
; 0.993 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.508      ; 1.687      ;
; 0.998 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.304     ; 0.880      ;
; 1.000 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.304     ; 0.882      ;
; 1.003 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.304     ; 0.885      ;
; 1.008 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.448      ; 1.678      ;
; 1.013 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.305     ; 0.894      ;
; 1.014 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.305     ; 0.895      ;
; 1.015 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.304     ; 0.897      ;
; 1.019 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.459      ; 1.700      ;
; 1.025 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q   ; MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.333     ; 0.878      ;
; 1.029 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q   ; MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.334     ; 0.881      ;
; 1.029 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q       ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.335     ; 0.880      ;
; 1.030 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q       ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.335     ; 0.881      ;
; 1.031 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.179      ; 1.396      ;
; 1.031 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q   ; MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.332     ; 0.885      ;
; 1.035 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.333     ; 0.888      ;
; 1.037 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.335     ; 0.888      ;
; 1.037 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.334     ; 0.889      ;
; 1.038 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q       ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.334     ; 0.890      ;
; 1.038 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.508      ; 1.732      ;
; 1.039 ; pc_reg:pcreg|dffg:\generateUpper:25:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.305      ;
; 1.042 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.550      ; 1.778      ;
; 1.042 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.333     ; 0.895      ;
; 1.045 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.333     ; 0.898      ;
; 1.047 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.335     ; 0.898      ;
; 1.049 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.134      ; 1.369      ;
; 1.051 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.076      ; 1.313      ;
; 1.051 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.335     ; 0.902      ;
; 1.052 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.550      ; 1.788      ;
; 1.052 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.335     ; 0.903      ;
; 1.054 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 1.345      ;
; 1.054 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 1.305      ;
; 1.054 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q    ; MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; -0.335     ; 0.905      ;
; 1.065 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.497      ; 1.748      ;
; 1.074 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 1.329      ;
; 1.075 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.492      ; 1.753      ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                                                                                                          ;
+---------+-------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                   ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -16.049 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 35.960     ;
; -16.035 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 35.967     ;
; -16.035 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 35.967     ;
; -16.033 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 35.981     ;
; -16.033 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 35.981     ;
; -16.033 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 35.981     ;
; -16.033 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 35.981     ;
; -16.032 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 35.954     ;
; -16.032 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 35.954     ;
; -16.032 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 35.954     ;
; -16.032 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 35.954     ;
; -16.032 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 35.950     ;
; -16.032 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 35.952     ;
; -16.032 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 35.954     ;
; -16.032 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 35.954     ;
; -16.032 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 35.952     ;
; -16.016 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 35.941     ;
; -16.001 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.369      ; 36.368     ;
; -16.001 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.369      ; 36.368     ;
; -15.671 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.301      ; 35.970     ;
; -15.671 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.299      ; 35.968     ;
; -15.671 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.299      ; 35.968     ;
; -15.671 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.301      ; 35.970     ;
; -15.671 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.301      ; 35.970     ;
; -15.671 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.301      ; 35.970     ;
; -15.659 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.309      ; 35.966     ;
; -15.659 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.309      ; 35.966     ;
; -15.649 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.317      ; 35.964     ;
; -15.648 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.296      ; 35.942     ;
; -15.648 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.302      ; 35.948     ;
; -15.636 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.324      ; 35.958     ;
; -15.636 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.324      ; 35.958     ;
; -15.636 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.324      ; 35.958     ;
; -15.636 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.324      ; 35.958     ;
; -15.636 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.324      ; 35.958     ;
; -15.636 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 35.972     ;
; -15.636 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 35.972     ;
; -15.636 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 35.972     ;
; -15.633 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 35.954     ;
; -15.633 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 35.954     ;
; -15.633 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 35.954     ;
; -15.632 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 35.948     ;
; -15.632 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 35.948     ;
; -15.632 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 35.948     ;
; -15.632 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 35.948     ;
; -15.623 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.357      ; 35.978     ;
; -15.623 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.357      ; 35.978     ;
; -15.623 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.357      ; 35.978     ;
; -15.623 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.357      ; 35.978     ;
; -15.623 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.357      ; 35.978     ;
; -15.623 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.358      ; 35.979     ;
; -15.623 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.357      ; 35.978     ;
; -15.623 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.358      ; 35.979     ;
; -15.623 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.357      ; 35.978     ;
; -15.622 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.349      ; 35.969     ;
; -15.622 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.349      ; 35.969     ;
; -15.622 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.351      ; 35.971     ;
; -15.622 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.349      ; 35.969     ;
; -15.622 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.351      ; 35.971     ;
; -15.622 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.349      ; 35.969     ;
; -15.621 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.325      ; 35.944     ;
; -15.621 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.325      ; 35.944     ;
; -15.621 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.325      ; 35.944     ;
; -15.621 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.325      ; 35.944     ;
; -15.621 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.325      ; 35.944     ;
; -15.621 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.325      ; 35.944     ;
; -15.621 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.325      ; 35.944     ;
; -15.621 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.325      ; 35.944     ;
; -15.621 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.325      ; 35.944     ;
; -15.621 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.325      ; 35.944     ;
; -15.619 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.333      ; 35.950     ;
; -15.619 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.333      ; 35.950     ;
; -15.619 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.333      ; 35.950     ;
; -15.619 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.333      ; 35.950     ;
; -15.619 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.339      ; 35.956     ;
; -15.617 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.341      ; 35.956     ;
; -15.617 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.341      ; 35.956     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 35.939     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.324      ; 35.937     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.324      ; 35.937     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 35.939     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 35.951     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 35.951     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 35.939     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 35.939     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 35.939     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 35.939     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 35.939     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 35.939     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.324      ; 35.937     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.324      ; 35.937     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.324      ; 35.937     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 35.951     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 35.951     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.324      ; 35.937     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 35.951     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 35.951     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 35.939     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 35.951     ;
; -15.615 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 35.951     ;
+---------+-------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                                                                                            ;
+-------+-----------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.220 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q           ; iCLK         ; iCLK        ; 0.000        ; 0.504      ; 2.910      ;
; 2.220 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.504      ; 2.910      ;
; 2.220 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.504      ; 2.910      ;
; 2.251 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q           ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 2.907      ;
; 2.251 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q           ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 2.907      ;
; 2.251 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 2.907      ;
; 2.251 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 2.907      ;
; 2.251 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 2.907      ;
; 2.251 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 2.907      ;
; 2.251 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 2.907      ;
; 2.342 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.523      ; 3.051      ;
; 2.342 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.523      ; 3.051      ;
; 2.342 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.523      ; 3.051      ;
; 2.342 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.523      ; 3.051      ;
; 2.355 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.501      ; 3.042      ;
; 2.355 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.501      ; 3.042      ;
; 2.355 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.501      ; 3.042      ;
; 2.355 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.501      ; 3.042      ;
; 2.355 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.501      ; 3.042      ;
; 2.362 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.478      ; 3.026      ;
; 2.362 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.478      ; 3.026      ;
; 2.362 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.478      ; 3.026      ;
; 2.389 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.526      ; 3.101      ;
; 2.393 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q     ; iCLK         ; iCLK        ; 0.000        ; 0.513      ; 3.092      ;
; 2.393 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q     ; iCLK         ; iCLK        ; 0.000        ; 0.513      ; 3.092      ;
; 2.393 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q     ; iCLK         ; iCLK        ; 0.000        ; 0.513      ; 3.092      ;
; 2.393 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.513      ; 3.092      ;
; 2.403 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.512      ; 3.101      ;
; 2.403 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.512      ; 3.101      ;
; 2.403 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.512      ; 3.101      ;
; 2.403 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.512      ; 3.101      ;
; 2.422 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.510      ; 3.118      ;
; 2.423 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.527      ; 3.136      ;
; 2.423 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.527      ; 3.136      ;
; 2.423 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.527      ; 3.136      ;
; 2.423 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.527      ; 3.136      ;
; 2.431 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.515      ; 3.132      ;
; 2.432 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.511      ; 3.129      ;
; 2.432 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.511      ; 3.129      ;
; 2.432 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.511      ; 3.129      ;
; 2.435 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.508      ; 3.129      ;
; 2.435 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.508      ; 3.129      ;
; 2.435 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.508      ; 3.129      ;
; 2.436 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.509      ; 3.131      ;
; 2.436 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.509      ; 3.131      ;
; 2.436 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.509      ; 3.131      ;
; 2.436 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.509      ; 3.131      ;
; 2.449 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.512      ; 3.147      ;
; 2.449 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.512      ; 3.147      ;
; 2.449 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.512      ; 3.147      ;
; 2.449 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.512      ; 3.147      ;
; 2.449 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.512      ; 3.147      ;
; 2.449 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.512      ; 3.147      ;
; 2.458 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.510      ; 3.154      ;
; 2.458 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.510      ; 3.154      ;
; 2.470 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.481      ; 3.137      ;
; 2.523 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.532      ; 3.241      ;
; 2.553 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.490      ; 3.229      ;
; 2.553 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.490      ; 3.229      ;
; 2.553 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.490      ; 3.229      ;
; 2.553 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.490      ; 3.229      ;
; 2.576 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.516      ; 3.278      ;
; 2.604 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.492      ; 3.282      ;
; 2.604 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.492      ; 3.282      ;
; 2.604 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.492      ; 3.282      ;
; 2.604 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.492      ; 3.282      ;
; 2.604 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.492      ; 3.282      ;
; 2.604 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.492      ; 3.282      ;
; 2.604 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.492      ; 3.282      ;
; 2.617 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.518      ; 3.321      ;
; 2.637 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.520      ; 3.343      ;
; 2.637 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.520      ; 3.343      ;
; 2.637 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.520      ; 3.343      ;
; 2.637 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.520      ; 3.343      ;
; 2.650 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 2.910      ;
; 2.650 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 2.910      ;
; 2.654 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.521      ; 3.361      ;
; 2.654 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.521      ; 3.361      ;
; 2.663 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.503      ; 3.352      ;
; 2.693 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 2.965      ;
; 2.701 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.521      ; 3.408      ;
; 2.701 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.521      ; 3.408      ;
; 2.701 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.521      ; 3.408      ;
; 2.705 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.524      ; 3.415      ;
; 2.705 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.524      ; 3.415      ;
; 2.710 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.092      ; 2.988      ;
; 2.710 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.092      ; 2.988      ;
; 2.710 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.092      ; 2.988      ;
; 2.719 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 2.983      ;
; 2.719 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 2.983      ;
; 2.719 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 2.983      ;
; 2.719 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 2.983      ;
; 2.719 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 2.983      ;
; 2.719 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 2.983      ;
; 2.737 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.526      ; 3.449      ;
; 2.737 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.526      ; 3.449      ;
; 2.756 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.525      ; 3.467      ;
; 2.756 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.525      ; 3.467      ;
; 2.756 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.084      ; 3.026      ;
; 2.756 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.084      ; 3.026      ;
+-------+-----------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 38.52 MHz ; 38.52 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; -5.958 ; -186.632          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.338 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+---------+---------------------+
; Clock ; Slack   ; End Point TNS       ;
+-------+---------+---------------------+
; iCLK  ; -13.236 ; -3687.835           ;
+-------+---------+---------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.990 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.629 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                             ;
+--------+----------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.958 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.368      ; 26.325     ;
; -5.942 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:7:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.368      ; 26.309     ;
; -5.908 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.368      ; 26.275     ;
; -5.905 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:3:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.368      ; 26.272     ;
; -5.885 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:6:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.368      ; 26.252     ;
; -5.780 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:8:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.368      ; 26.147     ;
; -5.767 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:11:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.370      ; 26.136     ;
; -5.658 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.368      ; 26.025     ;
; -5.655 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:5:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.368      ; 26.022     ;
; -5.528 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:18:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 25.462     ;
; -5.490 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:16:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 25.424     ;
; -5.475 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:17:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 25.395     ;
; -5.424 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:21:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 25.344     ;
; -5.374 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:10:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.308      ; 25.681     ;
; -5.373 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateUpper:26:DFFGIU|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.308      ; 25.680     ;
; -5.339 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.363      ; 25.701     ;
; -5.332 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:20:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.316      ; 25.647     ;
; -5.323 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:7:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.363      ; 25.685     ;
; -5.301 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:19:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 25.221     ;
; -5.289 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.363      ; 25.651     ;
; -5.286 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:3:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.363      ; 25.648     ;
; -5.274 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateUpper:27:DFFGIU|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 25.202     ;
; -5.273 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateUpper:25:DFFGIU|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 25.201     ;
; -5.270 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 25.168     ;
; -5.266 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:6:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.363      ; 25.628     ;
; -5.264 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 25.162     ;
; -5.254 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:7:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 25.152     ;
; -5.248 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:7:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 25.146     ;
; -5.220 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 25.118     ;
; -5.217 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:3:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 25.115     ;
; -5.214 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 25.112     ;
; -5.211 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:3:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 25.109     ;
; -5.197 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:6:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 25.095     ;
; -5.191 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:6:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 25.089     ;
; -5.168 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.363      ; 25.530     ;
; -5.161 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:8:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.363      ; 25.523     ;
; -5.152 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:7:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.363      ; 25.514     ;
; -5.148 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:11:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.365      ; 25.512     ;
; -5.141 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:12:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.316      ; 25.456     ;
; -5.118 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.363      ; 25.480     ;
; -5.115 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:3:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.363      ; 25.477     ;
; -5.099 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|pc_dffg:DFFGI|s_Q                 ; iCLK         ; iCLK        ; 20.000       ; 0.304      ; 25.402     ;
; -5.095 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:6:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.363      ; 25.457     ;
; -5.092 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:8:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 24.990     ;
; -5.086 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:8:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 24.984     ;
; -5.085 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 25.010     ;
; -5.083 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 24.981     ;
; -5.079 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:11:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 24.979     ;
; -5.073 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:11:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 24.973     ;
; -5.067 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:7:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 24.965     ;
; -5.040 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateUpper:23:DFFGIU|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.316      ; 25.355     ;
; -5.039 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.363      ; 25.401     ;
; -5.036 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:5:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.363      ; 25.398     ;
; -5.033 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 24.931     ;
; -5.030 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:3:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 24.928     ;
; -5.010 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:6:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 24.908     ;
; -4.990 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:8:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.363      ; 25.352     ;
; -4.979 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:14:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.304      ; 25.282     ;
; -4.977 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateUpper:24:DFFGIU|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.304      ; 25.280     ;
; -4.977 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:11:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.365      ; 25.341     ;
; -4.976 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:15:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.304      ; 25.279     ;
; -4.974 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:13:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.304      ; 25.277     ;
; -4.970 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 24.868     ;
; -4.967 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:5:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 24.865     ;
; -4.967 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 24.865     ;
; -4.964 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 24.862     ;
; -4.961 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:5:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 24.859     ;
; -4.951 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:7:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 24.849     ;
; -4.917 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 24.815     ;
; -4.914 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:3:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 24.812     ;
; -4.909 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:18:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 24.838     ;
; -4.905 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:8:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 24.803     ;
; -4.894 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:6:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 24.792     ;
; -4.892 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:11:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 24.792     ;
; -4.871 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:16:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 24.800     ;
; -4.868 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.363      ; 25.230     ;
; -4.865 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:5:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.363      ; 25.227     ;
; -4.856 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:17:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 24.771     ;
; -4.840 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:18:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.534     ; 24.305     ;
; -4.834 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:18:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.534     ; 24.299     ;
; -4.805 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:21:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 24.720     ;
; -4.802 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:16:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.534     ; 24.267     ;
; -4.796 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:16:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.534     ; 24.261     ;
; -4.789 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:8:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 24.687     ;
; -4.787 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:17:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.548     ; 24.238     ;
; -4.783 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 24.681     ;
; -4.781 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:17:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.548     ; 24.232     ;
; -4.780 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:5:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 24.678     ;
; -4.776 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:11:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 24.676     ;
; -4.775 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.028     ; 24.746     ;
; -4.759 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:7:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.028     ; 24.730     ;
; -4.755 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:10:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.303      ; 25.057     ;
; -4.754 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateUpper:26:DFFGIU|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.303      ; 25.056     ;
; -4.738 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q ; pc_reg:pcreg|dffg:\generateLower:18:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 24.667     ;
; -4.736 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:21:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.548     ; 24.187     ;
; -4.730 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:21:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.548     ; 24.181     ;
; -4.725 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.028     ; 24.696     ;
; -4.722 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:3:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.028     ; 24.693     ;
; -4.713 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:20:DFFGIL|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.311      ; 25.023     ;
; -4.702 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q    ; pc_reg:pcreg|dffg:\generateLower:6:DFFGIL|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.028     ; 24.673     ;
+--------+----------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                      ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.597      ;
; 0.355 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q                      ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.597      ;
; 0.369 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.466      ; 1.006      ;
; 0.376 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.466      ; 1.013      ;
; 0.391 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.548      ; 1.110      ;
; 0.483 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.466      ; 1.120      ;
; 0.510 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.466      ; 1.147      ;
; 0.516 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.458      ; 1.145      ;
; 0.524 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.548      ; 1.243      ;
; 0.540 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.548      ; 1.259      ;
; 0.540 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.465      ; 1.176      ;
; 0.579 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.498      ; 1.248      ;
; 0.581 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.522      ; 1.274      ;
; 0.583 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.459      ; 1.214      ;
; 0.595 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.498      ; 1.264      ;
; 0.595 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.427      ; 1.193      ;
; 0.595 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.549      ; 1.315      ;
; 0.609 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.121      ; 0.901      ;
; 0.613 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.124      ; 0.908      ;
; 0.616 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.124      ; 0.911      ;
; 0.617 ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.845      ;
; 0.618 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.124      ; 0.913      ;
; 0.621 ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.849      ;
; 0.637 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.493      ; 1.301      ;
; 0.653 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.124      ; 0.948      ;
; 0.667 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.291      ;
; 0.676 ; pc_reg:pcreg|dffg:\generateLower:21:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.919      ;
; 0.676 ; pc_reg:pcreg|dffg:\generateLower:21:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.919      ;
; 0.678 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.466      ; 1.315      ;
; 0.689 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.465      ; 1.325      ;
; 0.695 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.458      ; 1.324      ;
; 0.700 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.458      ; 1.329      ;
; 0.702 ; pc_reg:pcreg|dffg:\generateUpper:27:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.945      ;
; 0.702 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateLower:13:DFFGIL|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.469      ; 1.342      ;
; 0.702 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.466      ; 1.339      ;
; 0.703 ; pc_reg:pcreg|dffg:\generateUpper:27:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.946      ;
; 0.716 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:5:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.498      ; 1.385      ;
; 0.739 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.457      ; 1.367      ;
; 0.756 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.994      ;
; 0.781 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; -0.303     ; 0.649      ;
; 0.783 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 1.037      ;
; 0.789 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q      ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 1.010      ;
; 0.793 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q       ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.312     ; 0.652      ;
; 0.794 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q       ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.312     ; 0.653      ;
; 0.804 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.466      ; 1.441      ;
; 0.810 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 1.051      ;
; 0.811 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q      ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.465      ; 1.447      ;
; 0.813 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateLower:16:DFFGIL|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 1.058      ;
; 0.823 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.494      ; 1.488      ;
; 0.828 ; pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 1.048      ;
; 0.835 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.457      ; 1.463      ;
; 0.836 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.458      ; 1.465      ;
; 0.843 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:3:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.498      ; 1.512      ;
; 0.847 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.458      ; 1.476      ;
; 0.851 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.104      ;
; 0.859 ; pc_reg:pcreg|dffg:\generateLower:19:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.102      ;
; 0.859 ; pc_reg:pcreg|dffg:\generateLower:19:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.102      ;
; 0.861 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; -0.275     ; 0.757      ;
; 0.885 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.494      ; 1.550      ;
; 0.887 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; -0.303     ; 0.755      ;
; 0.889 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.466      ; 1.526      ;
; 0.891 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.494      ; 1.556      ;
; 0.907 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; -0.274     ; 0.804      ;
; 0.909 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.101      ; 1.181      ;
; 0.912 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.280     ; 0.803      ;
; 0.914 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.279     ; 0.806      ;
; 0.919 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.280     ; 0.810      ;
; 0.924 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.280     ; 0.815      ;
; 0.926 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.280     ; 0.817      ;
; 0.927 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.279     ; 0.819      ;
; 0.930 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.124      ; 1.225      ;
; 0.939 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q   ; MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.308     ; 0.802      ;
; 0.943 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.401      ; 1.545      ;
; 0.944 ; pc_reg:pcreg|dffg:\generateUpper:25:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.187      ;
; 0.945 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q   ; MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.308     ; 0.808      ;
; 0.945 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q   ; MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.310     ; 0.806      ;
; 0.946 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q       ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.312     ; 0.805      ;
; 0.946 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.457      ; 1.574      ;
; 0.947 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q       ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.312     ; 0.806      ;
; 0.948 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.309     ; 0.810      ;
; 0.951 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q       ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.311     ; 0.811      ;
; 0.952 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.311     ; 0.812      ;
; 0.953 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.309     ; 0.815      ;
; 0.955 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.451      ; 1.577      ;
; 0.956 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.309     ; 0.818      ;
; 0.956 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.466      ; 1.593      ;
; 0.958 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.165      ; 1.294      ;
; 0.958 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.309     ; 0.820      ;
; 0.960 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.312     ; 0.819      ;
; 0.963 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.501      ; 1.635      ;
; 0.963 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.311     ; 0.823      ;
; 0.964 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 1.202      ;
; 0.965 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.312     ; 0.824      ;
; 0.968 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q    ; MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; -0.312     ; 0.827      ;
; 0.970 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.459      ; 1.600      ;
; 0.974 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.411      ; 1.586      ;
; 0.974 ; pc_reg:pcreg|dffg:\generateUpper:25:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.217      ;
; 0.978 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.501      ; 1.650      ;
; 0.988 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.015      ; 1.204      ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                           ;
+---------+-------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                   ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.236 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 33.157     ;
; -13.227 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 33.159     ;
; -13.227 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 33.159     ;
; -13.227 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 33.159     ;
; -13.227 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 33.159     ;
; -13.227 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 33.159     ;
; -13.227 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 33.159     ;
; -13.227 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 33.186     ;
; -13.227 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 33.186     ;
; -13.227 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 33.186     ;
; -13.227 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 33.186     ;
; -13.226 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 33.154     ;
; -13.226 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 33.164     ;
; -13.226 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 33.156     ;
; -13.226 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 33.164     ;
; -13.226 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 33.156     ;
; -13.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 33.147     ;
; -13.180 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 33.521     ;
; -13.180 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 33.521     ;
; -12.891 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.277      ; 33.167     ;
; -12.891 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.275      ; 33.165     ;
; -12.891 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.275      ; 33.165     ;
; -12.891 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.277      ; 33.167     ;
; -12.891 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.277      ; 33.167     ;
; -12.891 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.277      ; 33.167     ;
; -12.881 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.283      ; 33.163     ;
; -12.881 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.283      ; 33.163     ;
; -12.875 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.278      ; 33.152     ;
; -12.874 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.295      ; 33.168     ;
; -12.864 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.297      ; 33.160     ;
; -12.864 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.297      ; 33.160     ;
; -12.864 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.297      ; 33.160     ;
; -12.863 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.291      ; 33.153     ;
; -12.863 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.291      ; 33.153     ;
; -12.863 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.291      ; 33.153     ;
; -12.863 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.291      ; 33.153     ;
; -12.856 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 33.169     ;
; -12.856 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 33.169     ;
; -12.856 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 33.169     ;
; -12.855 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.300      ; 33.154     ;
; -12.855 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.300      ; 33.154     ;
; -12.855 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.300      ; 33.154     ;
; -12.855 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.300      ; 33.154     ;
; -12.855 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.300      ; 33.154     ;
; -12.849 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.298      ; 33.146     ;
; -12.847 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 33.161     ;
; -12.846 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.309      ; 33.154     ;
; -12.846 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.309      ; 33.154     ;
; -12.846 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.309      ; 33.154     ;
; -12.846 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.309      ; 33.154     ;
; -12.846 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.321      ; 33.166     ;
; -12.846 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.321      ; 33.166     ;
; -12.846 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 33.168     ;
; -12.846 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.321      ; 33.166     ;
; -12.846 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 33.168     ;
; -12.846 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.331      ; 33.176     ;
; -12.846 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.321      ; 33.166     ;
; -12.846 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.300      ; 33.145     ;
; -12.846 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.331      ; 33.176     ;
; -12.846 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.300      ; 33.145     ;
; -12.846 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.300      ; 33.145     ;
; -12.846 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.300      ; 33.145     ;
; -12.846 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.300      ; 33.145     ;
; -12.846 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.300      ; 33.145     ;
; -12.846 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.300      ; 33.145     ;
; -12.845 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.331      ; 33.175     ;
; -12.845 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.331      ; 33.175     ;
; -12.845 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.331      ; 33.175     ;
; -12.845 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.331      ; 33.175     ;
; -12.845 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.331      ; 33.175     ;
; -12.845 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.301      ; 33.145     ;
; -12.845 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.299      ; 33.143     ;
; -12.845 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.299      ; 33.143     ;
; -12.845 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 33.162     ;
; -12.845 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.331      ; 33.175     ;
; -12.845 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.299      ; 33.143     ;
; -12.845 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.299      ; 33.143     ;
; -12.845 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.299      ; 33.143     ;
; -12.845 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.299      ; 33.143     ;
; -12.845 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.301      ; 33.145     ;
; -12.845 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.331      ; 33.175     ;
; -12.845 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 33.162     ;
; -12.845 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.299      ; 33.143     ;
; -12.845 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.299      ; 33.143     ;
; -12.844 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.313      ; 33.156     ;
; -12.844 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.313      ; 33.156     ;
; -12.844 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.313      ; 33.156     ;
; -12.844 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.313      ; 33.156     ;
; -12.844 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.313      ; 33.156     ;
; -12.844 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.313      ; 33.156     ;
; -12.844 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.313      ; 33.156     ;
; -12.844 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.313      ; 33.156     ;
; -12.839 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 33.164     ;
; -12.838 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.311      ; 33.148     ;
; -12.838 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.317      ; 33.154     ;
; -12.838 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.317      ; 33.154     ;
; -12.838 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 33.152     ;
; -12.838 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.317      ; 33.154     ;
; -12.838 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.311      ; 33.148     ;
; -12.838 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.317      ; 33.154     ;
+---------+-------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                             ;
+-------+-----------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.990 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q           ; iCLK         ; iCLK        ; 0.000        ; 0.461      ; 2.622      ;
; 1.990 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.461      ; 2.622      ;
; 1.990 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.461      ; 2.622      ;
; 2.022 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q           ; iCLK         ; iCLK        ; 0.000        ; 0.427      ; 2.620      ;
; 2.022 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q           ; iCLK         ; iCLK        ; 0.000        ; 0.427      ; 2.620      ;
; 2.022 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.427      ; 2.620      ;
; 2.022 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.427      ; 2.620      ;
; 2.022 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.427      ; 2.620      ;
; 2.022 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.427      ; 2.620      ;
; 2.022 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.427      ; 2.620      ;
; 2.105 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.476      ; 2.752      ;
; 2.105 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.476      ; 2.752      ;
; 2.105 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.476      ; 2.752      ;
; 2.105 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.476      ; 2.752      ;
; 2.113 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.459      ; 2.743      ;
; 2.113 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.459      ; 2.743      ;
; 2.113 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.459      ; 2.743      ;
; 2.113 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.459      ; 2.743      ;
; 2.113 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.459      ; 2.743      ;
; 2.120 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.435      ; 2.726      ;
; 2.120 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.435      ; 2.726      ;
; 2.120 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.435      ; 2.726      ;
; 2.143 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q     ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 2.784      ;
; 2.143 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q     ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 2.784      ;
; 2.143 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q     ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 2.784      ;
; 2.143 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 2.784      ;
; 2.144 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.480      ; 2.795      ;
; 2.154 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.469      ; 2.794      ;
; 2.154 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.469      ; 2.794      ;
; 2.154 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.469      ; 2.794      ;
; 2.154 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.469      ; 2.794      ;
; 2.174 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.467      ; 2.812      ;
; 2.176 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.482      ; 2.829      ;
; 2.176 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.482      ; 2.829      ;
; 2.176 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.482      ; 2.829      ;
; 2.176 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.482      ; 2.829      ;
; 2.179 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.473      ; 2.823      ;
; 2.182 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.465      ; 2.818      ;
; 2.182 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.465      ; 2.818      ;
; 2.182 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.465      ; 2.818      ;
; 2.185 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.465      ; 2.821      ;
; 2.185 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.465      ; 2.821      ;
; 2.185 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.465      ; 2.821      ;
; 2.186 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.466      ; 2.823      ;
; 2.186 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.466      ; 2.823      ;
; 2.186 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.466      ; 2.823      ;
; 2.186 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.466      ; 2.823      ;
; 2.197 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 2.838      ;
; 2.197 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 2.838      ;
; 2.197 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 2.838      ;
; 2.197 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 2.838      ;
; 2.197 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 2.838      ;
; 2.197 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 2.838      ;
; 2.202 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.467      ; 2.840      ;
; 2.202 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.467      ; 2.840      ;
; 2.216 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.438      ; 2.825      ;
; 2.264 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.485      ; 2.920      ;
; 2.284 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 2.904      ;
; 2.284 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 2.904      ;
; 2.284 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 2.904      ;
; 2.284 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 2.904      ;
; 2.305 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.473      ; 2.949      ;
; 2.329 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 2.950      ;
; 2.329 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 2.950      ;
; 2.329 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 2.950      ;
; 2.329 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 2.950      ;
; 2.329 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 2.950      ;
; 2.329 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 2.950      ;
; 2.329 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 2.950      ;
; 2.347 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.475      ; 2.993      ;
; 2.365 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.475      ; 3.011      ;
; 2.365 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.475      ; 3.011      ;
; 2.365 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.475      ; 3.011      ;
; 2.365 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.475      ; 3.011      ;
; 2.384 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.474      ; 3.029      ;
; 2.384 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.474      ; 3.029      ;
; 2.386 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 2.622      ;
; 2.386 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 2.622      ;
; 2.388 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.458      ; 3.017      ;
; 2.422 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 2.671      ;
; 2.425 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.478      ; 3.074      ;
; 2.425 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.478      ; 3.074      ;
; 2.425 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.478      ; 3.074      ;
; 2.427 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.482      ; 3.080      ;
; 2.427 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.482      ; 3.080      ;
; 2.442 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 2.694      ;
; 2.442 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 2.694      ;
; 2.442 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 2.694      ;
; 2.453 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.484      ; 3.108      ;
; 2.453 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.484      ; 3.108      ;
; 2.453 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 2.691      ;
; 2.453 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 2.691      ;
; 2.453 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 2.691      ;
; 2.453 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 2.691      ;
; 2.453 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 2.691      ;
; 2.453 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 2.691      ;
; 2.471 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.483      ; 3.125      ;
; 2.471 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.483      ; 3.125      ;
; 2.480 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.075      ; 2.726      ;
; 2.480 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.075      ; 2.726      ;
+-------+-----------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 5.600 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.147 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 2.015 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.072 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.370 ; 0.000                            ;
+-------+-------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.600 ; regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI|s_Q            ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                ; iCLK         ; iCLK        ; 10.000       ; -0.237     ; 4.150      ;
; 5.660 ; regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI|s_Q             ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                 ; iCLK         ; iCLK        ; 10.000       ; -0.263     ; 4.064      ;
; 5.730 ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI|s_Q            ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q                ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 4.003      ;
; 5.737 ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q              ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q                 ; iCLK         ; iCLK        ; 10.000       ; -0.216     ; 4.034      ;
; 5.772 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.347      ; 4.562      ;
; 5.772 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.347      ; 4.562      ;
; 5.781 ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI|s_Q            ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                ; iCLK         ; iCLK        ; 10.000       ; -0.237     ; 3.969      ;
; 5.828 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.368      ; 4.527      ;
; 5.828 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.368      ; 4.527      ;
; 5.828 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.368      ; 4.527      ;
; 5.828 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.368      ; 4.527      ;
; 5.837 ; regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI|s_Q             ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                 ; iCLK         ; iCLK        ; 10.000       ; -0.263     ; 3.887      ;
; 5.845 ; regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI|s_Q              ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                 ; iCLK         ; iCLK        ; 10.000       ; -0.200     ; 3.942      ;
; 5.852 ; regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI|s_Q             ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                 ; iCLK         ; iCLK        ; 10.000       ; -0.280     ; 3.855      ;
; 5.873 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.370      ; 4.484      ;
; 5.873 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.370      ; 4.484      ;
; 5.873 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.370      ; 4.484      ;
; 5.873 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.370      ; 4.484      ;
; 5.873 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.370      ; 4.484      ;
; 5.873 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.370      ; 4.484      ;
; 5.873 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.370      ; 4.484      ;
; 5.875 ; regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI|s_Q            ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q                ; iCLK         ; iCLK        ; 10.000       ; -0.253     ; 3.859      ;
; 5.876 ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI|s_Q            ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                ; iCLK         ; iCLK        ; 10.000       ; -0.241     ; 3.870      ;
; 5.891 ; regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI|s_Q            ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q                ; iCLK         ; iCLK        ; 10.000       ; -0.248     ; 3.848      ;
; 5.891 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.368      ; 4.464      ;
; 5.891 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.368      ; 4.464      ;
; 5.891 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.368      ; 4.464      ;
; 5.891 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.368      ; 4.464      ;
; 5.891 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.368      ; 4.464      ;
; 5.891 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.368      ; 4.464      ;
; 5.891 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.368      ; 4.464      ;
; 5.891 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.368      ; 4.464      ;
; 5.894 ; regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI|s_Q            ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                ; iCLK         ; iCLK        ; 10.000       ; -0.225     ; 3.868      ;
; 5.896 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.169      ; 4.260      ;
; 5.897 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.169      ; 4.259      ;
; 5.899 ; regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI|s_Q            ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                ; iCLK         ; iCLK        ; 10.000       ; -0.241     ; 3.847      ;
; 5.900 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.153      ; 4.240      ;
; 5.900 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.153      ; 4.240      ;
; 5.903 ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI|s_Q            ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q                ; iCLK         ; iCLK        ; 10.000       ; -0.245     ; 3.839      ;
; 5.904 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.154      ; 4.237      ;
; 5.904 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.166      ; 4.249      ;
; 5.905 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.166      ; 4.248      ;
; 5.907 ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI|s_Q              ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                 ; iCLK         ; iCLK        ; 10.000       ; -0.200     ; 3.880      ;
; 5.907 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.154      ; 4.234      ;
; 5.910 ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q              ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q                 ; iCLK         ; iCLK        ; 10.000       ; -0.206     ; 3.871      ;
; 5.919 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.372      ; 4.440      ;
; 5.919 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.372      ; 4.440      ;
; 5.920 ; regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI|s_Q            ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q                ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 3.813      ;
; 5.925 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.340      ; 4.402      ;
; 5.925 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.340      ; 4.402      ;
; 5.931 ; regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI|s_Q            ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q                ; iCLK         ; iCLK        ; 10.000       ; -0.256     ; 3.800      ;
; 5.948 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.371      ; 4.410      ;
; 5.951 ; regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI|s_Q             ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                 ; iCLK         ; iCLK        ; 10.000       ; -0.216     ; 3.820      ;
; 5.952 ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI|s_Q            ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q                ; iCLK         ; iCLK        ; 10.000       ; -0.256     ; 3.779      ;
; 5.955 ; regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI|s_Q            ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q                ; iCLK         ; iCLK        ; 10.000       ; -0.229     ; 3.803      ;
; 5.955 ; regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI|s_Q            ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q                ; iCLK         ; iCLK        ; 10.000       ; -0.253     ; 3.779      ;
; 5.964 ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI|s_Q            ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q                ; iCLK         ; iCLK        ; 10.000       ; -0.256     ; 3.767      ;
; 5.965 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.362      ; 4.384      ;
; 5.966 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.331      ; 4.352      ;
; 5.966 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.331      ; 4.352      ;
; 5.967 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.150      ; 4.170      ;
; 5.967 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.150      ; 4.170      ;
; 5.967 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.129      ; 4.149      ;
; 5.967 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.129      ; 4.149      ;
; 5.968 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.367      ; 4.386      ;
; 5.968 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.367      ; 4.386      ;
; 5.968 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.367      ; 4.386      ;
; 5.968 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.367      ; 4.386      ;
; 5.968 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.367      ; 4.386      ;
; 5.968 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.367      ; 4.386      ;
; 5.968 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.367      ; 4.386      ;
; 5.968 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.367      ; 4.386      ;
; 5.971 ; regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI|s_Q            ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q                ; iCLK         ; iCLK        ; 10.000       ; -0.265     ; 3.751      ;
; 5.971 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.103      ; 4.119      ;
; 5.972 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.103      ; 4.118      ;
; 5.977 ; regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI|s_Q            ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q                ; iCLK         ; iCLK        ; 10.000       ; -0.229     ; 3.781      ;
; 5.980 ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI|s_Q             ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q                ; iCLK         ; iCLK        ; 10.000       ; -0.179     ; 3.828      ;
; 5.982 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.094      ; 4.099      ;
; 5.982 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_we_reg ; regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.094      ; 4.099      ;
; 5.982 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.352      ; 4.357      ;
; 5.982 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.352      ; 4.357      ;
; 5.982 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.352      ; 4.357      ;
; 5.982 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.352      ; 4.357      ;
; 5.982 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.352      ; 4.357      ;
; 5.982 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.352      ; 4.357      ;
; 5.982 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.352      ; 4.357      ;
; 5.984 ; regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI|s_Q             ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                 ; iCLK         ; iCLK        ; 10.000       ; -0.250     ; 3.753      ;
; 5.984 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.368      ; 4.371      ;
; 5.984 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.368      ; 4.371      ;
; 5.984 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.368      ; 4.371      ;
; 5.984 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.368      ; 4.371      ;
; 5.984 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.368      ; 4.371      ;
; 5.984 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.368      ; 4.371      ;
; 5.984 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.368      ; 4.371      ;
; 5.984 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.368      ; 4.371      ;
; 5.985 ; regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI|s_Q            ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q                ; iCLK         ; iCLK        ; 10.000       ; -0.256     ; 3.746      ;
; 5.995 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.372      ; 4.364      ;
; 5.995 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.372      ; 4.364      ;
; 5.995 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.372      ; 4.364      ;
; 5.995 ; MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                         ; regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.372      ; 4.364      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.147 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.324      ; 0.555      ;
; 0.170 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.495      ;
; 0.174 ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                      ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.307      ;
; 0.181 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.506      ;
; 0.182 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q                      ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.204 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.324      ; 0.612      ;
; 0.209 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.324      ; 0.617      ;
; 0.229 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.554      ;
; 0.230 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.311      ; 0.625      ;
; 0.232 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.325      ; 0.641      ;
; 0.238 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.563      ;
; 0.253 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 0.572      ;
; 0.266 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.589      ;
; 0.268 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 0.587      ;
; 0.273 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.579      ;
; 0.273 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.256      ; 0.613      ;
; 0.282 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:4:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.256      ; 0.622      ;
; 0.284 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.409      ;
; 0.297 ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 0.447      ;
; 0.303 ; pc_reg:pcreg|dffg:\generateLower:2:DFFGIL|s_Q                      ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.424      ;
; 0.311 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 0.459      ;
; 0.315 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 0.464      ;
; 0.315 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 0.464      ;
; 0.316 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 0.465      ;
; 0.330 ; pc_reg:pcreg|dffg:\generateLower:21:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.455      ;
; 0.330 ; pc_reg:pcreg|dffg:\generateLower:21:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.455      ;
; 0.330 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.655      ;
; 0.332 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.250      ; 0.666      ;
; 0.333 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.648      ;
; 0.333 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.656      ;
; 0.334 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.659      ;
; 0.335 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateLower:13:DFFGIL|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.664      ;
; 0.341 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:5:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.256      ; 0.681      ;
; 0.345 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 0.664      ;
; 0.346 ; pc_reg:pcreg|dffg:\generateUpper:27:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.471      ;
; 0.347 ; pc_reg:pcreg|dffg:\generateUpper:27:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.472      ;
; 0.361 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.678      ;
; 0.363 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.232      ; 0.679      ;
; 0.372 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.493      ;
; 0.384 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.709      ;
; 0.390 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.513      ;
; 0.390 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.045      ; 0.519      ;
; 0.393 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; -0.149     ; 0.328      ;
; 0.393 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q      ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.028      ; 0.505      ;
; 0.393 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q       ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.155     ; 0.322      ;
; 0.393 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q       ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.155     ; 0.322      ;
; 0.396 ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q      ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.719      ;
; 0.397 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q  ; pc_reg:pcreg|dffg:\generateLower:16:DFFGIL|s_Q                                               ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.524      ;
; 0.402 ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q   ; pc_reg:pcreg|dffg:\generateLower:3:DFFGIL|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.256      ; 0.742      ;
; 0.403 ; pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.030      ; 0.517      ;
; 0.417 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.734      ;
; 0.419 ; pc_reg:pcreg|dffg:\generateLower:19:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.544      ;
; 0.420 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.232      ; 0.736      ;
; 0.421 ; pc_reg:pcreg|dffg:\generateLower:19:DFFGIL|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.546      ;
; 0.426 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 0.571      ;
; 0.429 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.555      ;
; 0.435 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.251      ; 0.770      ;
; 0.438 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.246      ; 0.788      ;
; 0.439 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; -0.137     ; 0.386      ;
; 0.439 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 0.758      ;
; 0.441 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.766      ;
; 0.442 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 0.781      ;
; 0.448 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; -0.149     ; 0.383      ;
; 0.449 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; -0.137     ; 0.396      ;
; 0.452 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.141     ; 0.395      ;
; 0.454 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.141     ; 0.397      ;
; 0.455 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.251      ; 0.790      ;
; 0.457 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.140     ; 0.401      ;
; 0.457 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.782      ;
; 0.458 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.141     ; 0.401      ;
; 0.458 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 0.618      ;
; 0.458 ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q        ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.251      ; 0.793      ;
; 0.459 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.141     ; 0.402      ;
; 0.461 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.582      ;
; 0.462 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.141     ; 0.405      ;
; 0.462 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.607      ;
; 0.462 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q   ; MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.153     ; 0.393      ;
; 0.465 ; pc_reg:pcreg|dffg:\generateUpper:25:DFFGIU|s_Q                     ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.590      ;
; 0.467 ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q       ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.592      ;
; 0.467 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q   ; MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.154     ; 0.397      ;
; 0.467 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q       ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.155     ; 0.396      ;
; 0.468 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q   ; MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.153     ; 0.399      ;
; 0.468 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q       ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.155     ; 0.397      ;
; 0.469 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 0.629      ;
; 0.469 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.153     ; 0.400      ;
; 0.471 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q       ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.154     ; 0.401      ;
; 0.471 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.154     ; 0.401      ;
; 0.472 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 0.621      ;
; 0.472 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.153     ; 0.403      ;
; 0.473 ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a2~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 0.633      ;
; 0.474 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.153     ; 0.405      ;
; 0.474 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.154     ; 0.404      ;
; 0.476 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.155     ; 0.405      ;
; 0.477 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q        ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 0.796      ;
; 0.477 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.154     ; 0.407      ;
; 0.478 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q           ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.092      ; 0.654      ;
; 0.478 ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q      ; MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; -0.155     ; 0.407      ;
; 0.480 ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q    ; MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; -0.154     ; 0.410      ;
; 0.481 ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q          ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.798      ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                         ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.015 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 17.924     ;
; 2.020 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.012     ; 17.955     ;
; 2.020 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.012     ; 17.955     ;
; 2.020 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.012     ; 17.955     ;
; 2.020 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.012     ; 17.955     ;
; 2.021 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; -0.035     ; 17.931     ;
; 2.021 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; -0.035     ; 17.931     ;
; 2.022 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.037     ; 17.928     ;
; 2.022 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.037     ; 17.928     ;
; 2.022 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.037     ; 17.928     ;
; 2.022 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.037     ; 17.928     ;
; 2.022 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 17.924     ;
; 2.022 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 17.926     ;
; 2.022 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.037     ; 17.928     ;
; 2.022 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.037     ; 17.928     ;
; 2.022 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q        ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 17.926     ;
; 2.029 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 17.916     ;
; 2.033 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.178      ; 18.132     ;
; 2.033 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.178      ; 18.132     ;
; 2.193 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.140      ; 17.934     ;
; 2.193 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.138      ; 17.932     ;
; 2.193 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.138      ; 17.932     ;
; 2.193 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.140      ; 17.934     ;
; 2.193 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.140      ; 17.934     ;
; 2.193 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.140      ; 17.934     ;
; 2.199 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.142      ; 17.930     ;
; 2.199 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.142      ; 17.930     ;
; 2.203 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.138      ; 17.922     ;
; 2.204 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.155      ; 17.938     ;
; 2.209 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.144      ; 17.922     ;
; 2.209 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.144      ; 17.922     ;
; 2.209 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.144      ; 17.922     ;
; 2.209 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.144      ; 17.922     ;
; 2.209 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.144      ; 17.922     ;
; 2.209 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.158      ; 17.936     ;
; 2.209 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.158      ; 17.936     ;
; 2.209 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.158      ; 17.936     ;
; 2.211 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 17.922     ;
; 2.211 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 17.922     ;
; 2.211 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.152      ; 17.928     ;
; 2.211 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.152      ; 17.928     ;
; 2.211 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.152      ; 17.928     ;
; 2.211 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 17.922     ;
; 2.211 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 17.922     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 17.933     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 17.933     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.170      ; 17.942     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.170      ; 17.942     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.170      ; 17.942     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.163      ; 17.935     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 17.933     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.163      ; 17.935     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.170      ; 17.942     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.170      ; 17.942     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.171      ; 17.943     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 17.933     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.142      ; 17.914     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.153      ; 17.925     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.153      ; 17.925     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.170      ; 17.942     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.171      ; 17.943     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.142      ; 17.914     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.142      ; 17.914     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.142      ; 17.914     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.142      ; 17.914     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.142      ; 17.914     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.142      ; 17.914     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.153      ; 17.925     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.153      ; 17.925     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.153      ; 17.925     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.153      ; 17.925     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.170      ; 17.942     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.153      ; 17.925     ;
; 2.215 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.153      ; 17.925     ;
; 2.216 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.153      ; 17.924     ;
; 2.216 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.153      ; 17.924     ;
; 2.216 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.153      ; 17.924     ;
; 2.216 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.153      ; 17.924     ;
; 2.216 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.159      ; 17.930     ;
; 2.216 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.191      ; 17.962     ;
; 2.216 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.191      ; 17.962     ;
; 2.216 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.191      ; 17.962     ;
; 2.217 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.143      ; 17.913     ;
; 2.217 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.141      ; 17.911     ;
; 2.217 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.141      ; 17.911     ;
; 2.217 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.159      ; 17.929     ;
; 2.217 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.141      ; 17.911     ;
; 2.217 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.141      ; 17.911     ;
; 2.217 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.141      ; 17.911     ;
; 2.217 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.141      ; 17.911     ;
; 2.217 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.143      ; 17.913     ;
; 2.217 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.159      ; 17.929     ;
; 2.217 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.141      ; 17.911     ;
; 2.217 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.141      ; 17.911     ;
; 2.221 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 17.931     ;
; 2.222 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.150      ; 17.915     ;
; 2.222 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 17.921     ;
; 2.222 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 17.921     ;
; 2.222 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 17.919     ;
; 2.222 ; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 17.921     ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                             ;
+-------+-----------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.072 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q           ; iCLK         ; iCLK        ; 0.000        ; 0.237      ; 1.393      ;
; 1.072 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.237      ; 1.393      ;
; 1.072 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.237      ; 1.393      ;
; 1.085 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q           ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 1.391      ;
; 1.085 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q           ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 1.391      ;
; 1.085 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 1.391      ;
; 1.085 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 1.391      ;
; 1.085 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 1.391      ;
; 1.085 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 1.391      ;
; 1.085 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 1.391      ;
; 1.134 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 1.448      ;
; 1.134 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 1.448      ;
; 1.134 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 1.448      ;
; 1.136 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.247      ; 1.467      ;
; 1.136 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.247      ; 1.467      ;
; 1.136 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.247      ; 1.467      ;
; 1.136 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.247      ; 1.467      ;
; 1.144 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q     ; iCLK         ; iCLK        ; 0.000        ; 0.246      ; 1.474      ;
; 1.144 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q     ; iCLK         ; iCLK        ; 0.000        ; 0.246      ; 1.474      ;
; 1.144 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q     ; iCLK         ; iCLK        ; 0.000        ; 0.246      ; 1.474      ;
; 1.144 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.246      ; 1.474      ;
; 1.144 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 1.461      ;
; 1.144 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 1.461      ;
; 1.144 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 1.461      ;
; 1.144 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 1.461      ;
; 1.144 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 1.461      ;
; 1.146 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.250      ; 1.480      ;
; 1.162 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.242      ; 1.488      ;
; 1.162 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.242      ; 1.488      ;
; 1.162 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.242      ; 1.488      ;
; 1.162 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.242      ; 1.488      ;
; 1.162 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 1.490      ;
; 1.162 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 1.490      ;
; 1.162 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 1.490      ;
; 1.162 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 1.490      ;
; 1.165 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.247      ; 1.496      ;
; 1.165 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.250      ; 1.499      ;
; 1.165 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.250      ; 1.499      ;
; 1.165 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.250      ; 1.499      ;
; 1.165 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.250      ; 1.499      ;
; 1.171 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.242      ; 1.497      ;
; 1.177 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 1.505      ;
; 1.177 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 1.505      ;
; 1.177 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 1.505      ;
; 1.177 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 1.505      ;
; 1.177 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 1.505      ;
; 1.177 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 1.505      ;
; 1.179 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 1.502      ;
; 1.179 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 1.502      ;
; 1.179 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 1.502      ;
; 1.179 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 1.494      ;
; 1.193 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 1.518      ;
; 1.193 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 1.518      ;
; 1.193 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 1.518      ;
; 1.203 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.243      ; 1.530      ;
; 1.203 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.243      ; 1.530      ;
; 1.220 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q       ; iCLK         ; iCLK        ; 0.000        ; 0.243      ; 1.547      ;
; 1.220 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.243      ; 1.547      ;
; 1.220 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.243      ; 1.547      ;
; 1.220 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.243      ; 1.547      ;
; 1.223 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.257      ; 1.564      ;
; 1.234 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 1.563      ;
; 1.234 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 1.563      ;
; 1.234 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 1.563      ;
; 1.234 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 1.563      ;
; 1.234 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 1.563      ;
; 1.234 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 1.563      ;
; 1.234 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 1.563      ;
; 1.246 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.248      ; 1.578      ;
; 1.268 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.250      ; 1.602      ;
; 1.274 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 1.393      ;
; 1.274 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 1.393      ;
; 1.276 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.243      ; 1.603      ;
; 1.276 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.243      ; 1.603      ;
; 1.276 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.243      ; 1.603      ;
; 1.276 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.243      ; 1.603      ;
; 1.276 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 1.605      ;
; 1.280 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 1.609      ;
; 1.280 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q   ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 1.609      ;
; 1.291 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.047      ; 1.422      ;
; 1.297 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.252      ; 1.633      ;
; 1.297 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.252      ; 1.633      ;
; 1.297 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q    ; iCLK         ; iCLK        ; 0.000        ; 0.252      ; 1.633      ;
; 1.314 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.045      ; 1.443      ;
; 1.314 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.045      ; 1.443      ;
; 1.314 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.045      ; 1.443      ;
; 1.319 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.045      ; 1.448      ;
; 1.319 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.045      ; 1.448      ;
; 1.319 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.045      ; 1.448      ;
; 1.324 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 1.443      ;
; 1.324 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 1.443      ;
; 1.324 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 1.443      ;
; 1.324 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 1.443      ;
; 1.324 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 1.443      ;
; 1.324 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 1.443      ;
; 1.336 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.257      ; 1.677      ;
; 1.336 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.257      ; 1.677      ;
; 1.342 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.260      ; 1.686      ;
; 1.342 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.260      ; 1.686      ;
; 1.346 ; pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q ; EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q      ; iCLK         ; iCLK        ; 0.000        ; 0.044      ; 1.474      ;
+-------+-----------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+----------+-------+-----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+-----------+---------+---------------------+
; Worst-case Slack ; -8.088   ; 0.147 ; -16.049   ; 1.072   ; 9.370               ;
;  iCLK            ; -8.088   ; 0.147 ; -16.049   ; 1.072   ; 9.370               ;
; Design-wide TNS  ; -365.518 ; 0.0   ; -4513.181 ; 0.0     ; 0.0                 ;
;  iCLK            ; -365.518 ; 0.000 ; -4513.181 ; 0.000   ; 0.000               ;
+------------------+----------+-------+-----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; iCLK       ; iCLK     ; 162196188 ; 1984     ; 46624    ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; iCLK       ; iCLK     ; 162196188 ; 1984     ; 46624    ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Recovery Transfers                                                    ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; iCLK       ; iCLK     ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Removal Transfers                                                     ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; iCLK       ; iCLK     ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+---------------------------------------------------+
; Unconstrained Paths Summary                       ;
+---------------------------------+--------+--------+
; Property                        ; Setup  ; Hold   ;
+---------------------------------+--------+--------+
; Illegal Clocks                  ; 0      ; 0      ;
; Unconstrained Clocks            ; 1      ; 1      ;
; Unconstrained Input Ports       ; 44     ; 44     ;
; Unconstrained Input Port Paths  ; 398384 ; 398384 ;
; Unconstrained Output Ports      ; 32     ; 32     ;
; Unconstrained Output Port Paths ; 6112   ; 6112   ;
+---------------------------------+--------+--------+


+---------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                        ;
+--------------------------------------------------------------+-------+------+---------------+
; Target                                                       ; Clock ; Type ; Status        ;
+--------------------------------------------------------------+-------+------+---------------+
; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q ;       ; Base ; Unconstrained ;
; iCLK                                                         ; iCLK  ; Base ; Constrained   ;
+--------------------------------------------------------------+-------+------+---------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Dec  8 17:35:26 2024
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Warning (332060): Node: IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ALUcontrol:ALUCtrl|s_out[2] is being clocked by IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.088
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.088            -365.518 iCLK 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 iCLK 
Info (332146): Worst-case recovery slack is -16.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.049           -4513.181 iCLK 
Info (332146): Worst-case removal slack is 2.220
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.220               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.622               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -8.088
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -8.088 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q
    Info (332115): To Node      : pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.069      3.069  R        clock network delay
    Info (332115):      3.301      0.232     uTco  IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q
    Info (332115):      3.301      0.000 FF  CELL  IDEX|Inst_Reg|\G_NBit_DFFG:18:DFFGI|s_Q|q
    Info (332115):      4.907      1.606 FF    IC  Fwd|process_0~21|datad
    Info (332115):      5.057      0.150 FR  CELL  Fwd|process_0~21|combout
    Info (332115):      6.868      1.811 RR    IC  Fwd|process_0~22|dataa
    Info (332115):      7.285      0.417 RR  CELL  Fwd|process_0~22|combout
    Info (332115):      7.718      0.433 RR    IC  Fwd|process_0~23|datab
    Info (332115):      8.060      0.342 RR  CELL  Fwd|process_0~23|combout
    Info (332115):      8.294      0.234 RR    IC  fwdMuxA|Mux20~1|datab
    Info (332115):      8.737      0.443 RF  CELL  fwdMuxA|Mux20~1|combout
    Info (332115):      9.582      0.845 FF    IC  fwdMuxA|Mux31~0|dataa
    Info (332115):     10.006      0.424 FF  CELL  fwdMuxA|Mux31~0|combout
    Info (332115):     10.273      0.267 FF    IC  fwdMuxA|Mux31~1|datab
    Info (332115):     10.698      0.425 FF  CELL  fwdMuxA|Mux31~1|combout
    Info (332115):     10.989      0.291 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:0:adder|and2|o_F|datac
    Info (332115):     11.250      0.261 FR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:0:adder|and2|o_F|combout
    Info (332115):     13.096      1.846 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:1:adder|or1|o_F~0|datab
    Info (332115):     13.498      0.402 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:1:adder|or1|o_F~0|combout
    Info (332115):     13.726      0.228 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:2:adder|or1|o_F~0|datad
    Info (332115):     13.881      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:2:adder|or1|o_F~0|combout
    Info (332115):     14.109      0.228 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:3:adder|or1|o_F~0|datad
    Info (332115):     14.264      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:3:adder|or1|o_F~0|combout
    Info (332115):     14.491      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:4:adder|or1|o_F~0|datad
    Info (332115):     14.646      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:4:adder|or1|o_F~0|combout
    Info (332115):     14.873      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:5:adder|or1|o_F~0|datad
    Info (332115):     15.028      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:5:adder|or1|o_F~0|combout
    Info (332115):     15.256      0.228 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:6:adder|or1|o_F~0|datad
    Info (332115):     15.411      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:6:adder|or1|o_F~0|combout
    Info (332115):     15.638      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:7:adder|or1|o_F~0|datad
    Info (332115):     15.793      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:7:adder|or1|o_F~0|combout
    Info (332115):     16.017      0.224 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:8:adder|or1|o_F~0|datac
    Info (332115):     16.304      0.287 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:8:adder|or1|o_F~0|combout
    Info (332115):     16.532      0.228 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:9:adder|or1|o_F~0|datad
    Info (332115):     16.687      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:9:adder|or1|o_F~0|combout
    Info (332115):     16.913      0.226 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:10:adder|or1|o_F~0|datad
    Info (332115):     17.068      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:10:adder|or1|o_F~0|combout
    Info (332115):     17.292      0.224 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:11:adder|or1|o_F~0|datac
    Info (332115):     17.579      0.287 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:11:adder|or1|o_F~0|combout
    Info (332115):     17.806      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:12:adder|or1|o_F~0|datad
    Info (332115):     17.961      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:12:adder|or1|o_F~0|combout
    Info (332115):     18.356      0.395 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:13:adder|or1|o_F~0|datad
    Info (332115):     18.511      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:13:adder|or1|o_F~0|combout
    Info (332115):     18.723      0.212 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:14:adder|or1|o_F~0|datad
    Info (332115):     18.878      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:14:adder|or1|o_F~0|combout
    Info (332115):     19.106      0.228 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:15:adder|or1|o_F~0|datad
    Info (332115):     19.261      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:15:adder|or1|o_F~0|combout
    Info (332115):     19.488      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:16:adder|or1|o_F~0|datad
    Info (332115):     19.643      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:16:adder|or1|o_F~0|combout
    Info (332115):     19.867      0.224 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:17:adder|or1|o_F~0|datac
    Info (332115):     20.154      0.287 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:17:adder|or1|o_F~0|combout
    Info (332115):     20.380      0.226 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:18:adder|or1|o_F~0|datad
    Info (332115):     20.535      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:18:adder|or1|o_F~0|combout
    Info (332115):     20.762      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:19:adder|or1|o_F~0|datad
    Info (332115):     20.917      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:19:adder|or1|o_F~0|combout
    Info (332115):     21.144      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:20:adder|or1|o_F~0|datad
    Info (332115):     21.299      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:20:adder|or1|o_F~0|combout
    Info (332115):     21.527      0.228 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:21:adder|or1|o_F~0|datad
    Info (332115):     21.682      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:21:adder|or1|o_F~0|combout
    Info (332115):     21.894      0.212 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:22:adder|or1|o_F~0|datad
    Info (332115):     22.049      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:22:adder|or1|o_F~0|combout
    Info (332115):     22.276      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:23:adder|or1|o_F~0|datad
    Info (332115):     22.431      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:23:adder|or1|o_F~0|combout
    Info (332115):     22.658      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:24:adder|or1|o_F~0|datad
    Info (332115):     22.813      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:24:adder|or1|o_F~0|combout
    Info (332115):     23.193      0.380 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:25:adder|or1|o_F~0|datad
    Info (332115):     23.348      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:25:adder|or1|o_F~0|combout
    Info (332115):     23.575      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:26:adder|or1|o_F~0|datad
    Info (332115):     23.730      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:26:adder|or1|o_F~0|combout
    Info (332115):     23.956      0.226 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:27:adder|or1|o_F~0|datad
    Info (332115):     24.111      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:27:adder|or1|o_F~0|combout
    Info (332115):     24.338      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:28:adder|or1|o_F~0|datac
    Info (332115):     24.625      0.287 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:28:adder|or1|o_F~0|combout
    Info (332115):     24.851      0.226 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:29:adder|or1|o_F~0|datad
    Info (332115):     25.006      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:29:adder|or1|o_F~0|combout
    Info (332115):     25.248      0.242 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:30:adder|or1|o_F~0|dataa
    Info (332115):     25.648      0.400 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:30:adder|or1|o_F~0|combout
    Info (332115):     26.283      0.635 RR    IC  ALU0|Mux40~7|datad
    Info (332115):     26.422      0.139 RF  CELL  ALU0|Mux40~7|combout
    Info (332115):     26.647      0.225 FF    IC  ALU0|Mux40~8|datad
    Info (332115):     26.797      0.150 FR  CELL  ALU0|Mux40~8|combout
    Info (332115):     27.003      0.206 RR    IC  ALU0|Mux40~5|datad
    Info (332115):     27.158      0.155 RR  CELL  ALU0|Mux40~5|combout
    Info (332115):     27.783      0.625 RR    IC  ALU0|Equal0~18|datac
    Info (332115):     28.053      0.270 RF  CELL  ALU0|Equal0~18|combout
    Info (332115):     28.291      0.238 FF    IC  pcFetch|branchOr|o_F~0|datad
    Info (332115):     28.441      0.150 FR  CELL  pcFetch|branchOr|o_F~0|combout
    Info (332115):     28.692      0.251 RR    IC  pcFetch|outMux|\G_NBit_MUX:19:MUXI|o_O~2|datad
    Info (332115):     28.831      0.139 RF  CELL  pcFetch|outMux|\G_NBit_MUX:19:MUXI|o_O~2|combout
    Info (332115):     30.489      1.658 FF    IC  pcFetch|outMux|\G_NBit_MUX:9:MUXI|o_O~0|datab
    Info (332115):     30.914      0.425 FF  CELL  pcFetch|outMux|\G_NBit_MUX:9:MUXI|o_O~0|combout
    Info (332115):     31.310      0.396 FF    IC  pcFetch|outMux|\G_NBit_MUX:9:MUXI|o_O~1|datad
    Info (332115):     31.460      0.150 FR  CELL  pcFetch|outMux|\G_NBit_MUX:9:MUXI|o_O~1|combout
    Info (332115):     31.460      0.000 RR    IC  pcreg|\generateLower:9:DFFGIL|s_Q|d
    Info (332115):     31.547      0.087 RR  CELL  pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.429      3.429  R        clock network delay
    Info (332115):     23.461      0.032           clock pessimism removed
    Info (332115):     23.441     -0.020           clock uncertainty
    Info (332115):     23.459      0.018     uTsu  pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    31.547
    Info (332115): Data Required Time :    23.459
    Info (332115): Slack              :    -8.088 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.385
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.385 
    Info (332115): ===================================================================
    Info (332115): From Node    : pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q
    Info (332115): To Node      : pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.378      3.378  R        clock network delay
    Info (332115):      3.610      0.232     uTco  pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q
    Info (332115):      3.610      0.000 FF  CELL  pcreg|\generateLower:1:DFFGIL|s_Q|q
    Info (332115):      3.610      0.000 FF    IC  pcFetch|outMux|\G_NBit_MUX:1:MUXI|o_O~1|datac
    Info (332115):      3.971      0.361 FF  CELL  pcFetch|outMux|\G_NBit_MUX:1:MUXI|o_O~1|combout
    Info (332115):      3.971      0.000 FF    IC  pcreg|\generateLower:1:DFFGIL|s_Q|d
    Info (332115):      4.047      0.076 FF  CELL  pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.508      3.508  R        clock network delay
    Info (332115):      3.476     -0.032           clock pessimism removed
    Info (332115):      3.476      0.000           clock uncertainty
    Info (332115):      3.662      0.186      uTh  pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.047
    Info (332115): Data Required Time :     3.662
    Info (332115): Slack              :     0.385 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -16.049
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is -16.049 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q
    Info (332115): To Node      : IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.069      3.069  R        clock network delay
    Info (332115):      3.301      0.232     uTco  IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q
    Info (332115):      3.301      0.000 FF  CELL  IDEX|Inst_Reg|\G_NBit_DFFG:18:DFFGI|s_Q|q
    Info (332115):      4.907      1.606 FF    IC  Fwd|process_0~21|datad
    Info (332115):      5.057      0.150 FR  CELL  Fwd|process_0~21|combout
    Info (332115):      6.868      1.811 RR    IC  Fwd|process_0~22|dataa
    Info (332115):      7.285      0.417 RR  CELL  Fwd|process_0~22|combout
    Info (332115):      7.718      0.433 RR    IC  Fwd|process_0~23|datab
    Info (332115):      8.060      0.342 RR  CELL  Fwd|process_0~23|combout
    Info (332115):      8.294      0.234 RR    IC  fwdMuxA|Mux20~1|datab
    Info (332115):      8.737      0.443 RF  CELL  fwdMuxA|Mux20~1|combout
    Info (332115):      9.582      0.845 FF    IC  fwdMuxA|Mux31~0|dataa
    Info (332115):     10.006      0.424 FF  CELL  fwdMuxA|Mux31~0|combout
    Info (332115):     10.273      0.267 FF    IC  fwdMuxA|Mux31~1|datab
    Info (332115):     10.698      0.425 FF  CELL  fwdMuxA|Mux31~1|combout
    Info (332115):     10.989      0.291 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:0:adder|and2|o_F|datac
    Info (332115):     11.250      0.261 FR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:0:adder|and2|o_F|combout
    Info (332115):     13.096      1.846 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:1:adder|or1|o_F~0|datab
    Info (332115):     13.498      0.402 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:1:adder|or1|o_F~0|combout
    Info (332115):     13.726      0.228 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:2:adder|or1|o_F~0|datad
    Info (332115):     13.881      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:2:adder|or1|o_F~0|combout
    Info (332115):     14.109      0.228 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:3:adder|or1|o_F~0|datad
    Info (332115):     14.264      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:3:adder|or1|o_F~0|combout
    Info (332115):     14.491      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:4:adder|or1|o_F~0|datad
    Info (332115):     14.646      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:4:adder|or1|o_F~0|combout
    Info (332115):     14.873      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:5:adder|or1|o_F~0|datad
    Info (332115):     15.028      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:5:adder|or1|o_F~0|combout
    Info (332115):     15.256      0.228 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:6:adder|or1|o_F~0|datad
    Info (332115):     15.411      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:6:adder|or1|o_F~0|combout
    Info (332115):     15.638      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:7:adder|or1|o_F~0|datad
    Info (332115):     15.793      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:7:adder|or1|o_F~0|combout
    Info (332115):     16.017      0.224 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:8:adder|or1|o_F~0|datac
    Info (332115):     16.304      0.287 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:8:adder|or1|o_F~0|combout
    Info (332115):     16.532      0.228 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:9:adder|or1|o_F~0|datad
    Info (332115):     16.687      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:9:adder|or1|o_F~0|combout
    Info (332115):     16.913      0.226 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:10:adder|or1|o_F~0|datad
    Info (332115):     17.068      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:10:adder|or1|o_F~0|combout
    Info (332115):     17.292      0.224 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:11:adder|or1|o_F~0|datac
    Info (332115):     17.579      0.287 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:11:adder|or1|o_F~0|combout
    Info (332115):     17.806      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:12:adder|or1|o_F~0|datad
    Info (332115):     17.961      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:12:adder|or1|o_F~0|combout
    Info (332115):     18.356      0.395 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:13:adder|or1|o_F~0|datad
    Info (332115):     18.511      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:13:adder|or1|o_F~0|combout
    Info (332115):     18.723      0.212 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:14:adder|or1|o_F~0|datad
    Info (332115):     18.878      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:14:adder|or1|o_F~0|combout
    Info (332115):     19.106      0.228 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:15:adder|or1|o_F~0|datad
    Info (332115):     19.261      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:15:adder|or1|o_F~0|combout
    Info (332115):     19.488      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:16:adder|or1|o_F~0|datad
    Info (332115):     19.643      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:16:adder|or1|o_F~0|combout
    Info (332115):     19.867      0.224 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:17:adder|or1|o_F~0|datac
    Info (332115):     20.154      0.287 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:17:adder|or1|o_F~0|combout
    Info (332115):     20.380      0.226 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:18:adder|or1|o_F~0|datad
    Info (332115):     20.535      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:18:adder|or1|o_F~0|combout
    Info (332115):     20.762      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:19:adder|or1|o_F~0|datad
    Info (332115):     20.917      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:19:adder|or1|o_F~0|combout
    Info (332115):     21.144      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:20:adder|or1|o_F~0|datad
    Info (332115):     21.299      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:20:adder|or1|o_F~0|combout
    Info (332115):     21.527      0.228 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:21:adder|or1|o_F~0|datad
    Info (332115):     21.682      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:21:adder|or1|o_F~0|combout
    Info (332115):     21.894      0.212 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:22:adder|or1|o_F~0|datad
    Info (332115):     22.049      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:22:adder|or1|o_F~0|combout
    Info (332115):     22.276      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:23:adder|or1|o_F~0|datad
    Info (332115):     22.431      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:23:adder|or1|o_F~0|combout
    Info (332115):     22.658      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:24:adder|or1|o_F~0|datad
    Info (332115):     22.813      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:24:adder|or1|o_F~0|combout
    Info (332115):     23.193      0.380 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:25:adder|or1|o_F~0|datad
    Info (332115):     23.348      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:25:adder|or1|o_F~0|combout
    Info (332115):     23.575      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:26:adder|or1|o_F~0|datad
    Info (332115):     23.730      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:26:adder|or1|o_F~0|combout
    Info (332115):     23.956      0.226 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:27:adder|or1|o_F~0|datad
    Info (332115):     24.111      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:27:adder|or1|o_F~0|combout
    Info (332115):     24.338      0.227 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:28:adder|or1|o_F~0|datac
    Info (332115):     24.625      0.287 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:28:adder|or1|o_F~0|combout
    Info (332115):     24.851      0.226 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:29:adder|or1|o_F~0|datad
    Info (332115):     25.006      0.155 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:29:adder|or1|o_F~0|combout
    Info (332115):     25.248      0.242 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:30:adder|or1|o_F~0|dataa
    Info (332115):     25.648      0.400 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:30:adder|or1|o_F~0|combout
    Info (332115):     26.283      0.635 RR    IC  ALU0|Mux40~7|datad
    Info (332115):     26.422      0.139 RF  CELL  ALU0|Mux40~7|combout
    Info (332115):     26.647      0.225 FF    IC  ALU0|Mux40~8|datad
    Info (332115):     26.797      0.150 FR  CELL  ALU0|Mux40~8|combout
    Info (332115):     27.003      0.206 RR    IC  ALU0|Mux40~5|datad
    Info (332115):     27.158      0.155 RR  CELL  ALU0|Mux40~5|combout
    Info (332115):     27.783      0.625 RR    IC  ALU0|Equal0~18|datac
    Info (332115):     28.053      0.270 RF  CELL  ALU0|Equal0~18|combout
    Info (332115):     28.291      0.238 FF    IC  pcFetch|branchOr|o_F~0|datad
    Info (332115):     28.416      0.125 FF  CELL  pcFetch|branchOr|o_F~0|combout
    Info (332115):     28.690      0.274 FF    IC  pcFetch|outMux|\G_NBit_MUX:19:MUXI|o_O~2|datad
    Info (332115):     28.840      0.150 FR  CELL  pcFetch|outMux|\G_NBit_MUX:19:MUXI|o_O~2|combout
    Info (332115):     30.506      1.666 RR    IC  pcFetch|outMux|\G_NBit_MUX:2:MUXI|o_O~0|datac
    Info (332115):     30.793      0.287 RR  CELL  pcFetch|outMux|\G_NBit_MUX:2:MUXI|o_O~0|combout
    Info (332115):     31.195      0.402 RR    IC  pcFetch|outMux|\G_NBit_MUX:2:MUXI|o_O~1|datad
    Info (332115):     31.334      0.139 RF  CELL  pcFetch|outMux|\G_NBit_MUX:2:MUXI|o_O~1|combout
    Info (332115):     31.611      0.277 FF    IC  pcFetch|Equal0~24|dataa
    Info (332115):     32.023      0.412 FR  CELL  pcFetch|Equal0~24|combout
    Info (332115):     32.223      0.200 RR    IC  pcFetch|Equal0~6|datac
    Info (332115):     32.508      0.285 RR  CELL  pcFetch|Equal0~6|combout
    Info (332115):     34.195      1.687 RR    IC  pcFetch|Equal0~9|datad
    Info (332115):     34.350      0.155 RR  CELL  pcFetch|Equal0~9|combout
    Info (332115):     34.556      0.206 RR    IC  pcFetch|Equal0~23|datad
    Info (332115):     34.711      0.155 RR  CELL  pcFetch|Equal0~23|combout
    Info (332115):     34.931      0.220 RR    IC  HzdDetection|o_IFID_Flush~1|datad
    Info (332115):     35.070      0.139 RF  CELL  HzdDetection|o_IFID_Flush~1|combout
    Info (332115):     36.710      1.640 FF    IC  HzdDetection|o_IFID_Flush~1clkctrl|inclk[0]
    Info (332115):     36.710      0.000 FF  CELL  HzdDetection|o_IFID_Flush~1clkctrl|outclk
    Info (332115):     38.248      1.538 FF    IC  IDEX|BranchAddr_Reg|\G_NBit_DFFG:13:DFFGI|s_Q|clrn
    Info (332115):     39.029      0.781 FR  CELL  IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.950      2.950  R        clock network delay
    Info (332115):     22.982      0.032           clock pessimism removed
    Info (332115):     22.962     -0.020           clock uncertainty
    Info (332115):     22.980      0.018     uTsu  IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    39.029
    Info (332115): Data Required Time :    22.980
    Info (332115): Slack              :   -16.049 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.220
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.220 
    Info (332115): ===================================================================
    Info (332115): From Node    : pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q
    Info (332115): To Node      : IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.954      2.954  R        clock network delay
    Info (332115):      3.186      0.232     uTco  pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q
    Info (332115):      3.186      0.000 RR  CELL  pcreg|\generateLower:0:DFFGIL|s_Q|q
    Info (332115):      3.186      0.000 RR    IC  pcFetch|outMux|\G_NBit_MUX:0:MUXI|o_O~1|datac
    Info (332115):      3.561      0.375 RR  CELL  pcFetch|outMux|\G_NBit_MUX:0:MUXI|o_O~1|combout
    Info (332115):      3.757      0.196 RR    IC  pcFetch|Equal0~2|datad
    Info (332115):      3.906      0.149 RR  CELL  pcFetch|Equal0~2|combout
    Info (332115):      4.146      0.240 RR    IC  HzdDetection|o_IFID_Flush~11|datab
    Info (332115):      4.509      0.363 RF  CELL  HzdDetection|o_IFID_Flush~11|combout
    Info (332115):      5.125      0.616 FF    IC  IFID|PC_Reg|\G_NBit_DFFG:9:DFFGI|s_Q|clrn
    Info (332115):      5.864      0.739 FR  CELL  IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.490      3.490  R        clock network delay
    Info (332115):      3.458     -0.032           clock pessimism removed
    Info (332115):      3.458      0.000           clock uncertainty
    Info (332115):      3.644      0.186      uTh  IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.864
    Info (332115): Data Required Time :     3.644
    Info (332115): Slack              :     2.220 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ALUcontrol:ALUCtrl|s_out[2] is being clocked by IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.958
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.958            -186.632 iCLK 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 iCLK 
Info (332146): Worst-case recovery slack is -13.236
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.236           -3687.835 iCLK 
Info (332146): Worst-case removal slack is 1.990
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.990               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.629
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.629               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.958
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -5.958 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q
    Info (332115): To Node      : pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.784      2.784  R        clock network delay
    Info (332115):      2.997      0.213     uTco  IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q
    Info (332115):      2.997      0.000 RR  CELL  IDEX|Inst_Reg|\G_NBit_DFFG:18:DFFGI|s_Q|q
    Info (332115):      4.496      1.499 RR    IC  Fwd|process_0~21|datad
    Info (332115):      4.640      0.144 RR  CELL  Fwd|process_0~21|combout
    Info (332115):      6.340      1.700 RR    IC  Fwd|process_0~22|dataa
    Info (332115):      6.720      0.380 RR  CELL  Fwd|process_0~22|combout
    Info (332115):      7.131      0.411 RR    IC  Fwd|process_0~23|datab
    Info (332115):      7.442      0.311 RR  CELL  Fwd|process_0~23|combout
    Info (332115):      7.659      0.217 RR    IC  fwdMuxA|Mux20~1|datab
    Info (332115):      8.058      0.399 RF  CELL  fwdMuxA|Mux20~1|combout
    Info (332115):      8.816      0.758 FF    IC  fwdMuxA|Mux31~0|dataa
    Info (332115):      9.193      0.377 FF  CELL  fwdMuxA|Mux31~0|combout
    Info (332115):      9.435      0.242 FF    IC  fwdMuxA|Mux31~1|datab
    Info (332115):      9.813      0.378 FF  CELL  fwdMuxA|Mux31~1|combout
    Info (332115):     10.077      0.264 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:0:adder|and2|o_F|datac
    Info (332115):     10.315      0.238 FR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:0:adder|and2|o_F|combout
    Info (332115):     12.054      1.739 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:1:adder|or1|o_F~0|datab
    Info (332115):     12.423      0.369 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:1:adder|or1|o_F~0|combout
    Info (332115):     12.633      0.210 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:2:adder|or1|o_F~0|datad
    Info (332115):     12.777      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:2:adder|or1|o_F~0|combout
    Info (332115):     12.987      0.210 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:3:adder|or1|o_F~0|datad
    Info (332115):     13.131      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:3:adder|or1|o_F~0|combout
    Info (332115):     13.341      0.210 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:4:adder|or1|o_F~0|datad
    Info (332115):     13.485      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:4:adder|or1|o_F~0|combout
    Info (332115):     13.694      0.209 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:5:adder|or1|o_F~0|datad
    Info (332115):     13.838      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:5:adder|or1|o_F~0|combout
    Info (332115):     14.048      0.210 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:6:adder|or1|o_F~0|datad
    Info (332115):     14.192      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:6:adder|or1|o_F~0|combout
    Info (332115):     14.402      0.210 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:7:adder|or1|o_F~0|datad
    Info (332115):     14.546      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:7:adder|or1|o_F~0|combout
    Info (332115):     14.752      0.206 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:8:adder|or1|o_F~0|datac
    Info (332115):     15.017      0.265 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:8:adder|or1|o_F~0|combout
    Info (332115):     15.228      0.211 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:9:adder|or1|o_F~0|datad
    Info (332115):     15.372      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:9:adder|or1|o_F~0|combout
    Info (332115):     15.581      0.209 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:10:adder|or1|o_F~0|datad
    Info (332115):     15.725      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:10:adder|or1|o_F~0|combout
    Info (332115):     15.931      0.206 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:11:adder|or1|o_F~0|datac
    Info (332115):     16.196      0.265 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:11:adder|or1|o_F~0|combout
    Info (332115):     16.406      0.210 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:12:adder|or1|o_F~0|datad
    Info (332115):     16.550      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:12:adder|or1|o_F~0|combout
    Info (332115):     16.925      0.375 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:13:adder|or1|o_F~0|datad
    Info (332115):     17.069      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:13:adder|or1|o_F~0|combout
    Info (332115):     17.264      0.195 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:14:adder|or1|o_F~0|datad
    Info (332115):     17.408      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:14:adder|or1|o_F~0|combout
    Info (332115):     17.618      0.210 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:15:adder|or1|o_F~0|datad
    Info (332115):     17.762      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:15:adder|or1|o_F~0|combout
    Info (332115):     17.971      0.209 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:16:adder|or1|o_F~0|datad
    Info (332115):     18.115      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:16:adder|or1|o_F~0|combout
    Info (332115):     18.321      0.206 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:17:adder|or1|o_F~0|datac
    Info (332115):     18.586      0.265 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:17:adder|or1|o_F~0|combout
    Info (332115):     18.795      0.209 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:18:adder|or1|o_F~0|datad
    Info (332115):     18.939      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:18:adder|or1|o_F~0|combout
    Info (332115):     19.148      0.209 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:19:adder|or1|o_F~0|datad
    Info (332115):     19.292      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:19:adder|or1|o_F~0|combout
    Info (332115):     19.502      0.210 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:20:adder|or1|o_F~0|datad
    Info (332115):     19.646      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:20:adder|or1|o_F~0|combout
    Info (332115):     19.857      0.211 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:21:adder|or1|o_F~0|datad
    Info (332115):     20.001      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:21:adder|or1|o_F~0|combout
    Info (332115):     20.196      0.195 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:22:adder|or1|o_F~0|datad
    Info (332115):     20.340      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:22:adder|or1|o_F~0|combout
    Info (332115):     20.549      0.209 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:23:adder|or1|o_F~0|datad
    Info (332115):     20.693      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:23:adder|or1|o_F~0|combout
    Info (332115):     20.902      0.209 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:24:adder|or1|o_F~0|datad
    Info (332115):     21.046      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:24:adder|or1|o_F~0|combout
    Info (332115):     21.405      0.359 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:25:adder|or1|o_F~0|datad
    Info (332115):     21.549      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:25:adder|or1|o_F~0|combout
    Info (332115):     21.758      0.209 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:26:adder|or1|o_F~0|datad
    Info (332115):     21.902      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:26:adder|or1|o_F~0|combout
    Info (332115):     22.110      0.208 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:27:adder|or1|o_F~0|datad
    Info (332115):     22.254      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:27:adder|or1|o_F~0|combout
    Info (332115):     22.462      0.208 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:28:adder|or1|o_F~0|datac
    Info (332115):     22.727      0.265 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:28:adder|or1|o_F~0|combout
    Info (332115):     22.935      0.208 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:29:adder|or1|o_F~0|datad
    Info (332115):     23.079      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:29:adder|or1|o_F~0|combout
    Info (332115):     23.304      0.225 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:30:adder|or1|o_F~0|dataa
    Info (332115):     23.671      0.367 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:30:adder|or1|o_F~0|combout
    Info (332115):     24.279      0.608 RR    IC  ALU0|Mux40~7|datad
    Info (332115):     24.423      0.144 RR  CELL  ALU0|Mux40~7|combout
    Info (332115):     24.609      0.186 RR    IC  ALU0|Mux40~8|datad
    Info (332115):     24.753      0.144 RR  CELL  ALU0|Mux40~8|combout
    Info (332115):     24.943      0.190 RR    IC  ALU0|Mux40~5|datad
    Info (332115):     25.087      0.144 RR  CELL  ALU0|Mux40~5|combout
    Info (332115):     25.677      0.590 RR    IC  ALU0|Equal0~18|datac
    Info (332115):     25.922      0.245 RF  CELL  ALU0|Equal0~18|combout
    Info (332115):     26.138      0.216 FF    IC  pcFetch|branchOr|o_F~0|datad
    Info (332115):     26.248      0.110 FF  CELL  pcFetch|branchOr|o_F~0|combout
    Info (332115):     26.497      0.249 FF    IC  pcFetch|outMux|\G_NBit_MUX:19:MUXI|o_O~2|datad
    Info (332115):     26.631      0.134 FR  CELL  pcFetch|outMux|\G_NBit_MUX:19:MUXI|o_O~2|combout
    Info (332115):     28.133      1.502 RR    IC  pcFetch|outMux|\G_NBit_MUX:9:MUXI|o_O~0|datab
    Info (332115):     28.514      0.381 RR  CELL  pcFetch|outMux|\G_NBit_MUX:9:MUXI|o_O~0|combout
    Info (332115):     28.885      0.371 RR    IC  pcFetch|outMux|\G_NBit_MUX:9:MUXI|o_O~1|datad
    Info (332115):     29.029      0.144 RR  CELL  pcFetch|outMux|\G_NBit_MUX:9:MUXI|o_O~1|combout
    Info (332115):     29.029      0.000 RR    IC  pcreg|\generateLower:9:DFFGIL|s_Q|d
    Info (332115):     29.109      0.080 RR  CELL  pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.124      3.124  R        clock network delay
    Info (332115):     23.152      0.028           clock pessimism removed
    Info (332115):     23.132     -0.020           clock uncertainty
    Info (332115):     23.151      0.019     uTsu  pc_reg:pcreg|dffg:\generateLower:9:DFFGIL|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    29.109
    Info (332115): Data Required Time :    23.151
    Info (332115): Slack              :    -5.958 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.338
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.338 
    Info (332115): ===================================================================
    Info (332115): From Node    : pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q
    Info (332115): To Node      : pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.072      3.072  R        clock network delay
    Info (332115):      3.285      0.213     uTco  pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q
    Info (332115):      3.285      0.000 FF  CELL  pcreg|\generateLower:1:DFFGIL|s_Q|q
    Info (332115):      3.285      0.000 FF    IC  pcFetch|outMux|\G_NBit_MUX:1:MUXI|o_O~1|datac
    Info (332115):      3.604      0.319 FF  CELL  pcFetch|outMux|\G_NBit_MUX:1:MUXI|o_O~1|combout
    Info (332115):      3.604      0.000 FF    IC  pcreg|\generateLower:1:DFFGIL|s_Q|d
    Info (332115):      3.669      0.065 FF  CELL  pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.188      3.188  R        clock network delay
    Info (332115):      3.160     -0.028           clock pessimism removed
    Info (332115):      3.160      0.000           clock uncertainty
    Info (332115):      3.331      0.171      uTh  pc_reg:pcreg|dffg:\generateLower:1:DFFGIL|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.669
    Info (332115): Data Required Time :     3.331
    Info (332115): Slack              :     0.338 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -13.236
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is -13.236 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q
    Info (332115): To Node      : IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.784      2.784  R        clock network delay
    Info (332115):      2.997      0.213     uTco  IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q
    Info (332115):      2.997      0.000 RR  CELL  IDEX|Inst_Reg|\G_NBit_DFFG:18:DFFGI|s_Q|q
    Info (332115):      4.496      1.499 RR    IC  Fwd|process_0~21|datad
    Info (332115):      4.640      0.144 RR  CELL  Fwd|process_0~21|combout
    Info (332115):      6.340      1.700 RR    IC  Fwd|process_0~22|dataa
    Info (332115):      6.720      0.380 RR  CELL  Fwd|process_0~22|combout
    Info (332115):      7.131      0.411 RR    IC  Fwd|process_0~23|datab
    Info (332115):      7.442      0.311 RR  CELL  Fwd|process_0~23|combout
    Info (332115):      7.659      0.217 RR    IC  fwdMuxA|Mux20~1|datab
    Info (332115):      8.058      0.399 RF  CELL  fwdMuxA|Mux20~1|combout
    Info (332115):      8.816      0.758 FF    IC  fwdMuxA|Mux31~0|dataa
    Info (332115):      9.193      0.377 FF  CELL  fwdMuxA|Mux31~0|combout
    Info (332115):      9.435      0.242 FF    IC  fwdMuxA|Mux31~1|datab
    Info (332115):      9.813      0.378 FF  CELL  fwdMuxA|Mux31~1|combout
    Info (332115):     10.077      0.264 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:0:adder|and2|o_F|datac
    Info (332115):     10.315      0.238 FR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:0:adder|and2|o_F|combout
    Info (332115):     12.054      1.739 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:1:adder|or1|o_F~0|datab
    Info (332115):     12.423      0.369 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:1:adder|or1|o_F~0|combout
    Info (332115):     12.633      0.210 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:2:adder|or1|o_F~0|datad
    Info (332115):     12.777      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:2:adder|or1|o_F~0|combout
    Info (332115):     12.987      0.210 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:3:adder|or1|o_F~0|datad
    Info (332115):     13.131      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:3:adder|or1|o_F~0|combout
    Info (332115):     13.341      0.210 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:4:adder|or1|o_F~0|datad
    Info (332115):     13.485      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:4:adder|or1|o_F~0|combout
    Info (332115):     13.694      0.209 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:5:adder|or1|o_F~0|datad
    Info (332115):     13.838      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:5:adder|or1|o_F~0|combout
    Info (332115):     14.048      0.210 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:6:adder|or1|o_F~0|datad
    Info (332115):     14.192      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:6:adder|or1|o_F~0|combout
    Info (332115):     14.402      0.210 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:7:adder|or1|o_F~0|datad
    Info (332115):     14.546      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:7:adder|or1|o_F~0|combout
    Info (332115):     14.752      0.206 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:8:adder|or1|o_F~0|datac
    Info (332115):     15.017      0.265 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:8:adder|or1|o_F~0|combout
    Info (332115):     15.228      0.211 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:9:adder|or1|o_F~0|datad
    Info (332115):     15.372      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:9:adder|or1|o_F~0|combout
    Info (332115):     15.581      0.209 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:10:adder|or1|o_F~0|datad
    Info (332115):     15.725      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:10:adder|or1|o_F~0|combout
    Info (332115):     15.931      0.206 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:11:adder|or1|o_F~0|datac
    Info (332115):     16.196      0.265 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:11:adder|or1|o_F~0|combout
    Info (332115):     16.406      0.210 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:12:adder|or1|o_F~0|datad
    Info (332115):     16.550      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:12:adder|or1|o_F~0|combout
    Info (332115):     16.925      0.375 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:13:adder|or1|o_F~0|datad
    Info (332115):     17.069      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:13:adder|or1|o_F~0|combout
    Info (332115):     17.264      0.195 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:14:adder|or1|o_F~0|datad
    Info (332115):     17.408      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:14:adder|or1|o_F~0|combout
    Info (332115):     17.618      0.210 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:15:adder|or1|o_F~0|datad
    Info (332115):     17.762      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:15:adder|or1|o_F~0|combout
    Info (332115):     17.971      0.209 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:16:adder|or1|o_F~0|datad
    Info (332115):     18.115      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:16:adder|or1|o_F~0|combout
    Info (332115):     18.321      0.206 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:17:adder|or1|o_F~0|datac
    Info (332115):     18.586      0.265 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:17:adder|or1|o_F~0|combout
    Info (332115):     18.795      0.209 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:18:adder|or1|o_F~0|datad
    Info (332115):     18.939      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:18:adder|or1|o_F~0|combout
    Info (332115):     19.148      0.209 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:19:adder|or1|o_F~0|datad
    Info (332115):     19.292      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:19:adder|or1|o_F~0|combout
    Info (332115):     19.502      0.210 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:20:adder|or1|o_F~0|datad
    Info (332115):     19.646      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:20:adder|or1|o_F~0|combout
    Info (332115):     19.857      0.211 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:21:adder|or1|o_F~0|datad
    Info (332115):     20.001      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:21:adder|or1|o_F~0|combout
    Info (332115):     20.196      0.195 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:22:adder|or1|o_F~0|datad
    Info (332115):     20.340      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:22:adder|or1|o_F~0|combout
    Info (332115):     20.549      0.209 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:23:adder|or1|o_F~0|datad
    Info (332115):     20.693      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:23:adder|or1|o_F~0|combout
    Info (332115):     20.902      0.209 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:24:adder|or1|o_F~0|datad
    Info (332115):     21.046      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:24:adder|or1|o_F~0|combout
    Info (332115):     21.405      0.359 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:25:adder|or1|o_F~0|datad
    Info (332115):     21.549      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:25:adder|or1|o_F~0|combout
    Info (332115):     21.758      0.209 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:26:adder|or1|o_F~0|datad
    Info (332115):     21.902      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:26:adder|or1|o_F~0|combout
    Info (332115):     22.110      0.208 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:27:adder|or1|o_F~0|datad
    Info (332115):     22.254      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:27:adder|or1|o_F~0|combout
    Info (332115):     22.462      0.208 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:28:adder|or1|o_F~0|datac
    Info (332115):     22.727      0.265 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:28:adder|or1|o_F~0|combout
    Info (332115):     22.935      0.208 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:29:adder|or1|o_F~0|datad
    Info (332115):     23.079      0.144 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:29:adder|or1|o_F~0|combout
    Info (332115):     23.304      0.225 RR    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:30:adder|or1|o_F~0|dataa
    Info (332115):     23.671      0.367 RR  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:30:adder|or1|o_F~0|combout
    Info (332115):     24.279      0.608 RR    IC  ALU0|Mux40~7|datad
    Info (332115):     24.423      0.144 RR  CELL  ALU0|Mux40~7|combout
    Info (332115):     24.609      0.186 RR    IC  ALU0|Mux40~8|datad
    Info (332115):     24.753      0.144 RR  CELL  ALU0|Mux40~8|combout
    Info (332115):     24.943      0.190 RR    IC  ALU0|Mux40~5|datad
    Info (332115):     25.087      0.144 RR  CELL  ALU0|Mux40~5|combout
    Info (332115):     25.677      0.590 RR    IC  ALU0|Equal0~18|datac
    Info (332115):     25.922      0.245 RF  CELL  ALU0|Equal0~18|combout
    Info (332115):     26.138      0.216 FF    IC  pcFetch|branchOr|o_F~0|datad
    Info (332115):     26.248      0.110 FF  CELL  pcFetch|branchOr|o_F~0|combout
    Info (332115):     26.497      0.249 FF    IC  pcFetch|outMux|\G_NBit_MUX:19:MUXI|o_O~2|datad
    Info (332115):     26.631      0.134 FR  CELL  pcFetch|outMux|\G_NBit_MUX:19:MUXI|o_O~2|combout
    Info (332115):     28.187      1.556 RR    IC  pcFetch|outMux|\G_NBit_MUX:2:MUXI|o_O~0|datac
    Info (332115):     28.452      0.265 RR  CELL  pcFetch|outMux|\G_NBit_MUX:2:MUXI|o_O~0|combout
    Info (332115):     28.835      0.383 RR    IC  pcFetch|outMux|\G_NBit_MUX:2:MUXI|o_O~1|datad
    Info (332115):     28.979      0.144 RR  CELL  pcFetch|outMux|\G_NBit_MUX:2:MUXI|o_O~1|combout
    Info (332115):     29.199      0.220 RR    IC  pcFetch|Equal0~24|dataa
    Info (332115):     29.579      0.380 RR  CELL  pcFetch|Equal0~24|combout
    Info (332115):     29.763      0.184 RR    IC  pcFetch|Equal0~6|datac
    Info (332115):     30.026      0.263 RR  CELL  pcFetch|Equal0~6|combout
    Info (332115):     31.613      1.587 RR    IC  pcFetch|Equal0~9|datad
    Info (332115):     31.757      0.144 RR  CELL  pcFetch|Equal0~9|combout
    Info (332115):     31.947      0.190 RR    IC  pcFetch|Equal0~23|datad
    Info (332115):     32.091      0.144 RR  CELL  pcFetch|Equal0~23|combout
    Info (332115):     32.293      0.202 RR    IC  HzdDetection|o_IFID_Flush~1|datad
    Info (332115):     32.418      0.125 RF  CELL  HzdDetection|o_IFID_Flush~1|combout
    Info (332115):     33.899      1.481 FF    IC  HzdDetection|o_IFID_Flush~1clkctrl|inclk[0]
    Info (332115):     33.899      0.000 FF  CELL  HzdDetection|o_IFID_Flush~1clkctrl|outclk
    Info (332115):     35.239      1.340 FF    IC  IDEX|BranchAddr_Reg|\G_NBit_DFFG:13:DFFGI|s_Q|clrn
    Info (332115):     35.941      0.702 FR  CELL  IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.678      2.678  R        clock network delay
    Info (332115):     22.706      0.028           clock pessimism removed
    Info (332115):     22.686     -0.020           clock uncertainty
    Info (332115):     22.705      0.019     uTsu  IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    35.941
    Info (332115): Data Required Time :    22.705
    Info (332115): Slack              :   -13.236 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.990
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.990 
    Info (332115): ===================================================================
    Info (332115): From Node    : pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q
    Info (332115): To Node      : IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.682      2.682  R        clock network delay
    Info (332115):      2.895      0.213     uTco  pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q
    Info (332115):      2.895      0.000 FF  CELL  pcreg|\generateLower:0:DFFGIL|s_Q|q
    Info (332115):      2.895      0.000 FF    IC  pcFetch|outMux|\G_NBit_MUX:0:MUXI|o_O~1|datac
    Info (332115):      3.214      0.319 FF  CELL  pcFetch|outMux|\G_NBit_MUX:0:MUXI|o_O~1|combout
    Info (332115):      3.413      0.199 FF    IC  pcFetch|Equal0~2|datad
    Info (332115):      3.542      0.129 FR  CELL  pcFetch|Equal0~2|combout
    Info (332115):      3.764      0.222 RR    IC  HzdDetection|o_IFID_Flush~11|datab
    Info (332115):      4.090      0.326 RF  CELL  HzdDetection|o_IFID_Flush~11|combout
    Info (332115):      4.641      0.551 FF    IC  IFID|PC_Reg|\G_NBit_DFFG:9:DFFGI|s_Q|clrn
    Info (332115):      5.304      0.663 FR  CELL  IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.171      3.171  R        clock network delay
    Info (332115):      3.143     -0.028           clock pessimism removed
    Info (332115):      3.143      0.000           clock uncertainty
    Info (332115):      3.314      0.171      uTh  IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.304
    Info (332115): Data Required Time :     3.314
    Info (332115): Slack              :     1.990 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ALUcontrol:ALUCtrl|s_out[2] is being clocked by IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q
Info (332146): Worst-case setup slack is 5.600
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.600               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.147               0.000 iCLK 
Info (332146): Worst-case recovery slack is 2.015
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.015               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.072
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.072               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.370
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.370               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.600
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.600 
    Info (332115): ===================================================================
    Info (332115): From Node    : regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI|s_Q
    Info (332115): To Node      : IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     12.041      2.041  F        clock network delay
    Info (332115):     12.146      0.105     uTco  regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI|s_Q
    Info (332115):     12.146      0.000 FF  CELL  regFile0|\G_32_REG:18:reg_inst|\G_NBit_DFFG:16:DFFGI|s_Q|q
    Info (332115):     12.329      0.183 FF    IC  regFile0|muxB|Mux15~6|dataa
    Info (332115):     12.522      0.193 FF  CELL  regFile0|muxB|Mux15~6|combout
    Info (332115):     13.028      0.506 FF    IC  regFile0|muxB|Mux15~7|datab
    Info (332115):     13.220      0.192 FF  CELL  regFile0|muxB|Mux15~7|combout
    Info (332115):     13.587      0.367 FF    IC  regFile0|muxB|Mux15~10|datac
    Info (332115):     13.720      0.133 FF  CELL  regFile0|muxB|Mux15~10|combout
    Info (332115):     13.830      0.110 FF    IC  regFile0|muxB|Mux15~13|datac
    Info (332115):     13.963      0.133 FF  CELL  regFile0|muxB|Mux15~13|combout
    Info (332115):     14.465      0.502 FF    IC  regFile0|muxB|Mux15~18|dataa
    Info (332115):     14.669      0.204 FF  CELL  regFile0|muxB|Mux15~18|combout
    Info (332115):     15.186      0.517 FF    IC  regFile0|muxB|Mux15~21|datac
    Info (332115):     15.319      0.133 FF  CELL  regFile0|muxB|Mux15~21|combout
    Info (332115):     15.934      0.615 FF    IC  regFile0|muxB|Mux15~22|datab
    Info (332115):     16.141      0.207 FF  CELL  regFile0|muxB|Mux15~22|combout
    Info (332115):     16.141      0.000 FF    IC  IDEX|ReadB_Reg|\G_NBit_DFFG:16:DFFGI|s_Q|d
    Info (332115):     16.191      0.050 FF  CELL  IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.785      1.785  R        clock network delay
    Info (332115):     21.804      0.019           clock pessimism removed
    Info (332115):     21.784     -0.020           clock uncertainty
    Info (332115):     21.791      0.007     uTsu  IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.191
    Info (332115): Data Required Time :    21.791
    Info (332115): Slack              :     5.600 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.147
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.147 
    Info (332115): ===================================================================
    Info (332115): From Node    : IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q
    Info (332115): To Node      : IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.566      1.566  R        clock network delay
    Info (332115):      1.671      0.105     uTco  IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q
    Info (332115):      1.671      0.000 RR  CELL  IFID|Inst_Reg|\G_NBit_DFFG:29:DFFGI|s_Q|q
    Info (332115):      2.025      0.354 RR    IC  IDEX|Inst_Reg|\G_NBit_DFFG:29:DFFGI|s_Q~feeder|datad
    Info (332115):      2.090      0.065 RR  CELL  IDEX|Inst_Reg|\G_NBit_DFFG:29:DFFGI|s_Q~feeder|combout
    Info (332115):      2.090      0.000 RR    IC  IDEX|Inst_Reg|\G_NBit_DFFG:29:DFFGI|s_Q|d
    Info (332115):      2.121      0.031 RR  CELL  IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.890      1.890  R        clock network delay
    Info (332115):      1.890      0.000           clock uncertainty
    Info (332115):      1.974      0.084      uTh  IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.121
    Info (332115): Data Required Time :     1.974
    Info (332115): Slack              :     0.147 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.015
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.015 
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q
    Info (332115): To Node      : IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.635      1.635  R        clock network delay
    Info (332115):      1.740      0.105     uTco  IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q
    Info (332115):      1.740      0.000 FF  CELL  IDEX|Inst_Reg|\G_NBit_DFFG:18:DFFGI|s_Q|q
    Info (332115):      2.613      0.873 FF    IC  Fwd|process_0~21|datad
    Info (332115):      2.676      0.063 FF  CELL  Fwd|process_0~21|combout
    Info (332115):      3.594      0.918 FF    IC  Fwd|process_0~22|dataa
    Info (332115):      3.787      0.193 FF  CELL  Fwd|process_0~22|combout
    Info (332115):      4.011      0.224 FF    IC  Fwd|process_0~23|datab
    Info (332115):      4.187      0.176 FF  CELL  Fwd|process_0~23|combout
    Info (332115):      4.318      0.131 FF    IC  fwdMuxA|Mux20~1|datab
    Info (332115):      4.537      0.219 FR  CELL  fwdMuxA|Mux20~1|combout
    Info (332115):      4.924      0.387 RR    IC  fwdMuxA|Mux31~0|dataa
    Info (332115):      5.099      0.175 RF  CELL  fwdMuxA|Mux31~0|combout
    Info (332115):      5.229      0.130 FF    IC  fwdMuxA|Mux31~1|datab
    Info (332115):      5.436      0.207 FF  CELL  fwdMuxA|Mux31~1|combout
    Info (332115):      5.577      0.141 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:0:adder|and2|o_F|datac
    Info (332115):      5.710      0.133 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:0:adder|and2|o_F|combout
    Info (332115):      6.669      0.959 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:1:adder|or1|o_F~0|datab
    Info (332115):      6.846      0.177 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:1:adder|or1|o_F~0|combout
    Info (332115):      6.966      0.120 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:2:adder|or1|o_F~0|datad
    Info (332115):      7.029      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:2:adder|or1|o_F~0|combout
    Info (332115):      7.150      0.121 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:3:adder|or1|o_F~0|datad
    Info (332115):      7.213      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:3:adder|or1|o_F~0|combout
    Info (332115):      7.333      0.120 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:4:adder|or1|o_F~0|datad
    Info (332115):      7.396      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:4:adder|or1|o_F~0|combout
    Info (332115):      7.515      0.119 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:5:adder|or1|o_F~0|datad
    Info (332115):      7.578      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:5:adder|or1|o_F~0|combout
    Info (332115):      7.699      0.121 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:6:adder|or1|o_F~0|datad
    Info (332115):      7.762      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:6:adder|or1|o_F~0|combout
    Info (332115):      7.882      0.120 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:7:adder|or1|o_F~0|datad
    Info (332115):      7.945      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:7:adder|or1|o_F~0|combout
    Info (332115):      8.066      0.121 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:8:adder|or1|o_F~0|datac
    Info (332115):      8.199      0.133 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:8:adder|or1|o_F~0|combout
    Info (332115):      8.320      0.121 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:9:adder|or1|o_F~0|datad
    Info (332115):      8.383      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:9:adder|or1|o_F~0|combout
    Info (332115):      8.501      0.118 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:10:adder|or1|o_F~0|datad
    Info (332115):      8.564      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:10:adder|or1|o_F~0|combout
    Info (332115):      8.685      0.121 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:11:adder|or1|o_F~0|datac
    Info (332115):      8.818      0.133 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:11:adder|or1|o_F~0|combout
    Info (332115):      8.939      0.121 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:12:adder|or1|o_F~0|datad
    Info (332115):      9.002      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:12:adder|or1|o_F~0|combout
    Info (332115):      9.196      0.194 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:13:adder|or1|o_F~0|datad
    Info (332115):      9.259      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:13:adder|or1|o_F~0|combout
    Info (332115):      9.372      0.113 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:14:adder|or1|o_F~0|datad
    Info (332115):      9.435      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:14:adder|or1|o_F~0|combout
    Info (332115):      9.556      0.121 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:15:adder|or1|o_F~0|datad
    Info (332115):      9.619      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:15:adder|or1|o_F~0|combout
    Info (332115):      9.737      0.118 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:16:adder|or1|o_F~0|datad
    Info (332115):      9.800      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:16:adder|or1|o_F~0|combout
    Info (332115):      9.921      0.121 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:17:adder|or1|o_F~0|datac
    Info (332115):     10.054      0.133 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:17:adder|or1|o_F~0|combout
    Info (332115):     10.174      0.120 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:18:adder|or1|o_F~0|datad
    Info (332115):     10.237      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:18:adder|or1|o_F~0|combout
    Info (332115):     10.356      0.119 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:19:adder|or1|o_F~0|datad
    Info (332115):     10.419      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:19:adder|or1|o_F~0|combout
    Info (332115):     10.539      0.120 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:20:adder|or1|o_F~0|datad
    Info (332115):     10.602      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:20:adder|or1|o_F~0|combout
    Info (332115):     10.723      0.121 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:21:adder|or1|o_F~0|datad
    Info (332115):     10.786      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:21:adder|or1|o_F~0|combout
    Info (332115):     10.900      0.114 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:22:adder|or1|o_F~0|datad
    Info (332115):     10.963      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:22:adder|or1|o_F~0|combout
    Info (332115):     11.082      0.119 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:23:adder|or1|o_F~0|datad
    Info (332115):     11.145      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:23:adder|or1|o_F~0|combout
    Info (332115):     11.265      0.120 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:24:adder|or1|o_F~0|datad
    Info (332115):     11.328      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:24:adder|or1|o_F~0|combout
    Info (332115):     11.517      0.189 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:25:adder|or1|o_F~0|datad
    Info (332115):     11.580      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:25:adder|or1|o_F~0|combout
    Info (332115):     11.699      0.119 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:26:adder|or1|o_F~0|datad
    Info (332115):     11.762      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:26:adder|or1|o_F~0|combout
    Info (332115):     11.881      0.119 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:27:adder|or1|o_F~0|datad
    Info (332115):     11.944      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:27:adder|or1|o_F~0|combout
    Info (332115):     12.069      0.125 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:28:adder|or1|o_F~0|datac
    Info (332115):     12.202      0.133 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:28:adder|or1|o_F~0|combout
    Info (332115):     12.321      0.119 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:29:adder|or1|o_F~0|datad
    Info (332115):     12.384      0.063 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:29:adder|or1|o_F~0|combout
    Info (332115):     12.524      0.140 FF    IC  ALU0|addSub|ripple_add|\G_NBit_Adders:30:adder|or1|o_F~0|dataa
    Info (332115):     12.728      0.204 FF  CELL  ALU0|addSub|ripple_add|\G_NBit_Adders:30:adder|or1|o_F~0|combout
    Info (332115):     13.048      0.320 FF    IC  ALU0|Mux40~7|datad
    Info (332115):     13.111      0.063 FF  CELL  ALU0|Mux40~7|combout
    Info (332115):     13.218      0.107 FF    IC  ALU0|Mux40~8|datad
    Info (332115):     13.281      0.063 FF  CELL  ALU0|Mux40~8|combout
    Info (332115):     13.391      0.110 FF    IC  ALU0|Mux40~5|datad
    Info (332115):     13.454      0.063 FF  CELL  ALU0|Mux40~5|combout
    Info (332115):     13.767      0.313 FF    IC  ALU0|Equal0~18|datac
    Info (332115):     13.886      0.119 FR  CELL  ALU0|Equal0~18|combout
    Info (332115):     13.981      0.095 RR    IC  pcFetch|branchOr|o_F~0|datad
    Info (332115):     14.049      0.068 RR  CELL  pcFetch|branchOr|o_F~0|combout
    Info (332115):     14.165      0.116 RR    IC  pcFetch|outMux|\G_NBit_MUX:19:MUXI|o_O~2|datad
    Info (332115):     14.231      0.066 RF  CELL  pcFetch|outMux|\G_NBit_MUX:19:MUXI|o_O~2|combout
    Info (332115):     15.172      0.941 FF    IC  pcFetch|outMux|\G_NBit_MUX:7:MUXI|o_O~0|datab
    Info (332115):     15.364      0.192 FF  CELL  pcFetch|outMux|\G_NBit_MUX:7:MUXI|o_O~0|combout
    Info (332115):     15.547      0.183 FF    IC  pcFetch|outMux|\G_NBit_MUX:7:MUXI|o_O~1|datad
    Info (332115):     15.610      0.063 FF  CELL  pcFetch|outMux|\G_NBit_MUX:7:MUXI|o_O~1|combout
    Info (332115):     15.720      0.110 FF    IC  pcFetch|Equal0~4|datac
    Info (332115):     15.853      0.133 FF  CELL  pcFetch|Equal0~4|combout
    Info (332115):     15.986      0.133 FF    IC  pcFetch|Equal0~6|datab
    Info (332115):     16.160      0.174 FF  CELL  pcFetch|Equal0~6|combout
    Info (332115):     17.102      0.942 FF    IC  pcFetch|Equal0~9|datad
    Info (332115):     17.165      0.063 FF  CELL  pcFetch|Equal0~9|combout
    Info (332115):     17.275      0.110 FF    IC  pcFetch|Equal0~23|datad
    Info (332115):     17.338      0.063 FF  CELL  pcFetch|Equal0~23|combout
    Info (332115):     17.459      0.121 FF    IC  HzdDetection|o_IFID_Flush~1|datad
    Info (332115):     17.531      0.072 FR  CELL  HzdDetection|o_IFID_Flush~1|combout
    Info (332115):     18.314      0.783 RR    IC  HzdDetection|o_IFID_Flush~1clkctrl|inclk[0]
    Info (332115):     18.314      0.000 RR  CELL  HzdDetection|o_IFID_Flush~1clkctrl|outclk
    Info (332115):     19.173      0.859 RR    IC  IDEX|BranchAddr_Reg|\G_NBit_DFFG:13:DFFGI|s_Q|clrn
    Info (332115):     19.559      0.386 RF  CELL  IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.567      1.567  R        clock network delay
    Info (332115):     21.587      0.020           clock pessimism removed
    Info (332115):     21.567     -0.020           clock uncertainty
    Info (332115):     21.574      0.007     uTsu  IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    19.559
    Info (332115): Data Required Time :    21.574
    Info (332115): Slack              :     2.015 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.072
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.072 
    Info (332115): ===================================================================
    Info (332115): From Node    : pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q
    Info (332115): To Node      : IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.571      1.571  R        clock network delay
    Info (332115):      1.676      0.105     uTco  pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q
    Info (332115):      1.676      0.000 RR  CELL  pcreg|\generateLower:0:DFFGIL|s_Q|q
    Info (332115):      1.676      0.000 RR    IC  pcFetch|outMux|\G_NBit_MUX:0:MUXI|o_O~1|datac
    Info (332115):      1.847      0.171 RR  CELL  pcFetch|outMux|\G_NBit_MUX:0:MUXI|o_O~1|combout
    Info (332115):      1.933      0.086 RR    IC  pcFetch|Equal0~2|datad
    Info (332115):      1.998      0.065 RR  CELL  pcFetch|Equal0~2|combout
    Info (332115):      2.106      0.108 RR    IC  HzdDetection|o_IFID_Flush~11|datab
    Info (332115):      2.276      0.170 RF  CELL  HzdDetection|o_IFID_Flush~11|combout
    Info (332115):      2.598      0.322 FF    IC  IFID|PC_Reg|\G_NBit_DFFG:9:DFFGI|s_Q|clrn
    Info (332115):      2.964      0.366 FR  CELL  IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.828      1.828  R        clock network delay
    Info (332115):      1.808     -0.020           clock pessimism removed
    Info (332115):      1.808      0.000           clock uncertainty
    Info (332115):      1.892      0.084      uTh  IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.964
    Info (332115): Data Required Time :     1.892
    Info (332115): Slack              :     1.072 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1346 megabytes
    Info: Processing ended: Sun Dec  8 17:35:58 2024
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:38


