{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561153645120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561153645125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 21 18:47:24 2019 " "Processing started: Fri Jun 21 18:47:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561153645125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561153645125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NeanderProcessor -c NeanderProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off NeanderProcessor -c NeanderProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561153645128 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561153645905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ckt " "Found design unit 1: ULA-ckt" {  } { { "ula.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ula.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561153647185 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561153647185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561153647185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neander.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neander.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neander-comportamento " "Found design unit 1: neander-comportamento" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561153647188 ""} { "Info" "ISGN_ENTITY_NAME" "1 neander " "Found entity 1: neander" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561153647188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561153647188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-comportamento " "Found design unit 1: memoria-comportamento" {  } { { "memoria.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/memoria.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561153647191 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/memoria.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561153647191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561153647191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-comportamento " "Found design unit 1: main-comportamento" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561153647193 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561153647193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561153647193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversor_display-comportamento " "Found design unit 1: conversor_display-comportamento" {  } { { "conversor_display.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/conversor_display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561153647196 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversor_display " "Found entity 1: conversor_display" {  } { { "conversor_display.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/conversor_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561153647196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561153647196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561153647388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neander neander:neander1 " "Elaborating entity \"neander\" for hierarchy \"neander:neander1\"" {  } { { "main.vhd" "neander1" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561153647414 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "flagz_out neander.vhd(143) " "VHDL warning at neander.vhd(143): sensitivity list already contains flagz_out" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 143 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1561153647426 "|main|neander:neander1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flagn_out neander.vhd(291) " "VHDL Process Statement warning at neander.vhd(291): signal \"flagn_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561153647426 "|main|neander:neander1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_passy neander.vhd(375) " "VHDL Process Statement warning at neander.vhd(375): signal \"alu_passy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561153647426 "|main|neander:neander1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_add neander.vhd(375) " "VHDL Process Statement warning at neander.vhd(375): signal \"alu_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561153647426 "|main|neander:neander1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_or neander.vhd(375) " "VHDL Process Statement warning at neander.vhd(375): signal \"alu_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561153647426 "|main|neander:neander1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_and neander.vhd(375) " "VHDL Process Statement warning at neander.vhd(375): signal \"alu_and\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561153647426 "|main|neander:neander1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_not neander.vhd(375) " "VHDL Process Statement warning at neander.vhd(375): signal \"alu_not\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561153647426 "|main|neander:neander1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "proximoestado neander.vhd(141) " "VHDL Process Statement warning at neander.vhd(141): inferring latch(es) for signal or variable \"proximoestado\", which holds its previous value in one or more paths through the process" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561153647426 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doalunot neander.vhd(141) " "Inferred latch for \"proximoestado.doalunot\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647427 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.dojump3 neander.vhd(141) " "Inferred latch for \"proximoestado.dojump3\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647427 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.dojump2 neander.vhd(141) " "Inferred latch for \"proximoestado.dojump2\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647427 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.dojump1 neander.vhd(141) " "Inferred latch for \"proximoestado.dojump1\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647427 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.dontjump neander.vhd(141) " "Inferred latch for \"proximoestado.dontjump\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647427 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.dostore5 neander.vhd(141) " "Inferred latch for \"proximoestado.dostore5\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647427 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.dostore4 neander.vhd(141) " "Inferred latch for \"proximoestado.dostore4\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647427 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.dostore3 neander.vhd(141) " "Inferred latch for \"proximoestado.dostore3\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647427 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.dostore2 neander.vhd(141) " "Inferred latch for \"proximoestado.dostore2\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647427 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.dostore1 neander.vhd(141) " "Inferred latch for \"proximoestado.dostore1\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647427 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doaluop5and neander.vhd(141) " "Inferred latch for \"proximoestado.doaluop5and\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647428 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doaluop5or neander.vhd(141) " "Inferred latch for \"proximoestado.doaluop5or\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647428 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doaluop5add neander.vhd(141) " "Inferred latch for \"proximoestado.doaluop5add\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647428 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doaluop5load neander.vhd(141) " "Inferred latch for \"proximoestado.doaluop5load\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647428 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doaluop4 neander.vhd(141) " "Inferred latch for \"proximoestado.doaluop4\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647428 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doaluop3 neander.vhd(141) " "Inferred latch for \"proximoestado.doaluop3\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647428 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doaluop2 neander.vhd(141) " "Inferred latch for \"proximoestado.doaluop2\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647428 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doaluop1 neander.vhd(141) " "Inferred latch for \"proximoestado.doaluop1\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647428 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.decod neander.vhd(141) " "Inferred latch for \"proximoestado.decod\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647428 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.fetch2 neander.vhd(141) " "Inferred latch for \"proximoestado.fetch2\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647428 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.fetch1 neander.vhd(141) " "Inferred latch for \"proximoestado.fetch1\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647428 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.fetch0 neander.vhd(141) " "Inferred latch for \"proximoestado.fetch0\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647428 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.init neander.vhd(141) " "Inferred latch for \"proximoestado.init\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647429 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doreaddata5 neander.vhd(141) " "Inferred latch for \"proximoestado.doreaddata5\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647429 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doreaddata4 neander.vhd(141) " "Inferred latch for \"proximoestado.doreaddata4\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647429 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doreaddata3 neander.vhd(141) " "Inferred latch for \"proximoestado.doreaddata3\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647429 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doreaddata2 neander.vhd(141) " "Inferred latch for \"proximoestado.doreaddata2\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647429 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doreaddata1 neander.vhd(141) " "Inferred latch for \"proximoestado.doreaddata1\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647429 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doreaddata0 neander.vhd(141) " "Inferred latch for \"proximoestado.doreaddata0\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647429 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doreadprog8 neander.vhd(141) " "Inferred latch for \"proximoestado.doreadprog8\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647429 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doreadprog7 neander.vhd(141) " "Inferred latch for \"proximoestado.doreadprog7\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647429 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doreadprog6 neander.vhd(141) " "Inferred latch for \"proximoestado.doreadprog6\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647430 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doreadprog5 neander.vhd(141) " "Inferred latch for \"proximoestado.doreadprog5\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647430 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doreadprog4b neander.vhd(141) " "Inferred latch for \"proximoestado.doreadprog4b\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647430 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doreadprog4a neander.vhd(141) " "Inferred latch for \"proximoestado.doreadprog4a\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647430 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doreadprog3 neander.vhd(141) " "Inferred latch for \"proximoestado.doreadprog3\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647430 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doreadprog2 neander.vhd(141) " "Inferred latch for \"proximoestado.doreadprog2\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647430 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doreadprog1 neander.vhd(141) " "Inferred latch for \"proximoestado.doreadprog1\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647430 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.doreadprog0 neander.vhd(141) " "Inferred latch for \"proximoestado.doreadprog0\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647430 "|main|neander:neander1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximoestado.inicio neander.vhd(141) " "Inferred latch for \"proximoestado.inicio\" at neander.vhd(141)" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561153647430 "|main|neander:neander1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA neander:neander1\|ULA:ula1 " "Elaborating entity \"ULA\" for hierarchy \"neander:neander1\|ULA:ula1\"" {  } { { "neander.vhd" "ula1" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561153647433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria neander:neander1\|memoria:memoria1 " "Elaborating entity \"memoria\" for hierarchy \"neander:neander1\|memoria:memoria1\"" {  } { { "neander.vhd" "memoria1" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561153647441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor_display conversor_display:conv1 " "Elaborating entity \"conversor_display\" for hierarchy \"conversor_display:conv1\"" {  } { { "main.vhd" "conv1" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/main.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561153647458 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "neander:neander1\|ULA:ula1\|alu_out\[0\] " "Converted tri-state buffer \"neander:neander1\|ULA:ula1\|alu_out\[0\]\" feeding internal logic into a wire" {  } { { "ula.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ula.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1561153647946 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "neander:neander1\|ULA:ula1\|alu_out\[1\] " "Converted tri-state buffer \"neander:neander1\|ULA:ula1\|alu_out\[1\]\" feeding internal logic into a wire" {  } { { "ula.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ula.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1561153647946 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "neander:neander1\|ULA:ula1\|alu_out\[2\] " "Converted tri-state buffer \"neander:neander1\|ULA:ula1\|alu_out\[2\]\" feeding internal logic into a wire" {  } { { "ula.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ula.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1561153647946 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "neander:neander1\|ULA:ula1\|alu_out\[3\] " "Converted tri-state buffer \"neander:neander1\|ULA:ula1\|alu_out\[3\]\" feeding internal logic into a wire" {  } { { "ula.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ula.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1561153647946 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "neander:neander1\|ULA:ula1\|alu_out\[4\] " "Converted tri-state buffer \"neander:neander1\|ULA:ula1\|alu_out\[4\]\" feeding internal logic into a wire" {  } { { "ula.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ula.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1561153647946 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "neander:neander1\|ULA:ula1\|alu_out\[5\] " "Converted tri-state buffer \"neander:neander1\|ULA:ula1\|alu_out\[5\]\" feeding internal logic into a wire" {  } { { "ula.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ula.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1561153647946 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "neander:neander1\|ULA:ula1\|alu_out\[6\] " "Converted tri-state buffer \"neander:neander1\|ULA:ula1\|alu_out\[6\]\" feeding internal logic into a wire" {  } { { "ula.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ula.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1561153647946 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "neander:neander1\|ULA:ula1\|alu_out\[7\] " "Converted tri-state buffer \"neander:neander1\|ULA:ula1\|alu_out\[7\]\" feeding internal logic into a wire" {  } { { "ula.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/ula.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1561153647946 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1561153647946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "neander:neander1\|proximoestado.doalunot_1436 " "Latch neander:neander1\|proximoestado.doalunot_1436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA neander:neander1\|ri_out\[7\] " "Ports D and ENA on the latch are fed by the same signal neander:neander1\|ri_out\[7\]" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 386 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561153651335 ""}  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561153651335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "neander:neander1\|proximoestado.fetch0_1739 " "Latch neander:neander1\|proximoestado.fetch0_1739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA neander:neander1\|ri_out\[7\] " "Ports D and ENA on the latch are fed by the same signal neander:neander1\|ri_out\[7\]" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 386 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561153651336 ""}  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561153651336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "neander:neander1\|proximoestado.doaluop1_1679 " "Latch neander:neander1\|proximoestado.doaluop1_1679 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA neander:neander1\|ri_out\[7\] " "Ports D and ENA on the latch are fed by the same signal neander:neander1\|ri_out\[7\]" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 386 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561153651337 ""}  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561153651337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "neander:neander1\|proximoestado.dostore1_1571 " "Latch neander:neander1\|proximoestado.dostore1_1571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA neander:neander1\|ri_out\[7\] " "Ports D and ENA on the latch are fed by the same signal neander:neander1\|ri_out\[7\]" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 386 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561153651338 ""}  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561153651338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "neander:neander1\|proximoestado.dojump1_1481 " "Latch neander:neander1\|proximoestado.dojump1_1481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA neander:neander1\|ri_out\[5\] " "Ports D and ENA on the latch are fed by the same signal neander:neander1\|ri_out\[5\]" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 386 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561153651338 ""}  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561153651338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "neander:neander1\|proximoestado.dontjump_1496 " "Latch neander:neander1\|proximoestado.dontjump_1496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA neander:neander1\|ri_out\[5\] " "Ports D and ENA on the latch are fed by the same signal neander:neander1\|ri_out\[5\]" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 386 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561153651339 ""}  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561153651339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "neander:neander1\|proximoestado.inicio_2009 " "Latch neander:neander1\|proximoestado.inicio_2009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA neander:neander1\|ri_out\[3\] " "Ports D and ENA on the latch are fed by the same signal neander:neander1\|ri_out\[3\]" {  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 386 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561153651340 ""}  } { { "neander.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl/neander.vhd" 141 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561153651340 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1561153653122 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561153653726 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561153653726 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "738 " "Implemented 738 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561153654153 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561153654153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "693 " "Implemented 693 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561153654153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561153654153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "637 " "Peak virtual memory: 637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561153654199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 21 18:47:34 2019 " "Processing ended: Fri Jun 21 18:47:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561153654199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561153654199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561153654199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561153654199 ""}
