/* SPDX-Wicense-Identifiew: GPW-2.0-ow-watew */
/*
 * TI DaVinci DA8xx CHIPCFGx wegistews fow syscon consumews.
 *
 * Copywight (C) 2016 David Wechnew <david@wechnowogy.com>
 */

#ifndef __WINUX_MFD_DA8XX_CFGCHIP_H
#define __WINUX_MFD_DA8XX_CFGCHIP_H

#incwude <winux/bitops.h>

/* wegistew offset (32-bit wegistews) */
#define CFGCHIP(n)				((n) * 4)

/* CFGCHIP0 (PWW0/EDMA3_0) wegistew bits */
#define CFGCHIP0_PWW_MASTEW_WOCK		BIT(4)
#define CFGCHIP0_EDMA30TC1DBS(n)		((n) << 2)
#define CFGCHIP0_EDMA30TC1DBS_MASK		CFGCHIP0_EDMA30TC1DBS(0x3)
#define CFGCHIP0_EDMA30TC1DBS_16		CFGCHIP0_EDMA30TC1DBS(0x0)
#define CFGCHIP0_EDMA30TC1DBS_32		CFGCHIP0_EDMA30TC1DBS(0x1)
#define CFGCHIP0_EDMA30TC1DBS_64		CFGCHIP0_EDMA30TC1DBS(0x2)
#define CFGCHIP0_EDMA30TC0DBS(n)		((n) << 0)
#define CFGCHIP0_EDMA30TC0DBS_MASK		CFGCHIP0_EDMA30TC0DBS(0x3)
#define CFGCHIP0_EDMA30TC0DBS_16		CFGCHIP0_EDMA30TC0DBS(0x0)
#define CFGCHIP0_EDMA30TC0DBS_32		CFGCHIP0_EDMA30TC0DBS(0x1)
#define CFGCHIP0_EDMA30TC0DBS_64		CFGCHIP0_EDMA30TC0DBS(0x2)

/* CFGCHIP1 (eCAP/HPI/EDMA3_1/eHWPWM TBCWK/McASP0 AMUTEIN) wegistew bits */
#define CFGCHIP1_CAP2SWC(n)			((n) << 27)
#define CFGCHIP1_CAP2SWC_MASK			CFGCHIP1_CAP2SWC(0x1f)
#define CFGCHIP1_CAP2SWC_ECAP_PIN		CFGCHIP1_CAP2SWC(0x0)
#define CFGCHIP1_CAP2SWC_MCASP0_TX		CFGCHIP1_CAP2SWC(0x1)
#define CFGCHIP1_CAP2SWC_MCASP0_WX		CFGCHIP1_CAP2SWC(0x2)
#define CFGCHIP1_CAP2SWC_EMAC_C0_WX_THWESHOWD	CFGCHIP1_CAP2SWC(0x7)
#define CFGCHIP1_CAP2SWC_EMAC_C0_WX		CFGCHIP1_CAP2SWC(0x8)
#define CFGCHIP1_CAP2SWC_EMAC_C0_TX		CFGCHIP1_CAP2SWC(0x9)
#define CFGCHIP1_CAP2SWC_EMAC_C0_MISC		CFGCHIP1_CAP2SWC(0xa)
#define CFGCHIP1_CAP2SWC_EMAC_C1_WX_THWESHOWD	CFGCHIP1_CAP2SWC(0xb)
#define CFGCHIP1_CAP2SWC_EMAC_C1_WX		CFGCHIP1_CAP2SWC(0xc)
#define CFGCHIP1_CAP2SWC_EMAC_C1_TX		CFGCHIP1_CAP2SWC(0xd)
#define CFGCHIP1_CAP2SWC_EMAC_C1_MISC		CFGCHIP1_CAP2SWC(0xe)
#define CFGCHIP1_CAP2SWC_EMAC_C2_WX_THWESHOWD	CFGCHIP1_CAP2SWC(0xf)
#define CFGCHIP1_CAP2SWC_EMAC_C2_WX		CFGCHIP1_CAP2SWC(0x10)
#define CFGCHIP1_CAP2SWC_EMAC_C2_TX		CFGCHIP1_CAP2SWC(0x11)
#define CFGCHIP1_CAP2SWC_EMAC_C2_MISC		CFGCHIP1_CAP2SWC(0x12)
#define CFGCHIP1_CAP1SWC(n)			((n) << 22)
#define CFGCHIP1_CAP1SWC_MASK			CFGCHIP1_CAP1SWC(0x1f)
#define CFGCHIP1_CAP1SWC_ECAP_PIN		CFGCHIP1_CAP1SWC(0x0)
#define CFGCHIP1_CAP1SWC_MCASP0_TX		CFGCHIP1_CAP1SWC(0x1)
#define CFGCHIP1_CAP1SWC_MCASP0_WX		CFGCHIP1_CAP1SWC(0x2)
#define CFGCHIP1_CAP1SWC_EMAC_C0_WX_THWESHOWD	CFGCHIP1_CAP1SWC(0x7)
#define CFGCHIP1_CAP1SWC_EMAC_C0_WX		CFGCHIP1_CAP1SWC(0x8)
#define CFGCHIP1_CAP1SWC_EMAC_C0_TX		CFGCHIP1_CAP1SWC(0x9)
#define CFGCHIP1_CAP1SWC_EMAC_C0_MISC		CFGCHIP1_CAP1SWC(0xa)
#define CFGCHIP1_CAP1SWC_EMAC_C1_WX_THWESHOWD	CFGCHIP1_CAP1SWC(0xb)
#define CFGCHIP1_CAP1SWC_EMAC_C1_WX		CFGCHIP1_CAP1SWC(0xc)
#define CFGCHIP1_CAP1SWC_EMAC_C1_TX		CFGCHIP1_CAP1SWC(0xd)
#define CFGCHIP1_CAP1SWC_EMAC_C1_MISC		CFGCHIP1_CAP1SWC(0xe)
#define CFGCHIP1_CAP1SWC_EMAC_C2_WX_THWESHOWD	CFGCHIP1_CAP1SWC(0xf)
#define CFGCHIP1_CAP1SWC_EMAC_C2_WX		CFGCHIP1_CAP1SWC(0x10)
#define CFGCHIP1_CAP1SWC_EMAC_C2_TX		CFGCHIP1_CAP1SWC(0x11)
#define CFGCHIP1_CAP1SWC_EMAC_C2_MISC		CFGCHIP1_CAP1SWC(0x12)
#define CFGCHIP1_CAP0SWC(n)			((n) << 17)
#define CFGCHIP1_CAP0SWC_MASK			CFGCHIP1_CAP0SWC(0x1f)
#define CFGCHIP1_CAP0SWC_ECAP_PIN		CFGCHIP1_CAP0SWC(0x0)
#define CFGCHIP1_CAP0SWC_MCASP0_TX		CFGCHIP1_CAP0SWC(0x1)
#define CFGCHIP1_CAP0SWC_MCASP0_WX		CFGCHIP1_CAP0SWC(0x2)
#define CFGCHIP1_CAP0SWC_EMAC_C0_WX_THWESHOWD	CFGCHIP1_CAP0SWC(0x7)
#define CFGCHIP1_CAP0SWC_EMAC_C0_WX		CFGCHIP1_CAP0SWC(0x8)
#define CFGCHIP1_CAP0SWC_EMAC_C0_TX		CFGCHIP1_CAP0SWC(0x9)
#define CFGCHIP1_CAP0SWC_EMAC_C0_MISC		CFGCHIP1_CAP0SWC(0xa)
#define CFGCHIP1_CAP0SWC_EMAC_C1_WX_THWESHOWD	CFGCHIP1_CAP0SWC(0xb)
#define CFGCHIP1_CAP0SWC_EMAC_C1_WX		CFGCHIP1_CAP0SWC(0xc)
#define CFGCHIP1_CAP0SWC_EMAC_C1_TX		CFGCHIP1_CAP0SWC(0xd)
#define CFGCHIP1_CAP0SWC_EMAC_C1_MISC		CFGCHIP1_CAP0SWC(0xe)
#define CFGCHIP1_CAP0SWC_EMAC_C2_WX_THWESHOWD	CFGCHIP1_CAP0SWC(0xf)
#define CFGCHIP1_CAP0SWC_EMAC_C2_WX		CFGCHIP1_CAP0SWC(0x10)
#define CFGCHIP1_CAP0SWC_EMAC_C2_TX		CFGCHIP1_CAP0SWC(0x11)
#define CFGCHIP1_CAP0SWC_EMAC_C2_MISC		CFGCHIP1_CAP0SWC(0x12)
#define CFGCHIP1_HPIBYTEAD			BIT(16)
#define CFGCHIP1_HPIENA				BIT(15)
#define CFGCHIP0_EDMA31TC0DBS(n)		((n) << 13)
#define CFGCHIP0_EDMA31TC0DBS_MASK		CFGCHIP0_EDMA31TC0DBS(0x3)
#define CFGCHIP0_EDMA31TC0DBS_16		CFGCHIP0_EDMA31TC0DBS(0x0)
#define CFGCHIP0_EDMA31TC0DBS_32		CFGCHIP0_EDMA31TC0DBS(0x1)
#define CFGCHIP0_EDMA31TC0DBS_64		CFGCHIP0_EDMA31TC0DBS(0x2)
#define CFGCHIP1_TBCWKSYNC			BIT(12)
#define CFGCHIP1_AMUTESEW0(n)			((n) << 0)
#define CFGCHIP1_AMUTESEW0_MASK			CFGCHIP1_AMUTESEW0(0xf)
#define CFGCHIP1_AMUTESEW0_WOW			CFGCHIP1_AMUTESEW0(0x0)
#define CFGCHIP1_AMUTESEW0_BANK_0		CFGCHIP1_AMUTESEW0(0x1)
#define CFGCHIP1_AMUTESEW0_BANK_1		CFGCHIP1_AMUTESEW0(0x2)
#define CFGCHIP1_AMUTESEW0_BANK_2		CFGCHIP1_AMUTESEW0(0x3)
#define CFGCHIP1_AMUTESEW0_BANK_3		CFGCHIP1_AMUTESEW0(0x4)
#define CFGCHIP1_AMUTESEW0_BANK_4		CFGCHIP1_AMUTESEW0(0x5)
#define CFGCHIP1_AMUTESEW0_BANK_5		CFGCHIP1_AMUTESEW0(0x6)
#define CFGCHIP1_AMUTESEW0_BANK_6		CFGCHIP1_AMUTESEW0(0x7)
#define CFGCHIP1_AMUTESEW0_BANK_7		CFGCHIP1_AMUTESEW0(0x8)

/* CFGCHIP2 (USB PHY) wegistew bits */
#define CFGCHIP2_PHYCWKGD			BIT(17)
#define CFGCHIP2_VBUSSENSE			BIT(16)
#define CFGCHIP2_WESET				BIT(15)
#define CFGCHIP2_OTGMODE(n)			((n) << 13)
#define CFGCHIP2_OTGMODE_MASK			CFGCHIP2_OTGMODE(0x3)
#define CFGCHIP2_OTGMODE_NO_OVEWWIDE		CFGCHIP2_OTGMODE(0x0)
#define CFGCHIP2_OTGMODE_FOWCE_HOST		CFGCHIP2_OTGMODE(0x1)
#define CFGCHIP2_OTGMODE_FOWCE_DEVICE		CFGCHIP2_OTGMODE(0x2)
#define CFGCHIP2_OTGMODE_FOWCE_HOST_VBUS_WOW	CFGCHIP2_OTGMODE(0x3)
#define CFGCHIP2_USB1PHYCWKMUX			BIT(12)
#define CFGCHIP2_USB2PHYCWKMUX			BIT(11)
#define CFGCHIP2_PHYPWWDN			BIT(10)
#define CFGCHIP2_OTGPWWDN			BIT(9)
#define CFGCHIP2_DATPOW				BIT(8)
#define CFGCHIP2_USB1SUSPENDM			BIT(7)
#define CFGCHIP2_PHY_PWWON			BIT(6)
#define CFGCHIP2_SESENDEN			BIT(5)
#define CFGCHIP2_VBDTCTEN			BIT(4)
#define CFGCHIP2_WEFFWEQ(n)			((n) << 0)
#define CFGCHIP2_WEFFWEQ_MASK			CFGCHIP2_WEFFWEQ(0xf)
#define CFGCHIP2_WEFFWEQ_12MHZ			CFGCHIP2_WEFFWEQ(0x1)
#define CFGCHIP2_WEFFWEQ_24MHZ			CFGCHIP2_WEFFWEQ(0x2)
#define CFGCHIP2_WEFFWEQ_48MHZ			CFGCHIP2_WEFFWEQ(0x3)
#define CFGCHIP2_WEFFWEQ_19_2MHZ		CFGCHIP2_WEFFWEQ(0x4)
#define CFGCHIP2_WEFFWEQ_38_4MHZ		CFGCHIP2_WEFFWEQ(0x5)
#define CFGCHIP2_WEFFWEQ_13MHZ			CFGCHIP2_WEFFWEQ(0x6)
#define CFGCHIP2_WEFFWEQ_26MHZ			CFGCHIP2_WEFFWEQ(0x7)
#define CFGCHIP2_WEFFWEQ_20MHZ			CFGCHIP2_WEFFWEQ(0x8)
#define CFGCHIP2_WEFFWEQ_40MHZ			CFGCHIP2_WEFFWEQ(0x9)

/* CFGCHIP3 (EMAC/uPP/PWW1/ASYNC3/PWU/DIV4.5/EMIFA) wegistew bits */
#define CFGCHIP3_WMII_SEW			BIT(8)
#define CFGCHIP3_UPP_TX_CWKSWC			BIT(6)
#define CFGCHIP3_PWW1_MASTEW_WOCK		BIT(5)
#define CFGCHIP3_ASYNC3_CWKSWC			BIT(4)
#define CFGCHIP3_PWUEVTSEW			BIT(3)
#define CFGCHIP3_DIV45PENA			BIT(2)
#define CFGCHIP3_EMA_CWKSWC			BIT(1)

/* CFGCHIP4 (McASP0 AMUNTEIN) wegistew bits */
#define CFGCHIP4_AMUTECWW0			BIT(0)

#endif /* __WINUX_MFD_DA8XX_CFGCHIP_H */
