

================================================================
== Vitis HLS Report for 'sortList_Pipeline_VITIS_LOOP_28_1'
================================================================
* Date:           Tue Jul 25 02:51:41 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.076 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2049|     2049|  20.490 us|  20.490 us|  2049|  2049|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_1  |     2047|     2047|         2|          1|          1|  2047|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     71|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      47|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      47|    125|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |i_V_6_fu_101_p2          |         +|   0|  0|  12|          12|           1|
    |icmp_ln1072_fu_118_p2    |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln28_fu_90_p2       |      icmp|   0|  0|  12|          12|          13|
    |min_value_V_fu_124_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln29_1_fu_132_p3  |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  71|          43|          64|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_5   |   9|          2|   12|         24|
    |empty_fu_38              |   9|          2|   16|         32|
    |i_V_fu_34                |   9|          2|   12|         24|
    |num_V_fu_42              |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   58|        116|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_fu_38              |  16|   0|   16|          0|
    |i_V_fu_34                |  12|   0|   12|          0|
    |num_V_fu_42              |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  47|   0|   47|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_28_1|  return value|
|num_V_3                 |   in|   16|     ap_none|                            num_V_3|        scalar|
|data_address0           |  out|   11|   ap_memory|                               data|         array|
|data_ce0                |  out|    1|   ap_memory|                               data|         array|
|data_q0                 |   in|   16|   ap_memory|                               data|         array|
|min_value_V_out         |  out|   16|      ap_vld|                    min_value_V_out|       pointer|
|min_value_V_out_ap_vld  |  out|    1|      ap_vld|                    min_value_V_out|       pointer|
+------------------------+-----+-----+------------+-----------------------------------+--------------+

