

================================================================
== Vivado HLS Report for 'make_symmetrical'
================================================================
* Date:           Sun Apr 12 22:43:16 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        VivadoHLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.501|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2049|  2049|  2049|  2049|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2048|  2048|         2|          -|          -|  1024|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     59|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|      35|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      35|    104|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_52_p2          |     +    |      0|  0|  13|          11|           1|
    |icmp_ln17_fu_46_p2  |   icmp   |      0|  0|  13|          11|          12|
    |p2_1_fu_67_p2       |    xor   |      0|  0|  33|          32|          33|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  59|          54|          46|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |a_address0  |  15|          3|   10|         30|
    |ap_NS_fsm   |  21|          4|    1|          4|
    |i_0_reg_35  |   9|          2|   11|         22|
    +------------+----+-----------+-----+-----------+
    |Total       |  45|          9|   22|         56|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |a_addr_reg_86  |  10|   0|   10|          0|
    |ap_CS_fsm      |   3|   0|    3|          0|
    |i_0_reg_35     |  11|   0|   11|          0|
    |i_reg_81       |  11|   0|   11|          0|
    +---------------+----+----+-----+-----------+
    |Total          |  35|   0|   35|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------+-----+-----+------------+------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | make_symmetrical | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | make_symmetrical | return value |
|ap_start    |  in |    1| ap_ctrl_hs | make_symmetrical | return value |
|ap_done     | out |    1| ap_ctrl_hs | make_symmetrical | return value |
|ap_idle     | out |    1| ap_ctrl_hs | make_symmetrical | return value |
|ap_ready    | out |    1| ap_ctrl_hs | make_symmetrical | return value |
|a_address0  | out |   10|  ap_memory |         a        |     array    |
|a_ce0       | out |    1|  ap_memory |         a        |     array    |
|a_we0       | out |    1|  ap_memory |         a        |     array    |
|a_d0        | out |   32|  ap_memory |         a        |     array    |
|a_q0        |  in |   32|  ap_memory |         a        |     array    |
+------------+-----+-----+------------+------------------+--------------+

