#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x6289918e3f30 .scope module, "reg_file_tb" "reg_file_tb" 2 3;
 .timescale -9 -12;
v0x628991901b80_0 .var "ADDR1", 4 0;
v0x628991901c60_0 .var "ADDR2", 4 0;
v0x628991901d00_0 .var "ADDRW", 4 0;
v0x628991901e00_0 .var "CLK", 0 0;
v0x628991901ed0_0 .var "IN", 31 0;
v0x628991901f70_0 .net "OUT1", 31 0, L_0x6289919024f0;  1 drivers
v0x628991902040_0 .net "OUT2", 31 0, L_0x628991902900;  1 drivers
v0x628991902110_0 .var "RESET", 0 0;
v0x6289919021e0_0 .var "WRITE", 0 0;
S_0x6289918e40c0 .scope module, "uut" "REG_FILE" 2 14, 3 4 0, S_0x6289918e3f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 32 "OUT1";
    .port_info 2 /OUTPUT 32 "OUT2";
    .port_info 3 /INPUT 5 "ADDR1";
    .port_info 4 /INPUT 5 "ADDR2";
    .port_info 5 /INPUT 5 "ADDRW";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0x6289919024f0/d .functor BUFZ 32, L_0x6289919022b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6289919024f0 .delay 32 (2000,2000,2000) L_0x6289919024f0/d;
L_0x628991902900/d .functor BUFZ 32, L_0x6289919026a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x628991902900 .delay 32 (2000,2000,2000) L_0x628991902900/d;
v0x6289918a7470_0 .net "ADDR1", 4 0, v0x628991901b80_0;  1 drivers
v0x628991900cb0_0 .net "ADDR2", 4 0, v0x628991901c60_0;  1 drivers
v0x628991900d90_0 .net "ADDRW", 4 0, v0x628991901d00_0;  1 drivers
v0x628991900e50_0 .net "CLK", 0 0, v0x628991901e00_0;  1 drivers
v0x628991900f10_0 .net "IN", 31 0, v0x628991901ed0_0;  1 drivers
v0x628991901040_0 .net "OUT1", 31 0, L_0x6289919024f0;  alias, 1 drivers
v0x628991901120_0 .net "OUT2", 31 0, L_0x628991902900;  alias, 1 drivers
v0x628991901200 .array "REGISTERARRAY", 0 31, 31 0;
v0x6289919012c0_0 .net "RESET", 0 0, v0x628991902110_0;  1 drivers
v0x628991901380_0 .net "WRITE", 0 0, v0x6289919021e0_0;  1 drivers
v0x628991901440_0 .net *"_ivl_0", 31 0, L_0x6289919022b0;  1 drivers
v0x628991901520_0 .net *"_ivl_10", 6 0, L_0x628991902740;  1 drivers
L_0x7bdf2b397060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x628991901600_0 .net *"_ivl_13", 1 0, L_0x7bdf2b397060;  1 drivers
v0x6289919016e0_0 .net *"_ivl_2", 6 0, L_0x6289919023b0;  1 drivers
L_0x7bdf2b397018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6289919017c0_0 .net *"_ivl_5", 1 0, L_0x7bdf2b397018;  1 drivers
v0x6289919018a0_0 .net *"_ivl_8", 31 0, L_0x6289919026a0;  1 drivers
v0x628991901980_0 .var/i "bit", 31 0;
E_0x6289918e16b0 .event posedge, v0x628991900e50_0;
L_0x6289919022b0 .array/port v0x628991901200, L_0x6289919023b0;
L_0x6289919023b0 .concat [ 5 2 0 0], v0x628991901b80_0, L_0x7bdf2b397018;
L_0x6289919026a0 .array/port v0x628991901200, L_0x628991902740;
L_0x628991902740 .concat [ 5 2 0 0], v0x628991901c60_0, L_0x7bdf2b397060;
    .scope S_0x6289918e40c0;
T_0 ;
    %wait E_0x6289918e16b0;
    %load/vec4 v0x628991901380_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0x628991900d90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1000, 0;
    %load/vec4 v0x628991900f10_0;
    %load/vec4 v0x628991900d90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x628991901200, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6289919012c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.3, 4;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x628991901980_0, 0, 32;
T_0.5 ;
    %load/vec4 v0x628991901980_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.6, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x628991901980_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x628991901200, 0, 4;
    %load/vec4 v0x628991901980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x628991901980_0, 0, 32;
    %jmp T_0.5;
T_0.6 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x6289918e3f30;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x628991901e00_0;
    %inv;
    %store/vec4 v0x628991901e00_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x6289918e3f30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x628991901e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x628991902110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6289919021e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x628991901ed0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x628991901b80_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x628991901c60_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x628991901d00_0, 0, 5;
    %vpi_call 2 40 "$display", "Time\011WRITE\011ADDRW\011IN\011ADDR1\011ADDR2\011OUT1\011OUT2" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x628991902110_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x628991902110_0, 0, 1;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x628991901ed0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x628991901d00_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6289919021e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 99, 0, 32;
    %store/vec4 v0x628991901ed0_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x628991901d00_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6289919021e0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x628991901b80_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x628991901c60_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 66 "$display", "%0t\011%b\011%0d\011%0d\011%0d\011%0d\011%0d\011%0d", $time, v0x6289919021e0_0, v0x628991901d00_0, v0x628991901ed0_0, v0x628991901b80_0, v0x628991901c60_0, v0x628991901f70_0, v0x628991902040_0 {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x628991901b80_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x628991901c60_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 74 "$display", "%0t\011%b\011%0d\011%0d\011%0d\011%0d\011%0d\011%0d", $time, v0x6289919021e0_0, v0x628991901d00_0, v0x628991901ed0_0, v0x628991901b80_0, v0x628991901c60_0, v0x628991901f70_0, v0x628991902040_0 {0 0 0};
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x6289918e3f30;
T_3 ;
    %vpi_call 2 82 "$dumpfile", "reg_file_tb.vcd" {0 0 0};
    %vpi_call 2 83 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6289918e3f30 {0 0 0};
    %vpi_call 2 84 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x6289918e40c0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_file_tb.v";
    "reg_file.v";
