
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: clk_in (clock source 'core_clock')
Endpoint: clk_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.02    0.00    0.00    0.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     1    0.01    0.05    0.11    0.11 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk_in (net)
                  0.05    0.00    0.11 ^ clkbuf_1_0__f_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     1    0.01    0.05    0.11    0.22 ^ clkbuf_1_0__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk_in (net)
                  0.05    0.00    0.22 ^ _2_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.14    0.36 ^ _2_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net3 (net)
                  0.07    0.00    0.36 ^ output3/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.07    0.55    0.91 ^ output3/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         clk_out (net)
                  0.07    0.00    0.91 ^ clk_out (out)
                                  0.91   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  1.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: test_enable (input port clocked by core_clock)
Endpoint: gen_latch.latch_out$_DLATCH_N_
          (positive level-sensitive latch clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v test_enable (in)
                                         test_enable (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.70    0.90 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.17    0.00    0.90 v _1_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.06    0.20    1.10 v _1_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0_ (net)
                  0.06    0.00    1.10 v gen_latch.latch_out$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                  1.10   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.02    0.00    0.00    0.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.00 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     1    0.01    0.06    0.11    0.11 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clk_in_regs (net)
                  0.06    0.00    0.11 ^ clkbuf_0_clk_in_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     1    0.01    0.05    0.12    0.23 ^ clkbuf_0_clk_in_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk_in_regs (net)
                  0.05    0.00    0.23 ^ clkbuf_1_0__f_clk_in_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     1    0.01    0.06    0.12    0.34 ^ clkbuf_1_0__f_clk_in_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk_in_regs (net)
                  0.06    0.00    0.34 ^ gen_latch.latch_out$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          0.00    0.34   clock reconvergence pessimism
                          0.75    1.10   time borrowed from endpoint
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
core_clock nominal pulse width          5.00
clock latency difference               -0.01
library setup time                     -0.21
--------------------------------------------
max time borrow                         4.79
actual time borrow                      0.75
--------------------------------------------



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: test_enable (input port clocked by core_clock)
Endpoint: gen_latch.latch_out$_DLATCH_N_
          (positive level-sensitive latch clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v test_enable (in)
                                         test_enable (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.70    0.90 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.17    0.00    0.90 v _1_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.06    0.20    1.10 v _1_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0_ (net)
                  0.06    0.00    1.10 v gen_latch.latch_out$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                  1.10   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.02    0.00    0.00    0.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.00 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     1    0.01    0.06    0.11    0.11 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clk_in_regs (net)
                  0.06    0.00    0.11 ^ clkbuf_0_clk_in_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     1    0.01    0.05    0.12    0.23 ^ clkbuf_0_clk_in_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk_in_regs (net)
                  0.05    0.00    0.23 ^ clkbuf_1_0__f_clk_in_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     1    0.01    0.06    0.12    0.34 ^ clkbuf_1_0__f_clk_in_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk_in_regs (net)
                  0.06    0.00    0.34 ^ gen_latch.latch_out$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          0.00    0.34   clock reconvergence pessimism
                          0.75    1.10   time borrowed from endpoint
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
core_clock nominal pulse width          5.00
clock latency difference               -0.01
library setup time                     -0.21
--------------------------------------------
max time borrow                         4.79
actual time borrow                      0.75
--------------------------------------------



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.629056215286255

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9389

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.36955752968788147

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.3765999972820282

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9813

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3430

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3354

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.0951

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.61e-05   1.07e-06   3.31e-10   3.72e-05   3.5%
Combinational          2.91e-05   3.22e-06   6.07e-10   3.23e-05   3.1%
Clock                  8.07e-04   1.80e-04   1.83e-08   9.87e-04  93.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.72e-04   1.84e-04   1.92e-08   1.06e-03 100.0%
                          82.6%      17.4%       0.0%
