
Atividade_Aula04_Exercicio05_M2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a394  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000520  0800a568  0800a568  0000b568  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa88  0800aa88  0000c1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800aa88  0800aa88  0000ba88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aa90  0800aa90  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa90  0800aa90  0000ba90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aa94  0800aa94  0000ba94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800aa98  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004f74  200001d8  0800ac70  0000c1d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000514c  0800ac70  0000d14c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a3ae  00000000  00000000  0000c208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003879  00000000  00000000  000265b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001610  00000000  00000000  00029e30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001124  00000000  00000000  0002b440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004ae7  00000000  00000000  0002c564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000183af  00000000  00000000  0003104b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e9e77  00000000  00000000  000493fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00133271  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e64  00000000  00000000  001332b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  0013a118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a54c 	.word	0x0800a54c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800a54c 	.word	0x0800a54c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t pin)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	80fb      	strh	r3, [r7, #6]
	if(pin == B1_Pin)
 8000ee2:	88fb      	ldrh	r3, [r7, #6]
 8000ee4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000ee8:	d102      	bne.n	8000ef0 <HAL_GPIO_EXTI_Callback+0x18>
	{
		flag = 1;
 8000eea:	4b04      	ldr	r3, [pc, #16]	@ (8000efc <HAL_GPIO_EXTI_Callback+0x24>)
 8000eec:	2201      	movs	r2, #1
 8000eee:	701a      	strb	r2, [r3, #0]
	}
}
 8000ef0:	bf00      	nop
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr
 8000efc:	20000298 	.word	0x20000298

08000f00 <map>:

double map(uint16_t x, float in_min, float in_max, float out_min, float out_max)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b086      	sub	sp, #24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	ed87 0a04 	vstr	s0, [r7, #16]
 8000f0c:	edc7 0a03 	vstr	s1, [r7, #12]
 8000f10:	ed87 1a02 	vstr	s2, [r7, #8]
 8000f14:	edc7 1a01 	vstr	s3, [r7, #4]
 8000f18:	82fb      	strh	r3, [r7, #22]
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8000f1a:	8afb      	ldrh	r3, [r7, #22]
 8000f1c:	ee07 3a90 	vmov	s15, r3
 8000f20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f24:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f28:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000f2c:	edd7 6a01 	vldr	s13, [r7, #4]
 8000f30:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f34:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000f38:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000f3c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000f40:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f48:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000f4c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f54:	ee17 0a90 	vmov	r0, s15
 8000f58:	f7ff fb16 	bl	8000588 <__aeabi_f2d>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	460b      	mov	r3, r1
 8000f60:	ec43 2b17 	vmov	d7, r2, r3
}
 8000f64:	eeb0 0a47 	vmov.f32	s0, s14
 8000f68:	eef0 0a67 	vmov.f32	s1, s15
 8000f6c:	3718      	adds	r7, #24
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
	...

08000f74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f78:	f000 fd68 	bl	8001a4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f7c:	f000 f84e 	bl	800101c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f80:	f000 f936 	bl	80011f0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000f84:	f000 f8b8 	bl	80010f8 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000f88:	f000 f908 	bl	800119c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f8c:	f003 f92a 	bl	80041e4 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of semCalc */
  semCalcHandle = osSemaphoreNew(1, 0, &semCalc_attributes);
 8000f90:	4a15      	ldr	r2, [pc, #84]	@ (8000fe8 <main+0x74>)
 8000f92:	2100      	movs	r1, #0
 8000f94:	2001      	movs	r0, #1
 8000f96:	f003 fa1c 	bl	80043d2 <osSemaphoreNew>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	4a13      	ldr	r2, [pc, #76]	@ (8000fec <main+0x78>)
 8000f9e:	6013      	str	r3, [r2, #0]

  /* creation of semSend */
  semSendHandle = osSemaphoreNew(1, 0, &semSend_attributes);
 8000fa0:	4a13      	ldr	r2, [pc, #76]	@ (8000ff0 <main+0x7c>)
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	2001      	movs	r0, #1
 8000fa6:	f003 fa14 	bl	80043d2 <osSemaphoreNew>
 8000faa:	4603      	mov	r3, r0
 8000fac:	4a11      	ldr	r2, [pc, #68]	@ (8000ff4 <main+0x80>)
 8000fae:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of TaskADC */
  TaskADCHandle = osThreadNew(StartTaslADC, NULL, &TaskADC_attributes);
 8000fb0:	4a11      	ldr	r2, [pc, #68]	@ (8000ff8 <main+0x84>)
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	4811      	ldr	r0, [pc, #68]	@ (8000ffc <main+0x88>)
 8000fb6:	f003 f95f 	bl	8004278 <osThreadNew>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	4a10      	ldr	r2, [pc, #64]	@ (8001000 <main+0x8c>)
 8000fbe:	6013      	str	r3, [r2, #0]

  /* creation of TaskCalc */
  TaskCalcHandle = osThreadNew(StartTaskCalc, NULL, &TaskCalc_attributes);
 8000fc0:	4a10      	ldr	r2, [pc, #64]	@ (8001004 <main+0x90>)
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	4810      	ldr	r0, [pc, #64]	@ (8001008 <main+0x94>)
 8000fc6:	f003 f957 	bl	8004278 <osThreadNew>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	4a0f      	ldr	r2, [pc, #60]	@ (800100c <main+0x98>)
 8000fce:	6013      	str	r3, [r2, #0]

  /* creation of TaskSend */
  TaskSendHandle = osThreadNew(StartTaskSend, NULL, &TaskSend_attributes);
 8000fd0:	4a0f      	ldr	r2, [pc, #60]	@ (8001010 <main+0x9c>)
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	480f      	ldr	r0, [pc, #60]	@ (8001014 <main+0xa0>)
 8000fd6:	f003 f94f 	bl	8004278 <osThreadNew>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	4a0e      	ldr	r2, [pc, #56]	@ (8001018 <main+0xa4>)
 8000fde:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000fe0:	f003 f924 	bl	800422c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <main+0x70>
 8000fe8:	0800a6e0 	.word	0x0800a6e0
 8000fec:	20000290 	.word	0x20000290
 8000ff0:	0800a6f0 	.word	0x0800a6f0
 8000ff4:	20000294 	.word	0x20000294
 8000ff8:	0800a674 	.word	0x0800a674
 8000ffc:	080012dd 	.word	0x080012dd
 8001000:	20000284 	.word	0x20000284
 8001004:	0800a698 	.word	0x0800a698
 8001008:	080013c9 	.word	0x080013c9
 800100c:	20000288 	.word	0x20000288
 8001010:	0800a6bc 	.word	0x0800a6bc
 8001014:	080014a5 	.word	0x080014a5
 8001018:	2000028c 	.word	0x2000028c

0800101c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b094      	sub	sp, #80	@ 0x50
 8001020:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001022:	f107 031c 	add.w	r3, r7, #28
 8001026:	2234      	movs	r2, #52	@ 0x34
 8001028:	2100      	movs	r1, #0
 800102a:	4618      	mov	r0, r3
 800102c:	f007 f96d 	bl	800830a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001030:	f107 0308 	add.w	r3, r7, #8
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
 800103c:	60da      	str	r2, [r3, #12]
 800103e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001040:	2300      	movs	r3, #0
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	4b2a      	ldr	r3, [pc, #168]	@ (80010f0 <SystemClock_Config+0xd4>)
 8001046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001048:	4a29      	ldr	r2, [pc, #164]	@ (80010f0 <SystemClock_Config+0xd4>)
 800104a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800104e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001050:	4b27      	ldr	r3, [pc, #156]	@ (80010f0 <SystemClock_Config+0xd4>)
 8001052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001054:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001058:	607b      	str	r3, [r7, #4]
 800105a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800105c:	2300      	movs	r3, #0
 800105e:	603b      	str	r3, [r7, #0]
 8001060:	4b24      	ldr	r3, [pc, #144]	@ (80010f4 <SystemClock_Config+0xd8>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001068:	4a22      	ldr	r2, [pc, #136]	@ (80010f4 <SystemClock_Config+0xd8>)
 800106a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800106e:	6013      	str	r3, [r2, #0]
 8001070:	4b20      	ldr	r3, [pc, #128]	@ (80010f4 <SystemClock_Config+0xd8>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001078:	603b      	str	r3, [r7, #0]
 800107a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800107c:	2302      	movs	r3, #2
 800107e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001080:	2301      	movs	r3, #1
 8001082:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001084:	2310      	movs	r3, #16
 8001086:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001088:	2302      	movs	r3, #2
 800108a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800108c:	2300      	movs	r3, #0
 800108e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001090:	2310      	movs	r3, #16
 8001092:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001094:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001098:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800109a:	2304      	movs	r3, #4
 800109c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800109e:	2302      	movs	r3, #2
 80010a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80010a2:	2302      	movs	r3, #2
 80010a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010a6:	f107 031c 	add.w	r3, r7, #28
 80010aa:	4618      	mov	r0, r3
 80010ac:	f001 ff10 	bl	8002ed0 <HAL_RCC_OscConfig>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80010b6:	f000 fa69 	bl	800158c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ba:	230f      	movs	r3, #15
 80010bc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010be:	2302      	movs	r3, #2
 80010c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010c2:	2300      	movs	r3, #0
 80010c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010cc:	2300      	movs	r3, #0
 80010ce:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010d0:	f107 0308 	add.w	r3, r7, #8
 80010d4:	2102      	movs	r1, #2
 80010d6:	4618      	mov	r0, r3
 80010d8:	f001 fb7e 	bl	80027d8 <HAL_RCC_ClockConfig>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80010e2:	f000 fa53 	bl	800158c <Error_Handler>
  }
}
 80010e6:	bf00      	nop
 80010e8:	3750      	adds	r7, #80	@ 0x50
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40023800 	.word	0x40023800
 80010f4:	40007000 	.word	0x40007000

080010f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010fe:	463b      	mov	r3, r7
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	605a      	str	r2, [r3, #4]
 8001106:	609a      	str	r2, [r3, #8]
 8001108:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800110a:	4b21      	ldr	r3, [pc, #132]	@ (8001190 <MX_ADC1_Init+0x98>)
 800110c:	4a21      	ldr	r2, [pc, #132]	@ (8001194 <MX_ADC1_Init+0x9c>)
 800110e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001110:	4b1f      	ldr	r3, [pc, #124]	@ (8001190 <MX_ADC1_Init+0x98>)
 8001112:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001116:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001118:	4b1d      	ldr	r3, [pc, #116]	@ (8001190 <MX_ADC1_Init+0x98>)
 800111a:	2200      	movs	r2, #0
 800111c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800111e:	4b1c      	ldr	r3, [pc, #112]	@ (8001190 <MX_ADC1_Init+0x98>)
 8001120:	2200      	movs	r2, #0
 8001122:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001124:	4b1a      	ldr	r3, [pc, #104]	@ (8001190 <MX_ADC1_Init+0x98>)
 8001126:	2200      	movs	r2, #0
 8001128:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800112a:	4b19      	ldr	r3, [pc, #100]	@ (8001190 <MX_ADC1_Init+0x98>)
 800112c:	2200      	movs	r2, #0
 800112e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001132:	4b17      	ldr	r3, [pc, #92]	@ (8001190 <MX_ADC1_Init+0x98>)
 8001134:	2200      	movs	r2, #0
 8001136:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001138:	4b15      	ldr	r3, [pc, #84]	@ (8001190 <MX_ADC1_Init+0x98>)
 800113a:	4a17      	ldr	r2, [pc, #92]	@ (8001198 <MX_ADC1_Init+0xa0>)
 800113c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800113e:	4b14      	ldr	r3, [pc, #80]	@ (8001190 <MX_ADC1_Init+0x98>)
 8001140:	2200      	movs	r2, #0
 8001142:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001144:	4b12      	ldr	r3, [pc, #72]	@ (8001190 <MX_ADC1_Init+0x98>)
 8001146:	2201      	movs	r2, #1
 8001148:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800114a:	4b11      	ldr	r3, [pc, #68]	@ (8001190 <MX_ADC1_Init+0x98>)
 800114c:	2200      	movs	r2, #0
 800114e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001152:	4b0f      	ldr	r3, [pc, #60]	@ (8001190 <MX_ADC1_Init+0x98>)
 8001154:	2201      	movs	r2, #1
 8001156:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001158:	480d      	ldr	r0, [pc, #52]	@ (8001190 <MX_ADC1_Init+0x98>)
 800115a:	f000 fcb9 	bl	8001ad0 <HAL_ADC_Init>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001164:	f000 fa12 	bl	800158c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001168:	2300      	movs	r3, #0
 800116a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800116c:	2301      	movs	r3, #1
 800116e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001170:	2300      	movs	r3, #0
 8001172:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001174:	463b      	mov	r3, r7
 8001176:	4619      	mov	r1, r3
 8001178:	4805      	ldr	r0, [pc, #20]	@ (8001190 <MX_ADC1_Init+0x98>)
 800117a:	f000 fe57 	bl	8001e2c <HAL_ADC_ConfigChannel>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001184:	f000 fa02 	bl	800158c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001188:	bf00      	nop
 800118a:	3710      	adds	r7, #16
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	200001f4 	.word	0x200001f4
 8001194:	40012000 	.word	0x40012000
 8001198:	0f000001 	.word	0x0f000001

0800119c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80011a0:	4b11      	ldr	r3, [pc, #68]	@ (80011e8 <MX_USART1_UART_Init+0x4c>)
 80011a2:	4a12      	ldr	r2, [pc, #72]	@ (80011ec <MX_USART1_UART_Init+0x50>)
 80011a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80011a6:	4b10      	ldr	r3, [pc, #64]	@ (80011e8 <MX_USART1_UART_Init+0x4c>)
 80011a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011ae:	4b0e      	ldr	r3, [pc, #56]	@ (80011e8 <MX_USART1_UART_Init+0x4c>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011b4:	4b0c      	ldr	r3, [pc, #48]	@ (80011e8 <MX_USART1_UART_Init+0x4c>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011ba:	4b0b      	ldr	r3, [pc, #44]	@ (80011e8 <MX_USART1_UART_Init+0x4c>)
 80011bc:	2200      	movs	r2, #0
 80011be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011c0:	4b09      	ldr	r3, [pc, #36]	@ (80011e8 <MX_USART1_UART_Init+0x4c>)
 80011c2:	220c      	movs	r2, #12
 80011c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011c6:	4b08      	ldr	r3, [pc, #32]	@ (80011e8 <MX_USART1_UART_Init+0x4c>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011cc:	4b06      	ldr	r3, [pc, #24]	@ (80011e8 <MX_USART1_UART_Init+0x4c>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011d2:	4805      	ldr	r0, [pc, #20]	@ (80011e8 <MX_USART1_UART_Init+0x4c>)
 80011d4:	f002 fbb6 	bl	8003944 <HAL_UART_Init>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80011de:	f000 f9d5 	bl	800158c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	2000023c 	.word	0x2000023c
 80011ec:	40011000 	.word	0x40011000

080011f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b08a      	sub	sp, #40	@ 0x28
 80011f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f6:	f107 0314 	add.w	r3, r7, #20
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	605a      	str	r2, [r3, #4]
 8001200:	609a      	str	r2, [r3, #8]
 8001202:	60da      	str	r2, [r3, #12]
 8001204:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001206:	2300      	movs	r3, #0
 8001208:	613b      	str	r3, [r7, #16]
 800120a:	4b31      	ldr	r3, [pc, #196]	@ (80012d0 <MX_GPIO_Init+0xe0>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120e:	4a30      	ldr	r2, [pc, #192]	@ (80012d0 <MX_GPIO_Init+0xe0>)
 8001210:	f043 0304 	orr.w	r3, r3, #4
 8001214:	6313      	str	r3, [r2, #48]	@ 0x30
 8001216:	4b2e      	ldr	r3, [pc, #184]	@ (80012d0 <MX_GPIO_Init+0xe0>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121a:	f003 0304 	and.w	r3, r3, #4
 800121e:	613b      	str	r3, [r7, #16]
 8001220:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001222:	2300      	movs	r3, #0
 8001224:	60fb      	str	r3, [r7, #12]
 8001226:	4b2a      	ldr	r3, [pc, #168]	@ (80012d0 <MX_GPIO_Init+0xe0>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122a:	4a29      	ldr	r2, [pc, #164]	@ (80012d0 <MX_GPIO_Init+0xe0>)
 800122c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001230:	6313      	str	r3, [r2, #48]	@ 0x30
 8001232:	4b27      	ldr	r3, [pc, #156]	@ (80012d0 <MX_GPIO_Init+0xe0>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800123a:	60fb      	str	r3, [r7, #12]
 800123c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800123e:	2300      	movs	r3, #0
 8001240:	60bb      	str	r3, [r7, #8]
 8001242:	4b23      	ldr	r3, [pc, #140]	@ (80012d0 <MX_GPIO_Init+0xe0>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001246:	4a22      	ldr	r2, [pc, #136]	@ (80012d0 <MX_GPIO_Init+0xe0>)
 8001248:	f043 0301 	orr.w	r3, r3, #1
 800124c:	6313      	str	r3, [r2, #48]	@ 0x30
 800124e:	4b20      	ldr	r3, [pc, #128]	@ (80012d0 <MX_GPIO_Init+0xe0>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	60bb      	str	r3, [r7, #8]
 8001258:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800125a:	2300      	movs	r3, #0
 800125c:	607b      	str	r3, [r7, #4]
 800125e:	4b1c      	ldr	r3, [pc, #112]	@ (80012d0 <MX_GPIO_Init+0xe0>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001262:	4a1b      	ldr	r2, [pc, #108]	@ (80012d0 <MX_GPIO_Init+0xe0>)
 8001264:	f043 0302 	orr.w	r3, r3, #2
 8001268:	6313      	str	r3, [r2, #48]	@ 0x30
 800126a:	4b19      	ldr	r3, [pc, #100]	@ (80012d0 <MX_GPIO_Init+0xe0>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126e:	f003 0302 	and.w	r3, r3, #2
 8001272:	607b      	str	r3, [r7, #4]
 8001274:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001276:	2200      	movs	r2, #0
 8001278:	2120      	movs	r1, #32
 800127a:	4816      	ldr	r0, [pc, #88]	@ (80012d4 <MX_GPIO_Init+0xe4>)
 800127c:	f001 fa7a 	bl	8002774 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001280:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001284:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001286:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800128a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001290:	f107 0314 	add.w	r3, r7, #20
 8001294:	4619      	mov	r1, r3
 8001296:	4810      	ldr	r0, [pc, #64]	@ (80012d8 <MX_GPIO_Init+0xe8>)
 8001298:	f001 f8d8 	bl	800244c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800129c:	2320      	movs	r3, #32
 800129e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a0:	2301      	movs	r3, #1
 80012a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a8:	2300      	movs	r3, #0
 80012aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80012ac:	f107 0314 	add.w	r3, r7, #20
 80012b0:	4619      	mov	r1, r3
 80012b2:	4808      	ldr	r0, [pc, #32]	@ (80012d4 <MX_GPIO_Init+0xe4>)
 80012b4:	f001 f8ca 	bl	800244c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80012b8:	2200      	movs	r2, #0
 80012ba:	2105      	movs	r1, #5
 80012bc:	2028      	movs	r0, #40	@ 0x28
 80012be:	f001 f89b 	bl	80023f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80012c2:	2028      	movs	r0, #40	@ 0x28
 80012c4:	f001 f8b4 	bl	8002430 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012c8:	bf00      	nop
 80012ca:	3728      	adds	r7, #40	@ 0x28
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	40023800 	.word	0x40023800
 80012d4:	40020000 	.word	0x40020000
 80012d8:	40020800 	.word	0x40020800

080012dc <StartTaslADC>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTaslADC */
void StartTaslADC(void *argument)
{
 80012dc:	b590      	push	{r4, r7, lr}
 80012de:	b087      	sub	sp, #28
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint16_t adc_value;
	char *str = "Leitura Realziada com Sucesso !";
 80012e4:	4b2e      	ldr	r3, [pc, #184]	@ (80013a0 <StartTaslADC+0xc4>)
 80012e6:	613b      	str	r3, [r7, #16]
	char *msg_Error = "Ocorreu um Erro na Leitura";
 80012e8:	4b2e      	ldr	r3, [pc, #184]	@ (80013a4 <StartTaslADC+0xc8>)
 80012ea:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  if(flag == 1)
 80012ec:	4b2e      	ldr	r3, [pc, #184]	@ (80013a8 <StartTaslADC+0xcc>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	d150      	bne.n	8001398 <StartTaslADC+0xbc>
	  {
		  for(uint16_t i =0;i<ADC_SAMPLES;i++)
 80012f6:	2300      	movs	r3, #0
 80012f8:	82fb      	strh	r3, [r7, #22]
 80012fa:	e042      	b.n	8001382 <StartTaslADC+0xa6>
		  {
			  HAL_ADC_Start(&hadc1);
 80012fc:	482b      	ldr	r0, [pc, #172]	@ (80013ac <StartTaslADC+0xd0>)
 80012fe:	f000 fc2b 	bl	8001b58 <HAL_ADC_Start>

			  if(HAL_ADC_PollForConversion(&hadc1,100) == HAL_OK)
 8001302:	2164      	movs	r1, #100	@ 0x64
 8001304:	4829      	ldr	r0, [pc, #164]	@ (80013ac <StartTaslADC+0xd0>)
 8001306:	f000 fcf9 	bl	8001cfc <HAL_ADC_PollForConversion>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d128      	bne.n	8001362 <StartTaslADC+0x86>
			  {
				  adc_value = HAL_ADC_GetValue(&hadc1);
 8001310:	4826      	ldr	r0, [pc, #152]	@ (80013ac <StartTaslADC+0xd0>)
 8001312:	f000 fd7e 	bl	8001e12 <HAL_ADC_GetValue>
 8001316:	4603      	mov	r3, r0
 8001318:	817b      	strh	r3, [r7, #10]
				  ADCBuffer[i] = map(adc_value,0,4096,0,3.3);
 800131a:	8afc      	ldrh	r4, [r7, #22]
 800131c:	897b      	ldrh	r3, [r7, #10]
 800131e:	eddf 1a24 	vldr	s3, [pc, #144]	@ 80013b0 <StartTaslADC+0xd4>
 8001322:	ed9f 1a24 	vldr	s2, [pc, #144]	@ 80013b4 <StartTaslADC+0xd8>
 8001326:	eddf 0a24 	vldr	s1, [pc, #144]	@ 80013b8 <StartTaslADC+0xdc>
 800132a:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 80013b4 <StartTaslADC+0xd8>
 800132e:	4618      	mov	r0, r3
 8001330:	f7ff fde6 	bl	8000f00 <map>
 8001334:	eeb0 7a40 	vmov.f32	s14, s0
 8001338:	eef0 7a60 	vmov.f32	s15, s1
 800133c:	4a1f      	ldr	r2, [pc, #124]	@ (80013bc <StartTaslADC+0xe0>)
 800133e:	00e3      	lsls	r3, r4, #3
 8001340:	4413      	add	r3, r2
 8001342:	ed83 7b00 	vstr	d7, [r3]
				  HAL_UART_Transmit(&huart1, (uint8_t *)str,strlen(str),100);
 8001346:	6938      	ldr	r0, [r7, #16]
 8001348:	f7fe ffb2 	bl	80002b0 <strlen>
 800134c:	4603      	mov	r3, r0
 800134e:	b29a      	uxth	r2, r3
 8001350:	2364      	movs	r3, #100	@ 0x64
 8001352:	6939      	ldr	r1, [r7, #16]
 8001354:	481a      	ldr	r0, [pc, #104]	@ (80013c0 <StartTaslADC+0xe4>)
 8001356:	f002 fb45 	bl	80039e4 <HAL_UART_Transmit>
				  osDelay(100);
 800135a:	2064      	movs	r0, #100	@ 0x64
 800135c:	f003 f81e 	bl	800439c <osDelay>
 8001360:	e00c      	b.n	800137c <StartTaslADC+0xa0>

			  }
			  else
			  {
				  --i;
 8001362:	8afb      	ldrh	r3, [r7, #22]
 8001364:	3b01      	subs	r3, #1
 8001366:	82fb      	strh	r3, [r7, #22]
				  HAL_UART_Transmit(&huart1, (uint8_t *)msg_Error,strlen(msg_Error),100);
 8001368:	68f8      	ldr	r0, [r7, #12]
 800136a:	f7fe ffa1 	bl	80002b0 <strlen>
 800136e:	4603      	mov	r3, r0
 8001370:	b29a      	uxth	r2, r3
 8001372:	2364      	movs	r3, #100	@ 0x64
 8001374:	68f9      	ldr	r1, [r7, #12]
 8001376:	4812      	ldr	r0, [pc, #72]	@ (80013c0 <StartTaslADC+0xe4>)
 8001378:	f002 fb34 	bl	80039e4 <HAL_UART_Transmit>
		  for(uint16_t i =0;i<ADC_SAMPLES;i++)
 800137c:	8afb      	ldrh	r3, [r7, #22]
 800137e:	3301      	adds	r3, #1
 8001380:	82fb      	strh	r3, [r7, #22]
 8001382:	8afb      	ldrh	r3, [r7, #22]
 8001384:	2b63      	cmp	r3, #99	@ 0x63
 8001386:	d9b9      	bls.n	80012fc <StartTaslADC+0x20>

			  }


		  }
		flag = 0;
 8001388:	4b07      	ldr	r3, [pc, #28]	@ (80013a8 <StartTaslADC+0xcc>)
 800138a:	2200      	movs	r2, #0
 800138c:	701a      	strb	r2, [r3, #0]
		osSemaphoreRelease(semCalcHandle);
 800138e:	4b0d      	ldr	r3, [pc, #52]	@ (80013c4 <StartTaslADC+0xe8>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4618      	mov	r0, r3
 8001394:	f003 f8f8 	bl	8004588 <osSemaphoreRelease>

	  }
    osDelay(100);
 8001398:	2064      	movs	r0, #100	@ 0x64
 800139a:	f002 ffff 	bl	800439c <osDelay>
	  if(flag == 1)
 800139e:	e7a5      	b.n	80012ec <StartTaslADC+0x10>
 80013a0:	0800a598 	.word	0x0800a598
 80013a4:	0800a5b8 	.word	0x0800a5b8
 80013a8:	20000298 	.word	0x20000298
 80013ac:	200001f4 	.word	0x200001f4
 80013b0:	40533333 	.word	0x40533333
 80013b4:	00000000 	.word	0x00000000
 80013b8:	45800000 	.word	0x45800000
 80013bc:	200002a0 	.word	0x200002a0
 80013c0:	2000023c 	.word	0x2000023c
 80013c4:	20000290 	.word	0x20000290

080013c8 <StartTaskCalc>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskCalc */
void StartTaskCalc(void *argument)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b088      	sub	sp, #32
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskCalc */
	char *msg_Init = "Iniciando o Calculo da Media !";
 80013d0:	4b2c      	ldr	r3, [pc, #176]	@ (8001484 <StartTaskCalc+0xbc>)
 80013d2:	613b      	str	r3, [r7, #16]
	char *msg_Sucess = "Media Calculada";
 80013d4:	4b2c      	ldr	r3, [pc, #176]	@ (8001488 <StartTaskCalc+0xc0>)
 80013d6:	60fb      	str	r3, [r7, #12]

	double sum = 0;
 80013d8:	f04f 0200 	mov.w	r2, #0
 80013dc:	f04f 0300 	mov.w	r3, #0
 80013e0:	e9c7 2306 	strd	r2, r3, [r7, #24]
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreAcquire(semCalcHandle, osWaitForever);
 80013e4:	4b29      	ldr	r3, [pc, #164]	@ (800148c <StartTaskCalc+0xc4>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80013ec:	4618      	mov	r0, r3
 80013ee:	f003 f879 	bl	80044e4 <osSemaphoreAcquire>
	  HAL_UART_Transmit(&huart1,(uint8_t *)msg_Init,strlen(msg_Init),100);
 80013f2:	6938      	ldr	r0, [r7, #16]
 80013f4:	f7fe ff5c 	bl	80002b0 <strlen>
 80013f8:	4603      	mov	r3, r0
 80013fa:	b29a      	uxth	r2, r3
 80013fc:	2364      	movs	r3, #100	@ 0x64
 80013fe:	6939      	ldr	r1, [r7, #16]
 8001400:	4823      	ldr	r0, [pc, #140]	@ (8001490 <StartTaskCalc+0xc8>)
 8001402:	f002 faef 	bl	80039e4 <HAL_UART_Transmit>

	  for(uint16_t i = 0;i<ADC_SAMPLES;i++)
 8001406:	2300      	movs	r3, #0
 8001408:	82fb      	strh	r3, [r7, #22]
 800140a:	e010      	b.n	800142e <StartTaskCalc+0x66>
	  {
		  sum+=ADCBuffer[i];
 800140c:	8afb      	ldrh	r3, [r7, #22]
 800140e:	4a21      	ldr	r2, [pc, #132]	@ (8001494 <StartTaskCalc+0xcc>)
 8001410:	00db      	lsls	r3, r3, #3
 8001412:	4413      	add	r3, r2
 8001414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001418:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800141c:	f7fe ff56 	bl	80002cc <__adddf3>
 8001420:	4602      	mov	r2, r0
 8001422:	460b      	mov	r3, r1
 8001424:	e9c7 2306 	strd	r2, r3, [r7, #24]
	  for(uint16_t i = 0;i<ADC_SAMPLES;i++)
 8001428:	8afb      	ldrh	r3, [r7, #22]
 800142a:	3301      	adds	r3, #1
 800142c:	82fb      	strh	r3, [r7, #22]
 800142e:	8afb      	ldrh	r3, [r7, #22]
 8001430:	2b63      	cmp	r3, #99	@ 0x63
 8001432:	d9eb      	bls.n	800140c <StartTaskCalc+0x44>
	  }

	  average = sum/ADC_SAMPLES;
 8001434:	f04f 0200 	mov.w	r2, #0
 8001438:	4b17      	ldr	r3, [pc, #92]	@ (8001498 <StartTaskCalc+0xd0>)
 800143a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800143e:	f7ff fa25 	bl	800088c <__aeabi_ddiv>
 8001442:	4602      	mov	r2, r0
 8001444:	460b      	mov	r3, r1
 8001446:	4915      	ldr	r1, [pc, #84]	@ (800149c <StartTaskCalc+0xd4>)
 8001448:	e9c1 2300 	strd	r2, r3, [r1]
	  sum = 0;
 800144c:	f04f 0200 	mov.w	r2, #0
 8001450:	f04f 0300 	mov.w	r3, #0
 8001454:	e9c7 2306 	strd	r2, r3, [r7, #24]
	  osDelay(100);
 8001458:	2064      	movs	r0, #100	@ 0x64
 800145a:	f002 ff9f 	bl	800439c <osDelay>
	  HAL_UART_Transmit(&huart1, (uint8_t *)msg_Sucess,strlen(msg_Sucess),100);
 800145e:	68f8      	ldr	r0, [r7, #12]
 8001460:	f7fe ff26 	bl	80002b0 <strlen>
 8001464:	4603      	mov	r3, r0
 8001466:	b29a      	uxth	r2, r3
 8001468:	2364      	movs	r3, #100	@ 0x64
 800146a:	68f9      	ldr	r1, [r7, #12]
 800146c:	4808      	ldr	r0, [pc, #32]	@ (8001490 <StartTaskCalc+0xc8>)
 800146e:	f002 fab9 	bl	80039e4 <HAL_UART_Transmit>
	  osDelay(100);
 8001472:	2064      	movs	r0, #100	@ 0x64
 8001474:	f002 ff92 	bl	800439c <osDelay>
	  osSemaphoreRelease(semSendHandle);
 8001478:	4b09      	ldr	r3, [pc, #36]	@ (80014a0 <StartTaskCalc+0xd8>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4618      	mov	r0, r3
 800147e:	f003 f883 	bl	8004588 <osSemaphoreRelease>
	  osSemaphoreAcquire(semCalcHandle, osWaitForever);
 8001482:	e7af      	b.n	80013e4 <StartTaskCalc+0x1c>
 8001484:	0800a5d4 	.word	0x0800a5d4
 8001488:	0800a5f4 	.word	0x0800a5f4
 800148c:	20000290 	.word	0x20000290
 8001490:	2000023c 	.word	0x2000023c
 8001494:	200002a0 	.word	0x200002a0
 8001498:	40590000 	.word	0x40590000
 800149c:	200005c0 	.word	0x200005c0
 80014a0:	20000294 	.word	0x20000294

080014a4 <StartTaskSend>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskSend */
void StartTaskSend(void *argument)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b08c      	sub	sp, #48	@ 0x30
 80014a8:	af02      	add	r7, sp, #8
 80014aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskSend */
	char *msg_init = "Inicio do Envio da Media";
 80014ac:	4b28      	ldr	r3, [pc, #160]	@ (8001550 <StartTaskSend+0xac>)
 80014ae:	623b      	str	r3, [r7, #32]
	char *msg_sucess = "Processo Concluido Aguardando o Botao ...";
 80014b0:	4b28      	ldr	r3, [pc, #160]	@ (8001554 <StartTaskSend+0xb0>)
 80014b2:	61fb      	str	r3, [r7, #28]
	char msg_send[20];
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreAcquire(semSendHandle, osWaitForever);
 80014b4:	4b28      	ldr	r3, [pc, #160]	@ (8001558 <StartTaskSend+0xb4>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80014bc:	4618      	mov	r0, r3
 80014be:	f003 f811 	bl	80044e4 <osSemaphoreAcquire>
	  osDelay(10);
 80014c2:	200a      	movs	r0, #10
 80014c4:	f002 ff6a 	bl	800439c <osDelay>
	  HAL_UART_Transmit(&huart1,(uint8_t *)msg_init,strlen(msg_init),100);
 80014c8:	6a38      	ldr	r0, [r7, #32]
 80014ca:	f7fe fef1 	bl	80002b0 <strlen>
 80014ce:	4603      	mov	r3, r0
 80014d0:	b29a      	uxth	r2, r3
 80014d2:	2364      	movs	r3, #100	@ 0x64
 80014d4:	6a39      	ldr	r1, [r7, #32]
 80014d6:	4821      	ldr	r0, [pc, #132]	@ (800155c <StartTaskSend+0xb8>)
 80014d8:	f002 fa84 	bl	80039e4 <HAL_UART_Transmit>
	  osDelay(100);
 80014dc:	2064      	movs	r0, #100	@ 0x64
 80014de:	f002 ff5d 	bl	800439c <osDelay>
	  snprintf(msg_send,100,"Media: %.2lf",average);
 80014e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001560 <StartTaskSend+0xbc>)
 80014e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e8:	f107 0008 	add.w	r0, r7, #8
 80014ec:	e9cd 2300 	strd	r2, r3, [sp]
 80014f0:	4a1c      	ldr	r2, [pc, #112]	@ (8001564 <StartTaskSend+0xc0>)
 80014f2:	2164      	movs	r1, #100	@ 0x64
 80014f4:	f006 fe92 	bl	800821c <sniprintf>
	   for(uint8_t i = 0;i<REPETITION;i++)
 80014f8:	2300      	movs	r3, #0
 80014fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80014fe:	e014      	b.n	800152a <StartTaskSend+0x86>
	 	  {
	 		  HAL_UART_Transmit(&huart1,(uint8_t *)msg_send,strlen(msg_send),100);
 8001500:	f107 0308 	add.w	r3, r7, #8
 8001504:	4618      	mov	r0, r3
 8001506:	f7fe fed3 	bl	80002b0 <strlen>
 800150a:	4603      	mov	r3, r0
 800150c:	b29a      	uxth	r2, r3
 800150e:	f107 0108 	add.w	r1, r7, #8
 8001512:	2364      	movs	r3, #100	@ 0x64
 8001514:	4811      	ldr	r0, [pc, #68]	@ (800155c <StartTaskSend+0xb8>)
 8001516:	f002 fa65 	bl	80039e4 <HAL_UART_Transmit>
	 		  osDelay(100);
 800151a:	2064      	movs	r0, #100	@ 0x64
 800151c:	f002 ff3e 	bl	800439c <osDelay>
	   for(uint8_t i = 0;i<REPETITION;i++)
 8001520:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001524:	3301      	adds	r3, #1
 8001526:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800152a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800152e:	2b09      	cmp	r3, #9
 8001530:	d9e6      	bls.n	8001500 <StartTaskSend+0x5c>
	 	  }
	   HAL_UART_Transmit(&huart1,(uint8_t *)msg_sucess,strlen(msg_sucess),100);
 8001532:	69f8      	ldr	r0, [r7, #28]
 8001534:	f7fe febc 	bl	80002b0 <strlen>
 8001538:	4603      	mov	r3, r0
 800153a:	b29a      	uxth	r2, r3
 800153c:	2364      	movs	r3, #100	@ 0x64
 800153e:	69f9      	ldr	r1, [r7, #28]
 8001540:	4806      	ldr	r0, [pc, #24]	@ (800155c <StartTaskSend+0xb8>)
 8001542:	f002 fa4f 	bl	80039e4 <HAL_UART_Transmit>


	     osDelay(1);
 8001546:	2001      	movs	r0, #1
 8001548:	f002 ff28 	bl	800439c <osDelay>
	  osSemaphoreAcquire(semSendHandle, osWaitForever);
 800154c:	e7b2      	b.n	80014b4 <StartTaskSend+0x10>
 800154e:	bf00      	nop
 8001550:	0800a604 	.word	0x0800a604
 8001554:	0800a620 	.word	0x0800a620
 8001558:	20000294 	.word	0x20000294
 800155c:	2000023c 	.word	0x2000023c
 8001560:	200005c0 	.word	0x200005c0
 8001564:	0800a64c 	.word	0x0800a64c

08001568 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a04      	ldr	r2, [pc, #16]	@ (8001588 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d101      	bne.n	800157e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800157a:	f000 fa89 	bl	8001a90 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800157e:	bf00      	nop
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	40010000 	.word	0x40010000

0800158c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001590:	b672      	cpsid	i
}
 8001592:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001594:	bf00      	nop
 8001596:	e7fd      	b.n	8001594 <Error_Handler+0x8>

08001598 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	607b      	str	r3, [r7, #4]
 80015a2:	4b12      	ldr	r3, [pc, #72]	@ (80015ec <HAL_MspInit+0x54>)
 80015a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015a6:	4a11      	ldr	r2, [pc, #68]	@ (80015ec <HAL_MspInit+0x54>)
 80015a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80015ae:	4b0f      	ldr	r3, [pc, #60]	@ (80015ec <HAL_MspInit+0x54>)
 80015b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015b6:	607b      	str	r3, [r7, #4]
 80015b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	603b      	str	r3, [r7, #0]
 80015be:	4b0b      	ldr	r3, [pc, #44]	@ (80015ec <HAL_MspInit+0x54>)
 80015c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c2:	4a0a      	ldr	r2, [pc, #40]	@ (80015ec <HAL_MspInit+0x54>)
 80015c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80015ca:	4b08      	ldr	r3, [pc, #32]	@ (80015ec <HAL_MspInit+0x54>)
 80015cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015d2:	603b      	str	r3, [r7, #0]
 80015d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80015d6:	2200      	movs	r2, #0
 80015d8:	210f      	movs	r1, #15
 80015da:	f06f 0001 	mvn.w	r0, #1
 80015de:	f000 ff0b 	bl	80023f8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015e2:	bf00      	nop
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40023800 	.word	0x40023800

080015f0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b08a      	sub	sp, #40	@ 0x28
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f8:	f107 0314 	add.w	r3, r7, #20
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	605a      	str	r2, [r3, #4]
 8001602:	609a      	str	r2, [r3, #8]
 8001604:	60da      	str	r2, [r3, #12]
 8001606:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a17      	ldr	r2, [pc, #92]	@ (800166c <HAL_ADC_MspInit+0x7c>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d127      	bne.n	8001662 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	613b      	str	r3, [r7, #16]
 8001616:	4b16      	ldr	r3, [pc, #88]	@ (8001670 <HAL_ADC_MspInit+0x80>)
 8001618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800161a:	4a15      	ldr	r2, [pc, #84]	@ (8001670 <HAL_ADC_MspInit+0x80>)
 800161c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001620:	6453      	str	r3, [r2, #68]	@ 0x44
 8001622:	4b13      	ldr	r3, [pc, #76]	@ (8001670 <HAL_ADC_MspInit+0x80>)
 8001624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001626:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800162a:	613b      	str	r3, [r7, #16]
 800162c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	60fb      	str	r3, [r7, #12]
 8001632:	4b0f      	ldr	r3, [pc, #60]	@ (8001670 <HAL_ADC_MspInit+0x80>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001636:	4a0e      	ldr	r2, [pc, #56]	@ (8001670 <HAL_ADC_MspInit+0x80>)
 8001638:	f043 0301 	orr.w	r3, r3, #1
 800163c:	6313      	str	r3, [r2, #48]	@ 0x30
 800163e:	4b0c      	ldr	r3, [pc, #48]	@ (8001670 <HAL_ADC_MspInit+0x80>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	60fb      	str	r3, [r7, #12]
 8001648:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800164a:	2301      	movs	r3, #1
 800164c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800164e:	2303      	movs	r3, #3
 8001650:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001652:	2300      	movs	r3, #0
 8001654:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001656:	f107 0314 	add.w	r3, r7, #20
 800165a:	4619      	mov	r1, r3
 800165c:	4805      	ldr	r0, [pc, #20]	@ (8001674 <HAL_ADC_MspInit+0x84>)
 800165e:	f000 fef5 	bl	800244c <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001662:	bf00      	nop
 8001664:	3728      	adds	r7, #40	@ 0x28
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40012000 	.word	0x40012000
 8001670:	40023800 	.word	0x40023800
 8001674:	40020000 	.word	0x40020000

08001678 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b08a      	sub	sp, #40	@ 0x28
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001680:	f107 0314 	add.w	r3, r7, #20
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	605a      	str	r2, [r3, #4]
 800168a:	609a      	str	r2, [r3, #8]
 800168c:	60da      	str	r2, [r3, #12]
 800168e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a19      	ldr	r2, [pc, #100]	@ (80016fc <HAL_UART_MspInit+0x84>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d12c      	bne.n	80016f4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800169a:	2300      	movs	r3, #0
 800169c:	613b      	str	r3, [r7, #16]
 800169e:	4b18      	ldr	r3, [pc, #96]	@ (8001700 <HAL_UART_MspInit+0x88>)
 80016a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016a2:	4a17      	ldr	r2, [pc, #92]	@ (8001700 <HAL_UART_MspInit+0x88>)
 80016a4:	f043 0310 	orr.w	r3, r3, #16
 80016a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80016aa:	4b15      	ldr	r3, [pc, #84]	@ (8001700 <HAL_UART_MspInit+0x88>)
 80016ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ae:	f003 0310 	and.w	r3, r3, #16
 80016b2:	613b      	str	r3, [r7, #16]
 80016b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b6:	2300      	movs	r3, #0
 80016b8:	60fb      	str	r3, [r7, #12]
 80016ba:	4b11      	ldr	r3, [pc, #68]	@ (8001700 <HAL_UART_MspInit+0x88>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016be:	4a10      	ldr	r2, [pc, #64]	@ (8001700 <HAL_UART_MspInit+0x88>)
 80016c0:	f043 0301 	orr.w	r3, r3, #1
 80016c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001700 <HAL_UART_MspInit+0x88>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	60fb      	str	r3, [r7, #12]
 80016d0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80016d2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80016d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d8:	2302      	movs	r3, #2
 80016da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016dc:	2300      	movs	r3, #0
 80016de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e0:	2303      	movs	r3, #3
 80016e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80016e4:	2307      	movs	r3, #7
 80016e6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e8:	f107 0314 	add.w	r3, r7, #20
 80016ec:	4619      	mov	r1, r3
 80016ee:	4805      	ldr	r0, [pc, #20]	@ (8001704 <HAL_UART_MspInit+0x8c>)
 80016f0:	f000 feac 	bl	800244c <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80016f4:	bf00      	nop
 80016f6:	3728      	adds	r7, #40	@ 0x28
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	40011000 	.word	0x40011000
 8001700:	40023800 	.word	0x40023800
 8001704:	40020000 	.word	0x40020000

08001708 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b08c      	sub	sp, #48	@ 0x30
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001710:	2300      	movs	r3, #0
 8001712:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001714:	2300      	movs	r3, #0
 8001716:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001718:	2300      	movs	r3, #0
 800171a:	60bb      	str	r3, [r7, #8]
 800171c:	4b2e      	ldr	r3, [pc, #184]	@ (80017d8 <HAL_InitTick+0xd0>)
 800171e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001720:	4a2d      	ldr	r2, [pc, #180]	@ (80017d8 <HAL_InitTick+0xd0>)
 8001722:	f043 0301 	orr.w	r3, r3, #1
 8001726:	6453      	str	r3, [r2, #68]	@ 0x44
 8001728:	4b2b      	ldr	r3, [pc, #172]	@ (80017d8 <HAL_InitTick+0xd0>)
 800172a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172c:	f003 0301 	and.w	r3, r3, #1
 8001730:	60bb      	str	r3, [r7, #8]
 8001732:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001734:	f107 020c 	add.w	r2, r7, #12
 8001738:	f107 0310 	add.w	r3, r7, #16
 800173c:	4611      	mov	r1, r2
 800173e:	4618      	mov	r0, r3
 8001740:	f001 f964 	bl	8002a0c <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001744:	f001 f94e 	bl	80029e4 <HAL_RCC_GetPCLK2Freq>
 8001748:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800174a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800174c:	4a23      	ldr	r2, [pc, #140]	@ (80017dc <HAL_InitTick+0xd4>)
 800174e:	fba2 2303 	umull	r2, r3, r2, r3
 8001752:	0c9b      	lsrs	r3, r3, #18
 8001754:	3b01      	subs	r3, #1
 8001756:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001758:	4b21      	ldr	r3, [pc, #132]	@ (80017e0 <HAL_InitTick+0xd8>)
 800175a:	4a22      	ldr	r2, [pc, #136]	@ (80017e4 <HAL_InitTick+0xdc>)
 800175c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800175e:	4b20      	ldr	r3, [pc, #128]	@ (80017e0 <HAL_InitTick+0xd8>)
 8001760:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001764:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001766:	4a1e      	ldr	r2, [pc, #120]	@ (80017e0 <HAL_InitTick+0xd8>)
 8001768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800176a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800176c:	4b1c      	ldr	r3, [pc, #112]	@ (80017e0 <HAL_InitTick+0xd8>)
 800176e:	2200      	movs	r2, #0
 8001770:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001772:	4b1b      	ldr	r3, [pc, #108]	@ (80017e0 <HAL_InitTick+0xd8>)
 8001774:	2200      	movs	r2, #0
 8001776:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001778:	4b19      	ldr	r3, [pc, #100]	@ (80017e0 <HAL_InitTick+0xd8>)
 800177a:	2200      	movs	r2, #0
 800177c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800177e:	4818      	ldr	r0, [pc, #96]	@ (80017e0 <HAL_InitTick+0xd8>)
 8001780:	f001 fe44 	bl	800340c <HAL_TIM_Base_Init>
 8001784:	4603      	mov	r3, r0
 8001786:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800178a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800178e:	2b00      	cmp	r3, #0
 8001790:	d11b      	bne.n	80017ca <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001792:	4813      	ldr	r0, [pc, #76]	@ (80017e0 <HAL_InitTick+0xd8>)
 8001794:	f001 fe94 	bl	80034c0 <HAL_TIM_Base_Start_IT>
 8001798:	4603      	mov	r3, r0
 800179a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800179e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d111      	bne.n	80017ca <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80017a6:	2019      	movs	r0, #25
 80017a8:	f000 fe42 	bl	8002430 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2b0f      	cmp	r3, #15
 80017b0:	d808      	bhi.n	80017c4 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80017b2:	2200      	movs	r2, #0
 80017b4:	6879      	ldr	r1, [r7, #4]
 80017b6:	2019      	movs	r0, #25
 80017b8:	f000 fe1e 	bl	80023f8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017bc:	4a0a      	ldr	r2, [pc, #40]	@ (80017e8 <HAL_InitTick+0xe0>)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6013      	str	r3, [r2, #0]
 80017c2:	e002      	b.n	80017ca <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80017c4:	2301      	movs	r3, #1
 80017c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80017ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3730      	adds	r7, #48	@ 0x30
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40023800 	.word	0x40023800
 80017dc:	431bde83 	.word	0x431bde83
 80017e0:	200005c8 	.word	0x200005c8
 80017e4:	40010000 	.word	0x40010000
 80017e8:	20000004 	.word	0x20000004

080017ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017f0:	bf00      	nop
 80017f2:	e7fd      	b.n	80017f0 <NMI_Handler+0x4>

080017f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017f8:	bf00      	nop
 80017fa:	e7fd      	b.n	80017f8 <HardFault_Handler+0x4>

080017fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001800:	bf00      	nop
 8001802:	e7fd      	b.n	8001800 <MemManage_Handler+0x4>

08001804 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001808:	bf00      	nop
 800180a:	e7fd      	b.n	8001808 <BusFault_Handler+0x4>

0800180c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <UsageFault_Handler+0x4>

08001814 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001818:	bf00      	nop
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
	...

08001824 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001828:	4802      	ldr	r0, [pc, #8]	@ (8001834 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800182a:	f001 feb9 	bl	80035a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800182e:	bf00      	nop
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	200005c8 	.word	0x200005c8

08001838 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800183c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001840:	f000 ffb2 	bl	80027a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001844:	bf00      	nop
 8001846:	bd80      	pop	{r7, pc}

08001848 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  return 1;
 800184c:	2301      	movs	r3, #1
}
 800184e:	4618      	mov	r0, r3
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr

08001858 <_kill>:

int _kill(int pid, int sig)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001862:	f006 fdfb 	bl	800845c <__errno>
 8001866:	4603      	mov	r3, r0
 8001868:	2216      	movs	r2, #22
 800186a:	601a      	str	r2, [r3, #0]
  return -1;
 800186c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001870:	4618      	mov	r0, r3
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}

08001878 <_exit>:

void _exit (int status)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001880:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001884:	6878      	ldr	r0, [r7, #4]
 8001886:	f7ff ffe7 	bl	8001858 <_kill>
  while (1) {}    /* Make sure we hang here */
 800188a:	bf00      	nop
 800188c:	e7fd      	b.n	800188a <_exit+0x12>

0800188e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	b086      	sub	sp, #24
 8001892:	af00      	add	r7, sp, #0
 8001894:	60f8      	str	r0, [r7, #12]
 8001896:	60b9      	str	r1, [r7, #8]
 8001898:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800189a:	2300      	movs	r3, #0
 800189c:	617b      	str	r3, [r7, #20]
 800189e:	e00a      	b.n	80018b6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018a0:	f3af 8000 	nop.w
 80018a4:	4601      	mov	r1, r0
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	1c5a      	adds	r2, r3, #1
 80018aa:	60ba      	str	r2, [r7, #8]
 80018ac:	b2ca      	uxtb	r2, r1
 80018ae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	3301      	adds	r3, #1
 80018b4:	617b      	str	r3, [r7, #20]
 80018b6:	697a      	ldr	r2, [r7, #20]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	429a      	cmp	r2, r3
 80018bc:	dbf0      	blt.n	80018a0 <_read+0x12>
  }

  return len;
 80018be:	687b      	ldr	r3, [r7, #4]
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3718      	adds	r7, #24
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b086      	sub	sp, #24
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	60b9      	str	r1, [r7, #8]
 80018d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018d4:	2300      	movs	r3, #0
 80018d6:	617b      	str	r3, [r7, #20]
 80018d8:	e009      	b.n	80018ee <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018da:	68bb      	ldr	r3, [r7, #8]
 80018dc:	1c5a      	adds	r2, r3, #1
 80018de:	60ba      	str	r2, [r7, #8]
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	3301      	adds	r3, #1
 80018ec:	617b      	str	r3, [r7, #20]
 80018ee:	697a      	ldr	r2, [r7, #20]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	429a      	cmp	r2, r3
 80018f4:	dbf1      	blt.n	80018da <_write+0x12>
  }
  return len;
 80018f6:	687b      	ldr	r3, [r7, #4]
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	3718      	adds	r7, #24
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}

08001900 <_close>:

int _close(int file)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001908:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800190c:	4618      	mov	r0, r3
 800190e:	370c      	adds	r7, #12
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr

08001918 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
 8001920:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001928:	605a      	str	r2, [r3, #4]
  return 0;
 800192a:	2300      	movs	r3, #0
}
 800192c:	4618      	mov	r0, r3
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <_isatty>:

int _isatty(int file)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001940:	2301      	movs	r3, #1
}
 8001942:	4618      	mov	r0, r3
 8001944:	370c      	adds	r7, #12
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr

0800194e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800194e:	b480      	push	{r7}
 8001950:	b085      	sub	sp, #20
 8001952:	af00      	add	r7, sp, #0
 8001954:	60f8      	str	r0, [r7, #12]
 8001956:	60b9      	str	r1, [r7, #8]
 8001958:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800195a:	2300      	movs	r3, #0
}
 800195c:	4618      	mov	r0, r3
 800195e:	3714      	adds	r7, #20
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr

08001968 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001970:	4a14      	ldr	r2, [pc, #80]	@ (80019c4 <_sbrk+0x5c>)
 8001972:	4b15      	ldr	r3, [pc, #84]	@ (80019c8 <_sbrk+0x60>)
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800197c:	4b13      	ldr	r3, [pc, #76]	@ (80019cc <_sbrk+0x64>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d102      	bne.n	800198a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001984:	4b11      	ldr	r3, [pc, #68]	@ (80019cc <_sbrk+0x64>)
 8001986:	4a12      	ldr	r2, [pc, #72]	@ (80019d0 <_sbrk+0x68>)
 8001988:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800198a:	4b10      	ldr	r3, [pc, #64]	@ (80019cc <_sbrk+0x64>)
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4413      	add	r3, r2
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	429a      	cmp	r2, r3
 8001996:	d207      	bcs.n	80019a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001998:	f006 fd60 	bl	800845c <__errno>
 800199c:	4603      	mov	r3, r0
 800199e:	220c      	movs	r2, #12
 80019a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80019a6:	e009      	b.n	80019bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019a8:	4b08      	ldr	r3, [pc, #32]	@ (80019cc <_sbrk+0x64>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019ae:	4b07      	ldr	r3, [pc, #28]	@ (80019cc <_sbrk+0x64>)
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4413      	add	r3, r2
 80019b6:	4a05      	ldr	r2, [pc, #20]	@ (80019cc <_sbrk+0x64>)
 80019b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019ba:	68fb      	ldr	r3, [r7, #12]
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3718      	adds	r7, #24
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	20020000 	.word	0x20020000
 80019c8:	00000400 	.word	0x00000400
 80019cc:	20000610 	.word	0x20000610
 80019d0:	20005150 	.word	0x20005150

080019d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019d8:	4b06      	ldr	r3, [pc, #24]	@ (80019f4 <SystemInit+0x20>)
 80019da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019de:	4a05      	ldr	r2, [pc, #20]	@ (80019f4 <SystemInit+0x20>)
 80019e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019e8:	bf00      	nop
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	e000ed00 	.word	0xe000ed00

080019f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80019f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a30 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80019fc:	f7ff ffea 	bl	80019d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a00:	480c      	ldr	r0, [pc, #48]	@ (8001a34 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a02:	490d      	ldr	r1, [pc, #52]	@ (8001a38 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a04:	4a0d      	ldr	r2, [pc, #52]	@ (8001a3c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a08:	e002      	b.n	8001a10 <LoopCopyDataInit>

08001a0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a0e:	3304      	adds	r3, #4

08001a10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a14:	d3f9      	bcc.n	8001a0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a16:	4a0a      	ldr	r2, [pc, #40]	@ (8001a40 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a18:	4c0a      	ldr	r4, [pc, #40]	@ (8001a44 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a1c:	e001      	b.n	8001a22 <LoopFillZerobss>

08001a1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a20:	3204      	adds	r2, #4

08001a22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a24:	d3fb      	bcc.n	8001a1e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001a26:	f006 fd1f 	bl	8008468 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a2a:	f7ff faa3 	bl	8000f74 <main>
  bx  lr    
 8001a2e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a30:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a38:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001a3c:	0800aa98 	.word	0x0800aa98
  ldr r2, =_sbss
 8001a40:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001a44:	2000514c 	.word	0x2000514c

08001a48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a48:	e7fe      	b.n	8001a48 <ADC_IRQHandler>
	...

08001a4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a50:	4b0e      	ldr	r3, [pc, #56]	@ (8001a8c <HAL_Init+0x40>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a0d      	ldr	r2, [pc, #52]	@ (8001a8c <HAL_Init+0x40>)
 8001a56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001a8c <HAL_Init+0x40>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a0a      	ldr	r2, [pc, #40]	@ (8001a8c <HAL_Init+0x40>)
 8001a62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a68:	4b08      	ldr	r3, [pc, #32]	@ (8001a8c <HAL_Init+0x40>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a07      	ldr	r2, [pc, #28]	@ (8001a8c <HAL_Init+0x40>)
 8001a6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a74:	2003      	movs	r0, #3
 8001a76:	f000 fcb4 	bl	80023e2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a7a:	200f      	movs	r0, #15
 8001a7c:	f7ff fe44 	bl	8001708 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a80:	f7ff fd8a 	bl	8001598 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40023c00 	.word	0x40023c00

08001a90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a94:	4b06      	ldr	r3, [pc, #24]	@ (8001ab0 <HAL_IncTick+0x20>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	461a      	mov	r2, r3
 8001a9a:	4b06      	ldr	r3, [pc, #24]	@ (8001ab4 <HAL_IncTick+0x24>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4413      	add	r3, r2
 8001aa0:	4a04      	ldr	r2, [pc, #16]	@ (8001ab4 <HAL_IncTick+0x24>)
 8001aa2:	6013      	str	r3, [r2, #0]
}
 8001aa4:	bf00      	nop
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	20000008 	.word	0x20000008
 8001ab4:	20000614 	.word	0x20000614

08001ab8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  return uwTick;
 8001abc:	4b03      	ldr	r3, [pc, #12]	@ (8001acc <HAL_GetTick+0x14>)
 8001abe:	681b      	ldr	r3, [r3, #0]
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	20000614 	.word	0x20000614

08001ad0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d101      	bne.n	8001ae6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e033      	b.n	8001b4e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d109      	bne.n	8001b02 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f7ff fd7e 	bl	80015f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2200      	movs	r2, #0
 8001af8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2200      	movs	r2, #0
 8001afe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b06:	f003 0310 	and.w	r3, r3, #16
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d118      	bne.n	8001b40 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b12:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001b16:	f023 0302 	bic.w	r3, r3, #2
 8001b1a:	f043 0202 	orr.w	r2, r3, #2
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f000 fab4 	bl	8002090 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b32:	f023 0303 	bic.w	r3, r3, #3
 8001b36:	f043 0201 	orr.w	r2, r3, #1
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	641a      	str	r2, [r3, #64]	@ 0x40
 8001b3e:	e001      	b.n	8001b44 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2200      	movs	r2, #0
 8001b48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3710      	adds	r7, #16
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
	...

08001b58 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b085      	sub	sp, #20
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001b60:	2300      	movs	r3, #0
 8001b62:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d101      	bne.n	8001b72 <HAL_ADC_Start+0x1a>
 8001b6e:	2302      	movs	r3, #2
 8001b70:	e0b2      	b.n	8001cd8 <HAL_ADC_Start+0x180>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2201      	movs	r2, #1
 8001b76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d018      	beq.n	8001bba <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	689a      	ldr	r2, [r3, #8]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f042 0201 	orr.w	r2, r2, #1
 8001b96:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b98:	4b52      	ldr	r3, [pc, #328]	@ (8001ce4 <HAL_ADC_Start+0x18c>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a52      	ldr	r2, [pc, #328]	@ (8001ce8 <HAL_ADC_Start+0x190>)
 8001b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001ba2:	0c9a      	lsrs	r2, r3, #18
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	4413      	add	r3, r2
 8001baa:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001bac:	e002      	b.n	8001bb4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001bae:	68bb      	ldr	r3, [r7, #8]
 8001bb0:	3b01      	subs	r3, #1
 8001bb2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d1f9      	bne.n	8001bae <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	f003 0301 	and.w	r3, r3, #1
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d17a      	bne.n	8001cbe <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bcc:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001bd0:	f023 0301 	bic.w	r3, r3, #1
 8001bd4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d007      	beq.n	8001bfa <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bee:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001bf2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bfe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001c06:	d106      	bne.n	8001c16 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c0c:	f023 0206 	bic.w	r2, r3, #6
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	645a      	str	r2, [r3, #68]	@ 0x44
 8001c14:	e002      	b.n	8001c1c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2200      	movs	r2, #0
 8001c20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c24:	4b31      	ldr	r3, [pc, #196]	@ (8001cec <HAL_ADC_Start+0x194>)
 8001c26:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001c30:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f003 031f 	and.w	r3, r3, #31
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d12a      	bne.n	8001c94 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a2b      	ldr	r2, [pc, #172]	@ (8001cf0 <HAL_ADC_Start+0x198>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d015      	beq.n	8001c74 <HAL_ADC_Start+0x11c>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a29      	ldr	r2, [pc, #164]	@ (8001cf4 <HAL_ADC_Start+0x19c>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d105      	bne.n	8001c5e <HAL_ADC_Start+0x106>
 8001c52:	4b26      	ldr	r3, [pc, #152]	@ (8001cec <HAL_ADC_Start+0x194>)
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f003 031f 	and.w	r3, r3, #31
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d00a      	beq.n	8001c74 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a25      	ldr	r2, [pc, #148]	@ (8001cf8 <HAL_ADC_Start+0x1a0>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d136      	bne.n	8001cd6 <HAL_ADC_Start+0x17e>
 8001c68:	4b20      	ldr	r3, [pc, #128]	@ (8001cec <HAL_ADC_Start+0x194>)
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f003 0310 	and.w	r3, r3, #16
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d130      	bne.n	8001cd6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d129      	bne.n	8001cd6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	689a      	ldr	r2, [r3, #8]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001c90:	609a      	str	r2, [r3, #8]
 8001c92:	e020      	b.n	8001cd6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a15      	ldr	r2, [pc, #84]	@ (8001cf0 <HAL_ADC_Start+0x198>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d11b      	bne.n	8001cd6 <HAL_ADC_Start+0x17e>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d114      	bne.n	8001cd6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	689a      	ldr	r2, [r3, #8]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001cba:	609a      	str	r2, [r3, #8]
 8001cbc:	e00b      	b.n	8001cd6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc2:	f043 0210 	orr.w	r2, r3, #16
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cce:	f043 0201 	orr.w	r2, r3, #1
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001cd6:	2300      	movs	r3, #0
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3714      	adds	r7, #20
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr
 8001ce4:	20000000 	.word	0x20000000
 8001ce8:	431bde83 	.word	0x431bde83
 8001cec:	40012300 	.word	0x40012300
 8001cf0:	40012000 	.word	0x40012000
 8001cf4:	40012100 	.word	0x40012100
 8001cf8:	40012200 	.word	0x40012200

08001cfc <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001d06:	2300      	movs	r3, #0
 8001d08:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d18:	d113      	bne.n	8001d42 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001d24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d28:	d10b      	bne.n	8001d42 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2e:	f043 0220 	orr.w	r2, r3, #32
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e063      	b.n	8001e0a <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d42:	f7ff feb9 	bl	8001ab8 <HAL_GetTick>
 8001d46:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d48:	e021      	b.n	8001d8e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001d50:	d01d      	beq.n	8001d8e <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d007      	beq.n	8001d68 <HAL_ADC_PollForConversion+0x6c>
 8001d58:	f7ff feae 	bl	8001ab8 <HAL_GetTick>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	683a      	ldr	r2, [r7, #0]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d212      	bcs.n	8001d8e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0302 	and.w	r3, r3, #2
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d00b      	beq.n	8001d8e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7a:	f043 0204 	orr.w	r2, r3, #4
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2200      	movs	r2, #0
 8001d86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e03d      	b.n	8001e0a <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 0302 	and.w	r3, r3, #2
 8001d98:	2b02      	cmp	r3, #2
 8001d9a:	d1d6      	bne.n	8001d4a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f06f 0212 	mvn.w	r2, #18
 8001da4:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001daa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d123      	bne.n	8001e08 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d11f      	bne.n	8001e08 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dce:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d006      	beq.n	8001de4 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d111      	bne.n	8001e08 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d105      	bne.n	8001e08 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e00:	f043 0201 	orr.w	r2, r3, #1
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001e08:	2300      	movs	r3, #0
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3710      	adds	r7, #16
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}

08001e12 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001e12:	b480      	push	{r7}
 8001e14:	b083      	sub	sp, #12
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr

08001e2c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b085      	sub	sp, #20
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001e36:	2300      	movs	r3, #0
 8001e38:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d101      	bne.n	8001e48 <HAL_ADC_ConfigChannel+0x1c>
 8001e44:	2302      	movs	r3, #2
 8001e46:	e113      	b.n	8002070 <HAL_ADC_ConfigChannel+0x244>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2b09      	cmp	r3, #9
 8001e56:	d925      	bls.n	8001ea4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	68d9      	ldr	r1, [r3, #12]
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	461a      	mov	r2, r3
 8001e66:	4613      	mov	r3, r2
 8001e68:	005b      	lsls	r3, r3, #1
 8001e6a:	4413      	add	r3, r2
 8001e6c:	3b1e      	subs	r3, #30
 8001e6e:	2207      	movs	r2, #7
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	43da      	mvns	r2, r3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	400a      	ands	r2, r1
 8001e7c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	68d9      	ldr	r1, [r3, #12]
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	689a      	ldr	r2, [r3, #8]
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	4618      	mov	r0, r3
 8001e90:	4603      	mov	r3, r0
 8001e92:	005b      	lsls	r3, r3, #1
 8001e94:	4403      	add	r3, r0
 8001e96:	3b1e      	subs	r3, #30
 8001e98:	409a      	lsls	r2, r3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	430a      	orrs	r2, r1
 8001ea0:	60da      	str	r2, [r3, #12]
 8001ea2:	e022      	b.n	8001eea <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	6919      	ldr	r1, [r3, #16]
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	005b      	lsls	r3, r3, #1
 8001eb6:	4413      	add	r3, r2
 8001eb8:	2207      	movs	r2, #7
 8001eba:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebe:	43da      	mvns	r2, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	400a      	ands	r2, r1
 8001ec6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	6919      	ldr	r1, [r3, #16]
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	689a      	ldr	r2, [r3, #8]
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	b29b      	uxth	r3, r3
 8001ed8:	4618      	mov	r0, r3
 8001eda:	4603      	mov	r3, r0
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	4403      	add	r3, r0
 8001ee0:	409a      	lsls	r2, r3
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	430a      	orrs	r2, r1
 8001ee8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	2b06      	cmp	r3, #6
 8001ef0:	d824      	bhi.n	8001f3c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685a      	ldr	r2, [r3, #4]
 8001efc:	4613      	mov	r3, r2
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	4413      	add	r3, r2
 8001f02:	3b05      	subs	r3, #5
 8001f04:	221f      	movs	r2, #31
 8001f06:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0a:	43da      	mvns	r2, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	400a      	ands	r2, r1
 8001f12:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	b29b      	uxth	r3, r3
 8001f20:	4618      	mov	r0, r3
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	685a      	ldr	r2, [r3, #4]
 8001f26:	4613      	mov	r3, r2
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	4413      	add	r3, r2
 8001f2c:	3b05      	subs	r3, #5
 8001f2e:	fa00 f203 	lsl.w	r2, r0, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	430a      	orrs	r2, r1
 8001f38:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f3a:	e04c      	b.n	8001fd6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	2b0c      	cmp	r3, #12
 8001f42:	d824      	bhi.n	8001f8e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685a      	ldr	r2, [r3, #4]
 8001f4e:	4613      	mov	r3, r2
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	4413      	add	r3, r2
 8001f54:	3b23      	subs	r3, #35	@ 0x23
 8001f56:	221f      	movs	r2, #31
 8001f58:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5c:	43da      	mvns	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	400a      	ands	r2, r1
 8001f64:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	4618      	mov	r0, r3
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685a      	ldr	r2, [r3, #4]
 8001f78:	4613      	mov	r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	4413      	add	r3, r2
 8001f7e:	3b23      	subs	r3, #35	@ 0x23
 8001f80:	fa00 f203 	lsl.w	r2, r0, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	430a      	orrs	r2, r1
 8001f8a:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f8c:	e023      	b.n	8001fd6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	685a      	ldr	r2, [r3, #4]
 8001f98:	4613      	mov	r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	4413      	add	r3, r2
 8001f9e:	3b41      	subs	r3, #65	@ 0x41
 8001fa0:	221f      	movs	r2, #31
 8001fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa6:	43da      	mvns	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	400a      	ands	r2, r1
 8001fae:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	b29b      	uxth	r3, r3
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685a      	ldr	r2, [r3, #4]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	4413      	add	r3, r2
 8001fc8:	3b41      	subs	r3, #65	@ 0x41
 8001fca:	fa00 f203 	lsl.w	r2, r0, r3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	430a      	orrs	r2, r1
 8001fd4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fd6:	4b29      	ldr	r3, [pc, #164]	@ (800207c <HAL_ADC_ConfigChannel+0x250>)
 8001fd8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a28      	ldr	r2, [pc, #160]	@ (8002080 <HAL_ADC_ConfigChannel+0x254>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d10f      	bne.n	8002004 <HAL_ADC_ConfigChannel+0x1d8>
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	2b12      	cmp	r3, #18
 8001fea:	d10b      	bne.n	8002004 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a1d      	ldr	r2, [pc, #116]	@ (8002080 <HAL_ADC_ConfigChannel+0x254>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d12b      	bne.n	8002066 <HAL_ADC_ConfigChannel+0x23a>
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a1c      	ldr	r2, [pc, #112]	@ (8002084 <HAL_ADC_ConfigChannel+0x258>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d003      	beq.n	8002020 <HAL_ADC_ConfigChannel+0x1f4>
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	2b11      	cmp	r3, #17
 800201e:	d122      	bne.n	8002066 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a11      	ldr	r2, [pc, #68]	@ (8002084 <HAL_ADC_ConfigChannel+0x258>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d111      	bne.n	8002066 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002042:	4b11      	ldr	r3, [pc, #68]	@ (8002088 <HAL_ADC_ConfigChannel+0x25c>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a11      	ldr	r2, [pc, #68]	@ (800208c <HAL_ADC_ConfigChannel+0x260>)
 8002048:	fba2 2303 	umull	r2, r3, r2, r3
 800204c:	0c9a      	lsrs	r2, r3, #18
 800204e:	4613      	mov	r3, r2
 8002050:	009b      	lsls	r3, r3, #2
 8002052:	4413      	add	r3, r2
 8002054:	005b      	lsls	r3, r3, #1
 8002056:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002058:	e002      	b.n	8002060 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	3b01      	subs	r3, #1
 800205e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d1f9      	bne.n	800205a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800206e:	2300      	movs	r3, #0
}
 8002070:	4618      	mov	r0, r3
 8002072:	3714      	adds	r7, #20
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr
 800207c:	40012300 	.word	0x40012300
 8002080:	40012000 	.word	0x40012000
 8002084:	10000012 	.word	0x10000012
 8002088:	20000000 	.word	0x20000000
 800208c:	431bde83 	.word	0x431bde83

08002090 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002090:	b480      	push	{r7}
 8002092:	b085      	sub	sp, #20
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002098:	4b79      	ldr	r3, [pc, #484]	@ (8002280 <ADC_Init+0x1f0>)
 800209a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	685a      	ldr	r2, [r3, #4]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	431a      	orrs	r2, r3
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	685a      	ldr	r2, [r3, #4]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80020c4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	6859      	ldr	r1, [r3, #4]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	691b      	ldr	r3, [r3, #16]
 80020d0:	021a      	lsls	r2, r3, #8
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	430a      	orrs	r2, r1
 80020d8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	685a      	ldr	r2, [r3, #4]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80020e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	6859      	ldr	r1, [r3, #4]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	689a      	ldr	r2, [r3, #8]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	430a      	orrs	r2, r1
 80020fa:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	689a      	ldr	r2, [r3, #8]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800210a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	6899      	ldr	r1, [r3, #8]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	68da      	ldr	r2, [r3, #12]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	430a      	orrs	r2, r1
 800211c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002122:	4a58      	ldr	r2, [pc, #352]	@ (8002284 <ADC_Init+0x1f4>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d022      	beq.n	800216e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	689a      	ldr	r2, [r3, #8]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002136:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	6899      	ldr	r1, [r3, #8]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	430a      	orrs	r2, r1
 8002148:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002158:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	6899      	ldr	r1, [r3, #8]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	430a      	orrs	r2, r1
 800216a:	609a      	str	r2, [r3, #8]
 800216c:	e00f      	b.n	800218e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	689a      	ldr	r2, [r3, #8]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800217c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	689a      	ldr	r2, [r3, #8]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800218c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	689a      	ldr	r2, [r3, #8]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f022 0202 	bic.w	r2, r2, #2
 800219c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	6899      	ldr	r1, [r3, #8]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	7e1b      	ldrb	r3, [r3, #24]
 80021a8:	005a      	lsls	r2, r3, #1
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	430a      	orrs	r2, r1
 80021b0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d01b      	beq.n	80021f4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	685a      	ldr	r2, [r3, #4]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80021ca:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	685a      	ldr	r2, [r3, #4]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80021da:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	6859      	ldr	r1, [r3, #4]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021e6:	3b01      	subs	r3, #1
 80021e8:	035a      	lsls	r2, r3, #13
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	430a      	orrs	r2, r1
 80021f0:	605a      	str	r2, [r3, #4]
 80021f2:	e007      	b.n	8002204 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	685a      	ldr	r2, [r3, #4]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002202:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002212:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	69db      	ldr	r3, [r3, #28]
 800221e:	3b01      	subs	r3, #1
 8002220:	051a      	lsls	r2, r3, #20
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	430a      	orrs	r2, r1
 8002228:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	689a      	ldr	r2, [r3, #8]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002238:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	6899      	ldr	r1, [r3, #8]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002246:	025a      	lsls	r2, r3, #9
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	430a      	orrs	r2, r1
 800224e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	689a      	ldr	r2, [r3, #8]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800225e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	6899      	ldr	r1, [r3, #8]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	695b      	ldr	r3, [r3, #20]
 800226a:	029a      	lsls	r2, r3, #10
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	430a      	orrs	r2, r1
 8002272:	609a      	str	r2, [r3, #8]
}
 8002274:	bf00      	nop
 8002276:	3714      	adds	r7, #20
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr
 8002280:	40012300 	.word	0x40012300
 8002284:	0f000001 	.word	0x0f000001

08002288 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002288:	b480      	push	{r7}
 800228a:	b085      	sub	sp, #20
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	f003 0307 	and.w	r3, r3, #7
 8002296:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002298:	4b0c      	ldr	r3, [pc, #48]	@ (80022cc <__NVIC_SetPriorityGrouping+0x44>)
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800229e:	68ba      	ldr	r2, [r7, #8]
 80022a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022a4:	4013      	ands	r3, r2
 80022a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022ba:	4a04      	ldr	r2, [pc, #16]	@ (80022cc <__NVIC_SetPriorityGrouping+0x44>)
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	60d3      	str	r3, [r2, #12]
}
 80022c0:	bf00      	nop
 80022c2:	3714      	adds	r7, #20
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr
 80022cc:	e000ed00 	.word	0xe000ed00

080022d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022d4:	4b04      	ldr	r3, [pc, #16]	@ (80022e8 <__NVIC_GetPriorityGrouping+0x18>)
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	0a1b      	lsrs	r3, r3, #8
 80022da:	f003 0307 	and.w	r3, r3, #7
}
 80022de:	4618      	mov	r0, r3
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr
 80022e8:	e000ed00 	.word	0xe000ed00

080022ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	4603      	mov	r3, r0
 80022f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	db0b      	blt.n	8002316 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022fe:	79fb      	ldrb	r3, [r7, #7]
 8002300:	f003 021f 	and.w	r2, r3, #31
 8002304:	4907      	ldr	r1, [pc, #28]	@ (8002324 <__NVIC_EnableIRQ+0x38>)
 8002306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800230a:	095b      	lsrs	r3, r3, #5
 800230c:	2001      	movs	r0, #1
 800230e:	fa00 f202 	lsl.w	r2, r0, r2
 8002312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002316:	bf00      	nop
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	e000e100 	.word	0xe000e100

08002328 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	4603      	mov	r3, r0
 8002330:	6039      	str	r1, [r7, #0]
 8002332:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002334:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002338:	2b00      	cmp	r3, #0
 800233a:	db0a      	blt.n	8002352 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	b2da      	uxtb	r2, r3
 8002340:	490c      	ldr	r1, [pc, #48]	@ (8002374 <__NVIC_SetPriority+0x4c>)
 8002342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002346:	0112      	lsls	r2, r2, #4
 8002348:	b2d2      	uxtb	r2, r2
 800234a:	440b      	add	r3, r1
 800234c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002350:	e00a      	b.n	8002368 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	b2da      	uxtb	r2, r3
 8002356:	4908      	ldr	r1, [pc, #32]	@ (8002378 <__NVIC_SetPriority+0x50>)
 8002358:	79fb      	ldrb	r3, [r7, #7]
 800235a:	f003 030f 	and.w	r3, r3, #15
 800235e:	3b04      	subs	r3, #4
 8002360:	0112      	lsls	r2, r2, #4
 8002362:	b2d2      	uxtb	r2, r2
 8002364:	440b      	add	r3, r1
 8002366:	761a      	strb	r2, [r3, #24]
}
 8002368:	bf00      	nop
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr
 8002374:	e000e100 	.word	0xe000e100
 8002378:	e000ed00 	.word	0xe000ed00

0800237c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800237c:	b480      	push	{r7}
 800237e:	b089      	sub	sp, #36	@ 0x24
 8002380:	af00      	add	r7, sp, #0
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f003 0307 	and.w	r3, r3, #7
 800238e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	f1c3 0307 	rsb	r3, r3, #7
 8002396:	2b04      	cmp	r3, #4
 8002398:	bf28      	it	cs
 800239a:	2304      	movcs	r3, #4
 800239c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	3304      	adds	r3, #4
 80023a2:	2b06      	cmp	r3, #6
 80023a4:	d902      	bls.n	80023ac <NVIC_EncodePriority+0x30>
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	3b03      	subs	r3, #3
 80023aa:	e000      	b.n	80023ae <NVIC_EncodePriority+0x32>
 80023ac:	2300      	movs	r3, #0
 80023ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80023b4:	69bb      	ldr	r3, [r7, #24]
 80023b6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ba:	43da      	mvns	r2, r3
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	401a      	ands	r2, r3
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023c4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	fa01 f303 	lsl.w	r3, r1, r3
 80023ce:	43d9      	mvns	r1, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023d4:	4313      	orrs	r3, r2
         );
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3724      	adds	r7, #36	@ 0x24
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr

080023e2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b082      	sub	sp, #8
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f7ff ff4c 	bl	8002288 <__NVIC_SetPriorityGrouping>
}
 80023f0:	bf00      	nop
 80023f2:	3708      	adds	r7, #8
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	4603      	mov	r3, r0
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
 8002404:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002406:	2300      	movs	r3, #0
 8002408:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800240a:	f7ff ff61 	bl	80022d0 <__NVIC_GetPriorityGrouping>
 800240e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	68b9      	ldr	r1, [r7, #8]
 8002414:	6978      	ldr	r0, [r7, #20]
 8002416:	f7ff ffb1 	bl	800237c <NVIC_EncodePriority>
 800241a:	4602      	mov	r2, r0
 800241c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002420:	4611      	mov	r1, r2
 8002422:	4618      	mov	r0, r3
 8002424:	f7ff ff80 	bl	8002328 <__NVIC_SetPriority>
}
 8002428:	bf00      	nop
 800242a:	3718      	adds	r7, #24
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}

08002430 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	4603      	mov	r3, r0
 8002438:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800243a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800243e:	4618      	mov	r0, r3
 8002440:	f7ff ff54 	bl	80022ec <__NVIC_EnableIRQ>
}
 8002444:	bf00      	nop
 8002446:	3708      	adds	r7, #8
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}

0800244c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800244c:	b480      	push	{r7}
 800244e:	b089      	sub	sp, #36	@ 0x24
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002456:	2300      	movs	r3, #0
 8002458:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800245a:	2300      	movs	r3, #0
 800245c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800245e:	2300      	movs	r3, #0
 8002460:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002462:	2300      	movs	r3, #0
 8002464:	61fb      	str	r3, [r7, #28]
 8002466:	e165      	b.n	8002734 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002468:	2201      	movs	r2, #1
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	697a      	ldr	r2, [r7, #20]
 8002478:	4013      	ands	r3, r2
 800247a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800247c:	693a      	ldr	r2, [r7, #16]
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	429a      	cmp	r2, r3
 8002482:	f040 8154 	bne.w	800272e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f003 0303 	and.w	r3, r3, #3
 800248e:	2b01      	cmp	r3, #1
 8002490:	d005      	beq.n	800249e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800249a:	2b02      	cmp	r3, #2
 800249c:	d130      	bne.n	8002500 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	005b      	lsls	r3, r3, #1
 80024a8:	2203      	movs	r2, #3
 80024aa:	fa02 f303 	lsl.w	r3, r2, r3
 80024ae:	43db      	mvns	r3, r3
 80024b0:	69ba      	ldr	r2, [r7, #24]
 80024b2:	4013      	ands	r3, r2
 80024b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	68da      	ldr	r2, [r3, #12]
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	005b      	lsls	r3, r3, #1
 80024be:	fa02 f303 	lsl.w	r3, r2, r3
 80024c2:	69ba      	ldr	r2, [r7, #24]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	69ba      	ldr	r2, [r7, #24]
 80024cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024d4:	2201      	movs	r2, #1
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	43db      	mvns	r3, r3
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	4013      	ands	r3, r2
 80024e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	091b      	lsrs	r3, r3, #4
 80024ea:	f003 0201 	and.w	r2, r3, #1
 80024ee:	69fb      	ldr	r3, [r7, #28]
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	69ba      	ldr	r2, [r7, #24]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	69ba      	ldr	r2, [r7, #24]
 80024fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f003 0303 	and.w	r3, r3, #3
 8002508:	2b03      	cmp	r3, #3
 800250a:	d017      	beq.n	800253c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	005b      	lsls	r3, r3, #1
 8002516:	2203      	movs	r2, #3
 8002518:	fa02 f303 	lsl.w	r3, r2, r3
 800251c:	43db      	mvns	r3, r3
 800251e:	69ba      	ldr	r2, [r7, #24]
 8002520:	4013      	ands	r3, r2
 8002522:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	689a      	ldr	r2, [r3, #8]
 8002528:	69fb      	ldr	r3, [r7, #28]
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	69ba      	ldr	r2, [r7, #24]
 8002532:	4313      	orrs	r3, r2
 8002534:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	69ba      	ldr	r2, [r7, #24]
 800253a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f003 0303 	and.w	r3, r3, #3
 8002544:	2b02      	cmp	r3, #2
 8002546:	d123      	bne.n	8002590 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	08da      	lsrs	r2, r3, #3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	3208      	adds	r2, #8
 8002550:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002554:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	f003 0307 	and.w	r3, r3, #7
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	220f      	movs	r2, #15
 8002560:	fa02 f303 	lsl.w	r3, r2, r3
 8002564:	43db      	mvns	r3, r3
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	4013      	ands	r3, r2
 800256a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	691a      	ldr	r2, [r3, #16]
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	f003 0307 	and.w	r3, r3, #7
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	fa02 f303 	lsl.w	r3, r2, r3
 800257c:	69ba      	ldr	r2, [r7, #24]
 800257e:	4313      	orrs	r3, r2
 8002580:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	08da      	lsrs	r2, r3, #3
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	3208      	adds	r2, #8
 800258a:	69b9      	ldr	r1, [r7, #24]
 800258c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	2203      	movs	r2, #3
 800259c:	fa02 f303 	lsl.w	r3, r2, r3
 80025a0:	43db      	mvns	r3, r3
 80025a2:	69ba      	ldr	r2, [r7, #24]
 80025a4:	4013      	ands	r3, r2
 80025a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f003 0203 	and.w	r2, r3, #3
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	69ba      	ldr	r2, [r7, #24]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	f000 80ae 	beq.w	800272e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025d2:	2300      	movs	r3, #0
 80025d4:	60fb      	str	r3, [r7, #12]
 80025d6:	4b5d      	ldr	r3, [pc, #372]	@ (800274c <HAL_GPIO_Init+0x300>)
 80025d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025da:	4a5c      	ldr	r2, [pc, #368]	@ (800274c <HAL_GPIO_Init+0x300>)
 80025dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80025e2:	4b5a      	ldr	r3, [pc, #360]	@ (800274c <HAL_GPIO_Init+0x300>)
 80025e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025ea:	60fb      	str	r3, [r7, #12]
 80025ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025ee:	4a58      	ldr	r2, [pc, #352]	@ (8002750 <HAL_GPIO_Init+0x304>)
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	089b      	lsrs	r3, r3, #2
 80025f4:	3302      	adds	r3, #2
 80025f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025fc:	69fb      	ldr	r3, [r7, #28]
 80025fe:	f003 0303 	and.w	r3, r3, #3
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	220f      	movs	r2, #15
 8002606:	fa02 f303 	lsl.w	r3, r2, r3
 800260a:	43db      	mvns	r3, r3
 800260c:	69ba      	ldr	r2, [r7, #24]
 800260e:	4013      	ands	r3, r2
 8002610:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a4f      	ldr	r2, [pc, #316]	@ (8002754 <HAL_GPIO_Init+0x308>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d025      	beq.n	8002666 <HAL_GPIO_Init+0x21a>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a4e      	ldr	r2, [pc, #312]	@ (8002758 <HAL_GPIO_Init+0x30c>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d01f      	beq.n	8002662 <HAL_GPIO_Init+0x216>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4a4d      	ldr	r2, [pc, #308]	@ (800275c <HAL_GPIO_Init+0x310>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d019      	beq.n	800265e <HAL_GPIO_Init+0x212>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4a4c      	ldr	r2, [pc, #304]	@ (8002760 <HAL_GPIO_Init+0x314>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d013      	beq.n	800265a <HAL_GPIO_Init+0x20e>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4a4b      	ldr	r2, [pc, #300]	@ (8002764 <HAL_GPIO_Init+0x318>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d00d      	beq.n	8002656 <HAL_GPIO_Init+0x20a>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a4a      	ldr	r2, [pc, #296]	@ (8002768 <HAL_GPIO_Init+0x31c>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d007      	beq.n	8002652 <HAL_GPIO_Init+0x206>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a49      	ldr	r2, [pc, #292]	@ (800276c <HAL_GPIO_Init+0x320>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d101      	bne.n	800264e <HAL_GPIO_Init+0x202>
 800264a:	2306      	movs	r3, #6
 800264c:	e00c      	b.n	8002668 <HAL_GPIO_Init+0x21c>
 800264e:	2307      	movs	r3, #7
 8002650:	e00a      	b.n	8002668 <HAL_GPIO_Init+0x21c>
 8002652:	2305      	movs	r3, #5
 8002654:	e008      	b.n	8002668 <HAL_GPIO_Init+0x21c>
 8002656:	2304      	movs	r3, #4
 8002658:	e006      	b.n	8002668 <HAL_GPIO_Init+0x21c>
 800265a:	2303      	movs	r3, #3
 800265c:	e004      	b.n	8002668 <HAL_GPIO_Init+0x21c>
 800265e:	2302      	movs	r3, #2
 8002660:	e002      	b.n	8002668 <HAL_GPIO_Init+0x21c>
 8002662:	2301      	movs	r3, #1
 8002664:	e000      	b.n	8002668 <HAL_GPIO_Init+0x21c>
 8002666:	2300      	movs	r3, #0
 8002668:	69fa      	ldr	r2, [r7, #28]
 800266a:	f002 0203 	and.w	r2, r2, #3
 800266e:	0092      	lsls	r2, r2, #2
 8002670:	4093      	lsls	r3, r2
 8002672:	69ba      	ldr	r2, [r7, #24]
 8002674:	4313      	orrs	r3, r2
 8002676:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002678:	4935      	ldr	r1, [pc, #212]	@ (8002750 <HAL_GPIO_Init+0x304>)
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	089b      	lsrs	r3, r3, #2
 800267e:	3302      	adds	r3, #2
 8002680:	69ba      	ldr	r2, [r7, #24]
 8002682:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002686:	4b3a      	ldr	r3, [pc, #232]	@ (8002770 <HAL_GPIO_Init+0x324>)
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	43db      	mvns	r3, r3
 8002690:	69ba      	ldr	r2, [r7, #24]
 8002692:	4013      	ands	r3, r2
 8002694:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d003      	beq.n	80026aa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80026a2:	69ba      	ldr	r2, [r7, #24]
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	4313      	orrs	r3, r2
 80026a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026aa:	4a31      	ldr	r2, [pc, #196]	@ (8002770 <HAL_GPIO_Init+0x324>)
 80026ac:	69bb      	ldr	r3, [r7, #24]
 80026ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026b0:	4b2f      	ldr	r3, [pc, #188]	@ (8002770 <HAL_GPIO_Init+0x324>)
 80026b2:	68db      	ldr	r3, [r3, #12]
 80026b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	43db      	mvns	r3, r3
 80026ba:	69ba      	ldr	r2, [r7, #24]
 80026bc:	4013      	ands	r3, r2
 80026be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d003      	beq.n	80026d4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80026cc:	69ba      	ldr	r2, [r7, #24]
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80026d4:	4a26      	ldr	r2, [pc, #152]	@ (8002770 <HAL_GPIO_Init+0x324>)
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80026da:	4b25      	ldr	r3, [pc, #148]	@ (8002770 <HAL_GPIO_Init+0x324>)
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	43db      	mvns	r3, r3
 80026e4:	69ba      	ldr	r2, [r7, #24]
 80026e6:	4013      	ands	r3, r2
 80026e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d003      	beq.n	80026fe <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80026f6:	69ba      	ldr	r2, [r7, #24]
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026fe:	4a1c      	ldr	r2, [pc, #112]	@ (8002770 <HAL_GPIO_Init+0x324>)
 8002700:	69bb      	ldr	r3, [r7, #24]
 8002702:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002704:	4b1a      	ldr	r3, [pc, #104]	@ (8002770 <HAL_GPIO_Init+0x324>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	43db      	mvns	r3, r3
 800270e:	69ba      	ldr	r2, [r7, #24]
 8002710:	4013      	ands	r3, r2
 8002712:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d003      	beq.n	8002728 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002720:	69ba      	ldr	r2, [r7, #24]
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	4313      	orrs	r3, r2
 8002726:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002728:	4a11      	ldr	r2, [pc, #68]	@ (8002770 <HAL_GPIO_Init+0x324>)
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	3301      	adds	r3, #1
 8002732:	61fb      	str	r3, [r7, #28]
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	2b0f      	cmp	r3, #15
 8002738:	f67f ae96 	bls.w	8002468 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800273c:	bf00      	nop
 800273e:	bf00      	nop
 8002740:	3724      	adds	r7, #36	@ 0x24
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	40023800 	.word	0x40023800
 8002750:	40013800 	.word	0x40013800
 8002754:	40020000 	.word	0x40020000
 8002758:	40020400 	.word	0x40020400
 800275c:	40020800 	.word	0x40020800
 8002760:	40020c00 	.word	0x40020c00
 8002764:	40021000 	.word	0x40021000
 8002768:	40021400 	.word	0x40021400
 800276c:	40021800 	.word	0x40021800
 8002770:	40013c00 	.word	0x40013c00

08002774 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	460b      	mov	r3, r1
 800277e:	807b      	strh	r3, [r7, #2]
 8002780:	4613      	mov	r3, r2
 8002782:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002784:	787b      	ldrb	r3, [r7, #1]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d003      	beq.n	8002792 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800278a:	887a      	ldrh	r2, [r7, #2]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002790:	e003      	b.n	800279a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002792:	887b      	ldrh	r3, [r7, #2]
 8002794:	041a      	lsls	r2, r3, #16
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	619a      	str	r2, [r3, #24]
}
 800279a:	bf00      	nop
 800279c:	370c      	adds	r7, #12
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
	...

080027a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	4603      	mov	r3, r0
 80027b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80027b2:	4b08      	ldr	r3, [pc, #32]	@ (80027d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027b4:	695a      	ldr	r2, [r3, #20]
 80027b6:	88fb      	ldrh	r3, [r7, #6]
 80027b8:	4013      	ands	r3, r2
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d006      	beq.n	80027cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80027be:	4a05      	ldr	r2, [pc, #20]	@ (80027d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027c0:	88fb      	ldrh	r3, [r7, #6]
 80027c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80027c4:	88fb      	ldrh	r3, [r7, #6]
 80027c6:	4618      	mov	r0, r3
 80027c8:	f7fe fb86 	bl	8000ed8 <HAL_GPIO_EXTI_Callback>
  }
}
 80027cc:	bf00      	nop
 80027ce:	3708      	adds	r7, #8
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	40013c00 	.word	0x40013c00

080027d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d101      	bne.n	80027ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e0cc      	b.n	8002986 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027ec:	4b68      	ldr	r3, [pc, #416]	@ (8002990 <HAL_RCC_ClockConfig+0x1b8>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 030f 	and.w	r3, r3, #15
 80027f4:	683a      	ldr	r2, [r7, #0]
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d90c      	bls.n	8002814 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027fa:	4b65      	ldr	r3, [pc, #404]	@ (8002990 <HAL_RCC_ClockConfig+0x1b8>)
 80027fc:	683a      	ldr	r2, [r7, #0]
 80027fe:	b2d2      	uxtb	r2, r2
 8002800:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002802:	4b63      	ldr	r3, [pc, #396]	@ (8002990 <HAL_RCC_ClockConfig+0x1b8>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 030f 	and.w	r3, r3, #15
 800280a:	683a      	ldr	r2, [r7, #0]
 800280c:	429a      	cmp	r2, r3
 800280e:	d001      	beq.n	8002814 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e0b8      	b.n	8002986 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 0302 	and.w	r3, r3, #2
 800281c:	2b00      	cmp	r3, #0
 800281e:	d020      	beq.n	8002862 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 0304 	and.w	r3, r3, #4
 8002828:	2b00      	cmp	r3, #0
 800282a:	d005      	beq.n	8002838 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800282c:	4b59      	ldr	r3, [pc, #356]	@ (8002994 <HAL_RCC_ClockConfig+0x1bc>)
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	4a58      	ldr	r2, [pc, #352]	@ (8002994 <HAL_RCC_ClockConfig+0x1bc>)
 8002832:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002836:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 0308 	and.w	r3, r3, #8
 8002840:	2b00      	cmp	r3, #0
 8002842:	d005      	beq.n	8002850 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002844:	4b53      	ldr	r3, [pc, #332]	@ (8002994 <HAL_RCC_ClockConfig+0x1bc>)
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	4a52      	ldr	r2, [pc, #328]	@ (8002994 <HAL_RCC_ClockConfig+0x1bc>)
 800284a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800284e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002850:	4b50      	ldr	r3, [pc, #320]	@ (8002994 <HAL_RCC_ClockConfig+0x1bc>)
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	494d      	ldr	r1, [pc, #308]	@ (8002994 <HAL_RCC_ClockConfig+0x1bc>)
 800285e:	4313      	orrs	r3, r2
 8002860:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0301 	and.w	r3, r3, #1
 800286a:	2b00      	cmp	r3, #0
 800286c:	d044      	beq.n	80028f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	2b01      	cmp	r3, #1
 8002874:	d107      	bne.n	8002886 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002876:	4b47      	ldr	r3, [pc, #284]	@ (8002994 <HAL_RCC_ClockConfig+0x1bc>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d119      	bne.n	80028b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e07f      	b.n	8002986 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	2b02      	cmp	r3, #2
 800288c:	d003      	beq.n	8002896 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002892:	2b03      	cmp	r3, #3
 8002894:	d107      	bne.n	80028a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002896:	4b3f      	ldr	r3, [pc, #252]	@ (8002994 <HAL_RCC_ClockConfig+0x1bc>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d109      	bne.n	80028b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e06f      	b.n	8002986 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028a6:	4b3b      	ldr	r3, [pc, #236]	@ (8002994 <HAL_RCC_ClockConfig+0x1bc>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 0302 	and.w	r3, r3, #2
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d101      	bne.n	80028b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e067      	b.n	8002986 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028b6:	4b37      	ldr	r3, [pc, #220]	@ (8002994 <HAL_RCC_ClockConfig+0x1bc>)
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	f023 0203 	bic.w	r2, r3, #3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	4934      	ldr	r1, [pc, #208]	@ (8002994 <HAL_RCC_ClockConfig+0x1bc>)
 80028c4:	4313      	orrs	r3, r2
 80028c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028c8:	f7ff f8f6 	bl	8001ab8 <HAL_GetTick>
 80028cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ce:	e00a      	b.n	80028e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028d0:	f7ff f8f2 	bl	8001ab8 <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028de:	4293      	cmp	r3, r2
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e04f      	b.n	8002986 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028e6:	4b2b      	ldr	r3, [pc, #172]	@ (8002994 <HAL_RCC_ClockConfig+0x1bc>)
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	f003 020c 	and.w	r2, r3, #12
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d1eb      	bne.n	80028d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028f8:	4b25      	ldr	r3, [pc, #148]	@ (8002990 <HAL_RCC_ClockConfig+0x1b8>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 030f 	and.w	r3, r3, #15
 8002900:	683a      	ldr	r2, [r7, #0]
 8002902:	429a      	cmp	r2, r3
 8002904:	d20c      	bcs.n	8002920 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002906:	4b22      	ldr	r3, [pc, #136]	@ (8002990 <HAL_RCC_ClockConfig+0x1b8>)
 8002908:	683a      	ldr	r2, [r7, #0]
 800290a:	b2d2      	uxtb	r2, r2
 800290c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800290e:	4b20      	ldr	r3, [pc, #128]	@ (8002990 <HAL_RCC_ClockConfig+0x1b8>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 030f 	and.w	r3, r3, #15
 8002916:	683a      	ldr	r2, [r7, #0]
 8002918:	429a      	cmp	r2, r3
 800291a:	d001      	beq.n	8002920 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	e032      	b.n	8002986 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 0304 	and.w	r3, r3, #4
 8002928:	2b00      	cmp	r3, #0
 800292a:	d008      	beq.n	800293e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800292c:	4b19      	ldr	r3, [pc, #100]	@ (8002994 <HAL_RCC_ClockConfig+0x1bc>)
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	4916      	ldr	r1, [pc, #88]	@ (8002994 <HAL_RCC_ClockConfig+0x1bc>)
 800293a:	4313      	orrs	r3, r2
 800293c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 0308 	and.w	r3, r3, #8
 8002946:	2b00      	cmp	r3, #0
 8002948:	d009      	beq.n	800295e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800294a:	4b12      	ldr	r3, [pc, #72]	@ (8002994 <HAL_RCC_ClockConfig+0x1bc>)
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	691b      	ldr	r3, [r3, #16]
 8002956:	00db      	lsls	r3, r3, #3
 8002958:	490e      	ldr	r1, [pc, #56]	@ (8002994 <HAL_RCC_ClockConfig+0x1bc>)
 800295a:	4313      	orrs	r3, r2
 800295c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800295e:	f000 f887 	bl	8002a70 <HAL_RCC_GetSysClockFreq>
 8002962:	4602      	mov	r2, r0
 8002964:	4b0b      	ldr	r3, [pc, #44]	@ (8002994 <HAL_RCC_ClockConfig+0x1bc>)
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	091b      	lsrs	r3, r3, #4
 800296a:	f003 030f 	and.w	r3, r3, #15
 800296e:	490a      	ldr	r1, [pc, #40]	@ (8002998 <HAL_RCC_ClockConfig+0x1c0>)
 8002970:	5ccb      	ldrb	r3, [r1, r3]
 8002972:	fa22 f303 	lsr.w	r3, r2, r3
 8002976:	4a09      	ldr	r2, [pc, #36]	@ (800299c <HAL_RCC_ClockConfig+0x1c4>)
 8002978:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800297a:	4b09      	ldr	r3, [pc, #36]	@ (80029a0 <HAL_RCC_ClockConfig+0x1c8>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4618      	mov	r0, r3
 8002980:	f7fe fec2 	bl	8001708 <HAL_InitTick>

  return HAL_OK;
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3710      	adds	r7, #16
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	40023c00 	.word	0x40023c00
 8002994:	40023800 	.word	0x40023800
 8002998:	0800a700 	.word	0x0800a700
 800299c:	20000000 	.word	0x20000000
 80029a0:	20000004 	.word	0x20000004

080029a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029a8:	4b03      	ldr	r3, [pc, #12]	@ (80029b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80029aa:	681b      	ldr	r3, [r3, #0]
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	20000000 	.word	0x20000000

080029bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029c0:	f7ff fff0 	bl	80029a4 <HAL_RCC_GetHCLKFreq>
 80029c4:	4602      	mov	r2, r0
 80029c6:	4b05      	ldr	r3, [pc, #20]	@ (80029dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	0a9b      	lsrs	r3, r3, #10
 80029cc:	f003 0307 	and.w	r3, r3, #7
 80029d0:	4903      	ldr	r1, [pc, #12]	@ (80029e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029d2:	5ccb      	ldrb	r3, [r1, r3]
 80029d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029d8:	4618      	mov	r0, r3
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	40023800 	.word	0x40023800
 80029e0:	0800a710 	.word	0x0800a710

080029e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029e8:	f7ff ffdc 	bl	80029a4 <HAL_RCC_GetHCLKFreq>
 80029ec:	4602      	mov	r2, r0
 80029ee:	4b05      	ldr	r3, [pc, #20]	@ (8002a04 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	0b5b      	lsrs	r3, r3, #13
 80029f4:	f003 0307 	and.w	r3, r3, #7
 80029f8:	4903      	ldr	r1, [pc, #12]	@ (8002a08 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029fa:	5ccb      	ldrb	r3, [r1, r3]
 80029fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	40023800 	.word	0x40023800
 8002a08:	0800a710 	.word	0x0800a710

08002a0c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	220f      	movs	r2, #15
 8002a1a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002a1c:	4b12      	ldr	r3, [pc, #72]	@ (8002a68 <HAL_RCC_GetClockConfig+0x5c>)
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f003 0203 	and.w	r2, r3, #3
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002a28:	4b0f      	ldr	r3, [pc, #60]	@ (8002a68 <HAL_RCC_GetClockConfig+0x5c>)
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002a34:	4b0c      	ldr	r3, [pc, #48]	@ (8002a68 <HAL_RCC_GetClockConfig+0x5c>)
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002a40:	4b09      	ldr	r3, [pc, #36]	@ (8002a68 <HAL_RCC_GetClockConfig+0x5c>)
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	08db      	lsrs	r3, r3, #3
 8002a46:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002a4e:	4b07      	ldr	r3, [pc, #28]	@ (8002a6c <HAL_RCC_GetClockConfig+0x60>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 020f 	and.w	r2, r3, #15
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	601a      	str	r2, [r3, #0]
}
 8002a5a:	bf00      	nop
 8002a5c:	370c      	adds	r7, #12
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop
 8002a68:	40023800 	.word	0x40023800
 8002a6c:	40023c00 	.word	0x40023c00

08002a70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a74:	b0ae      	sub	sp, #184	@ 0xb8
 8002a76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002a84:	2300      	movs	r3, #0
 8002a86:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002a90:	2300      	movs	r3, #0
 8002a92:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a96:	4bcb      	ldr	r3, [pc, #812]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f003 030c 	and.w	r3, r3, #12
 8002a9e:	2b0c      	cmp	r3, #12
 8002aa0:	f200 8206 	bhi.w	8002eb0 <HAL_RCC_GetSysClockFreq+0x440>
 8002aa4:	a201      	add	r2, pc, #4	@ (adr r2, 8002aac <HAL_RCC_GetSysClockFreq+0x3c>)
 8002aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aaa:	bf00      	nop
 8002aac:	08002ae1 	.word	0x08002ae1
 8002ab0:	08002eb1 	.word	0x08002eb1
 8002ab4:	08002eb1 	.word	0x08002eb1
 8002ab8:	08002eb1 	.word	0x08002eb1
 8002abc:	08002ae9 	.word	0x08002ae9
 8002ac0:	08002eb1 	.word	0x08002eb1
 8002ac4:	08002eb1 	.word	0x08002eb1
 8002ac8:	08002eb1 	.word	0x08002eb1
 8002acc:	08002af1 	.word	0x08002af1
 8002ad0:	08002eb1 	.word	0x08002eb1
 8002ad4:	08002eb1 	.word	0x08002eb1
 8002ad8:	08002eb1 	.word	0x08002eb1
 8002adc:	08002ce1 	.word	0x08002ce1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ae0:	4bb9      	ldr	r3, [pc, #740]	@ (8002dc8 <HAL_RCC_GetSysClockFreq+0x358>)
 8002ae2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002ae6:	e1e7      	b.n	8002eb8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ae8:	4bb8      	ldr	r3, [pc, #736]	@ (8002dcc <HAL_RCC_GetSysClockFreq+0x35c>)
 8002aea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002aee:	e1e3      	b.n	8002eb8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002af0:	4bb4      	ldr	r3, [pc, #720]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002af8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002afc:	4bb1      	ldr	r3, [pc, #708]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d071      	beq.n	8002bec <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b08:	4bae      	ldr	r3, [pc, #696]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	099b      	lsrs	r3, r3, #6
 8002b0e:	2200      	movs	r2, #0
 8002b10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002b14:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002b18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002b1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b20:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002b24:	2300      	movs	r3, #0
 8002b26:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002b2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002b2e:	4622      	mov	r2, r4
 8002b30:	462b      	mov	r3, r5
 8002b32:	f04f 0000 	mov.w	r0, #0
 8002b36:	f04f 0100 	mov.w	r1, #0
 8002b3a:	0159      	lsls	r1, r3, #5
 8002b3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b40:	0150      	lsls	r0, r2, #5
 8002b42:	4602      	mov	r2, r0
 8002b44:	460b      	mov	r3, r1
 8002b46:	4621      	mov	r1, r4
 8002b48:	1a51      	subs	r1, r2, r1
 8002b4a:	6439      	str	r1, [r7, #64]	@ 0x40
 8002b4c:	4629      	mov	r1, r5
 8002b4e:	eb63 0301 	sbc.w	r3, r3, r1
 8002b52:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b54:	f04f 0200 	mov.w	r2, #0
 8002b58:	f04f 0300 	mov.w	r3, #0
 8002b5c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002b60:	4649      	mov	r1, r9
 8002b62:	018b      	lsls	r3, r1, #6
 8002b64:	4641      	mov	r1, r8
 8002b66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b6a:	4641      	mov	r1, r8
 8002b6c:	018a      	lsls	r2, r1, #6
 8002b6e:	4641      	mov	r1, r8
 8002b70:	1a51      	subs	r1, r2, r1
 8002b72:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002b74:	4649      	mov	r1, r9
 8002b76:	eb63 0301 	sbc.w	r3, r3, r1
 8002b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b7c:	f04f 0200 	mov.w	r2, #0
 8002b80:	f04f 0300 	mov.w	r3, #0
 8002b84:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002b88:	4649      	mov	r1, r9
 8002b8a:	00cb      	lsls	r3, r1, #3
 8002b8c:	4641      	mov	r1, r8
 8002b8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b92:	4641      	mov	r1, r8
 8002b94:	00ca      	lsls	r2, r1, #3
 8002b96:	4610      	mov	r0, r2
 8002b98:	4619      	mov	r1, r3
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	4622      	mov	r2, r4
 8002b9e:	189b      	adds	r3, r3, r2
 8002ba0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ba2:	462b      	mov	r3, r5
 8002ba4:	460a      	mov	r2, r1
 8002ba6:	eb42 0303 	adc.w	r3, r2, r3
 8002baa:	637b      	str	r3, [r7, #52]	@ 0x34
 8002bac:	f04f 0200 	mov.w	r2, #0
 8002bb0:	f04f 0300 	mov.w	r3, #0
 8002bb4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002bb8:	4629      	mov	r1, r5
 8002bba:	024b      	lsls	r3, r1, #9
 8002bbc:	4621      	mov	r1, r4
 8002bbe:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002bc2:	4621      	mov	r1, r4
 8002bc4:	024a      	lsls	r2, r1, #9
 8002bc6:	4610      	mov	r0, r2
 8002bc8:	4619      	mov	r1, r3
 8002bca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002bd4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002bd8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002bdc:	f7fe f804 	bl	8000be8 <__aeabi_uldivmod>
 8002be0:	4602      	mov	r2, r0
 8002be2:	460b      	mov	r3, r1
 8002be4:	4613      	mov	r3, r2
 8002be6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002bea:	e067      	b.n	8002cbc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bec:	4b75      	ldr	r3, [pc, #468]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	099b      	lsrs	r3, r3, #6
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002bf8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002bfc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002c00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c04:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002c06:	2300      	movs	r3, #0
 8002c08:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002c0a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002c0e:	4622      	mov	r2, r4
 8002c10:	462b      	mov	r3, r5
 8002c12:	f04f 0000 	mov.w	r0, #0
 8002c16:	f04f 0100 	mov.w	r1, #0
 8002c1a:	0159      	lsls	r1, r3, #5
 8002c1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c20:	0150      	lsls	r0, r2, #5
 8002c22:	4602      	mov	r2, r0
 8002c24:	460b      	mov	r3, r1
 8002c26:	4621      	mov	r1, r4
 8002c28:	1a51      	subs	r1, r2, r1
 8002c2a:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002c2c:	4629      	mov	r1, r5
 8002c2e:	eb63 0301 	sbc.w	r3, r3, r1
 8002c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c34:	f04f 0200 	mov.w	r2, #0
 8002c38:	f04f 0300 	mov.w	r3, #0
 8002c3c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002c40:	4649      	mov	r1, r9
 8002c42:	018b      	lsls	r3, r1, #6
 8002c44:	4641      	mov	r1, r8
 8002c46:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c4a:	4641      	mov	r1, r8
 8002c4c:	018a      	lsls	r2, r1, #6
 8002c4e:	4641      	mov	r1, r8
 8002c50:	ebb2 0a01 	subs.w	sl, r2, r1
 8002c54:	4649      	mov	r1, r9
 8002c56:	eb63 0b01 	sbc.w	fp, r3, r1
 8002c5a:	f04f 0200 	mov.w	r2, #0
 8002c5e:	f04f 0300 	mov.w	r3, #0
 8002c62:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002c66:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002c6a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c6e:	4692      	mov	sl, r2
 8002c70:	469b      	mov	fp, r3
 8002c72:	4623      	mov	r3, r4
 8002c74:	eb1a 0303 	adds.w	r3, sl, r3
 8002c78:	623b      	str	r3, [r7, #32]
 8002c7a:	462b      	mov	r3, r5
 8002c7c:	eb4b 0303 	adc.w	r3, fp, r3
 8002c80:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c82:	f04f 0200 	mov.w	r2, #0
 8002c86:	f04f 0300 	mov.w	r3, #0
 8002c8a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002c8e:	4629      	mov	r1, r5
 8002c90:	028b      	lsls	r3, r1, #10
 8002c92:	4621      	mov	r1, r4
 8002c94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c98:	4621      	mov	r1, r4
 8002c9a:	028a      	lsls	r2, r1, #10
 8002c9c:	4610      	mov	r0, r2
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	673b      	str	r3, [r7, #112]	@ 0x70
 8002ca8:	677a      	str	r2, [r7, #116]	@ 0x74
 8002caa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002cae:	f7fd ff9b 	bl	8000be8 <__aeabi_uldivmod>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002cbc:	4b41      	ldr	r3, [pc, #260]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	0c1b      	lsrs	r3, r3, #16
 8002cc2:	f003 0303 	and.w	r3, r3, #3
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	005b      	lsls	r3, r3, #1
 8002cca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002cce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002cd2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cda:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002cde:	e0eb      	b.n	8002eb8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ce0:	4b38      	ldr	r3, [pc, #224]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ce8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cec:	4b35      	ldr	r3, [pc, #212]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d06b      	beq.n	8002dd0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cf8:	4b32      	ldr	r3, [pc, #200]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	099b      	lsrs	r3, r3, #6
 8002cfe:	2200      	movs	r2, #0
 8002d00:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002d02:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002d04:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d0a:	663b      	str	r3, [r7, #96]	@ 0x60
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	667b      	str	r3, [r7, #100]	@ 0x64
 8002d10:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002d14:	4622      	mov	r2, r4
 8002d16:	462b      	mov	r3, r5
 8002d18:	f04f 0000 	mov.w	r0, #0
 8002d1c:	f04f 0100 	mov.w	r1, #0
 8002d20:	0159      	lsls	r1, r3, #5
 8002d22:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d26:	0150      	lsls	r0, r2, #5
 8002d28:	4602      	mov	r2, r0
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	4621      	mov	r1, r4
 8002d2e:	1a51      	subs	r1, r2, r1
 8002d30:	61b9      	str	r1, [r7, #24]
 8002d32:	4629      	mov	r1, r5
 8002d34:	eb63 0301 	sbc.w	r3, r3, r1
 8002d38:	61fb      	str	r3, [r7, #28]
 8002d3a:	f04f 0200 	mov.w	r2, #0
 8002d3e:	f04f 0300 	mov.w	r3, #0
 8002d42:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002d46:	4659      	mov	r1, fp
 8002d48:	018b      	lsls	r3, r1, #6
 8002d4a:	4651      	mov	r1, sl
 8002d4c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d50:	4651      	mov	r1, sl
 8002d52:	018a      	lsls	r2, r1, #6
 8002d54:	4651      	mov	r1, sl
 8002d56:	ebb2 0801 	subs.w	r8, r2, r1
 8002d5a:	4659      	mov	r1, fp
 8002d5c:	eb63 0901 	sbc.w	r9, r3, r1
 8002d60:	f04f 0200 	mov.w	r2, #0
 8002d64:	f04f 0300 	mov.w	r3, #0
 8002d68:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d6c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d70:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d74:	4690      	mov	r8, r2
 8002d76:	4699      	mov	r9, r3
 8002d78:	4623      	mov	r3, r4
 8002d7a:	eb18 0303 	adds.w	r3, r8, r3
 8002d7e:	613b      	str	r3, [r7, #16]
 8002d80:	462b      	mov	r3, r5
 8002d82:	eb49 0303 	adc.w	r3, r9, r3
 8002d86:	617b      	str	r3, [r7, #20]
 8002d88:	f04f 0200 	mov.w	r2, #0
 8002d8c:	f04f 0300 	mov.w	r3, #0
 8002d90:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002d94:	4629      	mov	r1, r5
 8002d96:	024b      	lsls	r3, r1, #9
 8002d98:	4621      	mov	r1, r4
 8002d9a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002d9e:	4621      	mov	r1, r4
 8002da0:	024a      	lsls	r2, r1, #9
 8002da2:	4610      	mov	r0, r2
 8002da4:	4619      	mov	r1, r3
 8002da6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002daa:	2200      	movs	r2, #0
 8002dac:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002dae:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002db0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002db4:	f7fd ff18 	bl	8000be8 <__aeabi_uldivmod>
 8002db8:	4602      	mov	r2, r0
 8002dba:	460b      	mov	r3, r1
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002dc2:	e065      	b.n	8002e90 <HAL_RCC_GetSysClockFreq+0x420>
 8002dc4:	40023800 	.word	0x40023800
 8002dc8:	00f42400 	.word	0x00f42400
 8002dcc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dd0:	4b3d      	ldr	r3, [pc, #244]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x458>)
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	099b      	lsrs	r3, r3, #6
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	4618      	mov	r0, r3
 8002dda:	4611      	mov	r1, r2
 8002ddc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002de0:	653b      	str	r3, [r7, #80]	@ 0x50
 8002de2:	2300      	movs	r3, #0
 8002de4:	657b      	str	r3, [r7, #84]	@ 0x54
 8002de6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002dea:	4642      	mov	r2, r8
 8002dec:	464b      	mov	r3, r9
 8002dee:	f04f 0000 	mov.w	r0, #0
 8002df2:	f04f 0100 	mov.w	r1, #0
 8002df6:	0159      	lsls	r1, r3, #5
 8002df8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002dfc:	0150      	lsls	r0, r2, #5
 8002dfe:	4602      	mov	r2, r0
 8002e00:	460b      	mov	r3, r1
 8002e02:	4641      	mov	r1, r8
 8002e04:	1a51      	subs	r1, r2, r1
 8002e06:	60b9      	str	r1, [r7, #8]
 8002e08:	4649      	mov	r1, r9
 8002e0a:	eb63 0301 	sbc.w	r3, r3, r1
 8002e0e:	60fb      	str	r3, [r7, #12]
 8002e10:	f04f 0200 	mov.w	r2, #0
 8002e14:	f04f 0300 	mov.w	r3, #0
 8002e18:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002e1c:	4659      	mov	r1, fp
 8002e1e:	018b      	lsls	r3, r1, #6
 8002e20:	4651      	mov	r1, sl
 8002e22:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e26:	4651      	mov	r1, sl
 8002e28:	018a      	lsls	r2, r1, #6
 8002e2a:	4651      	mov	r1, sl
 8002e2c:	1a54      	subs	r4, r2, r1
 8002e2e:	4659      	mov	r1, fp
 8002e30:	eb63 0501 	sbc.w	r5, r3, r1
 8002e34:	f04f 0200 	mov.w	r2, #0
 8002e38:	f04f 0300 	mov.w	r3, #0
 8002e3c:	00eb      	lsls	r3, r5, #3
 8002e3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e42:	00e2      	lsls	r2, r4, #3
 8002e44:	4614      	mov	r4, r2
 8002e46:	461d      	mov	r5, r3
 8002e48:	4643      	mov	r3, r8
 8002e4a:	18e3      	adds	r3, r4, r3
 8002e4c:	603b      	str	r3, [r7, #0]
 8002e4e:	464b      	mov	r3, r9
 8002e50:	eb45 0303 	adc.w	r3, r5, r3
 8002e54:	607b      	str	r3, [r7, #4]
 8002e56:	f04f 0200 	mov.w	r2, #0
 8002e5a:	f04f 0300 	mov.w	r3, #0
 8002e5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e62:	4629      	mov	r1, r5
 8002e64:	028b      	lsls	r3, r1, #10
 8002e66:	4621      	mov	r1, r4
 8002e68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e6c:	4621      	mov	r1, r4
 8002e6e:	028a      	lsls	r2, r1, #10
 8002e70:	4610      	mov	r0, r2
 8002e72:	4619      	mov	r1, r3
 8002e74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e78:	2200      	movs	r2, #0
 8002e7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e7c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002e7e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002e82:	f7fd feb1 	bl	8000be8 <__aeabi_uldivmod>
 8002e86:	4602      	mov	r2, r0
 8002e88:	460b      	mov	r3, r1
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002e90:	4b0d      	ldr	r3, [pc, #52]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x458>)
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	0f1b      	lsrs	r3, r3, #28
 8002e96:	f003 0307 	and.w	r3, r3, #7
 8002e9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002e9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002ea2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002ea6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eaa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002eae:	e003      	b.n	8002eb8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002eb0:	4b06      	ldr	r3, [pc, #24]	@ (8002ecc <HAL_RCC_GetSysClockFreq+0x45c>)
 8002eb2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002eb6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002eb8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	37b8      	adds	r7, #184	@ 0xb8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ec6:	bf00      	nop
 8002ec8:	40023800 	.word	0x40023800
 8002ecc:	00f42400 	.word	0x00f42400

08002ed0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b086      	sub	sp, #24
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d101      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e28d      	b.n	80033fe <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0301 	and.w	r3, r3, #1
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	f000 8083 	beq.w	8002ff6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002ef0:	4b94      	ldr	r3, [pc, #592]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	f003 030c 	and.w	r3, r3, #12
 8002ef8:	2b04      	cmp	r3, #4
 8002efa:	d019      	beq.n	8002f30 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002efc:	4b91      	ldr	r3, [pc, #580]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f003 030c 	and.w	r3, r3, #12
        || \
 8002f04:	2b08      	cmp	r3, #8
 8002f06:	d106      	bne.n	8002f16 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002f08:	4b8e      	ldr	r3, [pc, #568]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f10:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f14:	d00c      	beq.n	8002f30 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f16:	4b8b      	ldr	r3, [pc, #556]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002f1e:	2b0c      	cmp	r3, #12
 8002f20:	d112      	bne.n	8002f48 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f22:	4b88      	ldr	r3, [pc, #544]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f2e:	d10b      	bne.n	8002f48 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f30:	4b84      	ldr	r3, [pc, #528]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d05b      	beq.n	8002ff4 <HAL_RCC_OscConfig+0x124>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d157      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e25a      	b.n	80033fe <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f50:	d106      	bne.n	8002f60 <HAL_RCC_OscConfig+0x90>
 8002f52:	4b7c      	ldr	r3, [pc, #496]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a7b      	ldr	r2, [pc, #492]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8002f58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f5c:	6013      	str	r3, [r2, #0]
 8002f5e:	e01d      	b.n	8002f9c <HAL_RCC_OscConfig+0xcc>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f68:	d10c      	bne.n	8002f84 <HAL_RCC_OscConfig+0xb4>
 8002f6a:	4b76      	ldr	r3, [pc, #472]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a75      	ldr	r2, [pc, #468]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8002f70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f74:	6013      	str	r3, [r2, #0]
 8002f76:	4b73      	ldr	r3, [pc, #460]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a72      	ldr	r2, [pc, #456]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8002f7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f80:	6013      	str	r3, [r2, #0]
 8002f82:	e00b      	b.n	8002f9c <HAL_RCC_OscConfig+0xcc>
 8002f84:	4b6f      	ldr	r3, [pc, #444]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a6e      	ldr	r2, [pc, #440]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8002f8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f8e:	6013      	str	r3, [r2, #0]
 8002f90:	4b6c      	ldr	r3, [pc, #432]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a6b      	ldr	r2, [pc, #428]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8002f96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d013      	beq.n	8002fcc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa4:	f7fe fd88 	bl	8001ab8 <HAL_GetTick>
 8002fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002faa:	e008      	b.n	8002fbe <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fac:	f7fe fd84 	bl	8001ab8 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	2b64      	cmp	r3, #100	@ 0x64
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e21f      	b.n	80033fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fbe:	4b61      	ldr	r3, [pc, #388]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d0f0      	beq.n	8002fac <HAL_RCC_OscConfig+0xdc>
 8002fca:	e014      	b.n	8002ff6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fcc:	f7fe fd74 	bl	8001ab8 <HAL_GetTick>
 8002fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fd2:	e008      	b.n	8002fe6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fd4:	f7fe fd70 	bl	8001ab8 <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	2b64      	cmp	r3, #100	@ 0x64
 8002fe0:	d901      	bls.n	8002fe6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e20b      	b.n	80033fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fe6:	4b57      	ldr	r3, [pc, #348]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d1f0      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x104>
 8002ff2:	e000      	b.n	8002ff6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ff4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0302 	and.w	r3, r3, #2
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d06f      	beq.n	80030e2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003002:	4b50      	ldr	r3, [pc, #320]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f003 030c 	and.w	r3, r3, #12
 800300a:	2b00      	cmp	r3, #0
 800300c:	d017      	beq.n	800303e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800300e:	4b4d      	ldr	r3, [pc, #308]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	f003 030c 	and.w	r3, r3, #12
        || \
 8003016:	2b08      	cmp	r3, #8
 8003018:	d105      	bne.n	8003026 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800301a:	4b4a      	ldr	r3, [pc, #296]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d00b      	beq.n	800303e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003026:	4b47      	ldr	r3, [pc, #284]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800302e:	2b0c      	cmp	r3, #12
 8003030:	d11c      	bne.n	800306c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003032:	4b44      	ldr	r3, [pc, #272]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d116      	bne.n	800306c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800303e:	4b41      	ldr	r3, [pc, #260]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0302 	and.w	r3, r3, #2
 8003046:	2b00      	cmp	r3, #0
 8003048:	d005      	beq.n	8003056 <HAL_RCC_OscConfig+0x186>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	2b01      	cmp	r3, #1
 8003050:	d001      	beq.n	8003056 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e1d3      	b.n	80033fe <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003056:	4b3b      	ldr	r3, [pc, #236]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	691b      	ldr	r3, [r3, #16]
 8003062:	00db      	lsls	r3, r3, #3
 8003064:	4937      	ldr	r1, [pc, #220]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8003066:	4313      	orrs	r3, r2
 8003068:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800306a:	e03a      	b.n	80030e2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d020      	beq.n	80030b6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003074:	4b34      	ldr	r3, [pc, #208]	@ (8003148 <HAL_RCC_OscConfig+0x278>)
 8003076:	2201      	movs	r2, #1
 8003078:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800307a:	f7fe fd1d 	bl	8001ab8 <HAL_GetTick>
 800307e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003080:	e008      	b.n	8003094 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003082:	f7fe fd19 	bl	8001ab8 <HAL_GetTick>
 8003086:	4602      	mov	r2, r0
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	2b02      	cmp	r3, #2
 800308e:	d901      	bls.n	8003094 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e1b4      	b.n	80033fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003094:	4b2b      	ldr	r3, [pc, #172]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0302 	and.w	r3, r3, #2
 800309c:	2b00      	cmp	r3, #0
 800309e:	d0f0      	beq.n	8003082 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030a0:	4b28      	ldr	r3, [pc, #160]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	691b      	ldr	r3, [r3, #16]
 80030ac:	00db      	lsls	r3, r3, #3
 80030ae:	4925      	ldr	r1, [pc, #148]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 80030b0:	4313      	orrs	r3, r2
 80030b2:	600b      	str	r3, [r1, #0]
 80030b4:	e015      	b.n	80030e2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030b6:	4b24      	ldr	r3, [pc, #144]	@ (8003148 <HAL_RCC_OscConfig+0x278>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030bc:	f7fe fcfc 	bl	8001ab8 <HAL_GetTick>
 80030c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030c2:	e008      	b.n	80030d6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030c4:	f7fe fcf8 	bl	8001ab8 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	d901      	bls.n	80030d6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e193      	b.n	80033fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030d6:	4b1b      	ldr	r3, [pc, #108]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d1f0      	bne.n	80030c4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0308 	and.w	r3, r3, #8
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d036      	beq.n	800315c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d016      	beq.n	8003124 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030f6:	4b15      	ldr	r3, [pc, #84]	@ (800314c <HAL_RCC_OscConfig+0x27c>)
 80030f8:	2201      	movs	r2, #1
 80030fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030fc:	f7fe fcdc 	bl	8001ab8 <HAL_GetTick>
 8003100:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003102:	e008      	b.n	8003116 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003104:	f7fe fcd8 	bl	8001ab8 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	2b02      	cmp	r3, #2
 8003110:	d901      	bls.n	8003116 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e173      	b.n	80033fe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003116:	4b0b      	ldr	r3, [pc, #44]	@ (8003144 <HAL_RCC_OscConfig+0x274>)
 8003118:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d0f0      	beq.n	8003104 <HAL_RCC_OscConfig+0x234>
 8003122:	e01b      	b.n	800315c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003124:	4b09      	ldr	r3, [pc, #36]	@ (800314c <HAL_RCC_OscConfig+0x27c>)
 8003126:	2200      	movs	r2, #0
 8003128:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800312a:	f7fe fcc5 	bl	8001ab8 <HAL_GetTick>
 800312e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003130:	e00e      	b.n	8003150 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003132:	f7fe fcc1 	bl	8001ab8 <HAL_GetTick>
 8003136:	4602      	mov	r2, r0
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	2b02      	cmp	r3, #2
 800313e:	d907      	bls.n	8003150 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e15c      	b.n	80033fe <HAL_RCC_OscConfig+0x52e>
 8003144:	40023800 	.word	0x40023800
 8003148:	42470000 	.word	0x42470000
 800314c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003150:	4b8a      	ldr	r3, [pc, #552]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 8003152:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003154:	f003 0302 	and.w	r3, r3, #2
 8003158:	2b00      	cmp	r3, #0
 800315a:	d1ea      	bne.n	8003132 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0304 	and.w	r3, r3, #4
 8003164:	2b00      	cmp	r3, #0
 8003166:	f000 8097 	beq.w	8003298 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800316a:	2300      	movs	r3, #0
 800316c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800316e:	4b83      	ldr	r3, [pc, #524]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 8003170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003172:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d10f      	bne.n	800319a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800317a:	2300      	movs	r3, #0
 800317c:	60bb      	str	r3, [r7, #8]
 800317e:	4b7f      	ldr	r3, [pc, #508]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 8003180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003182:	4a7e      	ldr	r2, [pc, #504]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 8003184:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003188:	6413      	str	r3, [r2, #64]	@ 0x40
 800318a:	4b7c      	ldr	r3, [pc, #496]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 800318c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003192:	60bb      	str	r3, [r7, #8]
 8003194:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003196:	2301      	movs	r3, #1
 8003198:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800319a:	4b79      	ldr	r3, [pc, #484]	@ (8003380 <HAL_RCC_OscConfig+0x4b0>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d118      	bne.n	80031d8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031a6:	4b76      	ldr	r3, [pc, #472]	@ (8003380 <HAL_RCC_OscConfig+0x4b0>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a75      	ldr	r2, [pc, #468]	@ (8003380 <HAL_RCC_OscConfig+0x4b0>)
 80031ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031b2:	f7fe fc81 	bl	8001ab8 <HAL_GetTick>
 80031b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b8:	e008      	b.n	80031cc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031ba:	f7fe fc7d 	bl	8001ab8 <HAL_GetTick>
 80031be:	4602      	mov	r2, r0
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	2b02      	cmp	r3, #2
 80031c6:	d901      	bls.n	80031cc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80031c8:	2303      	movs	r3, #3
 80031ca:	e118      	b.n	80033fe <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031cc:	4b6c      	ldr	r3, [pc, #432]	@ (8003380 <HAL_RCC_OscConfig+0x4b0>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d0f0      	beq.n	80031ba <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d106      	bne.n	80031ee <HAL_RCC_OscConfig+0x31e>
 80031e0:	4b66      	ldr	r3, [pc, #408]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 80031e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031e4:	4a65      	ldr	r2, [pc, #404]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 80031e6:	f043 0301 	orr.w	r3, r3, #1
 80031ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80031ec:	e01c      	b.n	8003228 <HAL_RCC_OscConfig+0x358>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	2b05      	cmp	r3, #5
 80031f4:	d10c      	bne.n	8003210 <HAL_RCC_OscConfig+0x340>
 80031f6:	4b61      	ldr	r3, [pc, #388]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 80031f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031fa:	4a60      	ldr	r2, [pc, #384]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 80031fc:	f043 0304 	orr.w	r3, r3, #4
 8003200:	6713      	str	r3, [r2, #112]	@ 0x70
 8003202:	4b5e      	ldr	r3, [pc, #376]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 8003204:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003206:	4a5d      	ldr	r2, [pc, #372]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 8003208:	f043 0301 	orr.w	r3, r3, #1
 800320c:	6713      	str	r3, [r2, #112]	@ 0x70
 800320e:	e00b      	b.n	8003228 <HAL_RCC_OscConfig+0x358>
 8003210:	4b5a      	ldr	r3, [pc, #360]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 8003212:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003214:	4a59      	ldr	r2, [pc, #356]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 8003216:	f023 0301 	bic.w	r3, r3, #1
 800321a:	6713      	str	r3, [r2, #112]	@ 0x70
 800321c:	4b57      	ldr	r3, [pc, #348]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 800321e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003220:	4a56      	ldr	r2, [pc, #344]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 8003222:	f023 0304 	bic.w	r3, r3, #4
 8003226:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d015      	beq.n	800325c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003230:	f7fe fc42 	bl	8001ab8 <HAL_GetTick>
 8003234:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003236:	e00a      	b.n	800324e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003238:	f7fe fc3e 	bl	8001ab8 <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003246:	4293      	cmp	r3, r2
 8003248:	d901      	bls.n	800324e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800324a:	2303      	movs	r3, #3
 800324c:	e0d7      	b.n	80033fe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800324e:	4b4b      	ldr	r3, [pc, #300]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 8003250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	2b00      	cmp	r3, #0
 8003258:	d0ee      	beq.n	8003238 <HAL_RCC_OscConfig+0x368>
 800325a:	e014      	b.n	8003286 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800325c:	f7fe fc2c 	bl	8001ab8 <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003262:	e00a      	b.n	800327a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003264:	f7fe fc28 	bl	8001ab8 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003272:	4293      	cmp	r3, r2
 8003274:	d901      	bls.n	800327a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e0c1      	b.n	80033fe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800327a:	4b40      	ldr	r3, [pc, #256]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 800327c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800327e:	f003 0302 	and.w	r3, r3, #2
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1ee      	bne.n	8003264 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003286:	7dfb      	ldrb	r3, [r7, #23]
 8003288:	2b01      	cmp	r3, #1
 800328a:	d105      	bne.n	8003298 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800328c:	4b3b      	ldr	r3, [pc, #236]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 800328e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003290:	4a3a      	ldr	r2, [pc, #232]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 8003292:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003296:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	699b      	ldr	r3, [r3, #24]
 800329c:	2b00      	cmp	r3, #0
 800329e:	f000 80ad 	beq.w	80033fc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032a2:	4b36      	ldr	r3, [pc, #216]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	f003 030c 	and.w	r3, r3, #12
 80032aa:	2b08      	cmp	r3, #8
 80032ac:	d060      	beq.n	8003370 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	699b      	ldr	r3, [r3, #24]
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d145      	bne.n	8003342 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032b6:	4b33      	ldr	r3, [pc, #204]	@ (8003384 <HAL_RCC_OscConfig+0x4b4>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032bc:	f7fe fbfc 	bl	8001ab8 <HAL_GetTick>
 80032c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032c2:	e008      	b.n	80032d6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032c4:	f7fe fbf8 	bl	8001ab8 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d901      	bls.n	80032d6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e093      	b.n	80033fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032d6:	4b29      	ldr	r3, [pc, #164]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d1f0      	bne.n	80032c4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	69da      	ldr	r2, [r3, #28]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6a1b      	ldr	r3, [r3, #32]
 80032ea:	431a      	orrs	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f0:	019b      	lsls	r3, r3, #6
 80032f2:	431a      	orrs	r2, r3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f8:	085b      	lsrs	r3, r3, #1
 80032fa:	3b01      	subs	r3, #1
 80032fc:	041b      	lsls	r3, r3, #16
 80032fe:	431a      	orrs	r2, r3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003304:	061b      	lsls	r3, r3, #24
 8003306:	431a      	orrs	r2, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330c:	071b      	lsls	r3, r3, #28
 800330e:	491b      	ldr	r1, [pc, #108]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 8003310:	4313      	orrs	r3, r2
 8003312:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003314:	4b1b      	ldr	r3, [pc, #108]	@ (8003384 <HAL_RCC_OscConfig+0x4b4>)
 8003316:	2201      	movs	r2, #1
 8003318:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800331a:	f7fe fbcd 	bl	8001ab8 <HAL_GetTick>
 800331e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003320:	e008      	b.n	8003334 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003322:	f7fe fbc9 	bl	8001ab8 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d901      	bls.n	8003334 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e064      	b.n	80033fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003334:	4b11      	ldr	r3, [pc, #68]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d0f0      	beq.n	8003322 <HAL_RCC_OscConfig+0x452>
 8003340:	e05c      	b.n	80033fc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003342:	4b10      	ldr	r3, [pc, #64]	@ (8003384 <HAL_RCC_OscConfig+0x4b4>)
 8003344:	2200      	movs	r2, #0
 8003346:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003348:	f7fe fbb6 	bl	8001ab8 <HAL_GetTick>
 800334c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800334e:	e008      	b.n	8003362 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003350:	f7fe fbb2 	bl	8001ab8 <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b02      	cmp	r3, #2
 800335c:	d901      	bls.n	8003362 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e04d      	b.n	80033fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003362:	4b06      	ldr	r3, [pc, #24]	@ (800337c <HAL_RCC_OscConfig+0x4ac>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d1f0      	bne.n	8003350 <HAL_RCC_OscConfig+0x480>
 800336e:	e045      	b.n	80033fc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	699b      	ldr	r3, [r3, #24]
 8003374:	2b01      	cmp	r3, #1
 8003376:	d107      	bne.n	8003388 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e040      	b.n	80033fe <HAL_RCC_OscConfig+0x52e>
 800337c:	40023800 	.word	0x40023800
 8003380:	40007000 	.word	0x40007000
 8003384:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003388:	4b1f      	ldr	r3, [pc, #124]	@ (8003408 <HAL_RCC_OscConfig+0x538>)
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	699b      	ldr	r3, [r3, #24]
 8003392:	2b01      	cmp	r3, #1
 8003394:	d030      	beq.n	80033f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d129      	bne.n	80033f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d122      	bne.n	80033f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033b2:	68fa      	ldr	r2, [r7, #12]
 80033b4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80033b8:	4013      	ands	r3, r2
 80033ba:	687a      	ldr	r2, [r7, #4]
 80033bc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80033be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d119      	bne.n	80033f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ce:	085b      	lsrs	r3, r3, #1
 80033d0:	3b01      	subs	r3, #1
 80033d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033d4:	429a      	cmp	r2, r3
 80033d6:	d10f      	bne.n	80033f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d107      	bne.n	80033f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033f2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d001      	beq.n	80033fc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e000      	b.n	80033fe <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3718      	adds	r7, #24
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	40023800 	.word	0x40023800

0800340c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e041      	b.n	80034a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	d106      	bne.n	8003438 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 f839 	bl	80034aa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2202      	movs	r2, #2
 800343c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	3304      	adds	r3, #4
 8003448:	4619      	mov	r1, r3
 800344a:	4610      	mov	r0, r2
 800344c:	f000 f9c0 	bl	80037d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2201      	movs	r2, #1
 8003464:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2201      	movs	r2, #1
 800346c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2201      	movs	r2, #1
 800347c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2201      	movs	r2, #1
 8003484:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2201      	movs	r2, #1
 800348c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2201      	movs	r2, #1
 800349c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3708      	adds	r7, #8
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}

080034aa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80034aa:	b480      	push	{r7}
 80034ac:	b083      	sub	sp, #12
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80034b2:	bf00      	nop
 80034b4:	370c      	adds	r7, #12
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr
	...

080034c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b085      	sub	sp, #20
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d001      	beq.n	80034d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	e04e      	b.n	8003576 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2202      	movs	r2, #2
 80034dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	68da      	ldr	r2, [r3, #12]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f042 0201 	orr.w	r2, r2, #1
 80034ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a23      	ldr	r2, [pc, #140]	@ (8003584 <HAL_TIM_Base_Start_IT+0xc4>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d022      	beq.n	8003540 <HAL_TIM_Base_Start_IT+0x80>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003502:	d01d      	beq.n	8003540 <HAL_TIM_Base_Start_IT+0x80>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a1f      	ldr	r2, [pc, #124]	@ (8003588 <HAL_TIM_Base_Start_IT+0xc8>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d018      	beq.n	8003540 <HAL_TIM_Base_Start_IT+0x80>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a1e      	ldr	r2, [pc, #120]	@ (800358c <HAL_TIM_Base_Start_IT+0xcc>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d013      	beq.n	8003540 <HAL_TIM_Base_Start_IT+0x80>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a1c      	ldr	r2, [pc, #112]	@ (8003590 <HAL_TIM_Base_Start_IT+0xd0>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d00e      	beq.n	8003540 <HAL_TIM_Base_Start_IT+0x80>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a1b      	ldr	r2, [pc, #108]	@ (8003594 <HAL_TIM_Base_Start_IT+0xd4>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d009      	beq.n	8003540 <HAL_TIM_Base_Start_IT+0x80>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a19      	ldr	r2, [pc, #100]	@ (8003598 <HAL_TIM_Base_Start_IT+0xd8>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d004      	beq.n	8003540 <HAL_TIM_Base_Start_IT+0x80>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a18      	ldr	r2, [pc, #96]	@ (800359c <HAL_TIM_Base_Start_IT+0xdc>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d111      	bne.n	8003564 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f003 0307 	and.w	r3, r3, #7
 800354a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2b06      	cmp	r3, #6
 8003550:	d010      	beq.n	8003574 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f042 0201 	orr.w	r2, r2, #1
 8003560:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003562:	e007      	b.n	8003574 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f042 0201 	orr.w	r2, r2, #1
 8003572:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003574:	2300      	movs	r3, #0
}
 8003576:	4618      	mov	r0, r3
 8003578:	3714      	adds	r7, #20
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr
 8003582:	bf00      	nop
 8003584:	40010000 	.word	0x40010000
 8003588:	40000400 	.word	0x40000400
 800358c:	40000800 	.word	0x40000800
 8003590:	40000c00 	.word	0x40000c00
 8003594:	40010400 	.word	0x40010400
 8003598:	40014000 	.word	0x40014000
 800359c:	40001800 	.word	0x40001800

080035a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	691b      	ldr	r3, [r3, #16]
 80035b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	f003 0302 	and.w	r3, r3, #2
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d020      	beq.n	8003604 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	f003 0302 	and.w	r3, r3, #2
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d01b      	beq.n	8003604 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f06f 0202 	mvn.w	r2, #2
 80035d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2201      	movs	r2, #1
 80035da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	699b      	ldr	r3, [r3, #24]
 80035e2:	f003 0303 	and.w	r3, r3, #3
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d003      	beq.n	80035f2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f000 f8d2 	bl	8003794 <HAL_TIM_IC_CaptureCallback>
 80035f0:	e005      	b.n	80035fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f000 f8c4 	bl	8003780 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f000 f8d5 	bl	80037a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	f003 0304 	and.w	r3, r3, #4
 800360a:	2b00      	cmp	r3, #0
 800360c:	d020      	beq.n	8003650 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f003 0304 	and.w	r3, r3, #4
 8003614:	2b00      	cmp	r3, #0
 8003616:	d01b      	beq.n	8003650 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f06f 0204 	mvn.w	r2, #4
 8003620:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2202      	movs	r2, #2
 8003626:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003632:	2b00      	cmp	r3, #0
 8003634:	d003      	beq.n	800363e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f000 f8ac 	bl	8003794 <HAL_TIM_IC_CaptureCallback>
 800363c:	e005      	b.n	800364a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f000 f89e 	bl	8003780 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	f000 f8af 	bl	80037a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	f003 0308 	and.w	r3, r3, #8
 8003656:	2b00      	cmp	r3, #0
 8003658:	d020      	beq.n	800369c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	f003 0308 	and.w	r3, r3, #8
 8003660:	2b00      	cmp	r3, #0
 8003662:	d01b      	beq.n	800369c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f06f 0208 	mvn.w	r2, #8
 800366c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2204      	movs	r2, #4
 8003672:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	69db      	ldr	r3, [r3, #28]
 800367a:	f003 0303 	and.w	r3, r3, #3
 800367e:	2b00      	cmp	r3, #0
 8003680:	d003      	beq.n	800368a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 f886 	bl	8003794 <HAL_TIM_IC_CaptureCallback>
 8003688:	e005      	b.n	8003696 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f000 f878 	bl	8003780 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f000 f889 	bl	80037a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	f003 0310 	and.w	r3, r3, #16
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d020      	beq.n	80036e8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	f003 0310 	and.w	r3, r3, #16
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d01b      	beq.n	80036e8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f06f 0210 	mvn.w	r2, #16
 80036b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2208      	movs	r2, #8
 80036be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	69db      	ldr	r3, [r3, #28]
 80036c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d003      	beq.n	80036d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f000 f860 	bl	8003794 <HAL_TIM_IC_CaptureCallback>
 80036d4:	e005      	b.n	80036e2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f000 f852 	bl	8003780 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f000 f863 	bl	80037a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	f003 0301 	and.w	r3, r3, #1
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00c      	beq.n	800370c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	f003 0301 	and.w	r3, r3, #1
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d007      	beq.n	800370c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f06f 0201 	mvn.w	r2, #1
 8003704:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f7fd ff2e 	bl	8001568 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00c      	beq.n	8003730 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800371c:	2b00      	cmp	r3, #0
 800371e:	d007      	beq.n	8003730 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003728:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800372a:	6878      	ldr	r0, [r7, #4]
 800372c:	f000 f900 	bl	8003930 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003736:	2b00      	cmp	r3, #0
 8003738:	d00c      	beq.n	8003754 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003740:	2b00      	cmp	r3, #0
 8003742:	d007      	beq.n	8003754 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800374c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f000 f834 	bl	80037bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	f003 0320 	and.w	r3, r3, #32
 800375a:	2b00      	cmp	r3, #0
 800375c:	d00c      	beq.n	8003778 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	f003 0320 	and.w	r3, r3, #32
 8003764:	2b00      	cmp	r3, #0
 8003766:	d007      	beq.n	8003778 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f06f 0220 	mvn.w	r2, #32
 8003770:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	f000 f8d2 	bl	800391c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003778:	bf00      	nop
 800377a:	3710      	adds	r7, #16
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}

08003780 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003788:	bf00      	nop
 800378a:	370c      	adds	r7, #12
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr

08003794 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800379c:	bf00      	nop
 800379e:	370c      	adds	r7, #12
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr

080037a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b083      	sub	sp, #12
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80037b0:	bf00      	nop
 80037b2:	370c      	adds	r7, #12
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr

080037bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80037bc:	b480      	push	{r7}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80037c4:	bf00      	nop
 80037c6:	370c      	adds	r7, #12
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b085      	sub	sp, #20
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	4a43      	ldr	r2, [pc, #268]	@ (80038f0 <TIM_Base_SetConfig+0x120>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d013      	beq.n	8003810 <TIM_Base_SetConfig+0x40>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037ee:	d00f      	beq.n	8003810 <TIM_Base_SetConfig+0x40>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	4a40      	ldr	r2, [pc, #256]	@ (80038f4 <TIM_Base_SetConfig+0x124>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d00b      	beq.n	8003810 <TIM_Base_SetConfig+0x40>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	4a3f      	ldr	r2, [pc, #252]	@ (80038f8 <TIM_Base_SetConfig+0x128>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d007      	beq.n	8003810 <TIM_Base_SetConfig+0x40>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	4a3e      	ldr	r2, [pc, #248]	@ (80038fc <TIM_Base_SetConfig+0x12c>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d003      	beq.n	8003810 <TIM_Base_SetConfig+0x40>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	4a3d      	ldr	r2, [pc, #244]	@ (8003900 <TIM_Base_SetConfig+0x130>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d108      	bne.n	8003822 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003816:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	68fa      	ldr	r2, [r7, #12]
 800381e:	4313      	orrs	r3, r2
 8003820:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a32      	ldr	r2, [pc, #200]	@ (80038f0 <TIM_Base_SetConfig+0x120>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d02b      	beq.n	8003882 <TIM_Base_SetConfig+0xb2>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003830:	d027      	beq.n	8003882 <TIM_Base_SetConfig+0xb2>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a2f      	ldr	r2, [pc, #188]	@ (80038f4 <TIM_Base_SetConfig+0x124>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d023      	beq.n	8003882 <TIM_Base_SetConfig+0xb2>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a2e      	ldr	r2, [pc, #184]	@ (80038f8 <TIM_Base_SetConfig+0x128>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d01f      	beq.n	8003882 <TIM_Base_SetConfig+0xb2>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a2d      	ldr	r2, [pc, #180]	@ (80038fc <TIM_Base_SetConfig+0x12c>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d01b      	beq.n	8003882 <TIM_Base_SetConfig+0xb2>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a2c      	ldr	r2, [pc, #176]	@ (8003900 <TIM_Base_SetConfig+0x130>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d017      	beq.n	8003882 <TIM_Base_SetConfig+0xb2>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a2b      	ldr	r2, [pc, #172]	@ (8003904 <TIM_Base_SetConfig+0x134>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d013      	beq.n	8003882 <TIM_Base_SetConfig+0xb2>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a2a      	ldr	r2, [pc, #168]	@ (8003908 <TIM_Base_SetConfig+0x138>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d00f      	beq.n	8003882 <TIM_Base_SetConfig+0xb2>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a29      	ldr	r2, [pc, #164]	@ (800390c <TIM_Base_SetConfig+0x13c>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d00b      	beq.n	8003882 <TIM_Base_SetConfig+0xb2>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4a28      	ldr	r2, [pc, #160]	@ (8003910 <TIM_Base_SetConfig+0x140>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d007      	beq.n	8003882 <TIM_Base_SetConfig+0xb2>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a27      	ldr	r2, [pc, #156]	@ (8003914 <TIM_Base_SetConfig+0x144>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d003      	beq.n	8003882 <TIM_Base_SetConfig+0xb2>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a26      	ldr	r2, [pc, #152]	@ (8003918 <TIM_Base_SetConfig+0x148>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d108      	bne.n	8003894 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003888:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	68fa      	ldr	r2, [r7, #12]
 8003890:	4313      	orrs	r3, r2
 8003892:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	695b      	ldr	r3, [r3, #20]
 800389e:	4313      	orrs	r3, r2
 80038a0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	689a      	ldr	r2, [r3, #8]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a0e      	ldr	r2, [pc, #56]	@ (80038f0 <TIM_Base_SetConfig+0x120>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d003      	beq.n	80038c2 <TIM_Base_SetConfig+0xf2>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a10      	ldr	r2, [pc, #64]	@ (8003900 <TIM_Base_SetConfig+0x130>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d103      	bne.n	80038ca <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	691a      	ldr	r2, [r3, #16]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f043 0204 	orr.w	r2, r3, #4
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	68fa      	ldr	r2, [r7, #12]
 80038e0:	601a      	str	r2, [r3, #0]
}
 80038e2:	bf00      	nop
 80038e4:	3714      	adds	r7, #20
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	40010000 	.word	0x40010000
 80038f4:	40000400 	.word	0x40000400
 80038f8:	40000800 	.word	0x40000800
 80038fc:	40000c00 	.word	0x40000c00
 8003900:	40010400 	.word	0x40010400
 8003904:	40014000 	.word	0x40014000
 8003908:	40014400 	.word	0x40014400
 800390c:	40014800 	.word	0x40014800
 8003910:	40001800 	.word	0x40001800
 8003914:	40001c00 	.word	0x40001c00
 8003918:	40002000 	.word	0x40002000

0800391c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003924:	bf00      	nop
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr

08003944 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e042      	b.n	80039dc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800395c:	b2db      	uxtb	r3, r3
 800395e:	2b00      	cmp	r3, #0
 8003960:	d106      	bne.n	8003970 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f7fd fe84 	bl	8001678 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2224      	movs	r2, #36	@ 0x24
 8003974:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	68da      	ldr	r2, [r3, #12]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003986:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f000 f973 	bl	8003c74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	691a      	ldr	r2, [r3, #16]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800399c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	695a      	ldr	r2, [r3, #20]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80039ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	68da      	ldr	r2, [r3, #12]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80039bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2200      	movs	r2, #0
 80039c2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2220      	movs	r2, #32
 80039c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2220      	movs	r2, #32
 80039d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80039da:	2300      	movs	r3, #0
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3708      	adds	r7, #8
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b08a      	sub	sp, #40	@ 0x28
 80039e8:	af02      	add	r7, sp, #8
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	603b      	str	r3, [r7, #0]
 80039f0:	4613      	mov	r3, r2
 80039f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80039f4:	2300      	movs	r3, #0
 80039f6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	2b20      	cmp	r3, #32
 8003a02:	d175      	bne.n	8003af0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d002      	beq.n	8003a10 <HAL_UART_Transmit+0x2c>
 8003a0a:	88fb      	ldrh	r3, [r7, #6]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d101      	bne.n	8003a14 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e06e      	b.n	8003af2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2200      	movs	r2, #0
 8003a18:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2221      	movs	r2, #33	@ 0x21
 8003a1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a22:	f7fe f849 	bl	8001ab8 <HAL_GetTick>
 8003a26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	88fa      	ldrh	r2, [r7, #6]
 8003a2c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	88fa      	ldrh	r2, [r7, #6]
 8003a32:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a3c:	d108      	bne.n	8003a50 <HAL_UART_Transmit+0x6c>
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	691b      	ldr	r3, [r3, #16]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d104      	bne.n	8003a50 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003a46:	2300      	movs	r3, #0
 8003a48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	61bb      	str	r3, [r7, #24]
 8003a4e:	e003      	b.n	8003a58 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a54:	2300      	movs	r3, #0
 8003a56:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a58:	e02e      	b.n	8003ab8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	9300      	str	r3, [sp, #0]
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	2200      	movs	r2, #0
 8003a62:	2180      	movs	r1, #128	@ 0x80
 8003a64:	68f8      	ldr	r0, [r7, #12]
 8003a66:	f000 f848 	bl	8003afa <UART_WaitOnFlagUntilTimeout>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d005      	beq.n	8003a7c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2220      	movs	r2, #32
 8003a74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003a78:	2303      	movs	r3, #3
 8003a7a:	e03a      	b.n	8003af2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d10b      	bne.n	8003a9a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	881b      	ldrh	r3, [r3, #0]
 8003a86:	461a      	mov	r2, r3
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a90:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003a92:	69bb      	ldr	r3, [r7, #24]
 8003a94:	3302      	adds	r3, #2
 8003a96:	61bb      	str	r3, [r7, #24]
 8003a98:	e007      	b.n	8003aaa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a9a:	69fb      	ldr	r3, [r7, #28]
 8003a9c:	781a      	ldrb	r2, [r3, #0]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	3301      	adds	r3, #1
 8003aa8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	3b01      	subs	r3, #1
 8003ab2:	b29a      	uxth	r2, r3
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d1cb      	bne.n	8003a5a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	9300      	str	r3, [sp, #0]
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	2140      	movs	r1, #64	@ 0x40
 8003acc:	68f8      	ldr	r0, [r7, #12]
 8003ace:	f000 f814 	bl	8003afa <UART_WaitOnFlagUntilTimeout>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d005      	beq.n	8003ae4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2220      	movs	r2, #32
 8003adc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	e006      	b.n	8003af2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2220      	movs	r2, #32
 8003ae8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003aec:	2300      	movs	r3, #0
 8003aee:	e000      	b.n	8003af2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003af0:	2302      	movs	r3, #2
  }
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3720      	adds	r7, #32
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}

08003afa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003afa:	b580      	push	{r7, lr}
 8003afc:	b086      	sub	sp, #24
 8003afe:	af00      	add	r7, sp, #0
 8003b00:	60f8      	str	r0, [r7, #12]
 8003b02:	60b9      	str	r1, [r7, #8]
 8003b04:	603b      	str	r3, [r7, #0]
 8003b06:	4613      	mov	r3, r2
 8003b08:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b0a:	e03b      	b.n	8003b84 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b0c:	6a3b      	ldr	r3, [r7, #32]
 8003b0e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b12:	d037      	beq.n	8003b84 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b14:	f7fd ffd0 	bl	8001ab8 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	6a3a      	ldr	r2, [r7, #32]
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d302      	bcc.n	8003b2a <UART_WaitOnFlagUntilTimeout+0x30>
 8003b24:	6a3b      	ldr	r3, [r7, #32]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d101      	bne.n	8003b2e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003b2a:	2303      	movs	r3, #3
 8003b2c:	e03a      	b.n	8003ba4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	f003 0304 	and.w	r3, r3, #4
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d023      	beq.n	8003b84 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	2b80      	cmp	r3, #128	@ 0x80
 8003b40:	d020      	beq.n	8003b84 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	2b40      	cmp	r3, #64	@ 0x40
 8003b46:	d01d      	beq.n	8003b84 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0308 	and.w	r3, r3, #8
 8003b52:	2b08      	cmp	r3, #8
 8003b54:	d116      	bne.n	8003b84 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003b56:	2300      	movs	r3, #0
 8003b58:	617b      	str	r3, [r7, #20]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	617b      	str	r3, [r7, #20]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	617b      	str	r3, [r7, #20]
 8003b6a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b6c:	68f8      	ldr	r0, [r7, #12]
 8003b6e:	f000 f81d 	bl	8003bac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2208      	movs	r2, #8
 8003b76:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e00f      	b.n	8003ba4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	68ba      	ldr	r2, [r7, #8]
 8003b90:	429a      	cmp	r2, r3
 8003b92:	bf0c      	ite	eq
 8003b94:	2301      	moveq	r3, #1
 8003b96:	2300      	movne	r3, #0
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	79fb      	ldrb	r3, [r7, #7]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d0b4      	beq.n	8003b0c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ba2:	2300      	movs	r3, #0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3718      	adds	r7, #24
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}

08003bac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b095      	sub	sp, #84	@ 0x54
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	330c      	adds	r3, #12
 8003bba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bbe:	e853 3f00 	ldrex	r3, [r3]
 8003bc2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003bca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	330c      	adds	r3, #12
 8003bd2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003bd4:	643a      	str	r2, [r7, #64]	@ 0x40
 8003bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bd8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003bda:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003bdc:	e841 2300 	strex	r3, r2, [r1]
 8003be0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d1e5      	bne.n	8003bb4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	3314      	adds	r3, #20
 8003bee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bf0:	6a3b      	ldr	r3, [r7, #32]
 8003bf2:	e853 3f00 	ldrex	r3, [r3]
 8003bf6:	61fb      	str	r3, [r7, #28]
   return(result);
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	f023 0301 	bic.w	r3, r3, #1
 8003bfe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	3314      	adds	r3, #20
 8003c06:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c08:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c10:	e841 2300 	strex	r3, r2, [r1]
 8003c14:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d1e5      	bne.n	8003be8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d119      	bne.n	8003c58 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	330c      	adds	r3, #12
 8003c2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	e853 3f00 	ldrex	r3, [r3]
 8003c32:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	f023 0310 	bic.w	r3, r3, #16
 8003c3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	330c      	adds	r3, #12
 8003c42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c44:	61ba      	str	r2, [r7, #24]
 8003c46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c48:	6979      	ldr	r1, [r7, #20]
 8003c4a:	69ba      	ldr	r2, [r7, #24]
 8003c4c:	e841 2300 	strex	r3, r2, [r1]
 8003c50:	613b      	str	r3, [r7, #16]
   return(result);
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d1e5      	bne.n	8003c24 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2220      	movs	r2, #32
 8003c5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003c66:	bf00      	nop
 8003c68:	3754      	adds	r7, #84	@ 0x54
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr
	...

08003c74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c78:	b0c0      	sub	sp, #256	@ 0x100
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	691b      	ldr	r3, [r3, #16]
 8003c88:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c90:	68d9      	ldr	r1, [r3, #12]
 8003c92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	ea40 0301 	orr.w	r3, r0, r1
 8003c9c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003c9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ca2:	689a      	ldr	r2, [r3, #8]
 8003ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ca8:	691b      	ldr	r3, [r3, #16]
 8003caa:	431a      	orrs	r2, r3
 8003cac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cb0:	695b      	ldr	r3, [r3, #20]
 8003cb2:	431a      	orrs	r2, r3
 8003cb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cb8:	69db      	ldr	r3, [r3, #28]
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68db      	ldr	r3, [r3, #12]
 8003cc8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003ccc:	f021 010c 	bic.w	r1, r1, #12
 8003cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003cda:	430b      	orrs	r3, r1
 8003cdc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003cde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	695b      	ldr	r3, [r3, #20]
 8003ce6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003cea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cee:	6999      	ldr	r1, [r3, #24]
 8003cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	ea40 0301 	orr.w	r3, r0, r1
 8003cfa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	4b8f      	ldr	r3, [pc, #572]	@ (8003f40 <UART_SetConfig+0x2cc>)
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d005      	beq.n	8003d14 <UART_SetConfig+0xa0>
 8003d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	4b8d      	ldr	r3, [pc, #564]	@ (8003f44 <UART_SetConfig+0x2d0>)
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d104      	bne.n	8003d1e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003d14:	f7fe fe66 	bl	80029e4 <HAL_RCC_GetPCLK2Freq>
 8003d18:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003d1c:	e003      	b.n	8003d26 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003d1e:	f7fe fe4d 	bl	80029bc <HAL_RCC_GetPCLK1Freq>
 8003d22:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d2a:	69db      	ldr	r3, [r3, #28]
 8003d2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d30:	f040 810c 	bne.w	8003f4c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003d34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003d3e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003d42:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003d46:	4622      	mov	r2, r4
 8003d48:	462b      	mov	r3, r5
 8003d4a:	1891      	adds	r1, r2, r2
 8003d4c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003d4e:	415b      	adcs	r3, r3
 8003d50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003d52:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003d56:	4621      	mov	r1, r4
 8003d58:	eb12 0801 	adds.w	r8, r2, r1
 8003d5c:	4629      	mov	r1, r5
 8003d5e:	eb43 0901 	adc.w	r9, r3, r1
 8003d62:	f04f 0200 	mov.w	r2, #0
 8003d66:	f04f 0300 	mov.w	r3, #0
 8003d6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d76:	4690      	mov	r8, r2
 8003d78:	4699      	mov	r9, r3
 8003d7a:	4623      	mov	r3, r4
 8003d7c:	eb18 0303 	adds.w	r3, r8, r3
 8003d80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003d84:	462b      	mov	r3, r5
 8003d86:	eb49 0303 	adc.w	r3, r9, r3
 8003d8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003d8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	2200      	movs	r2, #0
 8003d96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003d9a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003d9e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003da2:	460b      	mov	r3, r1
 8003da4:	18db      	adds	r3, r3, r3
 8003da6:	653b      	str	r3, [r7, #80]	@ 0x50
 8003da8:	4613      	mov	r3, r2
 8003daa:	eb42 0303 	adc.w	r3, r2, r3
 8003dae:	657b      	str	r3, [r7, #84]	@ 0x54
 8003db0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003db4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003db8:	f7fc ff16 	bl	8000be8 <__aeabi_uldivmod>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	460b      	mov	r3, r1
 8003dc0:	4b61      	ldr	r3, [pc, #388]	@ (8003f48 <UART_SetConfig+0x2d4>)
 8003dc2:	fba3 2302 	umull	r2, r3, r3, r2
 8003dc6:	095b      	lsrs	r3, r3, #5
 8003dc8:	011c      	lsls	r4, r3, #4
 8003dca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003dce:	2200      	movs	r2, #0
 8003dd0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003dd4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003dd8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003ddc:	4642      	mov	r2, r8
 8003dde:	464b      	mov	r3, r9
 8003de0:	1891      	adds	r1, r2, r2
 8003de2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003de4:	415b      	adcs	r3, r3
 8003de6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003de8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003dec:	4641      	mov	r1, r8
 8003dee:	eb12 0a01 	adds.w	sl, r2, r1
 8003df2:	4649      	mov	r1, r9
 8003df4:	eb43 0b01 	adc.w	fp, r3, r1
 8003df8:	f04f 0200 	mov.w	r2, #0
 8003dfc:	f04f 0300 	mov.w	r3, #0
 8003e00:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003e04:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003e08:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e0c:	4692      	mov	sl, r2
 8003e0e:	469b      	mov	fp, r3
 8003e10:	4643      	mov	r3, r8
 8003e12:	eb1a 0303 	adds.w	r3, sl, r3
 8003e16:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e1a:	464b      	mov	r3, r9
 8003e1c:	eb4b 0303 	adc.w	r3, fp, r3
 8003e20:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003e30:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003e34:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003e38:	460b      	mov	r3, r1
 8003e3a:	18db      	adds	r3, r3, r3
 8003e3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e3e:	4613      	mov	r3, r2
 8003e40:	eb42 0303 	adc.w	r3, r2, r3
 8003e44:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e46:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003e4a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003e4e:	f7fc fecb 	bl	8000be8 <__aeabi_uldivmod>
 8003e52:	4602      	mov	r2, r0
 8003e54:	460b      	mov	r3, r1
 8003e56:	4611      	mov	r1, r2
 8003e58:	4b3b      	ldr	r3, [pc, #236]	@ (8003f48 <UART_SetConfig+0x2d4>)
 8003e5a:	fba3 2301 	umull	r2, r3, r3, r1
 8003e5e:	095b      	lsrs	r3, r3, #5
 8003e60:	2264      	movs	r2, #100	@ 0x64
 8003e62:	fb02 f303 	mul.w	r3, r2, r3
 8003e66:	1acb      	subs	r3, r1, r3
 8003e68:	00db      	lsls	r3, r3, #3
 8003e6a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003e6e:	4b36      	ldr	r3, [pc, #216]	@ (8003f48 <UART_SetConfig+0x2d4>)
 8003e70:	fba3 2302 	umull	r2, r3, r3, r2
 8003e74:	095b      	lsrs	r3, r3, #5
 8003e76:	005b      	lsls	r3, r3, #1
 8003e78:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003e7c:	441c      	add	r4, r3
 8003e7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e82:	2200      	movs	r2, #0
 8003e84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003e88:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003e8c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003e90:	4642      	mov	r2, r8
 8003e92:	464b      	mov	r3, r9
 8003e94:	1891      	adds	r1, r2, r2
 8003e96:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003e98:	415b      	adcs	r3, r3
 8003e9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e9c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003ea0:	4641      	mov	r1, r8
 8003ea2:	1851      	adds	r1, r2, r1
 8003ea4:	6339      	str	r1, [r7, #48]	@ 0x30
 8003ea6:	4649      	mov	r1, r9
 8003ea8:	414b      	adcs	r3, r1
 8003eaa:	637b      	str	r3, [r7, #52]	@ 0x34
 8003eac:	f04f 0200 	mov.w	r2, #0
 8003eb0:	f04f 0300 	mov.w	r3, #0
 8003eb4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003eb8:	4659      	mov	r1, fp
 8003eba:	00cb      	lsls	r3, r1, #3
 8003ebc:	4651      	mov	r1, sl
 8003ebe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ec2:	4651      	mov	r1, sl
 8003ec4:	00ca      	lsls	r2, r1, #3
 8003ec6:	4610      	mov	r0, r2
 8003ec8:	4619      	mov	r1, r3
 8003eca:	4603      	mov	r3, r0
 8003ecc:	4642      	mov	r2, r8
 8003ece:	189b      	adds	r3, r3, r2
 8003ed0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003ed4:	464b      	mov	r3, r9
 8003ed6:	460a      	mov	r2, r1
 8003ed8:	eb42 0303 	adc.w	r3, r2, r3
 8003edc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003eec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003ef0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003ef4:	460b      	mov	r3, r1
 8003ef6:	18db      	adds	r3, r3, r3
 8003ef8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003efa:	4613      	mov	r3, r2
 8003efc:	eb42 0303 	adc.w	r3, r2, r3
 8003f00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f02:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f06:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003f0a:	f7fc fe6d 	bl	8000be8 <__aeabi_uldivmod>
 8003f0e:	4602      	mov	r2, r0
 8003f10:	460b      	mov	r3, r1
 8003f12:	4b0d      	ldr	r3, [pc, #52]	@ (8003f48 <UART_SetConfig+0x2d4>)
 8003f14:	fba3 1302 	umull	r1, r3, r3, r2
 8003f18:	095b      	lsrs	r3, r3, #5
 8003f1a:	2164      	movs	r1, #100	@ 0x64
 8003f1c:	fb01 f303 	mul.w	r3, r1, r3
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	00db      	lsls	r3, r3, #3
 8003f24:	3332      	adds	r3, #50	@ 0x32
 8003f26:	4a08      	ldr	r2, [pc, #32]	@ (8003f48 <UART_SetConfig+0x2d4>)
 8003f28:	fba2 2303 	umull	r2, r3, r2, r3
 8003f2c:	095b      	lsrs	r3, r3, #5
 8003f2e:	f003 0207 	and.w	r2, r3, #7
 8003f32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4422      	add	r2, r4
 8003f3a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003f3c:	e106      	b.n	800414c <UART_SetConfig+0x4d8>
 8003f3e:	bf00      	nop
 8003f40:	40011000 	.word	0x40011000
 8003f44:	40011400 	.word	0x40011400
 8003f48:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f50:	2200      	movs	r2, #0
 8003f52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003f56:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003f5a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003f5e:	4642      	mov	r2, r8
 8003f60:	464b      	mov	r3, r9
 8003f62:	1891      	adds	r1, r2, r2
 8003f64:	6239      	str	r1, [r7, #32]
 8003f66:	415b      	adcs	r3, r3
 8003f68:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f6a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003f6e:	4641      	mov	r1, r8
 8003f70:	1854      	adds	r4, r2, r1
 8003f72:	4649      	mov	r1, r9
 8003f74:	eb43 0501 	adc.w	r5, r3, r1
 8003f78:	f04f 0200 	mov.w	r2, #0
 8003f7c:	f04f 0300 	mov.w	r3, #0
 8003f80:	00eb      	lsls	r3, r5, #3
 8003f82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f86:	00e2      	lsls	r2, r4, #3
 8003f88:	4614      	mov	r4, r2
 8003f8a:	461d      	mov	r5, r3
 8003f8c:	4643      	mov	r3, r8
 8003f8e:	18e3      	adds	r3, r4, r3
 8003f90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003f94:	464b      	mov	r3, r9
 8003f96:	eb45 0303 	adc.w	r3, r5, r3
 8003f9a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003f9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003faa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003fae:	f04f 0200 	mov.w	r2, #0
 8003fb2:	f04f 0300 	mov.w	r3, #0
 8003fb6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003fba:	4629      	mov	r1, r5
 8003fbc:	008b      	lsls	r3, r1, #2
 8003fbe:	4621      	mov	r1, r4
 8003fc0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003fc4:	4621      	mov	r1, r4
 8003fc6:	008a      	lsls	r2, r1, #2
 8003fc8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003fcc:	f7fc fe0c 	bl	8000be8 <__aeabi_uldivmod>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	460b      	mov	r3, r1
 8003fd4:	4b60      	ldr	r3, [pc, #384]	@ (8004158 <UART_SetConfig+0x4e4>)
 8003fd6:	fba3 2302 	umull	r2, r3, r3, r2
 8003fda:	095b      	lsrs	r3, r3, #5
 8003fdc:	011c      	lsls	r4, r3, #4
 8003fde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003fe8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003fec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003ff0:	4642      	mov	r2, r8
 8003ff2:	464b      	mov	r3, r9
 8003ff4:	1891      	adds	r1, r2, r2
 8003ff6:	61b9      	str	r1, [r7, #24]
 8003ff8:	415b      	adcs	r3, r3
 8003ffa:	61fb      	str	r3, [r7, #28]
 8003ffc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004000:	4641      	mov	r1, r8
 8004002:	1851      	adds	r1, r2, r1
 8004004:	6139      	str	r1, [r7, #16]
 8004006:	4649      	mov	r1, r9
 8004008:	414b      	adcs	r3, r1
 800400a:	617b      	str	r3, [r7, #20]
 800400c:	f04f 0200 	mov.w	r2, #0
 8004010:	f04f 0300 	mov.w	r3, #0
 8004014:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004018:	4659      	mov	r1, fp
 800401a:	00cb      	lsls	r3, r1, #3
 800401c:	4651      	mov	r1, sl
 800401e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004022:	4651      	mov	r1, sl
 8004024:	00ca      	lsls	r2, r1, #3
 8004026:	4610      	mov	r0, r2
 8004028:	4619      	mov	r1, r3
 800402a:	4603      	mov	r3, r0
 800402c:	4642      	mov	r2, r8
 800402e:	189b      	adds	r3, r3, r2
 8004030:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004034:	464b      	mov	r3, r9
 8004036:	460a      	mov	r2, r1
 8004038:	eb42 0303 	adc.w	r3, r2, r3
 800403c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	67bb      	str	r3, [r7, #120]	@ 0x78
 800404a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800404c:	f04f 0200 	mov.w	r2, #0
 8004050:	f04f 0300 	mov.w	r3, #0
 8004054:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004058:	4649      	mov	r1, r9
 800405a:	008b      	lsls	r3, r1, #2
 800405c:	4641      	mov	r1, r8
 800405e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004062:	4641      	mov	r1, r8
 8004064:	008a      	lsls	r2, r1, #2
 8004066:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800406a:	f7fc fdbd 	bl	8000be8 <__aeabi_uldivmod>
 800406e:	4602      	mov	r2, r0
 8004070:	460b      	mov	r3, r1
 8004072:	4611      	mov	r1, r2
 8004074:	4b38      	ldr	r3, [pc, #224]	@ (8004158 <UART_SetConfig+0x4e4>)
 8004076:	fba3 2301 	umull	r2, r3, r3, r1
 800407a:	095b      	lsrs	r3, r3, #5
 800407c:	2264      	movs	r2, #100	@ 0x64
 800407e:	fb02 f303 	mul.w	r3, r2, r3
 8004082:	1acb      	subs	r3, r1, r3
 8004084:	011b      	lsls	r3, r3, #4
 8004086:	3332      	adds	r3, #50	@ 0x32
 8004088:	4a33      	ldr	r2, [pc, #204]	@ (8004158 <UART_SetConfig+0x4e4>)
 800408a:	fba2 2303 	umull	r2, r3, r2, r3
 800408e:	095b      	lsrs	r3, r3, #5
 8004090:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004094:	441c      	add	r4, r3
 8004096:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800409a:	2200      	movs	r2, #0
 800409c:	673b      	str	r3, [r7, #112]	@ 0x70
 800409e:	677a      	str	r2, [r7, #116]	@ 0x74
 80040a0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80040a4:	4642      	mov	r2, r8
 80040a6:	464b      	mov	r3, r9
 80040a8:	1891      	adds	r1, r2, r2
 80040aa:	60b9      	str	r1, [r7, #8]
 80040ac:	415b      	adcs	r3, r3
 80040ae:	60fb      	str	r3, [r7, #12]
 80040b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80040b4:	4641      	mov	r1, r8
 80040b6:	1851      	adds	r1, r2, r1
 80040b8:	6039      	str	r1, [r7, #0]
 80040ba:	4649      	mov	r1, r9
 80040bc:	414b      	adcs	r3, r1
 80040be:	607b      	str	r3, [r7, #4]
 80040c0:	f04f 0200 	mov.w	r2, #0
 80040c4:	f04f 0300 	mov.w	r3, #0
 80040c8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80040cc:	4659      	mov	r1, fp
 80040ce:	00cb      	lsls	r3, r1, #3
 80040d0:	4651      	mov	r1, sl
 80040d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040d6:	4651      	mov	r1, sl
 80040d8:	00ca      	lsls	r2, r1, #3
 80040da:	4610      	mov	r0, r2
 80040dc:	4619      	mov	r1, r3
 80040de:	4603      	mov	r3, r0
 80040e0:	4642      	mov	r2, r8
 80040e2:	189b      	adds	r3, r3, r2
 80040e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80040e6:	464b      	mov	r3, r9
 80040e8:	460a      	mov	r2, r1
 80040ea:	eb42 0303 	adc.w	r3, r2, r3
 80040ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80040f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80040fa:	667a      	str	r2, [r7, #100]	@ 0x64
 80040fc:	f04f 0200 	mov.w	r2, #0
 8004100:	f04f 0300 	mov.w	r3, #0
 8004104:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004108:	4649      	mov	r1, r9
 800410a:	008b      	lsls	r3, r1, #2
 800410c:	4641      	mov	r1, r8
 800410e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004112:	4641      	mov	r1, r8
 8004114:	008a      	lsls	r2, r1, #2
 8004116:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800411a:	f7fc fd65 	bl	8000be8 <__aeabi_uldivmod>
 800411e:	4602      	mov	r2, r0
 8004120:	460b      	mov	r3, r1
 8004122:	4b0d      	ldr	r3, [pc, #52]	@ (8004158 <UART_SetConfig+0x4e4>)
 8004124:	fba3 1302 	umull	r1, r3, r3, r2
 8004128:	095b      	lsrs	r3, r3, #5
 800412a:	2164      	movs	r1, #100	@ 0x64
 800412c:	fb01 f303 	mul.w	r3, r1, r3
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	011b      	lsls	r3, r3, #4
 8004134:	3332      	adds	r3, #50	@ 0x32
 8004136:	4a08      	ldr	r2, [pc, #32]	@ (8004158 <UART_SetConfig+0x4e4>)
 8004138:	fba2 2303 	umull	r2, r3, r2, r3
 800413c:	095b      	lsrs	r3, r3, #5
 800413e:	f003 020f 	and.w	r2, r3, #15
 8004142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4422      	add	r2, r4
 800414a:	609a      	str	r2, [r3, #8]
}
 800414c:	bf00      	nop
 800414e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004152:	46bd      	mov	sp, r7
 8004154:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004158:	51eb851f 	.word	0x51eb851f

0800415c <__NVIC_SetPriority>:
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	4603      	mov	r3, r0
 8004164:	6039      	str	r1, [r7, #0]
 8004166:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004168:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800416c:	2b00      	cmp	r3, #0
 800416e:	db0a      	blt.n	8004186 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	b2da      	uxtb	r2, r3
 8004174:	490c      	ldr	r1, [pc, #48]	@ (80041a8 <__NVIC_SetPriority+0x4c>)
 8004176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800417a:	0112      	lsls	r2, r2, #4
 800417c:	b2d2      	uxtb	r2, r2
 800417e:	440b      	add	r3, r1
 8004180:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004184:	e00a      	b.n	800419c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	b2da      	uxtb	r2, r3
 800418a:	4908      	ldr	r1, [pc, #32]	@ (80041ac <__NVIC_SetPriority+0x50>)
 800418c:	79fb      	ldrb	r3, [r7, #7]
 800418e:	f003 030f 	and.w	r3, r3, #15
 8004192:	3b04      	subs	r3, #4
 8004194:	0112      	lsls	r2, r2, #4
 8004196:	b2d2      	uxtb	r2, r2
 8004198:	440b      	add	r3, r1
 800419a:	761a      	strb	r2, [r3, #24]
}
 800419c:	bf00      	nop
 800419e:	370c      	adds	r7, #12
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr
 80041a8:	e000e100 	.word	0xe000e100
 80041ac:	e000ed00 	.word	0xe000ed00

080041b0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80041b0:	b580      	push	{r7, lr}
 80041b2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80041b4:	4b05      	ldr	r3, [pc, #20]	@ (80041cc <SysTick_Handler+0x1c>)
 80041b6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80041b8:	f002 f996 	bl	80064e8 <xTaskGetSchedulerState>
 80041bc:	4603      	mov	r3, r0
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d001      	beq.n	80041c6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80041c2:	f003 f891 	bl	80072e8 <xPortSysTickHandler>
  }
}
 80041c6:	bf00      	nop
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	e000e010 	.word	0xe000e010

080041d0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80041d0:	b580      	push	{r7, lr}
 80041d2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80041d4:	2100      	movs	r1, #0
 80041d6:	f06f 0004 	mvn.w	r0, #4
 80041da:	f7ff ffbf 	bl	800415c <__NVIC_SetPriority>
#endif
}
 80041de:	bf00      	nop
 80041e0:	bd80      	pop	{r7, pc}
	...

080041e4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80041e4:	b480      	push	{r7}
 80041e6:	b083      	sub	sp, #12
 80041e8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80041ea:	f3ef 8305 	mrs	r3, IPSR
 80041ee:	603b      	str	r3, [r7, #0]
  return(result);
 80041f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d003      	beq.n	80041fe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80041f6:	f06f 0305 	mvn.w	r3, #5
 80041fa:	607b      	str	r3, [r7, #4]
 80041fc:	e00c      	b.n	8004218 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80041fe:	4b0a      	ldr	r3, [pc, #40]	@ (8004228 <osKernelInitialize+0x44>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d105      	bne.n	8004212 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004206:	4b08      	ldr	r3, [pc, #32]	@ (8004228 <osKernelInitialize+0x44>)
 8004208:	2201      	movs	r2, #1
 800420a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800420c:	2300      	movs	r3, #0
 800420e:	607b      	str	r3, [r7, #4]
 8004210:	e002      	b.n	8004218 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004212:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004216:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004218:	687b      	ldr	r3, [r7, #4]
}
 800421a:	4618      	mov	r0, r3
 800421c:	370c      	adds	r7, #12
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr
 8004226:	bf00      	nop
 8004228:	20000618 	.word	0x20000618

0800422c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800422c:	b580      	push	{r7, lr}
 800422e:	b082      	sub	sp, #8
 8004230:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004232:	f3ef 8305 	mrs	r3, IPSR
 8004236:	603b      	str	r3, [r7, #0]
  return(result);
 8004238:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800423a:	2b00      	cmp	r3, #0
 800423c:	d003      	beq.n	8004246 <osKernelStart+0x1a>
    stat = osErrorISR;
 800423e:	f06f 0305 	mvn.w	r3, #5
 8004242:	607b      	str	r3, [r7, #4]
 8004244:	e010      	b.n	8004268 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004246:	4b0b      	ldr	r3, [pc, #44]	@ (8004274 <osKernelStart+0x48>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	2b01      	cmp	r3, #1
 800424c:	d109      	bne.n	8004262 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800424e:	f7ff ffbf 	bl	80041d0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004252:	4b08      	ldr	r3, [pc, #32]	@ (8004274 <osKernelStart+0x48>)
 8004254:	2202      	movs	r2, #2
 8004256:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004258:	f001 fce2 	bl	8005c20 <vTaskStartScheduler>
      stat = osOK;
 800425c:	2300      	movs	r3, #0
 800425e:	607b      	str	r3, [r7, #4]
 8004260:	e002      	b.n	8004268 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004262:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004266:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004268:	687b      	ldr	r3, [r7, #4]
}
 800426a:	4618      	mov	r0, r3
 800426c:	3708      	adds	r7, #8
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	20000618 	.word	0x20000618

08004278 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004278:	b580      	push	{r7, lr}
 800427a:	b08e      	sub	sp, #56	@ 0x38
 800427c:	af04      	add	r7, sp, #16
 800427e:	60f8      	str	r0, [r7, #12]
 8004280:	60b9      	str	r1, [r7, #8]
 8004282:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004284:	2300      	movs	r3, #0
 8004286:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004288:	f3ef 8305 	mrs	r3, IPSR
 800428c:	617b      	str	r3, [r7, #20]
  return(result);
 800428e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004290:	2b00      	cmp	r3, #0
 8004292:	d17e      	bne.n	8004392 <osThreadNew+0x11a>
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d07b      	beq.n	8004392 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800429a:	2380      	movs	r3, #128	@ 0x80
 800429c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800429e:	2318      	movs	r3, #24
 80042a0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80042a2:	2300      	movs	r3, #0
 80042a4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80042a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80042aa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d045      	beq.n	800433e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d002      	beq.n	80042c0 <osThreadNew+0x48>
        name = attr->name;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	699b      	ldr	r3, [r3, #24]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d002      	beq.n	80042ce <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	699b      	ldr	r3, [r3, #24]
 80042cc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d008      	beq.n	80042e6 <osThreadNew+0x6e>
 80042d4:	69fb      	ldr	r3, [r7, #28]
 80042d6:	2b38      	cmp	r3, #56	@ 0x38
 80042d8:	d805      	bhi.n	80042e6 <osThreadNew+0x6e>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	f003 0301 	and.w	r3, r3, #1
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d001      	beq.n	80042ea <osThreadNew+0x72>
        return (NULL);
 80042e6:	2300      	movs	r3, #0
 80042e8:	e054      	b.n	8004394 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	695b      	ldr	r3, [r3, #20]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d003      	beq.n	80042fa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	695b      	ldr	r3, [r3, #20]
 80042f6:	089b      	lsrs	r3, r3, #2
 80042f8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d00e      	beq.n	8004320 <osThreadNew+0xa8>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	2ba7      	cmp	r3, #167	@ 0xa7
 8004308:	d90a      	bls.n	8004320 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800430e:	2b00      	cmp	r3, #0
 8004310:	d006      	beq.n	8004320 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	695b      	ldr	r3, [r3, #20]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d002      	beq.n	8004320 <osThreadNew+0xa8>
        mem = 1;
 800431a:	2301      	movs	r3, #1
 800431c:	61bb      	str	r3, [r7, #24]
 800431e:	e010      	b.n	8004342 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d10c      	bne.n	8004342 <osThreadNew+0xca>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d108      	bne.n	8004342 <osThreadNew+0xca>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	691b      	ldr	r3, [r3, #16]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d104      	bne.n	8004342 <osThreadNew+0xca>
          mem = 0;
 8004338:	2300      	movs	r3, #0
 800433a:	61bb      	str	r3, [r7, #24]
 800433c:	e001      	b.n	8004342 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800433e:	2300      	movs	r3, #0
 8004340:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004342:	69bb      	ldr	r3, [r7, #24]
 8004344:	2b01      	cmp	r3, #1
 8004346:	d110      	bne.n	800436a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004350:	9202      	str	r2, [sp, #8]
 8004352:	9301      	str	r3, [sp, #4]
 8004354:	69fb      	ldr	r3, [r7, #28]
 8004356:	9300      	str	r3, [sp, #0]
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	6a3a      	ldr	r2, [r7, #32]
 800435c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800435e:	68f8      	ldr	r0, [r7, #12]
 8004360:	f001 fa6a 	bl	8005838 <xTaskCreateStatic>
 8004364:	4603      	mov	r3, r0
 8004366:	613b      	str	r3, [r7, #16]
 8004368:	e013      	b.n	8004392 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800436a:	69bb      	ldr	r3, [r7, #24]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d110      	bne.n	8004392 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004370:	6a3b      	ldr	r3, [r7, #32]
 8004372:	b29a      	uxth	r2, r3
 8004374:	f107 0310 	add.w	r3, r7, #16
 8004378:	9301      	str	r3, [sp, #4]
 800437a:	69fb      	ldr	r3, [r7, #28]
 800437c:	9300      	str	r3, [sp, #0]
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004382:	68f8      	ldr	r0, [r7, #12]
 8004384:	f001 fab8 	bl	80058f8 <xTaskCreate>
 8004388:	4603      	mov	r3, r0
 800438a:	2b01      	cmp	r3, #1
 800438c:	d001      	beq.n	8004392 <osThreadNew+0x11a>
            hTask = NULL;
 800438e:	2300      	movs	r3, #0
 8004390:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004392:	693b      	ldr	r3, [r7, #16]
}
 8004394:	4618      	mov	r0, r3
 8004396:	3728      	adds	r7, #40	@ 0x28
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}

0800439c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800439c:	b580      	push	{r7, lr}
 800439e:	b084      	sub	sp, #16
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043a4:	f3ef 8305 	mrs	r3, IPSR
 80043a8:	60bb      	str	r3, [r7, #8]
  return(result);
 80043aa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d003      	beq.n	80043b8 <osDelay+0x1c>
    stat = osErrorISR;
 80043b0:	f06f 0305 	mvn.w	r3, #5
 80043b4:	60fb      	str	r3, [r7, #12]
 80043b6:	e007      	b.n	80043c8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80043b8:	2300      	movs	r3, #0
 80043ba:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d002      	beq.n	80043c8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f001 fbf6 	bl	8005bb4 <vTaskDelay>
    }
  }

  return (stat);
 80043c8:	68fb      	ldr	r3, [r7, #12]
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3710      	adds	r7, #16
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}

080043d2 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80043d2:	b580      	push	{r7, lr}
 80043d4:	b08a      	sub	sp, #40	@ 0x28
 80043d6:	af02      	add	r7, sp, #8
 80043d8:	60f8      	str	r0, [r7, #12]
 80043da:	60b9      	str	r1, [r7, #8]
 80043dc:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80043de:	2300      	movs	r3, #0
 80043e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043e2:	f3ef 8305 	mrs	r3, IPSR
 80043e6:	613b      	str	r3, [r7, #16]
  return(result);
 80043e8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d175      	bne.n	80044da <osSemaphoreNew+0x108>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d072      	beq.n	80044da <osSemaphoreNew+0x108>
 80043f4:	68ba      	ldr	r2, [r7, #8]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d86e      	bhi.n	80044da <osSemaphoreNew+0x108>
    mem = -1;
 80043fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004400:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d015      	beq.n	8004434 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d006      	beq.n	800441e <osSemaphoreNew+0x4c>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	2b4f      	cmp	r3, #79	@ 0x4f
 8004416:	d902      	bls.n	800441e <osSemaphoreNew+0x4c>
        mem = 1;
 8004418:	2301      	movs	r3, #1
 800441a:	61bb      	str	r3, [r7, #24]
 800441c:	e00c      	b.n	8004438 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d108      	bne.n	8004438 <osSemaphoreNew+0x66>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d104      	bne.n	8004438 <osSemaphoreNew+0x66>
          mem = 0;
 800442e:	2300      	movs	r3, #0
 8004430:	61bb      	str	r3, [r7, #24]
 8004432:	e001      	b.n	8004438 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8004434:	2300      	movs	r3, #0
 8004436:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8004438:	69bb      	ldr	r3, [r7, #24]
 800443a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800443e:	d04c      	beq.n	80044da <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2b01      	cmp	r3, #1
 8004444:	d128      	bne.n	8004498 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	2b01      	cmp	r3, #1
 800444a:	d10a      	bne.n	8004462 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	2203      	movs	r2, #3
 8004452:	9200      	str	r2, [sp, #0]
 8004454:	2200      	movs	r2, #0
 8004456:	2100      	movs	r1, #0
 8004458:	2001      	movs	r0, #1
 800445a:	f000 fa2b 	bl	80048b4 <xQueueGenericCreateStatic>
 800445e:	61f8      	str	r0, [r7, #28]
 8004460:	e005      	b.n	800446e <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8004462:	2203      	movs	r2, #3
 8004464:	2100      	movs	r1, #0
 8004466:	2001      	movs	r0, #1
 8004468:	f000 faa1 	bl	80049ae <xQueueGenericCreate>
 800446c:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800446e:	69fb      	ldr	r3, [r7, #28]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d022      	beq.n	80044ba <osSemaphoreNew+0xe8>
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d01f      	beq.n	80044ba <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800447a:	2300      	movs	r3, #0
 800447c:	2200      	movs	r2, #0
 800447e:	2100      	movs	r1, #0
 8004480:	69f8      	ldr	r0, [r7, #28]
 8004482:	f000 fb61 	bl	8004b48 <xQueueGenericSend>
 8004486:	4603      	mov	r3, r0
 8004488:	2b01      	cmp	r3, #1
 800448a:	d016      	beq.n	80044ba <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800448c:	69f8      	ldr	r0, [r7, #28]
 800448e:	f000 ffff 	bl	8005490 <vQueueDelete>
            hSemaphore = NULL;
 8004492:	2300      	movs	r3, #0
 8004494:	61fb      	str	r3, [r7, #28]
 8004496:	e010      	b.n	80044ba <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	2b01      	cmp	r3, #1
 800449c:	d108      	bne.n	80044b0 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	461a      	mov	r2, r3
 80044a4:	68b9      	ldr	r1, [r7, #8]
 80044a6:	68f8      	ldr	r0, [r7, #12]
 80044a8:	f000 fadf 	bl	8004a6a <xQueueCreateCountingSemaphoreStatic>
 80044ac:	61f8      	str	r0, [r7, #28]
 80044ae:	e004      	b.n	80044ba <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80044b0:	68b9      	ldr	r1, [r7, #8]
 80044b2:	68f8      	ldr	r0, [r7, #12]
 80044b4:	f000 fb12 	bl	8004adc <xQueueCreateCountingSemaphore>
 80044b8:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80044ba:	69fb      	ldr	r3, [r7, #28]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d00c      	beq.n	80044da <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d003      	beq.n	80044ce <osSemaphoreNew+0xfc>
          name = attr->name;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	617b      	str	r3, [r7, #20]
 80044cc:	e001      	b.n	80044d2 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80044ce:	2300      	movs	r3, #0
 80044d0:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80044d2:	6979      	ldr	r1, [r7, #20]
 80044d4:	69f8      	ldr	r0, [r7, #28]
 80044d6:	f001 f927 	bl	8005728 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80044da:	69fb      	ldr	r3, [r7, #28]
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3720      	adds	r7, #32
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}

080044e4 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b086      	sub	sp, #24
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
 80044ec:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80044f2:	2300      	movs	r3, #0
 80044f4:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d103      	bne.n	8004504 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80044fc:	f06f 0303 	mvn.w	r3, #3
 8004500:	617b      	str	r3, [r7, #20]
 8004502:	e039      	b.n	8004578 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004504:	f3ef 8305 	mrs	r3, IPSR
 8004508:	60fb      	str	r3, [r7, #12]
  return(result);
 800450a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800450c:	2b00      	cmp	r3, #0
 800450e:	d022      	beq.n	8004556 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d003      	beq.n	800451e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8004516:	f06f 0303 	mvn.w	r3, #3
 800451a:	617b      	str	r3, [r7, #20]
 800451c:	e02c      	b.n	8004578 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800451e:	2300      	movs	r3, #0
 8004520:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8004522:	f107 0308 	add.w	r3, r7, #8
 8004526:	461a      	mov	r2, r3
 8004528:	2100      	movs	r1, #0
 800452a:	6938      	ldr	r0, [r7, #16]
 800452c:	f000 ff2e 	bl	800538c <xQueueReceiveFromISR>
 8004530:	4603      	mov	r3, r0
 8004532:	2b01      	cmp	r3, #1
 8004534:	d003      	beq.n	800453e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8004536:	f06f 0302 	mvn.w	r3, #2
 800453a:	617b      	str	r3, [r7, #20]
 800453c:	e01c      	b.n	8004578 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d019      	beq.n	8004578 <osSemaphoreAcquire+0x94>
 8004544:	4b0f      	ldr	r3, [pc, #60]	@ (8004584 <osSemaphoreAcquire+0xa0>)
 8004546:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800454a:	601a      	str	r2, [r3, #0]
 800454c:	f3bf 8f4f 	dsb	sy
 8004550:	f3bf 8f6f 	isb	sy
 8004554:	e010      	b.n	8004578 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8004556:	6839      	ldr	r1, [r7, #0]
 8004558:	6938      	ldr	r0, [r7, #16]
 800455a:	f000 fe07 	bl	800516c <xQueueSemaphoreTake>
 800455e:	4603      	mov	r3, r0
 8004560:	2b01      	cmp	r3, #1
 8004562:	d009      	beq.n	8004578 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d003      	beq.n	8004572 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800456a:	f06f 0301 	mvn.w	r3, #1
 800456e:	617b      	str	r3, [r7, #20]
 8004570:	e002      	b.n	8004578 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8004572:	f06f 0302 	mvn.w	r3, #2
 8004576:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8004578:	697b      	ldr	r3, [r7, #20]
}
 800457a:	4618      	mov	r0, r3
 800457c:	3718      	adds	r7, #24
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	e000ed04 	.word	0xe000ed04

08004588 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8004588:	b580      	push	{r7, lr}
 800458a:	b086      	sub	sp, #24
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8004594:	2300      	movs	r3, #0
 8004596:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d103      	bne.n	80045a6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800459e:	f06f 0303 	mvn.w	r3, #3
 80045a2:	617b      	str	r3, [r7, #20]
 80045a4:	e02c      	b.n	8004600 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80045a6:	f3ef 8305 	mrs	r3, IPSR
 80045aa:	60fb      	str	r3, [r7, #12]
  return(result);
 80045ac:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d01a      	beq.n	80045e8 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80045b2:	2300      	movs	r3, #0
 80045b4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80045b6:	f107 0308 	add.w	r3, r7, #8
 80045ba:	4619      	mov	r1, r3
 80045bc:	6938      	ldr	r0, [r7, #16]
 80045be:	f000 fc63 	bl	8004e88 <xQueueGiveFromISR>
 80045c2:	4603      	mov	r3, r0
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d003      	beq.n	80045d0 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80045c8:	f06f 0302 	mvn.w	r3, #2
 80045cc:	617b      	str	r3, [r7, #20]
 80045ce:	e017      	b.n	8004600 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d014      	beq.n	8004600 <osSemaphoreRelease+0x78>
 80045d6:	4b0d      	ldr	r3, [pc, #52]	@ (800460c <osSemaphoreRelease+0x84>)
 80045d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80045dc:	601a      	str	r2, [r3, #0]
 80045de:	f3bf 8f4f 	dsb	sy
 80045e2:	f3bf 8f6f 	isb	sy
 80045e6:	e00b      	b.n	8004600 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80045e8:	2300      	movs	r3, #0
 80045ea:	2200      	movs	r2, #0
 80045ec:	2100      	movs	r1, #0
 80045ee:	6938      	ldr	r0, [r7, #16]
 80045f0:	f000 faaa 	bl	8004b48 <xQueueGenericSend>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d002      	beq.n	8004600 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80045fa:	f06f 0302 	mvn.w	r3, #2
 80045fe:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8004600:	697b      	ldr	r3, [r7, #20]
}
 8004602:	4618      	mov	r0, r3
 8004604:	3718      	adds	r7, #24
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
 800460a:	bf00      	nop
 800460c:	e000ed04 	.word	0xe000ed04

08004610 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004610:	b480      	push	{r7}
 8004612:	b085      	sub	sp, #20
 8004614:	af00      	add	r7, sp, #0
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	60b9      	str	r1, [r7, #8]
 800461a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	4a07      	ldr	r2, [pc, #28]	@ (800463c <vApplicationGetIdleTaskMemory+0x2c>)
 8004620:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	4a06      	ldr	r2, [pc, #24]	@ (8004640 <vApplicationGetIdleTaskMemory+0x30>)
 8004626:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2280      	movs	r2, #128	@ 0x80
 800462c:	601a      	str	r2, [r3, #0]
}
 800462e:	bf00      	nop
 8004630:	3714      	adds	r7, #20
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr
 800463a:	bf00      	nop
 800463c:	2000061c 	.word	0x2000061c
 8004640:	200006c4 	.word	0x200006c4

08004644 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004644:	b480      	push	{r7}
 8004646:	b085      	sub	sp, #20
 8004648:	af00      	add	r7, sp, #0
 800464a:	60f8      	str	r0, [r7, #12]
 800464c:	60b9      	str	r1, [r7, #8]
 800464e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	4a07      	ldr	r2, [pc, #28]	@ (8004670 <vApplicationGetTimerTaskMemory+0x2c>)
 8004654:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	4a06      	ldr	r2, [pc, #24]	@ (8004674 <vApplicationGetTimerTaskMemory+0x30>)
 800465a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004662:	601a      	str	r2, [r3, #0]
}
 8004664:	bf00      	nop
 8004666:	3714      	adds	r7, #20
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr
 8004670:	200008c4 	.word	0x200008c4
 8004674:	2000096c 	.word	0x2000096c

08004678 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	f103 0208 	add.w	r2, r3, #8
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004690:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	f103 0208 	add.w	r2, r3, #8
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	f103 0208 	add.w	r2, r3, #8
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80046ac:	bf00      	nop
 80046ae:	370c      	adds	r7, #12
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80046c6:	bf00      	nop
 80046c8:	370c      	adds	r7, #12
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr

080046d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80046d2:	b480      	push	{r7}
 80046d4:	b085      	sub	sp, #20
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]
 80046da:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	68fa      	ldr	r2, [r7, #12]
 80046e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	689a      	ldr	r2, [r3, #8]
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	683a      	ldr	r2, [r7, #0]
 80046f6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	683a      	ldr	r2, [r7, #0]
 80046fc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	687a      	ldr	r2, [r7, #4]
 8004702:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	1c5a      	adds	r2, r3, #1
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	601a      	str	r2, [r3, #0]
}
 800470e:	bf00      	nop
 8004710:	3714      	adds	r7, #20
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr

0800471a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800471a:	b480      	push	{r7}
 800471c:	b085      	sub	sp, #20
 800471e:	af00      	add	r7, sp, #0
 8004720:	6078      	str	r0, [r7, #4]
 8004722:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004730:	d103      	bne.n	800473a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	691b      	ldr	r3, [r3, #16]
 8004736:	60fb      	str	r3, [r7, #12]
 8004738:	e00c      	b.n	8004754 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	3308      	adds	r3, #8
 800473e:	60fb      	str	r3, [r7, #12]
 8004740:	e002      	b.n	8004748 <vListInsert+0x2e>
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	60fb      	str	r3, [r7, #12]
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	68ba      	ldr	r2, [r7, #8]
 8004750:	429a      	cmp	r2, r3
 8004752:	d2f6      	bcs.n	8004742 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	685a      	ldr	r2, [r3, #4]
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	683a      	ldr	r2, [r7, #0]
 8004762:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	68fa      	ldr	r2, [r7, #12]
 8004768:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	683a      	ldr	r2, [r7, #0]
 800476e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	1c5a      	adds	r2, r3, #1
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	601a      	str	r2, [r3, #0]
}
 8004780:	bf00      	nop
 8004782:	3714      	adds	r7, #20
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr

0800478c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800478c:	b480      	push	{r7}
 800478e:	b085      	sub	sp, #20
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	691b      	ldr	r3, [r3, #16]
 8004798:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	687a      	ldr	r2, [r7, #4]
 80047a0:	6892      	ldr	r2, [r2, #8]
 80047a2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	687a      	ldr	r2, [r7, #4]
 80047aa:	6852      	ldr	r2, [r2, #4]
 80047ac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d103      	bne.n	80047c0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	689a      	ldr	r2, [r3, #8]
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	1e5a      	subs	r2, r3, #1
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3714      	adds	r7, #20
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr

080047e0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d10b      	bne.n	800480c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80047f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047f8:	f383 8811 	msr	BASEPRI, r3
 80047fc:	f3bf 8f6f 	isb	sy
 8004800:	f3bf 8f4f 	dsb	sy
 8004804:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004806:	bf00      	nop
 8004808:	bf00      	nop
 800480a:	e7fd      	b.n	8004808 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800480c:	f002 fcdc 	bl	80071c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004818:	68f9      	ldr	r1, [r7, #12]
 800481a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800481c:	fb01 f303 	mul.w	r3, r1, r3
 8004820:	441a      	add	r2, r3
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2200      	movs	r2, #0
 800482a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800483c:	3b01      	subs	r3, #1
 800483e:	68f9      	ldr	r1, [r7, #12]
 8004840:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004842:	fb01 f303 	mul.w	r3, r1, r3
 8004846:	441a      	add	r2, r3
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	22ff      	movs	r2, #255	@ 0xff
 8004850:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	22ff      	movs	r2, #255	@ 0xff
 8004858:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d114      	bne.n	800488c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	691b      	ldr	r3, [r3, #16]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d01a      	beq.n	80048a0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	3310      	adds	r3, #16
 800486e:	4618      	mov	r0, r3
 8004870:	f001 fc74 	bl	800615c <xTaskRemoveFromEventList>
 8004874:	4603      	mov	r3, r0
 8004876:	2b00      	cmp	r3, #0
 8004878:	d012      	beq.n	80048a0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800487a:	4b0d      	ldr	r3, [pc, #52]	@ (80048b0 <xQueueGenericReset+0xd0>)
 800487c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004880:	601a      	str	r2, [r3, #0]
 8004882:	f3bf 8f4f 	dsb	sy
 8004886:	f3bf 8f6f 	isb	sy
 800488a:	e009      	b.n	80048a0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	3310      	adds	r3, #16
 8004890:	4618      	mov	r0, r3
 8004892:	f7ff fef1 	bl	8004678 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	3324      	adds	r3, #36	@ 0x24
 800489a:	4618      	mov	r0, r3
 800489c:	f7ff feec 	bl	8004678 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80048a0:	f002 fcc4 	bl	800722c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80048a4:	2301      	movs	r3, #1
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3710      	adds	r7, #16
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	e000ed04 	.word	0xe000ed04

080048b4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b08e      	sub	sp, #56	@ 0x38
 80048b8:	af02      	add	r7, sp, #8
 80048ba:	60f8      	str	r0, [r7, #12]
 80048bc:	60b9      	str	r1, [r7, #8]
 80048be:	607a      	str	r2, [r7, #4]
 80048c0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d10b      	bne.n	80048e0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80048c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048cc:	f383 8811 	msr	BASEPRI, r3
 80048d0:	f3bf 8f6f 	isb	sy
 80048d4:	f3bf 8f4f 	dsb	sy
 80048d8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80048da:	bf00      	nop
 80048dc:	bf00      	nop
 80048de:	e7fd      	b.n	80048dc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d10b      	bne.n	80048fe <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80048e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ea:	f383 8811 	msr	BASEPRI, r3
 80048ee:	f3bf 8f6f 	isb	sy
 80048f2:	f3bf 8f4f 	dsb	sy
 80048f6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80048f8:	bf00      	nop
 80048fa:	bf00      	nop
 80048fc:	e7fd      	b.n	80048fa <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d002      	beq.n	800490a <xQueueGenericCreateStatic+0x56>
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d001      	beq.n	800490e <xQueueGenericCreateStatic+0x5a>
 800490a:	2301      	movs	r3, #1
 800490c:	e000      	b.n	8004910 <xQueueGenericCreateStatic+0x5c>
 800490e:	2300      	movs	r3, #0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d10b      	bne.n	800492c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004918:	f383 8811 	msr	BASEPRI, r3
 800491c:	f3bf 8f6f 	isb	sy
 8004920:	f3bf 8f4f 	dsb	sy
 8004924:	623b      	str	r3, [r7, #32]
}
 8004926:	bf00      	nop
 8004928:	bf00      	nop
 800492a:	e7fd      	b.n	8004928 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d102      	bne.n	8004938 <xQueueGenericCreateStatic+0x84>
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d101      	bne.n	800493c <xQueueGenericCreateStatic+0x88>
 8004938:	2301      	movs	r3, #1
 800493a:	e000      	b.n	800493e <xQueueGenericCreateStatic+0x8a>
 800493c:	2300      	movs	r3, #0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d10b      	bne.n	800495a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004946:	f383 8811 	msr	BASEPRI, r3
 800494a:	f3bf 8f6f 	isb	sy
 800494e:	f3bf 8f4f 	dsb	sy
 8004952:	61fb      	str	r3, [r7, #28]
}
 8004954:	bf00      	nop
 8004956:	bf00      	nop
 8004958:	e7fd      	b.n	8004956 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800495a:	2350      	movs	r3, #80	@ 0x50
 800495c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	2b50      	cmp	r3, #80	@ 0x50
 8004962:	d00b      	beq.n	800497c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004968:	f383 8811 	msr	BASEPRI, r3
 800496c:	f3bf 8f6f 	isb	sy
 8004970:	f3bf 8f4f 	dsb	sy
 8004974:	61bb      	str	r3, [r7, #24]
}
 8004976:	bf00      	nop
 8004978:	bf00      	nop
 800497a:	e7fd      	b.n	8004978 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800497c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004984:	2b00      	cmp	r3, #0
 8004986:	d00d      	beq.n	80049a4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004988:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800498a:	2201      	movs	r2, #1
 800498c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004990:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004996:	9300      	str	r3, [sp, #0]
 8004998:	4613      	mov	r3, r2
 800499a:	687a      	ldr	r2, [r7, #4]
 800499c:	68b9      	ldr	r1, [r7, #8]
 800499e:	68f8      	ldr	r0, [r7, #12]
 80049a0:	f000 f840 	bl	8004a24 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80049a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3730      	adds	r7, #48	@ 0x30
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}

080049ae <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80049ae:	b580      	push	{r7, lr}
 80049b0:	b08a      	sub	sp, #40	@ 0x28
 80049b2:	af02      	add	r7, sp, #8
 80049b4:	60f8      	str	r0, [r7, #12]
 80049b6:	60b9      	str	r1, [r7, #8]
 80049b8:	4613      	mov	r3, r2
 80049ba:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d10b      	bne.n	80049da <xQueueGenericCreate+0x2c>
	__asm volatile
 80049c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049c6:	f383 8811 	msr	BASEPRI, r3
 80049ca:	f3bf 8f6f 	isb	sy
 80049ce:	f3bf 8f4f 	dsb	sy
 80049d2:	613b      	str	r3, [r7, #16]
}
 80049d4:	bf00      	nop
 80049d6:	bf00      	nop
 80049d8:	e7fd      	b.n	80049d6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	68ba      	ldr	r2, [r7, #8]
 80049de:	fb02 f303 	mul.w	r3, r2, r3
 80049e2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80049e4:	69fb      	ldr	r3, [r7, #28]
 80049e6:	3350      	adds	r3, #80	@ 0x50
 80049e8:	4618      	mov	r0, r3
 80049ea:	f002 fd0f 	bl	800740c <pvPortMalloc>
 80049ee:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80049f0:	69bb      	ldr	r3, [r7, #24]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d011      	beq.n	8004a1a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80049f6:	69bb      	ldr	r3, [r7, #24]
 80049f8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	3350      	adds	r3, #80	@ 0x50
 80049fe:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004a00:	69bb      	ldr	r3, [r7, #24]
 8004a02:	2200      	movs	r2, #0
 8004a04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004a08:	79fa      	ldrb	r2, [r7, #7]
 8004a0a:	69bb      	ldr	r3, [r7, #24]
 8004a0c:	9300      	str	r3, [sp, #0]
 8004a0e:	4613      	mov	r3, r2
 8004a10:	697a      	ldr	r2, [r7, #20]
 8004a12:	68b9      	ldr	r1, [r7, #8]
 8004a14:	68f8      	ldr	r0, [r7, #12]
 8004a16:	f000 f805 	bl	8004a24 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004a1a:	69bb      	ldr	r3, [r7, #24]
	}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3720      	adds	r7, #32
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b084      	sub	sp, #16
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]
 8004a30:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d103      	bne.n	8004a40 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004a38:	69bb      	ldr	r3, [r7, #24]
 8004a3a:	69ba      	ldr	r2, [r7, #24]
 8004a3c:	601a      	str	r2, [r3, #0]
 8004a3e:	e002      	b.n	8004a46 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004a40:	69bb      	ldr	r3, [r7, #24]
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	68fa      	ldr	r2, [r7, #12]
 8004a4a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004a4c:	69bb      	ldr	r3, [r7, #24]
 8004a4e:	68ba      	ldr	r2, [r7, #8]
 8004a50:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004a52:	2101      	movs	r1, #1
 8004a54:	69b8      	ldr	r0, [r7, #24]
 8004a56:	f7ff fec3 	bl	80047e0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004a5a:	69bb      	ldr	r3, [r7, #24]
 8004a5c:	78fa      	ldrb	r2, [r7, #3]
 8004a5e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004a62:	bf00      	nop
 8004a64:	3710      	adds	r7, #16
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}

08004a6a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8004a6a:	b580      	push	{r7, lr}
 8004a6c:	b08a      	sub	sp, #40	@ 0x28
 8004a6e:	af02      	add	r7, sp, #8
 8004a70:	60f8      	str	r0, [r7, #12]
 8004a72:	60b9      	str	r1, [r7, #8]
 8004a74:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d10b      	bne.n	8004a94 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8004a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a80:	f383 8811 	msr	BASEPRI, r3
 8004a84:	f3bf 8f6f 	isb	sy
 8004a88:	f3bf 8f4f 	dsb	sy
 8004a8c:	61bb      	str	r3, [r7, #24]
}
 8004a8e:	bf00      	nop
 8004a90:	bf00      	nop
 8004a92:	e7fd      	b.n	8004a90 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004a94:	68ba      	ldr	r2, [r7, #8]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d90b      	bls.n	8004ab4 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8004a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aa0:	f383 8811 	msr	BASEPRI, r3
 8004aa4:	f3bf 8f6f 	isb	sy
 8004aa8:	f3bf 8f4f 	dsb	sy
 8004aac:	617b      	str	r3, [r7, #20]
}
 8004aae:	bf00      	nop
 8004ab0:	bf00      	nop
 8004ab2:	e7fd      	b.n	8004ab0 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004ab4:	2302      	movs	r3, #2
 8004ab6:	9300      	str	r3, [sp, #0]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	2100      	movs	r1, #0
 8004abe:	68f8      	ldr	r0, [r7, #12]
 8004ac0:	f7ff fef8 	bl	80048b4 <xQueueGenericCreateStatic>
 8004ac4:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d002      	beq.n	8004ad2 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	68ba      	ldr	r2, [r7, #8]
 8004ad0:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004ad2:	69fb      	ldr	r3, [r7, #28]
	}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	3720      	adds	r7, #32
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}

08004adc <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b086      	sub	sp, #24
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d10b      	bne.n	8004b04 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8004aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004af0:	f383 8811 	msr	BASEPRI, r3
 8004af4:	f3bf 8f6f 	isb	sy
 8004af8:	f3bf 8f4f 	dsb	sy
 8004afc:	613b      	str	r3, [r7, #16]
}
 8004afe:	bf00      	nop
 8004b00:	bf00      	nop
 8004b02:	e7fd      	b.n	8004b00 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004b04:	683a      	ldr	r2, [r7, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d90b      	bls.n	8004b24 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8004b0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b10:	f383 8811 	msr	BASEPRI, r3
 8004b14:	f3bf 8f6f 	isb	sy
 8004b18:	f3bf 8f4f 	dsb	sy
 8004b1c:	60fb      	str	r3, [r7, #12]
}
 8004b1e:	bf00      	nop
 8004b20:	bf00      	nop
 8004b22:	e7fd      	b.n	8004b20 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004b24:	2202      	movs	r2, #2
 8004b26:	2100      	movs	r1, #0
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	f7ff ff40 	bl	80049ae <xQueueGenericCreate>
 8004b2e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d002      	beq.n	8004b3c <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	683a      	ldr	r2, [r7, #0]
 8004b3a:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004b3c:	697b      	ldr	r3, [r7, #20]
	}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3718      	adds	r7, #24
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
	...

08004b48 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b08e      	sub	sp, #56	@ 0x38
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	60f8      	str	r0, [r7, #12]
 8004b50:	60b9      	str	r1, [r7, #8]
 8004b52:	607a      	str	r2, [r7, #4]
 8004b54:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004b56:	2300      	movs	r3, #0
 8004b58:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d10b      	bne.n	8004b7c <xQueueGenericSend+0x34>
	__asm volatile
 8004b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b68:	f383 8811 	msr	BASEPRI, r3
 8004b6c:	f3bf 8f6f 	isb	sy
 8004b70:	f3bf 8f4f 	dsb	sy
 8004b74:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004b76:	bf00      	nop
 8004b78:	bf00      	nop
 8004b7a:	e7fd      	b.n	8004b78 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d103      	bne.n	8004b8a <xQueueGenericSend+0x42>
 8004b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d101      	bne.n	8004b8e <xQueueGenericSend+0x46>
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e000      	b.n	8004b90 <xQueueGenericSend+0x48>
 8004b8e:	2300      	movs	r3, #0
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d10b      	bne.n	8004bac <xQueueGenericSend+0x64>
	__asm volatile
 8004b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b98:	f383 8811 	msr	BASEPRI, r3
 8004b9c:	f3bf 8f6f 	isb	sy
 8004ba0:	f3bf 8f4f 	dsb	sy
 8004ba4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004ba6:	bf00      	nop
 8004ba8:	bf00      	nop
 8004baa:	e7fd      	b.n	8004ba8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	2b02      	cmp	r3, #2
 8004bb0:	d103      	bne.n	8004bba <xQueueGenericSend+0x72>
 8004bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d101      	bne.n	8004bbe <xQueueGenericSend+0x76>
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e000      	b.n	8004bc0 <xQueueGenericSend+0x78>
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d10b      	bne.n	8004bdc <xQueueGenericSend+0x94>
	__asm volatile
 8004bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bc8:	f383 8811 	msr	BASEPRI, r3
 8004bcc:	f3bf 8f6f 	isb	sy
 8004bd0:	f3bf 8f4f 	dsb	sy
 8004bd4:	623b      	str	r3, [r7, #32]
}
 8004bd6:	bf00      	nop
 8004bd8:	bf00      	nop
 8004bda:	e7fd      	b.n	8004bd8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004bdc:	f001 fc84 	bl	80064e8 <xTaskGetSchedulerState>
 8004be0:	4603      	mov	r3, r0
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d102      	bne.n	8004bec <xQueueGenericSend+0xa4>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d101      	bne.n	8004bf0 <xQueueGenericSend+0xa8>
 8004bec:	2301      	movs	r3, #1
 8004bee:	e000      	b.n	8004bf2 <xQueueGenericSend+0xaa>
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d10b      	bne.n	8004c0e <xQueueGenericSend+0xc6>
	__asm volatile
 8004bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bfa:	f383 8811 	msr	BASEPRI, r3
 8004bfe:	f3bf 8f6f 	isb	sy
 8004c02:	f3bf 8f4f 	dsb	sy
 8004c06:	61fb      	str	r3, [r7, #28]
}
 8004c08:	bf00      	nop
 8004c0a:	bf00      	nop
 8004c0c:	e7fd      	b.n	8004c0a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004c0e:	f002 fadb 	bl	80071c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d302      	bcc.n	8004c24 <xQueueGenericSend+0xdc>
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	2b02      	cmp	r3, #2
 8004c22:	d129      	bne.n	8004c78 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004c24:	683a      	ldr	r2, [r7, #0]
 8004c26:	68b9      	ldr	r1, [r7, #8]
 8004c28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c2a:	f000 fc6d 	bl	8005508 <prvCopyDataToQueue>
 8004c2e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d010      	beq.n	8004c5a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c3a:	3324      	adds	r3, #36	@ 0x24
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	f001 fa8d 	bl	800615c <xTaskRemoveFromEventList>
 8004c42:	4603      	mov	r3, r0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d013      	beq.n	8004c70 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004c48:	4b3f      	ldr	r3, [pc, #252]	@ (8004d48 <xQueueGenericSend+0x200>)
 8004c4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c4e:	601a      	str	r2, [r3, #0]
 8004c50:	f3bf 8f4f 	dsb	sy
 8004c54:	f3bf 8f6f 	isb	sy
 8004c58:	e00a      	b.n	8004c70 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d007      	beq.n	8004c70 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004c60:	4b39      	ldr	r3, [pc, #228]	@ (8004d48 <xQueueGenericSend+0x200>)
 8004c62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c66:	601a      	str	r2, [r3, #0]
 8004c68:	f3bf 8f4f 	dsb	sy
 8004c6c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004c70:	f002 fadc 	bl	800722c <vPortExitCritical>
				return pdPASS;
 8004c74:	2301      	movs	r3, #1
 8004c76:	e063      	b.n	8004d40 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d103      	bne.n	8004c86 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004c7e:	f002 fad5 	bl	800722c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004c82:	2300      	movs	r3, #0
 8004c84:	e05c      	b.n	8004d40 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004c86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d106      	bne.n	8004c9a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004c8c:	f107 0314 	add.w	r3, r7, #20
 8004c90:	4618      	mov	r0, r3
 8004c92:	f001 fac7 	bl	8006224 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004c96:	2301      	movs	r3, #1
 8004c98:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004c9a:	f002 fac7 	bl	800722c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004c9e:	f001 f82f 	bl	8005d00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004ca2:	f002 fa91 	bl	80071c8 <vPortEnterCritical>
 8004ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ca8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004cac:	b25b      	sxtb	r3, r3
 8004cae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004cb2:	d103      	bne.n	8004cbc <xQueueGenericSend+0x174>
 8004cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cbe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004cc2:	b25b      	sxtb	r3, r3
 8004cc4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004cc8:	d103      	bne.n	8004cd2 <xQueueGenericSend+0x18a>
 8004cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004cd2:	f002 faab 	bl	800722c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004cd6:	1d3a      	adds	r2, r7, #4
 8004cd8:	f107 0314 	add.w	r3, r7, #20
 8004cdc:	4611      	mov	r1, r2
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f001 fab6 	bl	8006250 <xTaskCheckForTimeOut>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d124      	bne.n	8004d34 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004cea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004cec:	f000 fd04 	bl	80056f8 <prvIsQueueFull>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d018      	beq.n	8004d28 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cf8:	3310      	adds	r3, #16
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	4611      	mov	r1, r2
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f001 f9da 	bl	80060b8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004d04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004d06:	f000 fc8f 	bl	8005628 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004d0a:	f001 f807 	bl	8005d1c <xTaskResumeAll>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	f47f af7c 	bne.w	8004c0e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004d16:	4b0c      	ldr	r3, [pc, #48]	@ (8004d48 <xQueueGenericSend+0x200>)
 8004d18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d1c:	601a      	str	r2, [r3, #0]
 8004d1e:	f3bf 8f4f 	dsb	sy
 8004d22:	f3bf 8f6f 	isb	sy
 8004d26:	e772      	b.n	8004c0e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004d28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004d2a:	f000 fc7d 	bl	8005628 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004d2e:	f000 fff5 	bl	8005d1c <xTaskResumeAll>
 8004d32:	e76c      	b.n	8004c0e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004d34:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004d36:	f000 fc77 	bl	8005628 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d3a:	f000 ffef 	bl	8005d1c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004d3e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	3738      	adds	r7, #56	@ 0x38
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}
 8004d48:	e000ed04 	.word	0xe000ed04

08004d4c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b090      	sub	sp, #64	@ 0x40
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	60f8      	str	r0, [r7, #12]
 8004d54:	60b9      	str	r1, [r7, #8]
 8004d56:	607a      	str	r2, [r7, #4]
 8004d58:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d10b      	bne.n	8004d7c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d68:	f383 8811 	msr	BASEPRI, r3
 8004d6c:	f3bf 8f6f 	isb	sy
 8004d70:	f3bf 8f4f 	dsb	sy
 8004d74:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004d76:	bf00      	nop
 8004d78:	bf00      	nop
 8004d7a:	e7fd      	b.n	8004d78 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d103      	bne.n	8004d8a <xQueueGenericSendFromISR+0x3e>
 8004d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d101      	bne.n	8004d8e <xQueueGenericSendFromISR+0x42>
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e000      	b.n	8004d90 <xQueueGenericSendFromISR+0x44>
 8004d8e:	2300      	movs	r3, #0
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d10b      	bne.n	8004dac <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d98:	f383 8811 	msr	BASEPRI, r3
 8004d9c:	f3bf 8f6f 	isb	sy
 8004da0:	f3bf 8f4f 	dsb	sy
 8004da4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004da6:	bf00      	nop
 8004da8:	bf00      	nop
 8004daa:	e7fd      	b.n	8004da8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	2b02      	cmp	r3, #2
 8004db0:	d103      	bne.n	8004dba <xQueueGenericSendFromISR+0x6e>
 8004db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004db4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d101      	bne.n	8004dbe <xQueueGenericSendFromISR+0x72>
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e000      	b.n	8004dc0 <xQueueGenericSendFromISR+0x74>
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10b      	bne.n	8004ddc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dc8:	f383 8811 	msr	BASEPRI, r3
 8004dcc:	f3bf 8f6f 	isb	sy
 8004dd0:	f3bf 8f4f 	dsb	sy
 8004dd4:	623b      	str	r3, [r7, #32]
}
 8004dd6:	bf00      	nop
 8004dd8:	bf00      	nop
 8004dda:	e7fd      	b.n	8004dd8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004ddc:	f002 fad4 	bl	8007388 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004de0:	f3ef 8211 	mrs	r2, BASEPRI
 8004de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004de8:	f383 8811 	msr	BASEPRI, r3
 8004dec:	f3bf 8f6f 	isb	sy
 8004df0:	f3bf 8f4f 	dsb	sy
 8004df4:	61fa      	str	r2, [r7, #28]
 8004df6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004df8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004dfa:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004dfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dfe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d302      	bcc.n	8004e0e <xQueueGenericSendFromISR+0xc2>
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	2b02      	cmp	r3, #2
 8004e0c:	d12f      	bne.n	8004e6e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e10:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e14:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004e1e:	683a      	ldr	r2, [r7, #0]
 8004e20:	68b9      	ldr	r1, [r7, #8]
 8004e22:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004e24:	f000 fb70 	bl	8005508 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004e28:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004e2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e30:	d112      	bne.n	8004e58 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d016      	beq.n	8004e68 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e3c:	3324      	adds	r3, #36	@ 0x24
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f001 f98c 	bl	800615c <xTaskRemoveFromEventList>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d00e      	beq.n	8004e68 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d00b      	beq.n	8004e68 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2201      	movs	r2, #1
 8004e54:	601a      	str	r2, [r3, #0]
 8004e56:	e007      	b.n	8004e68 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004e58:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004e5c:	3301      	adds	r3, #1
 8004e5e:	b2db      	uxtb	r3, r3
 8004e60:	b25a      	sxtb	r2, r3
 8004e62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004e6c:	e001      	b.n	8004e72 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e74:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004e7c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004e7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3740      	adds	r7, #64	@ 0x40
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}

08004e88 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b08e      	sub	sp, #56	@ 0x38
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8004e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d10b      	bne.n	8004eb4 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8004e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea0:	f383 8811 	msr	BASEPRI, r3
 8004ea4:	f3bf 8f6f 	isb	sy
 8004ea8:	f3bf 8f4f 	dsb	sy
 8004eac:	623b      	str	r3, [r7, #32]
}
 8004eae:	bf00      	nop
 8004eb0:	bf00      	nop
 8004eb2:	e7fd      	b.n	8004eb0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d00b      	beq.n	8004ed4 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8004ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ec0:	f383 8811 	msr	BASEPRI, r3
 8004ec4:	f3bf 8f6f 	isb	sy
 8004ec8:	f3bf 8f4f 	dsb	sy
 8004ecc:	61fb      	str	r3, [r7, #28]
}
 8004ece:	bf00      	nop
 8004ed0:	bf00      	nop
 8004ed2:	e7fd      	b.n	8004ed0 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8004ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d103      	bne.n	8004ee4 <xQueueGiveFromISR+0x5c>
 8004edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d101      	bne.n	8004ee8 <xQueueGiveFromISR+0x60>
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e000      	b.n	8004eea <xQueueGiveFromISR+0x62>
 8004ee8:	2300      	movs	r3, #0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d10b      	bne.n	8004f06 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8004eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ef2:	f383 8811 	msr	BASEPRI, r3
 8004ef6:	f3bf 8f6f 	isb	sy
 8004efa:	f3bf 8f4f 	dsb	sy
 8004efe:	61bb      	str	r3, [r7, #24]
}
 8004f00:	bf00      	nop
 8004f02:	bf00      	nop
 8004f04:	e7fd      	b.n	8004f02 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004f06:	f002 fa3f 	bl	8007388 <vPortValidateInterruptPriority>
	__asm volatile
 8004f0a:	f3ef 8211 	mrs	r2, BASEPRI
 8004f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f12:	f383 8811 	msr	BASEPRI, r3
 8004f16:	f3bf 8f6f 	isb	sy
 8004f1a:	f3bf 8f4f 	dsb	sy
 8004f1e:	617a      	str	r2, [r7, #20]
 8004f20:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8004f22:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f2a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d22b      	bcs.n	8004f8e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f38:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f42:	1c5a      	adds	r2, r3, #1
 8004f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f46:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004f48:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004f4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f50:	d112      	bne.n	8004f78 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d016      	beq.n	8004f88 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f5c:	3324      	adds	r3, #36	@ 0x24
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f001 f8fc 	bl	800615c <xTaskRemoveFromEventList>
 8004f64:	4603      	mov	r3, r0
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d00e      	beq.n	8004f88 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d00b      	beq.n	8004f88 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	2201      	movs	r2, #1
 8004f74:	601a      	str	r2, [r3, #0]
 8004f76:	e007      	b.n	8004f88 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004f78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f7c:	3301      	adds	r3, #1
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	b25a      	sxtb	r2, r3
 8004f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004f88:	2301      	movs	r3, #1
 8004f8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f8c:	e001      	b.n	8004f92 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f94:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	f383 8811 	msr	BASEPRI, r3
}
 8004f9c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004f9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3738      	adds	r7, #56	@ 0x38
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}

08004fa8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b08c      	sub	sp, #48	@ 0x30
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d10b      	bne.n	8004fda <xQueueReceive+0x32>
	__asm volatile
 8004fc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fc6:	f383 8811 	msr	BASEPRI, r3
 8004fca:	f3bf 8f6f 	isb	sy
 8004fce:	f3bf 8f4f 	dsb	sy
 8004fd2:	623b      	str	r3, [r7, #32]
}
 8004fd4:	bf00      	nop
 8004fd6:	bf00      	nop
 8004fd8:	e7fd      	b.n	8004fd6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d103      	bne.n	8004fe8 <xQueueReceive+0x40>
 8004fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d101      	bne.n	8004fec <xQueueReceive+0x44>
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e000      	b.n	8004fee <xQueueReceive+0x46>
 8004fec:	2300      	movs	r3, #0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d10b      	bne.n	800500a <xQueueReceive+0x62>
	__asm volatile
 8004ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ff6:	f383 8811 	msr	BASEPRI, r3
 8004ffa:	f3bf 8f6f 	isb	sy
 8004ffe:	f3bf 8f4f 	dsb	sy
 8005002:	61fb      	str	r3, [r7, #28]
}
 8005004:	bf00      	nop
 8005006:	bf00      	nop
 8005008:	e7fd      	b.n	8005006 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800500a:	f001 fa6d 	bl	80064e8 <xTaskGetSchedulerState>
 800500e:	4603      	mov	r3, r0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d102      	bne.n	800501a <xQueueReceive+0x72>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d101      	bne.n	800501e <xQueueReceive+0x76>
 800501a:	2301      	movs	r3, #1
 800501c:	e000      	b.n	8005020 <xQueueReceive+0x78>
 800501e:	2300      	movs	r3, #0
 8005020:	2b00      	cmp	r3, #0
 8005022:	d10b      	bne.n	800503c <xQueueReceive+0x94>
	__asm volatile
 8005024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005028:	f383 8811 	msr	BASEPRI, r3
 800502c:	f3bf 8f6f 	isb	sy
 8005030:	f3bf 8f4f 	dsb	sy
 8005034:	61bb      	str	r3, [r7, #24]
}
 8005036:	bf00      	nop
 8005038:	bf00      	nop
 800503a:	e7fd      	b.n	8005038 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800503c:	f002 f8c4 	bl	80071c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005042:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005044:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005048:	2b00      	cmp	r3, #0
 800504a:	d01f      	beq.n	800508c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800504c:	68b9      	ldr	r1, [r7, #8]
 800504e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005050:	f000 fac4 	bl	80055dc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005056:	1e5a      	subs	r2, r3, #1
 8005058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800505a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800505c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800505e:	691b      	ldr	r3, [r3, #16]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d00f      	beq.n	8005084 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005066:	3310      	adds	r3, #16
 8005068:	4618      	mov	r0, r3
 800506a:	f001 f877 	bl	800615c <xTaskRemoveFromEventList>
 800506e:	4603      	mov	r3, r0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d007      	beq.n	8005084 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005074:	4b3c      	ldr	r3, [pc, #240]	@ (8005168 <xQueueReceive+0x1c0>)
 8005076:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800507a:	601a      	str	r2, [r3, #0]
 800507c:	f3bf 8f4f 	dsb	sy
 8005080:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005084:	f002 f8d2 	bl	800722c <vPortExitCritical>
				return pdPASS;
 8005088:	2301      	movs	r3, #1
 800508a:	e069      	b.n	8005160 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d103      	bne.n	800509a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005092:	f002 f8cb 	bl	800722c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005096:	2300      	movs	r3, #0
 8005098:	e062      	b.n	8005160 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800509a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800509c:	2b00      	cmp	r3, #0
 800509e:	d106      	bne.n	80050ae <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80050a0:	f107 0310 	add.w	r3, r7, #16
 80050a4:	4618      	mov	r0, r3
 80050a6:	f001 f8bd 	bl	8006224 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80050aa:	2301      	movs	r3, #1
 80050ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80050ae:	f002 f8bd 	bl	800722c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80050b2:	f000 fe25 	bl	8005d00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80050b6:	f002 f887 	bl	80071c8 <vPortEnterCritical>
 80050ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80050c0:	b25b      	sxtb	r3, r3
 80050c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80050c6:	d103      	bne.n	80050d0 <xQueueReceive+0x128>
 80050c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ca:	2200      	movs	r2, #0
 80050cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80050d6:	b25b      	sxtb	r3, r3
 80050d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80050dc:	d103      	bne.n	80050e6 <xQueueReceive+0x13e>
 80050de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80050e6:	f002 f8a1 	bl	800722c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80050ea:	1d3a      	adds	r2, r7, #4
 80050ec:	f107 0310 	add.w	r3, r7, #16
 80050f0:	4611      	mov	r1, r2
 80050f2:	4618      	mov	r0, r3
 80050f4:	f001 f8ac 	bl	8006250 <xTaskCheckForTimeOut>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d123      	bne.n	8005146 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80050fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005100:	f000 fae4 	bl	80056cc <prvIsQueueEmpty>
 8005104:	4603      	mov	r3, r0
 8005106:	2b00      	cmp	r3, #0
 8005108:	d017      	beq.n	800513a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800510a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800510c:	3324      	adds	r3, #36	@ 0x24
 800510e:	687a      	ldr	r2, [r7, #4]
 8005110:	4611      	mov	r1, r2
 8005112:	4618      	mov	r0, r3
 8005114:	f000 ffd0 	bl	80060b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005118:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800511a:	f000 fa85 	bl	8005628 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800511e:	f000 fdfd 	bl	8005d1c <xTaskResumeAll>
 8005122:	4603      	mov	r3, r0
 8005124:	2b00      	cmp	r3, #0
 8005126:	d189      	bne.n	800503c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005128:	4b0f      	ldr	r3, [pc, #60]	@ (8005168 <xQueueReceive+0x1c0>)
 800512a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800512e:	601a      	str	r2, [r3, #0]
 8005130:	f3bf 8f4f 	dsb	sy
 8005134:	f3bf 8f6f 	isb	sy
 8005138:	e780      	b.n	800503c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800513a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800513c:	f000 fa74 	bl	8005628 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005140:	f000 fdec 	bl	8005d1c <xTaskResumeAll>
 8005144:	e77a      	b.n	800503c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005146:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005148:	f000 fa6e 	bl	8005628 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800514c:	f000 fde6 	bl	8005d1c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005150:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005152:	f000 fabb 	bl	80056cc <prvIsQueueEmpty>
 8005156:	4603      	mov	r3, r0
 8005158:	2b00      	cmp	r3, #0
 800515a:	f43f af6f 	beq.w	800503c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800515e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005160:	4618      	mov	r0, r3
 8005162:	3730      	adds	r7, #48	@ 0x30
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}
 8005168:	e000ed04 	.word	0xe000ed04

0800516c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b08e      	sub	sp, #56	@ 0x38
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005176:	2300      	movs	r3, #0
 8005178:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800517e:	2300      	movs	r3, #0
 8005180:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005184:	2b00      	cmp	r3, #0
 8005186:	d10b      	bne.n	80051a0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800518c:	f383 8811 	msr	BASEPRI, r3
 8005190:	f3bf 8f6f 	isb	sy
 8005194:	f3bf 8f4f 	dsb	sy
 8005198:	623b      	str	r3, [r7, #32]
}
 800519a:	bf00      	nop
 800519c:	bf00      	nop
 800519e:	e7fd      	b.n	800519c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80051a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d00b      	beq.n	80051c0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80051a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051ac:	f383 8811 	msr	BASEPRI, r3
 80051b0:	f3bf 8f6f 	isb	sy
 80051b4:	f3bf 8f4f 	dsb	sy
 80051b8:	61fb      	str	r3, [r7, #28]
}
 80051ba:	bf00      	nop
 80051bc:	bf00      	nop
 80051be:	e7fd      	b.n	80051bc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80051c0:	f001 f992 	bl	80064e8 <xTaskGetSchedulerState>
 80051c4:	4603      	mov	r3, r0
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d102      	bne.n	80051d0 <xQueueSemaphoreTake+0x64>
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d101      	bne.n	80051d4 <xQueueSemaphoreTake+0x68>
 80051d0:	2301      	movs	r3, #1
 80051d2:	e000      	b.n	80051d6 <xQueueSemaphoreTake+0x6a>
 80051d4:	2300      	movs	r3, #0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d10b      	bne.n	80051f2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80051da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051de:	f383 8811 	msr	BASEPRI, r3
 80051e2:	f3bf 8f6f 	isb	sy
 80051e6:	f3bf 8f4f 	dsb	sy
 80051ea:	61bb      	str	r3, [r7, #24]
}
 80051ec:	bf00      	nop
 80051ee:	bf00      	nop
 80051f0:	e7fd      	b.n	80051ee <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80051f2:	f001 ffe9 	bl	80071c8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80051f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051fa:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80051fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d024      	beq.n	800524c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005204:	1e5a      	subs	r2, r3, #1
 8005206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005208:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800520a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d104      	bne.n	800521c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005212:	f001 fae3 	bl	80067dc <pvTaskIncrementMutexHeldCount>
 8005216:	4602      	mov	r2, r0
 8005218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800521a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800521c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800521e:	691b      	ldr	r3, [r3, #16]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d00f      	beq.n	8005244 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005226:	3310      	adds	r3, #16
 8005228:	4618      	mov	r0, r3
 800522a:	f000 ff97 	bl	800615c <xTaskRemoveFromEventList>
 800522e:	4603      	mov	r3, r0
 8005230:	2b00      	cmp	r3, #0
 8005232:	d007      	beq.n	8005244 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005234:	4b54      	ldr	r3, [pc, #336]	@ (8005388 <xQueueSemaphoreTake+0x21c>)
 8005236:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800523a:	601a      	str	r2, [r3, #0]
 800523c:	f3bf 8f4f 	dsb	sy
 8005240:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005244:	f001 fff2 	bl	800722c <vPortExitCritical>
				return pdPASS;
 8005248:	2301      	movs	r3, #1
 800524a:	e098      	b.n	800537e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d112      	bne.n	8005278 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005254:	2b00      	cmp	r3, #0
 8005256:	d00b      	beq.n	8005270 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005258:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800525c:	f383 8811 	msr	BASEPRI, r3
 8005260:	f3bf 8f6f 	isb	sy
 8005264:	f3bf 8f4f 	dsb	sy
 8005268:	617b      	str	r3, [r7, #20]
}
 800526a:	bf00      	nop
 800526c:	bf00      	nop
 800526e:	e7fd      	b.n	800526c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005270:	f001 ffdc 	bl	800722c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005274:	2300      	movs	r3, #0
 8005276:	e082      	b.n	800537e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005278:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800527a:	2b00      	cmp	r3, #0
 800527c:	d106      	bne.n	800528c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800527e:	f107 030c 	add.w	r3, r7, #12
 8005282:	4618      	mov	r0, r3
 8005284:	f000 ffce 	bl	8006224 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005288:	2301      	movs	r3, #1
 800528a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800528c:	f001 ffce 	bl	800722c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005290:	f000 fd36 	bl	8005d00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005294:	f001 ff98 	bl	80071c8 <vPortEnterCritical>
 8005298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800529a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800529e:	b25b      	sxtb	r3, r3
 80052a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80052a4:	d103      	bne.n	80052ae <xQueueSemaphoreTake+0x142>
 80052a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052b4:	b25b      	sxtb	r3, r3
 80052b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80052ba:	d103      	bne.n	80052c4 <xQueueSemaphoreTake+0x158>
 80052bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052c4:	f001 ffb2 	bl	800722c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80052c8:	463a      	mov	r2, r7
 80052ca:	f107 030c 	add.w	r3, r7, #12
 80052ce:	4611      	mov	r1, r2
 80052d0:	4618      	mov	r0, r3
 80052d2:	f000 ffbd 	bl	8006250 <xTaskCheckForTimeOut>
 80052d6:	4603      	mov	r3, r0
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d132      	bne.n	8005342 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80052dc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80052de:	f000 f9f5 	bl	80056cc <prvIsQueueEmpty>
 80052e2:	4603      	mov	r3, r0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d026      	beq.n	8005336 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80052e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d109      	bne.n	8005304 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80052f0:	f001 ff6a 	bl	80071c8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80052f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	4618      	mov	r0, r3
 80052fa:	f001 f913 	bl	8006524 <xTaskPriorityInherit>
 80052fe:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005300:	f001 ff94 	bl	800722c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005306:	3324      	adds	r3, #36	@ 0x24
 8005308:	683a      	ldr	r2, [r7, #0]
 800530a:	4611      	mov	r1, r2
 800530c:	4618      	mov	r0, r3
 800530e:	f000 fed3 	bl	80060b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005312:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005314:	f000 f988 	bl	8005628 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005318:	f000 fd00 	bl	8005d1c <xTaskResumeAll>
 800531c:	4603      	mov	r3, r0
 800531e:	2b00      	cmp	r3, #0
 8005320:	f47f af67 	bne.w	80051f2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005324:	4b18      	ldr	r3, [pc, #96]	@ (8005388 <xQueueSemaphoreTake+0x21c>)
 8005326:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800532a:	601a      	str	r2, [r3, #0]
 800532c:	f3bf 8f4f 	dsb	sy
 8005330:	f3bf 8f6f 	isb	sy
 8005334:	e75d      	b.n	80051f2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005336:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005338:	f000 f976 	bl	8005628 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800533c:	f000 fcee 	bl	8005d1c <xTaskResumeAll>
 8005340:	e757      	b.n	80051f2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005342:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005344:	f000 f970 	bl	8005628 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005348:	f000 fce8 	bl	8005d1c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800534c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800534e:	f000 f9bd 	bl	80056cc <prvIsQueueEmpty>
 8005352:	4603      	mov	r3, r0
 8005354:	2b00      	cmp	r3, #0
 8005356:	f43f af4c 	beq.w	80051f2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800535a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800535c:	2b00      	cmp	r3, #0
 800535e:	d00d      	beq.n	800537c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005360:	f001 ff32 	bl	80071c8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005364:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005366:	f000 f8b7 	bl	80054d8 <prvGetDisinheritPriorityAfterTimeout>
 800536a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800536c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005372:	4618      	mov	r0, r3
 8005374:	f001 f9ae 	bl	80066d4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005378:	f001 ff58 	bl	800722c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800537c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800537e:	4618      	mov	r0, r3
 8005380:	3738      	adds	r7, #56	@ 0x38
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop
 8005388:	e000ed04 	.word	0xe000ed04

0800538c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b08e      	sub	sp, #56	@ 0x38
 8005390:	af00      	add	r7, sp, #0
 8005392:	60f8      	str	r0, [r7, #12]
 8005394:	60b9      	str	r1, [r7, #8]
 8005396:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800539c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d10b      	bne.n	80053ba <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80053a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053a6:	f383 8811 	msr	BASEPRI, r3
 80053aa:	f3bf 8f6f 	isb	sy
 80053ae:	f3bf 8f4f 	dsb	sy
 80053b2:	623b      	str	r3, [r7, #32]
}
 80053b4:	bf00      	nop
 80053b6:	bf00      	nop
 80053b8:	e7fd      	b.n	80053b6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d103      	bne.n	80053c8 <xQueueReceiveFromISR+0x3c>
 80053c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d101      	bne.n	80053cc <xQueueReceiveFromISR+0x40>
 80053c8:	2301      	movs	r3, #1
 80053ca:	e000      	b.n	80053ce <xQueueReceiveFromISR+0x42>
 80053cc:	2300      	movs	r3, #0
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d10b      	bne.n	80053ea <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80053d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053d6:	f383 8811 	msr	BASEPRI, r3
 80053da:	f3bf 8f6f 	isb	sy
 80053de:	f3bf 8f4f 	dsb	sy
 80053e2:	61fb      	str	r3, [r7, #28]
}
 80053e4:	bf00      	nop
 80053e6:	bf00      	nop
 80053e8:	e7fd      	b.n	80053e6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80053ea:	f001 ffcd 	bl	8007388 <vPortValidateInterruptPriority>
	__asm volatile
 80053ee:	f3ef 8211 	mrs	r2, BASEPRI
 80053f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053f6:	f383 8811 	msr	BASEPRI, r3
 80053fa:	f3bf 8f6f 	isb	sy
 80053fe:	f3bf 8f4f 	dsb	sy
 8005402:	61ba      	str	r2, [r7, #24]
 8005404:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005406:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005408:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800540a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800540c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800540e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005412:	2b00      	cmp	r3, #0
 8005414:	d02f      	beq.n	8005476 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005418:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800541c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005420:	68b9      	ldr	r1, [r7, #8]
 8005422:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005424:	f000 f8da 	bl	80055dc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800542a:	1e5a      	subs	r2, r3, #1
 800542c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800542e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005430:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005434:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005438:	d112      	bne.n	8005460 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800543a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800543c:	691b      	ldr	r3, [r3, #16]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d016      	beq.n	8005470 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005444:	3310      	adds	r3, #16
 8005446:	4618      	mov	r0, r3
 8005448:	f000 fe88 	bl	800615c <xTaskRemoveFromEventList>
 800544c:	4603      	mov	r3, r0
 800544e:	2b00      	cmp	r3, #0
 8005450:	d00e      	beq.n	8005470 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d00b      	beq.n	8005470 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2201      	movs	r2, #1
 800545c:	601a      	str	r2, [r3, #0]
 800545e:	e007      	b.n	8005470 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005460:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005464:	3301      	adds	r3, #1
 8005466:	b2db      	uxtb	r3, r3
 8005468:	b25a      	sxtb	r2, r3
 800546a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800546c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8005470:	2301      	movs	r3, #1
 8005472:	637b      	str	r3, [r7, #52]	@ 0x34
 8005474:	e001      	b.n	800547a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8005476:	2300      	movs	r3, #0
 8005478:	637b      	str	r3, [r7, #52]	@ 0x34
 800547a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800547c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	f383 8811 	msr	BASEPRI, r3
}
 8005484:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005488:	4618      	mov	r0, r3
 800548a:	3738      	adds	r7, #56	@ 0x38
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}

08005490 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b084      	sub	sp, #16
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d10b      	bne.n	80054ba <vQueueDelete+0x2a>
	__asm volatile
 80054a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054a6:	f383 8811 	msr	BASEPRI, r3
 80054aa:	f3bf 8f6f 	isb	sy
 80054ae:	f3bf 8f4f 	dsb	sy
 80054b2:	60bb      	str	r3, [r7, #8]
}
 80054b4:	bf00      	nop
 80054b6:	bf00      	nop
 80054b8:	e7fd      	b.n	80054b6 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80054ba:	68f8      	ldr	r0, [r7, #12]
 80054bc:	f000 f95e 	bl	800577c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d102      	bne.n	80054d0 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 80054ca:	68f8      	ldr	r0, [r7, #12]
 80054cc:	f002 f86c 	bl	80075a8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80054d0:	bf00      	nop
 80054d2:	3710      	adds	r7, #16
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80054d8:	b480      	push	{r7}
 80054da:	b085      	sub	sp, #20
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d006      	beq.n	80054f6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80054f2:	60fb      	str	r3, [r7, #12]
 80054f4:	e001      	b.n	80054fa <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80054f6:	2300      	movs	r3, #0
 80054f8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80054fa:	68fb      	ldr	r3, [r7, #12]
	}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3714      	adds	r7, #20
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr

08005508 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b086      	sub	sp, #24
 800550c:	af00      	add	r7, sp, #0
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	60b9      	str	r1, [r7, #8]
 8005512:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005514:	2300      	movs	r3, #0
 8005516:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800551c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005522:	2b00      	cmp	r3, #0
 8005524:	d10d      	bne.n	8005542 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d14d      	bne.n	80055ca <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	4618      	mov	r0, r3
 8005534:	f001 f85e 	bl	80065f4 <xTaskPriorityDisinherit>
 8005538:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2200      	movs	r2, #0
 800553e:	609a      	str	r2, [r3, #8]
 8005540:	e043      	b.n	80055ca <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d119      	bne.n	800557c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	6858      	ldr	r0, [r3, #4]
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005550:	461a      	mov	r2, r3
 8005552:	68b9      	ldr	r1, [r7, #8]
 8005554:	f002 ffaf 	bl	80084b6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	685a      	ldr	r2, [r3, #4]
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005560:	441a      	add	r2, r3
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	685a      	ldr	r2, [r3, #4]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	429a      	cmp	r2, r3
 8005570:	d32b      	bcc.n	80055ca <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	605a      	str	r2, [r3, #4]
 800557a:	e026      	b.n	80055ca <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	68d8      	ldr	r0, [r3, #12]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005584:	461a      	mov	r2, r3
 8005586:	68b9      	ldr	r1, [r7, #8]
 8005588:	f002 ff95 	bl	80084b6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	68da      	ldr	r2, [r3, #12]
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005594:	425b      	negs	r3, r3
 8005596:	441a      	add	r2, r3
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	68da      	ldr	r2, [r3, #12]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	429a      	cmp	r2, r3
 80055a6:	d207      	bcs.n	80055b8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	689a      	ldr	r2, [r3, #8]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b0:	425b      	negs	r3, r3
 80055b2:	441a      	add	r2, r3
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2b02      	cmp	r3, #2
 80055bc:	d105      	bne.n	80055ca <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d002      	beq.n	80055ca <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	3b01      	subs	r3, #1
 80055c8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	1c5a      	adds	r2, r3, #1
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80055d2:	697b      	ldr	r3, [r7, #20]
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3718      	adds	r7, #24
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b082      	sub	sp, #8
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d018      	beq.n	8005620 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	68da      	ldr	r2, [r3, #12]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f6:	441a      	add	r2, r3
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	68da      	ldr	r2, [r3, #12]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	429a      	cmp	r2, r3
 8005606:	d303      	bcc.n	8005610 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	68d9      	ldr	r1, [r3, #12]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005618:	461a      	mov	r2, r3
 800561a:	6838      	ldr	r0, [r7, #0]
 800561c:	f002 ff4b 	bl	80084b6 <memcpy>
	}
}
 8005620:	bf00      	nop
 8005622:	3708      	adds	r7, #8
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}

08005628 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b084      	sub	sp, #16
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005630:	f001 fdca 	bl	80071c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800563a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800563c:	e011      	b.n	8005662 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005642:	2b00      	cmp	r3, #0
 8005644:	d012      	beq.n	800566c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	3324      	adds	r3, #36	@ 0x24
 800564a:	4618      	mov	r0, r3
 800564c:	f000 fd86 	bl	800615c <xTaskRemoveFromEventList>
 8005650:	4603      	mov	r3, r0
 8005652:	2b00      	cmp	r3, #0
 8005654:	d001      	beq.n	800565a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005656:	f000 fe5f 	bl	8006318 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800565a:	7bfb      	ldrb	r3, [r7, #15]
 800565c:	3b01      	subs	r3, #1
 800565e:	b2db      	uxtb	r3, r3
 8005660:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005662:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005666:	2b00      	cmp	r3, #0
 8005668:	dce9      	bgt.n	800563e <prvUnlockQueue+0x16>
 800566a:	e000      	b.n	800566e <prvUnlockQueue+0x46>
					break;
 800566c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	22ff      	movs	r2, #255	@ 0xff
 8005672:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005676:	f001 fdd9 	bl	800722c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800567a:	f001 fda5 	bl	80071c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005684:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005686:	e011      	b.n	80056ac <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	691b      	ldr	r3, [r3, #16]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d012      	beq.n	80056b6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	3310      	adds	r3, #16
 8005694:	4618      	mov	r0, r3
 8005696:	f000 fd61 	bl	800615c <xTaskRemoveFromEventList>
 800569a:	4603      	mov	r3, r0
 800569c:	2b00      	cmp	r3, #0
 800569e:	d001      	beq.n	80056a4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80056a0:	f000 fe3a 	bl	8006318 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80056a4:	7bbb      	ldrb	r3, [r7, #14]
 80056a6:	3b01      	subs	r3, #1
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80056ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	dce9      	bgt.n	8005688 <prvUnlockQueue+0x60>
 80056b4:	e000      	b.n	80056b8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80056b6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	22ff      	movs	r2, #255	@ 0xff
 80056bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80056c0:	f001 fdb4 	bl	800722c <vPortExitCritical>
}
 80056c4:	bf00      	nop
 80056c6:	3710      	adds	r7, #16
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bd80      	pop	{r7, pc}

080056cc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b084      	sub	sp, #16
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80056d4:	f001 fd78 	bl	80071c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d102      	bne.n	80056e6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80056e0:	2301      	movs	r3, #1
 80056e2:	60fb      	str	r3, [r7, #12]
 80056e4:	e001      	b.n	80056ea <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80056e6:	2300      	movs	r3, #0
 80056e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80056ea:	f001 fd9f 	bl	800722c <vPortExitCritical>

	return xReturn;
 80056ee:	68fb      	ldr	r3, [r7, #12]
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3710      	adds	r7, #16
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}

080056f8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b084      	sub	sp, #16
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005700:	f001 fd62 	bl	80071c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800570c:	429a      	cmp	r2, r3
 800570e:	d102      	bne.n	8005716 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005710:	2301      	movs	r3, #1
 8005712:	60fb      	str	r3, [r7, #12]
 8005714:	e001      	b.n	800571a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005716:	2300      	movs	r3, #0
 8005718:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800571a:	f001 fd87 	bl	800722c <vPortExitCritical>

	return xReturn;
 800571e:	68fb      	ldr	r3, [r7, #12]
}
 8005720:	4618      	mov	r0, r3
 8005722:	3710      	adds	r7, #16
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}

08005728 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005728:	b480      	push	{r7}
 800572a:	b085      	sub	sp, #20
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005732:	2300      	movs	r3, #0
 8005734:	60fb      	str	r3, [r7, #12]
 8005736:	e014      	b.n	8005762 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005738:	4a0f      	ldr	r2, [pc, #60]	@ (8005778 <vQueueAddToRegistry+0x50>)
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d10b      	bne.n	800575c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005744:	490c      	ldr	r1, [pc, #48]	@ (8005778 <vQueueAddToRegistry+0x50>)
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	683a      	ldr	r2, [r7, #0]
 800574a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800574e:	4a0a      	ldr	r2, [pc, #40]	@ (8005778 <vQueueAddToRegistry+0x50>)
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	00db      	lsls	r3, r3, #3
 8005754:	4413      	add	r3, r2
 8005756:	687a      	ldr	r2, [r7, #4]
 8005758:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800575a:	e006      	b.n	800576a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	3301      	adds	r3, #1
 8005760:	60fb      	str	r3, [r7, #12]
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2b07      	cmp	r3, #7
 8005766:	d9e7      	bls.n	8005738 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005768:	bf00      	nop
 800576a:	bf00      	nop
 800576c:	3714      	adds	r7, #20
 800576e:	46bd      	mov	sp, r7
 8005770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005774:	4770      	bx	lr
 8005776:	bf00      	nop
 8005778:	20000d6c 	.word	0x20000d6c

0800577c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800577c:	b480      	push	{r7}
 800577e:	b085      	sub	sp, #20
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005784:	2300      	movs	r3, #0
 8005786:	60fb      	str	r3, [r7, #12]
 8005788:	e016      	b.n	80057b8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800578a:	4a10      	ldr	r2, [pc, #64]	@ (80057cc <vQueueUnregisterQueue+0x50>)
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	00db      	lsls	r3, r3, #3
 8005790:	4413      	add	r3, r2
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	429a      	cmp	r2, r3
 8005798:	d10b      	bne.n	80057b2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800579a:	4a0c      	ldr	r2, [pc, #48]	@ (80057cc <vQueueUnregisterQueue+0x50>)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2100      	movs	r1, #0
 80057a0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80057a4:	4a09      	ldr	r2, [pc, #36]	@ (80057cc <vQueueUnregisterQueue+0x50>)
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	00db      	lsls	r3, r3, #3
 80057aa:	4413      	add	r3, r2
 80057ac:	2200      	movs	r2, #0
 80057ae:	605a      	str	r2, [r3, #4]
				break;
 80057b0:	e006      	b.n	80057c0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	3301      	adds	r3, #1
 80057b6:	60fb      	str	r3, [r7, #12]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2b07      	cmp	r3, #7
 80057bc:	d9e5      	bls.n	800578a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80057be:	bf00      	nop
 80057c0:	bf00      	nop
 80057c2:	3714      	adds	r7, #20
 80057c4:	46bd      	mov	sp, r7
 80057c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ca:	4770      	bx	lr
 80057cc:	20000d6c 	.word	0x20000d6c

080057d0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b086      	sub	sp, #24
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	60f8      	str	r0, [r7, #12]
 80057d8:	60b9      	str	r1, [r7, #8]
 80057da:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80057e0:	f001 fcf2 	bl	80071c8 <vPortEnterCritical>
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80057ea:	b25b      	sxtb	r3, r3
 80057ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057f0:	d103      	bne.n	80057fa <vQueueWaitForMessageRestricted+0x2a>
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005800:	b25b      	sxtb	r3, r3
 8005802:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005806:	d103      	bne.n	8005810 <vQueueWaitForMessageRestricted+0x40>
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	2200      	movs	r2, #0
 800580c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005810:	f001 fd0c 	bl	800722c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005818:	2b00      	cmp	r3, #0
 800581a:	d106      	bne.n	800582a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	3324      	adds	r3, #36	@ 0x24
 8005820:	687a      	ldr	r2, [r7, #4]
 8005822:	68b9      	ldr	r1, [r7, #8]
 8005824:	4618      	mov	r0, r3
 8005826:	f000 fc6d 	bl	8006104 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800582a:	6978      	ldr	r0, [r7, #20]
 800582c:	f7ff fefc 	bl	8005628 <prvUnlockQueue>
	}
 8005830:	bf00      	nop
 8005832:	3718      	adds	r7, #24
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}

08005838 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005838:	b580      	push	{r7, lr}
 800583a:	b08e      	sub	sp, #56	@ 0x38
 800583c:	af04      	add	r7, sp, #16
 800583e:	60f8      	str	r0, [r7, #12]
 8005840:	60b9      	str	r1, [r7, #8]
 8005842:	607a      	str	r2, [r7, #4]
 8005844:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005846:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005848:	2b00      	cmp	r3, #0
 800584a:	d10b      	bne.n	8005864 <xTaskCreateStatic+0x2c>
	__asm volatile
 800584c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005850:	f383 8811 	msr	BASEPRI, r3
 8005854:	f3bf 8f6f 	isb	sy
 8005858:	f3bf 8f4f 	dsb	sy
 800585c:	623b      	str	r3, [r7, #32]
}
 800585e:	bf00      	nop
 8005860:	bf00      	nop
 8005862:	e7fd      	b.n	8005860 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005866:	2b00      	cmp	r3, #0
 8005868:	d10b      	bne.n	8005882 <xTaskCreateStatic+0x4a>
	__asm volatile
 800586a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800586e:	f383 8811 	msr	BASEPRI, r3
 8005872:	f3bf 8f6f 	isb	sy
 8005876:	f3bf 8f4f 	dsb	sy
 800587a:	61fb      	str	r3, [r7, #28]
}
 800587c:	bf00      	nop
 800587e:	bf00      	nop
 8005880:	e7fd      	b.n	800587e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005882:	23a8      	movs	r3, #168	@ 0xa8
 8005884:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	2ba8      	cmp	r3, #168	@ 0xa8
 800588a:	d00b      	beq.n	80058a4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800588c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005890:	f383 8811 	msr	BASEPRI, r3
 8005894:	f3bf 8f6f 	isb	sy
 8005898:	f3bf 8f4f 	dsb	sy
 800589c:	61bb      	str	r3, [r7, #24]
}
 800589e:	bf00      	nop
 80058a0:	bf00      	nop
 80058a2:	e7fd      	b.n	80058a0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80058a4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80058a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d01e      	beq.n	80058ea <xTaskCreateStatic+0xb2>
 80058ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d01b      	beq.n	80058ea <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80058b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058b4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80058b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80058ba:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80058bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058be:	2202      	movs	r2, #2
 80058c0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80058c4:	2300      	movs	r3, #0
 80058c6:	9303      	str	r3, [sp, #12]
 80058c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ca:	9302      	str	r3, [sp, #8]
 80058cc:	f107 0314 	add.w	r3, r7, #20
 80058d0:	9301      	str	r3, [sp, #4]
 80058d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058d4:	9300      	str	r3, [sp, #0]
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	687a      	ldr	r2, [r7, #4]
 80058da:	68b9      	ldr	r1, [r7, #8]
 80058dc:	68f8      	ldr	r0, [r7, #12]
 80058de:	f000 f851 	bl	8005984 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80058e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80058e4:	f000 f8f6 	bl	8005ad4 <prvAddNewTaskToReadyList>
 80058e8:	e001      	b.n	80058ee <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80058ea:	2300      	movs	r3, #0
 80058ec:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80058ee:	697b      	ldr	r3, [r7, #20]
	}
 80058f0:	4618      	mov	r0, r3
 80058f2:	3728      	adds	r7, #40	@ 0x28
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}

080058f8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b08c      	sub	sp, #48	@ 0x30
 80058fc:	af04      	add	r7, sp, #16
 80058fe:	60f8      	str	r0, [r7, #12]
 8005900:	60b9      	str	r1, [r7, #8]
 8005902:	603b      	str	r3, [r7, #0]
 8005904:	4613      	mov	r3, r2
 8005906:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005908:	88fb      	ldrh	r3, [r7, #6]
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	4618      	mov	r0, r3
 800590e:	f001 fd7d 	bl	800740c <pvPortMalloc>
 8005912:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d00e      	beq.n	8005938 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800591a:	20a8      	movs	r0, #168	@ 0xa8
 800591c:	f001 fd76 	bl	800740c <pvPortMalloc>
 8005920:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005922:	69fb      	ldr	r3, [r7, #28]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d003      	beq.n	8005930 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005928:	69fb      	ldr	r3, [r7, #28]
 800592a:	697a      	ldr	r2, [r7, #20]
 800592c:	631a      	str	r2, [r3, #48]	@ 0x30
 800592e:	e005      	b.n	800593c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005930:	6978      	ldr	r0, [r7, #20]
 8005932:	f001 fe39 	bl	80075a8 <vPortFree>
 8005936:	e001      	b.n	800593c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005938:	2300      	movs	r3, #0
 800593a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d017      	beq.n	8005972 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005942:	69fb      	ldr	r3, [r7, #28]
 8005944:	2200      	movs	r2, #0
 8005946:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800594a:	88fa      	ldrh	r2, [r7, #6]
 800594c:	2300      	movs	r3, #0
 800594e:	9303      	str	r3, [sp, #12]
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	9302      	str	r3, [sp, #8]
 8005954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005956:	9301      	str	r3, [sp, #4]
 8005958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800595a:	9300      	str	r3, [sp, #0]
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	68b9      	ldr	r1, [r7, #8]
 8005960:	68f8      	ldr	r0, [r7, #12]
 8005962:	f000 f80f 	bl	8005984 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005966:	69f8      	ldr	r0, [r7, #28]
 8005968:	f000 f8b4 	bl	8005ad4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800596c:	2301      	movs	r3, #1
 800596e:	61bb      	str	r3, [r7, #24]
 8005970:	e002      	b.n	8005978 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005972:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005976:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005978:	69bb      	ldr	r3, [r7, #24]
	}
 800597a:	4618      	mov	r0, r3
 800597c:	3720      	adds	r7, #32
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}
	...

08005984 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b088      	sub	sp, #32
 8005988:	af00      	add	r7, sp, #0
 800598a:	60f8      	str	r0, [r7, #12]
 800598c:	60b9      	str	r1, [r7, #8]
 800598e:	607a      	str	r2, [r7, #4]
 8005990:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005994:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	009b      	lsls	r3, r3, #2
 800599a:	461a      	mov	r2, r3
 800599c:	21a5      	movs	r1, #165	@ 0xa5
 800599e:	f002 fcb4 	bl	800830a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80059a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80059ac:	3b01      	subs	r3, #1
 80059ae:	009b      	lsls	r3, r3, #2
 80059b0:	4413      	add	r3, r2
 80059b2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80059b4:	69bb      	ldr	r3, [r7, #24]
 80059b6:	f023 0307 	bic.w	r3, r3, #7
 80059ba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80059bc:	69bb      	ldr	r3, [r7, #24]
 80059be:	f003 0307 	and.w	r3, r3, #7
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d00b      	beq.n	80059de <prvInitialiseNewTask+0x5a>
	__asm volatile
 80059c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059ca:	f383 8811 	msr	BASEPRI, r3
 80059ce:	f3bf 8f6f 	isb	sy
 80059d2:	f3bf 8f4f 	dsb	sy
 80059d6:	617b      	str	r3, [r7, #20]
}
 80059d8:	bf00      	nop
 80059da:	bf00      	nop
 80059dc:	e7fd      	b.n	80059da <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d01f      	beq.n	8005a24 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80059e4:	2300      	movs	r3, #0
 80059e6:	61fb      	str	r3, [r7, #28]
 80059e8:	e012      	b.n	8005a10 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80059ea:	68ba      	ldr	r2, [r7, #8]
 80059ec:	69fb      	ldr	r3, [r7, #28]
 80059ee:	4413      	add	r3, r2
 80059f0:	7819      	ldrb	r1, [r3, #0]
 80059f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	4413      	add	r3, r2
 80059f8:	3334      	adds	r3, #52	@ 0x34
 80059fa:	460a      	mov	r2, r1
 80059fc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80059fe:	68ba      	ldr	r2, [r7, #8]
 8005a00:	69fb      	ldr	r3, [r7, #28]
 8005a02:	4413      	add	r3, r2
 8005a04:	781b      	ldrb	r3, [r3, #0]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d006      	beq.n	8005a18 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005a0a:	69fb      	ldr	r3, [r7, #28]
 8005a0c:	3301      	adds	r3, #1
 8005a0e:	61fb      	str	r3, [r7, #28]
 8005a10:	69fb      	ldr	r3, [r7, #28]
 8005a12:	2b0f      	cmp	r3, #15
 8005a14:	d9e9      	bls.n	80059ea <prvInitialiseNewTask+0x66>
 8005a16:	e000      	b.n	8005a1a <prvInitialiseNewTask+0x96>
			{
				break;
 8005a18:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a22:	e003      	b.n	8005a2c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a26:	2200      	movs	r2, #0
 8005a28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a2e:	2b37      	cmp	r3, #55	@ 0x37
 8005a30:	d901      	bls.n	8005a36 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005a32:	2337      	movs	r3, #55	@ 0x37
 8005a34:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a3a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a40:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a44:	2200      	movs	r2, #0
 8005a46:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a4a:	3304      	adds	r3, #4
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f7fe fe33 	bl	80046b8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a54:	3318      	adds	r3, #24
 8005a56:	4618      	mov	r0, r3
 8005a58:	f7fe fe2e 	bl	80046b8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a60:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a64:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a6a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a70:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a74:	2200      	movs	r2, #0
 8005a76:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a84:	3354      	adds	r3, #84	@ 0x54
 8005a86:	224c      	movs	r2, #76	@ 0x4c
 8005a88:	2100      	movs	r1, #0
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f002 fc3d 	bl	800830a <memset>
 8005a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a92:	4a0d      	ldr	r2, [pc, #52]	@ (8005ac8 <prvInitialiseNewTask+0x144>)
 8005a94:	659a      	str	r2, [r3, #88]	@ 0x58
 8005a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a98:	4a0c      	ldr	r2, [pc, #48]	@ (8005acc <prvInitialiseNewTask+0x148>)
 8005a9a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a9e:	4a0c      	ldr	r2, [pc, #48]	@ (8005ad0 <prvInitialiseNewTask+0x14c>)
 8005aa0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005aa2:	683a      	ldr	r2, [r7, #0]
 8005aa4:	68f9      	ldr	r1, [r7, #12]
 8005aa6:	69b8      	ldr	r0, [r7, #24]
 8005aa8:	f001 fa5a 	bl	8006f60 <pxPortInitialiseStack>
 8005aac:	4602      	mov	r2, r0
 8005aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d002      	beq.n	8005abe <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005abc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005abe:	bf00      	nop
 8005ac0:	3720      	adds	r7, #32
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
 8005ac6:	bf00      	nop
 8005ac8:	20005000 	.word	0x20005000
 8005acc:	20005068 	.word	0x20005068
 8005ad0:	200050d0 	.word	0x200050d0

08005ad4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b082      	sub	sp, #8
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005adc:	f001 fb74 	bl	80071c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005ae0:	4b2d      	ldr	r3, [pc, #180]	@ (8005b98 <prvAddNewTaskToReadyList+0xc4>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	3301      	adds	r3, #1
 8005ae6:	4a2c      	ldr	r2, [pc, #176]	@ (8005b98 <prvAddNewTaskToReadyList+0xc4>)
 8005ae8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005aea:	4b2c      	ldr	r3, [pc, #176]	@ (8005b9c <prvAddNewTaskToReadyList+0xc8>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d109      	bne.n	8005b06 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005af2:	4a2a      	ldr	r2, [pc, #168]	@ (8005b9c <prvAddNewTaskToReadyList+0xc8>)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005af8:	4b27      	ldr	r3, [pc, #156]	@ (8005b98 <prvAddNewTaskToReadyList+0xc4>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d110      	bne.n	8005b22 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005b00:	f000 fc2e 	bl	8006360 <prvInitialiseTaskLists>
 8005b04:	e00d      	b.n	8005b22 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005b06:	4b26      	ldr	r3, [pc, #152]	@ (8005ba0 <prvAddNewTaskToReadyList+0xcc>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d109      	bne.n	8005b22 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005b0e:	4b23      	ldr	r3, [pc, #140]	@ (8005b9c <prvAddNewTaskToReadyList+0xc8>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d802      	bhi.n	8005b22 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005b1c:	4a1f      	ldr	r2, [pc, #124]	@ (8005b9c <prvAddNewTaskToReadyList+0xc8>)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005b22:	4b20      	ldr	r3, [pc, #128]	@ (8005ba4 <prvAddNewTaskToReadyList+0xd0>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	3301      	adds	r3, #1
 8005b28:	4a1e      	ldr	r2, [pc, #120]	@ (8005ba4 <prvAddNewTaskToReadyList+0xd0>)
 8005b2a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005b2c:	4b1d      	ldr	r3, [pc, #116]	@ (8005ba4 <prvAddNewTaskToReadyList+0xd0>)
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b38:	4b1b      	ldr	r3, [pc, #108]	@ (8005ba8 <prvAddNewTaskToReadyList+0xd4>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d903      	bls.n	8005b48 <prvAddNewTaskToReadyList+0x74>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b44:	4a18      	ldr	r2, [pc, #96]	@ (8005ba8 <prvAddNewTaskToReadyList+0xd4>)
 8005b46:	6013      	str	r3, [r2, #0]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b4c:	4613      	mov	r3, r2
 8005b4e:	009b      	lsls	r3, r3, #2
 8005b50:	4413      	add	r3, r2
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	4a15      	ldr	r2, [pc, #84]	@ (8005bac <prvAddNewTaskToReadyList+0xd8>)
 8005b56:	441a      	add	r2, r3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	3304      	adds	r3, #4
 8005b5c:	4619      	mov	r1, r3
 8005b5e:	4610      	mov	r0, r2
 8005b60:	f7fe fdb7 	bl	80046d2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005b64:	f001 fb62 	bl	800722c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005b68:	4b0d      	ldr	r3, [pc, #52]	@ (8005ba0 <prvAddNewTaskToReadyList+0xcc>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d00e      	beq.n	8005b8e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005b70:	4b0a      	ldr	r3, [pc, #40]	@ (8005b9c <prvAddNewTaskToReadyList+0xc8>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	d207      	bcs.n	8005b8e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8005bb0 <prvAddNewTaskToReadyList+0xdc>)
 8005b80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b84:	601a      	str	r2, [r3, #0]
 8005b86:	f3bf 8f4f 	dsb	sy
 8005b8a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b8e:	bf00      	nop
 8005b90:	3708      	adds	r7, #8
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	bf00      	nop
 8005b98:	20001280 	.word	0x20001280
 8005b9c:	20000dac 	.word	0x20000dac
 8005ba0:	2000128c 	.word	0x2000128c
 8005ba4:	2000129c 	.word	0x2000129c
 8005ba8:	20001288 	.word	0x20001288
 8005bac:	20000db0 	.word	0x20000db0
 8005bb0:	e000ed04 	.word	0xe000ed04

08005bb4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b084      	sub	sp, #16
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d018      	beq.n	8005bf8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005bc6:	4b14      	ldr	r3, [pc, #80]	@ (8005c18 <vTaskDelay+0x64>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d00b      	beq.n	8005be6 <vTaskDelay+0x32>
	__asm volatile
 8005bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bd2:	f383 8811 	msr	BASEPRI, r3
 8005bd6:	f3bf 8f6f 	isb	sy
 8005bda:	f3bf 8f4f 	dsb	sy
 8005bde:	60bb      	str	r3, [r7, #8]
}
 8005be0:	bf00      	nop
 8005be2:	bf00      	nop
 8005be4:	e7fd      	b.n	8005be2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005be6:	f000 f88b 	bl	8005d00 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005bea:	2100      	movs	r1, #0
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f000 fe09 	bl	8006804 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005bf2:	f000 f893 	bl	8005d1c <xTaskResumeAll>
 8005bf6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d107      	bne.n	8005c0e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005bfe:	4b07      	ldr	r3, [pc, #28]	@ (8005c1c <vTaskDelay+0x68>)
 8005c00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c04:	601a      	str	r2, [r3, #0]
 8005c06:	f3bf 8f4f 	dsb	sy
 8005c0a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005c0e:	bf00      	nop
 8005c10:	3710      	adds	r7, #16
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}
 8005c16:	bf00      	nop
 8005c18:	200012a8 	.word	0x200012a8
 8005c1c:	e000ed04 	.word	0xe000ed04

08005c20 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b08a      	sub	sp, #40	@ 0x28
 8005c24:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005c26:	2300      	movs	r3, #0
 8005c28:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005c2e:	463a      	mov	r2, r7
 8005c30:	1d39      	adds	r1, r7, #4
 8005c32:	f107 0308 	add.w	r3, r7, #8
 8005c36:	4618      	mov	r0, r3
 8005c38:	f7fe fcea 	bl	8004610 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005c3c:	6839      	ldr	r1, [r7, #0]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	68ba      	ldr	r2, [r7, #8]
 8005c42:	9202      	str	r2, [sp, #8]
 8005c44:	9301      	str	r3, [sp, #4]
 8005c46:	2300      	movs	r3, #0
 8005c48:	9300      	str	r3, [sp, #0]
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	460a      	mov	r2, r1
 8005c4e:	4924      	ldr	r1, [pc, #144]	@ (8005ce0 <vTaskStartScheduler+0xc0>)
 8005c50:	4824      	ldr	r0, [pc, #144]	@ (8005ce4 <vTaskStartScheduler+0xc4>)
 8005c52:	f7ff fdf1 	bl	8005838 <xTaskCreateStatic>
 8005c56:	4603      	mov	r3, r0
 8005c58:	4a23      	ldr	r2, [pc, #140]	@ (8005ce8 <vTaskStartScheduler+0xc8>)
 8005c5a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005c5c:	4b22      	ldr	r3, [pc, #136]	@ (8005ce8 <vTaskStartScheduler+0xc8>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d002      	beq.n	8005c6a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005c64:	2301      	movs	r3, #1
 8005c66:	617b      	str	r3, [r7, #20]
 8005c68:	e001      	b.n	8005c6e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d102      	bne.n	8005c7a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005c74:	f000 fe1a 	bl	80068ac <xTimerCreateTimerTask>
 8005c78:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d11b      	bne.n	8005cb8 <vTaskStartScheduler+0x98>
	__asm volatile
 8005c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c84:	f383 8811 	msr	BASEPRI, r3
 8005c88:	f3bf 8f6f 	isb	sy
 8005c8c:	f3bf 8f4f 	dsb	sy
 8005c90:	613b      	str	r3, [r7, #16]
}
 8005c92:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005c94:	4b15      	ldr	r3, [pc, #84]	@ (8005cec <vTaskStartScheduler+0xcc>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	3354      	adds	r3, #84	@ 0x54
 8005c9a:	4a15      	ldr	r2, [pc, #84]	@ (8005cf0 <vTaskStartScheduler+0xd0>)
 8005c9c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005c9e:	4b15      	ldr	r3, [pc, #84]	@ (8005cf4 <vTaskStartScheduler+0xd4>)
 8005ca0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005ca4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005ca6:	4b14      	ldr	r3, [pc, #80]	@ (8005cf8 <vTaskStartScheduler+0xd8>)
 8005ca8:	2201      	movs	r2, #1
 8005caa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005cac:	4b13      	ldr	r3, [pc, #76]	@ (8005cfc <vTaskStartScheduler+0xdc>)
 8005cae:	2200      	movs	r2, #0
 8005cb0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005cb2:	f001 f9e5 	bl	8007080 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005cb6:	e00f      	b.n	8005cd8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005cbe:	d10b      	bne.n	8005cd8 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cc4:	f383 8811 	msr	BASEPRI, r3
 8005cc8:	f3bf 8f6f 	isb	sy
 8005ccc:	f3bf 8f4f 	dsb	sy
 8005cd0:	60fb      	str	r3, [r7, #12]
}
 8005cd2:	bf00      	nop
 8005cd4:	bf00      	nop
 8005cd6:	e7fd      	b.n	8005cd4 <vTaskStartScheduler+0xb4>
}
 8005cd8:	bf00      	nop
 8005cda:	3718      	adds	r7, #24
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}
 8005ce0:	0800a65c 	.word	0x0800a65c
 8005ce4:	08006331 	.word	0x08006331
 8005ce8:	200012a4 	.word	0x200012a4
 8005cec:	20000dac 	.word	0x20000dac
 8005cf0:	2000001c 	.word	0x2000001c
 8005cf4:	200012a0 	.word	0x200012a0
 8005cf8:	2000128c 	.word	0x2000128c
 8005cfc:	20001284 	.word	0x20001284

08005d00 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005d00:	b480      	push	{r7}
 8005d02:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005d04:	4b04      	ldr	r3, [pc, #16]	@ (8005d18 <vTaskSuspendAll+0x18>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	3301      	adds	r3, #1
 8005d0a:	4a03      	ldr	r2, [pc, #12]	@ (8005d18 <vTaskSuspendAll+0x18>)
 8005d0c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005d0e:	bf00      	nop
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr
 8005d18:	200012a8 	.word	0x200012a8

08005d1c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b084      	sub	sp, #16
 8005d20:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005d22:	2300      	movs	r3, #0
 8005d24:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005d26:	2300      	movs	r3, #0
 8005d28:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005d2a:	4b42      	ldr	r3, [pc, #264]	@ (8005e34 <xTaskResumeAll+0x118>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d10b      	bne.n	8005d4a <xTaskResumeAll+0x2e>
	__asm volatile
 8005d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d36:	f383 8811 	msr	BASEPRI, r3
 8005d3a:	f3bf 8f6f 	isb	sy
 8005d3e:	f3bf 8f4f 	dsb	sy
 8005d42:	603b      	str	r3, [r7, #0]
}
 8005d44:	bf00      	nop
 8005d46:	bf00      	nop
 8005d48:	e7fd      	b.n	8005d46 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005d4a:	f001 fa3d 	bl	80071c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005d4e:	4b39      	ldr	r3, [pc, #228]	@ (8005e34 <xTaskResumeAll+0x118>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	3b01      	subs	r3, #1
 8005d54:	4a37      	ldr	r2, [pc, #220]	@ (8005e34 <xTaskResumeAll+0x118>)
 8005d56:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d58:	4b36      	ldr	r3, [pc, #216]	@ (8005e34 <xTaskResumeAll+0x118>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d162      	bne.n	8005e26 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005d60:	4b35      	ldr	r3, [pc, #212]	@ (8005e38 <xTaskResumeAll+0x11c>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d05e      	beq.n	8005e26 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d68:	e02f      	b.n	8005dca <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d6a:	4b34      	ldr	r3, [pc, #208]	@ (8005e3c <xTaskResumeAll+0x120>)
 8005d6c:	68db      	ldr	r3, [r3, #12]
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	3318      	adds	r3, #24
 8005d76:	4618      	mov	r0, r3
 8005d78:	f7fe fd08 	bl	800478c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	3304      	adds	r3, #4
 8005d80:	4618      	mov	r0, r3
 8005d82:	f7fe fd03 	bl	800478c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d8a:	4b2d      	ldr	r3, [pc, #180]	@ (8005e40 <xTaskResumeAll+0x124>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	429a      	cmp	r2, r3
 8005d90:	d903      	bls.n	8005d9a <xTaskResumeAll+0x7e>
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d96:	4a2a      	ldr	r2, [pc, #168]	@ (8005e40 <xTaskResumeAll+0x124>)
 8005d98:	6013      	str	r3, [r2, #0]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d9e:	4613      	mov	r3, r2
 8005da0:	009b      	lsls	r3, r3, #2
 8005da2:	4413      	add	r3, r2
 8005da4:	009b      	lsls	r3, r3, #2
 8005da6:	4a27      	ldr	r2, [pc, #156]	@ (8005e44 <xTaskResumeAll+0x128>)
 8005da8:	441a      	add	r2, r3
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	3304      	adds	r3, #4
 8005dae:	4619      	mov	r1, r3
 8005db0:	4610      	mov	r0, r2
 8005db2:	f7fe fc8e 	bl	80046d2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dba:	4b23      	ldr	r3, [pc, #140]	@ (8005e48 <xTaskResumeAll+0x12c>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d302      	bcc.n	8005dca <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005dc4:	4b21      	ldr	r3, [pc, #132]	@ (8005e4c <xTaskResumeAll+0x130>)
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005dca:	4b1c      	ldr	r3, [pc, #112]	@ (8005e3c <xTaskResumeAll+0x120>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d1cb      	bne.n	8005d6a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d001      	beq.n	8005ddc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005dd8:	f000 fb66 	bl	80064a8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005ddc:	4b1c      	ldr	r3, [pc, #112]	@ (8005e50 <xTaskResumeAll+0x134>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d010      	beq.n	8005e0a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005de8:	f000 f846 	bl	8005e78 <xTaskIncrementTick>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d002      	beq.n	8005df8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005df2:	4b16      	ldr	r3, [pc, #88]	@ (8005e4c <xTaskResumeAll+0x130>)
 8005df4:	2201      	movs	r2, #1
 8005df6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	3b01      	subs	r3, #1
 8005dfc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d1f1      	bne.n	8005de8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005e04:	4b12      	ldr	r3, [pc, #72]	@ (8005e50 <xTaskResumeAll+0x134>)
 8005e06:	2200      	movs	r2, #0
 8005e08:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005e0a:	4b10      	ldr	r3, [pc, #64]	@ (8005e4c <xTaskResumeAll+0x130>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d009      	beq.n	8005e26 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005e12:	2301      	movs	r3, #1
 8005e14:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005e16:	4b0f      	ldr	r3, [pc, #60]	@ (8005e54 <xTaskResumeAll+0x138>)
 8005e18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e1c:	601a      	str	r2, [r3, #0]
 8005e1e:	f3bf 8f4f 	dsb	sy
 8005e22:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005e26:	f001 fa01 	bl	800722c <vPortExitCritical>

	return xAlreadyYielded;
 8005e2a:	68bb      	ldr	r3, [r7, #8]
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3710      	adds	r7, #16
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}
 8005e34:	200012a8 	.word	0x200012a8
 8005e38:	20001280 	.word	0x20001280
 8005e3c:	20001240 	.word	0x20001240
 8005e40:	20001288 	.word	0x20001288
 8005e44:	20000db0 	.word	0x20000db0
 8005e48:	20000dac 	.word	0x20000dac
 8005e4c:	20001294 	.word	0x20001294
 8005e50:	20001290 	.word	0x20001290
 8005e54:	e000ed04 	.word	0xe000ed04

08005e58 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b083      	sub	sp, #12
 8005e5c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005e5e:	4b05      	ldr	r3, [pc, #20]	@ (8005e74 <xTaskGetTickCount+0x1c>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005e64:	687b      	ldr	r3, [r7, #4]
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	370c      	adds	r7, #12
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr
 8005e72:	bf00      	nop
 8005e74:	20001284 	.word	0x20001284

08005e78 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b086      	sub	sp, #24
 8005e7c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005e7e:	2300      	movs	r3, #0
 8005e80:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e82:	4b4f      	ldr	r3, [pc, #316]	@ (8005fc0 <xTaskIncrementTick+0x148>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	f040 8090 	bne.w	8005fac <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005e8c:	4b4d      	ldr	r3, [pc, #308]	@ (8005fc4 <xTaskIncrementTick+0x14c>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	3301      	adds	r3, #1
 8005e92:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005e94:	4a4b      	ldr	r2, [pc, #300]	@ (8005fc4 <xTaskIncrementTick+0x14c>)
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d121      	bne.n	8005ee4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005ea0:	4b49      	ldr	r3, [pc, #292]	@ (8005fc8 <xTaskIncrementTick+0x150>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d00b      	beq.n	8005ec2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005eaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eae:	f383 8811 	msr	BASEPRI, r3
 8005eb2:	f3bf 8f6f 	isb	sy
 8005eb6:	f3bf 8f4f 	dsb	sy
 8005eba:	603b      	str	r3, [r7, #0]
}
 8005ebc:	bf00      	nop
 8005ebe:	bf00      	nop
 8005ec0:	e7fd      	b.n	8005ebe <xTaskIncrementTick+0x46>
 8005ec2:	4b41      	ldr	r3, [pc, #260]	@ (8005fc8 <xTaskIncrementTick+0x150>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	60fb      	str	r3, [r7, #12]
 8005ec8:	4b40      	ldr	r3, [pc, #256]	@ (8005fcc <xTaskIncrementTick+0x154>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4a3e      	ldr	r2, [pc, #248]	@ (8005fc8 <xTaskIncrementTick+0x150>)
 8005ece:	6013      	str	r3, [r2, #0]
 8005ed0:	4a3e      	ldr	r2, [pc, #248]	@ (8005fcc <xTaskIncrementTick+0x154>)
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	6013      	str	r3, [r2, #0]
 8005ed6:	4b3e      	ldr	r3, [pc, #248]	@ (8005fd0 <xTaskIncrementTick+0x158>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	3301      	adds	r3, #1
 8005edc:	4a3c      	ldr	r2, [pc, #240]	@ (8005fd0 <xTaskIncrementTick+0x158>)
 8005ede:	6013      	str	r3, [r2, #0]
 8005ee0:	f000 fae2 	bl	80064a8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005ee4:	4b3b      	ldr	r3, [pc, #236]	@ (8005fd4 <xTaskIncrementTick+0x15c>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	693a      	ldr	r2, [r7, #16]
 8005eea:	429a      	cmp	r2, r3
 8005eec:	d349      	bcc.n	8005f82 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005eee:	4b36      	ldr	r3, [pc, #216]	@ (8005fc8 <xTaskIncrementTick+0x150>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d104      	bne.n	8005f02 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ef8:	4b36      	ldr	r3, [pc, #216]	@ (8005fd4 <xTaskIncrementTick+0x15c>)
 8005efa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005efe:	601a      	str	r2, [r3, #0]
					break;
 8005f00:	e03f      	b.n	8005f82 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f02:	4b31      	ldr	r3, [pc, #196]	@ (8005fc8 <xTaskIncrementTick+0x150>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	68db      	ldr	r3, [r3, #12]
 8005f08:	68db      	ldr	r3, [r3, #12]
 8005f0a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005f12:	693a      	ldr	r2, [r7, #16]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	429a      	cmp	r2, r3
 8005f18:	d203      	bcs.n	8005f22 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005f1a:	4a2e      	ldr	r2, [pc, #184]	@ (8005fd4 <xTaskIncrementTick+0x15c>)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005f20:	e02f      	b.n	8005f82 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	3304      	adds	r3, #4
 8005f26:	4618      	mov	r0, r3
 8005f28:	f7fe fc30 	bl	800478c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d004      	beq.n	8005f3e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	3318      	adds	r3, #24
 8005f38:	4618      	mov	r0, r3
 8005f3a:	f7fe fc27 	bl	800478c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f42:	4b25      	ldr	r3, [pc, #148]	@ (8005fd8 <xTaskIncrementTick+0x160>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d903      	bls.n	8005f52 <xTaskIncrementTick+0xda>
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f4e:	4a22      	ldr	r2, [pc, #136]	@ (8005fd8 <xTaskIncrementTick+0x160>)
 8005f50:	6013      	str	r3, [r2, #0]
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f56:	4613      	mov	r3, r2
 8005f58:	009b      	lsls	r3, r3, #2
 8005f5a:	4413      	add	r3, r2
 8005f5c:	009b      	lsls	r3, r3, #2
 8005f5e:	4a1f      	ldr	r2, [pc, #124]	@ (8005fdc <xTaskIncrementTick+0x164>)
 8005f60:	441a      	add	r2, r3
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	3304      	adds	r3, #4
 8005f66:	4619      	mov	r1, r3
 8005f68:	4610      	mov	r0, r2
 8005f6a:	f7fe fbb2 	bl	80046d2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f72:	4b1b      	ldr	r3, [pc, #108]	@ (8005fe0 <xTaskIncrementTick+0x168>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d3b8      	bcc.n	8005eee <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f80:	e7b5      	b.n	8005eee <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005f82:	4b17      	ldr	r3, [pc, #92]	@ (8005fe0 <xTaskIncrementTick+0x168>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f88:	4914      	ldr	r1, [pc, #80]	@ (8005fdc <xTaskIncrementTick+0x164>)
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	4413      	add	r3, r2
 8005f90:	009b      	lsls	r3, r3, #2
 8005f92:	440b      	add	r3, r1
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	2b01      	cmp	r3, #1
 8005f98:	d901      	bls.n	8005f9e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005f9e:	4b11      	ldr	r3, [pc, #68]	@ (8005fe4 <xTaskIncrementTick+0x16c>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d007      	beq.n	8005fb6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	617b      	str	r3, [r7, #20]
 8005faa:	e004      	b.n	8005fb6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005fac:	4b0e      	ldr	r3, [pc, #56]	@ (8005fe8 <xTaskIncrementTick+0x170>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	3301      	adds	r3, #1
 8005fb2:	4a0d      	ldr	r2, [pc, #52]	@ (8005fe8 <xTaskIncrementTick+0x170>)
 8005fb4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005fb6:	697b      	ldr	r3, [r7, #20]
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3718      	adds	r7, #24
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}
 8005fc0:	200012a8 	.word	0x200012a8
 8005fc4:	20001284 	.word	0x20001284
 8005fc8:	20001238 	.word	0x20001238
 8005fcc:	2000123c 	.word	0x2000123c
 8005fd0:	20001298 	.word	0x20001298
 8005fd4:	200012a0 	.word	0x200012a0
 8005fd8:	20001288 	.word	0x20001288
 8005fdc:	20000db0 	.word	0x20000db0
 8005fe0:	20000dac 	.word	0x20000dac
 8005fe4:	20001294 	.word	0x20001294
 8005fe8:	20001290 	.word	0x20001290

08005fec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005fec:	b480      	push	{r7}
 8005fee:	b085      	sub	sp, #20
 8005ff0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005ff2:	4b2b      	ldr	r3, [pc, #172]	@ (80060a0 <vTaskSwitchContext+0xb4>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d003      	beq.n	8006002 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005ffa:	4b2a      	ldr	r3, [pc, #168]	@ (80060a4 <vTaskSwitchContext+0xb8>)
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006000:	e047      	b.n	8006092 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006002:	4b28      	ldr	r3, [pc, #160]	@ (80060a4 <vTaskSwitchContext+0xb8>)
 8006004:	2200      	movs	r2, #0
 8006006:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006008:	4b27      	ldr	r3, [pc, #156]	@ (80060a8 <vTaskSwitchContext+0xbc>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	60fb      	str	r3, [r7, #12]
 800600e:	e011      	b.n	8006034 <vTaskSwitchContext+0x48>
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d10b      	bne.n	800602e <vTaskSwitchContext+0x42>
	__asm volatile
 8006016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800601a:	f383 8811 	msr	BASEPRI, r3
 800601e:	f3bf 8f6f 	isb	sy
 8006022:	f3bf 8f4f 	dsb	sy
 8006026:	607b      	str	r3, [r7, #4]
}
 8006028:	bf00      	nop
 800602a:	bf00      	nop
 800602c:	e7fd      	b.n	800602a <vTaskSwitchContext+0x3e>
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	3b01      	subs	r3, #1
 8006032:	60fb      	str	r3, [r7, #12]
 8006034:	491d      	ldr	r1, [pc, #116]	@ (80060ac <vTaskSwitchContext+0xc0>)
 8006036:	68fa      	ldr	r2, [r7, #12]
 8006038:	4613      	mov	r3, r2
 800603a:	009b      	lsls	r3, r3, #2
 800603c:	4413      	add	r3, r2
 800603e:	009b      	lsls	r3, r3, #2
 8006040:	440b      	add	r3, r1
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d0e3      	beq.n	8006010 <vTaskSwitchContext+0x24>
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	4613      	mov	r3, r2
 800604c:	009b      	lsls	r3, r3, #2
 800604e:	4413      	add	r3, r2
 8006050:	009b      	lsls	r3, r3, #2
 8006052:	4a16      	ldr	r2, [pc, #88]	@ (80060ac <vTaskSwitchContext+0xc0>)
 8006054:	4413      	add	r3, r2
 8006056:	60bb      	str	r3, [r7, #8]
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	685a      	ldr	r2, [r3, #4]
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	605a      	str	r2, [r3, #4]
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	685a      	ldr	r2, [r3, #4]
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	3308      	adds	r3, #8
 800606a:	429a      	cmp	r2, r3
 800606c:	d104      	bne.n	8006078 <vTaskSwitchContext+0x8c>
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	685a      	ldr	r2, [r3, #4]
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	605a      	str	r2, [r3, #4]
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	68db      	ldr	r3, [r3, #12]
 800607e:	4a0c      	ldr	r2, [pc, #48]	@ (80060b0 <vTaskSwitchContext+0xc4>)
 8006080:	6013      	str	r3, [r2, #0]
 8006082:	4a09      	ldr	r2, [pc, #36]	@ (80060a8 <vTaskSwitchContext+0xbc>)
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006088:	4b09      	ldr	r3, [pc, #36]	@ (80060b0 <vTaskSwitchContext+0xc4>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	3354      	adds	r3, #84	@ 0x54
 800608e:	4a09      	ldr	r2, [pc, #36]	@ (80060b4 <vTaskSwitchContext+0xc8>)
 8006090:	6013      	str	r3, [r2, #0]
}
 8006092:	bf00      	nop
 8006094:	3714      	adds	r7, #20
 8006096:	46bd      	mov	sp, r7
 8006098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609c:	4770      	bx	lr
 800609e:	bf00      	nop
 80060a0:	200012a8 	.word	0x200012a8
 80060a4:	20001294 	.word	0x20001294
 80060a8:	20001288 	.word	0x20001288
 80060ac:	20000db0 	.word	0x20000db0
 80060b0:	20000dac 	.word	0x20000dac
 80060b4:	2000001c 	.word	0x2000001c

080060b8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b084      	sub	sp, #16
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d10b      	bne.n	80060e0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80060c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060cc:	f383 8811 	msr	BASEPRI, r3
 80060d0:	f3bf 8f6f 	isb	sy
 80060d4:	f3bf 8f4f 	dsb	sy
 80060d8:	60fb      	str	r3, [r7, #12]
}
 80060da:	bf00      	nop
 80060dc:	bf00      	nop
 80060de:	e7fd      	b.n	80060dc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80060e0:	4b07      	ldr	r3, [pc, #28]	@ (8006100 <vTaskPlaceOnEventList+0x48>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	3318      	adds	r3, #24
 80060e6:	4619      	mov	r1, r3
 80060e8:	6878      	ldr	r0, [r7, #4]
 80060ea:	f7fe fb16 	bl	800471a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80060ee:	2101      	movs	r1, #1
 80060f0:	6838      	ldr	r0, [r7, #0]
 80060f2:	f000 fb87 	bl	8006804 <prvAddCurrentTaskToDelayedList>
}
 80060f6:	bf00      	nop
 80060f8:	3710      	adds	r7, #16
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}
 80060fe:	bf00      	nop
 8006100:	20000dac 	.word	0x20000dac

08006104 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006104:	b580      	push	{r7, lr}
 8006106:	b086      	sub	sp, #24
 8006108:	af00      	add	r7, sp, #0
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	60b9      	str	r1, [r7, #8]
 800610e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d10b      	bne.n	800612e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800611a:	f383 8811 	msr	BASEPRI, r3
 800611e:	f3bf 8f6f 	isb	sy
 8006122:	f3bf 8f4f 	dsb	sy
 8006126:	617b      	str	r3, [r7, #20]
}
 8006128:	bf00      	nop
 800612a:	bf00      	nop
 800612c:	e7fd      	b.n	800612a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800612e:	4b0a      	ldr	r3, [pc, #40]	@ (8006158 <vTaskPlaceOnEventListRestricted+0x54>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	3318      	adds	r3, #24
 8006134:	4619      	mov	r1, r3
 8006136:	68f8      	ldr	r0, [r7, #12]
 8006138:	f7fe facb 	bl	80046d2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d002      	beq.n	8006148 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006142:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006146:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006148:	6879      	ldr	r1, [r7, #4]
 800614a:	68b8      	ldr	r0, [r7, #8]
 800614c:	f000 fb5a 	bl	8006804 <prvAddCurrentTaskToDelayedList>
	}
 8006150:	bf00      	nop
 8006152:	3718      	adds	r7, #24
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}
 8006158:	20000dac 	.word	0x20000dac

0800615c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b086      	sub	sp, #24
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	68db      	ldr	r3, [r3, #12]
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d10b      	bne.n	800618a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006176:	f383 8811 	msr	BASEPRI, r3
 800617a:	f3bf 8f6f 	isb	sy
 800617e:	f3bf 8f4f 	dsb	sy
 8006182:	60fb      	str	r3, [r7, #12]
}
 8006184:	bf00      	nop
 8006186:	bf00      	nop
 8006188:	e7fd      	b.n	8006186 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	3318      	adds	r3, #24
 800618e:	4618      	mov	r0, r3
 8006190:	f7fe fafc 	bl	800478c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006194:	4b1d      	ldr	r3, [pc, #116]	@ (800620c <xTaskRemoveFromEventList+0xb0>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d11d      	bne.n	80061d8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	3304      	adds	r3, #4
 80061a0:	4618      	mov	r0, r3
 80061a2:	f7fe faf3 	bl	800478c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061aa:	4b19      	ldr	r3, [pc, #100]	@ (8006210 <xTaskRemoveFromEventList+0xb4>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	429a      	cmp	r2, r3
 80061b0:	d903      	bls.n	80061ba <xTaskRemoveFromEventList+0x5e>
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b6:	4a16      	ldr	r2, [pc, #88]	@ (8006210 <xTaskRemoveFromEventList+0xb4>)
 80061b8:	6013      	str	r3, [r2, #0]
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061be:	4613      	mov	r3, r2
 80061c0:	009b      	lsls	r3, r3, #2
 80061c2:	4413      	add	r3, r2
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	4a13      	ldr	r2, [pc, #76]	@ (8006214 <xTaskRemoveFromEventList+0xb8>)
 80061c8:	441a      	add	r2, r3
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	3304      	adds	r3, #4
 80061ce:	4619      	mov	r1, r3
 80061d0:	4610      	mov	r0, r2
 80061d2:	f7fe fa7e 	bl	80046d2 <vListInsertEnd>
 80061d6:	e005      	b.n	80061e4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	3318      	adds	r3, #24
 80061dc:	4619      	mov	r1, r3
 80061de:	480e      	ldr	r0, [pc, #56]	@ (8006218 <xTaskRemoveFromEventList+0xbc>)
 80061e0:	f7fe fa77 	bl	80046d2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061e8:	4b0c      	ldr	r3, [pc, #48]	@ (800621c <xTaskRemoveFromEventList+0xc0>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ee:	429a      	cmp	r2, r3
 80061f0:	d905      	bls.n	80061fe <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80061f2:	2301      	movs	r3, #1
 80061f4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80061f6:	4b0a      	ldr	r3, [pc, #40]	@ (8006220 <xTaskRemoveFromEventList+0xc4>)
 80061f8:	2201      	movs	r2, #1
 80061fa:	601a      	str	r2, [r3, #0]
 80061fc:	e001      	b.n	8006202 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80061fe:	2300      	movs	r3, #0
 8006200:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006202:	697b      	ldr	r3, [r7, #20]
}
 8006204:	4618      	mov	r0, r3
 8006206:	3718      	adds	r7, #24
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}
 800620c:	200012a8 	.word	0x200012a8
 8006210:	20001288 	.word	0x20001288
 8006214:	20000db0 	.word	0x20000db0
 8006218:	20001240 	.word	0x20001240
 800621c:	20000dac 	.word	0x20000dac
 8006220:	20001294 	.word	0x20001294

08006224 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006224:	b480      	push	{r7}
 8006226:	b083      	sub	sp, #12
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800622c:	4b06      	ldr	r3, [pc, #24]	@ (8006248 <vTaskInternalSetTimeOutState+0x24>)
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006234:	4b05      	ldr	r3, [pc, #20]	@ (800624c <vTaskInternalSetTimeOutState+0x28>)
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	605a      	str	r2, [r3, #4]
}
 800623c:	bf00      	nop
 800623e:	370c      	adds	r7, #12
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr
 8006248:	20001298 	.word	0x20001298
 800624c:	20001284 	.word	0x20001284

08006250 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b088      	sub	sp, #32
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
 8006258:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d10b      	bne.n	8006278 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006264:	f383 8811 	msr	BASEPRI, r3
 8006268:	f3bf 8f6f 	isb	sy
 800626c:	f3bf 8f4f 	dsb	sy
 8006270:	613b      	str	r3, [r7, #16]
}
 8006272:	bf00      	nop
 8006274:	bf00      	nop
 8006276:	e7fd      	b.n	8006274 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d10b      	bne.n	8006296 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800627e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006282:	f383 8811 	msr	BASEPRI, r3
 8006286:	f3bf 8f6f 	isb	sy
 800628a:	f3bf 8f4f 	dsb	sy
 800628e:	60fb      	str	r3, [r7, #12]
}
 8006290:	bf00      	nop
 8006292:	bf00      	nop
 8006294:	e7fd      	b.n	8006292 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006296:	f000 ff97 	bl	80071c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800629a:	4b1d      	ldr	r3, [pc, #116]	@ (8006310 <xTaskCheckForTimeOut+0xc0>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	69ba      	ldr	r2, [r7, #24]
 80062a6:	1ad3      	subs	r3, r2, r3
 80062a8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80062b2:	d102      	bne.n	80062ba <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80062b4:	2300      	movs	r3, #0
 80062b6:	61fb      	str	r3, [r7, #28]
 80062b8:	e023      	b.n	8006302 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681a      	ldr	r2, [r3, #0]
 80062be:	4b15      	ldr	r3, [pc, #84]	@ (8006314 <xTaskCheckForTimeOut+0xc4>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	429a      	cmp	r2, r3
 80062c4:	d007      	beq.n	80062d6 <xTaskCheckForTimeOut+0x86>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	685b      	ldr	r3, [r3, #4]
 80062ca:	69ba      	ldr	r2, [r7, #24]
 80062cc:	429a      	cmp	r2, r3
 80062ce:	d302      	bcc.n	80062d6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80062d0:	2301      	movs	r3, #1
 80062d2:	61fb      	str	r3, [r7, #28]
 80062d4:	e015      	b.n	8006302 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	697a      	ldr	r2, [r7, #20]
 80062dc:	429a      	cmp	r2, r3
 80062de:	d20b      	bcs.n	80062f8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	1ad2      	subs	r2, r2, r3
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f7ff ff99 	bl	8006224 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80062f2:	2300      	movs	r3, #0
 80062f4:	61fb      	str	r3, [r7, #28]
 80062f6:	e004      	b.n	8006302 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	2200      	movs	r2, #0
 80062fc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80062fe:	2301      	movs	r3, #1
 8006300:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006302:	f000 ff93 	bl	800722c <vPortExitCritical>

	return xReturn;
 8006306:	69fb      	ldr	r3, [r7, #28]
}
 8006308:	4618      	mov	r0, r3
 800630a:	3720      	adds	r7, #32
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}
 8006310:	20001284 	.word	0x20001284
 8006314:	20001298 	.word	0x20001298

08006318 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006318:	b480      	push	{r7}
 800631a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800631c:	4b03      	ldr	r3, [pc, #12]	@ (800632c <vTaskMissedYield+0x14>)
 800631e:	2201      	movs	r2, #1
 8006320:	601a      	str	r2, [r3, #0]
}
 8006322:	bf00      	nop
 8006324:	46bd      	mov	sp, r7
 8006326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632a:	4770      	bx	lr
 800632c:	20001294 	.word	0x20001294

08006330 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b082      	sub	sp, #8
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006338:	f000 f852 	bl	80063e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800633c:	4b06      	ldr	r3, [pc, #24]	@ (8006358 <prvIdleTask+0x28>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	2b01      	cmp	r3, #1
 8006342:	d9f9      	bls.n	8006338 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006344:	4b05      	ldr	r3, [pc, #20]	@ (800635c <prvIdleTask+0x2c>)
 8006346:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800634a:	601a      	str	r2, [r3, #0]
 800634c:	f3bf 8f4f 	dsb	sy
 8006350:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006354:	e7f0      	b.n	8006338 <prvIdleTask+0x8>
 8006356:	bf00      	nop
 8006358:	20000db0 	.word	0x20000db0
 800635c:	e000ed04 	.word	0xe000ed04

08006360 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b082      	sub	sp, #8
 8006364:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006366:	2300      	movs	r3, #0
 8006368:	607b      	str	r3, [r7, #4]
 800636a:	e00c      	b.n	8006386 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800636c:	687a      	ldr	r2, [r7, #4]
 800636e:	4613      	mov	r3, r2
 8006370:	009b      	lsls	r3, r3, #2
 8006372:	4413      	add	r3, r2
 8006374:	009b      	lsls	r3, r3, #2
 8006376:	4a12      	ldr	r2, [pc, #72]	@ (80063c0 <prvInitialiseTaskLists+0x60>)
 8006378:	4413      	add	r3, r2
 800637a:	4618      	mov	r0, r3
 800637c:	f7fe f97c 	bl	8004678 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	3301      	adds	r3, #1
 8006384:	607b      	str	r3, [r7, #4]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2b37      	cmp	r3, #55	@ 0x37
 800638a:	d9ef      	bls.n	800636c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800638c:	480d      	ldr	r0, [pc, #52]	@ (80063c4 <prvInitialiseTaskLists+0x64>)
 800638e:	f7fe f973 	bl	8004678 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006392:	480d      	ldr	r0, [pc, #52]	@ (80063c8 <prvInitialiseTaskLists+0x68>)
 8006394:	f7fe f970 	bl	8004678 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006398:	480c      	ldr	r0, [pc, #48]	@ (80063cc <prvInitialiseTaskLists+0x6c>)
 800639a:	f7fe f96d 	bl	8004678 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800639e:	480c      	ldr	r0, [pc, #48]	@ (80063d0 <prvInitialiseTaskLists+0x70>)
 80063a0:	f7fe f96a 	bl	8004678 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80063a4:	480b      	ldr	r0, [pc, #44]	@ (80063d4 <prvInitialiseTaskLists+0x74>)
 80063a6:	f7fe f967 	bl	8004678 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80063aa:	4b0b      	ldr	r3, [pc, #44]	@ (80063d8 <prvInitialiseTaskLists+0x78>)
 80063ac:	4a05      	ldr	r2, [pc, #20]	@ (80063c4 <prvInitialiseTaskLists+0x64>)
 80063ae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80063b0:	4b0a      	ldr	r3, [pc, #40]	@ (80063dc <prvInitialiseTaskLists+0x7c>)
 80063b2:	4a05      	ldr	r2, [pc, #20]	@ (80063c8 <prvInitialiseTaskLists+0x68>)
 80063b4:	601a      	str	r2, [r3, #0]
}
 80063b6:	bf00      	nop
 80063b8:	3708      	adds	r7, #8
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
 80063be:	bf00      	nop
 80063c0:	20000db0 	.word	0x20000db0
 80063c4:	20001210 	.word	0x20001210
 80063c8:	20001224 	.word	0x20001224
 80063cc:	20001240 	.word	0x20001240
 80063d0:	20001254 	.word	0x20001254
 80063d4:	2000126c 	.word	0x2000126c
 80063d8:	20001238 	.word	0x20001238
 80063dc:	2000123c 	.word	0x2000123c

080063e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b082      	sub	sp, #8
 80063e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80063e6:	e019      	b.n	800641c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80063e8:	f000 feee 	bl	80071c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063ec:	4b10      	ldr	r3, [pc, #64]	@ (8006430 <prvCheckTasksWaitingTermination+0x50>)
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	68db      	ldr	r3, [r3, #12]
 80063f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	3304      	adds	r3, #4
 80063f8:	4618      	mov	r0, r3
 80063fa:	f7fe f9c7 	bl	800478c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80063fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006434 <prvCheckTasksWaitingTermination+0x54>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	3b01      	subs	r3, #1
 8006404:	4a0b      	ldr	r2, [pc, #44]	@ (8006434 <prvCheckTasksWaitingTermination+0x54>)
 8006406:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006408:	4b0b      	ldr	r3, [pc, #44]	@ (8006438 <prvCheckTasksWaitingTermination+0x58>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	3b01      	subs	r3, #1
 800640e:	4a0a      	ldr	r2, [pc, #40]	@ (8006438 <prvCheckTasksWaitingTermination+0x58>)
 8006410:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006412:	f000 ff0b 	bl	800722c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 f810 	bl	800643c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800641c:	4b06      	ldr	r3, [pc, #24]	@ (8006438 <prvCheckTasksWaitingTermination+0x58>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d1e1      	bne.n	80063e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006424:	bf00      	nop
 8006426:	bf00      	nop
 8006428:	3708      	adds	r7, #8
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}
 800642e:	bf00      	nop
 8006430:	20001254 	.word	0x20001254
 8006434:	20001280 	.word	0x20001280
 8006438:	20001268 	.word	0x20001268

0800643c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	3354      	adds	r3, #84	@ 0x54
 8006448:	4618      	mov	r0, r3
 800644a:	f001 ff7b 	bl	8008344 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006454:	2b00      	cmp	r3, #0
 8006456:	d108      	bne.n	800646a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800645c:	4618      	mov	r0, r3
 800645e:	f001 f8a3 	bl	80075a8 <vPortFree>
				vPortFree( pxTCB );
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f001 f8a0 	bl	80075a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006468:	e019      	b.n	800649e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006470:	2b01      	cmp	r3, #1
 8006472:	d103      	bne.n	800647c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f001 f897 	bl	80075a8 <vPortFree>
	}
 800647a:	e010      	b.n	800649e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006482:	2b02      	cmp	r3, #2
 8006484:	d00b      	beq.n	800649e <prvDeleteTCB+0x62>
	__asm volatile
 8006486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800648a:	f383 8811 	msr	BASEPRI, r3
 800648e:	f3bf 8f6f 	isb	sy
 8006492:	f3bf 8f4f 	dsb	sy
 8006496:	60fb      	str	r3, [r7, #12]
}
 8006498:	bf00      	nop
 800649a:	bf00      	nop
 800649c:	e7fd      	b.n	800649a <prvDeleteTCB+0x5e>
	}
 800649e:	bf00      	nop
 80064a0:	3710      	adds	r7, #16
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
	...

080064a8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80064a8:	b480      	push	{r7}
 80064aa:	b083      	sub	sp, #12
 80064ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80064ae:	4b0c      	ldr	r3, [pc, #48]	@ (80064e0 <prvResetNextTaskUnblockTime+0x38>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d104      	bne.n	80064c2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80064b8:	4b0a      	ldr	r3, [pc, #40]	@ (80064e4 <prvResetNextTaskUnblockTime+0x3c>)
 80064ba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80064be:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80064c0:	e008      	b.n	80064d4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064c2:	4b07      	ldr	r3, [pc, #28]	@ (80064e0 <prvResetNextTaskUnblockTime+0x38>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	68db      	ldr	r3, [r3, #12]
 80064c8:	68db      	ldr	r3, [r3, #12]
 80064ca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	4a04      	ldr	r2, [pc, #16]	@ (80064e4 <prvResetNextTaskUnblockTime+0x3c>)
 80064d2:	6013      	str	r3, [r2, #0]
}
 80064d4:	bf00      	nop
 80064d6:	370c      	adds	r7, #12
 80064d8:	46bd      	mov	sp, r7
 80064da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064de:	4770      	bx	lr
 80064e0:	20001238 	.word	0x20001238
 80064e4:	200012a0 	.word	0x200012a0

080064e8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80064e8:	b480      	push	{r7}
 80064ea:	b083      	sub	sp, #12
 80064ec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80064ee:	4b0b      	ldr	r3, [pc, #44]	@ (800651c <xTaskGetSchedulerState+0x34>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d102      	bne.n	80064fc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80064f6:	2301      	movs	r3, #1
 80064f8:	607b      	str	r3, [r7, #4]
 80064fa:	e008      	b.n	800650e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064fc:	4b08      	ldr	r3, [pc, #32]	@ (8006520 <xTaskGetSchedulerState+0x38>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d102      	bne.n	800650a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006504:	2302      	movs	r3, #2
 8006506:	607b      	str	r3, [r7, #4]
 8006508:	e001      	b.n	800650e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800650a:	2300      	movs	r3, #0
 800650c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800650e:	687b      	ldr	r3, [r7, #4]
	}
 8006510:	4618      	mov	r0, r3
 8006512:	370c      	adds	r7, #12
 8006514:	46bd      	mov	sp, r7
 8006516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651a:	4770      	bx	lr
 800651c:	2000128c 	.word	0x2000128c
 8006520:	200012a8 	.word	0x200012a8

08006524 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006524:	b580      	push	{r7, lr}
 8006526:	b084      	sub	sp, #16
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006530:	2300      	movs	r3, #0
 8006532:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d051      	beq.n	80065de <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800653e:	4b2a      	ldr	r3, [pc, #168]	@ (80065e8 <xTaskPriorityInherit+0xc4>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006544:	429a      	cmp	r2, r3
 8006546:	d241      	bcs.n	80065cc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	699b      	ldr	r3, [r3, #24]
 800654c:	2b00      	cmp	r3, #0
 800654e:	db06      	blt.n	800655e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006550:	4b25      	ldr	r3, [pc, #148]	@ (80065e8 <xTaskPriorityInherit+0xc4>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006556:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800655e:	68bb      	ldr	r3, [r7, #8]
 8006560:	6959      	ldr	r1, [r3, #20]
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006566:	4613      	mov	r3, r2
 8006568:	009b      	lsls	r3, r3, #2
 800656a:	4413      	add	r3, r2
 800656c:	009b      	lsls	r3, r3, #2
 800656e:	4a1f      	ldr	r2, [pc, #124]	@ (80065ec <xTaskPriorityInherit+0xc8>)
 8006570:	4413      	add	r3, r2
 8006572:	4299      	cmp	r1, r3
 8006574:	d122      	bne.n	80065bc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	3304      	adds	r3, #4
 800657a:	4618      	mov	r0, r3
 800657c:	f7fe f906 	bl	800478c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006580:	4b19      	ldr	r3, [pc, #100]	@ (80065e8 <xTaskPriorityInherit+0xc4>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800658e:	4b18      	ldr	r3, [pc, #96]	@ (80065f0 <xTaskPriorityInherit+0xcc>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	429a      	cmp	r2, r3
 8006594:	d903      	bls.n	800659e <xTaskPriorityInherit+0x7a>
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800659a:	4a15      	ldr	r2, [pc, #84]	@ (80065f0 <xTaskPriorityInherit+0xcc>)
 800659c:	6013      	str	r3, [r2, #0]
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065a2:	4613      	mov	r3, r2
 80065a4:	009b      	lsls	r3, r3, #2
 80065a6:	4413      	add	r3, r2
 80065a8:	009b      	lsls	r3, r3, #2
 80065aa:	4a10      	ldr	r2, [pc, #64]	@ (80065ec <xTaskPriorityInherit+0xc8>)
 80065ac:	441a      	add	r2, r3
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	3304      	adds	r3, #4
 80065b2:	4619      	mov	r1, r3
 80065b4:	4610      	mov	r0, r2
 80065b6:	f7fe f88c 	bl	80046d2 <vListInsertEnd>
 80065ba:	e004      	b.n	80065c6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80065bc:	4b0a      	ldr	r3, [pc, #40]	@ (80065e8 <xTaskPriorityInherit+0xc4>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80065c6:	2301      	movs	r3, #1
 80065c8:	60fb      	str	r3, [r7, #12]
 80065ca:	e008      	b.n	80065de <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80065d0:	4b05      	ldr	r3, [pc, #20]	@ (80065e8 <xTaskPriorityInherit+0xc4>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d201      	bcs.n	80065de <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80065da:	2301      	movs	r3, #1
 80065dc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80065de:	68fb      	ldr	r3, [r7, #12]
	}
 80065e0:	4618      	mov	r0, r3
 80065e2:	3710      	adds	r7, #16
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}
 80065e8:	20000dac 	.word	0x20000dac
 80065ec:	20000db0 	.word	0x20000db0
 80065f0:	20001288 	.word	0x20001288

080065f4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b086      	sub	sp, #24
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006600:	2300      	movs	r3, #0
 8006602:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d058      	beq.n	80066bc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800660a:	4b2f      	ldr	r3, [pc, #188]	@ (80066c8 <xTaskPriorityDisinherit+0xd4>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	693a      	ldr	r2, [r7, #16]
 8006610:	429a      	cmp	r2, r3
 8006612:	d00b      	beq.n	800662c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006618:	f383 8811 	msr	BASEPRI, r3
 800661c:	f3bf 8f6f 	isb	sy
 8006620:	f3bf 8f4f 	dsb	sy
 8006624:	60fb      	str	r3, [r7, #12]
}
 8006626:	bf00      	nop
 8006628:	bf00      	nop
 800662a:	e7fd      	b.n	8006628 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006630:	2b00      	cmp	r3, #0
 8006632:	d10b      	bne.n	800664c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006638:	f383 8811 	msr	BASEPRI, r3
 800663c:	f3bf 8f6f 	isb	sy
 8006640:	f3bf 8f4f 	dsb	sy
 8006644:	60bb      	str	r3, [r7, #8]
}
 8006646:	bf00      	nop
 8006648:	bf00      	nop
 800664a:	e7fd      	b.n	8006648 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800664c:	693b      	ldr	r3, [r7, #16]
 800664e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006650:	1e5a      	subs	r2, r3, #1
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800665a:	693b      	ldr	r3, [r7, #16]
 800665c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800665e:	429a      	cmp	r2, r3
 8006660:	d02c      	beq.n	80066bc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006666:	2b00      	cmp	r3, #0
 8006668:	d128      	bne.n	80066bc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	3304      	adds	r3, #4
 800666e:	4618      	mov	r0, r3
 8006670:	f7fe f88c 	bl	800478c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006680:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800668c:	4b0f      	ldr	r3, [pc, #60]	@ (80066cc <xTaskPriorityDisinherit+0xd8>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	429a      	cmp	r2, r3
 8006692:	d903      	bls.n	800669c <xTaskPriorityDisinherit+0xa8>
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006698:	4a0c      	ldr	r2, [pc, #48]	@ (80066cc <xTaskPriorityDisinherit+0xd8>)
 800669a:	6013      	str	r3, [r2, #0]
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066a0:	4613      	mov	r3, r2
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	4413      	add	r3, r2
 80066a6:	009b      	lsls	r3, r3, #2
 80066a8:	4a09      	ldr	r2, [pc, #36]	@ (80066d0 <xTaskPriorityDisinherit+0xdc>)
 80066aa:	441a      	add	r2, r3
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	3304      	adds	r3, #4
 80066b0:	4619      	mov	r1, r3
 80066b2:	4610      	mov	r0, r2
 80066b4:	f7fe f80d 	bl	80046d2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80066b8:	2301      	movs	r3, #1
 80066ba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80066bc:	697b      	ldr	r3, [r7, #20]
	}
 80066be:	4618      	mov	r0, r3
 80066c0:	3718      	adds	r7, #24
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
 80066c6:	bf00      	nop
 80066c8:	20000dac 	.word	0x20000dac
 80066cc:	20001288 	.word	0x20001288
 80066d0:	20000db0 	.word	0x20000db0

080066d4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b088      	sub	sp, #32
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
 80066dc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80066e2:	2301      	movs	r3, #1
 80066e4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d06c      	beq.n	80067c6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80066ec:	69bb      	ldr	r3, [r7, #24]
 80066ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d10b      	bne.n	800670c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80066f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f8:	f383 8811 	msr	BASEPRI, r3
 80066fc:	f3bf 8f6f 	isb	sy
 8006700:	f3bf 8f4f 	dsb	sy
 8006704:	60fb      	str	r3, [r7, #12]
}
 8006706:	bf00      	nop
 8006708:	bf00      	nop
 800670a:	e7fd      	b.n	8006708 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800670c:	69bb      	ldr	r3, [r7, #24]
 800670e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006710:	683a      	ldr	r2, [r7, #0]
 8006712:	429a      	cmp	r2, r3
 8006714:	d902      	bls.n	800671c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	61fb      	str	r3, [r7, #28]
 800671a:	e002      	b.n	8006722 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800671c:	69bb      	ldr	r3, [r7, #24]
 800671e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006720:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006722:	69bb      	ldr	r3, [r7, #24]
 8006724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006726:	69fa      	ldr	r2, [r7, #28]
 8006728:	429a      	cmp	r2, r3
 800672a:	d04c      	beq.n	80067c6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800672c:	69bb      	ldr	r3, [r7, #24]
 800672e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006730:	697a      	ldr	r2, [r7, #20]
 8006732:	429a      	cmp	r2, r3
 8006734:	d147      	bne.n	80067c6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006736:	4b26      	ldr	r3, [pc, #152]	@ (80067d0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	69ba      	ldr	r2, [r7, #24]
 800673c:	429a      	cmp	r2, r3
 800673e:	d10b      	bne.n	8006758 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006744:	f383 8811 	msr	BASEPRI, r3
 8006748:	f3bf 8f6f 	isb	sy
 800674c:	f3bf 8f4f 	dsb	sy
 8006750:	60bb      	str	r3, [r7, #8]
}
 8006752:	bf00      	nop
 8006754:	bf00      	nop
 8006756:	e7fd      	b.n	8006754 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006758:	69bb      	ldr	r3, [r7, #24]
 800675a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800675c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800675e:	69bb      	ldr	r3, [r7, #24]
 8006760:	69fa      	ldr	r2, [r7, #28]
 8006762:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006764:	69bb      	ldr	r3, [r7, #24]
 8006766:	699b      	ldr	r3, [r3, #24]
 8006768:	2b00      	cmp	r3, #0
 800676a:	db04      	blt.n	8006776 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800676c:	69fb      	ldr	r3, [r7, #28]
 800676e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006772:	69bb      	ldr	r3, [r7, #24]
 8006774:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006776:	69bb      	ldr	r3, [r7, #24]
 8006778:	6959      	ldr	r1, [r3, #20]
 800677a:	693a      	ldr	r2, [r7, #16]
 800677c:	4613      	mov	r3, r2
 800677e:	009b      	lsls	r3, r3, #2
 8006780:	4413      	add	r3, r2
 8006782:	009b      	lsls	r3, r3, #2
 8006784:	4a13      	ldr	r2, [pc, #76]	@ (80067d4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006786:	4413      	add	r3, r2
 8006788:	4299      	cmp	r1, r3
 800678a:	d11c      	bne.n	80067c6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800678c:	69bb      	ldr	r3, [r7, #24]
 800678e:	3304      	adds	r3, #4
 8006790:	4618      	mov	r0, r3
 8006792:	f7fd fffb 	bl	800478c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006796:	69bb      	ldr	r3, [r7, #24]
 8006798:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800679a:	4b0f      	ldr	r3, [pc, #60]	@ (80067d8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	429a      	cmp	r2, r3
 80067a0:	d903      	bls.n	80067aa <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80067a2:	69bb      	ldr	r3, [r7, #24]
 80067a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067a6:	4a0c      	ldr	r2, [pc, #48]	@ (80067d8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80067a8:	6013      	str	r3, [r2, #0]
 80067aa:	69bb      	ldr	r3, [r7, #24]
 80067ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067ae:	4613      	mov	r3, r2
 80067b0:	009b      	lsls	r3, r3, #2
 80067b2:	4413      	add	r3, r2
 80067b4:	009b      	lsls	r3, r3, #2
 80067b6:	4a07      	ldr	r2, [pc, #28]	@ (80067d4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80067b8:	441a      	add	r2, r3
 80067ba:	69bb      	ldr	r3, [r7, #24]
 80067bc:	3304      	adds	r3, #4
 80067be:	4619      	mov	r1, r3
 80067c0:	4610      	mov	r0, r2
 80067c2:	f7fd ff86 	bl	80046d2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80067c6:	bf00      	nop
 80067c8:	3720      	adds	r7, #32
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}
 80067ce:	bf00      	nop
 80067d0:	20000dac 	.word	0x20000dac
 80067d4:	20000db0 	.word	0x20000db0
 80067d8:	20001288 	.word	0x20001288

080067dc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80067dc:	b480      	push	{r7}
 80067de:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80067e0:	4b07      	ldr	r3, [pc, #28]	@ (8006800 <pvTaskIncrementMutexHeldCount+0x24>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d004      	beq.n	80067f2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80067e8:	4b05      	ldr	r3, [pc, #20]	@ (8006800 <pvTaskIncrementMutexHeldCount+0x24>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80067ee:	3201      	adds	r2, #1
 80067f0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80067f2:	4b03      	ldr	r3, [pc, #12]	@ (8006800 <pvTaskIncrementMutexHeldCount+0x24>)
 80067f4:	681b      	ldr	r3, [r3, #0]
	}
 80067f6:	4618      	mov	r0, r3
 80067f8:	46bd      	mov	sp, r7
 80067fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fe:	4770      	bx	lr
 8006800:	20000dac 	.word	0x20000dac

08006804 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b084      	sub	sp, #16
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800680e:	4b21      	ldr	r3, [pc, #132]	@ (8006894 <prvAddCurrentTaskToDelayedList+0x90>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006814:	4b20      	ldr	r3, [pc, #128]	@ (8006898 <prvAddCurrentTaskToDelayedList+0x94>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	3304      	adds	r3, #4
 800681a:	4618      	mov	r0, r3
 800681c:	f7fd ffb6 	bl	800478c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006826:	d10a      	bne.n	800683e <prvAddCurrentTaskToDelayedList+0x3a>
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d007      	beq.n	800683e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800682e:	4b1a      	ldr	r3, [pc, #104]	@ (8006898 <prvAddCurrentTaskToDelayedList+0x94>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	3304      	adds	r3, #4
 8006834:	4619      	mov	r1, r3
 8006836:	4819      	ldr	r0, [pc, #100]	@ (800689c <prvAddCurrentTaskToDelayedList+0x98>)
 8006838:	f7fd ff4b 	bl	80046d2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800683c:	e026      	b.n	800688c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800683e:	68fa      	ldr	r2, [r7, #12]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	4413      	add	r3, r2
 8006844:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006846:	4b14      	ldr	r3, [pc, #80]	@ (8006898 <prvAddCurrentTaskToDelayedList+0x94>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68ba      	ldr	r2, [r7, #8]
 800684c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800684e:	68ba      	ldr	r2, [r7, #8]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	429a      	cmp	r2, r3
 8006854:	d209      	bcs.n	800686a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006856:	4b12      	ldr	r3, [pc, #72]	@ (80068a0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	4b0f      	ldr	r3, [pc, #60]	@ (8006898 <prvAddCurrentTaskToDelayedList+0x94>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	3304      	adds	r3, #4
 8006860:	4619      	mov	r1, r3
 8006862:	4610      	mov	r0, r2
 8006864:	f7fd ff59 	bl	800471a <vListInsert>
}
 8006868:	e010      	b.n	800688c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800686a:	4b0e      	ldr	r3, [pc, #56]	@ (80068a4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	4b0a      	ldr	r3, [pc, #40]	@ (8006898 <prvAddCurrentTaskToDelayedList+0x94>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	3304      	adds	r3, #4
 8006874:	4619      	mov	r1, r3
 8006876:	4610      	mov	r0, r2
 8006878:	f7fd ff4f 	bl	800471a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800687c:	4b0a      	ldr	r3, [pc, #40]	@ (80068a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	68ba      	ldr	r2, [r7, #8]
 8006882:	429a      	cmp	r2, r3
 8006884:	d202      	bcs.n	800688c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006886:	4a08      	ldr	r2, [pc, #32]	@ (80068a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	6013      	str	r3, [r2, #0]
}
 800688c:	bf00      	nop
 800688e:	3710      	adds	r7, #16
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}
 8006894:	20001284 	.word	0x20001284
 8006898:	20000dac 	.word	0x20000dac
 800689c:	2000126c 	.word	0x2000126c
 80068a0:	2000123c 	.word	0x2000123c
 80068a4:	20001238 	.word	0x20001238
 80068a8:	200012a0 	.word	0x200012a0

080068ac <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b08a      	sub	sp, #40	@ 0x28
 80068b0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80068b2:	2300      	movs	r3, #0
 80068b4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80068b6:	f000 fb13 	bl	8006ee0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80068ba:	4b1d      	ldr	r3, [pc, #116]	@ (8006930 <xTimerCreateTimerTask+0x84>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d021      	beq.n	8006906 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80068c2:	2300      	movs	r3, #0
 80068c4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80068c6:	2300      	movs	r3, #0
 80068c8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80068ca:	1d3a      	adds	r2, r7, #4
 80068cc:	f107 0108 	add.w	r1, r7, #8
 80068d0:	f107 030c 	add.w	r3, r7, #12
 80068d4:	4618      	mov	r0, r3
 80068d6:	f7fd feb5 	bl	8004644 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80068da:	6879      	ldr	r1, [r7, #4]
 80068dc:	68bb      	ldr	r3, [r7, #8]
 80068de:	68fa      	ldr	r2, [r7, #12]
 80068e0:	9202      	str	r2, [sp, #8]
 80068e2:	9301      	str	r3, [sp, #4]
 80068e4:	2302      	movs	r3, #2
 80068e6:	9300      	str	r3, [sp, #0]
 80068e8:	2300      	movs	r3, #0
 80068ea:	460a      	mov	r2, r1
 80068ec:	4911      	ldr	r1, [pc, #68]	@ (8006934 <xTimerCreateTimerTask+0x88>)
 80068ee:	4812      	ldr	r0, [pc, #72]	@ (8006938 <xTimerCreateTimerTask+0x8c>)
 80068f0:	f7fe ffa2 	bl	8005838 <xTaskCreateStatic>
 80068f4:	4603      	mov	r3, r0
 80068f6:	4a11      	ldr	r2, [pc, #68]	@ (800693c <xTimerCreateTimerTask+0x90>)
 80068f8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80068fa:	4b10      	ldr	r3, [pc, #64]	@ (800693c <xTimerCreateTimerTask+0x90>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d001      	beq.n	8006906 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006902:	2301      	movs	r3, #1
 8006904:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006906:	697b      	ldr	r3, [r7, #20]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d10b      	bne.n	8006924 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800690c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006910:	f383 8811 	msr	BASEPRI, r3
 8006914:	f3bf 8f6f 	isb	sy
 8006918:	f3bf 8f4f 	dsb	sy
 800691c:	613b      	str	r3, [r7, #16]
}
 800691e:	bf00      	nop
 8006920:	bf00      	nop
 8006922:	e7fd      	b.n	8006920 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006924:	697b      	ldr	r3, [r7, #20]
}
 8006926:	4618      	mov	r0, r3
 8006928:	3718      	adds	r7, #24
 800692a:	46bd      	mov	sp, r7
 800692c:	bd80      	pop	{r7, pc}
 800692e:	bf00      	nop
 8006930:	200012dc 	.word	0x200012dc
 8006934:	0800a664 	.word	0x0800a664
 8006938:	08006a79 	.word	0x08006a79
 800693c:	200012e0 	.word	0x200012e0

08006940 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b08a      	sub	sp, #40	@ 0x28
 8006944:	af00      	add	r7, sp, #0
 8006946:	60f8      	str	r0, [r7, #12]
 8006948:	60b9      	str	r1, [r7, #8]
 800694a:	607a      	str	r2, [r7, #4]
 800694c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800694e:	2300      	movs	r3, #0
 8006950:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d10b      	bne.n	8006970 <xTimerGenericCommand+0x30>
	__asm volatile
 8006958:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800695c:	f383 8811 	msr	BASEPRI, r3
 8006960:	f3bf 8f6f 	isb	sy
 8006964:	f3bf 8f4f 	dsb	sy
 8006968:	623b      	str	r3, [r7, #32]
}
 800696a:	bf00      	nop
 800696c:	bf00      	nop
 800696e:	e7fd      	b.n	800696c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006970:	4b19      	ldr	r3, [pc, #100]	@ (80069d8 <xTimerGenericCommand+0x98>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d02a      	beq.n	80069ce <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	2b05      	cmp	r3, #5
 8006988:	dc18      	bgt.n	80069bc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800698a:	f7ff fdad 	bl	80064e8 <xTaskGetSchedulerState>
 800698e:	4603      	mov	r3, r0
 8006990:	2b02      	cmp	r3, #2
 8006992:	d109      	bne.n	80069a8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006994:	4b10      	ldr	r3, [pc, #64]	@ (80069d8 <xTimerGenericCommand+0x98>)
 8006996:	6818      	ldr	r0, [r3, #0]
 8006998:	f107 0110 	add.w	r1, r7, #16
 800699c:	2300      	movs	r3, #0
 800699e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069a0:	f7fe f8d2 	bl	8004b48 <xQueueGenericSend>
 80069a4:	6278      	str	r0, [r7, #36]	@ 0x24
 80069a6:	e012      	b.n	80069ce <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80069a8:	4b0b      	ldr	r3, [pc, #44]	@ (80069d8 <xTimerGenericCommand+0x98>)
 80069aa:	6818      	ldr	r0, [r3, #0]
 80069ac:	f107 0110 	add.w	r1, r7, #16
 80069b0:	2300      	movs	r3, #0
 80069b2:	2200      	movs	r2, #0
 80069b4:	f7fe f8c8 	bl	8004b48 <xQueueGenericSend>
 80069b8:	6278      	str	r0, [r7, #36]	@ 0x24
 80069ba:	e008      	b.n	80069ce <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80069bc:	4b06      	ldr	r3, [pc, #24]	@ (80069d8 <xTimerGenericCommand+0x98>)
 80069be:	6818      	ldr	r0, [r3, #0]
 80069c0:	f107 0110 	add.w	r1, r7, #16
 80069c4:	2300      	movs	r3, #0
 80069c6:	683a      	ldr	r2, [r7, #0]
 80069c8:	f7fe f9c0 	bl	8004d4c <xQueueGenericSendFromISR>
 80069cc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80069ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3728      	adds	r7, #40	@ 0x28
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}
 80069d8:	200012dc 	.word	0x200012dc

080069dc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b088      	sub	sp, #32
 80069e0:	af02      	add	r7, sp, #8
 80069e2:	6078      	str	r0, [r7, #4]
 80069e4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069e6:	4b23      	ldr	r3, [pc, #140]	@ (8006a74 <prvProcessExpiredTimer+0x98>)
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	68db      	ldr	r3, [r3, #12]
 80069ec:	68db      	ldr	r3, [r3, #12]
 80069ee:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80069f0:	697b      	ldr	r3, [r7, #20]
 80069f2:	3304      	adds	r3, #4
 80069f4:	4618      	mov	r0, r3
 80069f6:	f7fd fec9 	bl	800478c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a00:	f003 0304 	and.w	r3, r3, #4
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d023      	beq.n	8006a50 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	699a      	ldr	r2, [r3, #24]
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	18d1      	adds	r1, r2, r3
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	683a      	ldr	r2, [r7, #0]
 8006a14:	6978      	ldr	r0, [r7, #20]
 8006a16:	f000 f8d5 	bl	8006bc4 <prvInsertTimerInActiveList>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d020      	beq.n	8006a62 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006a20:	2300      	movs	r3, #0
 8006a22:	9300      	str	r3, [sp, #0]
 8006a24:	2300      	movs	r3, #0
 8006a26:	687a      	ldr	r2, [r7, #4]
 8006a28:	2100      	movs	r1, #0
 8006a2a:	6978      	ldr	r0, [r7, #20]
 8006a2c:	f7ff ff88 	bl	8006940 <xTimerGenericCommand>
 8006a30:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d114      	bne.n	8006a62 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006a38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a3c:	f383 8811 	msr	BASEPRI, r3
 8006a40:	f3bf 8f6f 	isb	sy
 8006a44:	f3bf 8f4f 	dsb	sy
 8006a48:	60fb      	str	r3, [r7, #12]
}
 8006a4a:	bf00      	nop
 8006a4c:	bf00      	nop
 8006a4e:	e7fd      	b.n	8006a4c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a56:	f023 0301 	bic.w	r3, r3, #1
 8006a5a:	b2da      	uxtb	r2, r3
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	6978      	ldr	r0, [r7, #20]
 8006a68:	4798      	blx	r3
}
 8006a6a:	bf00      	nop
 8006a6c:	3718      	adds	r7, #24
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}
 8006a72:	bf00      	nop
 8006a74:	200012d4 	.word	0x200012d4

08006a78 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b084      	sub	sp, #16
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a80:	f107 0308 	add.w	r3, r7, #8
 8006a84:	4618      	mov	r0, r3
 8006a86:	f000 f859 	bl	8006b3c <prvGetNextExpireTime>
 8006a8a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	4619      	mov	r1, r3
 8006a90:	68f8      	ldr	r0, [r7, #12]
 8006a92:	f000 f805 	bl	8006aa0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006a96:	f000 f8d7 	bl	8006c48 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a9a:	bf00      	nop
 8006a9c:	e7f0      	b.n	8006a80 <prvTimerTask+0x8>
	...

08006aa0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b084      	sub	sp, #16
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006aaa:	f7ff f929 	bl	8005d00 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006aae:	f107 0308 	add.w	r3, r7, #8
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	f000 f866 	bl	8006b84 <prvSampleTimeNow>
 8006ab8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d130      	bne.n	8006b22 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d10a      	bne.n	8006adc <prvProcessTimerOrBlockTask+0x3c>
 8006ac6:	687a      	ldr	r2, [r7, #4]
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	429a      	cmp	r2, r3
 8006acc:	d806      	bhi.n	8006adc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006ace:	f7ff f925 	bl	8005d1c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006ad2:	68f9      	ldr	r1, [r7, #12]
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f7ff ff81 	bl	80069dc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006ada:	e024      	b.n	8006b26 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d008      	beq.n	8006af4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006ae2:	4b13      	ldr	r3, [pc, #76]	@ (8006b30 <prvProcessTimerOrBlockTask+0x90>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d101      	bne.n	8006af0 <prvProcessTimerOrBlockTask+0x50>
 8006aec:	2301      	movs	r3, #1
 8006aee:	e000      	b.n	8006af2 <prvProcessTimerOrBlockTask+0x52>
 8006af0:	2300      	movs	r3, #0
 8006af2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006af4:	4b0f      	ldr	r3, [pc, #60]	@ (8006b34 <prvProcessTimerOrBlockTask+0x94>)
 8006af6:	6818      	ldr	r0, [r3, #0]
 8006af8:	687a      	ldr	r2, [r7, #4]
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	1ad3      	subs	r3, r2, r3
 8006afe:	683a      	ldr	r2, [r7, #0]
 8006b00:	4619      	mov	r1, r3
 8006b02:	f7fe fe65 	bl	80057d0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006b06:	f7ff f909 	bl	8005d1c <xTaskResumeAll>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d10a      	bne.n	8006b26 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006b10:	4b09      	ldr	r3, [pc, #36]	@ (8006b38 <prvProcessTimerOrBlockTask+0x98>)
 8006b12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b16:	601a      	str	r2, [r3, #0]
 8006b18:	f3bf 8f4f 	dsb	sy
 8006b1c:	f3bf 8f6f 	isb	sy
}
 8006b20:	e001      	b.n	8006b26 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006b22:	f7ff f8fb 	bl	8005d1c <xTaskResumeAll>
}
 8006b26:	bf00      	nop
 8006b28:	3710      	adds	r7, #16
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	bd80      	pop	{r7, pc}
 8006b2e:	bf00      	nop
 8006b30:	200012d8 	.word	0x200012d8
 8006b34:	200012dc 	.word	0x200012dc
 8006b38:	e000ed04 	.word	0xe000ed04

08006b3c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b085      	sub	sp, #20
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006b44:	4b0e      	ldr	r3, [pc, #56]	@ (8006b80 <prvGetNextExpireTime+0x44>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d101      	bne.n	8006b52 <prvGetNextExpireTime+0x16>
 8006b4e:	2201      	movs	r2, #1
 8006b50:	e000      	b.n	8006b54 <prvGetNextExpireTime+0x18>
 8006b52:	2200      	movs	r2, #0
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d105      	bne.n	8006b6c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b60:	4b07      	ldr	r3, [pc, #28]	@ (8006b80 <prvGetNextExpireTime+0x44>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	68db      	ldr	r3, [r3, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	60fb      	str	r3, [r7, #12]
 8006b6a:	e001      	b.n	8006b70 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006b70:	68fb      	ldr	r3, [r7, #12]
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	3714      	adds	r7, #20
 8006b76:	46bd      	mov	sp, r7
 8006b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7c:	4770      	bx	lr
 8006b7e:	bf00      	nop
 8006b80:	200012d4 	.word	0x200012d4

08006b84 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b084      	sub	sp, #16
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006b8c:	f7ff f964 	bl	8005e58 <xTaskGetTickCount>
 8006b90:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006b92:	4b0b      	ldr	r3, [pc, #44]	@ (8006bc0 <prvSampleTimeNow+0x3c>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	68fa      	ldr	r2, [r7, #12]
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	d205      	bcs.n	8006ba8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006b9c:	f000 f93a 	bl	8006e14 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	601a      	str	r2, [r3, #0]
 8006ba6:	e002      	b.n	8006bae <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2200      	movs	r2, #0
 8006bac:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006bae:	4a04      	ldr	r2, [pc, #16]	@ (8006bc0 <prvSampleTimeNow+0x3c>)
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	3710      	adds	r7, #16
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd80      	pop	{r7, pc}
 8006bbe:	bf00      	nop
 8006bc0:	200012e4 	.word	0x200012e4

08006bc4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b086      	sub	sp, #24
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	60f8      	str	r0, [r7, #12]
 8006bcc:	60b9      	str	r1, [r7, #8]
 8006bce:	607a      	str	r2, [r7, #4]
 8006bd0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	68ba      	ldr	r2, [r7, #8]
 8006bda:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	68fa      	ldr	r2, [r7, #12]
 8006be0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006be2:	68ba      	ldr	r2, [r7, #8]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	429a      	cmp	r2, r3
 8006be8:	d812      	bhi.n	8006c10 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bea:	687a      	ldr	r2, [r7, #4]
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	1ad2      	subs	r2, r2, r3
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	699b      	ldr	r3, [r3, #24]
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d302      	bcc.n	8006bfe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	617b      	str	r3, [r7, #20]
 8006bfc:	e01b      	b.n	8006c36 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006bfe:	4b10      	ldr	r3, [pc, #64]	@ (8006c40 <prvInsertTimerInActiveList+0x7c>)
 8006c00:	681a      	ldr	r2, [r3, #0]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	3304      	adds	r3, #4
 8006c06:	4619      	mov	r1, r3
 8006c08:	4610      	mov	r0, r2
 8006c0a:	f7fd fd86 	bl	800471a <vListInsert>
 8006c0e:	e012      	b.n	8006c36 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006c10:	687a      	ldr	r2, [r7, #4]
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	429a      	cmp	r2, r3
 8006c16:	d206      	bcs.n	8006c26 <prvInsertTimerInActiveList+0x62>
 8006c18:	68ba      	ldr	r2, [r7, #8]
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	429a      	cmp	r2, r3
 8006c1e:	d302      	bcc.n	8006c26 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006c20:	2301      	movs	r3, #1
 8006c22:	617b      	str	r3, [r7, #20]
 8006c24:	e007      	b.n	8006c36 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006c26:	4b07      	ldr	r3, [pc, #28]	@ (8006c44 <prvInsertTimerInActiveList+0x80>)
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	3304      	adds	r3, #4
 8006c2e:	4619      	mov	r1, r3
 8006c30:	4610      	mov	r0, r2
 8006c32:	f7fd fd72 	bl	800471a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006c36:	697b      	ldr	r3, [r7, #20]
}
 8006c38:	4618      	mov	r0, r3
 8006c3a:	3718      	adds	r7, #24
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bd80      	pop	{r7, pc}
 8006c40:	200012d8 	.word	0x200012d8
 8006c44:	200012d4 	.word	0x200012d4

08006c48 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b08e      	sub	sp, #56	@ 0x38
 8006c4c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c4e:	e0ce      	b.n	8006dee <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	da19      	bge.n	8006c8a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006c56:	1d3b      	adds	r3, r7, #4
 8006c58:	3304      	adds	r3, #4
 8006c5a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d10b      	bne.n	8006c7a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006c62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c66:	f383 8811 	msr	BASEPRI, r3
 8006c6a:	f3bf 8f6f 	isb	sy
 8006c6e:	f3bf 8f4f 	dsb	sy
 8006c72:	61fb      	str	r3, [r7, #28]
}
 8006c74:	bf00      	nop
 8006c76:	bf00      	nop
 8006c78:	e7fd      	b.n	8006c76 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006c7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c80:	6850      	ldr	r0, [r2, #4]
 8006c82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c84:	6892      	ldr	r2, [r2, #8]
 8006c86:	4611      	mov	r1, r2
 8006c88:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	f2c0 80ae 	blt.w	8006dee <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c98:	695b      	ldr	r3, [r3, #20]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d004      	beq.n	8006ca8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ca0:	3304      	adds	r3, #4
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f7fd fd72 	bl	800478c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006ca8:	463b      	mov	r3, r7
 8006caa:	4618      	mov	r0, r3
 8006cac:	f7ff ff6a 	bl	8006b84 <prvSampleTimeNow>
 8006cb0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2b09      	cmp	r3, #9
 8006cb6:	f200 8097 	bhi.w	8006de8 <prvProcessReceivedCommands+0x1a0>
 8006cba:	a201      	add	r2, pc, #4	@ (adr r2, 8006cc0 <prvProcessReceivedCommands+0x78>)
 8006cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cc0:	08006ce9 	.word	0x08006ce9
 8006cc4:	08006ce9 	.word	0x08006ce9
 8006cc8:	08006ce9 	.word	0x08006ce9
 8006ccc:	08006d5f 	.word	0x08006d5f
 8006cd0:	08006d73 	.word	0x08006d73
 8006cd4:	08006dbf 	.word	0x08006dbf
 8006cd8:	08006ce9 	.word	0x08006ce9
 8006cdc:	08006ce9 	.word	0x08006ce9
 8006ce0:	08006d5f 	.word	0x08006d5f
 8006ce4:	08006d73 	.word	0x08006d73
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006cee:	f043 0301 	orr.w	r3, r3, #1
 8006cf2:	b2da      	uxtb	r2, r3
 8006cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cf6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006cfa:	68ba      	ldr	r2, [r7, #8]
 8006cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cfe:	699b      	ldr	r3, [r3, #24]
 8006d00:	18d1      	adds	r1, r2, r3
 8006d02:	68bb      	ldr	r3, [r7, #8]
 8006d04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d08:	f7ff ff5c 	bl	8006bc4 <prvInsertTimerInActiveList>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d06c      	beq.n	8006dec <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d14:	6a1b      	ldr	r3, [r3, #32]
 8006d16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d18:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006d1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d20:	f003 0304 	and.w	r3, r3, #4
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d061      	beq.n	8006dec <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006d28:	68ba      	ldr	r2, [r7, #8]
 8006d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d2c:	699b      	ldr	r3, [r3, #24]
 8006d2e:	441a      	add	r2, r3
 8006d30:	2300      	movs	r3, #0
 8006d32:	9300      	str	r3, [sp, #0]
 8006d34:	2300      	movs	r3, #0
 8006d36:	2100      	movs	r1, #0
 8006d38:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d3a:	f7ff fe01 	bl	8006940 <xTimerGenericCommand>
 8006d3e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006d40:	6a3b      	ldr	r3, [r7, #32]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d152      	bne.n	8006dec <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006d46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d4a:	f383 8811 	msr	BASEPRI, r3
 8006d4e:	f3bf 8f6f 	isb	sy
 8006d52:	f3bf 8f4f 	dsb	sy
 8006d56:	61bb      	str	r3, [r7, #24]
}
 8006d58:	bf00      	nop
 8006d5a:	bf00      	nop
 8006d5c:	e7fd      	b.n	8006d5a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d64:	f023 0301 	bic.w	r3, r3, #1
 8006d68:	b2da      	uxtb	r2, r3
 8006d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d6c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006d70:	e03d      	b.n	8006dee <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d78:	f043 0301 	orr.w	r3, r3, #1
 8006d7c:	b2da      	uxtb	r2, r3
 8006d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d80:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006d84:	68ba      	ldr	r2, [r7, #8]
 8006d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d88:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d8c:	699b      	ldr	r3, [r3, #24]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d10b      	bne.n	8006daa <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d96:	f383 8811 	msr	BASEPRI, r3
 8006d9a:	f3bf 8f6f 	isb	sy
 8006d9e:	f3bf 8f4f 	dsb	sy
 8006da2:	617b      	str	r3, [r7, #20]
}
 8006da4:	bf00      	nop
 8006da6:	bf00      	nop
 8006da8:	e7fd      	b.n	8006da6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006daa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dac:	699a      	ldr	r2, [r3, #24]
 8006dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db0:	18d1      	adds	r1, r2, r3
 8006db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006db6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006db8:	f7ff ff04 	bl	8006bc4 <prvInsertTimerInActiveList>
					break;
 8006dbc:	e017      	b.n	8006dee <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dc0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006dc4:	f003 0302 	and.w	r3, r3, #2
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d103      	bne.n	8006dd4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006dcc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006dce:	f000 fbeb 	bl	80075a8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006dd2:	e00c      	b.n	8006dee <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dd6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006dda:	f023 0301 	bic.w	r3, r3, #1
 8006dde:	b2da      	uxtb	r2, r3
 8006de0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006de2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006de6:	e002      	b.n	8006dee <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006de8:	bf00      	nop
 8006dea:	e000      	b.n	8006dee <prvProcessReceivedCommands+0x1a6>
					break;
 8006dec:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006dee:	4b08      	ldr	r3, [pc, #32]	@ (8006e10 <prvProcessReceivedCommands+0x1c8>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	1d39      	adds	r1, r7, #4
 8006df4:	2200      	movs	r2, #0
 8006df6:	4618      	mov	r0, r3
 8006df8:	f7fe f8d6 	bl	8004fa8 <xQueueReceive>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	f47f af26 	bne.w	8006c50 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006e04:	bf00      	nop
 8006e06:	bf00      	nop
 8006e08:	3730      	adds	r7, #48	@ 0x30
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}
 8006e0e:	bf00      	nop
 8006e10:	200012dc 	.word	0x200012dc

08006e14 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b088      	sub	sp, #32
 8006e18:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e1a:	e049      	b.n	8006eb0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006e1c:	4b2e      	ldr	r3, [pc, #184]	@ (8006ed8 <prvSwitchTimerLists+0xc4>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	68db      	ldr	r3, [r3, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e26:	4b2c      	ldr	r3, [pc, #176]	@ (8006ed8 <prvSwitchTimerLists+0xc4>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	68db      	ldr	r3, [r3, #12]
 8006e2c:	68db      	ldr	r3, [r3, #12]
 8006e2e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	3304      	adds	r3, #4
 8006e34:	4618      	mov	r0, r3
 8006e36:	f7fd fca9 	bl	800478c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	6a1b      	ldr	r3, [r3, #32]
 8006e3e:	68f8      	ldr	r0, [r7, #12]
 8006e40:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e48:	f003 0304 	and.w	r3, r3, #4
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d02f      	beq.n	8006eb0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	699b      	ldr	r3, [r3, #24]
 8006e54:	693a      	ldr	r2, [r7, #16]
 8006e56:	4413      	add	r3, r2
 8006e58:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006e5a:	68ba      	ldr	r2, [r7, #8]
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d90e      	bls.n	8006e80 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	68ba      	ldr	r2, [r7, #8]
 8006e66:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	68fa      	ldr	r2, [r7, #12]
 8006e6c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006e6e:	4b1a      	ldr	r3, [pc, #104]	@ (8006ed8 <prvSwitchTimerLists+0xc4>)
 8006e70:	681a      	ldr	r2, [r3, #0]
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	3304      	adds	r3, #4
 8006e76:	4619      	mov	r1, r3
 8006e78:	4610      	mov	r0, r2
 8006e7a:	f7fd fc4e 	bl	800471a <vListInsert>
 8006e7e:	e017      	b.n	8006eb0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006e80:	2300      	movs	r3, #0
 8006e82:	9300      	str	r3, [sp, #0]
 8006e84:	2300      	movs	r3, #0
 8006e86:	693a      	ldr	r2, [r7, #16]
 8006e88:	2100      	movs	r1, #0
 8006e8a:	68f8      	ldr	r0, [r7, #12]
 8006e8c:	f7ff fd58 	bl	8006940 <xTimerGenericCommand>
 8006e90:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d10b      	bne.n	8006eb0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006e98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e9c:	f383 8811 	msr	BASEPRI, r3
 8006ea0:	f3bf 8f6f 	isb	sy
 8006ea4:	f3bf 8f4f 	dsb	sy
 8006ea8:	603b      	str	r3, [r7, #0]
}
 8006eaa:	bf00      	nop
 8006eac:	bf00      	nop
 8006eae:	e7fd      	b.n	8006eac <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006eb0:	4b09      	ldr	r3, [pc, #36]	@ (8006ed8 <prvSwitchTimerLists+0xc4>)
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d1b0      	bne.n	8006e1c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006eba:	4b07      	ldr	r3, [pc, #28]	@ (8006ed8 <prvSwitchTimerLists+0xc4>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006ec0:	4b06      	ldr	r3, [pc, #24]	@ (8006edc <prvSwitchTimerLists+0xc8>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4a04      	ldr	r2, [pc, #16]	@ (8006ed8 <prvSwitchTimerLists+0xc4>)
 8006ec6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006ec8:	4a04      	ldr	r2, [pc, #16]	@ (8006edc <prvSwitchTimerLists+0xc8>)
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	6013      	str	r3, [r2, #0]
}
 8006ece:	bf00      	nop
 8006ed0:	3718      	adds	r7, #24
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	bd80      	pop	{r7, pc}
 8006ed6:	bf00      	nop
 8006ed8:	200012d4 	.word	0x200012d4
 8006edc:	200012d8 	.word	0x200012d8

08006ee0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b082      	sub	sp, #8
 8006ee4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006ee6:	f000 f96f 	bl	80071c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006eea:	4b15      	ldr	r3, [pc, #84]	@ (8006f40 <prvCheckForValidListAndQueue+0x60>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d120      	bne.n	8006f34 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006ef2:	4814      	ldr	r0, [pc, #80]	@ (8006f44 <prvCheckForValidListAndQueue+0x64>)
 8006ef4:	f7fd fbc0 	bl	8004678 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006ef8:	4813      	ldr	r0, [pc, #76]	@ (8006f48 <prvCheckForValidListAndQueue+0x68>)
 8006efa:	f7fd fbbd 	bl	8004678 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006efe:	4b13      	ldr	r3, [pc, #76]	@ (8006f4c <prvCheckForValidListAndQueue+0x6c>)
 8006f00:	4a10      	ldr	r2, [pc, #64]	@ (8006f44 <prvCheckForValidListAndQueue+0x64>)
 8006f02:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006f04:	4b12      	ldr	r3, [pc, #72]	@ (8006f50 <prvCheckForValidListAndQueue+0x70>)
 8006f06:	4a10      	ldr	r2, [pc, #64]	@ (8006f48 <prvCheckForValidListAndQueue+0x68>)
 8006f08:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	9300      	str	r3, [sp, #0]
 8006f0e:	4b11      	ldr	r3, [pc, #68]	@ (8006f54 <prvCheckForValidListAndQueue+0x74>)
 8006f10:	4a11      	ldr	r2, [pc, #68]	@ (8006f58 <prvCheckForValidListAndQueue+0x78>)
 8006f12:	2110      	movs	r1, #16
 8006f14:	200a      	movs	r0, #10
 8006f16:	f7fd fccd 	bl	80048b4 <xQueueGenericCreateStatic>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	4a08      	ldr	r2, [pc, #32]	@ (8006f40 <prvCheckForValidListAndQueue+0x60>)
 8006f1e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006f20:	4b07      	ldr	r3, [pc, #28]	@ (8006f40 <prvCheckForValidListAndQueue+0x60>)
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d005      	beq.n	8006f34 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006f28:	4b05      	ldr	r3, [pc, #20]	@ (8006f40 <prvCheckForValidListAndQueue+0x60>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	490b      	ldr	r1, [pc, #44]	@ (8006f5c <prvCheckForValidListAndQueue+0x7c>)
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f7fe fbfa 	bl	8005728 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006f34:	f000 f97a 	bl	800722c <vPortExitCritical>
}
 8006f38:	bf00      	nop
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}
 8006f3e:	bf00      	nop
 8006f40:	200012dc 	.word	0x200012dc
 8006f44:	200012ac 	.word	0x200012ac
 8006f48:	200012c0 	.word	0x200012c0
 8006f4c:	200012d4 	.word	0x200012d4
 8006f50:	200012d8 	.word	0x200012d8
 8006f54:	20001388 	.word	0x20001388
 8006f58:	200012e8 	.word	0x200012e8
 8006f5c:	0800a66c 	.word	0x0800a66c

08006f60 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006f60:	b480      	push	{r7}
 8006f62:	b085      	sub	sp, #20
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	60f8      	str	r0, [r7, #12]
 8006f68:	60b9      	str	r1, [r7, #8]
 8006f6a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	3b04      	subs	r3, #4
 8006f70:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006f78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	3b04      	subs	r3, #4
 8006f7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	f023 0201 	bic.w	r2, r3, #1
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	3b04      	subs	r3, #4
 8006f8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006f90:	4a0c      	ldr	r2, [pc, #48]	@ (8006fc4 <pxPortInitialiseStack+0x64>)
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	3b14      	subs	r3, #20
 8006f9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006f9c:	687a      	ldr	r2, [r7, #4]
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	3b04      	subs	r3, #4
 8006fa6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f06f 0202 	mvn.w	r2, #2
 8006fae:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	3b20      	subs	r3, #32
 8006fb4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	3714      	adds	r7, #20
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr
 8006fc4:	08006fc9 	.word	0x08006fc9

08006fc8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b085      	sub	sp, #20
 8006fcc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006fd2:	4b13      	ldr	r3, [pc, #76]	@ (8007020 <prvTaskExitError+0x58>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006fda:	d00b      	beq.n	8006ff4 <prvTaskExitError+0x2c>
	__asm volatile
 8006fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fe0:	f383 8811 	msr	BASEPRI, r3
 8006fe4:	f3bf 8f6f 	isb	sy
 8006fe8:	f3bf 8f4f 	dsb	sy
 8006fec:	60fb      	str	r3, [r7, #12]
}
 8006fee:	bf00      	nop
 8006ff0:	bf00      	nop
 8006ff2:	e7fd      	b.n	8006ff0 <prvTaskExitError+0x28>
	__asm volatile
 8006ff4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ff8:	f383 8811 	msr	BASEPRI, r3
 8006ffc:	f3bf 8f6f 	isb	sy
 8007000:	f3bf 8f4f 	dsb	sy
 8007004:	60bb      	str	r3, [r7, #8]
}
 8007006:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007008:	bf00      	nop
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d0fc      	beq.n	800700a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007010:	bf00      	nop
 8007012:	bf00      	nop
 8007014:	3714      	adds	r7, #20
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr
 800701e:	bf00      	nop
 8007020:	2000000c 	.word	0x2000000c
	...

08007030 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007030:	4b07      	ldr	r3, [pc, #28]	@ (8007050 <pxCurrentTCBConst2>)
 8007032:	6819      	ldr	r1, [r3, #0]
 8007034:	6808      	ldr	r0, [r1, #0]
 8007036:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800703a:	f380 8809 	msr	PSP, r0
 800703e:	f3bf 8f6f 	isb	sy
 8007042:	f04f 0000 	mov.w	r0, #0
 8007046:	f380 8811 	msr	BASEPRI, r0
 800704a:	4770      	bx	lr
 800704c:	f3af 8000 	nop.w

08007050 <pxCurrentTCBConst2>:
 8007050:	20000dac 	.word	0x20000dac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007054:	bf00      	nop
 8007056:	bf00      	nop

08007058 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007058:	4808      	ldr	r0, [pc, #32]	@ (800707c <prvPortStartFirstTask+0x24>)
 800705a:	6800      	ldr	r0, [r0, #0]
 800705c:	6800      	ldr	r0, [r0, #0]
 800705e:	f380 8808 	msr	MSP, r0
 8007062:	f04f 0000 	mov.w	r0, #0
 8007066:	f380 8814 	msr	CONTROL, r0
 800706a:	b662      	cpsie	i
 800706c:	b661      	cpsie	f
 800706e:	f3bf 8f4f 	dsb	sy
 8007072:	f3bf 8f6f 	isb	sy
 8007076:	df00      	svc	0
 8007078:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800707a:	bf00      	nop
 800707c:	e000ed08 	.word	0xe000ed08

08007080 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b086      	sub	sp, #24
 8007084:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007086:	4b47      	ldr	r3, [pc, #284]	@ (80071a4 <xPortStartScheduler+0x124>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4a47      	ldr	r2, [pc, #284]	@ (80071a8 <xPortStartScheduler+0x128>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d10b      	bne.n	80070a8 <xPortStartScheduler+0x28>
	__asm volatile
 8007090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007094:	f383 8811 	msr	BASEPRI, r3
 8007098:	f3bf 8f6f 	isb	sy
 800709c:	f3bf 8f4f 	dsb	sy
 80070a0:	613b      	str	r3, [r7, #16]
}
 80070a2:	bf00      	nop
 80070a4:	bf00      	nop
 80070a6:	e7fd      	b.n	80070a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80070a8:	4b3e      	ldr	r3, [pc, #248]	@ (80071a4 <xPortStartScheduler+0x124>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a3f      	ldr	r2, [pc, #252]	@ (80071ac <xPortStartScheduler+0x12c>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d10b      	bne.n	80070ca <xPortStartScheduler+0x4a>
	__asm volatile
 80070b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070b6:	f383 8811 	msr	BASEPRI, r3
 80070ba:	f3bf 8f6f 	isb	sy
 80070be:	f3bf 8f4f 	dsb	sy
 80070c2:	60fb      	str	r3, [r7, #12]
}
 80070c4:	bf00      	nop
 80070c6:	bf00      	nop
 80070c8:	e7fd      	b.n	80070c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80070ca:	4b39      	ldr	r3, [pc, #228]	@ (80071b0 <xPortStartScheduler+0x130>)
 80070cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	781b      	ldrb	r3, [r3, #0]
 80070d2:	b2db      	uxtb	r3, r3
 80070d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	22ff      	movs	r2, #255	@ 0xff
 80070da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	781b      	ldrb	r3, [r3, #0]
 80070e0:	b2db      	uxtb	r3, r3
 80070e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80070e4:	78fb      	ldrb	r3, [r7, #3]
 80070e6:	b2db      	uxtb	r3, r3
 80070e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80070ec:	b2da      	uxtb	r2, r3
 80070ee:	4b31      	ldr	r3, [pc, #196]	@ (80071b4 <xPortStartScheduler+0x134>)
 80070f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80070f2:	4b31      	ldr	r3, [pc, #196]	@ (80071b8 <xPortStartScheduler+0x138>)
 80070f4:	2207      	movs	r2, #7
 80070f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80070f8:	e009      	b.n	800710e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80070fa:	4b2f      	ldr	r3, [pc, #188]	@ (80071b8 <xPortStartScheduler+0x138>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	3b01      	subs	r3, #1
 8007100:	4a2d      	ldr	r2, [pc, #180]	@ (80071b8 <xPortStartScheduler+0x138>)
 8007102:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007104:	78fb      	ldrb	r3, [r7, #3]
 8007106:	b2db      	uxtb	r3, r3
 8007108:	005b      	lsls	r3, r3, #1
 800710a:	b2db      	uxtb	r3, r3
 800710c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800710e:	78fb      	ldrb	r3, [r7, #3]
 8007110:	b2db      	uxtb	r3, r3
 8007112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007116:	2b80      	cmp	r3, #128	@ 0x80
 8007118:	d0ef      	beq.n	80070fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800711a:	4b27      	ldr	r3, [pc, #156]	@ (80071b8 <xPortStartScheduler+0x138>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f1c3 0307 	rsb	r3, r3, #7
 8007122:	2b04      	cmp	r3, #4
 8007124:	d00b      	beq.n	800713e <xPortStartScheduler+0xbe>
	__asm volatile
 8007126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800712a:	f383 8811 	msr	BASEPRI, r3
 800712e:	f3bf 8f6f 	isb	sy
 8007132:	f3bf 8f4f 	dsb	sy
 8007136:	60bb      	str	r3, [r7, #8]
}
 8007138:	bf00      	nop
 800713a:	bf00      	nop
 800713c:	e7fd      	b.n	800713a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800713e:	4b1e      	ldr	r3, [pc, #120]	@ (80071b8 <xPortStartScheduler+0x138>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	021b      	lsls	r3, r3, #8
 8007144:	4a1c      	ldr	r2, [pc, #112]	@ (80071b8 <xPortStartScheduler+0x138>)
 8007146:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007148:	4b1b      	ldr	r3, [pc, #108]	@ (80071b8 <xPortStartScheduler+0x138>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007150:	4a19      	ldr	r2, [pc, #100]	@ (80071b8 <xPortStartScheduler+0x138>)
 8007152:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	b2da      	uxtb	r2, r3
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800715c:	4b17      	ldr	r3, [pc, #92]	@ (80071bc <xPortStartScheduler+0x13c>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a16      	ldr	r2, [pc, #88]	@ (80071bc <xPortStartScheduler+0x13c>)
 8007162:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007166:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007168:	4b14      	ldr	r3, [pc, #80]	@ (80071bc <xPortStartScheduler+0x13c>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a13      	ldr	r2, [pc, #76]	@ (80071bc <xPortStartScheduler+0x13c>)
 800716e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007172:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007174:	f000 f8da 	bl	800732c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007178:	4b11      	ldr	r3, [pc, #68]	@ (80071c0 <xPortStartScheduler+0x140>)
 800717a:	2200      	movs	r2, #0
 800717c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800717e:	f000 f8f9 	bl	8007374 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007182:	4b10      	ldr	r3, [pc, #64]	@ (80071c4 <xPortStartScheduler+0x144>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a0f      	ldr	r2, [pc, #60]	@ (80071c4 <xPortStartScheduler+0x144>)
 8007188:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800718c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800718e:	f7ff ff63 	bl	8007058 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007192:	f7fe ff2b 	bl	8005fec <vTaskSwitchContext>
	prvTaskExitError();
 8007196:	f7ff ff17 	bl	8006fc8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800719a:	2300      	movs	r3, #0
}
 800719c:	4618      	mov	r0, r3
 800719e:	3718      	adds	r7, #24
 80071a0:	46bd      	mov	sp, r7
 80071a2:	bd80      	pop	{r7, pc}
 80071a4:	e000ed00 	.word	0xe000ed00
 80071a8:	410fc271 	.word	0x410fc271
 80071ac:	410fc270 	.word	0x410fc270
 80071b0:	e000e400 	.word	0xe000e400
 80071b4:	200013d8 	.word	0x200013d8
 80071b8:	200013dc 	.word	0x200013dc
 80071bc:	e000ed20 	.word	0xe000ed20
 80071c0:	2000000c 	.word	0x2000000c
 80071c4:	e000ef34 	.word	0xe000ef34

080071c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80071c8:	b480      	push	{r7}
 80071ca:	b083      	sub	sp, #12
 80071cc:	af00      	add	r7, sp, #0
	__asm volatile
 80071ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071d2:	f383 8811 	msr	BASEPRI, r3
 80071d6:	f3bf 8f6f 	isb	sy
 80071da:	f3bf 8f4f 	dsb	sy
 80071de:	607b      	str	r3, [r7, #4]
}
 80071e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80071e2:	4b10      	ldr	r3, [pc, #64]	@ (8007224 <vPortEnterCritical+0x5c>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	3301      	adds	r3, #1
 80071e8:	4a0e      	ldr	r2, [pc, #56]	@ (8007224 <vPortEnterCritical+0x5c>)
 80071ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80071ec:	4b0d      	ldr	r3, [pc, #52]	@ (8007224 <vPortEnterCritical+0x5c>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	2b01      	cmp	r3, #1
 80071f2:	d110      	bne.n	8007216 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80071f4:	4b0c      	ldr	r3, [pc, #48]	@ (8007228 <vPortEnterCritical+0x60>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	b2db      	uxtb	r3, r3
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d00b      	beq.n	8007216 <vPortEnterCritical+0x4e>
	__asm volatile
 80071fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007202:	f383 8811 	msr	BASEPRI, r3
 8007206:	f3bf 8f6f 	isb	sy
 800720a:	f3bf 8f4f 	dsb	sy
 800720e:	603b      	str	r3, [r7, #0]
}
 8007210:	bf00      	nop
 8007212:	bf00      	nop
 8007214:	e7fd      	b.n	8007212 <vPortEnterCritical+0x4a>
	}
}
 8007216:	bf00      	nop
 8007218:	370c      	adds	r7, #12
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr
 8007222:	bf00      	nop
 8007224:	2000000c 	.word	0x2000000c
 8007228:	e000ed04 	.word	0xe000ed04

0800722c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800722c:	b480      	push	{r7}
 800722e:	b083      	sub	sp, #12
 8007230:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007232:	4b12      	ldr	r3, [pc, #72]	@ (800727c <vPortExitCritical+0x50>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d10b      	bne.n	8007252 <vPortExitCritical+0x26>
	__asm volatile
 800723a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800723e:	f383 8811 	msr	BASEPRI, r3
 8007242:	f3bf 8f6f 	isb	sy
 8007246:	f3bf 8f4f 	dsb	sy
 800724a:	607b      	str	r3, [r7, #4]
}
 800724c:	bf00      	nop
 800724e:	bf00      	nop
 8007250:	e7fd      	b.n	800724e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007252:	4b0a      	ldr	r3, [pc, #40]	@ (800727c <vPortExitCritical+0x50>)
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	3b01      	subs	r3, #1
 8007258:	4a08      	ldr	r2, [pc, #32]	@ (800727c <vPortExitCritical+0x50>)
 800725a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800725c:	4b07      	ldr	r3, [pc, #28]	@ (800727c <vPortExitCritical+0x50>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d105      	bne.n	8007270 <vPortExitCritical+0x44>
 8007264:	2300      	movs	r3, #0
 8007266:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	f383 8811 	msr	BASEPRI, r3
}
 800726e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007270:	bf00      	nop
 8007272:	370c      	adds	r7, #12
 8007274:	46bd      	mov	sp, r7
 8007276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727a:	4770      	bx	lr
 800727c:	2000000c 	.word	0x2000000c

08007280 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007280:	f3ef 8009 	mrs	r0, PSP
 8007284:	f3bf 8f6f 	isb	sy
 8007288:	4b15      	ldr	r3, [pc, #84]	@ (80072e0 <pxCurrentTCBConst>)
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	f01e 0f10 	tst.w	lr, #16
 8007290:	bf08      	it	eq
 8007292:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007296:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800729a:	6010      	str	r0, [r2, #0]
 800729c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80072a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80072a4:	f380 8811 	msr	BASEPRI, r0
 80072a8:	f3bf 8f4f 	dsb	sy
 80072ac:	f3bf 8f6f 	isb	sy
 80072b0:	f7fe fe9c 	bl	8005fec <vTaskSwitchContext>
 80072b4:	f04f 0000 	mov.w	r0, #0
 80072b8:	f380 8811 	msr	BASEPRI, r0
 80072bc:	bc09      	pop	{r0, r3}
 80072be:	6819      	ldr	r1, [r3, #0]
 80072c0:	6808      	ldr	r0, [r1, #0]
 80072c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072c6:	f01e 0f10 	tst.w	lr, #16
 80072ca:	bf08      	it	eq
 80072cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80072d0:	f380 8809 	msr	PSP, r0
 80072d4:	f3bf 8f6f 	isb	sy
 80072d8:	4770      	bx	lr
 80072da:	bf00      	nop
 80072dc:	f3af 8000 	nop.w

080072e0 <pxCurrentTCBConst>:
 80072e0:	20000dac 	.word	0x20000dac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80072e4:	bf00      	nop
 80072e6:	bf00      	nop

080072e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b082      	sub	sp, #8
 80072ec:	af00      	add	r7, sp, #0
	__asm volatile
 80072ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072f2:	f383 8811 	msr	BASEPRI, r3
 80072f6:	f3bf 8f6f 	isb	sy
 80072fa:	f3bf 8f4f 	dsb	sy
 80072fe:	607b      	str	r3, [r7, #4]
}
 8007300:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007302:	f7fe fdb9 	bl	8005e78 <xTaskIncrementTick>
 8007306:	4603      	mov	r3, r0
 8007308:	2b00      	cmp	r3, #0
 800730a:	d003      	beq.n	8007314 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800730c:	4b06      	ldr	r3, [pc, #24]	@ (8007328 <xPortSysTickHandler+0x40>)
 800730e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007312:	601a      	str	r2, [r3, #0]
 8007314:	2300      	movs	r3, #0
 8007316:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	f383 8811 	msr	BASEPRI, r3
}
 800731e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007320:	bf00      	nop
 8007322:	3708      	adds	r7, #8
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}
 8007328:	e000ed04 	.word	0xe000ed04

0800732c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800732c:	b480      	push	{r7}
 800732e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007330:	4b0b      	ldr	r3, [pc, #44]	@ (8007360 <vPortSetupTimerInterrupt+0x34>)
 8007332:	2200      	movs	r2, #0
 8007334:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007336:	4b0b      	ldr	r3, [pc, #44]	@ (8007364 <vPortSetupTimerInterrupt+0x38>)
 8007338:	2200      	movs	r2, #0
 800733a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800733c:	4b0a      	ldr	r3, [pc, #40]	@ (8007368 <vPortSetupTimerInterrupt+0x3c>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4a0a      	ldr	r2, [pc, #40]	@ (800736c <vPortSetupTimerInterrupt+0x40>)
 8007342:	fba2 2303 	umull	r2, r3, r2, r3
 8007346:	099b      	lsrs	r3, r3, #6
 8007348:	4a09      	ldr	r2, [pc, #36]	@ (8007370 <vPortSetupTimerInterrupt+0x44>)
 800734a:	3b01      	subs	r3, #1
 800734c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800734e:	4b04      	ldr	r3, [pc, #16]	@ (8007360 <vPortSetupTimerInterrupt+0x34>)
 8007350:	2207      	movs	r2, #7
 8007352:	601a      	str	r2, [r3, #0]
}
 8007354:	bf00      	nop
 8007356:	46bd      	mov	sp, r7
 8007358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735c:	4770      	bx	lr
 800735e:	bf00      	nop
 8007360:	e000e010 	.word	0xe000e010
 8007364:	e000e018 	.word	0xe000e018
 8007368:	20000000 	.word	0x20000000
 800736c:	10624dd3 	.word	0x10624dd3
 8007370:	e000e014 	.word	0xe000e014

08007374 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007374:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007384 <vPortEnableVFP+0x10>
 8007378:	6801      	ldr	r1, [r0, #0]
 800737a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800737e:	6001      	str	r1, [r0, #0]
 8007380:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007382:	bf00      	nop
 8007384:	e000ed88 	.word	0xe000ed88

08007388 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007388:	b480      	push	{r7}
 800738a:	b085      	sub	sp, #20
 800738c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800738e:	f3ef 8305 	mrs	r3, IPSR
 8007392:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	2b0f      	cmp	r3, #15
 8007398:	d915      	bls.n	80073c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800739a:	4a18      	ldr	r2, [pc, #96]	@ (80073fc <vPortValidateInterruptPriority+0x74>)
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	4413      	add	r3, r2
 80073a0:	781b      	ldrb	r3, [r3, #0]
 80073a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80073a4:	4b16      	ldr	r3, [pc, #88]	@ (8007400 <vPortValidateInterruptPriority+0x78>)
 80073a6:	781b      	ldrb	r3, [r3, #0]
 80073a8:	7afa      	ldrb	r2, [r7, #11]
 80073aa:	429a      	cmp	r2, r3
 80073ac:	d20b      	bcs.n	80073c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80073ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073b2:	f383 8811 	msr	BASEPRI, r3
 80073b6:	f3bf 8f6f 	isb	sy
 80073ba:	f3bf 8f4f 	dsb	sy
 80073be:	607b      	str	r3, [r7, #4]
}
 80073c0:	bf00      	nop
 80073c2:	bf00      	nop
 80073c4:	e7fd      	b.n	80073c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80073c6:	4b0f      	ldr	r3, [pc, #60]	@ (8007404 <vPortValidateInterruptPriority+0x7c>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80073ce:	4b0e      	ldr	r3, [pc, #56]	@ (8007408 <vPortValidateInterruptPriority+0x80>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d90b      	bls.n	80073ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80073d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073da:	f383 8811 	msr	BASEPRI, r3
 80073de:	f3bf 8f6f 	isb	sy
 80073e2:	f3bf 8f4f 	dsb	sy
 80073e6:	603b      	str	r3, [r7, #0]
}
 80073e8:	bf00      	nop
 80073ea:	bf00      	nop
 80073ec:	e7fd      	b.n	80073ea <vPortValidateInterruptPriority+0x62>
	}
 80073ee:	bf00      	nop
 80073f0:	3714      	adds	r7, #20
 80073f2:	46bd      	mov	sp, r7
 80073f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f8:	4770      	bx	lr
 80073fa:	bf00      	nop
 80073fc:	e000e3f0 	.word	0xe000e3f0
 8007400:	200013d8 	.word	0x200013d8
 8007404:	e000ed0c 	.word	0xe000ed0c
 8007408:	200013dc 	.word	0x200013dc

0800740c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b08a      	sub	sp, #40	@ 0x28
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007414:	2300      	movs	r3, #0
 8007416:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007418:	f7fe fc72 	bl	8005d00 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800741c:	4b5c      	ldr	r3, [pc, #368]	@ (8007590 <pvPortMalloc+0x184>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d101      	bne.n	8007428 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007424:	f000 f924 	bl	8007670 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007428:	4b5a      	ldr	r3, [pc, #360]	@ (8007594 <pvPortMalloc+0x188>)
 800742a:	681a      	ldr	r2, [r3, #0]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	4013      	ands	r3, r2
 8007430:	2b00      	cmp	r3, #0
 8007432:	f040 8095 	bne.w	8007560 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d01e      	beq.n	800747a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800743c:	2208      	movs	r2, #8
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	4413      	add	r3, r2
 8007442:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f003 0307 	and.w	r3, r3, #7
 800744a:	2b00      	cmp	r3, #0
 800744c:	d015      	beq.n	800747a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f023 0307 	bic.w	r3, r3, #7
 8007454:	3308      	adds	r3, #8
 8007456:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f003 0307 	and.w	r3, r3, #7
 800745e:	2b00      	cmp	r3, #0
 8007460:	d00b      	beq.n	800747a <pvPortMalloc+0x6e>
	__asm volatile
 8007462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007466:	f383 8811 	msr	BASEPRI, r3
 800746a:	f3bf 8f6f 	isb	sy
 800746e:	f3bf 8f4f 	dsb	sy
 8007472:	617b      	str	r3, [r7, #20]
}
 8007474:	bf00      	nop
 8007476:	bf00      	nop
 8007478:	e7fd      	b.n	8007476 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d06f      	beq.n	8007560 <pvPortMalloc+0x154>
 8007480:	4b45      	ldr	r3, [pc, #276]	@ (8007598 <pvPortMalloc+0x18c>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	687a      	ldr	r2, [r7, #4]
 8007486:	429a      	cmp	r2, r3
 8007488:	d86a      	bhi.n	8007560 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800748a:	4b44      	ldr	r3, [pc, #272]	@ (800759c <pvPortMalloc+0x190>)
 800748c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800748e:	4b43      	ldr	r3, [pc, #268]	@ (800759c <pvPortMalloc+0x190>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007494:	e004      	b.n	80074a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007498:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800749a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80074a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	687a      	ldr	r2, [r7, #4]
 80074a6:	429a      	cmp	r2, r3
 80074a8:	d903      	bls.n	80074b2 <pvPortMalloc+0xa6>
 80074aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d1f1      	bne.n	8007496 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80074b2:	4b37      	ldr	r3, [pc, #220]	@ (8007590 <pvPortMalloc+0x184>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074b8:	429a      	cmp	r2, r3
 80074ba:	d051      	beq.n	8007560 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80074bc:	6a3b      	ldr	r3, [r7, #32]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	2208      	movs	r2, #8
 80074c2:	4413      	add	r3, r2
 80074c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80074c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c8:	681a      	ldr	r2, [r3, #0]
 80074ca:	6a3b      	ldr	r3, [r7, #32]
 80074cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80074ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d0:	685a      	ldr	r2, [r3, #4]
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	1ad2      	subs	r2, r2, r3
 80074d6:	2308      	movs	r3, #8
 80074d8:	005b      	lsls	r3, r3, #1
 80074da:	429a      	cmp	r2, r3
 80074dc:	d920      	bls.n	8007520 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80074de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	4413      	add	r3, r2
 80074e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80074e6:	69bb      	ldr	r3, [r7, #24]
 80074e8:	f003 0307 	and.w	r3, r3, #7
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d00b      	beq.n	8007508 <pvPortMalloc+0xfc>
	__asm volatile
 80074f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f4:	f383 8811 	msr	BASEPRI, r3
 80074f8:	f3bf 8f6f 	isb	sy
 80074fc:	f3bf 8f4f 	dsb	sy
 8007500:	613b      	str	r3, [r7, #16]
}
 8007502:	bf00      	nop
 8007504:	bf00      	nop
 8007506:	e7fd      	b.n	8007504 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800750a:	685a      	ldr	r2, [r3, #4]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	1ad2      	subs	r2, r2, r3
 8007510:	69bb      	ldr	r3, [r7, #24]
 8007512:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007516:	687a      	ldr	r2, [r7, #4]
 8007518:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800751a:	69b8      	ldr	r0, [r7, #24]
 800751c:	f000 f90a 	bl	8007734 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007520:	4b1d      	ldr	r3, [pc, #116]	@ (8007598 <pvPortMalloc+0x18c>)
 8007522:	681a      	ldr	r2, [r3, #0]
 8007524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007526:	685b      	ldr	r3, [r3, #4]
 8007528:	1ad3      	subs	r3, r2, r3
 800752a:	4a1b      	ldr	r2, [pc, #108]	@ (8007598 <pvPortMalloc+0x18c>)
 800752c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800752e:	4b1a      	ldr	r3, [pc, #104]	@ (8007598 <pvPortMalloc+0x18c>)
 8007530:	681a      	ldr	r2, [r3, #0]
 8007532:	4b1b      	ldr	r3, [pc, #108]	@ (80075a0 <pvPortMalloc+0x194>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	429a      	cmp	r2, r3
 8007538:	d203      	bcs.n	8007542 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800753a:	4b17      	ldr	r3, [pc, #92]	@ (8007598 <pvPortMalloc+0x18c>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a18      	ldr	r2, [pc, #96]	@ (80075a0 <pvPortMalloc+0x194>)
 8007540:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007544:	685a      	ldr	r2, [r3, #4]
 8007546:	4b13      	ldr	r3, [pc, #76]	@ (8007594 <pvPortMalloc+0x188>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	431a      	orrs	r2, r3
 800754c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800754e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007552:	2200      	movs	r2, #0
 8007554:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007556:	4b13      	ldr	r3, [pc, #76]	@ (80075a4 <pvPortMalloc+0x198>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	3301      	adds	r3, #1
 800755c:	4a11      	ldr	r2, [pc, #68]	@ (80075a4 <pvPortMalloc+0x198>)
 800755e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007560:	f7fe fbdc 	bl	8005d1c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007564:	69fb      	ldr	r3, [r7, #28]
 8007566:	f003 0307 	and.w	r3, r3, #7
 800756a:	2b00      	cmp	r3, #0
 800756c:	d00b      	beq.n	8007586 <pvPortMalloc+0x17a>
	__asm volatile
 800756e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007572:	f383 8811 	msr	BASEPRI, r3
 8007576:	f3bf 8f6f 	isb	sy
 800757a:	f3bf 8f4f 	dsb	sy
 800757e:	60fb      	str	r3, [r7, #12]
}
 8007580:	bf00      	nop
 8007582:	bf00      	nop
 8007584:	e7fd      	b.n	8007582 <pvPortMalloc+0x176>
	return pvReturn;
 8007586:	69fb      	ldr	r3, [r7, #28]
}
 8007588:	4618      	mov	r0, r3
 800758a:	3728      	adds	r7, #40	@ 0x28
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}
 8007590:	20004fe8 	.word	0x20004fe8
 8007594:	20004ffc 	.word	0x20004ffc
 8007598:	20004fec 	.word	0x20004fec
 800759c:	20004fe0 	.word	0x20004fe0
 80075a0:	20004ff0 	.word	0x20004ff0
 80075a4:	20004ff4 	.word	0x20004ff4

080075a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b086      	sub	sp, #24
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d04f      	beq.n	800765a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80075ba:	2308      	movs	r3, #8
 80075bc:	425b      	negs	r3, r3
 80075be:	697a      	ldr	r2, [r7, #20]
 80075c0:	4413      	add	r3, r2
 80075c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	685a      	ldr	r2, [r3, #4]
 80075cc:	4b25      	ldr	r3, [pc, #148]	@ (8007664 <vPortFree+0xbc>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4013      	ands	r3, r2
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d10b      	bne.n	80075ee <vPortFree+0x46>
	__asm volatile
 80075d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075da:	f383 8811 	msr	BASEPRI, r3
 80075de:	f3bf 8f6f 	isb	sy
 80075e2:	f3bf 8f4f 	dsb	sy
 80075e6:	60fb      	str	r3, [r7, #12]
}
 80075e8:	bf00      	nop
 80075ea:	bf00      	nop
 80075ec:	e7fd      	b.n	80075ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80075ee:	693b      	ldr	r3, [r7, #16]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d00b      	beq.n	800760e <vPortFree+0x66>
	__asm volatile
 80075f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075fa:	f383 8811 	msr	BASEPRI, r3
 80075fe:	f3bf 8f6f 	isb	sy
 8007602:	f3bf 8f4f 	dsb	sy
 8007606:	60bb      	str	r3, [r7, #8]
}
 8007608:	bf00      	nop
 800760a:	bf00      	nop
 800760c:	e7fd      	b.n	800760a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	685a      	ldr	r2, [r3, #4]
 8007612:	4b14      	ldr	r3, [pc, #80]	@ (8007664 <vPortFree+0xbc>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	4013      	ands	r3, r2
 8007618:	2b00      	cmp	r3, #0
 800761a:	d01e      	beq.n	800765a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800761c:	693b      	ldr	r3, [r7, #16]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d11a      	bne.n	800765a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	685a      	ldr	r2, [r3, #4]
 8007628:	4b0e      	ldr	r3, [pc, #56]	@ (8007664 <vPortFree+0xbc>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	43db      	mvns	r3, r3
 800762e:	401a      	ands	r2, r3
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007634:	f7fe fb64 	bl	8005d00 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007638:	693b      	ldr	r3, [r7, #16]
 800763a:	685a      	ldr	r2, [r3, #4]
 800763c:	4b0a      	ldr	r3, [pc, #40]	@ (8007668 <vPortFree+0xc0>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	4413      	add	r3, r2
 8007642:	4a09      	ldr	r2, [pc, #36]	@ (8007668 <vPortFree+0xc0>)
 8007644:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007646:	6938      	ldr	r0, [r7, #16]
 8007648:	f000 f874 	bl	8007734 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800764c:	4b07      	ldr	r3, [pc, #28]	@ (800766c <vPortFree+0xc4>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	3301      	adds	r3, #1
 8007652:	4a06      	ldr	r2, [pc, #24]	@ (800766c <vPortFree+0xc4>)
 8007654:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007656:	f7fe fb61 	bl	8005d1c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800765a:	bf00      	nop
 800765c:	3718      	adds	r7, #24
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}
 8007662:	bf00      	nop
 8007664:	20004ffc 	.word	0x20004ffc
 8007668:	20004fec 	.word	0x20004fec
 800766c:	20004ff8 	.word	0x20004ff8

08007670 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007670:	b480      	push	{r7}
 8007672:	b085      	sub	sp, #20
 8007674:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007676:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800767a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800767c:	4b27      	ldr	r3, [pc, #156]	@ (800771c <prvHeapInit+0xac>)
 800767e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	f003 0307 	and.w	r3, r3, #7
 8007686:	2b00      	cmp	r3, #0
 8007688:	d00c      	beq.n	80076a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	3307      	adds	r3, #7
 800768e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	f023 0307 	bic.w	r3, r3, #7
 8007696:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007698:	68ba      	ldr	r2, [r7, #8]
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	1ad3      	subs	r3, r2, r3
 800769e:	4a1f      	ldr	r2, [pc, #124]	@ (800771c <prvHeapInit+0xac>)
 80076a0:	4413      	add	r3, r2
 80076a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80076a8:	4a1d      	ldr	r2, [pc, #116]	@ (8007720 <prvHeapInit+0xb0>)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80076ae:	4b1c      	ldr	r3, [pc, #112]	@ (8007720 <prvHeapInit+0xb0>)
 80076b0:	2200      	movs	r2, #0
 80076b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	68ba      	ldr	r2, [r7, #8]
 80076b8:	4413      	add	r3, r2
 80076ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80076bc:	2208      	movs	r2, #8
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	1a9b      	subs	r3, r3, r2
 80076c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	f023 0307 	bic.w	r3, r3, #7
 80076ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	4a15      	ldr	r2, [pc, #84]	@ (8007724 <prvHeapInit+0xb4>)
 80076d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80076d2:	4b14      	ldr	r3, [pc, #80]	@ (8007724 <prvHeapInit+0xb4>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	2200      	movs	r2, #0
 80076d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80076da:	4b12      	ldr	r3, [pc, #72]	@ (8007724 <prvHeapInit+0xb4>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	2200      	movs	r2, #0
 80076e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	68fa      	ldr	r2, [r7, #12]
 80076ea:	1ad2      	subs	r2, r2, r3
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80076f0:	4b0c      	ldr	r3, [pc, #48]	@ (8007724 <prvHeapInit+0xb4>)
 80076f2:	681a      	ldr	r2, [r3, #0]
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	685b      	ldr	r3, [r3, #4]
 80076fc:	4a0a      	ldr	r2, [pc, #40]	@ (8007728 <prvHeapInit+0xb8>)
 80076fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	685b      	ldr	r3, [r3, #4]
 8007704:	4a09      	ldr	r2, [pc, #36]	@ (800772c <prvHeapInit+0xbc>)
 8007706:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007708:	4b09      	ldr	r3, [pc, #36]	@ (8007730 <prvHeapInit+0xc0>)
 800770a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800770e:	601a      	str	r2, [r3, #0]
}
 8007710:	bf00      	nop
 8007712:	3714      	adds	r7, #20
 8007714:	46bd      	mov	sp, r7
 8007716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771a:	4770      	bx	lr
 800771c:	200013e0 	.word	0x200013e0
 8007720:	20004fe0 	.word	0x20004fe0
 8007724:	20004fe8 	.word	0x20004fe8
 8007728:	20004ff0 	.word	0x20004ff0
 800772c:	20004fec 	.word	0x20004fec
 8007730:	20004ffc 	.word	0x20004ffc

08007734 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007734:	b480      	push	{r7}
 8007736:	b085      	sub	sp, #20
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800773c:	4b28      	ldr	r3, [pc, #160]	@ (80077e0 <prvInsertBlockIntoFreeList+0xac>)
 800773e:	60fb      	str	r3, [r7, #12]
 8007740:	e002      	b.n	8007748 <prvInsertBlockIntoFreeList+0x14>
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	60fb      	str	r3, [r7, #12]
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	687a      	ldr	r2, [r7, #4]
 800774e:	429a      	cmp	r2, r3
 8007750:	d8f7      	bhi.n	8007742 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	68ba      	ldr	r2, [r7, #8]
 800775c:	4413      	add	r3, r2
 800775e:	687a      	ldr	r2, [r7, #4]
 8007760:	429a      	cmp	r2, r3
 8007762:	d108      	bne.n	8007776 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	685a      	ldr	r2, [r3, #4]
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	441a      	add	r2, r3
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	68ba      	ldr	r2, [r7, #8]
 8007780:	441a      	add	r2, r3
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	429a      	cmp	r2, r3
 8007788:	d118      	bne.n	80077bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	4b15      	ldr	r3, [pc, #84]	@ (80077e4 <prvInsertBlockIntoFreeList+0xb0>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	429a      	cmp	r2, r3
 8007794:	d00d      	beq.n	80077b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	685a      	ldr	r2, [r3, #4]
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	441a      	add	r2, r3
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	681a      	ldr	r2, [r3, #0]
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	601a      	str	r2, [r3, #0]
 80077b0:	e008      	b.n	80077c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80077b2:	4b0c      	ldr	r3, [pc, #48]	@ (80077e4 <prvInsertBlockIntoFreeList+0xb0>)
 80077b4:	681a      	ldr	r2, [r3, #0]
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	601a      	str	r2, [r3, #0]
 80077ba:	e003      	b.n	80077c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681a      	ldr	r2, [r3, #0]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80077c4:	68fa      	ldr	r2, [r7, #12]
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	429a      	cmp	r2, r3
 80077ca:	d002      	beq.n	80077d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	687a      	ldr	r2, [r7, #4]
 80077d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80077d2:	bf00      	nop
 80077d4:	3714      	adds	r7, #20
 80077d6:	46bd      	mov	sp, r7
 80077d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077dc:	4770      	bx	lr
 80077de:	bf00      	nop
 80077e0:	20004fe0 	.word	0x20004fe0
 80077e4:	20004fe8 	.word	0x20004fe8

080077e8 <__cvt>:
 80077e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077ec:	ec57 6b10 	vmov	r6, r7, d0
 80077f0:	2f00      	cmp	r7, #0
 80077f2:	460c      	mov	r4, r1
 80077f4:	4619      	mov	r1, r3
 80077f6:	463b      	mov	r3, r7
 80077f8:	bfbb      	ittet	lt
 80077fa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80077fe:	461f      	movlt	r7, r3
 8007800:	2300      	movge	r3, #0
 8007802:	232d      	movlt	r3, #45	@ 0x2d
 8007804:	700b      	strb	r3, [r1, #0]
 8007806:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007808:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800780c:	4691      	mov	r9, r2
 800780e:	f023 0820 	bic.w	r8, r3, #32
 8007812:	bfbc      	itt	lt
 8007814:	4632      	movlt	r2, r6
 8007816:	4616      	movlt	r6, r2
 8007818:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800781c:	d005      	beq.n	800782a <__cvt+0x42>
 800781e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007822:	d100      	bne.n	8007826 <__cvt+0x3e>
 8007824:	3401      	adds	r4, #1
 8007826:	2102      	movs	r1, #2
 8007828:	e000      	b.n	800782c <__cvt+0x44>
 800782a:	2103      	movs	r1, #3
 800782c:	ab03      	add	r3, sp, #12
 800782e:	9301      	str	r3, [sp, #4]
 8007830:	ab02      	add	r3, sp, #8
 8007832:	9300      	str	r3, [sp, #0]
 8007834:	ec47 6b10 	vmov	d0, r6, r7
 8007838:	4653      	mov	r3, sl
 800783a:	4622      	mov	r2, r4
 800783c:	f000 fed4 	bl	80085e8 <_dtoa_r>
 8007840:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007844:	4605      	mov	r5, r0
 8007846:	d119      	bne.n	800787c <__cvt+0x94>
 8007848:	f019 0f01 	tst.w	r9, #1
 800784c:	d00e      	beq.n	800786c <__cvt+0x84>
 800784e:	eb00 0904 	add.w	r9, r0, r4
 8007852:	2200      	movs	r2, #0
 8007854:	2300      	movs	r3, #0
 8007856:	4630      	mov	r0, r6
 8007858:	4639      	mov	r1, r7
 800785a:	f7f9 f955 	bl	8000b08 <__aeabi_dcmpeq>
 800785e:	b108      	cbz	r0, 8007864 <__cvt+0x7c>
 8007860:	f8cd 900c 	str.w	r9, [sp, #12]
 8007864:	2230      	movs	r2, #48	@ 0x30
 8007866:	9b03      	ldr	r3, [sp, #12]
 8007868:	454b      	cmp	r3, r9
 800786a:	d31e      	bcc.n	80078aa <__cvt+0xc2>
 800786c:	9b03      	ldr	r3, [sp, #12]
 800786e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007870:	1b5b      	subs	r3, r3, r5
 8007872:	4628      	mov	r0, r5
 8007874:	6013      	str	r3, [r2, #0]
 8007876:	b004      	add	sp, #16
 8007878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800787c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007880:	eb00 0904 	add.w	r9, r0, r4
 8007884:	d1e5      	bne.n	8007852 <__cvt+0x6a>
 8007886:	7803      	ldrb	r3, [r0, #0]
 8007888:	2b30      	cmp	r3, #48	@ 0x30
 800788a:	d10a      	bne.n	80078a2 <__cvt+0xba>
 800788c:	2200      	movs	r2, #0
 800788e:	2300      	movs	r3, #0
 8007890:	4630      	mov	r0, r6
 8007892:	4639      	mov	r1, r7
 8007894:	f7f9 f938 	bl	8000b08 <__aeabi_dcmpeq>
 8007898:	b918      	cbnz	r0, 80078a2 <__cvt+0xba>
 800789a:	f1c4 0401 	rsb	r4, r4, #1
 800789e:	f8ca 4000 	str.w	r4, [sl]
 80078a2:	f8da 3000 	ldr.w	r3, [sl]
 80078a6:	4499      	add	r9, r3
 80078a8:	e7d3      	b.n	8007852 <__cvt+0x6a>
 80078aa:	1c59      	adds	r1, r3, #1
 80078ac:	9103      	str	r1, [sp, #12]
 80078ae:	701a      	strb	r2, [r3, #0]
 80078b0:	e7d9      	b.n	8007866 <__cvt+0x7e>

080078b2 <__exponent>:
 80078b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80078b4:	2900      	cmp	r1, #0
 80078b6:	bfba      	itte	lt
 80078b8:	4249      	neglt	r1, r1
 80078ba:	232d      	movlt	r3, #45	@ 0x2d
 80078bc:	232b      	movge	r3, #43	@ 0x2b
 80078be:	2909      	cmp	r1, #9
 80078c0:	7002      	strb	r2, [r0, #0]
 80078c2:	7043      	strb	r3, [r0, #1]
 80078c4:	dd29      	ble.n	800791a <__exponent+0x68>
 80078c6:	f10d 0307 	add.w	r3, sp, #7
 80078ca:	461d      	mov	r5, r3
 80078cc:	270a      	movs	r7, #10
 80078ce:	461a      	mov	r2, r3
 80078d0:	fbb1 f6f7 	udiv	r6, r1, r7
 80078d4:	fb07 1416 	mls	r4, r7, r6, r1
 80078d8:	3430      	adds	r4, #48	@ 0x30
 80078da:	f802 4c01 	strb.w	r4, [r2, #-1]
 80078de:	460c      	mov	r4, r1
 80078e0:	2c63      	cmp	r4, #99	@ 0x63
 80078e2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80078e6:	4631      	mov	r1, r6
 80078e8:	dcf1      	bgt.n	80078ce <__exponent+0x1c>
 80078ea:	3130      	adds	r1, #48	@ 0x30
 80078ec:	1e94      	subs	r4, r2, #2
 80078ee:	f803 1c01 	strb.w	r1, [r3, #-1]
 80078f2:	1c41      	adds	r1, r0, #1
 80078f4:	4623      	mov	r3, r4
 80078f6:	42ab      	cmp	r3, r5
 80078f8:	d30a      	bcc.n	8007910 <__exponent+0x5e>
 80078fa:	f10d 0309 	add.w	r3, sp, #9
 80078fe:	1a9b      	subs	r3, r3, r2
 8007900:	42ac      	cmp	r4, r5
 8007902:	bf88      	it	hi
 8007904:	2300      	movhi	r3, #0
 8007906:	3302      	adds	r3, #2
 8007908:	4403      	add	r3, r0
 800790a:	1a18      	subs	r0, r3, r0
 800790c:	b003      	add	sp, #12
 800790e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007910:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007914:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007918:	e7ed      	b.n	80078f6 <__exponent+0x44>
 800791a:	2330      	movs	r3, #48	@ 0x30
 800791c:	3130      	adds	r1, #48	@ 0x30
 800791e:	7083      	strb	r3, [r0, #2]
 8007920:	70c1      	strb	r1, [r0, #3]
 8007922:	1d03      	adds	r3, r0, #4
 8007924:	e7f1      	b.n	800790a <__exponent+0x58>
	...

08007928 <_printf_float>:
 8007928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800792c:	b08d      	sub	sp, #52	@ 0x34
 800792e:	460c      	mov	r4, r1
 8007930:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007934:	4616      	mov	r6, r2
 8007936:	461f      	mov	r7, r3
 8007938:	4605      	mov	r5, r0
 800793a:	f000 fcef 	bl	800831c <_localeconv_r>
 800793e:	6803      	ldr	r3, [r0, #0]
 8007940:	9304      	str	r3, [sp, #16]
 8007942:	4618      	mov	r0, r3
 8007944:	f7f8 fcb4 	bl	80002b0 <strlen>
 8007948:	2300      	movs	r3, #0
 800794a:	930a      	str	r3, [sp, #40]	@ 0x28
 800794c:	f8d8 3000 	ldr.w	r3, [r8]
 8007950:	9005      	str	r0, [sp, #20]
 8007952:	3307      	adds	r3, #7
 8007954:	f023 0307 	bic.w	r3, r3, #7
 8007958:	f103 0208 	add.w	r2, r3, #8
 800795c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007960:	f8d4 b000 	ldr.w	fp, [r4]
 8007964:	f8c8 2000 	str.w	r2, [r8]
 8007968:	e9d3 8900 	ldrd	r8, r9, [r3]
 800796c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007970:	9307      	str	r3, [sp, #28]
 8007972:	f8cd 8018 	str.w	r8, [sp, #24]
 8007976:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800797a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800797e:	4b9c      	ldr	r3, [pc, #624]	@ (8007bf0 <_printf_float+0x2c8>)
 8007980:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007984:	f7f9 f8f2 	bl	8000b6c <__aeabi_dcmpun>
 8007988:	bb70      	cbnz	r0, 80079e8 <_printf_float+0xc0>
 800798a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800798e:	4b98      	ldr	r3, [pc, #608]	@ (8007bf0 <_printf_float+0x2c8>)
 8007990:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007994:	f7f9 f8cc 	bl	8000b30 <__aeabi_dcmple>
 8007998:	bb30      	cbnz	r0, 80079e8 <_printf_float+0xc0>
 800799a:	2200      	movs	r2, #0
 800799c:	2300      	movs	r3, #0
 800799e:	4640      	mov	r0, r8
 80079a0:	4649      	mov	r1, r9
 80079a2:	f7f9 f8bb 	bl	8000b1c <__aeabi_dcmplt>
 80079a6:	b110      	cbz	r0, 80079ae <_printf_float+0x86>
 80079a8:	232d      	movs	r3, #45	@ 0x2d
 80079aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079ae:	4a91      	ldr	r2, [pc, #580]	@ (8007bf4 <_printf_float+0x2cc>)
 80079b0:	4b91      	ldr	r3, [pc, #580]	@ (8007bf8 <_printf_float+0x2d0>)
 80079b2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80079b6:	bf94      	ite	ls
 80079b8:	4690      	movls	r8, r2
 80079ba:	4698      	movhi	r8, r3
 80079bc:	2303      	movs	r3, #3
 80079be:	6123      	str	r3, [r4, #16]
 80079c0:	f02b 0304 	bic.w	r3, fp, #4
 80079c4:	6023      	str	r3, [r4, #0]
 80079c6:	f04f 0900 	mov.w	r9, #0
 80079ca:	9700      	str	r7, [sp, #0]
 80079cc:	4633      	mov	r3, r6
 80079ce:	aa0b      	add	r2, sp, #44	@ 0x2c
 80079d0:	4621      	mov	r1, r4
 80079d2:	4628      	mov	r0, r5
 80079d4:	f000 f9d2 	bl	8007d7c <_printf_common>
 80079d8:	3001      	adds	r0, #1
 80079da:	f040 808d 	bne.w	8007af8 <_printf_float+0x1d0>
 80079de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80079e2:	b00d      	add	sp, #52	@ 0x34
 80079e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079e8:	4642      	mov	r2, r8
 80079ea:	464b      	mov	r3, r9
 80079ec:	4640      	mov	r0, r8
 80079ee:	4649      	mov	r1, r9
 80079f0:	f7f9 f8bc 	bl	8000b6c <__aeabi_dcmpun>
 80079f4:	b140      	cbz	r0, 8007a08 <_printf_float+0xe0>
 80079f6:	464b      	mov	r3, r9
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	bfbc      	itt	lt
 80079fc:	232d      	movlt	r3, #45	@ 0x2d
 80079fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007a02:	4a7e      	ldr	r2, [pc, #504]	@ (8007bfc <_printf_float+0x2d4>)
 8007a04:	4b7e      	ldr	r3, [pc, #504]	@ (8007c00 <_printf_float+0x2d8>)
 8007a06:	e7d4      	b.n	80079b2 <_printf_float+0x8a>
 8007a08:	6863      	ldr	r3, [r4, #4]
 8007a0a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007a0e:	9206      	str	r2, [sp, #24]
 8007a10:	1c5a      	adds	r2, r3, #1
 8007a12:	d13b      	bne.n	8007a8c <_printf_float+0x164>
 8007a14:	2306      	movs	r3, #6
 8007a16:	6063      	str	r3, [r4, #4]
 8007a18:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	6022      	str	r2, [r4, #0]
 8007a20:	9303      	str	r3, [sp, #12]
 8007a22:	ab0a      	add	r3, sp, #40	@ 0x28
 8007a24:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007a28:	ab09      	add	r3, sp, #36	@ 0x24
 8007a2a:	9300      	str	r3, [sp, #0]
 8007a2c:	6861      	ldr	r1, [r4, #4]
 8007a2e:	ec49 8b10 	vmov	d0, r8, r9
 8007a32:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007a36:	4628      	mov	r0, r5
 8007a38:	f7ff fed6 	bl	80077e8 <__cvt>
 8007a3c:	9b06      	ldr	r3, [sp, #24]
 8007a3e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007a40:	2b47      	cmp	r3, #71	@ 0x47
 8007a42:	4680      	mov	r8, r0
 8007a44:	d129      	bne.n	8007a9a <_printf_float+0x172>
 8007a46:	1cc8      	adds	r0, r1, #3
 8007a48:	db02      	blt.n	8007a50 <_printf_float+0x128>
 8007a4a:	6863      	ldr	r3, [r4, #4]
 8007a4c:	4299      	cmp	r1, r3
 8007a4e:	dd41      	ble.n	8007ad4 <_printf_float+0x1ac>
 8007a50:	f1aa 0a02 	sub.w	sl, sl, #2
 8007a54:	fa5f fa8a 	uxtb.w	sl, sl
 8007a58:	3901      	subs	r1, #1
 8007a5a:	4652      	mov	r2, sl
 8007a5c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007a60:	9109      	str	r1, [sp, #36]	@ 0x24
 8007a62:	f7ff ff26 	bl	80078b2 <__exponent>
 8007a66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007a68:	1813      	adds	r3, r2, r0
 8007a6a:	2a01      	cmp	r2, #1
 8007a6c:	4681      	mov	r9, r0
 8007a6e:	6123      	str	r3, [r4, #16]
 8007a70:	dc02      	bgt.n	8007a78 <_printf_float+0x150>
 8007a72:	6822      	ldr	r2, [r4, #0]
 8007a74:	07d2      	lsls	r2, r2, #31
 8007a76:	d501      	bpl.n	8007a7c <_printf_float+0x154>
 8007a78:	3301      	adds	r3, #1
 8007a7a:	6123      	str	r3, [r4, #16]
 8007a7c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d0a2      	beq.n	80079ca <_printf_float+0xa2>
 8007a84:	232d      	movs	r3, #45	@ 0x2d
 8007a86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a8a:	e79e      	b.n	80079ca <_printf_float+0xa2>
 8007a8c:	9a06      	ldr	r2, [sp, #24]
 8007a8e:	2a47      	cmp	r2, #71	@ 0x47
 8007a90:	d1c2      	bne.n	8007a18 <_printf_float+0xf0>
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d1c0      	bne.n	8007a18 <_printf_float+0xf0>
 8007a96:	2301      	movs	r3, #1
 8007a98:	e7bd      	b.n	8007a16 <_printf_float+0xee>
 8007a9a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007a9e:	d9db      	bls.n	8007a58 <_printf_float+0x130>
 8007aa0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007aa4:	d118      	bne.n	8007ad8 <_printf_float+0x1b0>
 8007aa6:	2900      	cmp	r1, #0
 8007aa8:	6863      	ldr	r3, [r4, #4]
 8007aaa:	dd0b      	ble.n	8007ac4 <_printf_float+0x19c>
 8007aac:	6121      	str	r1, [r4, #16]
 8007aae:	b913      	cbnz	r3, 8007ab6 <_printf_float+0x18e>
 8007ab0:	6822      	ldr	r2, [r4, #0]
 8007ab2:	07d0      	lsls	r0, r2, #31
 8007ab4:	d502      	bpl.n	8007abc <_printf_float+0x194>
 8007ab6:	3301      	adds	r3, #1
 8007ab8:	440b      	add	r3, r1
 8007aba:	6123      	str	r3, [r4, #16]
 8007abc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007abe:	f04f 0900 	mov.w	r9, #0
 8007ac2:	e7db      	b.n	8007a7c <_printf_float+0x154>
 8007ac4:	b913      	cbnz	r3, 8007acc <_printf_float+0x1a4>
 8007ac6:	6822      	ldr	r2, [r4, #0]
 8007ac8:	07d2      	lsls	r2, r2, #31
 8007aca:	d501      	bpl.n	8007ad0 <_printf_float+0x1a8>
 8007acc:	3302      	adds	r3, #2
 8007ace:	e7f4      	b.n	8007aba <_printf_float+0x192>
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	e7f2      	b.n	8007aba <_printf_float+0x192>
 8007ad4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007ad8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ada:	4299      	cmp	r1, r3
 8007adc:	db05      	blt.n	8007aea <_printf_float+0x1c2>
 8007ade:	6823      	ldr	r3, [r4, #0]
 8007ae0:	6121      	str	r1, [r4, #16]
 8007ae2:	07d8      	lsls	r0, r3, #31
 8007ae4:	d5ea      	bpl.n	8007abc <_printf_float+0x194>
 8007ae6:	1c4b      	adds	r3, r1, #1
 8007ae8:	e7e7      	b.n	8007aba <_printf_float+0x192>
 8007aea:	2900      	cmp	r1, #0
 8007aec:	bfd4      	ite	le
 8007aee:	f1c1 0202 	rsble	r2, r1, #2
 8007af2:	2201      	movgt	r2, #1
 8007af4:	4413      	add	r3, r2
 8007af6:	e7e0      	b.n	8007aba <_printf_float+0x192>
 8007af8:	6823      	ldr	r3, [r4, #0]
 8007afa:	055a      	lsls	r2, r3, #21
 8007afc:	d407      	bmi.n	8007b0e <_printf_float+0x1e6>
 8007afe:	6923      	ldr	r3, [r4, #16]
 8007b00:	4642      	mov	r2, r8
 8007b02:	4631      	mov	r1, r6
 8007b04:	4628      	mov	r0, r5
 8007b06:	47b8      	blx	r7
 8007b08:	3001      	adds	r0, #1
 8007b0a:	d12b      	bne.n	8007b64 <_printf_float+0x23c>
 8007b0c:	e767      	b.n	80079de <_printf_float+0xb6>
 8007b0e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007b12:	f240 80dd 	bls.w	8007cd0 <_printf_float+0x3a8>
 8007b16:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	f7f8 fff3 	bl	8000b08 <__aeabi_dcmpeq>
 8007b22:	2800      	cmp	r0, #0
 8007b24:	d033      	beq.n	8007b8e <_printf_float+0x266>
 8007b26:	4a37      	ldr	r2, [pc, #220]	@ (8007c04 <_printf_float+0x2dc>)
 8007b28:	2301      	movs	r3, #1
 8007b2a:	4631      	mov	r1, r6
 8007b2c:	4628      	mov	r0, r5
 8007b2e:	47b8      	blx	r7
 8007b30:	3001      	adds	r0, #1
 8007b32:	f43f af54 	beq.w	80079de <_printf_float+0xb6>
 8007b36:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007b3a:	4543      	cmp	r3, r8
 8007b3c:	db02      	blt.n	8007b44 <_printf_float+0x21c>
 8007b3e:	6823      	ldr	r3, [r4, #0]
 8007b40:	07d8      	lsls	r0, r3, #31
 8007b42:	d50f      	bpl.n	8007b64 <_printf_float+0x23c>
 8007b44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b48:	4631      	mov	r1, r6
 8007b4a:	4628      	mov	r0, r5
 8007b4c:	47b8      	blx	r7
 8007b4e:	3001      	adds	r0, #1
 8007b50:	f43f af45 	beq.w	80079de <_printf_float+0xb6>
 8007b54:	f04f 0900 	mov.w	r9, #0
 8007b58:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8007b5c:	f104 0a1a 	add.w	sl, r4, #26
 8007b60:	45c8      	cmp	r8, r9
 8007b62:	dc09      	bgt.n	8007b78 <_printf_float+0x250>
 8007b64:	6823      	ldr	r3, [r4, #0]
 8007b66:	079b      	lsls	r3, r3, #30
 8007b68:	f100 8103 	bmi.w	8007d72 <_printf_float+0x44a>
 8007b6c:	68e0      	ldr	r0, [r4, #12]
 8007b6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b70:	4298      	cmp	r0, r3
 8007b72:	bfb8      	it	lt
 8007b74:	4618      	movlt	r0, r3
 8007b76:	e734      	b.n	80079e2 <_printf_float+0xba>
 8007b78:	2301      	movs	r3, #1
 8007b7a:	4652      	mov	r2, sl
 8007b7c:	4631      	mov	r1, r6
 8007b7e:	4628      	mov	r0, r5
 8007b80:	47b8      	blx	r7
 8007b82:	3001      	adds	r0, #1
 8007b84:	f43f af2b 	beq.w	80079de <_printf_float+0xb6>
 8007b88:	f109 0901 	add.w	r9, r9, #1
 8007b8c:	e7e8      	b.n	8007b60 <_printf_float+0x238>
 8007b8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	dc39      	bgt.n	8007c08 <_printf_float+0x2e0>
 8007b94:	4a1b      	ldr	r2, [pc, #108]	@ (8007c04 <_printf_float+0x2dc>)
 8007b96:	2301      	movs	r3, #1
 8007b98:	4631      	mov	r1, r6
 8007b9a:	4628      	mov	r0, r5
 8007b9c:	47b8      	blx	r7
 8007b9e:	3001      	adds	r0, #1
 8007ba0:	f43f af1d 	beq.w	80079de <_printf_float+0xb6>
 8007ba4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007ba8:	ea59 0303 	orrs.w	r3, r9, r3
 8007bac:	d102      	bne.n	8007bb4 <_printf_float+0x28c>
 8007bae:	6823      	ldr	r3, [r4, #0]
 8007bb0:	07d9      	lsls	r1, r3, #31
 8007bb2:	d5d7      	bpl.n	8007b64 <_printf_float+0x23c>
 8007bb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007bb8:	4631      	mov	r1, r6
 8007bba:	4628      	mov	r0, r5
 8007bbc:	47b8      	blx	r7
 8007bbe:	3001      	adds	r0, #1
 8007bc0:	f43f af0d 	beq.w	80079de <_printf_float+0xb6>
 8007bc4:	f04f 0a00 	mov.w	sl, #0
 8007bc8:	f104 0b1a 	add.w	fp, r4, #26
 8007bcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bce:	425b      	negs	r3, r3
 8007bd0:	4553      	cmp	r3, sl
 8007bd2:	dc01      	bgt.n	8007bd8 <_printf_float+0x2b0>
 8007bd4:	464b      	mov	r3, r9
 8007bd6:	e793      	b.n	8007b00 <_printf_float+0x1d8>
 8007bd8:	2301      	movs	r3, #1
 8007bda:	465a      	mov	r2, fp
 8007bdc:	4631      	mov	r1, r6
 8007bde:	4628      	mov	r0, r5
 8007be0:	47b8      	blx	r7
 8007be2:	3001      	adds	r0, #1
 8007be4:	f43f aefb 	beq.w	80079de <_printf_float+0xb6>
 8007be8:	f10a 0a01 	add.w	sl, sl, #1
 8007bec:	e7ee      	b.n	8007bcc <_printf_float+0x2a4>
 8007bee:	bf00      	nop
 8007bf0:	7fefffff 	.word	0x7fefffff
 8007bf4:	0800a718 	.word	0x0800a718
 8007bf8:	0800a71c 	.word	0x0800a71c
 8007bfc:	0800a720 	.word	0x0800a720
 8007c00:	0800a724 	.word	0x0800a724
 8007c04:	0800a728 	.word	0x0800a728
 8007c08:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007c0a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007c0e:	4553      	cmp	r3, sl
 8007c10:	bfa8      	it	ge
 8007c12:	4653      	movge	r3, sl
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	4699      	mov	r9, r3
 8007c18:	dc36      	bgt.n	8007c88 <_printf_float+0x360>
 8007c1a:	f04f 0b00 	mov.w	fp, #0
 8007c1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c22:	f104 021a 	add.w	r2, r4, #26
 8007c26:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007c28:	9306      	str	r3, [sp, #24]
 8007c2a:	eba3 0309 	sub.w	r3, r3, r9
 8007c2e:	455b      	cmp	r3, fp
 8007c30:	dc31      	bgt.n	8007c96 <_printf_float+0x36e>
 8007c32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c34:	459a      	cmp	sl, r3
 8007c36:	dc3a      	bgt.n	8007cae <_printf_float+0x386>
 8007c38:	6823      	ldr	r3, [r4, #0]
 8007c3a:	07da      	lsls	r2, r3, #31
 8007c3c:	d437      	bmi.n	8007cae <_printf_float+0x386>
 8007c3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c40:	ebaa 0903 	sub.w	r9, sl, r3
 8007c44:	9b06      	ldr	r3, [sp, #24]
 8007c46:	ebaa 0303 	sub.w	r3, sl, r3
 8007c4a:	4599      	cmp	r9, r3
 8007c4c:	bfa8      	it	ge
 8007c4e:	4699      	movge	r9, r3
 8007c50:	f1b9 0f00 	cmp.w	r9, #0
 8007c54:	dc33      	bgt.n	8007cbe <_printf_float+0x396>
 8007c56:	f04f 0800 	mov.w	r8, #0
 8007c5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c5e:	f104 0b1a 	add.w	fp, r4, #26
 8007c62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c64:	ebaa 0303 	sub.w	r3, sl, r3
 8007c68:	eba3 0309 	sub.w	r3, r3, r9
 8007c6c:	4543      	cmp	r3, r8
 8007c6e:	f77f af79 	ble.w	8007b64 <_printf_float+0x23c>
 8007c72:	2301      	movs	r3, #1
 8007c74:	465a      	mov	r2, fp
 8007c76:	4631      	mov	r1, r6
 8007c78:	4628      	mov	r0, r5
 8007c7a:	47b8      	blx	r7
 8007c7c:	3001      	adds	r0, #1
 8007c7e:	f43f aeae 	beq.w	80079de <_printf_float+0xb6>
 8007c82:	f108 0801 	add.w	r8, r8, #1
 8007c86:	e7ec      	b.n	8007c62 <_printf_float+0x33a>
 8007c88:	4642      	mov	r2, r8
 8007c8a:	4631      	mov	r1, r6
 8007c8c:	4628      	mov	r0, r5
 8007c8e:	47b8      	blx	r7
 8007c90:	3001      	adds	r0, #1
 8007c92:	d1c2      	bne.n	8007c1a <_printf_float+0x2f2>
 8007c94:	e6a3      	b.n	80079de <_printf_float+0xb6>
 8007c96:	2301      	movs	r3, #1
 8007c98:	4631      	mov	r1, r6
 8007c9a:	4628      	mov	r0, r5
 8007c9c:	9206      	str	r2, [sp, #24]
 8007c9e:	47b8      	blx	r7
 8007ca0:	3001      	adds	r0, #1
 8007ca2:	f43f ae9c 	beq.w	80079de <_printf_float+0xb6>
 8007ca6:	9a06      	ldr	r2, [sp, #24]
 8007ca8:	f10b 0b01 	add.w	fp, fp, #1
 8007cac:	e7bb      	b.n	8007c26 <_printf_float+0x2fe>
 8007cae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cb2:	4631      	mov	r1, r6
 8007cb4:	4628      	mov	r0, r5
 8007cb6:	47b8      	blx	r7
 8007cb8:	3001      	adds	r0, #1
 8007cba:	d1c0      	bne.n	8007c3e <_printf_float+0x316>
 8007cbc:	e68f      	b.n	80079de <_printf_float+0xb6>
 8007cbe:	9a06      	ldr	r2, [sp, #24]
 8007cc0:	464b      	mov	r3, r9
 8007cc2:	4442      	add	r2, r8
 8007cc4:	4631      	mov	r1, r6
 8007cc6:	4628      	mov	r0, r5
 8007cc8:	47b8      	blx	r7
 8007cca:	3001      	adds	r0, #1
 8007ccc:	d1c3      	bne.n	8007c56 <_printf_float+0x32e>
 8007cce:	e686      	b.n	80079de <_printf_float+0xb6>
 8007cd0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007cd4:	f1ba 0f01 	cmp.w	sl, #1
 8007cd8:	dc01      	bgt.n	8007cde <_printf_float+0x3b6>
 8007cda:	07db      	lsls	r3, r3, #31
 8007cdc:	d536      	bpl.n	8007d4c <_printf_float+0x424>
 8007cde:	2301      	movs	r3, #1
 8007ce0:	4642      	mov	r2, r8
 8007ce2:	4631      	mov	r1, r6
 8007ce4:	4628      	mov	r0, r5
 8007ce6:	47b8      	blx	r7
 8007ce8:	3001      	adds	r0, #1
 8007cea:	f43f ae78 	beq.w	80079de <_printf_float+0xb6>
 8007cee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cf2:	4631      	mov	r1, r6
 8007cf4:	4628      	mov	r0, r5
 8007cf6:	47b8      	blx	r7
 8007cf8:	3001      	adds	r0, #1
 8007cfa:	f43f ae70 	beq.w	80079de <_printf_float+0xb6>
 8007cfe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007d02:	2200      	movs	r2, #0
 8007d04:	2300      	movs	r3, #0
 8007d06:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007d0a:	f7f8 fefd 	bl	8000b08 <__aeabi_dcmpeq>
 8007d0e:	b9c0      	cbnz	r0, 8007d42 <_printf_float+0x41a>
 8007d10:	4653      	mov	r3, sl
 8007d12:	f108 0201 	add.w	r2, r8, #1
 8007d16:	4631      	mov	r1, r6
 8007d18:	4628      	mov	r0, r5
 8007d1a:	47b8      	blx	r7
 8007d1c:	3001      	adds	r0, #1
 8007d1e:	d10c      	bne.n	8007d3a <_printf_float+0x412>
 8007d20:	e65d      	b.n	80079de <_printf_float+0xb6>
 8007d22:	2301      	movs	r3, #1
 8007d24:	465a      	mov	r2, fp
 8007d26:	4631      	mov	r1, r6
 8007d28:	4628      	mov	r0, r5
 8007d2a:	47b8      	blx	r7
 8007d2c:	3001      	adds	r0, #1
 8007d2e:	f43f ae56 	beq.w	80079de <_printf_float+0xb6>
 8007d32:	f108 0801 	add.w	r8, r8, #1
 8007d36:	45d0      	cmp	r8, sl
 8007d38:	dbf3      	blt.n	8007d22 <_printf_float+0x3fa>
 8007d3a:	464b      	mov	r3, r9
 8007d3c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007d40:	e6df      	b.n	8007b02 <_printf_float+0x1da>
 8007d42:	f04f 0800 	mov.w	r8, #0
 8007d46:	f104 0b1a 	add.w	fp, r4, #26
 8007d4a:	e7f4      	b.n	8007d36 <_printf_float+0x40e>
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	4642      	mov	r2, r8
 8007d50:	e7e1      	b.n	8007d16 <_printf_float+0x3ee>
 8007d52:	2301      	movs	r3, #1
 8007d54:	464a      	mov	r2, r9
 8007d56:	4631      	mov	r1, r6
 8007d58:	4628      	mov	r0, r5
 8007d5a:	47b8      	blx	r7
 8007d5c:	3001      	adds	r0, #1
 8007d5e:	f43f ae3e 	beq.w	80079de <_printf_float+0xb6>
 8007d62:	f108 0801 	add.w	r8, r8, #1
 8007d66:	68e3      	ldr	r3, [r4, #12]
 8007d68:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007d6a:	1a5b      	subs	r3, r3, r1
 8007d6c:	4543      	cmp	r3, r8
 8007d6e:	dcf0      	bgt.n	8007d52 <_printf_float+0x42a>
 8007d70:	e6fc      	b.n	8007b6c <_printf_float+0x244>
 8007d72:	f04f 0800 	mov.w	r8, #0
 8007d76:	f104 0919 	add.w	r9, r4, #25
 8007d7a:	e7f4      	b.n	8007d66 <_printf_float+0x43e>

08007d7c <_printf_common>:
 8007d7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d80:	4616      	mov	r6, r2
 8007d82:	4698      	mov	r8, r3
 8007d84:	688a      	ldr	r2, [r1, #8]
 8007d86:	690b      	ldr	r3, [r1, #16]
 8007d88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	bfb8      	it	lt
 8007d90:	4613      	movlt	r3, r2
 8007d92:	6033      	str	r3, [r6, #0]
 8007d94:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007d98:	4607      	mov	r7, r0
 8007d9a:	460c      	mov	r4, r1
 8007d9c:	b10a      	cbz	r2, 8007da2 <_printf_common+0x26>
 8007d9e:	3301      	adds	r3, #1
 8007da0:	6033      	str	r3, [r6, #0]
 8007da2:	6823      	ldr	r3, [r4, #0]
 8007da4:	0699      	lsls	r1, r3, #26
 8007da6:	bf42      	ittt	mi
 8007da8:	6833      	ldrmi	r3, [r6, #0]
 8007daa:	3302      	addmi	r3, #2
 8007dac:	6033      	strmi	r3, [r6, #0]
 8007dae:	6825      	ldr	r5, [r4, #0]
 8007db0:	f015 0506 	ands.w	r5, r5, #6
 8007db4:	d106      	bne.n	8007dc4 <_printf_common+0x48>
 8007db6:	f104 0a19 	add.w	sl, r4, #25
 8007dba:	68e3      	ldr	r3, [r4, #12]
 8007dbc:	6832      	ldr	r2, [r6, #0]
 8007dbe:	1a9b      	subs	r3, r3, r2
 8007dc0:	42ab      	cmp	r3, r5
 8007dc2:	dc26      	bgt.n	8007e12 <_printf_common+0x96>
 8007dc4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007dc8:	6822      	ldr	r2, [r4, #0]
 8007dca:	3b00      	subs	r3, #0
 8007dcc:	bf18      	it	ne
 8007dce:	2301      	movne	r3, #1
 8007dd0:	0692      	lsls	r2, r2, #26
 8007dd2:	d42b      	bmi.n	8007e2c <_printf_common+0xb0>
 8007dd4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007dd8:	4641      	mov	r1, r8
 8007dda:	4638      	mov	r0, r7
 8007ddc:	47c8      	blx	r9
 8007dde:	3001      	adds	r0, #1
 8007de0:	d01e      	beq.n	8007e20 <_printf_common+0xa4>
 8007de2:	6823      	ldr	r3, [r4, #0]
 8007de4:	6922      	ldr	r2, [r4, #16]
 8007de6:	f003 0306 	and.w	r3, r3, #6
 8007dea:	2b04      	cmp	r3, #4
 8007dec:	bf02      	ittt	eq
 8007dee:	68e5      	ldreq	r5, [r4, #12]
 8007df0:	6833      	ldreq	r3, [r6, #0]
 8007df2:	1aed      	subeq	r5, r5, r3
 8007df4:	68a3      	ldr	r3, [r4, #8]
 8007df6:	bf0c      	ite	eq
 8007df8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007dfc:	2500      	movne	r5, #0
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	bfc4      	itt	gt
 8007e02:	1a9b      	subgt	r3, r3, r2
 8007e04:	18ed      	addgt	r5, r5, r3
 8007e06:	2600      	movs	r6, #0
 8007e08:	341a      	adds	r4, #26
 8007e0a:	42b5      	cmp	r5, r6
 8007e0c:	d11a      	bne.n	8007e44 <_printf_common+0xc8>
 8007e0e:	2000      	movs	r0, #0
 8007e10:	e008      	b.n	8007e24 <_printf_common+0xa8>
 8007e12:	2301      	movs	r3, #1
 8007e14:	4652      	mov	r2, sl
 8007e16:	4641      	mov	r1, r8
 8007e18:	4638      	mov	r0, r7
 8007e1a:	47c8      	blx	r9
 8007e1c:	3001      	adds	r0, #1
 8007e1e:	d103      	bne.n	8007e28 <_printf_common+0xac>
 8007e20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e28:	3501      	adds	r5, #1
 8007e2a:	e7c6      	b.n	8007dba <_printf_common+0x3e>
 8007e2c:	18e1      	adds	r1, r4, r3
 8007e2e:	1c5a      	adds	r2, r3, #1
 8007e30:	2030      	movs	r0, #48	@ 0x30
 8007e32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007e36:	4422      	add	r2, r4
 8007e38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007e3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007e40:	3302      	adds	r3, #2
 8007e42:	e7c7      	b.n	8007dd4 <_printf_common+0x58>
 8007e44:	2301      	movs	r3, #1
 8007e46:	4622      	mov	r2, r4
 8007e48:	4641      	mov	r1, r8
 8007e4a:	4638      	mov	r0, r7
 8007e4c:	47c8      	blx	r9
 8007e4e:	3001      	adds	r0, #1
 8007e50:	d0e6      	beq.n	8007e20 <_printf_common+0xa4>
 8007e52:	3601      	adds	r6, #1
 8007e54:	e7d9      	b.n	8007e0a <_printf_common+0x8e>
	...

08007e58 <_printf_i>:
 8007e58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e5c:	7e0f      	ldrb	r7, [r1, #24]
 8007e5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007e60:	2f78      	cmp	r7, #120	@ 0x78
 8007e62:	4691      	mov	r9, r2
 8007e64:	4680      	mov	r8, r0
 8007e66:	460c      	mov	r4, r1
 8007e68:	469a      	mov	sl, r3
 8007e6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007e6e:	d807      	bhi.n	8007e80 <_printf_i+0x28>
 8007e70:	2f62      	cmp	r7, #98	@ 0x62
 8007e72:	d80a      	bhi.n	8007e8a <_printf_i+0x32>
 8007e74:	2f00      	cmp	r7, #0
 8007e76:	f000 80d2 	beq.w	800801e <_printf_i+0x1c6>
 8007e7a:	2f58      	cmp	r7, #88	@ 0x58
 8007e7c:	f000 80b9 	beq.w	8007ff2 <_printf_i+0x19a>
 8007e80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007e84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007e88:	e03a      	b.n	8007f00 <_printf_i+0xa8>
 8007e8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007e8e:	2b15      	cmp	r3, #21
 8007e90:	d8f6      	bhi.n	8007e80 <_printf_i+0x28>
 8007e92:	a101      	add	r1, pc, #4	@ (adr r1, 8007e98 <_printf_i+0x40>)
 8007e94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007e98:	08007ef1 	.word	0x08007ef1
 8007e9c:	08007f05 	.word	0x08007f05
 8007ea0:	08007e81 	.word	0x08007e81
 8007ea4:	08007e81 	.word	0x08007e81
 8007ea8:	08007e81 	.word	0x08007e81
 8007eac:	08007e81 	.word	0x08007e81
 8007eb0:	08007f05 	.word	0x08007f05
 8007eb4:	08007e81 	.word	0x08007e81
 8007eb8:	08007e81 	.word	0x08007e81
 8007ebc:	08007e81 	.word	0x08007e81
 8007ec0:	08007e81 	.word	0x08007e81
 8007ec4:	08008005 	.word	0x08008005
 8007ec8:	08007f2f 	.word	0x08007f2f
 8007ecc:	08007fbf 	.word	0x08007fbf
 8007ed0:	08007e81 	.word	0x08007e81
 8007ed4:	08007e81 	.word	0x08007e81
 8007ed8:	08008027 	.word	0x08008027
 8007edc:	08007e81 	.word	0x08007e81
 8007ee0:	08007f2f 	.word	0x08007f2f
 8007ee4:	08007e81 	.word	0x08007e81
 8007ee8:	08007e81 	.word	0x08007e81
 8007eec:	08007fc7 	.word	0x08007fc7
 8007ef0:	6833      	ldr	r3, [r6, #0]
 8007ef2:	1d1a      	adds	r2, r3, #4
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	6032      	str	r2, [r6, #0]
 8007ef8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007efc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007f00:	2301      	movs	r3, #1
 8007f02:	e09d      	b.n	8008040 <_printf_i+0x1e8>
 8007f04:	6833      	ldr	r3, [r6, #0]
 8007f06:	6820      	ldr	r0, [r4, #0]
 8007f08:	1d19      	adds	r1, r3, #4
 8007f0a:	6031      	str	r1, [r6, #0]
 8007f0c:	0606      	lsls	r6, r0, #24
 8007f0e:	d501      	bpl.n	8007f14 <_printf_i+0xbc>
 8007f10:	681d      	ldr	r5, [r3, #0]
 8007f12:	e003      	b.n	8007f1c <_printf_i+0xc4>
 8007f14:	0645      	lsls	r5, r0, #25
 8007f16:	d5fb      	bpl.n	8007f10 <_printf_i+0xb8>
 8007f18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007f1c:	2d00      	cmp	r5, #0
 8007f1e:	da03      	bge.n	8007f28 <_printf_i+0xd0>
 8007f20:	232d      	movs	r3, #45	@ 0x2d
 8007f22:	426d      	negs	r5, r5
 8007f24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f28:	4859      	ldr	r0, [pc, #356]	@ (8008090 <_printf_i+0x238>)
 8007f2a:	230a      	movs	r3, #10
 8007f2c:	e011      	b.n	8007f52 <_printf_i+0xfa>
 8007f2e:	6821      	ldr	r1, [r4, #0]
 8007f30:	6833      	ldr	r3, [r6, #0]
 8007f32:	0608      	lsls	r0, r1, #24
 8007f34:	f853 5b04 	ldr.w	r5, [r3], #4
 8007f38:	d402      	bmi.n	8007f40 <_printf_i+0xe8>
 8007f3a:	0649      	lsls	r1, r1, #25
 8007f3c:	bf48      	it	mi
 8007f3e:	b2ad      	uxthmi	r5, r5
 8007f40:	2f6f      	cmp	r7, #111	@ 0x6f
 8007f42:	4853      	ldr	r0, [pc, #332]	@ (8008090 <_printf_i+0x238>)
 8007f44:	6033      	str	r3, [r6, #0]
 8007f46:	bf14      	ite	ne
 8007f48:	230a      	movne	r3, #10
 8007f4a:	2308      	moveq	r3, #8
 8007f4c:	2100      	movs	r1, #0
 8007f4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007f52:	6866      	ldr	r6, [r4, #4]
 8007f54:	60a6      	str	r6, [r4, #8]
 8007f56:	2e00      	cmp	r6, #0
 8007f58:	bfa2      	ittt	ge
 8007f5a:	6821      	ldrge	r1, [r4, #0]
 8007f5c:	f021 0104 	bicge.w	r1, r1, #4
 8007f60:	6021      	strge	r1, [r4, #0]
 8007f62:	b90d      	cbnz	r5, 8007f68 <_printf_i+0x110>
 8007f64:	2e00      	cmp	r6, #0
 8007f66:	d04b      	beq.n	8008000 <_printf_i+0x1a8>
 8007f68:	4616      	mov	r6, r2
 8007f6a:	fbb5 f1f3 	udiv	r1, r5, r3
 8007f6e:	fb03 5711 	mls	r7, r3, r1, r5
 8007f72:	5dc7      	ldrb	r7, [r0, r7]
 8007f74:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007f78:	462f      	mov	r7, r5
 8007f7a:	42bb      	cmp	r3, r7
 8007f7c:	460d      	mov	r5, r1
 8007f7e:	d9f4      	bls.n	8007f6a <_printf_i+0x112>
 8007f80:	2b08      	cmp	r3, #8
 8007f82:	d10b      	bne.n	8007f9c <_printf_i+0x144>
 8007f84:	6823      	ldr	r3, [r4, #0]
 8007f86:	07df      	lsls	r7, r3, #31
 8007f88:	d508      	bpl.n	8007f9c <_printf_i+0x144>
 8007f8a:	6923      	ldr	r3, [r4, #16]
 8007f8c:	6861      	ldr	r1, [r4, #4]
 8007f8e:	4299      	cmp	r1, r3
 8007f90:	bfde      	ittt	le
 8007f92:	2330      	movle	r3, #48	@ 0x30
 8007f94:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007f98:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007f9c:	1b92      	subs	r2, r2, r6
 8007f9e:	6122      	str	r2, [r4, #16]
 8007fa0:	f8cd a000 	str.w	sl, [sp]
 8007fa4:	464b      	mov	r3, r9
 8007fa6:	aa03      	add	r2, sp, #12
 8007fa8:	4621      	mov	r1, r4
 8007faa:	4640      	mov	r0, r8
 8007fac:	f7ff fee6 	bl	8007d7c <_printf_common>
 8007fb0:	3001      	adds	r0, #1
 8007fb2:	d14a      	bne.n	800804a <_printf_i+0x1f2>
 8007fb4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007fb8:	b004      	add	sp, #16
 8007fba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fbe:	6823      	ldr	r3, [r4, #0]
 8007fc0:	f043 0320 	orr.w	r3, r3, #32
 8007fc4:	6023      	str	r3, [r4, #0]
 8007fc6:	4833      	ldr	r0, [pc, #204]	@ (8008094 <_printf_i+0x23c>)
 8007fc8:	2778      	movs	r7, #120	@ 0x78
 8007fca:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007fce:	6823      	ldr	r3, [r4, #0]
 8007fd0:	6831      	ldr	r1, [r6, #0]
 8007fd2:	061f      	lsls	r7, r3, #24
 8007fd4:	f851 5b04 	ldr.w	r5, [r1], #4
 8007fd8:	d402      	bmi.n	8007fe0 <_printf_i+0x188>
 8007fda:	065f      	lsls	r7, r3, #25
 8007fdc:	bf48      	it	mi
 8007fde:	b2ad      	uxthmi	r5, r5
 8007fe0:	6031      	str	r1, [r6, #0]
 8007fe2:	07d9      	lsls	r1, r3, #31
 8007fe4:	bf44      	itt	mi
 8007fe6:	f043 0320 	orrmi.w	r3, r3, #32
 8007fea:	6023      	strmi	r3, [r4, #0]
 8007fec:	b11d      	cbz	r5, 8007ff6 <_printf_i+0x19e>
 8007fee:	2310      	movs	r3, #16
 8007ff0:	e7ac      	b.n	8007f4c <_printf_i+0xf4>
 8007ff2:	4827      	ldr	r0, [pc, #156]	@ (8008090 <_printf_i+0x238>)
 8007ff4:	e7e9      	b.n	8007fca <_printf_i+0x172>
 8007ff6:	6823      	ldr	r3, [r4, #0]
 8007ff8:	f023 0320 	bic.w	r3, r3, #32
 8007ffc:	6023      	str	r3, [r4, #0]
 8007ffe:	e7f6      	b.n	8007fee <_printf_i+0x196>
 8008000:	4616      	mov	r6, r2
 8008002:	e7bd      	b.n	8007f80 <_printf_i+0x128>
 8008004:	6833      	ldr	r3, [r6, #0]
 8008006:	6825      	ldr	r5, [r4, #0]
 8008008:	6961      	ldr	r1, [r4, #20]
 800800a:	1d18      	adds	r0, r3, #4
 800800c:	6030      	str	r0, [r6, #0]
 800800e:	062e      	lsls	r6, r5, #24
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	d501      	bpl.n	8008018 <_printf_i+0x1c0>
 8008014:	6019      	str	r1, [r3, #0]
 8008016:	e002      	b.n	800801e <_printf_i+0x1c6>
 8008018:	0668      	lsls	r0, r5, #25
 800801a:	d5fb      	bpl.n	8008014 <_printf_i+0x1bc>
 800801c:	8019      	strh	r1, [r3, #0]
 800801e:	2300      	movs	r3, #0
 8008020:	6123      	str	r3, [r4, #16]
 8008022:	4616      	mov	r6, r2
 8008024:	e7bc      	b.n	8007fa0 <_printf_i+0x148>
 8008026:	6833      	ldr	r3, [r6, #0]
 8008028:	1d1a      	adds	r2, r3, #4
 800802a:	6032      	str	r2, [r6, #0]
 800802c:	681e      	ldr	r6, [r3, #0]
 800802e:	6862      	ldr	r2, [r4, #4]
 8008030:	2100      	movs	r1, #0
 8008032:	4630      	mov	r0, r6
 8008034:	f7f8 f8ec 	bl	8000210 <memchr>
 8008038:	b108      	cbz	r0, 800803e <_printf_i+0x1e6>
 800803a:	1b80      	subs	r0, r0, r6
 800803c:	6060      	str	r0, [r4, #4]
 800803e:	6863      	ldr	r3, [r4, #4]
 8008040:	6123      	str	r3, [r4, #16]
 8008042:	2300      	movs	r3, #0
 8008044:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008048:	e7aa      	b.n	8007fa0 <_printf_i+0x148>
 800804a:	6923      	ldr	r3, [r4, #16]
 800804c:	4632      	mov	r2, r6
 800804e:	4649      	mov	r1, r9
 8008050:	4640      	mov	r0, r8
 8008052:	47d0      	blx	sl
 8008054:	3001      	adds	r0, #1
 8008056:	d0ad      	beq.n	8007fb4 <_printf_i+0x15c>
 8008058:	6823      	ldr	r3, [r4, #0]
 800805a:	079b      	lsls	r3, r3, #30
 800805c:	d413      	bmi.n	8008086 <_printf_i+0x22e>
 800805e:	68e0      	ldr	r0, [r4, #12]
 8008060:	9b03      	ldr	r3, [sp, #12]
 8008062:	4298      	cmp	r0, r3
 8008064:	bfb8      	it	lt
 8008066:	4618      	movlt	r0, r3
 8008068:	e7a6      	b.n	8007fb8 <_printf_i+0x160>
 800806a:	2301      	movs	r3, #1
 800806c:	4632      	mov	r2, r6
 800806e:	4649      	mov	r1, r9
 8008070:	4640      	mov	r0, r8
 8008072:	47d0      	blx	sl
 8008074:	3001      	adds	r0, #1
 8008076:	d09d      	beq.n	8007fb4 <_printf_i+0x15c>
 8008078:	3501      	adds	r5, #1
 800807a:	68e3      	ldr	r3, [r4, #12]
 800807c:	9903      	ldr	r1, [sp, #12]
 800807e:	1a5b      	subs	r3, r3, r1
 8008080:	42ab      	cmp	r3, r5
 8008082:	dcf2      	bgt.n	800806a <_printf_i+0x212>
 8008084:	e7eb      	b.n	800805e <_printf_i+0x206>
 8008086:	2500      	movs	r5, #0
 8008088:	f104 0619 	add.w	r6, r4, #25
 800808c:	e7f5      	b.n	800807a <_printf_i+0x222>
 800808e:	bf00      	nop
 8008090:	0800a72a 	.word	0x0800a72a
 8008094:	0800a73b 	.word	0x0800a73b

08008098 <std>:
 8008098:	2300      	movs	r3, #0
 800809a:	b510      	push	{r4, lr}
 800809c:	4604      	mov	r4, r0
 800809e:	e9c0 3300 	strd	r3, r3, [r0]
 80080a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80080a6:	6083      	str	r3, [r0, #8]
 80080a8:	8181      	strh	r1, [r0, #12]
 80080aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80080ac:	81c2      	strh	r2, [r0, #14]
 80080ae:	6183      	str	r3, [r0, #24]
 80080b0:	4619      	mov	r1, r3
 80080b2:	2208      	movs	r2, #8
 80080b4:	305c      	adds	r0, #92	@ 0x5c
 80080b6:	f000 f928 	bl	800830a <memset>
 80080ba:	4b0d      	ldr	r3, [pc, #52]	@ (80080f0 <std+0x58>)
 80080bc:	6263      	str	r3, [r4, #36]	@ 0x24
 80080be:	4b0d      	ldr	r3, [pc, #52]	@ (80080f4 <std+0x5c>)
 80080c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80080c2:	4b0d      	ldr	r3, [pc, #52]	@ (80080f8 <std+0x60>)
 80080c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80080c6:	4b0d      	ldr	r3, [pc, #52]	@ (80080fc <std+0x64>)
 80080c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80080ca:	4b0d      	ldr	r3, [pc, #52]	@ (8008100 <std+0x68>)
 80080cc:	6224      	str	r4, [r4, #32]
 80080ce:	429c      	cmp	r4, r3
 80080d0:	d006      	beq.n	80080e0 <std+0x48>
 80080d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80080d6:	4294      	cmp	r4, r2
 80080d8:	d002      	beq.n	80080e0 <std+0x48>
 80080da:	33d0      	adds	r3, #208	@ 0xd0
 80080dc:	429c      	cmp	r4, r3
 80080de:	d105      	bne.n	80080ec <std+0x54>
 80080e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80080e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080e8:	f000 b9e2 	b.w	80084b0 <__retarget_lock_init_recursive>
 80080ec:	bd10      	pop	{r4, pc}
 80080ee:	bf00      	nop
 80080f0:	08008285 	.word	0x08008285
 80080f4:	080082a7 	.word	0x080082a7
 80080f8:	080082df 	.word	0x080082df
 80080fc:	08008303 	.word	0x08008303
 8008100:	20005000 	.word	0x20005000

08008104 <stdio_exit_handler>:
 8008104:	4a02      	ldr	r2, [pc, #8]	@ (8008110 <stdio_exit_handler+0xc>)
 8008106:	4903      	ldr	r1, [pc, #12]	@ (8008114 <stdio_exit_handler+0x10>)
 8008108:	4803      	ldr	r0, [pc, #12]	@ (8008118 <stdio_exit_handler+0x14>)
 800810a:	f000 b869 	b.w	80081e0 <_fwalk_sglue>
 800810e:	bf00      	nop
 8008110:	20000010 	.word	0x20000010
 8008114:	08009e2d 	.word	0x08009e2d
 8008118:	20000020 	.word	0x20000020

0800811c <cleanup_stdio>:
 800811c:	6841      	ldr	r1, [r0, #4]
 800811e:	4b0c      	ldr	r3, [pc, #48]	@ (8008150 <cleanup_stdio+0x34>)
 8008120:	4299      	cmp	r1, r3
 8008122:	b510      	push	{r4, lr}
 8008124:	4604      	mov	r4, r0
 8008126:	d001      	beq.n	800812c <cleanup_stdio+0x10>
 8008128:	f001 fe80 	bl	8009e2c <_fflush_r>
 800812c:	68a1      	ldr	r1, [r4, #8]
 800812e:	4b09      	ldr	r3, [pc, #36]	@ (8008154 <cleanup_stdio+0x38>)
 8008130:	4299      	cmp	r1, r3
 8008132:	d002      	beq.n	800813a <cleanup_stdio+0x1e>
 8008134:	4620      	mov	r0, r4
 8008136:	f001 fe79 	bl	8009e2c <_fflush_r>
 800813a:	68e1      	ldr	r1, [r4, #12]
 800813c:	4b06      	ldr	r3, [pc, #24]	@ (8008158 <cleanup_stdio+0x3c>)
 800813e:	4299      	cmp	r1, r3
 8008140:	d004      	beq.n	800814c <cleanup_stdio+0x30>
 8008142:	4620      	mov	r0, r4
 8008144:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008148:	f001 be70 	b.w	8009e2c <_fflush_r>
 800814c:	bd10      	pop	{r4, pc}
 800814e:	bf00      	nop
 8008150:	20005000 	.word	0x20005000
 8008154:	20005068 	.word	0x20005068
 8008158:	200050d0 	.word	0x200050d0

0800815c <global_stdio_init.part.0>:
 800815c:	b510      	push	{r4, lr}
 800815e:	4b0b      	ldr	r3, [pc, #44]	@ (800818c <global_stdio_init.part.0+0x30>)
 8008160:	4c0b      	ldr	r4, [pc, #44]	@ (8008190 <global_stdio_init.part.0+0x34>)
 8008162:	4a0c      	ldr	r2, [pc, #48]	@ (8008194 <global_stdio_init.part.0+0x38>)
 8008164:	601a      	str	r2, [r3, #0]
 8008166:	4620      	mov	r0, r4
 8008168:	2200      	movs	r2, #0
 800816a:	2104      	movs	r1, #4
 800816c:	f7ff ff94 	bl	8008098 <std>
 8008170:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008174:	2201      	movs	r2, #1
 8008176:	2109      	movs	r1, #9
 8008178:	f7ff ff8e 	bl	8008098 <std>
 800817c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008180:	2202      	movs	r2, #2
 8008182:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008186:	2112      	movs	r1, #18
 8008188:	f7ff bf86 	b.w	8008098 <std>
 800818c:	20005138 	.word	0x20005138
 8008190:	20005000 	.word	0x20005000
 8008194:	08008105 	.word	0x08008105

08008198 <__sfp_lock_acquire>:
 8008198:	4801      	ldr	r0, [pc, #4]	@ (80081a0 <__sfp_lock_acquire+0x8>)
 800819a:	f000 b98a 	b.w	80084b2 <__retarget_lock_acquire_recursive>
 800819e:	bf00      	nop
 80081a0:	20005141 	.word	0x20005141

080081a4 <__sfp_lock_release>:
 80081a4:	4801      	ldr	r0, [pc, #4]	@ (80081ac <__sfp_lock_release+0x8>)
 80081a6:	f000 b985 	b.w	80084b4 <__retarget_lock_release_recursive>
 80081aa:	bf00      	nop
 80081ac:	20005141 	.word	0x20005141

080081b0 <__sinit>:
 80081b0:	b510      	push	{r4, lr}
 80081b2:	4604      	mov	r4, r0
 80081b4:	f7ff fff0 	bl	8008198 <__sfp_lock_acquire>
 80081b8:	6a23      	ldr	r3, [r4, #32]
 80081ba:	b11b      	cbz	r3, 80081c4 <__sinit+0x14>
 80081bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081c0:	f7ff bff0 	b.w	80081a4 <__sfp_lock_release>
 80081c4:	4b04      	ldr	r3, [pc, #16]	@ (80081d8 <__sinit+0x28>)
 80081c6:	6223      	str	r3, [r4, #32]
 80081c8:	4b04      	ldr	r3, [pc, #16]	@ (80081dc <__sinit+0x2c>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d1f5      	bne.n	80081bc <__sinit+0xc>
 80081d0:	f7ff ffc4 	bl	800815c <global_stdio_init.part.0>
 80081d4:	e7f2      	b.n	80081bc <__sinit+0xc>
 80081d6:	bf00      	nop
 80081d8:	0800811d 	.word	0x0800811d
 80081dc:	20005138 	.word	0x20005138

080081e0 <_fwalk_sglue>:
 80081e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081e4:	4607      	mov	r7, r0
 80081e6:	4688      	mov	r8, r1
 80081e8:	4614      	mov	r4, r2
 80081ea:	2600      	movs	r6, #0
 80081ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80081f0:	f1b9 0901 	subs.w	r9, r9, #1
 80081f4:	d505      	bpl.n	8008202 <_fwalk_sglue+0x22>
 80081f6:	6824      	ldr	r4, [r4, #0]
 80081f8:	2c00      	cmp	r4, #0
 80081fa:	d1f7      	bne.n	80081ec <_fwalk_sglue+0xc>
 80081fc:	4630      	mov	r0, r6
 80081fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008202:	89ab      	ldrh	r3, [r5, #12]
 8008204:	2b01      	cmp	r3, #1
 8008206:	d907      	bls.n	8008218 <_fwalk_sglue+0x38>
 8008208:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800820c:	3301      	adds	r3, #1
 800820e:	d003      	beq.n	8008218 <_fwalk_sglue+0x38>
 8008210:	4629      	mov	r1, r5
 8008212:	4638      	mov	r0, r7
 8008214:	47c0      	blx	r8
 8008216:	4306      	orrs	r6, r0
 8008218:	3568      	adds	r5, #104	@ 0x68
 800821a:	e7e9      	b.n	80081f0 <_fwalk_sglue+0x10>

0800821c <sniprintf>:
 800821c:	b40c      	push	{r2, r3}
 800821e:	b530      	push	{r4, r5, lr}
 8008220:	4b17      	ldr	r3, [pc, #92]	@ (8008280 <sniprintf+0x64>)
 8008222:	1e0c      	subs	r4, r1, #0
 8008224:	681d      	ldr	r5, [r3, #0]
 8008226:	b09d      	sub	sp, #116	@ 0x74
 8008228:	da08      	bge.n	800823c <sniprintf+0x20>
 800822a:	238b      	movs	r3, #139	@ 0x8b
 800822c:	602b      	str	r3, [r5, #0]
 800822e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008232:	b01d      	add	sp, #116	@ 0x74
 8008234:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008238:	b002      	add	sp, #8
 800823a:	4770      	bx	lr
 800823c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008240:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008244:	bf14      	ite	ne
 8008246:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800824a:	4623      	moveq	r3, r4
 800824c:	9304      	str	r3, [sp, #16]
 800824e:	9307      	str	r3, [sp, #28]
 8008250:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008254:	9002      	str	r0, [sp, #8]
 8008256:	9006      	str	r0, [sp, #24]
 8008258:	f8ad 3016 	strh.w	r3, [sp, #22]
 800825c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800825e:	ab21      	add	r3, sp, #132	@ 0x84
 8008260:	a902      	add	r1, sp, #8
 8008262:	4628      	mov	r0, r5
 8008264:	9301      	str	r3, [sp, #4]
 8008266:	f001 fc61 	bl	8009b2c <_svfiprintf_r>
 800826a:	1c43      	adds	r3, r0, #1
 800826c:	bfbc      	itt	lt
 800826e:	238b      	movlt	r3, #139	@ 0x8b
 8008270:	602b      	strlt	r3, [r5, #0]
 8008272:	2c00      	cmp	r4, #0
 8008274:	d0dd      	beq.n	8008232 <sniprintf+0x16>
 8008276:	9b02      	ldr	r3, [sp, #8]
 8008278:	2200      	movs	r2, #0
 800827a:	701a      	strb	r2, [r3, #0]
 800827c:	e7d9      	b.n	8008232 <sniprintf+0x16>
 800827e:	bf00      	nop
 8008280:	2000001c 	.word	0x2000001c

08008284 <__sread>:
 8008284:	b510      	push	{r4, lr}
 8008286:	460c      	mov	r4, r1
 8008288:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800828c:	f000 f8c2 	bl	8008414 <_read_r>
 8008290:	2800      	cmp	r0, #0
 8008292:	bfab      	itete	ge
 8008294:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008296:	89a3      	ldrhlt	r3, [r4, #12]
 8008298:	181b      	addge	r3, r3, r0
 800829a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800829e:	bfac      	ite	ge
 80082a0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80082a2:	81a3      	strhlt	r3, [r4, #12]
 80082a4:	bd10      	pop	{r4, pc}

080082a6 <__swrite>:
 80082a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082aa:	461f      	mov	r7, r3
 80082ac:	898b      	ldrh	r3, [r1, #12]
 80082ae:	05db      	lsls	r3, r3, #23
 80082b0:	4605      	mov	r5, r0
 80082b2:	460c      	mov	r4, r1
 80082b4:	4616      	mov	r6, r2
 80082b6:	d505      	bpl.n	80082c4 <__swrite+0x1e>
 80082b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082bc:	2302      	movs	r3, #2
 80082be:	2200      	movs	r2, #0
 80082c0:	f000 f896 	bl	80083f0 <_lseek_r>
 80082c4:	89a3      	ldrh	r3, [r4, #12]
 80082c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80082ce:	81a3      	strh	r3, [r4, #12]
 80082d0:	4632      	mov	r2, r6
 80082d2:	463b      	mov	r3, r7
 80082d4:	4628      	mov	r0, r5
 80082d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80082da:	f000 b8ad 	b.w	8008438 <_write_r>

080082de <__sseek>:
 80082de:	b510      	push	{r4, lr}
 80082e0:	460c      	mov	r4, r1
 80082e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082e6:	f000 f883 	bl	80083f0 <_lseek_r>
 80082ea:	1c43      	adds	r3, r0, #1
 80082ec:	89a3      	ldrh	r3, [r4, #12]
 80082ee:	bf15      	itete	ne
 80082f0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80082f2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80082f6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80082fa:	81a3      	strheq	r3, [r4, #12]
 80082fc:	bf18      	it	ne
 80082fe:	81a3      	strhne	r3, [r4, #12]
 8008300:	bd10      	pop	{r4, pc}

08008302 <__sclose>:
 8008302:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008306:	f000 b80d 	b.w	8008324 <_close_r>

0800830a <memset>:
 800830a:	4402      	add	r2, r0
 800830c:	4603      	mov	r3, r0
 800830e:	4293      	cmp	r3, r2
 8008310:	d100      	bne.n	8008314 <memset+0xa>
 8008312:	4770      	bx	lr
 8008314:	f803 1b01 	strb.w	r1, [r3], #1
 8008318:	e7f9      	b.n	800830e <memset+0x4>
	...

0800831c <_localeconv_r>:
 800831c:	4800      	ldr	r0, [pc, #0]	@ (8008320 <_localeconv_r+0x4>)
 800831e:	4770      	bx	lr
 8008320:	2000015c 	.word	0x2000015c

08008324 <_close_r>:
 8008324:	b538      	push	{r3, r4, r5, lr}
 8008326:	4d06      	ldr	r5, [pc, #24]	@ (8008340 <_close_r+0x1c>)
 8008328:	2300      	movs	r3, #0
 800832a:	4604      	mov	r4, r0
 800832c:	4608      	mov	r0, r1
 800832e:	602b      	str	r3, [r5, #0]
 8008330:	f7f9 fae6 	bl	8001900 <_close>
 8008334:	1c43      	adds	r3, r0, #1
 8008336:	d102      	bne.n	800833e <_close_r+0x1a>
 8008338:	682b      	ldr	r3, [r5, #0]
 800833a:	b103      	cbz	r3, 800833e <_close_r+0x1a>
 800833c:	6023      	str	r3, [r4, #0]
 800833e:	bd38      	pop	{r3, r4, r5, pc}
 8008340:	2000513c 	.word	0x2000513c

08008344 <_reclaim_reent>:
 8008344:	4b29      	ldr	r3, [pc, #164]	@ (80083ec <_reclaim_reent+0xa8>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4283      	cmp	r3, r0
 800834a:	b570      	push	{r4, r5, r6, lr}
 800834c:	4604      	mov	r4, r0
 800834e:	d04b      	beq.n	80083e8 <_reclaim_reent+0xa4>
 8008350:	69c3      	ldr	r3, [r0, #28]
 8008352:	b1ab      	cbz	r3, 8008380 <_reclaim_reent+0x3c>
 8008354:	68db      	ldr	r3, [r3, #12]
 8008356:	b16b      	cbz	r3, 8008374 <_reclaim_reent+0x30>
 8008358:	2500      	movs	r5, #0
 800835a:	69e3      	ldr	r3, [r4, #28]
 800835c:	68db      	ldr	r3, [r3, #12]
 800835e:	5959      	ldr	r1, [r3, r5]
 8008360:	2900      	cmp	r1, #0
 8008362:	d13b      	bne.n	80083dc <_reclaim_reent+0x98>
 8008364:	3504      	adds	r5, #4
 8008366:	2d80      	cmp	r5, #128	@ 0x80
 8008368:	d1f7      	bne.n	800835a <_reclaim_reent+0x16>
 800836a:	69e3      	ldr	r3, [r4, #28]
 800836c:	4620      	mov	r0, r4
 800836e:	68d9      	ldr	r1, [r3, #12]
 8008370:	f000 fefe 	bl	8009170 <_free_r>
 8008374:	69e3      	ldr	r3, [r4, #28]
 8008376:	6819      	ldr	r1, [r3, #0]
 8008378:	b111      	cbz	r1, 8008380 <_reclaim_reent+0x3c>
 800837a:	4620      	mov	r0, r4
 800837c:	f000 fef8 	bl	8009170 <_free_r>
 8008380:	6961      	ldr	r1, [r4, #20]
 8008382:	b111      	cbz	r1, 800838a <_reclaim_reent+0x46>
 8008384:	4620      	mov	r0, r4
 8008386:	f000 fef3 	bl	8009170 <_free_r>
 800838a:	69e1      	ldr	r1, [r4, #28]
 800838c:	b111      	cbz	r1, 8008394 <_reclaim_reent+0x50>
 800838e:	4620      	mov	r0, r4
 8008390:	f000 feee 	bl	8009170 <_free_r>
 8008394:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008396:	b111      	cbz	r1, 800839e <_reclaim_reent+0x5a>
 8008398:	4620      	mov	r0, r4
 800839a:	f000 fee9 	bl	8009170 <_free_r>
 800839e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80083a0:	b111      	cbz	r1, 80083a8 <_reclaim_reent+0x64>
 80083a2:	4620      	mov	r0, r4
 80083a4:	f000 fee4 	bl	8009170 <_free_r>
 80083a8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80083aa:	b111      	cbz	r1, 80083b2 <_reclaim_reent+0x6e>
 80083ac:	4620      	mov	r0, r4
 80083ae:	f000 fedf 	bl	8009170 <_free_r>
 80083b2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80083b4:	b111      	cbz	r1, 80083bc <_reclaim_reent+0x78>
 80083b6:	4620      	mov	r0, r4
 80083b8:	f000 feda 	bl	8009170 <_free_r>
 80083bc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80083be:	b111      	cbz	r1, 80083c6 <_reclaim_reent+0x82>
 80083c0:	4620      	mov	r0, r4
 80083c2:	f000 fed5 	bl	8009170 <_free_r>
 80083c6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80083c8:	b111      	cbz	r1, 80083d0 <_reclaim_reent+0x8c>
 80083ca:	4620      	mov	r0, r4
 80083cc:	f000 fed0 	bl	8009170 <_free_r>
 80083d0:	6a23      	ldr	r3, [r4, #32]
 80083d2:	b14b      	cbz	r3, 80083e8 <_reclaim_reent+0xa4>
 80083d4:	4620      	mov	r0, r4
 80083d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80083da:	4718      	bx	r3
 80083dc:	680e      	ldr	r6, [r1, #0]
 80083de:	4620      	mov	r0, r4
 80083e0:	f000 fec6 	bl	8009170 <_free_r>
 80083e4:	4631      	mov	r1, r6
 80083e6:	e7bb      	b.n	8008360 <_reclaim_reent+0x1c>
 80083e8:	bd70      	pop	{r4, r5, r6, pc}
 80083ea:	bf00      	nop
 80083ec:	2000001c 	.word	0x2000001c

080083f0 <_lseek_r>:
 80083f0:	b538      	push	{r3, r4, r5, lr}
 80083f2:	4d07      	ldr	r5, [pc, #28]	@ (8008410 <_lseek_r+0x20>)
 80083f4:	4604      	mov	r4, r0
 80083f6:	4608      	mov	r0, r1
 80083f8:	4611      	mov	r1, r2
 80083fa:	2200      	movs	r2, #0
 80083fc:	602a      	str	r2, [r5, #0]
 80083fe:	461a      	mov	r2, r3
 8008400:	f7f9 faa5 	bl	800194e <_lseek>
 8008404:	1c43      	adds	r3, r0, #1
 8008406:	d102      	bne.n	800840e <_lseek_r+0x1e>
 8008408:	682b      	ldr	r3, [r5, #0]
 800840a:	b103      	cbz	r3, 800840e <_lseek_r+0x1e>
 800840c:	6023      	str	r3, [r4, #0]
 800840e:	bd38      	pop	{r3, r4, r5, pc}
 8008410:	2000513c 	.word	0x2000513c

08008414 <_read_r>:
 8008414:	b538      	push	{r3, r4, r5, lr}
 8008416:	4d07      	ldr	r5, [pc, #28]	@ (8008434 <_read_r+0x20>)
 8008418:	4604      	mov	r4, r0
 800841a:	4608      	mov	r0, r1
 800841c:	4611      	mov	r1, r2
 800841e:	2200      	movs	r2, #0
 8008420:	602a      	str	r2, [r5, #0]
 8008422:	461a      	mov	r2, r3
 8008424:	f7f9 fa33 	bl	800188e <_read>
 8008428:	1c43      	adds	r3, r0, #1
 800842a:	d102      	bne.n	8008432 <_read_r+0x1e>
 800842c:	682b      	ldr	r3, [r5, #0]
 800842e:	b103      	cbz	r3, 8008432 <_read_r+0x1e>
 8008430:	6023      	str	r3, [r4, #0]
 8008432:	bd38      	pop	{r3, r4, r5, pc}
 8008434:	2000513c 	.word	0x2000513c

08008438 <_write_r>:
 8008438:	b538      	push	{r3, r4, r5, lr}
 800843a:	4d07      	ldr	r5, [pc, #28]	@ (8008458 <_write_r+0x20>)
 800843c:	4604      	mov	r4, r0
 800843e:	4608      	mov	r0, r1
 8008440:	4611      	mov	r1, r2
 8008442:	2200      	movs	r2, #0
 8008444:	602a      	str	r2, [r5, #0]
 8008446:	461a      	mov	r2, r3
 8008448:	f7f9 fa3e 	bl	80018c8 <_write>
 800844c:	1c43      	adds	r3, r0, #1
 800844e:	d102      	bne.n	8008456 <_write_r+0x1e>
 8008450:	682b      	ldr	r3, [r5, #0]
 8008452:	b103      	cbz	r3, 8008456 <_write_r+0x1e>
 8008454:	6023      	str	r3, [r4, #0]
 8008456:	bd38      	pop	{r3, r4, r5, pc}
 8008458:	2000513c 	.word	0x2000513c

0800845c <__errno>:
 800845c:	4b01      	ldr	r3, [pc, #4]	@ (8008464 <__errno+0x8>)
 800845e:	6818      	ldr	r0, [r3, #0]
 8008460:	4770      	bx	lr
 8008462:	bf00      	nop
 8008464:	2000001c 	.word	0x2000001c

08008468 <__libc_init_array>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	4d0d      	ldr	r5, [pc, #52]	@ (80084a0 <__libc_init_array+0x38>)
 800846c:	4c0d      	ldr	r4, [pc, #52]	@ (80084a4 <__libc_init_array+0x3c>)
 800846e:	1b64      	subs	r4, r4, r5
 8008470:	10a4      	asrs	r4, r4, #2
 8008472:	2600      	movs	r6, #0
 8008474:	42a6      	cmp	r6, r4
 8008476:	d109      	bne.n	800848c <__libc_init_array+0x24>
 8008478:	4d0b      	ldr	r5, [pc, #44]	@ (80084a8 <__libc_init_array+0x40>)
 800847a:	4c0c      	ldr	r4, [pc, #48]	@ (80084ac <__libc_init_array+0x44>)
 800847c:	f002 f866 	bl	800a54c <_init>
 8008480:	1b64      	subs	r4, r4, r5
 8008482:	10a4      	asrs	r4, r4, #2
 8008484:	2600      	movs	r6, #0
 8008486:	42a6      	cmp	r6, r4
 8008488:	d105      	bne.n	8008496 <__libc_init_array+0x2e>
 800848a:	bd70      	pop	{r4, r5, r6, pc}
 800848c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008490:	4798      	blx	r3
 8008492:	3601      	adds	r6, #1
 8008494:	e7ee      	b.n	8008474 <__libc_init_array+0xc>
 8008496:	f855 3b04 	ldr.w	r3, [r5], #4
 800849a:	4798      	blx	r3
 800849c:	3601      	adds	r6, #1
 800849e:	e7f2      	b.n	8008486 <__libc_init_array+0x1e>
 80084a0:	0800aa90 	.word	0x0800aa90
 80084a4:	0800aa90 	.word	0x0800aa90
 80084a8:	0800aa90 	.word	0x0800aa90
 80084ac:	0800aa94 	.word	0x0800aa94

080084b0 <__retarget_lock_init_recursive>:
 80084b0:	4770      	bx	lr

080084b2 <__retarget_lock_acquire_recursive>:
 80084b2:	4770      	bx	lr

080084b4 <__retarget_lock_release_recursive>:
 80084b4:	4770      	bx	lr

080084b6 <memcpy>:
 80084b6:	440a      	add	r2, r1
 80084b8:	4291      	cmp	r1, r2
 80084ba:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80084be:	d100      	bne.n	80084c2 <memcpy+0xc>
 80084c0:	4770      	bx	lr
 80084c2:	b510      	push	{r4, lr}
 80084c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80084cc:	4291      	cmp	r1, r2
 80084ce:	d1f9      	bne.n	80084c4 <memcpy+0xe>
 80084d0:	bd10      	pop	{r4, pc}

080084d2 <quorem>:
 80084d2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084d6:	6903      	ldr	r3, [r0, #16]
 80084d8:	690c      	ldr	r4, [r1, #16]
 80084da:	42a3      	cmp	r3, r4
 80084dc:	4607      	mov	r7, r0
 80084de:	db7e      	blt.n	80085de <quorem+0x10c>
 80084e0:	3c01      	subs	r4, #1
 80084e2:	f101 0814 	add.w	r8, r1, #20
 80084e6:	00a3      	lsls	r3, r4, #2
 80084e8:	f100 0514 	add.w	r5, r0, #20
 80084ec:	9300      	str	r3, [sp, #0]
 80084ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80084f2:	9301      	str	r3, [sp, #4]
 80084f4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80084f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80084fc:	3301      	adds	r3, #1
 80084fe:	429a      	cmp	r2, r3
 8008500:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008504:	fbb2 f6f3 	udiv	r6, r2, r3
 8008508:	d32e      	bcc.n	8008568 <quorem+0x96>
 800850a:	f04f 0a00 	mov.w	sl, #0
 800850e:	46c4      	mov	ip, r8
 8008510:	46ae      	mov	lr, r5
 8008512:	46d3      	mov	fp, sl
 8008514:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008518:	b298      	uxth	r0, r3
 800851a:	fb06 a000 	mla	r0, r6, r0, sl
 800851e:	0c02      	lsrs	r2, r0, #16
 8008520:	0c1b      	lsrs	r3, r3, #16
 8008522:	fb06 2303 	mla	r3, r6, r3, r2
 8008526:	f8de 2000 	ldr.w	r2, [lr]
 800852a:	b280      	uxth	r0, r0
 800852c:	b292      	uxth	r2, r2
 800852e:	1a12      	subs	r2, r2, r0
 8008530:	445a      	add	r2, fp
 8008532:	f8de 0000 	ldr.w	r0, [lr]
 8008536:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800853a:	b29b      	uxth	r3, r3
 800853c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008540:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008544:	b292      	uxth	r2, r2
 8008546:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800854a:	45e1      	cmp	r9, ip
 800854c:	f84e 2b04 	str.w	r2, [lr], #4
 8008550:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008554:	d2de      	bcs.n	8008514 <quorem+0x42>
 8008556:	9b00      	ldr	r3, [sp, #0]
 8008558:	58eb      	ldr	r3, [r5, r3]
 800855a:	b92b      	cbnz	r3, 8008568 <quorem+0x96>
 800855c:	9b01      	ldr	r3, [sp, #4]
 800855e:	3b04      	subs	r3, #4
 8008560:	429d      	cmp	r5, r3
 8008562:	461a      	mov	r2, r3
 8008564:	d32f      	bcc.n	80085c6 <quorem+0xf4>
 8008566:	613c      	str	r4, [r7, #16]
 8008568:	4638      	mov	r0, r7
 800856a:	f001 f97b 	bl	8009864 <__mcmp>
 800856e:	2800      	cmp	r0, #0
 8008570:	db25      	blt.n	80085be <quorem+0xec>
 8008572:	4629      	mov	r1, r5
 8008574:	2000      	movs	r0, #0
 8008576:	f858 2b04 	ldr.w	r2, [r8], #4
 800857a:	f8d1 c000 	ldr.w	ip, [r1]
 800857e:	fa1f fe82 	uxth.w	lr, r2
 8008582:	fa1f f38c 	uxth.w	r3, ip
 8008586:	eba3 030e 	sub.w	r3, r3, lr
 800858a:	4403      	add	r3, r0
 800858c:	0c12      	lsrs	r2, r2, #16
 800858e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008592:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008596:	b29b      	uxth	r3, r3
 8008598:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800859c:	45c1      	cmp	r9, r8
 800859e:	f841 3b04 	str.w	r3, [r1], #4
 80085a2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80085a6:	d2e6      	bcs.n	8008576 <quorem+0xa4>
 80085a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80085ac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80085b0:	b922      	cbnz	r2, 80085bc <quorem+0xea>
 80085b2:	3b04      	subs	r3, #4
 80085b4:	429d      	cmp	r5, r3
 80085b6:	461a      	mov	r2, r3
 80085b8:	d30b      	bcc.n	80085d2 <quorem+0x100>
 80085ba:	613c      	str	r4, [r7, #16]
 80085bc:	3601      	adds	r6, #1
 80085be:	4630      	mov	r0, r6
 80085c0:	b003      	add	sp, #12
 80085c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085c6:	6812      	ldr	r2, [r2, #0]
 80085c8:	3b04      	subs	r3, #4
 80085ca:	2a00      	cmp	r2, #0
 80085cc:	d1cb      	bne.n	8008566 <quorem+0x94>
 80085ce:	3c01      	subs	r4, #1
 80085d0:	e7c6      	b.n	8008560 <quorem+0x8e>
 80085d2:	6812      	ldr	r2, [r2, #0]
 80085d4:	3b04      	subs	r3, #4
 80085d6:	2a00      	cmp	r2, #0
 80085d8:	d1ef      	bne.n	80085ba <quorem+0xe8>
 80085da:	3c01      	subs	r4, #1
 80085dc:	e7ea      	b.n	80085b4 <quorem+0xe2>
 80085de:	2000      	movs	r0, #0
 80085e0:	e7ee      	b.n	80085c0 <quorem+0xee>
 80085e2:	0000      	movs	r0, r0
 80085e4:	0000      	movs	r0, r0
	...

080085e8 <_dtoa_r>:
 80085e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085ec:	69c7      	ldr	r7, [r0, #28]
 80085ee:	b099      	sub	sp, #100	@ 0x64
 80085f0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80085f4:	ec55 4b10 	vmov	r4, r5, d0
 80085f8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80085fa:	9109      	str	r1, [sp, #36]	@ 0x24
 80085fc:	4683      	mov	fp, r0
 80085fe:	920e      	str	r2, [sp, #56]	@ 0x38
 8008600:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008602:	b97f      	cbnz	r7, 8008624 <_dtoa_r+0x3c>
 8008604:	2010      	movs	r0, #16
 8008606:	f000 fdfd 	bl	8009204 <malloc>
 800860a:	4602      	mov	r2, r0
 800860c:	f8cb 001c 	str.w	r0, [fp, #28]
 8008610:	b920      	cbnz	r0, 800861c <_dtoa_r+0x34>
 8008612:	4ba7      	ldr	r3, [pc, #668]	@ (80088b0 <_dtoa_r+0x2c8>)
 8008614:	21ef      	movs	r1, #239	@ 0xef
 8008616:	48a7      	ldr	r0, [pc, #668]	@ (80088b4 <_dtoa_r+0x2cc>)
 8008618:	f001 fc5a 	bl	8009ed0 <__assert_func>
 800861c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008620:	6007      	str	r7, [r0, #0]
 8008622:	60c7      	str	r7, [r0, #12]
 8008624:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008628:	6819      	ldr	r1, [r3, #0]
 800862a:	b159      	cbz	r1, 8008644 <_dtoa_r+0x5c>
 800862c:	685a      	ldr	r2, [r3, #4]
 800862e:	604a      	str	r2, [r1, #4]
 8008630:	2301      	movs	r3, #1
 8008632:	4093      	lsls	r3, r2
 8008634:	608b      	str	r3, [r1, #8]
 8008636:	4658      	mov	r0, fp
 8008638:	f000 feda 	bl	80093f0 <_Bfree>
 800863c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008640:	2200      	movs	r2, #0
 8008642:	601a      	str	r2, [r3, #0]
 8008644:	1e2b      	subs	r3, r5, #0
 8008646:	bfb9      	ittee	lt
 8008648:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800864c:	9303      	strlt	r3, [sp, #12]
 800864e:	2300      	movge	r3, #0
 8008650:	6033      	strge	r3, [r6, #0]
 8008652:	9f03      	ldr	r7, [sp, #12]
 8008654:	4b98      	ldr	r3, [pc, #608]	@ (80088b8 <_dtoa_r+0x2d0>)
 8008656:	bfbc      	itt	lt
 8008658:	2201      	movlt	r2, #1
 800865a:	6032      	strlt	r2, [r6, #0]
 800865c:	43bb      	bics	r3, r7
 800865e:	d112      	bne.n	8008686 <_dtoa_r+0x9e>
 8008660:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008662:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008666:	6013      	str	r3, [r2, #0]
 8008668:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800866c:	4323      	orrs	r3, r4
 800866e:	f000 854d 	beq.w	800910c <_dtoa_r+0xb24>
 8008672:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008674:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80088cc <_dtoa_r+0x2e4>
 8008678:	2b00      	cmp	r3, #0
 800867a:	f000 854f 	beq.w	800911c <_dtoa_r+0xb34>
 800867e:	f10a 0303 	add.w	r3, sl, #3
 8008682:	f000 bd49 	b.w	8009118 <_dtoa_r+0xb30>
 8008686:	ed9d 7b02 	vldr	d7, [sp, #8]
 800868a:	2200      	movs	r2, #0
 800868c:	ec51 0b17 	vmov	r0, r1, d7
 8008690:	2300      	movs	r3, #0
 8008692:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008696:	f7f8 fa37 	bl	8000b08 <__aeabi_dcmpeq>
 800869a:	4680      	mov	r8, r0
 800869c:	b158      	cbz	r0, 80086b6 <_dtoa_r+0xce>
 800869e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80086a0:	2301      	movs	r3, #1
 80086a2:	6013      	str	r3, [r2, #0]
 80086a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80086a6:	b113      	cbz	r3, 80086ae <_dtoa_r+0xc6>
 80086a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80086aa:	4b84      	ldr	r3, [pc, #528]	@ (80088bc <_dtoa_r+0x2d4>)
 80086ac:	6013      	str	r3, [r2, #0]
 80086ae:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80088d0 <_dtoa_r+0x2e8>
 80086b2:	f000 bd33 	b.w	800911c <_dtoa_r+0xb34>
 80086b6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80086ba:	aa16      	add	r2, sp, #88	@ 0x58
 80086bc:	a917      	add	r1, sp, #92	@ 0x5c
 80086be:	4658      	mov	r0, fp
 80086c0:	f001 f980 	bl	80099c4 <__d2b>
 80086c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80086c8:	4681      	mov	r9, r0
 80086ca:	2e00      	cmp	r6, #0
 80086cc:	d077      	beq.n	80087be <_dtoa_r+0x1d6>
 80086ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80086d0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80086d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80086dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80086e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80086e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80086e8:	4619      	mov	r1, r3
 80086ea:	2200      	movs	r2, #0
 80086ec:	4b74      	ldr	r3, [pc, #464]	@ (80088c0 <_dtoa_r+0x2d8>)
 80086ee:	f7f7 fdeb 	bl	80002c8 <__aeabi_dsub>
 80086f2:	a369      	add	r3, pc, #420	@ (adr r3, 8008898 <_dtoa_r+0x2b0>)
 80086f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086f8:	f7f7 ff9e 	bl	8000638 <__aeabi_dmul>
 80086fc:	a368      	add	r3, pc, #416	@ (adr r3, 80088a0 <_dtoa_r+0x2b8>)
 80086fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008702:	f7f7 fde3 	bl	80002cc <__adddf3>
 8008706:	4604      	mov	r4, r0
 8008708:	4630      	mov	r0, r6
 800870a:	460d      	mov	r5, r1
 800870c:	f7f7 ff2a 	bl	8000564 <__aeabi_i2d>
 8008710:	a365      	add	r3, pc, #404	@ (adr r3, 80088a8 <_dtoa_r+0x2c0>)
 8008712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008716:	f7f7 ff8f 	bl	8000638 <__aeabi_dmul>
 800871a:	4602      	mov	r2, r0
 800871c:	460b      	mov	r3, r1
 800871e:	4620      	mov	r0, r4
 8008720:	4629      	mov	r1, r5
 8008722:	f7f7 fdd3 	bl	80002cc <__adddf3>
 8008726:	4604      	mov	r4, r0
 8008728:	460d      	mov	r5, r1
 800872a:	f7f8 fa35 	bl	8000b98 <__aeabi_d2iz>
 800872e:	2200      	movs	r2, #0
 8008730:	4607      	mov	r7, r0
 8008732:	2300      	movs	r3, #0
 8008734:	4620      	mov	r0, r4
 8008736:	4629      	mov	r1, r5
 8008738:	f7f8 f9f0 	bl	8000b1c <__aeabi_dcmplt>
 800873c:	b140      	cbz	r0, 8008750 <_dtoa_r+0x168>
 800873e:	4638      	mov	r0, r7
 8008740:	f7f7 ff10 	bl	8000564 <__aeabi_i2d>
 8008744:	4622      	mov	r2, r4
 8008746:	462b      	mov	r3, r5
 8008748:	f7f8 f9de 	bl	8000b08 <__aeabi_dcmpeq>
 800874c:	b900      	cbnz	r0, 8008750 <_dtoa_r+0x168>
 800874e:	3f01      	subs	r7, #1
 8008750:	2f16      	cmp	r7, #22
 8008752:	d851      	bhi.n	80087f8 <_dtoa_r+0x210>
 8008754:	4b5b      	ldr	r3, [pc, #364]	@ (80088c4 <_dtoa_r+0x2dc>)
 8008756:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800875a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800875e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008762:	f7f8 f9db 	bl	8000b1c <__aeabi_dcmplt>
 8008766:	2800      	cmp	r0, #0
 8008768:	d048      	beq.n	80087fc <_dtoa_r+0x214>
 800876a:	3f01      	subs	r7, #1
 800876c:	2300      	movs	r3, #0
 800876e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008770:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008772:	1b9b      	subs	r3, r3, r6
 8008774:	1e5a      	subs	r2, r3, #1
 8008776:	bf44      	itt	mi
 8008778:	f1c3 0801 	rsbmi	r8, r3, #1
 800877c:	2300      	movmi	r3, #0
 800877e:	9208      	str	r2, [sp, #32]
 8008780:	bf54      	ite	pl
 8008782:	f04f 0800 	movpl.w	r8, #0
 8008786:	9308      	strmi	r3, [sp, #32]
 8008788:	2f00      	cmp	r7, #0
 800878a:	db39      	blt.n	8008800 <_dtoa_r+0x218>
 800878c:	9b08      	ldr	r3, [sp, #32]
 800878e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008790:	443b      	add	r3, r7
 8008792:	9308      	str	r3, [sp, #32]
 8008794:	2300      	movs	r3, #0
 8008796:	930a      	str	r3, [sp, #40]	@ 0x28
 8008798:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800879a:	2b09      	cmp	r3, #9
 800879c:	d864      	bhi.n	8008868 <_dtoa_r+0x280>
 800879e:	2b05      	cmp	r3, #5
 80087a0:	bfc4      	itt	gt
 80087a2:	3b04      	subgt	r3, #4
 80087a4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80087a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087a8:	f1a3 0302 	sub.w	r3, r3, #2
 80087ac:	bfcc      	ite	gt
 80087ae:	2400      	movgt	r4, #0
 80087b0:	2401      	movle	r4, #1
 80087b2:	2b03      	cmp	r3, #3
 80087b4:	d863      	bhi.n	800887e <_dtoa_r+0x296>
 80087b6:	e8df f003 	tbb	[pc, r3]
 80087ba:	372a      	.short	0x372a
 80087bc:	5535      	.short	0x5535
 80087be:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80087c2:	441e      	add	r6, r3
 80087c4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80087c8:	2b20      	cmp	r3, #32
 80087ca:	bfc1      	itttt	gt
 80087cc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80087d0:	409f      	lslgt	r7, r3
 80087d2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80087d6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80087da:	bfd6      	itet	le
 80087dc:	f1c3 0320 	rsble	r3, r3, #32
 80087e0:	ea47 0003 	orrgt.w	r0, r7, r3
 80087e4:	fa04 f003 	lslle.w	r0, r4, r3
 80087e8:	f7f7 feac 	bl	8000544 <__aeabi_ui2d>
 80087ec:	2201      	movs	r2, #1
 80087ee:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80087f2:	3e01      	subs	r6, #1
 80087f4:	9214      	str	r2, [sp, #80]	@ 0x50
 80087f6:	e777      	b.n	80086e8 <_dtoa_r+0x100>
 80087f8:	2301      	movs	r3, #1
 80087fa:	e7b8      	b.n	800876e <_dtoa_r+0x186>
 80087fc:	9012      	str	r0, [sp, #72]	@ 0x48
 80087fe:	e7b7      	b.n	8008770 <_dtoa_r+0x188>
 8008800:	427b      	negs	r3, r7
 8008802:	930a      	str	r3, [sp, #40]	@ 0x28
 8008804:	2300      	movs	r3, #0
 8008806:	eba8 0807 	sub.w	r8, r8, r7
 800880a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800880c:	e7c4      	b.n	8008798 <_dtoa_r+0x1b0>
 800880e:	2300      	movs	r3, #0
 8008810:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008812:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008814:	2b00      	cmp	r3, #0
 8008816:	dc35      	bgt.n	8008884 <_dtoa_r+0x29c>
 8008818:	2301      	movs	r3, #1
 800881a:	9300      	str	r3, [sp, #0]
 800881c:	9307      	str	r3, [sp, #28]
 800881e:	461a      	mov	r2, r3
 8008820:	920e      	str	r2, [sp, #56]	@ 0x38
 8008822:	e00b      	b.n	800883c <_dtoa_r+0x254>
 8008824:	2301      	movs	r3, #1
 8008826:	e7f3      	b.n	8008810 <_dtoa_r+0x228>
 8008828:	2300      	movs	r3, #0
 800882a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800882c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800882e:	18fb      	adds	r3, r7, r3
 8008830:	9300      	str	r3, [sp, #0]
 8008832:	3301      	adds	r3, #1
 8008834:	2b01      	cmp	r3, #1
 8008836:	9307      	str	r3, [sp, #28]
 8008838:	bfb8      	it	lt
 800883a:	2301      	movlt	r3, #1
 800883c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008840:	2100      	movs	r1, #0
 8008842:	2204      	movs	r2, #4
 8008844:	f102 0514 	add.w	r5, r2, #20
 8008848:	429d      	cmp	r5, r3
 800884a:	d91f      	bls.n	800888c <_dtoa_r+0x2a4>
 800884c:	6041      	str	r1, [r0, #4]
 800884e:	4658      	mov	r0, fp
 8008850:	f000 fd8e 	bl	8009370 <_Balloc>
 8008854:	4682      	mov	sl, r0
 8008856:	2800      	cmp	r0, #0
 8008858:	d13c      	bne.n	80088d4 <_dtoa_r+0x2ec>
 800885a:	4b1b      	ldr	r3, [pc, #108]	@ (80088c8 <_dtoa_r+0x2e0>)
 800885c:	4602      	mov	r2, r0
 800885e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008862:	e6d8      	b.n	8008616 <_dtoa_r+0x2e>
 8008864:	2301      	movs	r3, #1
 8008866:	e7e0      	b.n	800882a <_dtoa_r+0x242>
 8008868:	2401      	movs	r4, #1
 800886a:	2300      	movs	r3, #0
 800886c:	9309      	str	r3, [sp, #36]	@ 0x24
 800886e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008870:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008874:	9300      	str	r3, [sp, #0]
 8008876:	9307      	str	r3, [sp, #28]
 8008878:	2200      	movs	r2, #0
 800887a:	2312      	movs	r3, #18
 800887c:	e7d0      	b.n	8008820 <_dtoa_r+0x238>
 800887e:	2301      	movs	r3, #1
 8008880:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008882:	e7f5      	b.n	8008870 <_dtoa_r+0x288>
 8008884:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008886:	9300      	str	r3, [sp, #0]
 8008888:	9307      	str	r3, [sp, #28]
 800888a:	e7d7      	b.n	800883c <_dtoa_r+0x254>
 800888c:	3101      	adds	r1, #1
 800888e:	0052      	lsls	r2, r2, #1
 8008890:	e7d8      	b.n	8008844 <_dtoa_r+0x25c>
 8008892:	bf00      	nop
 8008894:	f3af 8000 	nop.w
 8008898:	636f4361 	.word	0x636f4361
 800889c:	3fd287a7 	.word	0x3fd287a7
 80088a0:	8b60c8b3 	.word	0x8b60c8b3
 80088a4:	3fc68a28 	.word	0x3fc68a28
 80088a8:	509f79fb 	.word	0x509f79fb
 80088ac:	3fd34413 	.word	0x3fd34413
 80088b0:	0800a759 	.word	0x0800a759
 80088b4:	0800a770 	.word	0x0800a770
 80088b8:	7ff00000 	.word	0x7ff00000
 80088bc:	0800a729 	.word	0x0800a729
 80088c0:	3ff80000 	.word	0x3ff80000
 80088c4:	0800a868 	.word	0x0800a868
 80088c8:	0800a7c8 	.word	0x0800a7c8
 80088cc:	0800a755 	.word	0x0800a755
 80088d0:	0800a728 	.word	0x0800a728
 80088d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80088d8:	6018      	str	r0, [r3, #0]
 80088da:	9b07      	ldr	r3, [sp, #28]
 80088dc:	2b0e      	cmp	r3, #14
 80088de:	f200 80a4 	bhi.w	8008a2a <_dtoa_r+0x442>
 80088e2:	2c00      	cmp	r4, #0
 80088e4:	f000 80a1 	beq.w	8008a2a <_dtoa_r+0x442>
 80088e8:	2f00      	cmp	r7, #0
 80088ea:	dd33      	ble.n	8008954 <_dtoa_r+0x36c>
 80088ec:	4bad      	ldr	r3, [pc, #692]	@ (8008ba4 <_dtoa_r+0x5bc>)
 80088ee:	f007 020f 	and.w	r2, r7, #15
 80088f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80088f6:	ed93 7b00 	vldr	d7, [r3]
 80088fa:	05f8      	lsls	r0, r7, #23
 80088fc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008900:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008904:	d516      	bpl.n	8008934 <_dtoa_r+0x34c>
 8008906:	4ba8      	ldr	r3, [pc, #672]	@ (8008ba8 <_dtoa_r+0x5c0>)
 8008908:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800890c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008910:	f7f7 ffbc 	bl	800088c <__aeabi_ddiv>
 8008914:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008918:	f004 040f 	and.w	r4, r4, #15
 800891c:	2603      	movs	r6, #3
 800891e:	4da2      	ldr	r5, [pc, #648]	@ (8008ba8 <_dtoa_r+0x5c0>)
 8008920:	b954      	cbnz	r4, 8008938 <_dtoa_r+0x350>
 8008922:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008926:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800892a:	f7f7 ffaf 	bl	800088c <__aeabi_ddiv>
 800892e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008932:	e028      	b.n	8008986 <_dtoa_r+0x39e>
 8008934:	2602      	movs	r6, #2
 8008936:	e7f2      	b.n	800891e <_dtoa_r+0x336>
 8008938:	07e1      	lsls	r1, r4, #31
 800893a:	d508      	bpl.n	800894e <_dtoa_r+0x366>
 800893c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008940:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008944:	f7f7 fe78 	bl	8000638 <__aeabi_dmul>
 8008948:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800894c:	3601      	adds	r6, #1
 800894e:	1064      	asrs	r4, r4, #1
 8008950:	3508      	adds	r5, #8
 8008952:	e7e5      	b.n	8008920 <_dtoa_r+0x338>
 8008954:	f000 80d2 	beq.w	8008afc <_dtoa_r+0x514>
 8008958:	427c      	negs	r4, r7
 800895a:	4b92      	ldr	r3, [pc, #584]	@ (8008ba4 <_dtoa_r+0x5bc>)
 800895c:	4d92      	ldr	r5, [pc, #584]	@ (8008ba8 <_dtoa_r+0x5c0>)
 800895e:	f004 020f 	and.w	r2, r4, #15
 8008962:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800896a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800896e:	f7f7 fe63 	bl	8000638 <__aeabi_dmul>
 8008972:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008976:	1124      	asrs	r4, r4, #4
 8008978:	2300      	movs	r3, #0
 800897a:	2602      	movs	r6, #2
 800897c:	2c00      	cmp	r4, #0
 800897e:	f040 80b2 	bne.w	8008ae6 <_dtoa_r+0x4fe>
 8008982:	2b00      	cmp	r3, #0
 8008984:	d1d3      	bne.n	800892e <_dtoa_r+0x346>
 8008986:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008988:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800898c:	2b00      	cmp	r3, #0
 800898e:	f000 80b7 	beq.w	8008b00 <_dtoa_r+0x518>
 8008992:	4b86      	ldr	r3, [pc, #536]	@ (8008bac <_dtoa_r+0x5c4>)
 8008994:	2200      	movs	r2, #0
 8008996:	4620      	mov	r0, r4
 8008998:	4629      	mov	r1, r5
 800899a:	f7f8 f8bf 	bl	8000b1c <__aeabi_dcmplt>
 800899e:	2800      	cmp	r0, #0
 80089a0:	f000 80ae 	beq.w	8008b00 <_dtoa_r+0x518>
 80089a4:	9b07      	ldr	r3, [sp, #28]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	f000 80aa 	beq.w	8008b00 <_dtoa_r+0x518>
 80089ac:	9b00      	ldr	r3, [sp, #0]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	dd37      	ble.n	8008a22 <_dtoa_r+0x43a>
 80089b2:	1e7b      	subs	r3, r7, #1
 80089b4:	9304      	str	r3, [sp, #16]
 80089b6:	4620      	mov	r0, r4
 80089b8:	4b7d      	ldr	r3, [pc, #500]	@ (8008bb0 <_dtoa_r+0x5c8>)
 80089ba:	2200      	movs	r2, #0
 80089bc:	4629      	mov	r1, r5
 80089be:	f7f7 fe3b 	bl	8000638 <__aeabi_dmul>
 80089c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089c6:	9c00      	ldr	r4, [sp, #0]
 80089c8:	3601      	adds	r6, #1
 80089ca:	4630      	mov	r0, r6
 80089cc:	f7f7 fdca 	bl	8000564 <__aeabi_i2d>
 80089d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80089d4:	f7f7 fe30 	bl	8000638 <__aeabi_dmul>
 80089d8:	4b76      	ldr	r3, [pc, #472]	@ (8008bb4 <_dtoa_r+0x5cc>)
 80089da:	2200      	movs	r2, #0
 80089dc:	f7f7 fc76 	bl	80002cc <__adddf3>
 80089e0:	4605      	mov	r5, r0
 80089e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80089e6:	2c00      	cmp	r4, #0
 80089e8:	f040 808d 	bne.w	8008b06 <_dtoa_r+0x51e>
 80089ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80089f0:	4b71      	ldr	r3, [pc, #452]	@ (8008bb8 <_dtoa_r+0x5d0>)
 80089f2:	2200      	movs	r2, #0
 80089f4:	f7f7 fc68 	bl	80002c8 <__aeabi_dsub>
 80089f8:	4602      	mov	r2, r0
 80089fa:	460b      	mov	r3, r1
 80089fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008a00:	462a      	mov	r2, r5
 8008a02:	4633      	mov	r3, r6
 8008a04:	f7f8 f8a8 	bl	8000b58 <__aeabi_dcmpgt>
 8008a08:	2800      	cmp	r0, #0
 8008a0a:	f040 828b 	bne.w	8008f24 <_dtoa_r+0x93c>
 8008a0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a12:	462a      	mov	r2, r5
 8008a14:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008a18:	f7f8 f880 	bl	8000b1c <__aeabi_dcmplt>
 8008a1c:	2800      	cmp	r0, #0
 8008a1e:	f040 8128 	bne.w	8008c72 <_dtoa_r+0x68a>
 8008a22:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008a26:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008a2a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	f2c0 815a 	blt.w	8008ce6 <_dtoa_r+0x6fe>
 8008a32:	2f0e      	cmp	r7, #14
 8008a34:	f300 8157 	bgt.w	8008ce6 <_dtoa_r+0x6fe>
 8008a38:	4b5a      	ldr	r3, [pc, #360]	@ (8008ba4 <_dtoa_r+0x5bc>)
 8008a3a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008a3e:	ed93 7b00 	vldr	d7, [r3]
 8008a42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	ed8d 7b00 	vstr	d7, [sp]
 8008a4a:	da03      	bge.n	8008a54 <_dtoa_r+0x46c>
 8008a4c:	9b07      	ldr	r3, [sp, #28]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	f340 8101 	ble.w	8008c56 <_dtoa_r+0x66e>
 8008a54:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008a58:	4656      	mov	r6, sl
 8008a5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a5e:	4620      	mov	r0, r4
 8008a60:	4629      	mov	r1, r5
 8008a62:	f7f7 ff13 	bl	800088c <__aeabi_ddiv>
 8008a66:	f7f8 f897 	bl	8000b98 <__aeabi_d2iz>
 8008a6a:	4680      	mov	r8, r0
 8008a6c:	f7f7 fd7a 	bl	8000564 <__aeabi_i2d>
 8008a70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a74:	f7f7 fde0 	bl	8000638 <__aeabi_dmul>
 8008a78:	4602      	mov	r2, r0
 8008a7a:	460b      	mov	r3, r1
 8008a7c:	4620      	mov	r0, r4
 8008a7e:	4629      	mov	r1, r5
 8008a80:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008a84:	f7f7 fc20 	bl	80002c8 <__aeabi_dsub>
 8008a88:	f806 4b01 	strb.w	r4, [r6], #1
 8008a8c:	9d07      	ldr	r5, [sp, #28]
 8008a8e:	eba6 040a 	sub.w	r4, r6, sl
 8008a92:	42a5      	cmp	r5, r4
 8008a94:	4602      	mov	r2, r0
 8008a96:	460b      	mov	r3, r1
 8008a98:	f040 8117 	bne.w	8008cca <_dtoa_r+0x6e2>
 8008a9c:	f7f7 fc16 	bl	80002cc <__adddf3>
 8008aa0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008aa4:	4604      	mov	r4, r0
 8008aa6:	460d      	mov	r5, r1
 8008aa8:	f7f8 f856 	bl	8000b58 <__aeabi_dcmpgt>
 8008aac:	2800      	cmp	r0, #0
 8008aae:	f040 80f9 	bne.w	8008ca4 <_dtoa_r+0x6bc>
 8008ab2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ab6:	4620      	mov	r0, r4
 8008ab8:	4629      	mov	r1, r5
 8008aba:	f7f8 f825 	bl	8000b08 <__aeabi_dcmpeq>
 8008abe:	b118      	cbz	r0, 8008ac8 <_dtoa_r+0x4e0>
 8008ac0:	f018 0f01 	tst.w	r8, #1
 8008ac4:	f040 80ee 	bne.w	8008ca4 <_dtoa_r+0x6bc>
 8008ac8:	4649      	mov	r1, r9
 8008aca:	4658      	mov	r0, fp
 8008acc:	f000 fc90 	bl	80093f0 <_Bfree>
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	7033      	strb	r3, [r6, #0]
 8008ad4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008ad6:	3701      	adds	r7, #1
 8008ad8:	601f      	str	r7, [r3, #0]
 8008ada:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	f000 831d 	beq.w	800911c <_dtoa_r+0xb34>
 8008ae2:	601e      	str	r6, [r3, #0]
 8008ae4:	e31a      	b.n	800911c <_dtoa_r+0xb34>
 8008ae6:	07e2      	lsls	r2, r4, #31
 8008ae8:	d505      	bpl.n	8008af6 <_dtoa_r+0x50e>
 8008aea:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008aee:	f7f7 fda3 	bl	8000638 <__aeabi_dmul>
 8008af2:	3601      	adds	r6, #1
 8008af4:	2301      	movs	r3, #1
 8008af6:	1064      	asrs	r4, r4, #1
 8008af8:	3508      	adds	r5, #8
 8008afa:	e73f      	b.n	800897c <_dtoa_r+0x394>
 8008afc:	2602      	movs	r6, #2
 8008afe:	e742      	b.n	8008986 <_dtoa_r+0x39e>
 8008b00:	9c07      	ldr	r4, [sp, #28]
 8008b02:	9704      	str	r7, [sp, #16]
 8008b04:	e761      	b.n	80089ca <_dtoa_r+0x3e2>
 8008b06:	4b27      	ldr	r3, [pc, #156]	@ (8008ba4 <_dtoa_r+0x5bc>)
 8008b08:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008b0a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008b0e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008b12:	4454      	add	r4, sl
 8008b14:	2900      	cmp	r1, #0
 8008b16:	d053      	beq.n	8008bc0 <_dtoa_r+0x5d8>
 8008b18:	4928      	ldr	r1, [pc, #160]	@ (8008bbc <_dtoa_r+0x5d4>)
 8008b1a:	2000      	movs	r0, #0
 8008b1c:	f7f7 feb6 	bl	800088c <__aeabi_ddiv>
 8008b20:	4633      	mov	r3, r6
 8008b22:	462a      	mov	r2, r5
 8008b24:	f7f7 fbd0 	bl	80002c8 <__aeabi_dsub>
 8008b28:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008b2c:	4656      	mov	r6, sl
 8008b2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b32:	f7f8 f831 	bl	8000b98 <__aeabi_d2iz>
 8008b36:	4605      	mov	r5, r0
 8008b38:	f7f7 fd14 	bl	8000564 <__aeabi_i2d>
 8008b3c:	4602      	mov	r2, r0
 8008b3e:	460b      	mov	r3, r1
 8008b40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b44:	f7f7 fbc0 	bl	80002c8 <__aeabi_dsub>
 8008b48:	3530      	adds	r5, #48	@ 0x30
 8008b4a:	4602      	mov	r2, r0
 8008b4c:	460b      	mov	r3, r1
 8008b4e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008b52:	f806 5b01 	strb.w	r5, [r6], #1
 8008b56:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008b5a:	f7f7 ffdf 	bl	8000b1c <__aeabi_dcmplt>
 8008b5e:	2800      	cmp	r0, #0
 8008b60:	d171      	bne.n	8008c46 <_dtoa_r+0x65e>
 8008b62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b66:	4911      	ldr	r1, [pc, #68]	@ (8008bac <_dtoa_r+0x5c4>)
 8008b68:	2000      	movs	r0, #0
 8008b6a:	f7f7 fbad 	bl	80002c8 <__aeabi_dsub>
 8008b6e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008b72:	f7f7 ffd3 	bl	8000b1c <__aeabi_dcmplt>
 8008b76:	2800      	cmp	r0, #0
 8008b78:	f040 8095 	bne.w	8008ca6 <_dtoa_r+0x6be>
 8008b7c:	42a6      	cmp	r6, r4
 8008b7e:	f43f af50 	beq.w	8008a22 <_dtoa_r+0x43a>
 8008b82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008b86:	4b0a      	ldr	r3, [pc, #40]	@ (8008bb0 <_dtoa_r+0x5c8>)
 8008b88:	2200      	movs	r2, #0
 8008b8a:	f7f7 fd55 	bl	8000638 <__aeabi_dmul>
 8008b8e:	4b08      	ldr	r3, [pc, #32]	@ (8008bb0 <_dtoa_r+0x5c8>)
 8008b90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008b94:	2200      	movs	r2, #0
 8008b96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b9a:	f7f7 fd4d 	bl	8000638 <__aeabi_dmul>
 8008b9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ba2:	e7c4      	b.n	8008b2e <_dtoa_r+0x546>
 8008ba4:	0800a868 	.word	0x0800a868
 8008ba8:	0800a840 	.word	0x0800a840
 8008bac:	3ff00000 	.word	0x3ff00000
 8008bb0:	40240000 	.word	0x40240000
 8008bb4:	401c0000 	.word	0x401c0000
 8008bb8:	40140000 	.word	0x40140000
 8008bbc:	3fe00000 	.word	0x3fe00000
 8008bc0:	4631      	mov	r1, r6
 8008bc2:	4628      	mov	r0, r5
 8008bc4:	f7f7 fd38 	bl	8000638 <__aeabi_dmul>
 8008bc8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008bcc:	9415      	str	r4, [sp, #84]	@ 0x54
 8008bce:	4656      	mov	r6, sl
 8008bd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008bd4:	f7f7 ffe0 	bl	8000b98 <__aeabi_d2iz>
 8008bd8:	4605      	mov	r5, r0
 8008bda:	f7f7 fcc3 	bl	8000564 <__aeabi_i2d>
 8008bde:	4602      	mov	r2, r0
 8008be0:	460b      	mov	r3, r1
 8008be2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008be6:	f7f7 fb6f 	bl	80002c8 <__aeabi_dsub>
 8008bea:	3530      	adds	r5, #48	@ 0x30
 8008bec:	f806 5b01 	strb.w	r5, [r6], #1
 8008bf0:	4602      	mov	r2, r0
 8008bf2:	460b      	mov	r3, r1
 8008bf4:	42a6      	cmp	r6, r4
 8008bf6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008bfa:	f04f 0200 	mov.w	r2, #0
 8008bfe:	d124      	bne.n	8008c4a <_dtoa_r+0x662>
 8008c00:	4bac      	ldr	r3, [pc, #688]	@ (8008eb4 <_dtoa_r+0x8cc>)
 8008c02:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008c06:	f7f7 fb61 	bl	80002cc <__adddf3>
 8008c0a:	4602      	mov	r2, r0
 8008c0c:	460b      	mov	r3, r1
 8008c0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c12:	f7f7 ffa1 	bl	8000b58 <__aeabi_dcmpgt>
 8008c16:	2800      	cmp	r0, #0
 8008c18:	d145      	bne.n	8008ca6 <_dtoa_r+0x6be>
 8008c1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008c1e:	49a5      	ldr	r1, [pc, #660]	@ (8008eb4 <_dtoa_r+0x8cc>)
 8008c20:	2000      	movs	r0, #0
 8008c22:	f7f7 fb51 	bl	80002c8 <__aeabi_dsub>
 8008c26:	4602      	mov	r2, r0
 8008c28:	460b      	mov	r3, r1
 8008c2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c2e:	f7f7 ff75 	bl	8000b1c <__aeabi_dcmplt>
 8008c32:	2800      	cmp	r0, #0
 8008c34:	f43f aef5 	beq.w	8008a22 <_dtoa_r+0x43a>
 8008c38:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008c3a:	1e73      	subs	r3, r6, #1
 8008c3c:	9315      	str	r3, [sp, #84]	@ 0x54
 8008c3e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008c42:	2b30      	cmp	r3, #48	@ 0x30
 8008c44:	d0f8      	beq.n	8008c38 <_dtoa_r+0x650>
 8008c46:	9f04      	ldr	r7, [sp, #16]
 8008c48:	e73e      	b.n	8008ac8 <_dtoa_r+0x4e0>
 8008c4a:	4b9b      	ldr	r3, [pc, #620]	@ (8008eb8 <_dtoa_r+0x8d0>)
 8008c4c:	f7f7 fcf4 	bl	8000638 <__aeabi_dmul>
 8008c50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c54:	e7bc      	b.n	8008bd0 <_dtoa_r+0x5e8>
 8008c56:	d10c      	bne.n	8008c72 <_dtoa_r+0x68a>
 8008c58:	4b98      	ldr	r3, [pc, #608]	@ (8008ebc <_dtoa_r+0x8d4>)
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008c60:	f7f7 fcea 	bl	8000638 <__aeabi_dmul>
 8008c64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c68:	f7f7 ff6c 	bl	8000b44 <__aeabi_dcmpge>
 8008c6c:	2800      	cmp	r0, #0
 8008c6e:	f000 8157 	beq.w	8008f20 <_dtoa_r+0x938>
 8008c72:	2400      	movs	r4, #0
 8008c74:	4625      	mov	r5, r4
 8008c76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c78:	43db      	mvns	r3, r3
 8008c7a:	9304      	str	r3, [sp, #16]
 8008c7c:	4656      	mov	r6, sl
 8008c7e:	2700      	movs	r7, #0
 8008c80:	4621      	mov	r1, r4
 8008c82:	4658      	mov	r0, fp
 8008c84:	f000 fbb4 	bl	80093f0 <_Bfree>
 8008c88:	2d00      	cmp	r5, #0
 8008c8a:	d0dc      	beq.n	8008c46 <_dtoa_r+0x65e>
 8008c8c:	b12f      	cbz	r7, 8008c9a <_dtoa_r+0x6b2>
 8008c8e:	42af      	cmp	r7, r5
 8008c90:	d003      	beq.n	8008c9a <_dtoa_r+0x6b2>
 8008c92:	4639      	mov	r1, r7
 8008c94:	4658      	mov	r0, fp
 8008c96:	f000 fbab 	bl	80093f0 <_Bfree>
 8008c9a:	4629      	mov	r1, r5
 8008c9c:	4658      	mov	r0, fp
 8008c9e:	f000 fba7 	bl	80093f0 <_Bfree>
 8008ca2:	e7d0      	b.n	8008c46 <_dtoa_r+0x65e>
 8008ca4:	9704      	str	r7, [sp, #16]
 8008ca6:	4633      	mov	r3, r6
 8008ca8:	461e      	mov	r6, r3
 8008caa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008cae:	2a39      	cmp	r2, #57	@ 0x39
 8008cb0:	d107      	bne.n	8008cc2 <_dtoa_r+0x6da>
 8008cb2:	459a      	cmp	sl, r3
 8008cb4:	d1f8      	bne.n	8008ca8 <_dtoa_r+0x6c0>
 8008cb6:	9a04      	ldr	r2, [sp, #16]
 8008cb8:	3201      	adds	r2, #1
 8008cba:	9204      	str	r2, [sp, #16]
 8008cbc:	2230      	movs	r2, #48	@ 0x30
 8008cbe:	f88a 2000 	strb.w	r2, [sl]
 8008cc2:	781a      	ldrb	r2, [r3, #0]
 8008cc4:	3201      	adds	r2, #1
 8008cc6:	701a      	strb	r2, [r3, #0]
 8008cc8:	e7bd      	b.n	8008c46 <_dtoa_r+0x65e>
 8008cca:	4b7b      	ldr	r3, [pc, #492]	@ (8008eb8 <_dtoa_r+0x8d0>)
 8008ccc:	2200      	movs	r2, #0
 8008cce:	f7f7 fcb3 	bl	8000638 <__aeabi_dmul>
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	4604      	mov	r4, r0
 8008cd8:	460d      	mov	r5, r1
 8008cda:	f7f7 ff15 	bl	8000b08 <__aeabi_dcmpeq>
 8008cde:	2800      	cmp	r0, #0
 8008ce0:	f43f aebb 	beq.w	8008a5a <_dtoa_r+0x472>
 8008ce4:	e6f0      	b.n	8008ac8 <_dtoa_r+0x4e0>
 8008ce6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008ce8:	2a00      	cmp	r2, #0
 8008cea:	f000 80db 	beq.w	8008ea4 <_dtoa_r+0x8bc>
 8008cee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008cf0:	2a01      	cmp	r2, #1
 8008cf2:	f300 80bf 	bgt.w	8008e74 <_dtoa_r+0x88c>
 8008cf6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008cf8:	2a00      	cmp	r2, #0
 8008cfa:	f000 80b7 	beq.w	8008e6c <_dtoa_r+0x884>
 8008cfe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008d02:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008d04:	4646      	mov	r6, r8
 8008d06:	9a08      	ldr	r2, [sp, #32]
 8008d08:	2101      	movs	r1, #1
 8008d0a:	441a      	add	r2, r3
 8008d0c:	4658      	mov	r0, fp
 8008d0e:	4498      	add	r8, r3
 8008d10:	9208      	str	r2, [sp, #32]
 8008d12:	f000 fc21 	bl	8009558 <__i2b>
 8008d16:	4605      	mov	r5, r0
 8008d18:	b15e      	cbz	r6, 8008d32 <_dtoa_r+0x74a>
 8008d1a:	9b08      	ldr	r3, [sp, #32]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	dd08      	ble.n	8008d32 <_dtoa_r+0x74a>
 8008d20:	42b3      	cmp	r3, r6
 8008d22:	9a08      	ldr	r2, [sp, #32]
 8008d24:	bfa8      	it	ge
 8008d26:	4633      	movge	r3, r6
 8008d28:	eba8 0803 	sub.w	r8, r8, r3
 8008d2c:	1af6      	subs	r6, r6, r3
 8008d2e:	1ad3      	subs	r3, r2, r3
 8008d30:	9308      	str	r3, [sp, #32]
 8008d32:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d34:	b1f3      	cbz	r3, 8008d74 <_dtoa_r+0x78c>
 8008d36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	f000 80b7 	beq.w	8008eac <_dtoa_r+0x8c4>
 8008d3e:	b18c      	cbz	r4, 8008d64 <_dtoa_r+0x77c>
 8008d40:	4629      	mov	r1, r5
 8008d42:	4622      	mov	r2, r4
 8008d44:	4658      	mov	r0, fp
 8008d46:	f000 fcc7 	bl	80096d8 <__pow5mult>
 8008d4a:	464a      	mov	r2, r9
 8008d4c:	4601      	mov	r1, r0
 8008d4e:	4605      	mov	r5, r0
 8008d50:	4658      	mov	r0, fp
 8008d52:	f000 fc17 	bl	8009584 <__multiply>
 8008d56:	4649      	mov	r1, r9
 8008d58:	9004      	str	r0, [sp, #16]
 8008d5a:	4658      	mov	r0, fp
 8008d5c:	f000 fb48 	bl	80093f0 <_Bfree>
 8008d60:	9b04      	ldr	r3, [sp, #16]
 8008d62:	4699      	mov	r9, r3
 8008d64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d66:	1b1a      	subs	r2, r3, r4
 8008d68:	d004      	beq.n	8008d74 <_dtoa_r+0x78c>
 8008d6a:	4649      	mov	r1, r9
 8008d6c:	4658      	mov	r0, fp
 8008d6e:	f000 fcb3 	bl	80096d8 <__pow5mult>
 8008d72:	4681      	mov	r9, r0
 8008d74:	2101      	movs	r1, #1
 8008d76:	4658      	mov	r0, fp
 8008d78:	f000 fbee 	bl	8009558 <__i2b>
 8008d7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d7e:	4604      	mov	r4, r0
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	f000 81cf 	beq.w	8009124 <_dtoa_r+0xb3c>
 8008d86:	461a      	mov	r2, r3
 8008d88:	4601      	mov	r1, r0
 8008d8a:	4658      	mov	r0, fp
 8008d8c:	f000 fca4 	bl	80096d8 <__pow5mult>
 8008d90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d92:	2b01      	cmp	r3, #1
 8008d94:	4604      	mov	r4, r0
 8008d96:	f300 8095 	bgt.w	8008ec4 <_dtoa_r+0x8dc>
 8008d9a:	9b02      	ldr	r3, [sp, #8]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	f040 8087 	bne.w	8008eb0 <_dtoa_r+0x8c8>
 8008da2:	9b03      	ldr	r3, [sp, #12]
 8008da4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	f040 8089 	bne.w	8008ec0 <_dtoa_r+0x8d8>
 8008dae:	9b03      	ldr	r3, [sp, #12]
 8008db0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008db4:	0d1b      	lsrs	r3, r3, #20
 8008db6:	051b      	lsls	r3, r3, #20
 8008db8:	b12b      	cbz	r3, 8008dc6 <_dtoa_r+0x7de>
 8008dba:	9b08      	ldr	r3, [sp, #32]
 8008dbc:	3301      	adds	r3, #1
 8008dbe:	9308      	str	r3, [sp, #32]
 8008dc0:	f108 0801 	add.w	r8, r8, #1
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008dc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	f000 81b0 	beq.w	8009130 <_dtoa_r+0xb48>
 8008dd0:	6923      	ldr	r3, [r4, #16]
 8008dd2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008dd6:	6918      	ldr	r0, [r3, #16]
 8008dd8:	f000 fb72 	bl	80094c0 <__hi0bits>
 8008ddc:	f1c0 0020 	rsb	r0, r0, #32
 8008de0:	9b08      	ldr	r3, [sp, #32]
 8008de2:	4418      	add	r0, r3
 8008de4:	f010 001f 	ands.w	r0, r0, #31
 8008de8:	d077      	beq.n	8008eda <_dtoa_r+0x8f2>
 8008dea:	f1c0 0320 	rsb	r3, r0, #32
 8008dee:	2b04      	cmp	r3, #4
 8008df0:	dd6b      	ble.n	8008eca <_dtoa_r+0x8e2>
 8008df2:	9b08      	ldr	r3, [sp, #32]
 8008df4:	f1c0 001c 	rsb	r0, r0, #28
 8008df8:	4403      	add	r3, r0
 8008dfa:	4480      	add	r8, r0
 8008dfc:	4406      	add	r6, r0
 8008dfe:	9308      	str	r3, [sp, #32]
 8008e00:	f1b8 0f00 	cmp.w	r8, #0
 8008e04:	dd05      	ble.n	8008e12 <_dtoa_r+0x82a>
 8008e06:	4649      	mov	r1, r9
 8008e08:	4642      	mov	r2, r8
 8008e0a:	4658      	mov	r0, fp
 8008e0c:	f000 fcbe 	bl	800978c <__lshift>
 8008e10:	4681      	mov	r9, r0
 8008e12:	9b08      	ldr	r3, [sp, #32]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	dd05      	ble.n	8008e24 <_dtoa_r+0x83c>
 8008e18:	4621      	mov	r1, r4
 8008e1a:	461a      	mov	r2, r3
 8008e1c:	4658      	mov	r0, fp
 8008e1e:	f000 fcb5 	bl	800978c <__lshift>
 8008e22:	4604      	mov	r4, r0
 8008e24:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d059      	beq.n	8008ede <_dtoa_r+0x8f6>
 8008e2a:	4621      	mov	r1, r4
 8008e2c:	4648      	mov	r0, r9
 8008e2e:	f000 fd19 	bl	8009864 <__mcmp>
 8008e32:	2800      	cmp	r0, #0
 8008e34:	da53      	bge.n	8008ede <_dtoa_r+0x8f6>
 8008e36:	1e7b      	subs	r3, r7, #1
 8008e38:	9304      	str	r3, [sp, #16]
 8008e3a:	4649      	mov	r1, r9
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	220a      	movs	r2, #10
 8008e40:	4658      	mov	r0, fp
 8008e42:	f000 faf7 	bl	8009434 <__multadd>
 8008e46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e48:	4681      	mov	r9, r0
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	f000 8172 	beq.w	8009134 <_dtoa_r+0xb4c>
 8008e50:	2300      	movs	r3, #0
 8008e52:	4629      	mov	r1, r5
 8008e54:	220a      	movs	r2, #10
 8008e56:	4658      	mov	r0, fp
 8008e58:	f000 faec 	bl	8009434 <__multadd>
 8008e5c:	9b00      	ldr	r3, [sp, #0]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	4605      	mov	r5, r0
 8008e62:	dc67      	bgt.n	8008f34 <_dtoa_r+0x94c>
 8008e64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e66:	2b02      	cmp	r3, #2
 8008e68:	dc41      	bgt.n	8008eee <_dtoa_r+0x906>
 8008e6a:	e063      	b.n	8008f34 <_dtoa_r+0x94c>
 8008e6c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008e6e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008e72:	e746      	b.n	8008d02 <_dtoa_r+0x71a>
 8008e74:	9b07      	ldr	r3, [sp, #28]
 8008e76:	1e5c      	subs	r4, r3, #1
 8008e78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e7a:	42a3      	cmp	r3, r4
 8008e7c:	bfbf      	itttt	lt
 8008e7e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008e80:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008e82:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008e84:	1ae3      	sublt	r3, r4, r3
 8008e86:	bfb4      	ite	lt
 8008e88:	18d2      	addlt	r2, r2, r3
 8008e8a:	1b1c      	subge	r4, r3, r4
 8008e8c:	9b07      	ldr	r3, [sp, #28]
 8008e8e:	bfbc      	itt	lt
 8008e90:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008e92:	2400      	movlt	r4, #0
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	bfb5      	itete	lt
 8008e98:	eba8 0603 	sublt.w	r6, r8, r3
 8008e9c:	9b07      	ldrge	r3, [sp, #28]
 8008e9e:	2300      	movlt	r3, #0
 8008ea0:	4646      	movge	r6, r8
 8008ea2:	e730      	b.n	8008d06 <_dtoa_r+0x71e>
 8008ea4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008ea6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008ea8:	4646      	mov	r6, r8
 8008eaa:	e735      	b.n	8008d18 <_dtoa_r+0x730>
 8008eac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008eae:	e75c      	b.n	8008d6a <_dtoa_r+0x782>
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	e788      	b.n	8008dc6 <_dtoa_r+0x7de>
 8008eb4:	3fe00000 	.word	0x3fe00000
 8008eb8:	40240000 	.word	0x40240000
 8008ebc:	40140000 	.word	0x40140000
 8008ec0:	9b02      	ldr	r3, [sp, #8]
 8008ec2:	e780      	b.n	8008dc6 <_dtoa_r+0x7de>
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ec8:	e782      	b.n	8008dd0 <_dtoa_r+0x7e8>
 8008eca:	d099      	beq.n	8008e00 <_dtoa_r+0x818>
 8008ecc:	9a08      	ldr	r2, [sp, #32]
 8008ece:	331c      	adds	r3, #28
 8008ed0:	441a      	add	r2, r3
 8008ed2:	4498      	add	r8, r3
 8008ed4:	441e      	add	r6, r3
 8008ed6:	9208      	str	r2, [sp, #32]
 8008ed8:	e792      	b.n	8008e00 <_dtoa_r+0x818>
 8008eda:	4603      	mov	r3, r0
 8008edc:	e7f6      	b.n	8008ecc <_dtoa_r+0x8e4>
 8008ede:	9b07      	ldr	r3, [sp, #28]
 8008ee0:	9704      	str	r7, [sp, #16]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	dc20      	bgt.n	8008f28 <_dtoa_r+0x940>
 8008ee6:	9300      	str	r3, [sp, #0]
 8008ee8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008eea:	2b02      	cmp	r3, #2
 8008eec:	dd1e      	ble.n	8008f2c <_dtoa_r+0x944>
 8008eee:	9b00      	ldr	r3, [sp, #0]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	f47f aec0 	bne.w	8008c76 <_dtoa_r+0x68e>
 8008ef6:	4621      	mov	r1, r4
 8008ef8:	2205      	movs	r2, #5
 8008efa:	4658      	mov	r0, fp
 8008efc:	f000 fa9a 	bl	8009434 <__multadd>
 8008f00:	4601      	mov	r1, r0
 8008f02:	4604      	mov	r4, r0
 8008f04:	4648      	mov	r0, r9
 8008f06:	f000 fcad 	bl	8009864 <__mcmp>
 8008f0a:	2800      	cmp	r0, #0
 8008f0c:	f77f aeb3 	ble.w	8008c76 <_dtoa_r+0x68e>
 8008f10:	4656      	mov	r6, sl
 8008f12:	2331      	movs	r3, #49	@ 0x31
 8008f14:	f806 3b01 	strb.w	r3, [r6], #1
 8008f18:	9b04      	ldr	r3, [sp, #16]
 8008f1a:	3301      	adds	r3, #1
 8008f1c:	9304      	str	r3, [sp, #16]
 8008f1e:	e6ae      	b.n	8008c7e <_dtoa_r+0x696>
 8008f20:	9c07      	ldr	r4, [sp, #28]
 8008f22:	9704      	str	r7, [sp, #16]
 8008f24:	4625      	mov	r5, r4
 8008f26:	e7f3      	b.n	8008f10 <_dtoa_r+0x928>
 8008f28:	9b07      	ldr	r3, [sp, #28]
 8008f2a:	9300      	str	r3, [sp, #0]
 8008f2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	f000 8104 	beq.w	800913c <_dtoa_r+0xb54>
 8008f34:	2e00      	cmp	r6, #0
 8008f36:	dd05      	ble.n	8008f44 <_dtoa_r+0x95c>
 8008f38:	4629      	mov	r1, r5
 8008f3a:	4632      	mov	r2, r6
 8008f3c:	4658      	mov	r0, fp
 8008f3e:	f000 fc25 	bl	800978c <__lshift>
 8008f42:	4605      	mov	r5, r0
 8008f44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d05a      	beq.n	8009000 <_dtoa_r+0xa18>
 8008f4a:	6869      	ldr	r1, [r5, #4]
 8008f4c:	4658      	mov	r0, fp
 8008f4e:	f000 fa0f 	bl	8009370 <_Balloc>
 8008f52:	4606      	mov	r6, r0
 8008f54:	b928      	cbnz	r0, 8008f62 <_dtoa_r+0x97a>
 8008f56:	4b84      	ldr	r3, [pc, #528]	@ (8009168 <_dtoa_r+0xb80>)
 8008f58:	4602      	mov	r2, r0
 8008f5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008f5e:	f7ff bb5a 	b.w	8008616 <_dtoa_r+0x2e>
 8008f62:	692a      	ldr	r2, [r5, #16]
 8008f64:	3202      	adds	r2, #2
 8008f66:	0092      	lsls	r2, r2, #2
 8008f68:	f105 010c 	add.w	r1, r5, #12
 8008f6c:	300c      	adds	r0, #12
 8008f6e:	f7ff faa2 	bl	80084b6 <memcpy>
 8008f72:	2201      	movs	r2, #1
 8008f74:	4631      	mov	r1, r6
 8008f76:	4658      	mov	r0, fp
 8008f78:	f000 fc08 	bl	800978c <__lshift>
 8008f7c:	f10a 0301 	add.w	r3, sl, #1
 8008f80:	9307      	str	r3, [sp, #28]
 8008f82:	9b00      	ldr	r3, [sp, #0]
 8008f84:	4453      	add	r3, sl
 8008f86:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f88:	9b02      	ldr	r3, [sp, #8]
 8008f8a:	f003 0301 	and.w	r3, r3, #1
 8008f8e:	462f      	mov	r7, r5
 8008f90:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f92:	4605      	mov	r5, r0
 8008f94:	9b07      	ldr	r3, [sp, #28]
 8008f96:	4621      	mov	r1, r4
 8008f98:	3b01      	subs	r3, #1
 8008f9a:	4648      	mov	r0, r9
 8008f9c:	9300      	str	r3, [sp, #0]
 8008f9e:	f7ff fa98 	bl	80084d2 <quorem>
 8008fa2:	4639      	mov	r1, r7
 8008fa4:	9002      	str	r0, [sp, #8]
 8008fa6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008faa:	4648      	mov	r0, r9
 8008fac:	f000 fc5a 	bl	8009864 <__mcmp>
 8008fb0:	462a      	mov	r2, r5
 8008fb2:	9008      	str	r0, [sp, #32]
 8008fb4:	4621      	mov	r1, r4
 8008fb6:	4658      	mov	r0, fp
 8008fb8:	f000 fc70 	bl	800989c <__mdiff>
 8008fbc:	68c2      	ldr	r2, [r0, #12]
 8008fbe:	4606      	mov	r6, r0
 8008fc0:	bb02      	cbnz	r2, 8009004 <_dtoa_r+0xa1c>
 8008fc2:	4601      	mov	r1, r0
 8008fc4:	4648      	mov	r0, r9
 8008fc6:	f000 fc4d 	bl	8009864 <__mcmp>
 8008fca:	4602      	mov	r2, r0
 8008fcc:	4631      	mov	r1, r6
 8008fce:	4658      	mov	r0, fp
 8008fd0:	920e      	str	r2, [sp, #56]	@ 0x38
 8008fd2:	f000 fa0d 	bl	80093f0 <_Bfree>
 8008fd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fd8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008fda:	9e07      	ldr	r6, [sp, #28]
 8008fdc:	ea43 0102 	orr.w	r1, r3, r2
 8008fe0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008fe2:	4319      	orrs	r1, r3
 8008fe4:	d110      	bne.n	8009008 <_dtoa_r+0xa20>
 8008fe6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008fea:	d029      	beq.n	8009040 <_dtoa_r+0xa58>
 8008fec:	9b08      	ldr	r3, [sp, #32]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	dd02      	ble.n	8008ff8 <_dtoa_r+0xa10>
 8008ff2:	9b02      	ldr	r3, [sp, #8]
 8008ff4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008ff8:	9b00      	ldr	r3, [sp, #0]
 8008ffa:	f883 8000 	strb.w	r8, [r3]
 8008ffe:	e63f      	b.n	8008c80 <_dtoa_r+0x698>
 8009000:	4628      	mov	r0, r5
 8009002:	e7bb      	b.n	8008f7c <_dtoa_r+0x994>
 8009004:	2201      	movs	r2, #1
 8009006:	e7e1      	b.n	8008fcc <_dtoa_r+0x9e4>
 8009008:	9b08      	ldr	r3, [sp, #32]
 800900a:	2b00      	cmp	r3, #0
 800900c:	db04      	blt.n	8009018 <_dtoa_r+0xa30>
 800900e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009010:	430b      	orrs	r3, r1
 8009012:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009014:	430b      	orrs	r3, r1
 8009016:	d120      	bne.n	800905a <_dtoa_r+0xa72>
 8009018:	2a00      	cmp	r2, #0
 800901a:	dded      	ble.n	8008ff8 <_dtoa_r+0xa10>
 800901c:	4649      	mov	r1, r9
 800901e:	2201      	movs	r2, #1
 8009020:	4658      	mov	r0, fp
 8009022:	f000 fbb3 	bl	800978c <__lshift>
 8009026:	4621      	mov	r1, r4
 8009028:	4681      	mov	r9, r0
 800902a:	f000 fc1b 	bl	8009864 <__mcmp>
 800902e:	2800      	cmp	r0, #0
 8009030:	dc03      	bgt.n	800903a <_dtoa_r+0xa52>
 8009032:	d1e1      	bne.n	8008ff8 <_dtoa_r+0xa10>
 8009034:	f018 0f01 	tst.w	r8, #1
 8009038:	d0de      	beq.n	8008ff8 <_dtoa_r+0xa10>
 800903a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800903e:	d1d8      	bne.n	8008ff2 <_dtoa_r+0xa0a>
 8009040:	9a00      	ldr	r2, [sp, #0]
 8009042:	2339      	movs	r3, #57	@ 0x39
 8009044:	7013      	strb	r3, [r2, #0]
 8009046:	4633      	mov	r3, r6
 8009048:	461e      	mov	r6, r3
 800904a:	3b01      	subs	r3, #1
 800904c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009050:	2a39      	cmp	r2, #57	@ 0x39
 8009052:	d052      	beq.n	80090fa <_dtoa_r+0xb12>
 8009054:	3201      	adds	r2, #1
 8009056:	701a      	strb	r2, [r3, #0]
 8009058:	e612      	b.n	8008c80 <_dtoa_r+0x698>
 800905a:	2a00      	cmp	r2, #0
 800905c:	dd07      	ble.n	800906e <_dtoa_r+0xa86>
 800905e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009062:	d0ed      	beq.n	8009040 <_dtoa_r+0xa58>
 8009064:	9a00      	ldr	r2, [sp, #0]
 8009066:	f108 0301 	add.w	r3, r8, #1
 800906a:	7013      	strb	r3, [r2, #0]
 800906c:	e608      	b.n	8008c80 <_dtoa_r+0x698>
 800906e:	9b07      	ldr	r3, [sp, #28]
 8009070:	9a07      	ldr	r2, [sp, #28]
 8009072:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009076:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009078:	4293      	cmp	r3, r2
 800907a:	d028      	beq.n	80090ce <_dtoa_r+0xae6>
 800907c:	4649      	mov	r1, r9
 800907e:	2300      	movs	r3, #0
 8009080:	220a      	movs	r2, #10
 8009082:	4658      	mov	r0, fp
 8009084:	f000 f9d6 	bl	8009434 <__multadd>
 8009088:	42af      	cmp	r7, r5
 800908a:	4681      	mov	r9, r0
 800908c:	f04f 0300 	mov.w	r3, #0
 8009090:	f04f 020a 	mov.w	r2, #10
 8009094:	4639      	mov	r1, r7
 8009096:	4658      	mov	r0, fp
 8009098:	d107      	bne.n	80090aa <_dtoa_r+0xac2>
 800909a:	f000 f9cb 	bl	8009434 <__multadd>
 800909e:	4607      	mov	r7, r0
 80090a0:	4605      	mov	r5, r0
 80090a2:	9b07      	ldr	r3, [sp, #28]
 80090a4:	3301      	adds	r3, #1
 80090a6:	9307      	str	r3, [sp, #28]
 80090a8:	e774      	b.n	8008f94 <_dtoa_r+0x9ac>
 80090aa:	f000 f9c3 	bl	8009434 <__multadd>
 80090ae:	4629      	mov	r1, r5
 80090b0:	4607      	mov	r7, r0
 80090b2:	2300      	movs	r3, #0
 80090b4:	220a      	movs	r2, #10
 80090b6:	4658      	mov	r0, fp
 80090b8:	f000 f9bc 	bl	8009434 <__multadd>
 80090bc:	4605      	mov	r5, r0
 80090be:	e7f0      	b.n	80090a2 <_dtoa_r+0xaba>
 80090c0:	9b00      	ldr	r3, [sp, #0]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	bfcc      	ite	gt
 80090c6:	461e      	movgt	r6, r3
 80090c8:	2601      	movle	r6, #1
 80090ca:	4456      	add	r6, sl
 80090cc:	2700      	movs	r7, #0
 80090ce:	4649      	mov	r1, r9
 80090d0:	2201      	movs	r2, #1
 80090d2:	4658      	mov	r0, fp
 80090d4:	f000 fb5a 	bl	800978c <__lshift>
 80090d8:	4621      	mov	r1, r4
 80090da:	4681      	mov	r9, r0
 80090dc:	f000 fbc2 	bl	8009864 <__mcmp>
 80090e0:	2800      	cmp	r0, #0
 80090e2:	dcb0      	bgt.n	8009046 <_dtoa_r+0xa5e>
 80090e4:	d102      	bne.n	80090ec <_dtoa_r+0xb04>
 80090e6:	f018 0f01 	tst.w	r8, #1
 80090ea:	d1ac      	bne.n	8009046 <_dtoa_r+0xa5e>
 80090ec:	4633      	mov	r3, r6
 80090ee:	461e      	mov	r6, r3
 80090f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80090f4:	2a30      	cmp	r2, #48	@ 0x30
 80090f6:	d0fa      	beq.n	80090ee <_dtoa_r+0xb06>
 80090f8:	e5c2      	b.n	8008c80 <_dtoa_r+0x698>
 80090fa:	459a      	cmp	sl, r3
 80090fc:	d1a4      	bne.n	8009048 <_dtoa_r+0xa60>
 80090fe:	9b04      	ldr	r3, [sp, #16]
 8009100:	3301      	adds	r3, #1
 8009102:	9304      	str	r3, [sp, #16]
 8009104:	2331      	movs	r3, #49	@ 0x31
 8009106:	f88a 3000 	strb.w	r3, [sl]
 800910a:	e5b9      	b.n	8008c80 <_dtoa_r+0x698>
 800910c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800910e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800916c <_dtoa_r+0xb84>
 8009112:	b11b      	cbz	r3, 800911c <_dtoa_r+0xb34>
 8009114:	f10a 0308 	add.w	r3, sl, #8
 8009118:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800911a:	6013      	str	r3, [r2, #0]
 800911c:	4650      	mov	r0, sl
 800911e:	b019      	add	sp, #100	@ 0x64
 8009120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009124:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009126:	2b01      	cmp	r3, #1
 8009128:	f77f ae37 	ble.w	8008d9a <_dtoa_r+0x7b2>
 800912c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800912e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009130:	2001      	movs	r0, #1
 8009132:	e655      	b.n	8008de0 <_dtoa_r+0x7f8>
 8009134:	9b00      	ldr	r3, [sp, #0]
 8009136:	2b00      	cmp	r3, #0
 8009138:	f77f aed6 	ble.w	8008ee8 <_dtoa_r+0x900>
 800913c:	4656      	mov	r6, sl
 800913e:	4621      	mov	r1, r4
 8009140:	4648      	mov	r0, r9
 8009142:	f7ff f9c6 	bl	80084d2 <quorem>
 8009146:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800914a:	f806 8b01 	strb.w	r8, [r6], #1
 800914e:	9b00      	ldr	r3, [sp, #0]
 8009150:	eba6 020a 	sub.w	r2, r6, sl
 8009154:	4293      	cmp	r3, r2
 8009156:	ddb3      	ble.n	80090c0 <_dtoa_r+0xad8>
 8009158:	4649      	mov	r1, r9
 800915a:	2300      	movs	r3, #0
 800915c:	220a      	movs	r2, #10
 800915e:	4658      	mov	r0, fp
 8009160:	f000 f968 	bl	8009434 <__multadd>
 8009164:	4681      	mov	r9, r0
 8009166:	e7ea      	b.n	800913e <_dtoa_r+0xb56>
 8009168:	0800a7c8 	.word	0x0800a7c8
 800916c:	0800a74c 	.word	0x0800a74c

08009170 <_free_r>:
 8009170:	b538      	push	{r3, r4, r5, lr}
 8009172:	4605      	mov	r5, r0
 8009174:	2900      	cmp	r1, #0
 8009176:	d041      	beq.n	80091fc <_free_r+0x8c>
 8009178:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800917c:	1f0c      	subs	r4, r1, #4
 800917e:	2b00      	cmp	r3, #0
 8009180:	bfb8      	it	lt
 8009182:	18e4      	addlt	r4, r4, r3
 8009184:	f000 f8e8 	bl	8009358 <__malloc_lock>
 8009188:	4a1d      	ldr	r2, [pc, #116]	@ (8009200 <_free_r+0x90>)
 800918a:	6813      	ldr	r3, [r2, #0]
 800918c:	b933      	cbnz	r3, 800919c <_free_r+0x2c>
 800918e:	6063      	str	r3, [r4, #4]
 8009190:	6014      	str	r4, [r2, #0]
 8009192:	4628      	mov	r0, r5
 8009194:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009198:	f000 b8e4 	b.w	8009364 <__malloc_unlock>
 800919c:	42a3      	cmp	r3, r4
 800919e:	d908      	bls.n	80091b2 <_free_r+0x42>
 80091a0:	6820      	ldr	r0, [r4, #0]
 80091a2:	1821      	adds	r1, r4, r0
 80091a4:	428b      	cmp	r3, r1
 80091a6:	bf01      	itttt	eq
 80091a8:	6819      	ldreq	r1, [r3, #0]
 80091aa:	685b      	ldreq	r3, [r3, #4]
 80091ac:	1809      	addeq	r1, r1, r0
 80091ae:	6021      	streq	r1, [r4, #0]
 80091b0:	e7ed      	b.n	800918e <_free_r+0x1e>
 80091b2:	461a      	mov	r2, r3
 80091b4:	685b      	ldr	r3, [r3, #4]
 80091b6:	b10b      	cbz	r3, 80091bc <_free_r+0x4c>
 80091b8:	42a3      	cmp	r3, r4
 80091ba:	d9fa      	bls.n	80091b2 <_free_r+0x42>
 80091bc:	6811      	ldr	r1, [r2, #0]
 80091be:	1850      	adds	r0, r2, r1
 80091c0:	42a0      	cmp	r0, r4
 80091c2:	d10b      	bne.n	80091dc <_free_r+0x6c>
 80091c4:	6820      	ldr	r0, [r4, #0]
 80091c6:	4401      	add	r1, r0
 80091c8:	1850      	adds	r0, r2, r1
 80091ca:	4283      	cmp	r3, r0
 80091cc:	6011      	str	r1, [r2, #0]
 80091ce:	d1e0      	bne.n	8009192 <_free_r+0x22>
 80091d0:	6818      	ldr	r0, [r3, #0]
 80091d2:	685b      	ldr	r3, [r3, #4]
 80091d4:	6053      	str	r3, [r2, #4]
 80091d6:	4408      	add	r0, r1
 80091d8:	6010      	str	r0, [r2, #0]
 80091da:	e7da      	b.n	8009192 <_free_r+0x22>
 80091dc:	d902      	bls.n	80091e4 <_free_r+0x74>
 80091de:	230c      	movs	r3, #12
 80091e0:	602b      	str	r3, [r5, #0]
 80091e2:	e7d6      	b.n	8009192 <_free_r+0x22>
 80091e4:	6820      	ldr	r0, [r4, #0]
 80091e6:	1821      	adds	r1, r4, r0
 80091e8:	428b      	cmp	r3, r1
 80091ea:	bf04      	itt	eq
 80091ec:	6819      	ldreq	r1, [r3, #0]
 80091ee:	685b      	ldreq	r3, [r3, #4]
 80091f0:	6063      	str	r3, [r4, #4]
 80091f2:	bf04      	itt	eq
 80091f4:	1809      	addeq	r1, r1, r0
 80091f6:	6021      	streq	r1, [r4, #0]
 80091f8:	6054      	str	r4, [r2, #4]
 80091fa:	e7ca      	b.n	8009192 <_free_r+0x22>
 80091fc:	bd38      	pop	{r3, r4, r5, pc}
 80091fe:	bf00      	nop
 8009200:	20005148 	.word	0x20005148

08009204 <malloc>:
 8009204:	4b02      	ldr	r3, [pc, #8]	@ (8009210 <malloc+0xc>)
 8009206:	4601      	mov	r1, r0
 8009208:	6818      	ldr	r0, [r3, #0]
 800920a:	f000 b825 	b.w	8009258 <_malloc_r>
 800920e:	bf00      	nop
 8009210:	2000001c 	.word	0x2000001c

08009214 <sbrk_aligned>:
 8009214:	b570      	push	{r4, r5, r6, lr}
 8009216:	4e0f      	ldr	r6, [pc, #60]	@ (8009254 <sbrk_aligned+0x40>)
 8009218:	460c      	mov	r4, r1
 800921a:	6831      	ldr	r1, [r6, #0]
 800921c:	4605      	mov	r5, r0
 800921e:	b911      	cbnz	r1, 8009226 <sbrk_aligned+0x12>
 8009220:	f000 fe46 	bl	8009eb0 <_sbrk_r>
 8009224:	6030      	str	r0, [r6, #0]
 8009226:	4621      	mov	r1, r4
 8009228:	4628      	mov	r0, r5
 800922a:	f000 fe41 	bl	8009eb0 <_sbrk_r>
 800922e:	1c43      	adds	r3, r0, #1
 8009230:	d103      	bne.n	800923a <sbrk_aligned+0x26>
 8009232:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009236:	4620      	mov	r0, r4
 8009238:	bd70      	pop	{r4, r5, r6, pc}
 800923a:	1cc4      	adds	r4, r0, #3
 800923c:	f024 0403 	bic.w	r4, r4, #3
 8009240:	42a0      	cmp	r0, r4
 8009242:	d0f8      	beq.n	8009236 <sbrk_aligned+0x22>
 8009244:	1a21      	subs	r1, r4, r0
 8009246:	4628      	mov	r0, r5
 8009248:	f000 fe32 	bl	8009eb0 <_sbrk_r>
 800924c:	3001      	adds	r0, #1
 800924e:	d1f2      	bne.n	8009236 <sbrk_aligned+0x22>
 8009250:	e7ef      	b.n	8009232 <sbrk_aligned+0x1e>
 8009252:	bf00      	nop
 8009254:	20005144 	.word	0x20005144

08009258 <_malloc_r>:
 8009258:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800925c:	1ccd      	adds	r5, r1, #3
 800925e:	f025 0503 	bic.w	r5, r5, #3
 8009262:	3508      	adds	r5, #8
 8009264:	2d0c      	cmp	r5, #12
 8009266:	bf38      	it	cc
 8009268:	250c      	movcc	r5, #12
 800926a:	2d00      	cmp	r5, #0
 800926c:	4606      	mov	r6, r0
 800926e:	db01      	blt.n	8009274 <_malloc_r+0x1c>
 8009270:	42a9      	cmp	r1, r5
 8009272:	d904      	bls.n	800927e <_malloc_r+0x26>
 8009274:	230c      	movs	r3, #12
 8009276:	6033      	str	r3, [r6, #0]
 8009278:	2000      	movs	r0, #0
 800927a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800927e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009354 <_malloc_r+0xfc>
 8009282:	f000 f869 	bl	8009358 <__malloc_lock>
 8009286:	f8d8 3000 	ldr.w	r3, [r8]
 800928a:	461c      	mov	r4, r3
 800928c:	bb44      	cbnz	r4, 80092e0 <_malloc_r+0x88>
 800928e:	4629      	mov	r1, r5
 8009290:	4630      	mov	r0, r6
 8009292:	f7ff ffbf 	bl	8009214 <sbrk_aligned>
 8009296:	1c43      	adds	r3, r0, #1
 8009298:	4604      	mov	r4, r0
 800929a:	d158      	bne.n	800934e <_malloc_r+0xf6>
 800929c:	f8d8 4000 	ldr.w	r4, [r8]
 80092a0:	4627      	mov	r7, r4
 80092a2:	2f00      	cmp	r7, #0
 80092a4:	d143      	bne.n	800932e <_malloc_r+0xd6>
 80092a6:	2c00      	cmp	r4, #0
 80092a8:	d04b      	beq.n	8009342 <_malloc_r+0xea>
 80092aa:	6823      	ldr	r3, [r4, #0]
 80092ac:	4639      	mov	r1, r7
 80092ae:	4630      	mov	r0, r6
 80092b0:	eb04 0903 	add.w	r9, r4, r3
 80092b4:	f000 fdfc 	bl	8009eb0 <_sbrk_r>
 80092b8:	4581      	cmp	r9, r0
 80092ba:	d142      	bne.n	8009342 <_malloc_r+0xea>
 80092bc:	6821      	ldr	r1, [r4, #0]
 80092be:	1a6d      	subs	r5, r5, r1
 80092c0:	4629      	mov	r1, r5
 80092c2:	4630      	mov	r0, r6
 80092c4:	f7ff ffa6 	bl	8009214 <sbrk_aligned>
 80092c8:	3001      	adds	r0, #1
 80092ca:	d03a      	beq.n	8009342 <_malloc_r+0xea>
 80092cc:	6823      	ldr	r3, [r4, #0]
 80092ce:	442b      	add	r3, r5
 80092d0:	6023      	str	r3, [r4, #0]
 80092d2:	f8d8 3000 	ldr.w	r3, [r8]
 80092d6:	685a      	ldr	r2, [r3, #4]
 80092d8:	bb62      	cbnz	r2, 8009334 <_malloc_r+0xdc>
 80092da:	f8c8 7000 	str.w	r7, [r8]
 80092de:	e00f      	b.n	8009300 <_malloc_r+0xa8>
 80092e0:	6822      	ldr	r2, [r4, #0]
 80092e2:	1b52      	subs	r2, r2, r5
 80092e4:	d420      	bmi.n	8009328 <_malloc_r+0xd0>
 80092e6:	2a0b      	cmp	r2, #11
 80092e8:	d917      	bls.n	800931a <_malloc_r+0xc2>
 80092ea:	1961      	adds	r1, r4, r5
 80092ec:	42a3      	cmp	r3, r4
 80092ee:	6025      	str	r5, [r4, #0]
 80092f0:	bf18      	it	ne
 80092f2:	6059      	strne	r1, [r3, #4]
 80092f4:	6863      	ldr	r3, [r4, #4]
 80092f6:	bf08      	it	eq
 80092f8:	f8c8 1000 	streq.w	r1, [r8]
 80092fc:	5162      	str	r2, [r4, r5]
 80092fe:	604b      	str	r3, [r1, #4]
 8009300:	4630      	mov	r0, r6
 8009302:	f000 f82f 	bl	8009364 <__malloc_unlock>
 8009306:	f104 000b 	add.w	r0, r4, #11
 800930a:	1d23      	adds	r3, r4, #4
 800930c:	f020 0007 	bic.w	r0, r0, #7
 8009310:	1ac2      	subs	r2, r0, r3
 8009312:	bf1c      	itt	ne
 8009314:	1a1b      	subne	r3, r3, r0
 8009316:	50a3      	strne	r3, [r4, r2]
 8009318:	e7af      	b.n	800927a <_malloc_r+0x22>
 800931a:	6862      	ldr	r2, [r4, #4]
 800931c:	42a3      	cmp	r3, r4
 800931e:	bf0c      	ite	eq
 8009320:	f8c8 2000 	streq.w	r2, [r8]
 8009324:	605a      	strne	r2, [r3, #4]
 8009326:	e7eb      	b.n	8009300 <_malloc_r+0xa8>
 8009328:	4623      	mov	r3, r4
 800932a:	6864      	ldr	r4, [r4, #4]
 800932c:	e7ae      	b.n	800928c <_malloc_r+0x34>
 800932e:	463c      	mov	r4, r7
 8009330:	687f      	ldr	r7, [r7, #4]
 8009332:	e7b6      	b.n	80092a2 <_malloc_r+0x4a>
 8009334:	461a      	mov	r2, r3
 8009336:	685b      	ldr	r3, [r3, #4]
 8009338:	42a3      	cmp	r3, r4
 800933a:	d1fb      	bne.n	8009334 <_malloc_r+0xdc>
 800933c:	2300      	movs	r3, #0
 800933e:	6053      	str	r3, [r2, #4]
 8009340:	e7de      	b.n	8009300 <_malloc_r+0xa8>
 8009342:	230c      	movs	r3, #12
 8009344:	6033      	str	r3, [r6, #0]
 8009346:	4630      	mov	r0, r6
 8009348:	f000 f80c 	bl	8009364 <__malloc_unlock>
 800934c:	e794      	b.n	8009278 <_malloc_r+0x20>
 800934e:	6005      	str	r5, [r0, #0]
 8009350:	e7d6      	b.n	8009300 <_malloc_r+0xa8>
 8009352:	bf00      	nop
 8009354:	20005148 	.word	0x20005148

08009358 <__malloc_lock>:
 8009358:	4801      	ldr	r0, [pc, #4]	@ (8009360 <__malloc_lock+0x8>)
 800935a:	f7ff b8aa 	b.w	80084b2 <__retarget_lock_acquire_recursive>
 800935e:	bf00      	nop
 8009360:	20005140 	.word	0x20005140

08009364 <__malloc_unlock>:
 8009364:	4801      	ldr	r0, [pc, #4]	@ (800936c <__malloc_unlock+0x8>)
 8009366:	f7ff b8a5 	b.w	80084b4 <__retarget_lock_release_recursive>
 800936a:	bf00      	nop
 800936c:	20005140 	.word	0x20005140

08009370 <_Balloc>:
 8009370:	b570      	push	{r4, r5, r6, lr}
 8009372:	69c6      	ldr	r6, [r0, #28]
 8009374:	4604      	mov	r4, r0
 8009376:	460d      	mov	r5, r1
 8009378:	b976      	cbnz	r6, 8009398 <_Balloc+0x28>
 800937a:	2010      	movs	r0, #16
 800937c:	f7ff ff42 	bl	8009204 <malloc>
 8009380:	4602      	mov	r2, r0
 8009382:	61e0      	str	r0, [r4, #28]
 8009384:	b920      	cbnz	r0, 8009390 <_Balloc+0x20>
 8009386:	4b18      	ldr	r3, [pc, #96]	@ (80093e8 <_Balloc+0x78>)
 8009388:	4818      	ldr	r0, [pc, #96]	@ (80093ec <_Balloc+0x7c>)
 800938a:	216b      	movs	r1, #107	@ 0x6b
 800938c:	f000 fda0 	bl	8009ed0 <__assert_func>
 8009390:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009394:	6006      	str	r6, [r0, #0]
 8009396:	60c6      	str	r6, [r0, #12]
 8009398:	69e6      	ldr	r6, [r4, #28]
 800939a:	68f3      	ldr	r3, [r6, #12]
 800939c:	b183      	cbz	r3, 80093c0 <_Balloc+0x50>
 800939e:	69e3      	ldr	r3, [r4, #28]
 80093a0:	68db      	ldr	r3, [r3, #12]
 80093a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80093a6:	b9b8      	cbnz	r0, 80093d8 <_Balloc+0x68>
 80093a8:	2101      	movs	r1, #1
 80093aa:	fa01 f605 	lsl.w	r6, r1, r5
 80093ae:	1d72      	adds	r2, r6, #5
 80093b0:	0092      	lsls	r2, r2, #2
 80093b2:	4620      	mov	r0, r4
 80093b4:	f000 fdaa 	bl	8009f0c <_calloc_r>
 80093b8:	b160      	cbz	r0, 80093d4 <_Balloc+0x64>
 80093ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80093be:	e00e      	b.n	80093de <_Balloc+0x6e>
 80093c0:	2221      	movs	r2, #33	@ 0x21
 80093c2:	2104      	movs	r1, #4
 80093c4:	4620      	mov	r0, r4
 80093c6:	f000 fda1 	bl	8009f0c <_calloc_r>
 80093ca:	69e3      	ldr	r3, [r4, #28]
 80093cc:	60f0      	str	r0, [r6, #12]
 80093ce:	68db      	ldr	r3, [r3, #12]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d1e4      	bne.n	800939e <_Balloc+0x2e>
 80093d4:	2000      	movs	r0, #0
 80093d6:	bd70      	pop	{r4, r5, r6, pc}
 80093d8:	6802      	ldr	r2, [r0, #0]
 80093da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80093de:	2300      	movs	r3, #0
 80093e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80093e4:	e7f7      	b.n	80093d6 <_Balloc+0x66>
 80093e6:	bf00      	nop
 80093e8:	0800a759 	.word	0x0800a759
 80093ec:	0800a7d9 	.word	0x0800a7d9

080093f0 <_Bfree>:
 80093f0:	b570      	push	{r4, r5, r6, lr}
 80093f2:	69c6      	ldr	r6, [r0, #28]
 80093f4:	4605      	mov	r5, r0
 80093f6:	460c      	mov	r4, r1
 80093f8:	b976      	cbnz	r6, 8009418 <_Bfree+0x28>
 80093fa:	2010      	movs	r0, #16
 80093fc:	f7ff ff02 	bl	8009204 <malloc>
 8009400:	4602      	mov	r2, r0
 8009402:	61e8      	str	r0, [r5, #28]
 8009404:	b920      	cbnz	r0, 8009410 <_Bfree+0x20>
 8009406:	4b09      	ldr	r3, [pc, #36]	@ (800942c <_Bfree+0x3c>)
 8009408:	4809      	ldr	r0, [pc, #36]	@ (8009430 <_Bfree+0x40>)
 800940a:	218f      	movs	r1, #143	@ 0x8f
 800940c:	f000 fd60 	bl	8009ed0 <__assert_func>
 8009410:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009414:	6006      	str	r6, [r0, #0]
 8009416:	60c6      	str	r6, [r0, #12]
 8009418:	b13c      	cbz	r4, 800942a <_Bfree+0x3a>
 800941a:	69eb      	ldr	r3, [r5, #28]
 800941c:	6862      	ldr	r2, [r4, #4]
 800941e:	68db      	ldr	r3, [r3, #12]
 8009420:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009424:	6021      	str	r1, [r4, #0]
 8009426:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800942a:	bd70      	pop	{r4, r5, r6, pc}
 800942c:	0800a759 	.word	0x0800a759
 8009430:	0800a7d9 	.word	0x0800a7d9

08009434 <__multadd>:
 8009434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009438:	690d      	ldr	r5, [r1, #16]
 800943a:	4607      	mov	r7, r0
 800943c:	460c      	mov	r4, r1
 800943e:	461e      	mov	r6, r3
 8009440:	f101 0c14 	add.w	ip, r1, #20
 8009444:	2000      	movs	r0, #0
 8009446:	f8dc 3000 	ldr.w	r3, [ip]
 800944a:	b299      	uxth	r1, r3
 800944c:	fb02 6101 	mla	r1, r2, r1, r6
 8009450:	0c1e      	lsrs	r6, r3, #16
 8009452:	0c0b      	lsrs	r3, r1, #16
 8009454:	fb02 3306 	mla	r3, r2, r6, r3
 8009458:	b289      	uxth	r1, r1
 800945a:	3001      	adds	r0, #1
 800945c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009460:	4285      	cmp	r5, r0
 8009462:	f84c 1b04 	str.w	r1, [ip], #4
 8009466:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800946a:	dcec      	bgt.n	8009446 <__multadd+0x12>
 800946c:	b30e      	cbz	r6, 80094b2 <__multadd+0x7e>
 800946e:	68a3      	ldr	r3, [r4, #8]
 8009470:	42ab      	cmp	r3, r5
 8009472:	dc19      	bgt.n	80094a8 <__multadd+0x74>
 8009474:	6861      	ldr	r1, [r4, #4]
 8009476:	4638      	mov	r0, r7
 8009478:	3101      	adds	r1, #1
 800947a:	f7ff ff79 	bl	8009370 <_Balloc>
 800947e:	4680      	mov	r8, r0
 8009480:	b928      	cbnz	r0, 800948e <__multadd+0x5a>
 8009482:	4602      	mov	r2, r0
 8009484:	4b0c      	ldr	r3, [pc, #48]	@ (80094b8 <__multadd+0x84>)
 8009486:	480d      	ldr	r0, [pc, #52]	@ (80094bc <__multadd+0x88>)
 8009488:	21ba      	movs	r1, #186	@ 0xba
 800948a:	f000 fd21 	bl	8009ed0 <__assert_func>
 800948e:	6922      	ldr	r2, [r4, #16]
 8009490:	3202      	adds	r2, #2
 8009492:	f104 010c 	add.w	r1, r4, #12
 8009496:	0092      	lsls	r2, r2, #2
 8009498:	300c      	adds	r0, #12
 800949a:	f7ff f80c 	bl	80084b6 <memcpy>
 800949e:	4621      	mov	r1, r4
 80094a0:	4638      	mov	r0, r7
 80094a2:	f7ff ffa5 	bl	80093f0 <_Bfree>
 80094a6:	4644      	mov	r4, r8
 80094a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80094ac:	3501      	adds	r5, #1
 80094ae:	615e      	str	r6, [r3, #20]
 80094b0:	6125      	str	r5, [r4, #16]
 80094b2:	4620      	mov	r0, r4
 80094b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094b8:	0800a7c8 	.word	0x0800a7c8
 80094bc:	0800a7d9 	.word	0x0800a7d9

080094c0 <__hi0bits>:
 80094c0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80094c4:	4603      	mov	r3, r0
 80094c6:	bf36      	itet	cc
 80094c8:	0403      	lslcc	r3, r0, #16
 80094ca:	2000      	movcs	r0, #0
 80094cc:	2010      	movcc	r0, #16
 80094ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80094d2:	bf3c      	itt	cc
 80094d4:	021b      	lslcc	r3, r3, #8
 80094d6:	3008      	addcc	r0, #8
 80094d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80094dc:	bf3c      	itt	cc
 80094de:	011b      	lslcc	r3, r3, #4
 80094e0:	3004      	addcc	r0, #4
 80094e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094e6:	bf3c      	itt	cc
 80094e8:	009b      	lslcc	r3, r3, #2
 80094ea:	3002      	addcc	r0, #2
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	db05      	blt.n	80094fc <__hi0bits+0x3c>
 80094f0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80094f4:	f100 0001 	add.w	r0, r0, #1
 80094f8:	bf08      	it	eq
 80094fa:	2020      	moveq	r0, #32
 80094fc:	4770      	bx	lr

080094fe <__lo0bits>:
 80094fe:	6803      	ldr	r3, [r0, #0]
 8009500:	4602      	mov	r2, r0
 8009502:	f013 0007 	ands.w	r0, r3, #7
 8009506:	d00b      	beq.n	8009520 <__lo0bits+0x22>
 8009508:	07d9      	lsls	r1, r3, #31
 800950a:	d421      	bmi.n	8009550 <__lo0bits+0x52>
 800950c:	0798      	lsls	r0, r3, #30
 800950e:	bf49      	itett	mi
 8009510:	085b      	lsrmi	r3, r3, #1
 8009512:	089b      	lsrpl	r3, r3, #2
 8009514:	2001      	movmi	r0, #1
 8009516:	6013      	strmi	r3, [r2, #0]
 8009518:	bf5c      	itt	pl
 800951a:	6013      	strpl	r3, [r2, #0]
 800951c:	2002      	movpl	r0, #2
 800951e:	4770      	bx	lr
 8009520:	b299      	uxth	r1, r3
 8009522:	b909      	cbnz	r1, 8009528 <__lo0bits+0x2a>
 8009524:	0c1b      	lsrs	r3, r3, #16
 8009526:	2010      	movs	r0, #16
 8009528:	b2d9      	uxtb	r1, r3
 800952a:	b909      	cbnz	r1, 8009530 <__lo0bits+0x32>
 800952c:	3008      	adds	r0, #8
 800952e:	0a1b      	lsrs	r3, r3, #8
 8009530:	0719      	lsls	r1, r3, #28
 8009532:	bf04      	itt	eq
 8009534:	091b      	lsreq	r3, r3, #4
 8009536:	3004      	addeq	r0, #4
 8009538:	0799      	lsls	r1, r3, #30
 800953a:	bf04      	itt	eq
 800953c:	089b      	lsreq	r3, r3, #2
 800953e:	3002      	addeq	r0, #2
 8009540:	07d9      	lsls	r1, r3, #31
 8009542:	d403      	bmi.n	800954c <__lo0bits+0x4e>
 8009544:	085b      	lsrs	r3, r3, #1
 8009546:	f100 0001 	add.w	r0, r0, #1
 800954a:	d003      	beq.n	8009554 <__lo0bits+0x56>
 800954c:	6013      	str	r3, [r2, #0]
 800954e:	4770      	bx	lr
 8009550:	2000      	movs	r0, #0
 8009552:	4770      	bx	lr
 8009554:	2020      	movs	r0, #32
 8009556:	4770      	bx	lr

08009558 <__i2b>:
 8009558:	b510      	push	{r4, lr}
 800955a:	460c      	mov	r4, r1
 800955c:	2101      	movs	r1, #1
 800955e:	f7ff ff07 	bl	8009370 <_Balloc>
 8009562:	4602      	mov	r2, r0
 8009564:	b928      	cbnz	r0, 8009572 <__i2b+0x1a>
 8009566:	4b05      	ldr	r3, [pc, #20]	@ (800957c <__i2b+0x24>)
 8009568:	4805      	ldr	r0, [pc, #20]	@ (8009580 <__i2b+0x28>)
 800956a:	f240 1145 	movw	r1, #325	@ 0x145
 800956e:	f000 fcaf 	bl	8009ed0 <__assert_func>
 8009572:	2301      	movs	r3, #1
 8009574:	6144      	str	r4, [r0, #20]
 8009576:	6103      	str	r3, [r0, #16]
 8009578:	bd10      	pop	{r4, pc}
 800957a:	bf00      	nop
 800957c:	0800a7c8 	.word	0x0800a7c8
 8009580:	0800a7d9 	.word	0x0800a7d9

08009584 <__multiply>:
 8009584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009588:	4614      	mov	r4, r2
 800958a:	690a      	ldr	r2, [r1, #16]
 800958c:	6923      	ldr	r3, [r4, #16]
 800958e:	429a      	cmp	r2, r3
 8009590:	bfa8      	it	ge
 8009592:	4623      	movge	r3, r4
 8009594:	460f      	mov	r7, r1
 8009596:	bfa4      	itt	ge
 8009598:	460c      	movge	r4, r1
 800959a:	461f      	movge	r7, r3
 800959c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80095a0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80095a4:	68a3      	ldr	r3, [r4, #8]
 80095a6:	6861      	ldr	r1, [r4, #4]
 80095a8:	eb0a 0609 	add.w	r6, sl, r9
 80095ac:	42b3      	cmp	r3, r6
 80095ae:	b085      	sub	sp, #20
 80095b0:	bfb8      	it	lt
 80095b2:	3101      	addlt	r1, #1
 80095b4:	f7ff fedc 	bl	8009370 <_Balloc>
 80095b8:	b930      	cbnz	r0, 80095c8 <__multiply+0x44>
 80095ba:	4602      	mov	r2, r0
 80095bc:	4b44      	ldr	r3, [pc, #272]	@ (80096d0 <__multiply+0x14c>)
 80095be:	4845      	ldr	r0, [pc, #276]	@ (80096d4 <__multiply+0x150>)
 80095c0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80095c4:	f000 fc84 	bl	8009ed0 <__assert_func>
 80095c8:	f100 0514 	add.w	r5, r0, #20
 80095cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80095d0:	462b      	mov	r3, r5
 80095d2:	2200      	movs	r2, #0
 80095d4:	4543      	cmp	r3, r8
 80095d6:	d321      	bcc.n	800961c <__multiply+0x98>
 80095d8:	f107 0114 	add.w	r1, r7, #20
 80095dc:	f104 0214 	add.w	r2, r4, #20
 80095e0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80095e4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80095e8:	9302      	str	r3, [sp, #8]
 80095ea:	1b13      	subs	r3, r2, r4
 80095ec:	3b15      	subs	r3, #21
 80095ee:	f023 0303 	bic.w	r3, r3, #3
 80095f2:	3304      	adds	r3, #4
 80095f4:	f104 0715 	add.w	r7, r4, #21
 80095f8:	42ba      	cmp	r2, r7
 80095fa:	bf38      	it	cc
 80095fc:	2304      	movcc	r3, #4
 80095fe:	9301      	str	r3, [sp, #4]
 8009600:	9b02      	ldr	r3, [sp, #8]
 8009602:	9103      	str	r1, [sp, #12]
 8009604:	428b      	cmp	r3, r1
 8009606:	d80c      	bhi.n	8009622 <__multiply+0x9e>
 8009608:	2e00      	cmp	r6, #0
 800960a:	dd03      	ble.n	8009614 <__multiply+0x90>
 800960c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009610:	2b00      	cmp	r3, #0
 8009612:	d05b      	beq.n	80096cc <__multiply+0x148>
 8009614:	6106      	str	r6, [r0, #16]
 8009616:	b005      	add	sp, #20
 8009618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800961c:	f843 2b04 	str.w	r2, [r3], #4
 8009620:	e7d8      	b.n	80095d4 <__multiply+0x50>
 8009622:	f8b1 a000 	ldrh.w	sl, [r1]
 8009626:	f1ba 0f00 	cmp.w	sl, #0
 800962a:	d024      	beq.n	8009676 <__multiply+0xf2>
 800962c:	f104 0e14 	add.w	lr, r4, #20
 8009630:	46a9      	mov	r9, r5
 8009632:	f04f 0c00 	mov.w	ip, #0
 8009636:	f85e 7b04 	ldr.w	r7, [lr], #4
 800963a:	f8d9 3000 	ldr.w	r3, [r9]
 800963e:	fa1f fb87 	uxth.w	fp, r7
 8009642:	b29b      	uxth	r3, r3
 8009644:	fb0a 330b 	mla	r3, sl, fp, r3
 8009648:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800964c:	f8d9 7000 	ldr.w	r7, [r9]
 8009650:	4463      	add	r3, ip
 8009652:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009656:	fb0a c70b 	mla	r7, sl, fp, ip
 800965a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800965e:	b29b      	uxth	r3, r3
 8009660:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009664:	4572      	cmp	r2, lr
 8009666:	f849 3b04 	str.w	r3, [r9], #4
 800966a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800966e:	d8e2      	bhi.n	8009636 <__multiply+0xb2>
 8009670:	9b01      	ldr	r3, [sp, #4]
 8009672:	f845 c003 	str.w	ip, [r5, r3]
 8009676:	9b03      	ldr	r3, [sp, #12]
 8009678:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800967c:	3104      	adds	r1, #4
 800967e:	f1b9 0f00 	cmp.w	r9, #0
 8009682:	d021      	beq.n	80096c8 <__multiply+0x144>
 8009684:	682b      	ldr	r3, [r5, #0]
 8009686:	f104 0c14 	add.w	ip, r4, #20
 800968a:	46ae      	mov	lr, r5
 800968c:	f04f 0a00 	mov.w	sl, #0
 8009690:	f8bc b000 	ldrh.w	fp, [ip]
 8009694:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009698:	fb09 770b 	mla	r7, r9, fp, r7
 800969c:	4457      	add	r7, sl
 800969e:	b29b      	uxth	r3, r3
 80096a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80096a4:	f84e 3b04 	str.w	r3, [lr], #4
 80096a8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80096ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80096b0:	f8be 3000 	ldrh.w	r3, [lr]
 80096b4:	fb09 330a 	mla	r3, r9, sl, r3
 80096b8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80096bc:	4562      	cmp	r2, ip
 80096be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80096c2:	d8e5      	bhi.n	8009690 <__multiply+0x10c>
 80096c4:	9f01      	ldr	r7, [sp, #4]
 80096c6:	51eb      	str	r3, [r5, r7]
 80096c8:	3504      	adds	r5, #4
 80096ca:	e799      	b.n	8009600 <__multiply+0x7c>
 80096cc:	3e01      	subs	r6, #1
 80096ce:	e79b      	b.n	8009608 <__multiply+0x84>
 80096d0:	0800a7c8 	.word	0x0800a7c8
 80096d4:	0800a7d9 	.word	0x0800a7d9

080096d8 <__pow5mult>:
 80096d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096dc:	4615      	mov	r5, r2
 80096de:	f012 0203 	ands.w	r2, r2, #3
 80096e2:	4607      	mov	r7, r0
 80096e4:	460e      	mov	r6, r1
 80096e6:	d007      	beq.n	80096f8 <__pow5mult+0x20>
 80096e8:	4c25      	ldr	r4, [pc, #148]	@ (8009780 <__pow5mult+0xa8>)
 80096ea:	3a01      	subs	r2, #1
 80096ec:	2300      	movs	r3, #0
 80096ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80096f2:	f7ff fe9f 	bl	8009434 <__multadd>
 80096f6:	4606      	mov	r6, r0
 80096f8:	10ad      	asrs	r5, r5, #2
 80096fa:	d03d      	beq.n	8009778 <__pow5mult+0xa0>
 80096fc:	69fc      	ldr	r4, [r7, #28]
 80096fe:	b97c      	cbnz	r4, 8009720 <__pow5mult+0x48>
 8009700:	2010      	movs	r0, #16
 8009702:	f7ff fd7f 	bl	8009204 <malloc>
 8009706:	4602      	mov	r2, r0
 8009708:	61f8      	str	r0, [r7, #28]
 800970a:	b928      	cbnz	r0, 8009718 <__pow5mult+0x40>
 800970c:	4b1d      	ldr	r3, [pc, #116]	@ (8009784 <__pow5mult+0xac>)
 800970e:	481e      	ldr	r0, [pc, #120]	@ (8009788 <__pow5mult+0xb0>)
 8009710:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009714:	f000 fbdc 	bl	8009ed0 <__assert_func>
 8009718:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800971c:	6004      	str	r4, [r0, #0]
 800971e:	60c4      	str	r4, [r0, #12]
 8009720:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009724:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009728:	b94c      	cbnz	r4, 800973e <__pow5mult+0x66>
 800972a:	f240 2171 	movw	r1, #625	@ 0x271
 800972e:	4638      	mov	r0, r7
 8009730:	f7ff ff12 	bl	8009558 <__i2b>
 8009734:	2300      	movs	r3, #0
 8009736:	f8c8 0008 	str.w	r0, [r8, #8]
 800973a:	4604      	mov	r4, r0
 800973c:	6003      	str	r3, [r0, #0]
 800973e:	f04f 0900 	mov.w	r9, #0
 8009742:	07eb      	lsls	r3, r5, #31
 8009744:	d50a      	bpl.n	800975c <__pow5mult+0x84>
 8009746:	4631      	mov	r1, r6
 8009748:	4622      	mov	r2, r4
 800974a:	4638      	mov	r0, r7
 800974c:	f7ff ff1a 	bl	8009584 <__multiply>
 8009750:	4631      	mov	r1, r6
 8009752:	4680      	mov	r8, r0
 8009754:	4638      	mov	r0, r7
 8009756:	f7ff fe4b 	bl	80093f0 <_Bfree>
 800975a:	4646      	mov	r6, r8
 800975c:	106d      	asrs	r5, r5, #1
 800975e:	d00b      	beq.n	8009778 <__pow5mult+0xa0>
 8009760:	6820      	ldr	r0, [r4, #0]
 8009762:	b938      	cbnz	r0, 8009774 <__pow5mult+0x9c>
 8009764:	4622      	mov	r2, r4
 8009766:	4621      	mov	r1, r4
 8009768:	4638      	mov	r0, r7
 800976a:	f7ff ff0b 	bl	8009584 <__multiply>
 800976e:	6020      	str	r0, [r4, #0]
 8009770:	f8c0 9000 	str.w	r9, [r0]
 8009774:	4604      	mov	r4, r0
 8009776:	e7e4      	b.n	8009742 <__pow5mult+0x6a>
 8009778:	4630      	mov	r0, r6
 800977a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800977e:	bf00      	nop
 8009780:	0800a834 	.word	0x0800a834
 8009784:	0800a759 	.word	0x0800a759
 8009788:	0800a7d9 	.word	0x0800a7d9

0800978c <__lshift>:
 800978c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009790:	460c      	mov	r4, r1
 8009792:	6849      	ldr	r1, [r1, #4]
 8009794:	6923      	ldr	r3, [r4, #16]
 8009796:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800979a:	68a3      	ldr	r3, [r4, #8]
 800979c:	4607      	mov	r7, r0
 800979e:	4691      	mov	r9, r2
 80097a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80097a4:	f108 0601 	add.w	r6, r8, #1
 80097a8:	42b3      	cmp	r3, r6
 80097aa:	db0b      	blt.n	80097c4 <__lshift+0x38>
 80097ac:	4638      	mov	r0, r7
 80097ae:	f7ff fddf 	bl	8009370 <_Balloc>
 80097b2:	4605      	mov	r5, r0
 80097b4:	b948      	cbnz	r0, 80097ca <__lshift+0x3e>
 80097b6:	4602      	mov	r2, r0
 80097b8:	4b28      	ldr	r3, [pc, #160]	@ (800985c <__lshift+0xd0>)
 80097ba:	4829      	ldr	r0, [pc, #164]	@ (8009860 <__lshift+0xd4>)
 80097bc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80097c0:	f000 fb86 	bl	8009ed0 <__assert_func>
 80097c4:	3101      	adds	r1, #1
 80097c6:	005b      	lsls	r3, r3, #1
 80097c8:	e7ee      	b.n	80097a8 <__lshift+0x1c>
 80097ca:	2300      	movs	r3, #0
 80097cc:	f100 0114 	add.w	r1, r0, #20
 80097d0:	f100 0210 	add.w	r2, r0, #16
 80097d4:	4618      	mov	r0, r3
 80097d6:	4553      	cmp	r3, sl
 80097d8:	db33      	blt.n	8009842 <__lshift+0xb6>
 80097da:	6920      	ldr	r0, [r4, #16]
 80097dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80097e0:	f104 0314 	add.w	r3, r4, #20
 80097e4:	f019 091f 	ands.w	r9, r9, #31
 80097e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80097ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80097f0:	d02b      	beq.n	800984a <__lshift+0xbe>
 80097f2:	f1c9 0e20 	rsb	lr, r9, #32
 80097f6:	468a      	mov	sl, r1
 80097f8:	2200      	movs	r2, #0
 80097fa:	6818      	ldr	r0, [r3, #0]
 80097fc:	fa00 f009 	lsl.w	r0, r0, r9
 8009800:	4310      	orrs	r0, r2
 8009802:	f84a 0b04 	str.w	r0, [sl], #4
 8009806:	f853 2b04 	ldr.w	r2, [r3], #4
 800980a:	459c      	cmp	ip, r3
 800980c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009810:	d8f3      	bhi.n	80097fa <__lshift+0x6e>
 8009812:	ebac 0304 	sub.w	r3, ip, r4
 8009816:	3b15      	subs	r3, #21
 8009818:	f023 0303 	bic.w	r3, r3, #3
 800981c:	3304      	adds	r3, #4
 800981e:	f104 0015 	add.w	r0, r4, #21
 8009822:	4584      	cmp	ip, r0
 8009824:	bf38      	it	cc
 8009826:	2304      	movcc	r3, #4
 8009828:	50ca      	str	r2, [r1, r3]
 800982a:	b10a      	cbz	r2, 8009830 <__lshift+0xa4>
 800982c:	f108 0602 	add.w	r6, r8, #2
 8009830:	3e01      	subs	r6, #1
 8009832:	4638      	mov	r0, r7
 8009834:	612e      	str	r6, [r5, #16]
 8009836:	4621      	mov	r1, r4
 8009838:	f7ff fdda 	bl	80093f0 <_Bfree>
 800983c:	4628      	mov	r0, r5
 800983e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009842:	f842 0f04 	str.w	r0, [r2, #4]!
 8009846:	3301      	adds	r3, #1
 8009848:	e7c5      	b.n	80097d6 <__lshift+0x4a>
 800984a:	3904      	subs	r1, #4
 800984c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009850:	f841 2f04 	str.w	r2, [r1, #4]!
 8009854:	459c      	cmp	ip, r3
 8009856:	d8f9      	bhi.n	800984c <__lshift+0xc0>
 8009858:	e7ea      	b.n	8009830 <__lshift+0xa4>
 800985a:	bf00      	nop
 800985c:	0800a7c8 	.word	0x0800a7c8
 8009860:	0800a7d9 	.word	0x0800a7d9

08009864 <__mcmp>:
 8009864:	690a      	ldr	r2, [r1, #16]
 8009866:	4603      	mov	r3, r0
 8009868:	6900      	ldr	r0, [r0, #16]
 800986a:	1a80      	subs	r0, r0, r2
 800986c:	b530      	push	{r4, r5, lr}
 800986e:	d10e      	bne.n	800988e <__mcmp+0x2a>
 8009870:	3314      	adds	r3, #20
 8009872:	3114      	adds	r1, #20
 8009874:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009878:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800987c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009880:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009884:	4295      	cmp	r5, r2
 8009886:	d003      	beq.n	8009890 <__mcmp+0x2c>
 8009888:	d205      	bcs.n	8009896 <__mcmp+0x32>
 800988a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800988e:	bd30      	pop	{r4, r5, pc}
 8009890:	42a3      	cmp	r3, r4
 8009892:	d3f3      	bcc.n	800987c <__mcmp+0x18>
 8009894:	e7fb      	b.n	800988e <__mcmp+0x2a>
 8009896:	2001      	movs	r0, #1
 8009898:	e7f9      	b.n	800988e <__mcmp+0x2a>
	...

0800989c <__mdiff>:
 800989c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098a0:	4689      	mov	r9, r1
 80098a2:	4606      	mov	r6, r0
 80098a4:	4611      	mov	r1, r2
 80098a6:	4648      	mov	r0, r9
 80098a8:	4614      	mov	r4, r2
 80098aa:	f7ff ffdb 	bl	8009864 <__mcmp>
 80098ae:	1e05      	subs	r5, r0, #0
 80098b0:	d112      	bne.n	80098d8 <__mdiff+0x3c>
 80098b2:	4629      	mov	r1, r5
 80098b4:	4630      	mov	r0, r6
 80098b6:	f7ff fd5b 	bl	8009370 <_Balloc>
 80098ba:	4602      	mov	r2, r0
 80098bc:	b928      	cbnz	r0, 80098ca <__mdiff+0x2e>
 80098be:	4b3f      	ldr	r3, [pc, #252]	@ (80099bc <__mdiff+0x120>)
 80098c0:	f240 2137 	movw	r1, #567	@ 0x237
 80098c4:	483e      	ldr	r0, [pc, #248]	@ (80099c0 <__mdiff+0x124>)
 80098c6:	f000 fb03 	bl	8009ed0 <__assert_func>
 80098ca:	2301      	movs	r3, #1
 80098cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80098d0:	4610      	mov	r0, r2
 80098d2:	b003      	add	sp, #12
 80098d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098d8:	bfbc      	itt	lt
 80098da:	464b      	movlt	r3, r9
 80098dc:	46a1      	movlt	r9, r4
 80098de:	4630      	mov	r0, r6
 80098e0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80098e4:	bfba      	itte	lt
 80098e6:	461c      	movlt	r4, r3
 80098e8:	2501      	movlt	r5, #1
 80098ea:	2500      	movge	r5, #0
 80098ec:	f7ff fd40 	bl	8009370 <_Balloc>
 80098f0:	4602      	mov	r2, r0
 80098f2:	b918      	cbnz	r0, 80098fc <__mdiff+0x60>
 80098f4:	4b31      	ldr	r3, [pc, #196]	@ (80099bc <__mdiff+0x120>)
 80098f6:	f240 2145 	movw	r1, #581	@ 0x245
 80098fa:	e7e3      	b.n	80098c4 <__mdiff+0x28>
 80098fc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009900:	6926      	ldr	r6, [r4, #16]
 8009902:	60c5      	str	r5, [r0, #12]
 8009904:	f109 0310 	add.w	r3, r9, #16
 8009908:	f109 0514 	add.w	r5, r9, #20
 800990c:	f104 0e14 	add.w	lr, r4, #20
 8009910:	f100 0b14 	add.w	fp, r0, #20
 8009914:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009918:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800991c:	9301      	str	r3, [sp, #4]
 800991e:	46d9      	mov	r9, fp
 8009920:	f04f 0c00 	mov.w	ip, #0
 8009924:	9b01      	ldr	r3, [sp, #4]
 8009926:	f85e 0b04 	ldr.w	r0, [lr], #4
 800992a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800992e:	9301      	str	r3, [sp, #4]
 8009930:	fa1f f38a 	uxth.w	r3, sl
 8009934:	4619      	mov	r1, r3
 8009936:	b283      	uxth	r3, r0
 8009938:	1acb      	subs	r3, r1, r3
 800993a:	0c00      	lsrs	r0, r0, #16
 800993c:	4463      	add	r3, ip
 800993e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009942:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009946:	b29b      	uxth	r3, r3
 8009948:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800994c:	4576      	cmp	r6, lr
 800994e:	f849 3b04 	str.w	r3, [r9], #4
 8009952:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009956:	d8e5      	bhi.n	8009924 <__mdiff+0x88>
 8009958:	1b33      	subs	r3, r6, r4
 800995a:	3b15      	subs	r3, #21
 800995c:	f023 0303 	bic.w	r3, r3, #3
 8009960:	3415      	adds	r4, #21
 8009962:	3304      	adds	r3, #4
 8009964:	42a6      	cmp	r6, r4
 8009966:	bf38      	it	cc
 8009968:	2304      	movcc	r3, #4
 800996a:	441d      	add	r5, r3
 800996c:	445b      	add	r3, fp
 800996e:	461e      	mov	r6, r3
 8009970:	462c      	mov	r4, r5
 8009972:	4544      	cmp	r4, r8
 8009974:	d30e      	bcc.n	8009994 <__mdiff+0xf8>
 8009976:	f108 0103 	add.w	r1, r8, #3
 800997a:	1b49      	subs	r1, r1, r5
 800997c:	f021 0103 	bic.w	r1, r1, #3
 8009980:	3d03      	subs	r5, #3
 8009982:	45a8      	cmp	r8, r5
 8009984:	bf38      	it	cc
 8009986:	2100      	movcc	r1, #0
 8009988:	440b      	add	r3, r1
 800998a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800998e:	b191      	cbz	r1, 80099b6 <__mdiff+0x11a>
 8009990:	6117      	str	r7, [r2, #16]
 8009992:	e79d      	b.n	80098d0 <__mdiff+0x34>
 8009994:	f854 1b04 	ldr.w	r1, [r4], #4
 8009998:	46e6      	mov	lr, ip
 800999a:	0c08      	lsrs	r0, r1, #16
 800999c:	fa1c fc81 	uxtah	ip, ip, r1
 80099a0:	4471      	add	r1, lr
 80099a2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80099a6:	b289      	uxth	r1, r1
 80099a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80099ac:	f846 1b04 	str.w	r1, [r6], #4
 80099b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80099b4:	e7dd      	b.n	8009972 <__mdiff+0xd6>
 80099b6:	3f01      	subs	r7, #1
 80099b8:	e7e7      	b.n	800998a <__mdiff+0xee>
 80099ba:	bf00      	nop
 80099bc:	0800a7c8 	.word	0x0800a7c8
 80099c0:	0800a7d9 	.word	0x0800a7d9

080099c4 <__d2b>:
 80099c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80099c8:	460f      	mov	r7, r1
 80099ca:	2101      	movs	r1, #1
 80099cc:	ec59 8b10 	vmov	r8, r9, d0
 80099d0:	4616      	mov	r6, r2
 80099d2:	f7ff fccd 	bl	8009370 <_Balloc>
 80099d6:	4604      	mov	r4, r0
 80099d8:	b930      	cbnz	r0, 80099e8 <__d2b+0x24>
 80099da:	4602      	mov	r2, r0
 80099dc:	4b23      	ldr	r3, [pc, #140]	@ (8009a6c <__d2b+0xa8>)
 80099de:	4824      	ldr	r0, [pc, #144]	@ (8009a70 <__d2b+0xac>)
 80099e0:	f240 310f 	movw	r1, #783	@ 0x30f
 80099e4:	f000 fa74 	bl	8009ed0 <__assert_func>
 80099e8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80099ec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80099f0:	b10d      	cbz	r5, 80099f6 <__d2b+0x32>
 80099f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80099f6:	9301      	str	r3, [sp, #4]
 80099f8:	f1b8 0300 	subs.w	r3, r8, #0
 80099fc:	d023      	beq.n	8009a46 <__d2b+0x82>
 80099fe:	4668      	mov	r0, sp
 8009a00:	9300      	str	r3, [sp, #0]
 8009a02:	f7ff fd7c 	bl	80094fe <__lo0bits>
 8009a06:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009a0a:	b1d0      	cbz	r0, 8009a42 <__d2b+0x7e>
 8009a0c:	f1c0 0320 	rsb	r3, r0, #32
 8009a10:	fa02 f303 	lsl.w	r3, r2, r3
 8009a14:	430b      	orrs	r3, r1
 8009a16:	40c2      	lsrs	r2, r0
 8009a18:	6163      	str	r3, [r4, #20]
 8009a1a:	9201      	str	r2, [sp, #4]
 8009a1c:	9b01      	ldr	r3, [sp, #4]
 8009a1e:	61a3      	str	r3, [r4, #24]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	bf0c      	ite	eq
 8009a24:	2201      	moveq	r2, #1
 8009a26:	2202      	movne	r2, #2
 8009a28:	6122      	str	r2, [r4, #16]
 8009a2a:	b1a5      	cbz	r5, 8009a56 <__d2b+0x92>
 8009a2c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009a30:	4405      	add	r5, r0
 8009a32:	603d      	str	r5, [r7, #0]
 8009a34:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009a38:	6030      	str	r0, [r6, #0]
 8009a3a:	4620      	mov	r0, r4
 8009a3c:	b003      	add	sp, #12
 8009a3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009a42:	6161      	str	r1, [r4, #20]
 8009a44:	e7ea      	b.n	8009a1c <__d2b+0x58>
 8009a46:	a801      	add	r0, sp, #4
 8009a48:	f7ff fd59 	bl	80094fe <__lo0bits>
 8009a4c:	9b01      	ldr	r3, [sp, #4]
 8009a4e:	6163      	str	r3, [r4, #20]
 8009a50:	3020      	adds	r0, #32
 8009a52:	2201      	movs	r2, #1
 8009a54:	e7e8      	b.n	8009a28 <__d2b+0x64>
 8009a56:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009a5a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009a5e:	6038      	str	r0, [r7, #0]
 8009a60:	6918      	ldr	r0, [r3, #16]
 8009a62:	f7ff fd2d 	bl	80094c0 <__hi0bits>
 8009a66:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009a6a:	e7e5      	b.n	8009a38 <__d2b+0x74>
 8009a6c:	0800a7c8 	.word	0x0800a7c8
 8009a70:	0800a7d9 	.word	0x0800a7d9

08009a74 <__ssputs_r>:
 8009a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a78:	688e      	ldr	r6, [r1, #8]
 8009a7a:	461f      	mov	r7, r3
 8009a7c:	42be      	cmp	r6, r7
 8009a7e:	680b      	ldr	r3, [r1, #0]
 8009a80:	4682      	mov	sl, r0
 8009a82:	460c      	mov	r4, r1
 8009a84:	4690      	mov	r8, r2
 8009a86:	d82d      	bhi.n	8009ae4 <__ssputs_r+0x70>
 8009a88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a8c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009a90:	d026      	beq.n	8009ae0 <__ssputs_r+0x6c>
 8009a92:	6965      	ldr	r5, [r4, #20]
 8009a94:	6909      	ldr	r1, [r1, #16]
 8009a96:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009a9a:	eba3 0901 	sub.w	r9, r3, r1
 8009a9e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009aa2:	1c7b      	adds	r3, r7, #1
 8009aa4:	444b      	add	r3, r9
 8009aa6:	106d      	asrs	r5, r5, #1
 8009aa8:	429d      	cmp	r5, r3
 8009aaa:	bf38      	it	cc
 8009aac:	461d      	movcc	r5, r3
 8009aae:	0553      	lsls	r3, r2, #21
 8009ab0:	d527      	bpl.n	8009b02 <__ssputs_r+0x8e>
 8009ab2:	4629      	mov	r1, r5
 8009ab4:	f7ff fbd0 	bl	8009258 <_malloc_r>
 8009ab8:	4606      	mov	r6, r0
 8009aba:	b360      	cbz	r0, 8009b16 <__ssputs_r+0xa2>
 8009abc:	6921      	ldr	r1, [r4, #16]
 8009abe:	464a      	mov	r2, r9
 8009ac0:	f7fe fcf9 	bl	80084b6 <memcpy>
 8009ac4:	89a3      	ldrh	r3, [r4, #12]
 8009ac6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009aca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ace:	81a3      	strh	r3, [r4, #12]
 8009ad0:	6126      	str	r6, [r4, #16]
 8009ad2:	6165      	str	r5, [r4, #20]
 8009ad4:	444e      	add	r6, r9
 8009ad6:	eba5 0509 	sub.w	r5, r5, r9
 8009ada:	6026      	str	r6, [r4, #0]
 8009adc:	60a5      	str	r5, [r4, #8]
 8009ade:	463e      	mov	r6, r7
 8009ae0:	42be      	cmp	r6, r7
 8009ae2:	d900      	bls.n	8009ae6 <__ssputs_r+0x72>
 8009ae4:	463e      	mov	r6, r7
 8009ae6:	6820      	ldr	r0, [r4, #0]
 8009ae8:	4632      	mov	r2, r6
 8009aea:	4641      	mov	r1, r8
 8009aec:	f000 f9c6 	bl	8009e7c <memmove>
 8009af0:	68a3      	ldr	r3, [r4, #8]
 8009af2:	1b9b      	subs	r3, r3, r6
 8009af4:	60a3      	str	r3, [r4, #8]
 8009af6:	6823      	ldr	r3, [r4, #0]
 8009af8:	4433      	add	r3, r6
 8009afa:	6023      	str	r3, [r4, #0]
 8009afc:	2000      	movs	r0, #0
 8009afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b02:	462a      	mov	r2, r5
 8009b04:	f000 fa28 	bl	8009f58 <_realloc_r>
 8009b08:	4606      	mov	r6, r0
 8009b0a:	2800      	cmp	r0, #0
 8009b0c:	d1e0      	bne.n	8009ad0 <__ssputs_r+0x5c>
 8009b0e:	6921      	ldr	r1, [r4, #16]
 8009b10:	4650      	mov	r0, sl
 8009b12:	f7ff fb2d 	bl	8009170 <_free_r>
 8009b16:	230c      	movs	r3, #12
 8009b18:	f8ca 3000 	str.w	r3, [sl]
 8009b1c:	89a3      	ldrh	r3, [r4, #12]
 8009b1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b22:	81a3      	strh	r3, [r4, #12]
 8009b24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009b28:	e7e9      	b.n	8009afe <__ssputs_r+0x8a>
	...

08009b2c <_svfiprintf_r>:
 8009b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b30:	4698      	mov	r8, r3
 8009b32:	898b      	ldrh	r3, [r1, #12]
 8009b34:	061b      	lsls	r3, r3, #24
 8009b36:	b09d      	sub	sp, #116	@ 0x74
 8009b38:	4607      	mov	r7, r0
 8009b3a:	460d      	mov	r5, r1
 8009b3c:	4614      	mov	r4, r2
 8009b3e:	d510      	bpl.n	8009b62 <_svfiprintf_r+0x36>
 8009b40:	690b      	ldr	r3, [r1, #16]
 8009b42:	b973      	cbnz	r3, 8009b62 <_svfiprintf_r+0x36>
 8009b44:	2140      	movs	r1, #64	@ 0x40
 8009b46:	f7ff fb87 	bl	8009258 <_malloc_r>
 8009b4a:	6028      	str	r0, [r5, #0]
 8009b4c:	6128      	str	r0, [r5, #16]
 8009b4e:	b930      	cbnz	r0, 8009b5e <_svfiprintf_r+0x32>
 8009b50:	230c      	movs	r3, #12
 8009b52:	603b      	str	r3, [r7, #0]
 8009b54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009b58:	b01d      	add	sp, #116	@ 0x74
 8009b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b5e:	2340      	movs	r3, #64	@ 0x40
 8009b60:	616b      	str	r3, [r5, #20]
 8009b62:	2300      	movs	r3, #0
 8009b64:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b66:	2320      	movs	r3, #32
 8009b68:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009b6c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b70:	2330      	movs	r3, #48	@ 0x30
 8009b72:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009d10 <_svfiprintf_r+0x1e4>
 8009b76:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009b7a:	f04f 0901 	mov.w	r9, #1
 8009b7e:	4623      	mov	r3, r4
 8009b80:	469a      	mov	sl, r3
 8009b82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b86:	b10a      	cbz	r2, 8009b8c <_svfiprintf_r+0x60>
 8009b88:	2a25      	cmp	r2, #37	@ 0x25
 8009b8a:	d1f9      	bne.n	8009b80 <_svfiprintf_r+0x54>
 8009b8c:	ebba 0b04 	subs.w	fp, sl, r4
 8009b90:	d00b      	beq.n	8009baa <_svfiprintf_r+0x7e>
 8009b92:	465b      	mov	r3, fp
 8009b94:	4622      	mov	r2, r4
 8009b96:	4629      	mov	r1, r5
 8009b98:	4638      	mov	r0, r7
 8009b9a:	f7ff ff6b 	bl	8009a74 <__ssputs_r>
 8009b9e:	3001      	adds	r0, #1
 8009ba0:	f000 80a7 	beq.w	8009cf2 <_svfiprintf_r+0x1c6>
 8009ba4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ba6:	445a      	add	r2, fp
 8009ba8:	9209      	str	r2, [sp, #36]	@ 0x24
 8009baa:	f89a 3000 	ldrb.w	r3, [sl]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	f000 809f 	beq.w	8009cf2 <_svfiprintf_r+0x1c6>
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009bba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009bbe:	f10a 0a01 	add.w	sl, sl, #1
 8009bc2:	9304      	str	r3, [sp, #16]
 8009bc4:	9307      	str	r3, [sp, #28]
 8009bc6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009bca:	931a      	str	r3, [sp, #104]	@ 0x68
 8009bcc:	4654      	mov	r4, sl
 8009bce:	2205      	movs	r2, #5
 8009bd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bd4:	484e      	ldr	r0, [pc, #312]	@ (8009d10 <_svfiprintf_r+0x1e4>)
 8009bd6:	f7f6 fb1b 	bl	8000210 <memchr>
 8009bda:	9a04      	ldr	r2, [sp, #16]
 8009bdc:	b9d8      	cbnz	r0, 8009c16 <_svfiprintf_r+0xea>
 8009bde:	06d0      	lsls	r0, r2, #27
 8009be0:	bf44      	itt	mi
 8009be2:	2320      	movmi	r3, #32
 8009be4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009be8:	0711      	lsls	r1, r2, #28
 8009bea:	bf44      	itt	mi
 8009bec:	232b      	movmi	r3, #43	@ 0x2b
 8009bee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009bf2:	f89a 3000 	ldrb.w	r3, [sl]
 8009bf6:	2b2a      	cmp	r3, #42	@ 0x2a
 8009bf8:	d015      	beq.n	8009c26 <_svfiprintf_r+0xfa>
 8009bfa:	9a07      	ldr	r2, [sp, #28]
 8009bfc:	4654      	mov	r4, sl
 8009bfe:	2000      	movs	r0, #0
 8009c00:	f04f 0c0a 	mov.w	ip, #10
 8009c04:	4621      	mov	r1, r4
 8009c06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c0a:	3b30      	subs	r3, #48	@ 0x30
 8009c0c:	2b09      	cmp	r3, #9
 8009c0e:	d94b      	bls.n	8009ca8 <_svfiprintf_r+0x17c>
 8009c10:	b1b0      	cbz	r0, 8009c40 <_svfiprintf_r+0x114>
 8009c12:	9207      	str	r2, [sp, #28]
 8009c14:	e014      	b.n	8009c40 <_svfiprintf_r+0x114>
 8009c16:	eba0 0308 	sub.w	r3, r0, r8
 8009c1a:	fa09 f303 	lsl.w	r3, r9, r3
 8009c1e:	4313      	orrs	r3, r2
 8009c20:	9304      	str	r3, [sp, #16]
 8009c22:	46a2      	mov	sl, r4
 8009c24:	e7d2      	b.n	8009bcc <_svfiprintf_r+0xa0>
 8009c26:	9b03      	ldr	r3, [sp, #12]
 8009c28:	1d19      	adds	r1, r3, #4
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	9103      	str	r1, [sp, #12]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	bfbb      	ittet	lt
 8009c32:	425b      	neglt	r3, r3
 8009c34:	f042 0202 	orrlt.w	r2, r2, #2
 8009c38:	9307      	strge	r3, [sp, #28]
 8009c3a:	9307      	strlt	r3, [sp, #28]
 8009c3c:	bfb8      	it	lt
 8009c3e:	9204      	strlt	r2, [sp, #16]
 8009c40:	7823      	ldrb	r3, [r4, #0]
 8009c42:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c44:	d10a      	bne.n	8009c5c <_svfiprintf_r+0x130>
 8009c46:	7863      	ldrb	r3, [r4, #1]
 8009c48:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c4a:	d132      	bne.n	8009cb2 <_svfiprintf_r+0x186>
 8009c4c:	9b03      	ldr	r3, [sp, #12]
 8009c4e:	1d1a      	adds	r2, r3, #4
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	9203      	str	r2, [sp, #12]
 8009c54:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009c58:	3402      	adds	r4, #2
 8009c5a:	9305      	str	r3, [sp, #20]
 8009c5c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009d20 <_svfiprintf_r+0x1f4>
 8009c60:	7821      	ldrb	r1, [r4, #0]
 8009c62:	2203      	movs	r2, #3
 8009c64:	4650      	mov	r0, sl
 8009c66:	f7f6 fad3 	bl	8000210 <memchr>
 8009c6a:	b138      	cbz	r0, 8009c7c <_svfiprintf_r+0x150>
 8009c6c:	9b04      	ldr	r3, [sp, #16]
 8009c6e:	eba0 000a 	sub.w	r0, r0, sl
 8009c72:	2240      	movs	r2, #64	@ 0x40
 8009c74:	4082      	lsls	r2, r0
 8009c76:	4313      	orrs	r3, r2
 8009c78:	3401      	adds	r4, #1
 8009c7a:	9304      	str	r3, [sp, #16]
 8009c7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c80:	4824      	ldr	r0, [pc, #144]	@ (8009d14 <_svfiprintf_r+0x1e8>)
 8009c82:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009c86:	2206      	movs	r2, #6
 8009c88:	f7f6 fac2 	bl	8000210 <memchr>
 8009c8c:	2800      	cmp	r0, #0
 8009c8e:	d036      	beq.n	8009cfe <_svfiprintf_r+0x1d2>
 8009c90:	4b21      	ldr	r3, [pc, #132]	@ (8009d18 <_svfiprintf_r+0x1ec>)
 8009c92:	bb1b      	cbnz	r3, 8009cdc <_svfiprintf_r+0x1b0>
 8009c94:	9b03      	ldr	r3, [sp, #12]
 8009c96:	3307      	adds	r3, #7
 8009c98:	f023 0307 	bic.w	r3, r3, #7
 8009c9c:	3308      	adds	r3, #8
 8009c9e:	9303      	str	r3, [sp, #12]
 8009ca0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ca2:	4433      	add	r3, r6
 8009ca4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ca6:	e76a      	b.n	8009b7e <_svfiprintf_r+0x52>
 8009ca8:	fb0c 3202 	mla	r2, ip, r2, r3
 8009cac:	460c      	mov	r4, r1
 8009cae:	2001      	movs	r0, #1
 8009cb0:	e7a8      	b.n	8009c04 <_svfiprintf_r+0xd8>
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	3401      	adds	r4, #1
 8009cb6:	9305      	str	r3, [sp, #20]
 8009cb8:	4619      	mov	r1, r3
 8009cba:	f04f 0c0a 	mov.w	ip, #10
 8009cbe:	4620      	mov	r0, r4
 8009cc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009cc4:	3a30      	subs	r2, #48	@ 0x30
 8009cc6:	2a09      	cmp	r2, #9
 8009cc8:	d903      	bls.n	8009cd2 <_svfiprintf_r+0x1a6>
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d0c6      	beq.n	8009c5c <_svfiprintf_r+0x130>
 8009cce:	9105      	str	r1, [sp, #20]
 8009cd0:	e7c4      	b.n	8009c5c <_svfiprintf_r+0x130>
 8009cd2:	fb0c 2101 	mla	r1, ip, r1, r2
 8009cd6:	4604      	mov	r4, r0
 8009cd8:	2301      	movs	r3, #1
 8009cda:	e7f0      	b.n	8009cbe <_svfiprintf_r+0x192>
 8009cdc:	ab03      	add	r3, sp, #12
 8009cde:	9300      	str	r3, [sp, #0]
 8009ce0:	462a      	mov	r2, r5
 8009ce2:	4b0e      	ldr	r3, [pc, #56]	@ (8009d1c <_svfiprintf_r+0x1f0>)
 8009ce4:	a904      	add	r1, sp, #16
 8009ce6:	4638      	mov	r0, r7
 8009ce8:	f7fd fe1e 	bl	8007928 <_printf_float>
 8009cec:	1c42      	adds	r2, r0, #1
 8009cee:	4606      	mov	r6, r0
 8009cf0:	d1d6      	bne.n	8009ca0 <_svfiprintf_r+0x174>
 8009cf2:	89ab      	ldrh	r3, [r5, #12]
 8009cf4:	065b      	lsls	r3, r3, #25
 8009cf6:	f53f af2d 	bmi.w	8009b54 <_svfiprintf_r+0x28>
 8009cfa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009cfc:	e72c      	b.n	8009b58 <_svfiprintf_r+0x2c>
 8009cfe:	ab03      	add	r3, sp, #12
 8009d00:	9300      	str	r3, [sp, #0]
 8009d02:	462a      	mov	r2, r5
 8009d04:	4b05      	ldr	r3, [pc, #20]	@ (8009d1c <_svfiprintf_r+0x1f0>)
 8009d06:	a904      	add	r1, sp, #16
 8009d08:	4638      	mov	r0, r7
 8009d0a:	f7fe f8a5 	bl	8007e58 <_printf_i>
 8009d0e:	e7ed      	b.n	8009cec <_svfiprintf_r+0x1c0>
 8009d10:	0800a930 	.word	0x0800a930
 8009d14:	0800a93a 	.word	0x0800a93a
 8009d18:	08007929 	.word	0x08007929
 8009d1c:	08009a75 	.word	0x08009a75
 8009d20:	0800a936 	.word	0x0800a936

08009d24 <__sflush_r>:
 8009d24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009d28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d2c:	0716      	lsls	r6, r2, #28
 8009d2e:	4605      	mov	r5, r0
 8009d30:	460c      	mov	r4, r1
 8009d32:	d454      	bmi.n	8009dde <__sflush_r+0xba>
 8009d34:	684b      	ldr	r3, [r1, #4]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	dc02      	bgt.n	8009d40 <__sflush_r+0x1c>
 8009d3a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	dd48      	ble.n	8009dd2 <__sflush_r+0xae>
 8009d40:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009d42:	2e00      	cmp	r6, #0
 8009d44:	d045      	beq.n	8009dd2 <__sflush_r+0xae>
 8009d46:	2300      	movs	r3, #0
 8009d48:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009d4c:	682f      	ldr	r7, [r5, #0]
 8009d4e:	6a21      	ldr	r1, [r4, #32]
 8009d50:	602b      	str	r3, [r5, #0]
 8009d52:	d030      	beq.n	8009db6 <__sflush_r+0x92>
 8009d54:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009d56:	89a3      	ldrh	r3, [r4, #12]
 8009d58:	0759      	lsls	r1, r3, #29
 8009d5a:	d505      	bpl.n	8009d68 <__sflush_r+0x44>
 8009d5c:	6863      	ldr	r3, [r4, #4]
 8009d5e:	1ad2      	subs	r2, r2, r3
 8009d60:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009d62:	b10b      	cbz	r3, 8009d68 <__sflush_r+0x44>
 8009d64:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009d66:	1ad2      	subs	r2, r2, r3
 8009d68:	2300      	movs	r3, #0
 8009d6a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009d6c:	6a21      	ldr	r1, [r4, #32]
 8009d6e:	4628      	mov	r0, r5
 8009d70:	47b0      	blx	r6
 8009d72:	1c43      	adds	r3, r0, #1
 8009d74:	89a3      	ldrh	r3, [r4, #12]
 8009d76:	d106      	bne.n	8009d86 <__sflush_r+0x62>
 8009d78:	6829      	ldr	r1, [r5, #0]
 8009d7a:	291d      	cmp	r1, #29
 8009d7c:	d82b      	bhi.n	8009dd6 <__sflush_r+0xb2>
 8009d7e:	4a2a      	ldr	r2, [pc, #168]	@ (8009e28 <__sflush_r+0x104>)
 8009d80:	410a      	asrs	r2, r1
 8009d82:	07d6      	lsls	r6, r2, #31
 8009d84:	d427      	bmi.n	8009dd6 <__sflush_r+0xb2>
 8009d86:	2200      	movs	r2, #0
 8009d88:	6062      	str	r2, [r4, #4]
 8009d8a:	04d9      	lsls	r1, r3, #19
 8009d8c:	6922      	ldr	r2, [r4, #16]
 8009d8e:	6022      	str	r2, [r4, #0]
 8009d90:	d504      	bpl.n	8009d9c <__sflush_r+0x78>
 8009d92:	1c42      	adds	r2, r0, #1
 8009d94:	d101      	bne.n	8009d9a <__sflush_r+0x76>
 8009d96:	682b      	ldr	r3, [r5, #0]
 8009d98:	b903      	cbnz	r3, 8009d9c <__sflush_r+0x78>
 8009d9a:	6560      	str	r0, [r4, #84]	@ 0x54
 8009d9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d9e:	602f      	str	r7, [r5, #0]
 8009da0:	b1b9      	cbz	r1, 8009dd2 <__sflush_r+0xae>
 8009da2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009da6:	4299      	cmp	r1, r3
 8009da8:	d002      	beq.n	8009db0 <__sflush_r+0x8c>
 8009daa:	4628      	mov	r0, r5
 8009dac:	f7ff f9e0 	bl	8009170 <_free_r>
 8009db0:	2300      	movs	r3, #0
 8009db2:	6363      	str	r3, [r4, #52]	@ 0x34
 8009db4:	e00d      	b.n	8009dd2 <__sflush_r+0xae>
 8009db6:	2301      	movs	r3, #1
 8009db8:	4628      	mov	r0, r5
 8009dba:	47b0      	blx	r6
 8009dbc:	4602      	mov	r2, r0
 8009dbe:	1c50      	adds	r0, r2, #1
 8009dc0:	d1c9      	bne.n	8009d56 <__sflush_r+0x32>
 8009dc2:	682b      	ldr	r3, [r5, #0]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d0c6      	beq.n	8009d56 <__sflush_r+0x32>
 8009dc8:	2b1d      	cmp	r3, #29
 8009dca:	d001      	beq.n	8009dd0 <__sflush_r+0xac>
 8009dcc:	2b16      	cmp	r3, #22
 8009dce:	d11e      	bne.n	8009e0e <__sflush_r+0xea>
 8009dd0:	602f      	str	r7, [r5, #0]
 8009dd2:	2000      	movs	r0, #0
 8009dd4:	e022      	b.n	8009e1c <__sflush_r+0xf8>
 8009dd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009dda:	b21b      	sxth	r3, r3
 8009ddc:	e01b      	b.n	8009e16 <__sflush_r+0xf2>
 8009dde:	690f      	ldr	r7, [r1, #16]
 8009de0:	2f00      	cmp	r7, #0
 8009de2:	d0f6      	beq.n	8009dd2 <__sflush_r+0xae>
 8009de4:	0793      	lsls	r3, r2, #30
 8009de6:	680e      	ldr	r6, [r1, #0]
 8009de8:	bf08      	it	eq
 8009dea:	694b      	ldreq	r3, [r1, #20]
 8009dec:	600f      	str	r7, [r1, #0]
 8009dee:	bf18      	it	ne
 8009df0:	2300      	movne	r3, #0
 8009df2:	eba6 0807 	sub.w	r8, r6, r7
 8009df6:	608b      	str	r3, [r1, #8]
 8009df8:	f1b8 0f00 	cmp.w	r8, #0
 8009dfc:	dde9      	ble.n	8009dd2 <__sflush_r+0xae>
 8009dfe:	6a21      	ldr	r1, [r4, #32]
 8009e00:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009e02:	4643      	mov	r3, r8
 8009e04:	463a      	mov	r2, r7
 8009e06:	4628      	mov	r0, r5
 8009e08:	47b0      	blx	r6
 8009e0a:	2800      	cmp	r0, #0
 8009e0c:	dc08      	bgt.n	8009e20 <__sflush_r+0xfc>
 8009e0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e16:	81a3      	strh	r3, [r4, #12]
 8009e18:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009e1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e20:	4407      	add	r7, r0
 8009e22:	eba8 0800 	sub.w	r8, r8, r0
 8009e26:	e7e7      	b.n	8009df8 <__sflush_r+0xd4>
 8009e28:	dfbffffe 	.word	0xdfbffffe

08009e2c <_fflush_r>:
 8009e2c:	b538      	push	{r3, r4, r5, lr}
 8009e2e:	690b      	ldr	r3, [r1, #16]
 8009e30:	4605      	mov	r5, r0
 8009e32:	460c      	mov	r4, r1
 8009e34:	b913      	cbnz	r3, 8009e3c <_fflush_r+0x10>
 8009e36:	2500      	movs	r5, #0
 8009e38:	4628      	mov	r0, r5
 8009e3a:	bd38      	pop	{r3, r4, r5, pc}
 8009e3c:	b118      	cbz	r0, 8009e46 <_fflush_r+0x1a>
 8009e3e:	6a03      	ldr	r3, [r0, #32]
 8009e40:	b90b      	cbnz	r3, 8009e46 <_fflush_r+0x1a>
 8009e42:	f7fe f9b5 	bl	80081b0 <__sinit>
 8009e46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d0f3      	beq.n	8009e36 <_fflush_r+0xa>
 8009e4e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009e50:	07d0      	lsls	r0, r2, #31
 8009e52:	d404      	bmi.n	8009e5e <_fflush_r+0x32>
 8009e54:	0599      	lsls	r1, r3, #22
 8009e56:	d402      	bmi.n	8009e5e <_fflush_r+0x32>
 8009e58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e5a:	f7fe fb2a 	bl	80084b2 <__retarget_lock_acquire_recursive>
 8009e5e:	4628      	mov	r0, r5
 8009e60:	4621      	mov	r1, r4
 8009e62:	f7ff ff5f 	bl	8009d24 <__sflush_r>
 8009e66:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009e68:	07da      	lsls	r2, r3, #31
 8009e6a:	4605      	mov	r5, r0
 8009e6c:	d4e4      	bmi.n	8009e38 <_fflush_r+0xc>
 8009e6e:	89a3      	ldrh	r3, [r4, #12]
 8009e70:	059b      	lsls	r3, r3, #22
 8009e72:	d4e1      	bmi.n	8009e38 <_fflush_r+0xc>
 8009e74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e76:	f7fe fb1d 	bl	80084b4 <__retarget_lock_release_recursive>
 8009e7a:	e7dd      	b.n	8009e38 <_fflush_r+0xc>

08009e7c <memmove>:
 8009e7c:	4288      	cmp	r0, r1
 8009e7e:	b510      	push	{r4, lr}
 8009e80:	eb01 0402 	add.w	r4, r1, r2
 8009e84:	d902      	bls.n	8009e8c <memmove+0x10>
 8009e86:	4284      	cmp	r4, r0
 8009e88:	4623      	mov	r3, r4
 8009e8a:	d807      	bhi.n	8009e9c <memmove+0x20>
 8009e8c:	1e43      	subs	r3, r0, #1
 8009e8e:	42a1      	cmp	r1, r4
 8009e90:	d008      	beq.n	8009ea4 <memmove+0x28>
 8009e92:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009e96:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009e9a:	e7f8      	b.n	8009e8e <memmove+0x12>
 8009e9c:	4402      	add	r2, r0
 8009e9e:	4601      	mov	r1, r0
 8009ea0:	428a      	cmp	r2, r1
 8009ea2:	d100      	bne.n	8009ea6 <memmove+0x2a>
 8009ea4:	bd10      	pop	{r4, pc}
 8009ea6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009eaa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009eae:	e7f7      	b.n	8009ea0 <memmove+0x24>

08009eb0 <_sbrk_r>:
 8009eb0:	b538      	push	{r3, r4, r5, lr}
 8009eb2:	4d06      	ldr	r5, [pc, #24]	@ (8009ecc <_sbrk_r+0x1c>)
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	4604      	mov	r4, r0
 8009eb8:	4608      	mov	r0, r1
 8009eba:	602b      	str	r3, [r5, #0]
 8009ebc:	f7f7 fd54 	bl	8001968 <_sbrk>
 8009ec0:	1c43      	adds	r3, r0, #1
 8009ec2:	d102      	bne.n	8009eca <_sbrk_r+0x1a>
 8009ec4:	682b      	ldr	r3, [r5, #0]
 8009ec6:	b103      	cbz	r3, 8009eca <_sbrk_r+0x1a>
 8009ec8:	6023      	str	r3, [r4, #0]
 8009eca:	bd38      	pop	{r3, r4, r5, pc}
 8009ecc:	2000513c 	.word	0x2000513c

08009ed0 <__assert_func>:
 8009ed0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009ed2:	4614      	mov	r4, r2
 8009ed4:	461a      	mov	r2, r3
 8009ed6:	4b09      	ldr	r3, [pc, #36]	@ (8009efc <__assert_func+0x2c>)
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	4605      	mov	r5, r0
 8009edc:	68d8      	ldr	r0, [r3, #12]
 8009ede:	b954      	cbnz	r4, 8009ef6 <__assert_func+0x26>
 8009ee0:	4b07      	ldr	r3, [pc, #28]	@ (8009f00 <__assert_func+0x30>)
 8009ee2:	461c      	mov	r4, r3
 8009ee4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009ee8:	9100      	str	r1, [sp, #0]
 8009eea:	462b      	mov	r3, r5
 8009eec:	4905      	ldr	r1, [pc, #20]	@ (8009f04 <__assert_func+0x34>)
 8009eee:	f000 f86f 	bl	8009fd0 <fiprintf>
 8009ef2:	f000 f87f 	bl	8009ff4 <abort>
 8009ef6:	4b04      	ldr	r3, [pc, #16]	@ (8009f08 <__assert_func+0x38>)
 8009ef8:	e7f4      	b.n	8009ee4 <__assert_func+0x14>
 8009efa:	bf00      	nop
 8009efc:	2000001c 	.word	0x2000001c
 8009f00:	0800a986 	.word	0x0800a986
 8009f04:	0800a958 	.word	0x0800a958
 8009f08:	0800a94b 	.word	0x0800a94b

08009f0c <_calloc_r>:
 8009f0c:	b570      	push	{r4, r5, r6, lr}
 8009f0e:	fba1 5402 	umull	r5, r4, r1, r2
 8009f12:	b93c      	cbnz	r4, 8009f24 <_calloc_r+0x18>
 8009f14:	4629      	mov	r1, r5
 8009f16:	f7ff f99f 	bl	8009258 <_malloc_r>
 8009f1a:	4606      	mov	r6, r0
 8009f1c:	b928      	cbnz	r0, 8009f2a <_calloc_r+0x1e>
 8009f1e:	2600      	movs	r6, #0
 8009f20:	4630      	mov	r0, r6
 8009f22:	bd70      	pop	{r4, r5, r6, pc}
 8009f24:	220c      	movs	r2, #12
 8009f26:	6002      	str	r2, [r0, #0]
 8009f28:	e7f9      	b.n	8009f1e <_calloc_r+0x12>
 8009f2a:	462a      	mov	r2, r5
 8009f2c:	4621      	mov	r1, r4
 8009f2e:	f7fe f9ec 	bl	800830a <memset>
 8009f32:	e7f5      	b.n	8009f20 <_calloc_r+0x14>

08009f34 <__ascii_mbtowc>:
 8009f34:	b082      	sub	sp, #8
 8009f36:	b901      	cbnz	r1, 8009f3a <__ascii_mbtowc+0x6>
 8009f38:	a901      	add	r1, sp, #4
 8009f3a:	b142      	cbz	r2, 8009f4e <__ascii_mbtowc+0x1a>
 8009f3c:	b14b      	cbz	r3, 8009f52 <__ascii_mbtowc+0x1e>
 8009f3e:	7813      	ldrb	r3, [r2, #0]
 8009f40:	600b      	str	r3, [r1, #0]
 8009f42:	7812      	ldrb	r2, [r2, #0]
 8009f44:	1e10      	subs	r0, r2, #0
 8009f46:	bf18      	it	ne
 8009f48:	2001      	movne	r0, #1
 8009f4a:	b002      	add	sp, #8
 8009f4c:	4770      	bx	lr
 8009f4e:	4610      	mov	r0, r2
 8009f50:	e7fb      	b.n	8009f4a <__ascii_mbtowc+0x16>
 8009f52:	f06f 0001 	mvn.w	r0, #1
 8009f56:	e7f8      	b.n	8009f4a <__ascii_mbtowc+0x16>

08009f58 <_realloc_r>:
 8009f58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f5c:	4680      	mov	r8, r0
 8009f5e:	4615      	mov	r5, r2
 8009f60:	460c      	mov	r4, r1
 8009f62:	b921      	cbnz	r1, 8009f6e <_realloc_r+0x16>
 8009f64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f68:	4611      	mov	r1, r2
 8009f6a:	f7ff b975 	b.w	8009258 <_malloc_r>
 8009f6e:	b92a      	cbnz	r2, 8009f7c <_realloc_r+0x24>
 8009f70:	f7ff f8fe 	bl	8009170 <_free_r>
 8009f74:	2400      	movs	r4, #0
 8009f76:	4620      	mov	r0, r4
 8009f78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f7c:	f000 f841 	bl	800a002 <_malloc_usable_size_r>
 8009f80:	4285      	cmp	r5, r0
 8009f82:	4606      	mov	r6, r0
 8009f84:	d802      	bhi.n	8009f8c <_realloc_r+0x34>
 8009f86:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009f8a:	d8f4      	bhi.n	8009f76 <_realloc_r+0x1e>
 8009f8c:	4629      	mov	r1, r5
 8009f8e:	4640      	mov	r0, r8
 8009f90:	f7ff f962 	bl	8009258 <_malloc_r>
 8009f94:	4607      	mov	r7, r0
 8009f96:	2800      	cmp	r0, #0
 8009f98:	d0ec      	beq.n	8009f74 <_realloc_r+0x1c>
 8009f9a:	42b5      	cmp	r5, r6
 8009f9c:	462a      	mov	r2, r5
 8009f9e:	4621      	mov	r1, r4
 8009fa0:	bf28      	it	cs
 8009fa2:	4632      	movcs	r2, r6
 8009fa4:	f7fe fa87 	bl	80084b6 <memcpy>
 8009fa8:	4621      	mov	r1, r4
 8009faa:	4640      	mov	r0, r8
 8009fac:	f7ff f8e0 	bl	8009170 <_free_r>
 8009fb0:	463c      	mov	r4, r7
 8009fb2:	e7e0      	b.n	8009f76 <_realloc_r+0x1e>

08009fb4 <__ascii_wctomb>:
 8009fb4:	4603      	mov	r3, r0
 8009fb6:	4608      	mov	r0, r1
 8009fb8:	b141      	cbz	r1, 8009fcc <__ascii_wctomb+0x18>
 8009fba:	2aff      	cmp	r2, #255	@ 0xff
 8009fbc:	d904      	bls.n	8009fc8 <__ascii_wctomb+0x14>
 8009fbe:	228a      	movs	r2, #138	@ 0x8a
 8009fc0:	601a      	str	r2, [r3, #0]
 8009fc2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009fc6:	4770      	bx	lr
 8009fc8:	700a      	strb	r2, [r1, #0]
 8009fca:	2001      	movs	r0, #1
 8009fcc:	4770      	bx	lr
	...

08009fd0 <fiprintf>:
 8009fd0:	b40e      	push	{r1, r2, r3}
 8009fd2:	b503      	push	{r0, r1, lr}
 8009fd4:	4601      	mov	r1, r0
 8009fd6:	ab03      	add	r3, sp, #12
 8009fd8:	4805      	ldr	r0, [pc, #20]	@ (8009ff0 <fiprintf+0x20>)
 8009fda:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fde:	6800      	ldr	r0, [r0, #0]
 8009fe0:	9301      	str	r3, [sp, #4]
 8009fe2:	f000 f83f 	bl	800a064 <_vfiprintf_r>
 8009fe6:	b002      	add	sp, #8
 8009fe8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009fec:	b003      	add	sp, #12
 8009fee:	4770      	bx	lr
 8009ff0:	2000001c 	.word	0x2000001c

08009ff4 <abort>:
 8009ff4:	b508      	push	{r3, lr}
 8009ff6:	2006      	movs	r0, #6
 8009ff8:	f000 fa08 	bl	800a40c <raise>
 8009ffc:	2001      	movs	r0, #1
 8009ffe:	f7f7 fc3b 	bl	8001878 <_exit>

0800a002 <_malloc_usable_size_r>:
 800a002:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a006:	1f18      	subs	r0, r3, #4
 800a008:	2b00      	cmp	r3, #0
 800a00a:	bfbc      	itt	lt
 800a00c:	580b      	ldrlt	r3, [r1, r0]
 800a00e:	18c0      	addlt	r0, r0, r3
 800a010:	4770      	bx	lr

0800a012 <__sfputc_r>:
 800a012:	6893      	ldr	r3, [r2, #8]
 800a014:	3b01      	subs	r3, #1
 800a016:	2b00      	cmp	r3, #0
 800a018:	b410      	push	{r4}
 800a01a:	6093      	str	r3, [r2, #8]
 800a01c:	da08      	bge.n	800a030 <__sfputc_r+0x1e>
 800a01e:	6994      	ldr	r4, [r2, #24]
 800a020:	42a3      	cmp	r3, r4
 800a022:	db01      	blt.n	800a028 <__sfputc_r+0x16>
 800a024:	290a      	cmp	r1, #10
 800a026:	d103      	bne.n	800a030 <__sfputc_r+0x1e>
 800a028:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a02c:	f000 b932 	b.w	800a294 <__swbuf_r>
 800a030:	6813      	ldr	r3, [r2, #0]
 800a032:	1c58      	adds	r0, r3, #1
 800a034:	6010      	str	r0, [r2, #0]
 800a036:	7019      	strb	r1, [r3, #0]
 800a038:	4608      	mov	r0, r1
 800a03a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a03e:	4770      	bx	lr

0800a040 <__sfputs_r>:
 800a040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a042:	4606      	mov	r6, r0
 800a044:	460f      	mov	r7, r1
 800a046:	4614      	mov	r4, r2
 800a048:	18d5      	adds	r5, r2, r3
 800a04a:	42ac      	cmp	r4, r5
 800a04c:	d101      	bne.n	800a052 <__sfputs_r+0x12>
 800a04e:	2000      	movs	r0, #0
 800a050:	e007      	b.n	800a062 <__sfputs_r+0x22>
 800a052:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a056:	463a      	mov	r2, r7
 800a058:	4630      	mov	r0, r6
 800a05a:	f7ff ffda 	bl	800a012 <__sfputc_r>
 800a05e:	1c43      	adds	r3, r0, #1
 800a060:	d1f3      	bne.n	800a04a <__sfputs_r+0xa>
 800a062:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a064 <_vfiprintf_r>:
 800a064:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a068:	460d      	mov	r5, r1
 800a06a:	b09d      	sub	sp, #116	@ 0x74
 800a06c:	4614      	mov	r4, r2
 800a06e:	4698      	mov	r8, r3
 800a070:	4606      	mov	r6, r0
 800a072:	b118      	cbz	r0, 800a07c <_vfiprintf_r+0x18>
 800a074:	6a03      	ldr	r3, [r0, #32]
 800a076:	b90b      	cbnz	r3, 800a07c <_vfiprintf_r+0x18>
 800a078:	f7fe f89a 	bl	80081b0 <__sinit>
 800a07c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a07e:	07d9      	lsls	r1, r3, #31
 800a080:	d405      	bmi.n	800a08e <_vfiprintf_r+0x2a>
 800a082:	89ab      	ldrh	r3, [r5, #12]
 800a084:	059a      	lsls	r2, r3, #22
 800a086:	d402      	bmi.n	800a08e <_vfiprintf_r+0x2a>
 800a088:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a08a:	f7fe fa12 	bl	80084b2 <__retarget_lock_acquire_recursive>
 800a08e:	89ab      	ldrh	r3, [r5, #12]
 800a090:	071b      	lsls	r3, r3, #28
 800a092:	d501      	bpl.n	800a098 <_vfiprintf_r+0x34>
 800a094:	692b      	ldr	r3, [r5, #16]
 800a096:	b99b      	cbnz	r3, 800a0c0 <_vfiprintf_r+0x5c>
 800a098:	4629      	mov	r1, r5
 800a09a:	4630      	mov	r0, r6
 800a09c:	f000 f938 	bl	800a310 <__swsetup_r>
 800a0a0:	b170      	cbz	r0, 800a0c0 <_vfiprintf_r+0x5c>
 800a0a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a0a4:	07dc      	lsls	r4, r3, #31
 800a0a6:	d504      	bpl.n	800a0b2 <_vfiprintf_r+0x4e>
 800a0a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a0ac:	b01d      	add	sp, #116	@ 0x74
 800a0ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0b2:	89ab      	ldrh	r3, [r5, #12]
 800a0b4:	0598      	lsls	r0, r3, #22
 800a0b6:	d4f7      	bmi.n	800a0a8 <_vfiprintf_r+0x44>
 800a0b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a0ba:	f7fe f9fb 	bl	80084b4 <__retarget_lock_release_recursive>
 800a0be:	e7f3      	b.n	800a0a8 <_vfiprintf_r+0x44>
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0c4:	2320      	movs	r3, #32
 800a0c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a0ca:	f8cd 800c 	str.w	r8, [sp, #12]
 800a0ce:	2330      	movs	r3, #48	@ 0x30
 800a0d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a280 <_vfiprintf_r+0x21c>
 800a0d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a0d8:	f04f 0901 	mov.w	r9, #1
 800a0dc:	4623      	mov	r3, r4
 800a0de:	469a      	mov	sl, r3
 800a0e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0e4:	b10a      	cbz	r2, 800a0ea <_vfiprintf_r+0x86>
 800a0e6:	2a25      	cmp	r2, #37	@ 0x25
 800a0e8:	d1f9      	bne.n	800a0de <_vfiprintf_r+0x7a>
 800a0ea:	ebba 0b04 	subs.w	fp, sl, r4
 800a0ee:	d00b      	beq.n	800a108 <_vfiprintf_r+0xa4>
 800a0f0:	465b      	mov	r3, fp
 800a0f2:	4622      	mov	r2, r4
 800a0f4:	4629      	mov	r1, r5
 800a0f6:	4630      	mov	r0, r6
 800a0f8:	f7ff ffa2 	bl	800a040 <__sfputs_r>
 800a0fc:	3001      	adds	r0, #1
 800a0fe:	f000 80a7 	beq.w	800a250 <_vfiprintf_r+0x1ec>
 800a102:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a104:	445a      	add	r2, fp
 800a106:	9209      	str	r2, [sp, #36]	@ 0x24
 800a108:	f89a 3000 	ldrb.w	r3, [sl]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	f000 809f 	beq.w	800a250 <_vfiprintf_r+0x1ec>
 800a112:	2300      	movs	r3, #0
 800a114:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a118:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a11c:	f10a 0a01 	add.w	sl, sl, #1
 800a120:	9304      	str	r3, [sp, #16]
 800a122:	9307      	str	r3, [sp, #28]
 800a124:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a128:	931a      	str	r3, [sp, #104]	@ 0x68
 800a12a:	4654      	mov	r4, sl
 800a12c:	2205      	movs	r2, #5
 800a12e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a132:	4853      	ldr	r0, [pc, #332]	@ (800a280 <_vfiprintf_r+0x21c>)
 800a134:	f7f6 f86c 	bl	8000210 <memchr>
 800a138:	9a04      	ldr	r2, [sp, #16]
 800a13a:	b9d8      	cbnz	r0, 800a174 <_vfiprintf_r+0x110>
 800a13c:	06d1      	lsls	r1, r2, #27
 800a13e:	bf44      	itt	mi
 800a140:	2320      	movmi	r3, #32
 800a142:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a146:	0713      	lsls	r3, r2, #28
 800a148:	bf44      	itt	mi
 800a14a:	232b      	movmi	r3, #43	@ 0x2b
 800a14c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a150:	f89a 3000 	ldrb.w	r3, [sl]
 800a154:	2b2a      	cmp	r3, #42	@ 0x2a
 800a156:	d015      	beq.n	800a184 <_vfiprintf_r+0x120>
 800a158:	9a07      	ldr	r2, [sp, #28]
 800a15a:	4654      	mov	r4, sl
 800a15c:	2000      	movs	r0, #0
 800a15e:	f04f 0c0a 	mov.w	ip, #10
 800a162:	4621      	mov	r1, r4
 800a164:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a168:	3b30      	subs	r3, #48	@ 0x30
 800a16a:	2b09      	cmp	r3, #9
 800a16c:	d94b      	bls.n	800a206 <_vfiprintf_r+0x1a2>
 800a16e:	b1b0      	cbz	r0, 800a19e <_vfiprintf_r+0x13a>
 800a170:	9207      	str	r2, [sp, #28]
 800a172:	e014      	b.n	800a19e <_vfiprintf_r+0x13a>
 800a174:	eba0 0308 	sub.w	r3, r0, r8
 800a178:	fa09 f303 	lsl.w	r3, r9, r3
 800a17c:	4313      	orrs	r3, r2
 800a17e:	9304      	str	r3, [sp, #16]
 800a180:	46a2      	mov	sl, r4
 800a182:	e7d2      	b.n	800a12a <_vfiprintf_r+0xc6>
 800a184:	9b03      	ldr	r3, [sp, #12]
 800a186:	1d19      	adds	r1, r3, #4
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	9103      	str	r1, [sp, #12]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	bfbb      	ittet	lt
 800a190:	425b      	neglt	r3, r3
 800a192:	f042 0202 	orrlt.w	r2, r2, #2
 800a196:	9307      	strge	r3, [sp, #28]
 800a198:	9307      	strlt	r3, [sp, #28]
 800a19a:	bfb8      	it	lt
 800a19c:	9204      	strlt	r2, [sp, #16]
 800a19e:	7823      	ldrb	r3, [r4, #0]
 800a1a0:	2b2e      	cmp	r3, #46	@ 0x2e
 800a1a2:	d10a      	bne.n	800a1ba <_vfiprintf_r+0x156>
 800a1a4:	7863      	ldrb	r3, [r4, #1]
 800a1a6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1a8:	d132      	bne.n	800a210 <_vfiprintf_r+0x1ac>
 800a1aa:	9b03      	ldr	r3, [sp, #12]
 800a1ac:	1d1a      	adds	r2, r3, #4
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	9203      	str	r2, [sp, #12]
 800a1b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a1b6:	3402      	adds	r4, #2
 800a1b8:	9305      	str	r3, [sp, #20]
 800a1ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a290 <_vfiprintf_r+0x22c>
 800a1be:	7821      	ldrb	r1, [r4, #0]
 800a1c0:	2203      	movs	r2, #3
 800a1c2:	4650      	mov	r0, sl
 800a1c4:	f7f6 f824 	bl	8000210 <memchr>
 800a1c8:	b138      	cbz	r0, 800a1da <_vfiprintf_r+0x176>
 800a1ca:	9b04      	ldr	r3, [sp, #16]
 800a1cc:	eba0 000a 	sub.w	r0, r0, sl
 800a1d0:	2240      	movs	r2, #64	@ 0x40
 800a1d2:	4082      	lsls	r2, r0
 800a1d4:	4313      	orrs	r3, r2
 800a1d6:	3401      	adds	r4, #1
 800a1d8:	9304      	str	r3, [sp, #16]
 800a1da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1de:	4829      	ldr	r0, [pc, #164]	@ (800a284 <_vfiprintf_r+0x220>)
 800a1e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a1e4:	2206      	movs	r2, #6
 800a1e6:	f7f6 f813 	bl	8000210 <memchr>
 800a1ea:	2800      	cmp	r0, #0
 800a1ec:	d03f      	beq.n	800a26e <_vfiprintf_r+0x20a>
 800a1ee:	4b26      	ldr	r3, [pc, #152]	@ (800a288 <_vfiprintf_r+0x224>)
 800a1f0:	bb1b      	cbnz	r3, 800a23a <_vfiprintf_r+0x1d6>
 800a1f2:	9b03      	ldr	r3, [sp, #12]
 800a1f4:	3307      	adds	r3, #7
 800a1f6:	f023 0307 	bic.w	r3, r3, #7
 800a1fa:	3308      	adds	r3, #8
 800a1fc:	9303      	str	r3, [sp, #12]
 800a1fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a200:	443b      	add	r3, r7
 800a202:	9309      	str	r3, [sp, #36]	@ 0x24
 800a204:	e76a      	b.n	800a0dc <_vfiprintf_r+0x78>
 800a206:	fb0c 3202 	mla	r2, ip, r2, r3
 800a20a:	460c      	mov	r4, r1
 800a20c:	2001      	movs	r0, #1
 800a20e:	e7a8      	b.n	800a162 <_vfiprintf_r+0xfe>
 800a210:	2300      	movs	r3, #0
 800a212:	3401      	adds	r4, #1
 800a214:	9305      	str	r3, [sp, #20]
 800a216:	4619      	mov	r1, r3
 800a218:	f04f 0c0a 	mov.w	ip, #10
 800a21c:	4620      	mov	r0, r4
 800a21e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a222:	3a30      	subs	r2, #48	@ 0x30
 800a224:	2a09      	cmp	r2, #9
 800a226:	d903      	bls.n	800a230 <_vfiprintf_r+0x1cc>
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d0c6      	beq.n	800a1ba <_vfiprintf_r+0x156>
 800a22c:	9105      	str	r1, [sp, #20]
 800a22e:	e7c4      	b.n	800a1ba <_vfiprintf_r+0x156>
 800a230:	fb0c 2101 	mla	r1, ip, r1, r2
 800a234:	4604      	mov	r4, r0
 800a236:	2301      	movs	r3, #1
 800a238:	e7f0      	b.n	800a21c <_vfiprintf_r+0x1b8>
 800a23a:	ab03      	add	r3, sp, #12
 800a23c:	9300      	str	r3, [sp, #0]
 800a23e:	462a      	mov	r2, r5
 800a240:	4b12      	ldr	r3, [pc, #72]	@ (800a28c <_vfiprintf_r+0x228>)
 800a242:	a904      	add	r1, sp, #16
 800a244:	4630      	mov	r0, r6
 800a246:	f7fd fb6f 	bl	8007928 <_printf_float>
 800a24a:	4607      	mov	r7, r0
 800a24c:	1c78      	adds	r0, r7, #1
 800a24e:	d1d6      	bne.n	800a1fe <_vfiprintf_r+0x19a>
 800a250:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a252:	07d9      	lsls	r1, r3, #31
 800a254:	d405      	bmi.n	800a262 <_vfiprintf_r+0x1fe>
 800a256:	89ab      	ldrh	r3, [r5, #12]
 800a258:	059a      	lsls	r2, r3, #22
 800a25a:	d402      	bmi.n	800a262 <_vfiprintf_r+0x1fe>
 800a25c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a25e:	f7fe f929 	bl	80084b4 <__retarget_lock_release_recursive>
 800a262:	89ab      	ldrh	r3, [r5, #12]
 800a264:	065b      	lsls	r3, r3, #25
 800a266:	f53f af1f 	bmi.w	800a0a8 <_vfiprintf_r+0x44>
 800a26a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a26c:	e71e      	b.n	800a0ac <_vfiprintf_r+0x48>
 800a26e:	ab03      	add	r3, sp, #12
 800a270:	9300      	str	r3, [sp, #0]
 800a272:	462a      	mov	r2, r5
 800a274:	4b05      	ldr	r3, [pc, #20]	@ (800a28c <_vfiprintf_r+0x228>)
 800a276:	a904      	add	r1, sp, #16
 800a278:	4630      	mov	r0, r6
 800a27a:	f7fd fded 	bl	8007e58 <_printf_i>
 800a27e:	e7e4      	b.n	800a24a <_vfiprintf_r+0x1e6>
 800a280:	0800a930 	.word	0x0800a930
 800a284:	0800a93a 	.word	0x0800a93a
 800a288:	08007929 	.word	0x08007929
 800a28c:	0800a041 	.word	0x0800a041
 800a290:	0800a936 	.word	0x0800a936

0800a294 <__swbuf_r>:
 800a294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a296:	460e      	mov	r6, r1
 800a298:	4614      	mov	r4, r2
 800a29a:	4605      	mov	r5, r0
 800a29c:	b118      	cbz	r0, 800a2a6 <__swbuf_r+0x12>
 800a29e:	6a03      	ldr	r3, [r0, #32]
 800a2a0:	b90b      	cbnz	r3, 800a2a6 <__swbuf_r+0x12>
 800a2a2:	f7fd ff85 	bl	80081b0 <__sinit>
 800a2a6:	69a3      	ldr	r3, [r4, #24]
 800a2a8:	60a3      	str	r3, [r4, #8]
 800a2aa:	89a3      	ldrh	r3, [r4, #12]
 800a2ac:	071a      	lsls	r2, r3, #28
 800a2ae:	d501      	bpl.n	800a2b4 <__swbuf_r+0x20>
 800a2b0:	6923      	ldr	r3, [r4, #16]
 800a2b2:	b943      	cbnz	r3, 800a2c6 <__swbuf_r+0x32>
 800a2b4:	4621      	mov	r1, r4
 800a2b6:	4628      	mov	r0, r5
 800a2b8:	f000 f82a 	bl	800a310 <__swsetup_r>
 800a2bc:	b118      	cbz	r0, 800a2c6 <__swbuf_r+0x32>
 800a2be:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a2c2:	4638      	mov	r0, r7
 800a2c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2c6:	6823      	ldr	r3, [r4, #0]
 800a2c8:	6922      	ldr	r2, [r4, #16]
 800a2ca:	1a98      	subs	r0, r3, r2
 800a2cc:	6963      	ldr	r3, [r4, #20]
 800a2ce:	b2f6      	uxtb	r6, r6
 800a2d0:	4283      	cmp	r3, r0
 800a2d2:	4637      	mov	r7, r6
 800a2d4:	dc05      	bgt.n	800a2e2 <__swbuf_r+0x4e>
 800a2d6:	4621      	mov	r1, r4
 800a2d8:	4628      	mov	r0, r5
 800a2da:	f7ff fda7 	bl	8009e2c <_fflush_r>
 800a2de:	2800      	cmp	r0, #0
 800a2e0:	d1ed      	bne.n	800a2be <__swbuf_r+0x2a>
 800a2e2:	68a3      	ldr	r3, [r4, #8]
 800a2e4:	3b01      	subs	r3, #1
 800a2e6:	60a3      	str	r3, [r4, #8]
 800a2e8:	6823      	ldr	r3, [r4, #0]
 800a2ea:	1c5a      	adds	r2, r3, #1
 800a2ec:	6022      	str	r2, [r4, #0]
 800a2ee:	701e      	strb	r6, [r3, #0]
 800a2f0:	6962      	ldr	r2, [r4, #20]
 800a2f2:	1c43      	adds	r3, r0, #1
 800a2f4:	429a      	cmp	r2, r3
 800a2f6:	d004      	beq.n	800a302 <__swbuf_r+0x6e>
 800a2f8:	89a3      	ldrh	r3, [r4, #12]
 800a2fa:	07db      	lsls	r3, r3, #31
 800a2fc:	d5e1      	bpl.n	800a2c2 <__swbuf_r+0x2e>
 800a2fe:	2e0a      	cmp	r6, #10
 800a300:	d1df      	bne.n	800a2c2 <__swbuf_r+0x2e>
 800a302:	4621      	mov	r1, r4
 800a304:	4628      	mov	r0, r5
 800a306:	f7ff fd91 	bl	8009e2c <_fflush_r>
 800a30a:	2800      	cmp	r0, #0
 800a30c:	d0d9      	beq.n	800a2c2 <__swbuf_r+0x2e>
 800a30e:	e7d6      	b.n	800a2be <__swbuf_r+0x2a>

0800a310 <__swsetup_r>:
 800a310:	b538      	push	{r3, r4, r5, lr}
 800a312:	4b29      	ldr	r3, [pc, #164]	@ (800a3b8 <__swsetup_r+0xa8>)
 800a314:	4605      	mov	r5, r0
 800a316:	6818      	ldr	r0, [r3, #0]
 800a318:	460c      	mov	r4, r1
 800a31a:	b118      	cbz	r0, 800a324 <__swsetup_r+0x14>
 800a31c:	6a03      	ldr	r3, [r0, #32]
 800a31e:	b90b      	cbnz	r3, 800a324 <__swsetup_r+0x14>
 800a320:	f7fd ff46 	bl	80081b0 <__sinit>
 800a324:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a328:	0719      	lsls	r1, r3, #28
 800a32a:	d422      	bmi.n	800a372 <__swsetup_r+0x62>
 800a32c:	06da      	lsls	r2, r3, #27
 800a32e:	d407      	bmi.n	800a340 <__swsetup_r+0x30>
 800a330:	2209      	movs	r2, #9
 800a332:	602a      	str	r2, [r5, #0]
 800a334:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a338:	81a3      	strh	r3, [r4, #12]
 800a33a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a33e:	e033      	b.n	800a3a8 <__swsetup_r+0x98>
 800a340:	0758      	lsls	r0, r3, #29
 800a342:	d512      	bpl.n	800a36a <__swsetup_r+0x5a>
 800a344:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a346:	b141      	cbz	r1, 800a35a <__swsetup_r+0x4a>
 800a348:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a34c:	4299      	cmp	r1, r3
 800a34e:	d002      	beq.n	800a356 <__swsetup_r+0x46>
 800a350:	4628      	mov	r0, r5
 800a352:	f7fe ff0d 	bl	8009170 <_free_r>
 800a356:	2300      	movs	r3, #0
 800a358:	6363      	str	r3, [r4, #52]	@ 0x34
 800a35a:	89a3      	ldrh	r3, [r4, #12]
 800a35c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a360:	81a3      	strh	r3, [r4, #12]
 800a362:	2300      	movs	r3, #0
 800a364:	6063      	str	r3, [r4, #4]
 800a366:	6923      	ldr	r3, [r4, #16]
 800a368:	6023      	str	r3, [r4, #0]
 800a36a:	89a3      	ldrh	r3, [r4, #12]
 800a36c:	f043 0308 	orr.w	r3, r3, #8
 800a370:	81a3      	strh	r3, [r4, #12]
 800a372:	6923      	ldr	r3, [r4, #16]
 800a374:	b94b      	cbnz	r3, 800a38a <__swsetup_r+0x7a>
 800a376:	89a3      	ldrh	r3, [r4, #12]
 800a378:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a37c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a380:	d003      	beq.n	800a38a <__swsetup_r+0x7a>
 800a382:	4621      	mov	r1, r4
 800a384:	4628      	mov	r0, r5
 800a386:	f000 f883 	bl	800a490 <__smakebuf_r>
 800a38a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a38e:	f013 0201 	ands.w	r2, r3, #1
 800a392:	d00a      	beq.n	800a3aa <__swsetup_r+0x9a>
 800a394:	2200      	movs	r2, #0
 800a396:	60a2      	str	r2, [r4, #8]
 800a398:	6962      	ldr	r2, [r4, #20]
 800a39a:	4252      	negs	r2, r2
 800a39c:	61a2      	str	r2, [r4, #24]
 800a39e:	6922      	ldr	r2, [r4, #16]
 800a3a0:	b942      	cbnz	r2, 800a3b4 <__swsetup_r+0xa4>
 800a3a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a3a6:	d1c5      	bne.n	800a334 <__swsetup_r+0x24>
 800a3a8:	bd38      	pop	{r3, r4, r5, pc}
 800a3aa:	0799      	lsls	r1, r3, #30
 800a3ac:	bf58      	it	pl
 800a3ae:	6962      	ldrpl	r2, [r4, #20]
 800a3b0:	60a2      	str	r2, [r4, #8]
 800a3b2:	e7f4      	b.n	800a39e <__swsetup_r+0x8e>
 800a3b4:	2000      	movs	r0, #0
 800a3b6:	e7f7      	b.n	800a3a8 <__swsetup_r+0x98>
 800a3b8:	2000001c 	.word	0x2000001c

0800a3bc <_raise_r>:
 800a3bc:	291f      	cmp	r1, #31
 800a3be:	b538      	push	{r3, r4, r5, lr}
 800a3c0:	4605      	mov	r5, r0
 800a3c2:	460c      	mov	r4, r1
 800a3c4:	d904      	bls.n	800a3d0 <_raise_r+0x14>
 800a3c6:	2316      	movs	r3, #22
 800a3c8:	6003      	str	r3, [r0, #0]
 800a3ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a3ce:	bd38      	pop	{r3, r4, r5, pc}
 800a3d0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a3d2:	b112      	cbz	r2, 800a3da <_raise_r+0x1e>
 800a3d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a3d8:	b94b      	cbnz	r3, 800a3ee <_raise_r+0x32>
 800a3da:	4628      	mov	r0, r5
 800a3dc:	f000 f830 	bl	800a440 <_getpid_r>
 800a3e0:	4622      	mov	r2, r4
 800a3e2:	4601      	mov	r1, r0
 800a3e4:	4628      	mov	r0, r5
 800a3e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a3ea:	f000 b817 	b.w	800a41c <_kill_r>
 800a3ee:	2b01      	cmp	r3, #1
 800a3f0:	d00a      	beq.n	800a408 <_raise_r+0x4c>
 800a3f2:	1c59      	adds	r1, r3, #1
 800a3f4:	d103      	bne.n	800a3fe <_raise_r+0x42>
 800a3f6:	2316      	movs	r3, #22
 800a3f8:	6003      	str	r3, [r0, #0]
 800a3fa:	2001      	movs	r0, #1
 800a3fc:	e7e7      	b.n	800a3ce <_raise_r+0x12>
 800a3fe:	2100      	movs	r1, #0
 800a400:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a404:	4620      	mov	r0, r4
 800a406:	4798      	blx	r3
 800a408:	2000      	movs	r0, #0
 800a40a:	e7e0      	b.n	800a3ce <_raise_r+0x12>

0800a40c <raise>:
 800a40c:	4b02      	ldr	r3, [pc, #8]	@ (800a418 <raise+0xc>)
 800a40e:	4601      	mov	r1, r0
 800a410:	6818      	ldr	r0, [r3, #0]
 800a412:	f7ff bfd3 	b.w	800a3bc <_raise_r>
 800a416:	bf00      	nop
 800a418:	2000001c 	.word	0x2000001c

0800a41c <_kill_r>:
 800a41c:	b538      	push	{r3, r4, r5, lr}
 800a41e:	4d07      	ldr	r5, [pc, #28]	@ (800a43c <_kill_r+0x20>)
 800a420:	2300      	movs	r3, #0
 800a422:	4604      	mov	r4, r0
 800a424:	4608      	mov	r0, r1
 800a426:	4611      	mov	r1, r2
 800a428:	602b      	str	r3, [r5, #0]
 800a42a:	f7f7 fa15 	bl	8001858 <_kill>
 800a42e:	1c43      	adds	r3, r0, #1
 800a430:	d102      	bne.n	800a438 <_kill_r+0x1c>
 800a432:	682b      	ldr	r3, [r5, #0]
 800a434:	b103      	cbz	r3, 800a438 <_kill_r+0x1c>
 800a436:	6023      	str	r3, [r4, #0]
 800a438:	bd38      	pop	{r3, r4, r5, pc}
 800a43a:	bf00      	nop
 800a43c:	2000513c 	.word	0x2000513c

0800a440 <_getpid_r>:
 800a440:	f7f7 ba02 	b.w	8001848 <_getpid>

0800a444 <__swhatbuf_r>:
 800a444:	b570      	push	{r4, r5, r6, lr}
 800a446:	460c      	mov	r4, r1
 800a448:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a44c:	2900      	cmp	r1, #0
 800a44e:	b096      	sub	sp, #88	@ 0x58
 800a450:	4615      	mov	r5, r2
 800a452:	461e      	mov	r6, r3
 800a454:	da0d      	bge.n	800a472 <__swhatbuf_r+0x2e>
 800a456:	89a3      	ldrh	r3, [r4, #12]
 800a458:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a45c:	f04f 0100 	mov.w	r1, #0
 800a460:	bf14      	ite	ne
 800a462:	2340      	movne	r3, #64	@ 0x40
 800a464:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a468:	2000      	movs	r0, #0
 800a46a:	6031      	str	r1, [r6, #0]
 800a46c:	602b      	str	r3, [r5, #0]
 800a46e:	b016      	add	sp, #88	@ 0x58
 800a470:	bd70      	pop	{r4, r5, r6, pc}
 800a472:	466a      	mov	r2, sp
 800a474:	f000 f848 	bl	800a508 <_fstat_r>
 800a478:	2800      	cmp	r0, #0
 800a47a:	dbec      	blt.n	800a456 <__swhatbuf_r+0x12>
 800a47c:	9901      	ldr	r1, [sp, #4]
 800a47e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a482:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a486:	4259      	negs	r1, r3
 800a488:	4159      	adcs	r1, r3
 800a48a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a48e:	e7eb      	b.n	800a468 <__swhatbuf_r+0x24>

0800a490 <__smakebuf_r>:
 800a490:	898b      	ldrh	r3, [r1, #12]
 800a492:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a494:	079d      	lsls	r5, r3, #30
 800a496:	4606      	mov	r6, r0
 800a498:	460c      	mov	r4, r1
 800a49a:	d507      	bpl.n	800a4ac <__smakebuf_r+0x1c>
 800a49c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a4a0:	6023      	str	r3, [r4, #0]
 800a4a2:	6123      	str	r3, [r4, #16]
 800a4a4:	2301      	movs	r3, #1
 800a4a6:	6163      	str	r3, [r4, #20]
 800a4a8:	b003      	add	sp, #12
 800a4aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4ac:	ab01      	add	r3, sp, #4
 800a4ae:	466a      	mov	r2, sp
 800a4b0:	f7ff ffc8 	bl	800a444 <__swhatbuf_r>
 800a4b4:	9f00      	ldr	r7, [sp, #0]
 800a4b6:	4605      	mov	r5, r0
 800a4b8:	4639      	mov	r1, r7
 800a4ba:	4630      	mov	r0, r6
 800a4bc:	f7fe fecc 	bl	8009258 <_malloc_r>
 800a4c0:	b948      	cbnz	r0, 800a4d6 <__smakebuf_r+0x46>
 800a4c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4c6:	059a      	lsls	r2, r3, #22
 800a4c8:	d4ee      	bmi.n	800a4a8 <__smakebuf_r+0x18>
 800a4ca:	f023 0303 	bic.w	r3, r3, #3
 800a4ce:	f043 0302 	orr.w	r3, r3, #2
 800a4d2:	81a3      	strh	r3, [r4, #12]
 800a4d4:	e7e2      	b.n	800a49c <__smakebuf_r+0xc>
 800a4d6:	89a3      	ldrh	r3, [r4, #12]
 800a4d8:	6020      	str	r0, [r4, #0]
 800a4da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4de:	81a3      	strh	r3, [r4, #12]
 800a4e0:	9b01      	ldr	r3, [sp, #4]
 800a4e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a4e6:	b15b      	cbz	r3, 800a500 <__smakebuf_r+0x70>
 800a4e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a4ec:	4630      	mov	r0, r6
 800a4ee:	f000 f81d 	bl	800a52c <_isatty_r>
 800a4f2:	b128      	cbz	r0, 800a500 <__smakebuf_r+0x70>
 800a4f4:	89a3      	ldrh	r3, [r4, #12]
 800a4f6:	f023 0303 	bic.w	r3, r3, #3
 800a4fa:	f043 0301 	orr.w	r3, r3, #1
 800a4fe:	81a3      	strh	r3, [r4, #12]
 800a500:	89a3      	ldrh	r3, [r4, #12]
 800a502:	431d      	orrs	r5, r3
 800a504:	81a5      	strh	r5, [r4, #12]
 800a506:	e7cf      	b.n	800a4a8 <__smakebuf_r+0x18>

0800a508 <_fstat_r>:
 800a508:	b538      	push	{r3, r4, r5, lr}
 800a50a:	4d07      	ldr	r5, [pc, #28]	@ (800a528 <_fstat_r+0x20>)
 800a50c:	2300      	movs	r3, #0
 800a50e:	4604      	mov	r4, r0
 800a510:	4608      	mov	r0, r1
 800a512:	4611      	mov	r1, r2
 800a514:	602b      	str	r3, [r5, #0]
 800a516:	f7f7 f9ff 	bl	8001918 <_fstat>
 800a51a:	1c43      	adds	r3, r0, #1
 800a51c:	d102      	bne.n	800a524 <_fstat_r+0x1c>
 800a51e:	682b      	ldr	r3, [r5, #0]
 800a520:	b103      	cbz	r3, 800a524 <_fstat_r+0x1c>
 800a522:	6023      	str	r3, [r4, #0]
 800a524:	bd38      	pop	{r3, r4, r5, pc}
 800a526:	bf00      	nop
 800a528:	2000513c 	.word	0x2000513c

0800a52c <_isatty_r>:
 800a52c:	b538      	push	{r3, r4, r5, lr}
 800a52e:	4d06      	ldr	r5, [pc, #24]	@ (800a548 <_isatty_r+0x1c>)
 800a530:	2300      	movs	r3, #0
 800a532:	4604      	mov	r4, r0
 800a534:	4608      	mov	r0, r1
 800a536:	602b      	str	r3, [r5, #0]
 800a538:	f7f7 f9fe 	bl	8001938 <_isatty>
 800a53c:	1c43      	adds	r3, r0, #1
 800a53e:	d102      	bne.n	800a546 <_isatty_r+0x1a>
 800a540:	682b      	ldr	r3, [r5, #0]
 800a542:	b103      	cbz	r3, 800a546 <_isatty_r+0x1a>
 800a544:	6023      	str	r3, [r4, #0]
 800a546:	bd38      	pop	{r3, r4, r5, pc}
 800a548:	2000513c 	.word	0x2000513c

0800a54c <_init>:
 800a54c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a54e:	bf00      	nop
 800a550:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a552:	bc08      	pop	{r3}
 800a554:	469e      	mov	lr, r3
 800a556:	4770      	bx	lr

0800a558 <_fini>:
 800a558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a55a:	bf00      	nop
 800a55c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a55e:	bc08      	pop	{r3}
 800a560:	469e      	mov	lr, r3
 800a562:	4770      	bx	lr
