****************************************
Report : clock timing
        -type skew
        -nworst 1
        -setup
Design : ORCA_TOP
Version: P-2019.03-SP1-VAL
Date   : Tue Jun 16 02:38:23 2020
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)
Scenario func_best is not configured for setup or hold analysis

  Mode: func
  Clock: PCI_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
------------------------------------------------------------------------------------------
  I_CLOCKING/pci_rst_n_buf_reg/CLK             0.63                       rp-+       Cmax
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__16_/CLK
                                               0.56     0.00      0.06    rp-+       Cmax

------------------------------------------------------------------------------------------

  Mode: func
  Clock: SYS_2x_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
------------------------------------------------------------------------------------------
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK
                                               1.16                       rp-+       Cmax
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1
                                               0.98     0.07      0.11    rp-+       Cmax

------------------------------------------------------------------------------------------

  Mode: func
  Clock: SYS_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
------------------------------------------------------------------------------------------
  I_CONTEXT_MEM/I_CONTEXT_RAM_3_3/CE2          1.21                       rp-+       Cmax
  I_BLENDER_1/s1_op1_reg_14_/CLK               1.04     0.03      0.13    rp-+       Cmax

------------------------------------------------------------------------------------------

  Mode: func
  Clock: SDRAM_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
------------------------------------------------------------------------------------------
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__19_/CLK
                                               0.74                       rp-+       Cmax
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__11_/CLK
                                               0.61     0.04      0.08    rp-+       Cmax

------------------------------------------------------------------------------------------

  Mode: func
  Clock: SD_DDR_CLK

  No local skews.


  Mode: func
  Clock: SD_DDR_CLKn

  No local skews.

1
