###############################################################
#  Generated by:      Cadence First Encounter 08.10-s273_1
#  OS:                Linux x86_64(Host ID vlsipool-e03.eecs.umich.edu)
#  Generated on:      Fri Mar  8 16:29:20 2013
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: VIOLATED Hold Check with Pin \DATA_reg[25] /CK 
Endpoint:   \DATA_reg[25] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[25]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.466
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.455
  Arrival Time                  0.927
  Slack Time                   -0.527
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.118
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[25] ^ |         | 0.064 |       |   0.118 |    0.646 | 
     | FE_PHC234_TX_DATA_25_ | A ^ -> Y ^    | BUFX1   | 0.057 | 0.078 |   0.196 |    0.724 | 
     | U761                  | B1 ^ -> Y v   | AOI22XL | 0.084 | 0.068 |   0.264 |    0.792 | 
     | FE_PHC93_n178         | A v -> Y v    | DLY4X1  | 0.111 | 0.663 |   0.927 |    1.455 | 
     | \DATA_reg[25]         | D v           | DFFSXL  | 0.111 | 0.000 |   0.927 |    1.455 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.484 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.331 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |   -0.156 | 
     | \DATA_reg[25] | CK ^       | DFFSXL    | 0.229 | 0.095 |   0.466 |   -0.061 | 
     +-----------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin \DATA_reg[30] /CK 
Endpoint:   \DATA_reg[30] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[30]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.468
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.455
  Arrival Time                  0.963
  Slack Time                   -0.492
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.123
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[30] ^ |         | 0.071 |       |   0.123 |    0.615 | 
     | FE_PHC238_TX_DATA_30_ | A ^ -> Y ^    | BUFX1   | 0.084 | 0.095 |   0.218 |    0.709 | 
     | U772                  | B1 ^ -> Y v   | AOI22XL | 0.092 | 0.073 |   0.291 |    0.782 | 
     | FE_PHC90_n183         | A v -> Y v    | DLY4X1  | 0.118 | 0.672 |   0.963 |    1.455 | 
     | \DATA_reg[30]         | D v           | DFFSXL  | 0.118 | 0.000 |   0.963 |    1.455 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.448 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.295 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |   -0.120 | 
     | \DATA_reg[30] | CK ^       | DFFSXL    | 0.229 | 0.096 |   0.468 |   -0.024 | 
     +-----------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin \DATA_reg[31] /CK 
Endpoint:   \DATA_reg[31] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[31]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.468
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.455
  Arrival Time                  0.983
  Slack Time                   -0.472
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[31] ^ |         | 0.072 |       |   0.124 |    0.595 | 
     | FE_PHC247_TX_DATA_31_ | A ^ -> Y ^    | BUFXL   | 0.111 | 0.106 |   0.230 |    0.702 | 
     | U769                  | B1 ^ -> Y v   | AOI22XL | 0.096 | 0.077 |   0.307 |    0.779 | 
     | FE_PHC89_n184         | A v -> Y v    | DLY4X1  | 0.120 | 0.676 |   0.983 |    1.454 | 
     | \DATA_reg[31]         | D v           | DFFSXL  | 0.120 | 0.000 |   0.983 |    1.455 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.428 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.275 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |   -0.100 | 
     | \DATA_reg[31] | CK ^       | DFFSXL    | 0.229 | 0.096 |   0.468 |   -0.004 | 
     +-----------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin \DATA_reg[29] /CK 
Endpoint:   \DATA_reg[29] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[29]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.467
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.455
  Arrival Time                  0.990
  Slack Time                   -0.465
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.126
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[29] ^ |         | 0.075 |       |   0.126 |    0.591 | 
     | FE_PHC239_TX_DATA_29_ | A ^ -> Y ^    | BUFXL   | 0.125 | 0.115 |   0.241 |    0.706 | 
     | U756                  | B1 ^ -> Y v   | AOI22XL | 0.097 | 0.078 |   0.318 |    0.784 | 
     | FE_PHC88_n182         | A v -> Y v    | DLY4X1  | 0.115 | 0.671 |   0.990 |    1.455 | 
     | \DATA_reg[29]         | D v           | DFFSXL  | 0.115 | 0.000 |   0.990 |    1.455 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.422 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.269 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |   -0.094 | 
     | \DATA_reg[29] | CK ^       | DFFSXL    | 0.229 | 0.096 |   0.467 |    0.002 | 
     +-----------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin \DATA_reg[22] /CK 
Endpoint:   \DATA_reg[22] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[22]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.466
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.454
  Arrival Time                  0.998
  Slack Time                   -0.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[22] ^ |         | 0.080 |       |   0.129 |    0.586 | 
     | FE_PHC236_TX_DATA_22_ | A ^ -> Y ^    | BUFXL   | 0.139 | 0.124 |   0.253 |    0.710 | 
     | U757                  | B1 ^ -> Y v   | AOI22XL | 0.092 | 0.077 |   0.330 |    0.786 | 
     | FE_PHC92_n175         | A v -> Y v    | DLY4X1  | 0.113 | 0.668 |   0.998 |    1.454 | 
     | \DATA_reg[22]         | D v           | DFFSXL  | 0.113 | 0.000 |   0.998 |    1.454 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.413 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.260 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |   -0.085 | 
     | \DATA_reg[22] | CK ^       | DFFSXL    | 0.229 | 0.095 |   0.466 |    0.010 | 
     +-----------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin \DATA_reg[26] /CK 
Endpoint:   \DATA_reg[26] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[26]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.468
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.456
  Arrival Time                  1.000
  Slack Time                   -0.455
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.135
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[26] ^ |         | 0.089 |       |   0.135 |    0.590 | 
     | FE_PHC243_TX_DATA_26_ | A ^ -> Y ^    | BUFX1   | 0.127 | 0.123 |   0.257 |    0.713 | 
     | U763                  | B1 ^ -> Y v   | AOI22XL | 0.085 | 0.076 |   0.333 |    0.789 | 
     | FE_PHC87_n179         | A v -> Y v    | DLY4X1  | 0.114 | 0.667 |   1.000 |    1.455 | 
     | \DATA_reg[26]         | D v           | DFFSXL  | 0.114 | 0.000 |   1.000 |    1.456 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.412 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.259 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |   -0.084 | 
     | \DATA_reg[26] | CK ^       | DFFSXL    | 0.229 | 0.096 |   0.468 |    0.012 | 
     +-----------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin \DATA_reg[23] /CK 
Endpoint:   \DATA_reg[23] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[23]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.466
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.454
  Arrival Time                  1.023
  Slack Time                   -0.431
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.137
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[23] ^ |         | 0.093 |       |   0.137 |    0.569 | 
     | FE_PHC237_TX_DATA_23_ | A ^ -> Y ^    | BUFXL   | 0.161 | 0.139 |   0.276 |    0.707 | 
     | U748                  | B1 ^ -> Y v   | AOI22XL | 0.087 | 0.079 |   0.355 |    0.786 | 
     | FE_PHC91_n176         | A v -> Y v    | DLY4X1  | 0.114 | 0.668 |   1.023 |    1.454 | 
     | \DATA_reg[23]         | D v           | DFFSXL  | 0.114 | 0.000 |   1.023 |    1.454 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.388 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.235 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |   -0.060 | 
     | \DATA_reg[23] | CK ^       | DFFSXL    | 0.229 | 0.095 |   0.466 |    0.035 | 
     +-----------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin \DATA_reg[24] /CK 
Endpoint:   \DATA_reg[24] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[24]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.466
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.453
  Arrival Time                  1.039
  Slack Time                   -0.414
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.040
     = Beginpoint Arrival Time            0.140
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[24] ^ |         | 0.097 |       |   0.140 |    0.553 | 
     | FE_PHC244_TX_DATA_24_ | A ^ -> Y ^    | BUFXL   | 0.166 | 0.142 |   0.282 |    0.695 | 
     | U751                  | B1 ^ -> Y v   | AOI22XL | 0.101 | 0.078 |   0.359 |    0.773 | 
     | FE_PHC94_n177         | A v -> Y v    | DLY4X1  | 0.123 | 0.680 |   1.039 |    1.453 | 
     | \DATA_reg[24]         | D v           | DFFSXL  | 0.123 | 0.000 |   1.039 |    1.453 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.370 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.217 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |   -0.042 | 
     | \DATA_reg[24] | CK ^       | DFFSXL    | 0.229 | 0.095 |   0.466 |    0.052 | 
     +-----------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin \DATA_reg[10] /CK 
Endpoint:   \DATA_reg[10] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[10]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.438
+ Hold                         -0.016
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.423
  Arrival Time                  1.010
  Slack Time                   -0.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.120
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[10] ^ |         | 0.067 |       |   0.120 |    0.533 | 
     | FE_PHC242_TX_DATA_10_ | A ^ -> Y ^    | BUFXL   | 0.108 | 0.104 |   0.224 |    0.637 | 
     | U777                  | B1 ^ -> Y v   | AOI22XL | 0.113 | 0.090 |   0.315 |    0.727 | 
     | FE_PHC69_n163         | A v -> Y v    | DLY4X1  | 0.135 | 0.695 |   1.010 |    1.422 | 
     | \DATA_reg[10]         | D v           | DFFSXL  | 0.135 | 0.000 |   1.010 |    1.423 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.369 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.216 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |   -0.041 | 
     | \DATA_reg[10] | CK ^       | DFFSXL    | 0.220 | 0.067 |   0.438 |    0.026 | 
     +-----------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin \ADDR_reg[3] /CK 
Endpoint:   \ADDR_reg[3] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_ADDR[3]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.441
+ Hold                         -0.018
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.424
  Arrival Time                  1.014
  Slack Time                   -0.410
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |         |       |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+-------+---------+----------| 
     |                      | TX_ADDR[3] ^ |         | 0.058 |       |   0.115 |    0.524 | 
     | FE_PHC235_TX_ADDR_3_ | A ^ -> Y ^   | BUFXL   | 0.106 | 0.101 |   0.216 |    0.625 | 
     | U789                 | B1 ^ -> Y v  | AOI22XL | 0.105 | 0.093 |   0.308 |    0.718 | 
     | FE_PHC76_n523        | A v -> Y v   | DLY4X1  | 0.147 | 0.705 |   1.013 |    1.423 | 
     | \ADDR_reg[3]         | D v          | DFFSXL  | 0.147 | 0.000 |   1.014 |    1.424 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.366 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.213 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |   -0.038 | 
     | \ADDR_reg[3] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 |    0.031 | 
     +----------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin \DATA_reg[13] /CK 
Endpoint:   \DATA_reg[13] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[13]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.437
+ Hold                         -0.016
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.420
  Arrival Time                  1.024
  Slack Time                   -0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[13] ^ |         | 0.067 |       |   0.121 |    0.517 | 
     | FE_PHC240_TX_DATA_13_ | A ^ -> Y ^    | BUFXL   | 0.113 | 0.107 |   0.227 |    0.624 | 
     | U754                  | B1 ^ -> Y v   | AOI22XL | 0.112 | 0.096 |   0.324 |    0.721 | 
     | FE_PHC78_n166         | A v -> Y v    | DLY4X1  | 0.139 | 0.699 |   1.023 |    1.420 | 
     | \DATA_reg[13]         | D v           | DFFSXL  | 0.139 | 0.000 |   1.024 |    1.420 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.353 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.200 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |   -0.025 | 
     | \DATA_reg[13] | CK ^       | DFFSXL    | 0.220 | 0.065 |   0.437 |    0.040 | 
     +-----------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin \DATA_reg[21] /CK 
Endpoint:   \DATA_reg[21] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[21]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.466
+ Hold                         -0.011
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.455
  Arrival Time                  1.058
  Slack Time                   -0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[21] ^ |         | 0.114 |       |   0.150 |    0.547 | 
     | FE_PHC248_TX_DATA_21_ | A ^ -> Y ^    | BUFXL   | 0.191 | 0.157 |   0.307 |    0.704 | 
     | U764                  | B1 ^ -> Y v   | AOI22XL | 0.098 | 0.085 |   0.393 |    0.789 | 
     | FE_PHC95_n174         | A v -> Y v    | DLY4X1  | 0.109 | 0.665 |   1.058 |    1.455 | 
     | \DATA_reg[21]         | D v           | DFFSXL  | 0.109 | 0.000 |   1.058 |    1.455 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.353 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.200 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |   -0.025 | 
     | \DATA_reg[21] | CK ^       | DFFSXL    | 0.229 | 0.095 |   0.466 |    0.069 | 
     +-----------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin \DATA_reg[0] /CK 
Endpoint:   \DATA_reg[0] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[0]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.441
+ Hold                         -0.017
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.424
  Arrival Time                  1.040
  Slack Time                   -0.384
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.121
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |         |       |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+-------+---------+----------| 
     |                      | TX_DATA[0] ^ |         | 0.068 |       |   0.121 |    0.505 | 
     | FE_PHC250_TX_DATA_0_ | A ^ -> Y ^   | BUFXL   | 0.111 | 0.106 |   0.227 |    0.611 | 
     | U758                 | B1 ^ -> Y v  | AOI22XL | 0.132 | 0.106 |   0.333 |    0.717 | 
     | FE_PHC67_n153        | A v -> Y v   | DLY4X1  | 0.141 | 0.707 |   1.039 |    1.424 | 
     | \DATA_reg[0]         | D v          | DFFSXL  | 0.141 | 0.000 |   1.040 |    1.424 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.340 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.188 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |   -0.012 | 
     | \DATA_reg[0] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 |    0.057 | 
     +----------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin \DATA_reg[14] /CK 
Endpoint:   \DATA_reg[14] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[14]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.437
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.421
  Arrival Time                  1.053
  Slack Time                   -0.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.132
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[14] ^ |         | 0.084 |       |   0.132 |    0.500 | 
     | FE_PHC241_TX_DATA_14_ | A ^ -> Y ^    | BUFXL   | 0.147 | 0.129 |   0.261 |    0.630 | 
     | U775                  | B1 ^ -> Y v   | AOI22XL | 0.113 | 0.099 |   0.360 |    0.728 | 
     | FE_PHC81_n167         | A v -> Y v    | DLY4X1  | 0.132 | 0.693 |   1.052 |    1.421 | 
     | \DATA_reg[14]         | D v           | DFFSXL  | 0.132 | 0.000 |   1.053 |    1.421 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.325 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.172 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.003 | 
     | \DATA_reg[14] | CK ^       | DFFSXL    | 0.220 | 0.065 |   0.437 |    0.068 | 
     +-----------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin \DATA_reg[7] /CK 
Endpoint:   \DATA_reg[7] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[7]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.438
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.419
  Arrival Time                  1.064
  Slack Time                   -0.355
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |         |       |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+-------+---------+----------| 
     |                      | TX_DATA[7] ^ |         | 0.078 |       |   0.127 |    0.482 | 
     | FE_PHC252_TX_DATA_7_ | A ^ -> Y ^   | BUFX1   | 0.105 | 0.108 |   0.235 |    0.590 | 
     | U752                 | B1 ^ -> Y v  | AOI22XL | 0.129 | 0.104 |   0.339 |    0.693 | 
     | FE_PHC66_n160        | A v -> Y v   | DLY4X1  | 0.160 | 0.725 |   1.064 |    1.418 | 
     | \DATA_reg[7]         | D v          | DFFSXL  | 0.160 | 0.000 |   1.064 |    1.419 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.311 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.158 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.017 | 
     | \DATA_reg[7] | CK ^       | DFFSXL    | 0.220 | 0.067 |   0.438 |    0.084 | 
     +----------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin \DATA_reg[19] /CK 
Endpoint:   \DATA_reg[19] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[19]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.434
+ Hold                         -0.016
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.419
  Arrival Time                  1.086
  Slack Time                   -0.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[19] ^ |         | 0.113 |       |   0.150 |    0.482 | 
     | FE_PHC246_TX_DATA_19_ | A ^ -> Y ^    | BUFX1   | 0.155 | 0.141 |   0.290 |    0.623 | 
     | U779                  | B1 ^ -> Y v   | AOI22XL | 0.117 | 0.100 |   0.390 |    0.723 | 
     | FE_PHC82_n172         | A v -> Y v    | DLY4X1  | 0.134 | 0.696 |   1.086 |    1.418 | 
     | \DATA_reg[19]         | D v           | DFFSXL  | 0.134 | 0.000 |   1.086 |    1.419 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.289 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.136 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.039 | 
     | \DATA_reg[19] | CK ^       | DFFSXL    | 0.220 | 0.063 |   0.434 |    0.102 | 
     +-----------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin \DATA_reg[18] /CK 
Endpoint:   \DATA_reg[18] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[18]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.436
+ Hold                         -0.016
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.419
  Arrival Time                  1.094
  Slack Time                   -0.325
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.047
     = Beginpoint Arrival Time            0.147
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[18] ^ |         | 0.108 |       |   0.147 |    0.471 | 
     | FE_PHC249_TX_DATA_18_ | A ^ -> Y ^    | BUFX1   | 0.159 | 0.143 |   0.289 |    0.614 | 
     | U765                  | B1 ^ -> Y v   | AOI22XL | 0.125 | 0.103 |   0.392 |    0.717 | 
     | FE_PHC74_n171         | A v -> Y v    | DLY4X1  | 0.138 | 0.702 |   1.094 |    1.419 | 
     | \DATA_reg[18]         | D v           | DFFSXL  | 0.138 | 0.000 |   1.094 |    1.419 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.281 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.129 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.047 | 
     | \DATA_reg[18] | CK ^       | DFFSXL    | 0.220 | 0.064 |   0.436 |    0.111 | 
     +-----------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin \DATA_reg[15] /CK 
Endpoint:   \DATA_reg[15] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[15]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.436
+ Hold                         -0.016
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.420
  Arrival Time                  1.098
  Slack Time                   -0.323
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.139
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[15] ^ |         | 0.096 |       |   0.139 |    0.461 | 
     | FE_PHC245_TX_DATA_15_ | A ^ -> Y ^    | BUFXL   | 0.194 | 0.157 |   0.296 |    0.618 | 
     | U776                  | B1 ^ -> Y v   | AOI22XL | 0.114 | 0.105 |   0.401 |    0.724 | 
     | FE_PHC70_n168         | A v -> Y v    | DLY4X1  | 0.135 | 0.696 |   1.097 |    1.420 | 
     | \DATA_reg[15]         | D v           | DFFSXL  | 0.135 | 0.000 |   1.098 |    1.420 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.279 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.126 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.049 | 
     | \DATA_reg[15] | CK ^       | DFFSXL    | 0.220 | 0.065 |   0.436 |    0.113 | 
     +-----------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin \DATA_reg[11] /CK 
Endpoint:   \DATA_reg[11] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[11]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.437
+ Hold                         -0.019
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.418
  Arrival Time                  1.097
  Slack Time                   -0.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[11] ^ |         | 0.084 |       |   0.131 |    0.453 | 
     | FE_PHC251_TX_DATA_11_ | A ^ -> Y ^    | BUFXL   | 0.164 | 0.138 |   0.270 |    0.591 | 
     | U767                  | B1 ^ -> Y v   | AOI22XL | 0.130 | 0.107 |   0.376 |    0.698 | 
     | FE_PHC79_n164         | A v -> Y v    | DLY4X1  | 0.154 | 0.720 |   1.096 |    1.418 | 
     | \DATA_reg[11]         | D v           | DFFSXL  | 0.154 | 0.000 |   1.097 |    1.418 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.278 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.125 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.050 | 
     | \DATA_reg[11] | CK ^       | DFFSXL    | 0.220 | 0.065 |   0.437 |    0.116 | 
     +-----------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin \DATA_reg[8] /CK 
Endpoint:   \DATA_reg[8] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[8]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.438
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.418
  Arrival Time                  1.103
  Slack Time                   -0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.130
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |         |       |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+-------+---------+----------| 
     |                      | TX_DATA[8] ^ |         | 0.082 |       |   0.130 |    0.444 | 
     | FE_PHC253_TX_DATA_8_ | A ^ -> Y ^   | BUFX1   | 0.111 | 0.112 |   0.242 |    0.556 | 
     | U749                 | B1 ^ -> Y v  | AOI22XL | 0.150 | 0.123 |   0.364 |    0.679 | 
     | FE_PHC73_n161        | A v -> Y v   | DLY4X1  | 0.167 | 0.738 |   1.103 |    1.417 | 
     | \DATA_reg[8]         | D v          | DFFSXL  | 0.167 | 0.001 |   1.103 |    1.418 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.271 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.118 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.057 | 
     | \DATA_reg[8] | CK ^       | DFFSXL    | 0.220 | 0.067 |   0.438 |    0.124 | 
     +----------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin \DATA_reg[5] /CK 
Endpoint:   \DATA_reg[5] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[5]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.440
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.419
  Arrival Time                  1.127
  Slack Time                   -0.292
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |         |       |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+-------+---------+----------| 
     |                      | TX_DATA[5] ^ |         | 0.073 |       |   0.124 |    0.416 | 
     | FE_PHC254_TX_DATA_5_ | A ^ -> Y ^   | BUFXL   | 0.145 | 0.126 |   0.251 |    0.542 | 
     | U750                 | B1 ^ -> Y v  | AOI22XL | 0.157 | 0.132 |   0.382 |    0.674 | 
     | FE_PHC83_n158        | A v -> Y v   | DLY4X1  | 0.171 | 0.744 |   1.126 |    1.418 | 
     | \DATA_reg[5]         | D v          | DFFSXL  | 0.171 | 0.001 |   1.127 |    1.419 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.248 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.096 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.080 | 
     | \DATA_reg[5] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.440 |    0.148 | 
     +----------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin \DATA_reg[20] /CK 
Endpoint:   \DATA_reg[20] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[20]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.438
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.415
  Arrival Time                  1.184
  Slack Time                   -0.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.062
     = Beginpoint Arrival Time            0.162
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[20] ^ |         | 0.132 |       |   0.162 |    0.393 | 
     | FE_PHC255_TX_DATA_20_ | A ^ -> Y ^    | BUFXL   | 0.143 | 0.130 |   0.292 |    0.523 | 
     | U778                  | B1 ^ -> Y v   | AOI22XL | 0.156 | 0.133 |   0.425 |    0.656 | 
     | FE_PHC84_n173         | A v -> Y v    | DLY4X1  | 0.184 | 0.758 |   1.183 |    1.414 | 
     | \DATA_reg[20]         | D v           | DFFSXL  | 0.184 | 0.001 |   1.184 |    1.415 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.188 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |   -0.035 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.140 | 
     | \DATA_reg[20] | CK ^       | DFFSXL    | 0.220 | 0.067 |   0.438 |    0.207 | 
     +-----------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin \RX_ADDR_reg[3] /CK 
Endpoint:   \RX_ADDR_reg[3] /D  (v) checked with  leading edge of 'CLKIN'
Beginpoint: \RX_ADDR_reg[3] /QN (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.432
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.366
  Arrival Time                  1.173
  Slack Time                   -0.193
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |              |           |       |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+-------+---------+----------| 
     |                      | CLKIN ^      |           | 0.103 |       |   0.044 |    0.237 | 
     | CLKIN__L1_I0         | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.389 | 
     | CLKIN__L2_I0         | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.565 | 
     | \RX_ADDR_reg[3]      | CK ^ -> QN ^ | DFFSX1    | 0.153 | 0.384 |   0.756 |    0.949 | 
     | FE_PHC256_RX_ADDR_3_ | A ^ -> Y ^   | BUFXL     | 0.551 | 0.356 |   1.111 |    1.304 | 
     | U1087                | B0 ^ -> Y v  | OAI22X1   | 0.085 | 0.061 |   1.173 |    1.366 | 
     | \RX_ADDR_reg[3]      | D v          | DFFSX1    | 0.085 | 0.000 |   1.173 |    1.366 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.149 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.003 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.178 | 
     | \RX_ADDR_reg[3] | CK ^       | DFFSX1    | 0.219 | 0.061 |   0.432 |    0.239 | 
     +-------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin \ADDR_reg[6] /CK 
Endpoint:   \ADDR_reg[6] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_ADDR[6]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.441
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.428
  Arrival Time                  1.275
  Slack Time                   -0.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.120
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |         |       |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+-------+---------+----------| 
     |                      | TX_ADDR[6] ^ |         | 0.066 |       |   0.120 |    0.273 | 
     | FE_PHC164_TX_ADDR_6_ | A ^ -> Y ^   | DLY2X1  | 0.085 | 0.325 |   0.444 |    0.597 | 
     | FE_PHC216_TX_ADDR_6_ | A ^ -> Y ^   | BUFXL   | 0.081 | 0.090 |   0.535 |    0.688 | 
     | U792                 | B1 ^ -> Y v  | AOI22XL | 0.085 | 0.072 |   0.607 |    0.760 | 
     | FE_PHC20_n520        | A v -> Y v   | DLY4X1  | 0.116 | 0.668 |   1.275 |    1.428 | 
     | \ADDR_reg[6]         | D v          | DFFSXL  | 0.116 | 0.000 |   1.275 |    1.428 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.109 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.043 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.219 | 
     | \ADDR_reg[6] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 |    0.288 | 
     +----------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin \ADDR_reg[1] /CK 
Endpoint:   \ADDR_reg[1] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_ADDR[1]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.441
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.428
  Arrival Time                  1.286
  Slack Time                   -0.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.123
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |         |       |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+-------+---------+----------| 
     |                      | TX_ADDR[1] ^ |         | 0.071 |       |   0.123 |    0.266 | 
     | FE_PHC167_TX_ADDR_1_ | A ^ -> Y ^   | DLY2X1  | 0.084 | 0.325 |   0.448 |    0.591 | 
     | FE_PHC214_TX_ADDR_1_ | A ^ -> Y ^   | BUFXL   | 0.089 | 0.095 |   0.543 |    0.686 | 
     | U788                 | B1 ^ -> Y v  | AOI22XL | 0.086 | 0.074 |   0.617 |    0.760 | 
     | FE_PHC71_n525        | A v -> Y v   | DLY4X1  | 0.115 | 0.668 |   1.285 |    1.428 | 
     | \ADDR_reg[1]         | D v          | DFFSXL  | 0.115 | 0.000 |   1.286 |    1.428 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.099 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.054 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.229 | 
     | \ADDR_reg[1] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 |    0.298 | 
     +----------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin \DATA_reg[9] /CK 
Endpoint:   \DATA_reg[9] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[9]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.438
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.425
  Arrival Time                  1.286
  Slack Time                   -0.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.117
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |         |       |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+-------+---------+----------| 
     |                      | TX_DATA[9] ^ |         | 0.062 |       |   0.118 |    0.256 | 
     | FE_PHC169_TX_DATA_9_ | A ^ -> Y ^   | DLY2X1  | 0.074 | 0.317 |   0.434 |    0.573 | 
     | FE_PHC218_TX_DATA_9_ | A ^ -> Y ^   | BUFXL   | 0.104 | 0.102 |   0.536 |    0.675 | 
     | U771                 | B1 ^ -> Y v  | AOI22XL | 0.095 | 0.077 |   0.613 |    0.752 | 
     | FE_PHC60_n162        | A v -> Y v   | DLY4X1  | 0.117 | 0.673 |   1.286 |    1.424 | 
     | \DATA_reg[9]         | D v          | DFFSXL  | 0.117 | 0.000 |   1.286 |    1.425 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.095 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.058 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.233 | 
     | \DATA_reg[9] | CK ^       | DFFSXL    | 0.220 | 0.066 |   0.438 |    0.299 | 
     +----------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin \DATA_reg[27] /CK 
Endpoint:   \DATA_reg[27] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[27]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.468
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.456
  Arrival Time                  1.322
  Slack Time                   -0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.123
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[27] ^ |         | 0.072 |       |   0.123 |    0.257 | 
     | FE_PHC227_TX_DATA_27_ | A ^ -> Y ^    | BUFXL   | 0.089 | 0.094 |   0.217 |    0.350 | 
     | FE_PHC180_TX_DATA_27_ | A ^ -> Y ^    | DLY2X1  | 0.139 | 0.362 |   0.579 |    0.712 | 
     | U766                  | B1 ^ -> Y v   | AOI22XL | 0.085 | 0.077 |   0.656 |    0.790 | 
     | FE_PHC85_n180         | A v -> Y v    | DLY4X1  | 0.113 | 0.666 |   1.322 |    1.456 | 
     | \DATA_reg[27]         | D v           | DFFSXL  | 0.113 | 0.000 |   1.322 |    1.456 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.090 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.063 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.238 | 
     | \DATA_reg[27] | CK ^       | DFFSXL    | 0.229 | 0.096 |   0.468 |    0.334 | 
     +-----------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin \DATA_reg[1] /CK 
Endpoint:   \DATA_reg[1] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[1]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.440
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.427
  Arrival Time                  1.298
  Slack Time                   -0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |         |       |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+-------+---------+----------| 
     |                      | TX_DATA[1] ^ |         | 0.072 |       |   0.124 |    0.253 | 
     | FE_PHC219_TX_DATA_1_ | A ^ -> Y ^   | BUFX1   | 0.053 | 0.077 |   0.201 |    0.330 | 
     | FE_PHC163_TX_DATA_1_ | A ^ -> Y ^   | DLY2X1  | 0.126 | 0.349 |   0.550 |    0.679 | 
     | U770                 | B1 ^ -> Y v  | AOI22XL | 0.089 | 0.079 |   0.629 |    0.758 | 
     | FE_PHC58_n154        | A v -> Y v   | DLY4X1  | 0.116 | 0.670 |   1.298 |    1.427 | 
     | \DATA_reg[1]         | D v          | DFFSXL  | 0.116 | 0.000 |   1.298 |    1.427 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.085 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.067 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.243 | 
     | \DATA_reg[1] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.440 |    0.311 | 
     +----------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin \ADDR_reg[5] /CK 
Endpoint:   \ADDR_reg[5] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_ADDR[5]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.441
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.429
  Arrival Time                  1.302
  Slack Time                   -0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |         |       |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+-------+---------+----------| 
     |                      | TX_ADDR[5] ^ |         | 0.065 |       |   0.119 |    0.246 | 
     | FE_PHC165_TX_ADDR_5_ | A ^ -> Y ^   | DLY2X1  | 0.113 | 0.343 |   0.462 |    0.588 | 
     | FE_PHC215_TX_ADDR_5_ | A ^ -> Y ^   | BUFXL   | 0.092 | 0.100 |   0.562 |    0.688 | 
     | U793                 | B1 ^ -> Y v  | AOI22XL | 0.087 | 0.074 |   0.636 |    0.762 | 
     | FE_PHC63_n521        | A v -> Y v   | DLY4X1  | 0.113 | 0.666 |   1.302 |    1.428 | 
     | \ADDR_reg[5]         | D v          | DFFSXL  | 0.113 | 0.000 |   1.302 |    1.429 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.083 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.070 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.245 | 
     | \ADDR_reg[5] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 |    0.314 | 
     +----------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin \DATA_reg[2] /CK 
Endpoint:   \DATA_reg[2] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[2]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.439
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.427
  Arrival Time                  1.304
  Slack Time                   -0.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |         |       |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+-------+---------+----------| 
     |                      | TX_DATA[2] ^ |         | 0.077 |       |   0.127 |    0.250 | 
     | FE_PHC220_TX_DATA_2_ | A ^ -> Y ^   | BUFX1   | 0.063 | 0.083 |   0.210 |    0.333 | 
     | FE_PHC168_TX_DATA_2_ | A ^ -> Y ^   | DLY2X1  | 0.116 | 0.344 |   0.554 |    0.677 | 
     | U760                 | B1 ^ -> Y v  | AOI22XL | 0.089 | 0.080 |   0.634 |    0.757 | 
     | FE_PHC33_n155        | A v -> Y v   | DLY4X1  | 0.116 | 0.670 |   1.303 |    1.427 | 
     | \DATA_reg[2]         | D v          | DFFSXL  | 0.116 | 0.000 |   1.304 |    1.427 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.079 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.073 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.248 | 
     | \DATA_reg[2] | CK ^       | DFFSXL    | 0.220 | 0.068 |   0.439 |    0.316 | 
     +----------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin \DATA_reg[16] /CK 
Endpoint:   \DATA_reg[16] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[16]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.436
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.423
  Arrival Time                  1.302
  Slack Time                   -0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.130
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[16] ^ |         | 0.082 |       |   0.130 |    0.251 | 
     | FE_PHC217_TX_DATA_16_ | A ^ -> Y ^    | BUFX1   | 0.067 | 0.087 |   0.216 |    0.338 | 
     | FE_PHC166_TX_DATA_16_ | A ^ -> Y ^    | DLY2X1  | 0.112 | 0.342 |   0.558 |    0.680 | 
     | U774                  | B1 ^ -> Y v   | AOI22XL | 0.091 | 0.077 |   0.635 |    0.757 | 
     | FE_PHC64_n169         | A v -> Y v    | DLY4X1  | 0.112 | 0.666 |   1.302 |    1.423 | 
     | \DATA_reg[16]         | D v           | DFFSXL  | 0.112 | 0.000 |   1.302 |    1.423 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.078 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.075 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.250 | 
     | \DATA_reg[16] | CK ^       | DFFSXL    | 0.220 | 0.064 |   0.436 |    0.314 | 
     +-----------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin \DATA_reg[6] /CK 
Endpoint:   \DATA_reg[6] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[6]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.438
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.425
  Arrival Time                  1.304
  Slack Time                   -0.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.125
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |         |       |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+-------+---------+----------| 
     |                      | TX_DATA[6] ^ |         | 0.075 |       |   0.125 |    0.246 | 
     | FE_PHC221_TX_DATA_6_ | A ^ -> Y ^   | BUFX1   | 0.054 | 0.078 |   0.203 |    0.324 | 
     | FE_PHC172_TX_DATA_6_ | A ^ -> Y ^   | DLY2X1  | 0.112 | 0.340 |   0.543 |    0.664 | 
     | U759                 | B1 ^ -> Y v  | AOI22XL | 0.099 | 0.083 |   0.626 |    0.747 | 
     | FE_PHC62_n159        | A v -> Y v   | DLY4X1  | 0.121 | 0.678 |   1.304 |    1.425 | 
     | \DATA_reg[6]         | D v          | DFFSXL  | 0.121 | 0.000 |   1.304 |    1.425 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.077 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.076 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.251 | 
     | \DATA_reg[6] | CK ^       | DFFSXL    | 0.220 | 0.067 |   0.438 |    0.318 | 
     +----------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin tx_pend_reg/CK 
Endpoint:   tx_pend_reg/D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_PEND       (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.439
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.426
  Arrival Time                  1.306
  Slack Time                   -0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.144
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                   |             |         |       |       |  Time   |   Time   | 
     |-------------------+-------------+---------+-------+-------+---------+----------| 
     |                   | TX_PEND ^   |         | 0.103 |       |   0.144 |    0.264 | 
     | FE_PHC224_TX_PEND | A ^ -> Y ^  | BUFX1   | 0.055 | 0.082 |   0.226 |    0.346 | 
     | FE_PHC173_TX_PEND | A ^ -> Y ^  | DLY2X1  | 0.109 | 0.338 |   0.564 |    0.684 | 
     | U780              | B0 ^ -> Y v | OAI22XL | 0.075 | 0.077 |   0.641 |    0.761 | 
     | FE_PHC27_n218     | A v -> Y v  | DLY4X1  | 0.115 | 0.665 |   1.306 |    1.426 | 
     | tx_pend_reg       | D v         | DFFSXL  | 0.115 | 0.000 |   1.306 |    1.426 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.076 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.076 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.252 | 
     | tx_pend_reg  | CK ^       | DFFSXL    | 0.220 | 0.067 |   0.439 |    0.319 | 
     +----------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin \DATA_reg[3] /CK 
Endpoint:   \DATA_reg[3] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[3]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.439
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.425
  Arrival Time                  1.313
  Slack Time                   -0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.128
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |         |       |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+-------+---------+----------| 
     |                      | TX_DATA[3] ^ |         | 0.078 |       |   0.128 |    0.239 | 
     | FE_PHC222_TX_DATA_3_ | A ^ -> Y ^   | BUFX1   | 0.064 | 0.084 |   0.212 |    0.323 | 
     | FE_PHC170_TX_DATA_3_ | A ^ -> Y ^   | DLY2X1  | 0.114 | 0.343 |   0.554 |    0.666 | 
     | U753                 | B1 ^ -> Y v  | AOI22XL | 0.091 | 0.083 |   0.638 |    0.749 | 
     | FE_PHC59_n156        | A v -> Y v   | DLY4X1  | 0.121 | 0.675 |   1.313 |    1.425 | 
     | \DATA_reg[3]         | D v          | DFFSXL  | 0.121 | 0.000 |   1.313 |    1.425 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.068 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.085 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.260 | 
     | \DATA_reg[3] | CK ^       | DFFSXL    | 0.220 | 0.067 |   0.439 |    0.327 | 
     +----------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin \DATA_reg[12] /CK 
Endpoint:   \DATA_reg[12] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[12]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.437
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.423
  Arrival Time                  1.335
  Slack Time                   -0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.132
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[12] ^ |         | 0.085 |       |   0.132 |    0.220 | 
     | FE_PHC225_TX_DATA_12_ | A ^ -> Y ^    | BUFX1   | 0.058 | 0.081 |   0.214 |    0.302 | 
     | FE_PHC174_TX_DATA_12_ | A ^ -> Y ^    | DLY2X1  | 0.139 | 0.358 |   0.572 |    0.660 | 
     | U768                  | B1 ^ -> Y v   | AOI22XL | 0.090 | 0.085 |   0.657 |    0.745 | 
     | FE_PHC61_n165         | A v -> Y v    | DLY4X1  | 0.124 | 0.678 |   1.335 |    1.423 | 
     | \DATA_reg[12]         | D v           | DFFSXL  | 0.124 | 0.000 |   1.335 |    1.423 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.044 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.109 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.284 | 
     | \DATA_reg[12] | CK ^       | DFFSXL    | 0.220 | 0.065 |   0.437 |    0.349 | 
     +-----------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin \ADDR_reg[4] /CK 
Endpoint:   \ADDR_reg[4] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_ADDR[4]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.441
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.428
  Arrival Time                  1.341
  Slack Time                   -0.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.135
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |         |       |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+-------+---------+----------| 
     |                      | TX_ADDR[4] ^ |         | 0.089 |       |   0.135 |    0.222 | 
     | FE_PHC223_TX_ADDR_4_ | A ^ -> Y ^   | BUFX1   | 0.073 | 0.091 |   0.226 |    0.313 | 
     | FE_PHC171_TX_ADDR_4_ | A ^ -> Y ^   | DLY2X1  | 0.145 | 0.364 |   0.590 |    0.677 | 
     | U786                 | B1 ^ -> Y v  | AOI22XL | 0.089 | 0.082 |   0.672 |    0.759 | 
     | FE_PHC75_n522        | A v -> Y v   | DLY4X1  | 0.115 | 0.669 |   1.341 |    1.428 | 
     | \ADDR_reg[4]         | D v          | DFFSXL  | 0.115 | 0.000 |   1.341 |    1.428 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.043 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.109 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.285 | 
     | \ADDR_reg[4] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 |    0.354 | 
     +----------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin \ADDR_reg[2] /CK 
Endpoint:   \ADDR_reg[2] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_ADDR[2]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.441
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.428
  Arrival Time                  1.344
  Slack Time                   -0.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |         |       |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+-------+---------+----------| 
     |                      | TX_ADDR[2] ^ |         | 0.100 |       |   0.141 |    0.226 | 
     | FE_PHC228_TX_ADDR_2_ | A ^ -> Y ^   | BUFX1   | 0.055 | 0.083 |   0.224 |    0.309 | 
     | FE_PHC176_TX_ADDR_2_ | A ^ -> Y ^   | DLY2X1  | 0.143 | 0.360 |   0.585 |    0.669 | 
     | U791                 | B1 ^ -> Y v  | AOI22XL | 0.095 | 0.088 |   0.673 |    0.757 | 
     | FE_PHC72_n524        | A v -> Y v   | DLY4X1  | 0.116 | 0.671 |   1.344 |    1.428 | 
     | \ADDR_reg[2]         | D v          | DFFSXL  | 0.116 | 0.000 |   1.344 |    1.428 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.041 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.112 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.287 | 
     | \ADDR_reg[2] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 |    0.356 | 
     +----------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin \DATA_reg[4] /CK 
Endpoint:   \DATA_reg[4] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[4]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.440
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.426
  Arrival Time                  1.381
  Slack Time                   -0.045
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.144
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |         |       |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+-------+---------+----------| 
     |                      | TX_DATA[4] ^ |         | 0.104 |       |   0.144 |    0.189 | 
     | FE_PHC230_TX_DATA_4_ | A ^ -> Y ^   | BUFX1   | 0.062 | 0.086 |   0.230 |    0.275 | 
     | FE_PHC175_TX_DATA_4_ | A ^ -> Y ^   | DLY2X1  | 0.164 | 0.375 |   0.605 |    0.650 | 
     | U755                 | B1 ^ -> Y v  | AOI22XL | 0.101 | 0.093 |   0.698 |    0.744 | 
     | FE_PHC65_n157        | A v -> Y v   | DLY4X1  | 0.125 | 0.682 |   1.381 |    1.426 | 
     | \DATA_reg[4]         | D v          | DFFSXL  | 0.125 | 0.000 |   1.381 |    1.426 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.001 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.151 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.326 | 
     | \DATA_reg[4] | CK ^       | DFFSXL    | 0.220 | 0.068 |   0.440 |    0.395 | 
     +----------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin \rx_data_buf_reg[17] /CK 
Endpoint:   \rx_data_buf_reg[17] /D  (v) checked with  leading edge of 'CLKIN'
Beginpoint: \rx_data_buf_reg[16] /QN (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.460
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.395
  Arrival Time                  1.352
  Slack Time                   -0.044
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |           |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^      |           | 0.103 |       |   0.044 |    0.088 | 
     | CLKIN__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.240 | 
     | CLKIN__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.415 | 
     | \rx_data_buf_reg[16]      | CK ^ -> QN ^ | DFFSX1    | 0.109 | 0.385 |   0.757 |    0.801 | 
     | FE_PHC207_rx_data_buf_16_ | A ^ -> Y ^   | BUFXL     | 0.123 | 0.117 |   0.874 |    0.918 | 
     | FE_PHC157_rx_data_buf_16_ | A ^ -> Y ^   | DLY2X1    | 0.231 | 0.421 |   1.296 |    1.340 | 
     | U1112                     | A0 ^ -> Y v  | OAI22X1   | 0.075 | 0.056 |   1.351 |    1.395 | 
     | \rx_data_buf_reg[17]      | D v          | DFFSX1    | 0.075 | 0.000 |   1.352 |    1.395 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | CLKIN ^    |           | 0.103 |       |   0.044 |   -0.000 | 
     | CLKIN__L1_I0         | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.152 | 
     | CLKIN__L2_I0         | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.328 | 
     | \rx_data_buf_reg[17] | CK ^       | DFFSX1    | 0.230 | 0.088 |   0.460 |    0.416 | 
     +------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin \rx_data_buf_reg[0] /CK 
Endpoint:   \rx_data_buf_reg[0] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: \rx_data_buf_reg[0] /Q (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.463
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.455
  Arrival Time                  1.416
  Slack Time                   -0.039
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     |                     | CLKIN ^     |           | 0.103 |       |   0.044 |    0.082 | 
     | CLKIN__L1_I0        | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.235 | 
     | CLKIN__L2_I0        | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.410 | 
     | \rx_data_buf_reg[0] | CK ^ -> Q v | DFFSXL    | 0.055 | 0.415 |   0.786 |    0.825 | 
     | FE_PHC229_n676      | A v -> Y v  | BUFXL     | 0.058 | 0.105 |   0.891 |    0.930 | 
     | U846                | A v -> Y ^  | INVX1     | 0.185 | 0.121 |   1.012 |    1.050 | 
     | U1095               | A0 ^ -> Y v | OAI22X1   | 0.077 | 0.061 |   1.073 |    1.112 | 
     | FE_PHC156_n150      | A v -> Y v  | DLY2X1    | 0.085 | 0.343 |   1.416 |    1.455 | 
     | \rx_data_buf_reg[0] | D v         | DFFSXL    | 0.085 | 0.000 |   1.416 |    1.455 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | CLKIN ^    |           | 0.103 |       |   0.044 |    0.005 | 
     | CLKIN__L1_I0        | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.158 | 
     | CLKIN__L2_I0        | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.333 | 
     | \rx_data_buf_reg[0] | CK ^       | DFFSXL    | 0.230 | 0.091 |   0.463 |    0.424 | 
     +-----------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin \RX_ADDR_reg[0] /CK 
Endpoint:   \RX_ADDR_reg[0] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.431
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.378
  Arrival Time                  1.340
  Slack Time                   -0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.118
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |             |         |       |       |  Time   |   Time   | 
     |-----------------+-------------+---------+-------+-------+---------+----------| 
     |                 | DIN v       |         | 0.046 |       |   0.118 |    0.156 | 
     | FE_PHC162_DIN   | A v -> Y v  | BUFXL   | 0.043 | 0.090 |   0.208 |    0.246 | 
     | FE_PHC6_DIN     | A v -> Y v  | DLY4X1  | 0.464 | 0.965 |   1.173 |    1.211 | 
     | U1084           | A0 v -> Y ^ | OAI22X1 | 0.178 | 0.167 |   1.339 |    1.378 | 
     | \RX_ADDR_reg[0] | D ^         | DFFSX1  | 0.178 | 0.000 |   1.340 |    1.378 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 |    0.005 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.158 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.333 | 
     | \RX_ADDR_reg[0] | CK ^       | DFFSX1    | 0.219 | 0.060 |   0.431 |    0.393 | 
     +-------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin TX_SUCC_reg/CK 
Endpoint:   TX_SUCC_reg/SN (^) checked with  leading edge of 'CLKIN'
Beginpoint: TX_RESP_ACK    (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.466
+ Hold                          0.154
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.620
  Arrival Time                  1.581
  Slack Time                   -0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.112
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_RESP_ACK v |         | 0.040 |       |   0.112 |    0.150 | 
     | FE_PHC155_TX_RESP_ACK | A v -> Y v    | DLY2X1  | 0.119 | 0.366 |   0.478 |    0.516 | 
     | FE_PHC270_TX_RESP_ACK | A v -> Y v    | BUFXL   | 0.103 | 0.155 |   0.633 |    0.671 | 
     | FE_PHC206_TX_RESP_ACK | A v -> Y v    | BUFXL   | 0.060 | 0.119 |   0.752 |    0.790 | 
     | FE_PHC147_TX_RESP_ACK | A v -> Y v    | DLY4X1  | 0.113 | 0.659 |   1.411 |    1.450 | 
     | U1132                 | B v -> Y ^    | NOR2BX1 | 0.235 | 0.170 |   1.581 |    1.619 | 
     | TX_SUCC_reg           | SN ^          | DFFSXL  | 0.235 | 0.000 |   1.581 |    1.620 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 |    0.005 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.158 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.333 | 
     | TX_SUCC_reg  | CK ^       | DFFSXL    | 0.229 | 0.094 |   0.466 |    0.428 | 
     +----------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin TX_FAIL_reg/CK 
Endpoint:   TX_FAIL_reg/SN (^) checked with  leading edge of 'CLKIN'
Beginpoint: TX_RESP_ACK    (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.466
+ Hold                          0.154
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.620
  Arrival Time                  1.581
  Slack Time                   -0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.112
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_RESP_ACK v |         | 0.040 |       |   0.112 |    0.150 | 
     | FE_PHC155_TX_RESP_ACK | A v -> Y v    | DLY2X1  | 0.119 | 0.366 |   0.478 |    0.516 | 
     | FE_PHC270_TX_RESP_ACK | A v -> Y v    | BUFXL   | 0.103 | 0.155 |   0.633 |    0.671 | 
     | FE_PHC206_TX_RESP_ACK | A v -> Y v    | BUFXL   | 0.060 | 0.119 |   0.752 |    0.790 | 
     | FE_PHC147_TX_RESP_ACK | A v -> Y v    | DLY4X1  | 0.113 | 0.659 |   1.411 |    1.450 | 
     | U1132                 | B v -> Y ^    | NOR2BX1 | 0.235 | 0.170 |   1.581 |    1.619 | 
     | TX_FAIL_reg           | SN ^          | DFFSXL  | 0.235 | 0.000 |   1.581 |    1.620 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 |    0.005 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.158 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.333 | 
     | TX_FAIL_reg  | CK ^       | DFFSXL    | 0.229 | 0.094 |   0.466 |    0.428 | 
     +----------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin \rx_data_buf_reg[16] /CK 
Endpoint:   \rx_data_buf_reg[16] /D  (v) checked with  leading edge of 'CLKIN'
Beginpoint: \rx_data_buf_reg[16] /QN (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.460
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.395
  Arrival Time                  1.360
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |           |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^      |           | 0.103 |       |   0.044 |    0.079 | 
     | CLKIN__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.232 | 
     | CLKIN__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.407 | 
     | \rx_data_buf_reg[16]      | CK ^ -> QN ^ | DFFSX1    | 0.109 | 0.385 |   0.757 |    0.792 | 
     | FE_PHC207_rx_data_buf_16_ | A ^ -> Y ^   | BUFXL     | 0.123 | 0.117 |   0.874 |    0.910 | 
     | FE_PHC157_rx_data_buf_16_ | A ^ -> Y ^   | DLY2X1    | 0.231 | 0.421 |   1.296 |    1.331 | 
     | U1111                     | B0 ^ -> Y v  | OAI22X1   | 0.075 | 0.064 |   1.359 |    1.395 | 
     | \rx_data_buf_reg[16]      | D v          | DFFSX1    | 0.075 | 0.000 |   1.360 |    1.395 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | CLKIN ^    |           | 0.103 |       |   0.044 |    0.008 | 
     | CLKIN__L1_I0         | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.161 | 
     | CLKIN__L2_I0         | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.336 | 
     | \rx_data_buf_reg[16] | CK ^       | DFFSX1    | 0.230 | 0.088 |   0.460 |    0.424 | 
     +------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin \DATA_reg[17] /CK 
Endpoint:   \DATA_reg[17] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_DATA[17]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.434
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.419
  Arrival Time                  1.388
  Slack Time                   -0.032
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.145
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | TX_DATA[17] ^ |         | 0.105 |       |   0.145 |    0.177 | 
     | FE_PHC226_TX_DATA_17_ | A ^ -> Y ^    | BUFX1   | 0.100 | 0.109 |   0.253 |    0.285 | 
     | FE_PHC179_TX_DATA_17_ | A ^ -> Y ^    | DLY2X1  | 0.135 | 0.362 |   0.615 |    0.647 | 
     | U762                  | B1 ^ -> Y v   | AOI22XL | 0.102 | 0.087 |   0.702 |    0.734 | 
     | FE_PHC80_n170         | A v -> Y v    | DLY4X1  | 0.128 | 0.685 |   1.388 |    1.419 | 
     | \DATA_reg[17]         | D v           | DFFSXL  | 0.128 | 0.000 |   1.388 |    1.419 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 |    0.012 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.165 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.340 | 
     | \DATA_reg[17] | CK ^       | DFFSXL    | 0.220 | 0.062 |   0.434 |    0.402 | 
     +-----------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin \ADDR_reg[0] /CK 
Endpoint:   \ADDR_reg[0] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_ADDR[0]      (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.441
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.427
  Arrival Time                  1.403
  Slack Time                   -0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.135
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |         |       |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+-------+---------+----------| 
     |                      | TX_ADDR[0] ^ |         | 0.090 |       |   0.135 |    0.159 | 
     | FE_PHC231_TX_ADDR_0_ | A ^ -> Y ^   | BUFX1   | 0.077 | 0.094 |   0.229 |    0.253 | 
     | FE_PHC177_TX_ADDR_0_ | A ^ -> Y ^   | DLY2X1  | 0.188 | 0.392 |   0.622 |    0.646 | 
     | U787                 | B1 ^ -> Y v  | AOI22XL | 0.103 | 0.097 |   0.719 |    0.743 | 
     | FE_PHC77_n526        | A v -> Y v   | DLY4X1  | 0.126 | 0.684 |   1.402 |    1.426 | 
     | \ADDR_reg[0]         | D v          | DFFSXL  | 0.126 | 0.000 |   1.403 |    1.427 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 |    0.020 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.172 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.348 | 
     | \ADDR_reg[0] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 |    0.417 | 
     +----------------------------------------------------------------------------+ 
Path 47: VIOLATED Early External Delay Assertion 
Endpoint:   RX_DATA[31]          (^) checked with  leading edge of 'CLKIN'
Beginpoint: \RX_DATA_reg[31] /QN (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.900
  Arrival Time                  0.880
  Slack Time                   -0.020
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |               |           |       |       |  Time   |   Time   | 
     |-----------------------+---------------+-----------+-------+-------+---------+----------| 
     |                       | CLKIN ^       |           | 0.103 |       |   0.044 |    0.064 | 
     | CLKIN__L1_I0          | A ^ -> Y v    | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.217 | 
     | CLKIN__L2_I0          | A v -> Y ^    | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.392 | 
     | \RX_DATA_reg[31]      | CK ^ -> QN ^  | DFFSXL    | 0.144 | 0.367 |   0.738 |    0.759 | 
     | FE_PHC193_RX_DATA_31_ | A ^ -> Y ^    | BUFXL     | 0.163 | 0.141 |   0.879 |    0.900 | 
     |                       | RX_DATA[31] ^ |           | 0.163 | 0.000 |   0.880 |    0.900 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin \RX_ADDR_reg[6] /CK 
Endpoint:   \RX_ADDR_reg[6] /D  (v) checked with  leading edge of 'CLKIN'
Beginpoint: \RX_ADDR_reg[5] /QN (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.436
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.368
  Arrival Time                  1.353
  Slack Time                   -0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |              |           |       |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+-------+---------+----------| 
     |                      | CLKIN ^      |           | 0.103 |       |   0.044 |    0.059 | 
     | CLKIN__L1_I0         | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.212 | 
     | CLKIN__L2_I0         | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.387 | 
     | \RX_ADDR_reg[5]      | CK ^ -> QN ^ | DFFSX1    | 0.083 | 0.338 |   0.710 |    0.725 | 
     | FE_PHC212_RX_ADDR_5_ | A ^ -> Y ^   | BUFXL     | 0.084 | 0.092 |   0.801 |    0.817 | 
     | FE_PHC154_RX_ADDR_5_ | A ^ -> Y ^   | DLY2X1    | 0.350 | 0.485 |   1.286 |    1.302 | 
     | U1090                | B0 ^ -> Y v  | OAI22X1   | 0.090 | 0.066 |   1.353 |    1.368 | 
     | \RX_ADDR_reg[6]      | D v          | DFFSX1    | 0.090 | 0.000 |   1.353 |    1.368 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 |    0.029 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.181 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.356 | 
     | \RX_ADDR_reg[6] | CK ^       | DFFSX1    | 0.220 | 0.064 |   0.436 |    0.421 | 
     +-------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin \RX_ADDR_reg[5] /CK 
Endpoint:   \RX_ADDR_reg[5] /D  (v) checked with  leading edge of 'CLKIN'
Beginpoint: \RX_ADDR_reg[5] /QN (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.429
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.363
  Arrival Time                  1.351
  Slack Time                   -0.012
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |              |           |       |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+-------+---------+----------| 
     |                      | CLKIN ^      |           | 0.103 |       |   0.044 |    0.056 | 
     | CLKIN__L1_I0         | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.209 | 
     | CLKIN__L2_I0         | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.384 | 
     | \RX_ADDR_reg[5]      | CK ^ -> QN ^ | DFFSX1    | 0.083 | 0.338 |   0.710 |    0.722 | 
     | FE_PHC212_RX_ADDR_5_ | A ^ -> Y ^   | BUFXL     | 0.084 | 0.092 |   0.801 |    0.814 | 
     | FE_PHC154_RX_ADDR_5_ | A ^ -> Y ^   | DLY2X1    | 0.350 | 0.485 |   1.286 |    1.299 | 
     | U1089                | B0 ^ -> Y v  | OAI22X1   | 0.084 | 0.064 |   1.351 |    1.363 | 
     | \RX_ADDR_reg[5]      | D v          | DFFSX1    | 0.084 | 0.000 |   1.351 |    1.363 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 |    0.031 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.184 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.359 | 
     | \RX_ADDR_reg[5] | CK ^       | DFFSX1    | 0.218 | 0.058 |   0.429 |    0.417 | 
     +-------------------------------------------------------------------------------+ 
Path 50: VIOLATED Early External Delay Assertion 
Endpoint:   TX_ACK        (^) checked with  leading edge of 'CLKIN'
Beginpoint: TX_ACK_reg/QN (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.900
  Arrival Time                  0.889
  Slack Time                   -0.011
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     +------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |              |           |       |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+-------+---------+----------| 
     |              | CLKIN ^      |           | 0.103 |       |   0.044 |    0.055 | 
     | CLKIN__L1_I0 | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.196 |    0.208 | 
     | CLKIN__L2_I0 | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.372 |    0.383 | 
     | TX_ACK_reg   | CK ^ -> QN ^ | DFFSXL    | 0.373 | 0.516 |   0.887 |    0.899 | 
     |              | TX_ACK ^     |           | 0.373 | 0.001 |   0.889 |    0.900 | 
     +------------------------------------------------------------------------------+ 

