Info (10281): Verilog HDL Declaration information at niosII_microprocessor_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at niosII_microprocessor_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at niosII_microprocessor_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at niosII_microprocessor_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at niosII_microprocessor_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at niosII_microprocessor_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at niosII_microprocessor_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at niosII_microprocessor_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at sram.sv(12): extended using "x" or "z" File: C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/sram.sv Line: 12
