Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Apr 18 15:11:11 2021
| Host         : DESKTOP-LB2DFM9 running 64-bit major release  (build 9200)
| Command      : report_utilization -file dpss_zcu102_rx_wrapper_utilization_placed.rpt -pb dpss_zcu102_rx_wrapper_utilization_placed.pb
| Design       : dpss_zcu102_rx_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 43527 |     0 |    274080 | 15.88 |
|   LUT as Logic             | 38321 |     0 |    274080 | 13.98 |
|   LUT as Memory            |  5206 |     0 |    144000 |  3.62 |
|     LUT as Distributed RAM |  4139 |     0 |           |       |
|     LUT as Shift Register  |  1067 |     0 |           |       |
| CLB Registers              | 51658 |     2 |    548160 |  9.42 |
|   Register as Flip Flop    | 51657 |     2 |    548160 |  9.42 |
|   Register as Latch        |     0 |     0 |    548160 |  0.00 |
|   Register as AND/OR       |     1 |     0 |    548160 | <0.01 |
| CARRY8                     |   385 |     0 |     34260 |  1.12 |
| F7 Muxes                   |  1406 |     0 |    137040 |  1.03 |
| F8 Muxes                   |   538 |     0 |     68520 |  0.79 |
| F9 Muxes                   |     0 |     0 |     34260 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 626   |          Yes |           - |          Set |
| 1079  |          Yes |           - |        Reset |
| 1829  |          Yes |         Set |            - |
| 48123 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        | 10292 |     0 |     34260 | 30.04 |
|   CLBL                                     |  4708 |     0 |           |       |
|   CLBM                                     |  5584 |     0 |           |       |
| LUT as Logic                               | 38321 |     0 |    274080 | 13.98 |
|   using O5 output only                     |  1191 |       |           |       |
|   using O6 output only                     | 27701 |       |           |       |
|   using O5 and O6                          |  9429 |       |           |       |
| LUT as Memory                              |  5206 |     0 |    144000 |  3.62 |
|   LUT as Distributed RAM                   |  4139 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |  3009 |       |           |       |
|     using O5 and O6                        |  1130 |       |           |       |
|   LUT as Shift Register                    |  1067 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   725 |       |           |       |
|     using O5 and O6                        |   342 |       |           |       |
| CLB Registers                              | 51658 |     0 |    548160 |  9.42 |
|   Register driven from within the CLB      | 23245 |       |           |       |
|   Register driven from outside the CLB     | 28413 |       |           |       |
|     LUT in front of the register is unused | 19088 |       |           |       |
|     LUT in front of the register is used   |  9325 |       |           |       |
| Unique Control Sets                        |  2899 |       |     68520 |  4.23 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   31 |     0 |       912 |  3.40 |
|   RAMB36/FIFO*    |   29 |     0 |       912 |  3.18 |
|     RAMB36E2 only |   29 |       |           |       |
|   RAMB18          |    4 |     0 |      1824 |  0.22 |
|     RAMB18E2 only |    4 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |      2520 |  0.12 |
|   DSP48E2 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   61 |    61 |       328 | 18.60 |
| HPIOB_M          |   27 |    27 |        96 | 28.13 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |   14 |       |           |       |
|   BIDIR          |   12 |       |           |       |
| HPIOB_S          |   28 |    28 |        96 | 29.17 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |   16 |       |           |       |
|   BIDIR          |   10 |       |           |       |
| HDIOB_M          |    1 |     1 |        60 |  1.67 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HDIOB_S          |    2 |     2 |        60 |  3.33 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HPIOB_SNGL       |    3 |     3 |        16 | 18.75 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    3 |     3 |        96 |  3.13 |
|   DIFFINBUF      |    3 |     3 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    8 |     0 |        32 | 25.00 |
| BITSLICE_RX_TX   |   45 |    45 |       208 | 21.63 |
|   RXTX_BITSLICE  |   45 |    45 |           |       |
| BITSLICE_TX      |    8 |     0 |        32 | 25.00 |
| RIU_OR           |    4 |     0 |        16 | 25.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   22 |     0 |       404 |  5.45 |
|   BUFGCE             |   11 |     0 |       116 |  9.48 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |   10 |     0 |       168 |  5.95 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    1 |     0 |         8 | 12.50 |
| MMCM                 |    2 |     1 |         4 | 50.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    4 |     4 |        24 |  16.67 |
| GTHE4_COMMON    |    1 |     0 |         6 |  16.67 |
| OBUFDS_GTE4     |    0 |     0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 48123 |            Register |
| LUT6             | 18217 |                 CLB |
| LUT3             |  9486 |                 CLB |
| LUT5             |  7813 |                 CLB |
| LUT4             |  6878 |                 CLB |
| LUT2             |  4378 |                 CLB |
| RAMD64E          |  3008 |                 CLB |
| RAMD32           |  1906 |                 CLB |
| FDSE             |  1829 |            Register |
| MUXF7            |  1406 |                 CLB |
| FDCE             |  1079 |            Register |
| LUT1             |   978 |                 CLB |
| SRL16E           |   752 |                 CLB |
| SRLC32E          |   653 |                 CLB |
| FDPE             |   626 |            Register |
| MUXF8            |   538 |                 CLB |
| CARRY8           |   385 |                 CLB |
| RAMS32           |   354 |                 CLB |
| RXTX_BITSLICE    |    45 |                 I/O |
| OBUF             |    33 |                 I/O |
| RAMB36E2         |    29 |           Block Ram |
| IBUFCTRL         |    25 |              Others |
| INBUF            |    22 |                 I/O |
| OBUFT_DCIEN      |    18 |                 I/O |
| BUFGCE           |    11 |               Clock |
| BUFG_GT          |    10 |               Clock |
| TX_BITSLICE_TRI  |     8 |                 I/O |
| BUFG_GT_SYNC     |     8 |               Clock |
| BITSLICE_CONTROL |     8 |                 I/O |
| OBUFT            |     6 |                 I/O |
| SRLC16E          |     4 |                 CLB |
| RIU_OR           |     4 |                 I/O |
| RAMB18E2         |     4 |           Block Ram |
| GTHE4_CHANNEL    |     4 |            Advanced |
| INV              |     3 |                 CLB |
| DSP48E2          |     3 |          Arithmetic |
| DIFFINBUF        |     3 |                 I/O |
| MMCME4_ADV       |     2 |               Clock |
| IBUFDS_GTE4      |     2 |                 I/O |
| HPIO_VREF        |     2 |                 I/O |
| RAMS64E          |     1 |                 CLB |
| PS8              |     1 |            Advanced |
| PLLE4_ADV        |     1 |               Clock |
| GTHE4_COMMON     |     1 |            Advanced |
| BUFG_PS          |     1 |               Clock |
| BSCANE2          |     1 |       Configuration |
| AND2B1L          |     1 |              Others |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+-------------------------------------------------------+------+
|                        Ref Name                       | Used |
+-------------------------------------------------------+------+
| bd_6311_dp_0_xpm_cdc_array_single__parameterized1__79 |    1 |
+-------------------------------------------------------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------------+------+
|                Ref Name               | Used |
+---------------------------------------+------+
| dpss_zcu102_rx_zynq_ultra_ps_e_0_0    |    1 |
| dpss_zcu102_rx_xbar_1                 |    1 |
| dpss_zcu102_rx_xbar_0                 |    1 |
| dpss_zcu102_rx_video_frame_crc_0_0    |    1 |
| dpss_zcu102_rx_vid_phy_controller_0_0 |    1 |
| dpss_zcu102_rx_vid_edid_0_0           |    1 |
| dpss_zcu102_rx_v_dp_rxss1_0_0         |    1 |
| dpss_zcu102_rx_util_vector_logic_3_0  |    1 |
| dpss_zcu102_rx_util_vector_logic_2_0  |    1 |
| dpss_zcu102_rx_util_vector_logic_1_1  |    1 |
| dpss_zcu102_rx_util_vector_logic_1_0  |    1 |
| dpss_zcu102_rx_util_vector_logic_0_0  |    1 |
| dpss_zcu102_rx_util_reduced_logic_0_0 |    1 |
| dpss_zcu102_rx_util_ds_buf_3_0        |    1 |
| dpss_zcu102_rx_util_ds_buf_2_0        |    1 |
| dpss_zcu102_rx_util_ds_buf_1_0        |    1 |
| dpss_zcu102_rx_util_ds_buf_0_0        |    1 |
| dpss_zcu102_rx_system_ila_2_0         |    1 |
| dpss_zcu102_rx_system_ila_1_0         |    1 |
| dpss_zcu102_rx_rst_ps8_0_99M_0        |    1 |
| dpss_zcu102_rx_rst_ddr4_0_300M_0      |    1 |
| dpss_zcu102_rx_proc_sys_reset_0_0     |    1 |
| dpss_zcu102_rx_ddr4_0_0_phy           |    1 |
| dpss_zcu102_rx_ddr4_0_0               |    1 |
| dpss_zcu102_rx_clk_wiz_0_1            |    1 |
| dpss_zcu102_rx_axi_timer_0_0          |    1 |
| dpss_zcu102_rx_axi_iic_0_0            |    1 |
| dpss_zcu102_rx_auto_pc_5              |    1 |
| dpss_zcu102_rx_auto_pc_4              |    1 |
| dpss_zcu102_rx_auto_pc_3              |    1 |
| dpss_zcu102_rx_auto_pc_2              |    1 |
| dpss_zcu102_rx_auto_pc_1              |    1 |
| dpss_zcu102_rx_auto_pc_0              |    1 |
| dpss_zcu102_rx_auto_ds_5              |    1 |
| dpss_zcu102_rx_auto_ds_4              |    1 |
| dpss_zcu102_rx_auto_ds_3              |    1 |
| dpss_zcu102_rx_auto_ds_2              |    1 |
| dpss_zcu102_rx_auto_ds_1              |    1 |
| dpss_zcu102_rx_auto_ds_0              |    1 |
| dpss_zcu102_rx_auto_cc_0              |    1 |
| dbg_hub                               |    1 |
| bd_6311_xbar_0                        |    1 |
| bd_6311_vb1_0                         |    1 |
| bd_6311_notof_0_0                     |    1 |
| bd_6311_iic_0                         |    1 |
| bd_6311_dp_0                          |    1 |
+---------------------------------------+------+


