
---------- Begin Simulation Statistics ----------
final_tick                                  269404500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 206392                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702944                       # Number of bytes of host memory used
host_op_rate                                   208871                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.48                       # Real time elapsed on the host
host_tick_rate                              555900776                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      100001                       # Number of instructions simulated
sim_ops                                        101221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000269                       # Number of seconds simulated
sim_ticks                                   269404500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.178380                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    5398                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 7086                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               494                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6651                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 20                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             129                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              109                       # Number of indirect misses.
system.cpu.branchPred.lookups                    7657                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     251                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           55                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      100001                       # Number of instructions committed
system.cpu.committedOps                        101221                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.388036                       # CPI: cycles per instruction
system.cpu.discardedOps                          1628                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              47493                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             40704                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            10901                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          406746                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.185596                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                           538809                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   50032     49.43%     49.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                     47      0.05%     49.47% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               17      0.02%     49.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.49% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.49% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.49% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.49% # Class of committed instruction
system.cpu.op_class_0::MemRead                  39972     39.49%     88.98% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 11153     11.02%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   101221                       # Class of committed instruction
system.cpu.tickCycles                          132063                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          744                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5891                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4604                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           28                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         9753                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             28                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    269404500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                280                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          740                       # Transaction distribution
system.membus.trans_dist::CleanEvict                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4867                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4867                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           280                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       753536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  753536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5147                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5147    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5147                       # Request fanout histogram
system.membus.respLayer1.occupancy           47707000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            13179000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    269404500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               300                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5320                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              37                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4868                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4867                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           227                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           73                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        14466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 14920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        29056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1218560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1247616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             772                       # Total snoops (count)
system.tol2bus.snoopTraffic                     94720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5940                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008081                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.089537                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5892     99.19%     99.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     48      0.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5940                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           14036500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          12351497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            567500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED    269404500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    5                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   12                       # number of demand (read+write) hits
system.l2.demand_hits::total                       17                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   5                       # number of overall hits
system.l2.overall_hits::.cpu.data                  12                       # number of overall hits
system.l2.overall_hits::total                      17                       # number of overall hits
system.l2.demand_misses::.cpu.inst                222                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4929                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5151                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               222                       # number of overall misses
system.l2.overall_misses::.cpu.data              4929                       # number of overall misses
system.l2.overall_misses::total                  5151                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     18711500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    413523500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        432235000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     18711500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    413523500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       432235000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              227                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4941                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5168                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             227                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4941                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5168                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.977974                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.997571                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996711                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.977974                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.997571                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996711                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 84286.036036                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83896.023534                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83912.832460                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84286.036036                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83896.023534                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83912.832460                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 740                       # number of writebacks
system.l2.writebacks::total                       740                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4926                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5148                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4926                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5148                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     16491500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    364068000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    380559500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     16491500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    364068000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    380559500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.977974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.996964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996130                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.977974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.996964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996130                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74286.036036                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73907.429963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73923.756799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74286.036036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73907.429963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73923.756799                       # average overall mshr miss latency
system.l2.replacements                            772                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         4580                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4580                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         4580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4580                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data            4868                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4868                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    408049500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     408049500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4868                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4868                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83822.822514                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83822.822514                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4868                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4868                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    359379500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    359379500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73824.876746                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73824.876746                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          222                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              222                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     18711500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     18711500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          227                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            227                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.977974                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977974                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84286.036036                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84286.036036                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          222                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          222                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     16491500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     16491500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.977974                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977974                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74286.036036                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74286.036036                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           61                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              61                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      5474000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5474000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           73                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            73                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.835616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.835616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89737.704918                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89737.704918                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           58                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           58                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4688500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4688500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.794521                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.794521                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80836.206897                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80836.206897                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    269404500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2432.003164                       # Cycle average of tags in use
system.l2.tags.total_refs                        9748                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5147                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.893919                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       203.672017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2228.331147                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.006216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.068003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.074219                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1764                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2437                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.133514                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     14899                       # Number of tag accesses
system.l2.tags.data_accesses                    14899                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    269404500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          28416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         630400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             658816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        28416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        94720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           94720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          740                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                740                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         105477080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2339975761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2445452841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    105477080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        105477080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      351590267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            351590267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      351590267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        105477080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2339975761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2797043108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      9850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000016776750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           90                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           90                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15984                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1359                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5147                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        740                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10294                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1480                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               96                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       4.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    119437000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   51470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               312449500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11602.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30352.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9557                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1347                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10294                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1480                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    898.302158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   808.748378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.098622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            2      0.24%      0.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           46      5.52%      5.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           33      3.96%      9.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           27      3.24%     12.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      1.80%     14.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      1.92%     16.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      1.92%     18.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      1.20%     19.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          669     80.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          834                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           90                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     114.244444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.250802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    931.176027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            89     98.89%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      1.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            90                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           90                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.088889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.079090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.611582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               88     97.78%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.11%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            90                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 658816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   92672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  658816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                94720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2445.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       343.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2445.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    351.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     269386000                       # Total gap between requests
system.mem_ctrls.avgGap                      45759.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        28416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       630400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        92672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 105477080.004231557250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2339975761.355136871338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 343988314.968755125999                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          444                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         9850                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1480                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13687000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    298762500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1180202250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30826.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30331.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    797433.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2820300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1495230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            36142680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            4008960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20897760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         85001250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         31871520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          182237700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        676.446385                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     79852000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      8840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    180712500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3163020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1669800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            37356480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            3549600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20897760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         86123580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         30926400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          183686640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        681.824691                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     77292750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      8840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    183271750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       269404500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    269404500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        17293                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            17293                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        17293                       # number of overall hits
system.cpu.icache.overall_hits::total           17293                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          227                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            227                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          227                       # number of overall misses
system.cpu.icache.overall_misses::total           227                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     19349500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     19349500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     19349500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     19349500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        17520                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17520                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17520                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17520                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012957                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012957                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012957                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012957                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85240.088106                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85240.088106                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85240.088106                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85240.088106                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          227                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          227                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          227                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          227                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     19122500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     19122500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     19122500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     19122500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012957                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012957                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012957                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012957                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84240.088106                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84240.088106                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84240.088106                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84240.088106                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        17293                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           17293                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          227                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           227                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     19349500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     19349500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012957                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012957                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85240.088106                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85240.088106                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          227                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          227                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     19122500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     19122500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012957                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012957                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84240.088106                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84240.088106                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    269404500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           214.763829                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17520                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               227                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             77.180617                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   214.763829                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.104865                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.104865                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          227                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.110840                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             70307                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            70307                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    269404500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    269404500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    269404500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        41459                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            41459                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        41481                       # number of overall hits
system.cpu.dcache.overall_hits::total           41481                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4966                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4966                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4977                       # number of overall misses
system.cpu.dcache.overall_misses::total          4977                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    428021500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    428021500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    428021500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    428021500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        46425                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        46425                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        46458                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        46458                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.106968                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.106968                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.107129                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.107129                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86190.394684                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86190.394684                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 85999.899538                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85999.899538                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4580                       # number of writebacks
system.cpu.dcache.writebacks::total              4580                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           31                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           31                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4935                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4935                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4941                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4941                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    420550500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    420550500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    421076000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    421076000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.106300                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.106300                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.106354                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.106354                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 85217.933131                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85217.933131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 85220.805505                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85220.805505                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4585                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        35256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           35256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           75                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            75                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5961500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5961500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        35331                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        35331                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002123                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002123                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79486.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79486.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           67                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5197500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5197500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001896                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001896                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77574.626866                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77574.626866                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6203                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6203                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4891                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4891                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    422060000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    422060000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        11094                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        11094                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.440869                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.440869                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86293.191576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86293.191576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4868                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4868                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    415353000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    415353000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.438796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.438796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85323.130649                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85323.130649                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           33                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           33                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       525500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       525500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.181818                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87583.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87583.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           10                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           10                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           10                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    269404500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           317.346867                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               46441                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4940                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.401012                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   317.346867                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.154955                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.154955                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.173340                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            190852                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           190852                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    269404500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    269404500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
