
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.048997                       # Number of seconds simulated
sim_ticks                                 48996884736                       # Number of ticks simulated
final_tick                                48996884736                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  49934                       # Simulator instruction rate (inst/s)
host_op_rate                                    91879                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               67843868                       # Simulator tick rate (ticks/s)
host_mem_usage                               33861096                       # Number of bytes of host memory used
host_seconds                                   722.20                       # Real time elapsed on the host
sim_insts                                    36062045                       # Number of instructions simulated
sim_ops                                      66355078                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          76416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       30426368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          75968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       30425920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          75072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       30425856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          76352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data       30426304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          122008256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        76416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        75968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        75072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        76352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        303808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    113296384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       113296384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            1194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          475412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          475405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            1173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          475404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            1193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data          475411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1906379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1770256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1770256                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           1559609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         620985766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1550466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         620976623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           1532179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         620975316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           1558303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         620984460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2490122722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      1559609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1550466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      1532179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      1558303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6200557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2312318112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2312318112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2312318112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          1559609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        620985766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1550466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        620976623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          1532179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        620975316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          1558303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        620984460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4802440834                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                 857212                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           857212                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             7781                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              756950                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  22428                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              1038                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         756950                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            535636                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses          221314                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         4463                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                    1539151                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                    4176593                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                          735                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                         7651                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                    1364423                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          306                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   60                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    48996884736                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                       147137793                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           1404939                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      10194961                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     857212                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            558064                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                    145613326                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  16492                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 183                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1182                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          106                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  1364203                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 2330                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples         147027989                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.126196                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.919881                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               143844398     97.83%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  254110      0.17%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  240378      0.16%     98.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  212481      0.14%     98.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  167418      0.11%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  238582      0.16%     98.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  572790      0.39%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   99944      0.07%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1397888      0.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           147027989                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.005826                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.069289                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  738656                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles            143915039                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   740086                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              1625962                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  8246                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              18454743                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                  8246                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 1342885                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles               64330322                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          5178                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  1738284                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             79603074                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              18418910                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                  108                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                360849                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                136093                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents              78725657                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           17887028                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             39756653                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        23654263                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups          4006113                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             17640668                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  246220                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               147                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           145                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 10233376                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             1528598                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4185828                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads            49411                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            2546                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  18355899                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               1386                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 18322580                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             2289                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         171846                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       230898                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           890                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    147027989                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.124620                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.646793                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          140033582     95.24%     95.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1377901      0.94%     96.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3188229      2.17%     98.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             764554      0.52%     98.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             594356      0.40%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             699534      0.48%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             250030      0.17%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              59139      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              60664      0.04%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      147027989                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  11656     42.77%     42.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     42.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     42.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  758      2.78%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     45.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   806      2.96%     48.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  762      2.80%     51.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead             6901     25.32%     76.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            6369     23.37%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass            20822      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             11566534     63.13%     63.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 115      0.00%     63.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  319      0.00%     63.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1013518      5.53%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              904341      4.94%     73.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3882196     21.19%     94.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         638137      3.48%     98.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        296598      1.62%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              18322580                       # Type of FU issued
system.cpu0.iq.rate                          0.124527                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      27252                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001487                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         178765640                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         16070140                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     15838572                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads            4937048                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes           2459351                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses      2438986                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              15852079                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                2476931                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          110264                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        24423                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          363                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        15819                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        19192                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         1818                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  8246                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  53516                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles             64201217                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           18357285                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              666                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              1528598                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             4185828                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               558                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  7203                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents             64132179                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           363                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          2734                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         7232                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                9966                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             18305315                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              1539098                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            17263                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     5715675                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  828676                       # Number of branches executed
system.cpu0.iew.exec_stores                   4176577                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.124409                       # Inst execution rate
system.cpu0.iew.wb_sent                      18280859                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     18277558                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  8775250                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 12235066                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.124221                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.717221                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts         172096                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            496                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             7936                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    147000908                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.123709                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.730652                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    140855243     95.82%     95.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       934053      0.64%     96.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3060741      2.08%     98.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       772821      0.53%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       371609      0.25%     99.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       146600      0.10%     99.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       128095      0.09%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        30655      0.02%     99.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       701091      0.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    147000908                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             9993930                       # Number of instructions committed
system.cpu0.commit.committedOps              18185317                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       5674164                       # Number of memory references committed
system.cpu0.commit.loads                      1504164                       # Number of loads committed
system.cpu0.commit.membars                        272                       # Number of memory barriers committed
system.cpu0.commit.branches                    821545                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                   2434436                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 16708018                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               19214                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        18228      0.10%      0.10% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        11480647     63.13%     63.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            100      0.00%     63.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             275      0.00%     63.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1011903      5.56%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         887279      4.88%     73.68% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3875185     21.31%     94.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       616885      3.39%     98.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       294815      1.62%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         18185317                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               701091                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   164657230                       # The number of ROB reads
system.cpu0.rob.rob_writes                   36742496                       # The number of ROB writes
system.cpu0.timesIdled                            658                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         109804                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    9993930                       # Number of Instructions Simulated
system.cpu0.committedOps                     18185317                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                             14.722716                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                       14.722716                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.067922                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.067922                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                23479573                       # number of integer regfile reads
system.cpu0.int_regfile_writes               11176277                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                  3990681                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 1998053                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  4305189                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 4567156                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                7676007                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    26                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements           541271                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.656541                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5018339                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           541783                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.262637                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           167166                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   511.656541                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.999329                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999329                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          397                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         45162231                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        45162231                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      1377042                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1377042                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      3641290                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3641290                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data      5018332                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5018332                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      5018332                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5018332                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        30508                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        30508                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       528716                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       528716                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data       559224                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        559224                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       559224                       # number of overall misses
system.cpu0.dcache.overall_misses::total       559224                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    298753614                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    298753614                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  46124611529                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  46124611529                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  46423365143                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  46423365143                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  46423365143                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  46423365143                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1407550                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1407550                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      4170006                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4170006                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      5577556                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5577556                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      5577556                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5577556                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.021675                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021675                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.126790                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.126790                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.100263                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.100263                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.100263                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.100263                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data  9792.631900                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9792.631900                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 87238.917546                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87238.917546                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 83013.899874                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83013.899874                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 83013.899874                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83013.899874                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         3813                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              567                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     6.724868                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks       536115                       # number of writebacks
system.cpu0.dcache.writebacks::total           536115                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        17434                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        17434                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        17434                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        17434                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        17434                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        17434                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        13074                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        13074                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       528716                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       528716                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       541790                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       541790                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       541790                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       541790                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    113450103                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    113450103                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  45772486673                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  45772486673                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  45885936776                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  45885936776                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  45885936776                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  45885936776                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.009288                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009288                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.126790                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.126790                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.097138                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.097138                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.097138                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.097138                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data  8677.535796                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  8677.535796                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 86572.917546                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86572.917546                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 84693.214670                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84693.214670                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 84693.214670                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84693.214670                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              863                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.798359                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1362488                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1375                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           990.900364                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.798359                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999606                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999606                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10915004                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10915004                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      1362488                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1362488                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1362488                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1362488                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1362488                       # number of overall hits
system.cpu0.icache.overall_hits::total        1362488                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         1715                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1715                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         1715                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1715                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         1715                       # number of overall misses
system.cpu0.icache.overall_misses::total         1715                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    105796762                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    105796762                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    105796762                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    105796762                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    105796762                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    105796762                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1364203                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1364203                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1364203                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1364203                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1364203                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1364203                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.001257                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001257                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.001257                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001257                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.001257                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001257                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 61689.074052                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61689.074052                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 61689.074052                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61689.074052                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 61689.074052                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61689.074052                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1086                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    32.909091                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks          863                       # number of writebacks
system.cpu0.icache.writebacks::total              863                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          335                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          335                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          335                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          335                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          335                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          335                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         1380                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1380                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         1380                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1380                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         1380                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1380                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     86473106                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     86473106                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     86473106                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     86473106                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     86473106                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     86473106                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.001012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.001012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.001012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001012                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 62661.671014                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62661.671014                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 62661.671014                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62661.671014                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 62661.671014                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62661.671014                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements          476576                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        4082.921082                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            604614                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          480672                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.257852                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks     0.733694                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst     5.927230                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  4076.260158                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.000179                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.001447                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.995181                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.996807                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          763                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3248                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         4821832                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        4821832                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks       536115                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       536115                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks          858                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          858                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data            7                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data        53211                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        53211                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst          181                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total          181                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data         9229                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total         9229                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst          181                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data        62440                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total          62621                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst          181                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data        62440                       # number of overall hits
system.cpu0.l2cache.overall_hits::total         62621                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data       475498                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       475498                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst         1194                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         1194                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data         3845                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         3845                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst         1194                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data       479343                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       480537                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst         1194                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data       479343                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       480537                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data  44936703981                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  44936703981                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     84528054                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     84528054                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data     71470458                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     71470458                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     84528054                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data  45008174439                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  45092702493                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     84528054                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data  45008174439                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  45092702493                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks       536115                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       536115                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks          858                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          858                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data       528709                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       528709                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst         1375                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total         1375                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data        13074                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total        13074                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst         1375                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data       541783                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       543158                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst         1375                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data       541783                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       543158                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.899357                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.899357                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.868364                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.868364                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.294095                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.294095                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.868364                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.884751                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.884709                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.868364                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.884751                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.884709                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 94504.506814                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 94504.506814                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 70794.015075                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 70794.015075                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 18587.895449                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 18587.895449                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 70794.015075                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 93895.549615                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 93838.148765                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 70794.015075                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 93895.549615                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 93838.148765                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks       475067                       # number of writebacks
system.cpu0.l2cache.writebacks::total          475067                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks            4                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total            4                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data       475498                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       475498                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst         1194                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         1194                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data         3845                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         3845                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst         1194                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data       479343                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       480537                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst         1194                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data       479343                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       480537                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data  43590986219                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  43590986219                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     81153031                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     81153031                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data     60587294                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     60587294                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     81153031                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data  43651573513                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  43732726544                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     81153031                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data  43651573513                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  43732726544                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.899357                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.899357                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.868364                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.868364                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.294095                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.294095                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.868364                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.884751                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.884709                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.868364                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.884751                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.884709                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 91674.383949                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 91674.383949                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 67967.362647                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 67967.362647                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 15757.423667                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 15757.423667                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 67967.362647                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 91065.423951                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 91008.031731                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 67967.362647                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 91065.423951                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 91008.031731                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests      1085304                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests       542136                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops         1203                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops         1203                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp        14454                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty      1011182                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean          863                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict         7187                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq       528709                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp       528709                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq         1380                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq        13074                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         3618                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      1624851                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total          1628469                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       143232                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     68985472                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total          69128704                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                     477103                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic             30404608                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples      1020268                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.001198                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.034587                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0           1019046     99.88%     99.88% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1              1222      0.12%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total       1020268                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy     719033580                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy      1378620                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy    541243548                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          1.1                       # Layer utilization (%)
system.cpu1.branchPred.lookups                 618736                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           618736                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             7332                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              507970                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   5625                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect              1041                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         507970                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            467234                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses           40736                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         4528                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                    1032986                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                    4005057                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                          607                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                         7631                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                    1124012                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          326                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   60                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON    48996884736                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                       147137793                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           1163178                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       7972418                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     618736                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            472859                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                    145855831                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  15638                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 206                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         1422                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          127                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  1123771                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 2275                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples         147028590                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.101540                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.823483                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               144439591     98.24%     98.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  218913      0.15%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  204083      0.14%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  158694      0.11%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  125733      0.09%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  207214      0.14%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  510751      0.35%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   86284      0.06%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1077327      0.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           147028590                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.004205                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.054183                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  581277                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles            144565028                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   428650                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1445816                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  7819                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts              14839488                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                  7819                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 1126356                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles               64669556                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          7853                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  1309098                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles             79907908                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              14806203                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                  116                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 10069                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                  3348                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents              79534726                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           14092614                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             30614723                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        20664412                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups           438917                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             13862473                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  230012                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               139                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           139                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  9360132                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1022169                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4013072                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            43373                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            2548                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  14748737                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               1331                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 14719091                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             2200                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         162128                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       215872                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           835                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples    147028590                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.100110                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.561415                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          141125165     95.98%     95.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1158356      0.79%     96.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2935468      2.00%     98.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             587734      0.40%     99.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             446774      0.30%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             583108      0.40%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             145457      0.10%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              21005      0.01%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              25523      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      147028590                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   4808     41.06%     41.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     41.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     41.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   65      0.56%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     41.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   842      7.19%     48.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  768      6.56%     55.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead             4729     40.38%     95.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             499      4.26%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass            20885      0.14%      0.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              9557616     64.93%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 110      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  317      0.00%     65.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              97009      0.66%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              863750      5.87%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3825286     25.99%     97.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead         172313      1.17%     98.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        181805      1.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              14719091                       # Type of FU issued
system.cpu1.iq.rate                          0.100036                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      11711                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.000796                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         175548531                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         14458907                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     14232045                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads             932151                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes            453649                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses       443216                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              14241180                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                 468737                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           93217                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        23114                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          367                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        13664                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        19204                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         1813                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  7819                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  26005                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles             64637602                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           14750068                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts              624                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1022169                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             4013072                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               538                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   220                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents             64577191                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           367                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          2748                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         6794                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                9542                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             14702437                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              1032943                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            16653                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     5037984                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  590828                       # Number of branches executed
system.cpu1.iew.exec_stores                   4005041                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.099923                       # Inst execution rate
system.cpu1.iew.wb_sent                      14678150                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     14675261                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  6037949                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  7206196                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      0.099738                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.837883                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts         162301                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            496                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             7509                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples    147002865                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.099235                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.622493                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    141680669     96.38%     96.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       732481      0.50%     96.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2970842      2.02%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       660837      0.45%     99.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       319415      0.22%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        86107      0.06%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        90231      0.06%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        16686      0.01%     99.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       445597      0.30%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    147002865                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             7789269                       # Number of instructions committed
system.cpu1.commit.committedOps              14587835                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       4998449                       # Number of memory references committed
system.cpu1.commit.loads                       999042                       # Number of loads committed
system.cpu1.commit.membars                        272                       # Number of memory barriers committed
system.cpu1.commit.branches                    583639                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                    440528                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 14463556                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                2258                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        18228      0.12%      0.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         9475344     64.95%     65.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            100      0.00%     65.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             275      0.00%     65.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         95439      0.65%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.74% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         846815      5.80%     71.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3818650     26.18%     97.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead       152227      1.04%     98.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       180757      1.24%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         14587835                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               445597                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   161307404                       # The number of ROB reads
system.cpu1.rob.rob_writes                   29526580                       # The number of ROB writes
system.cpu1.timesIdled                            653                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         109203                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                    7789269                       # Number of Instructions Simulated
system.cpu1.committedOps                     14587835                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                             18.889808                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                       18.889808                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.052939                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.052939                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                20502005                       # number of integer regfile reads
system.cpu1.int_regfile_writes                9802272                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                   432577                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  257839                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  3048993                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 3897290                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                6352351                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    26                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           537718                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.651766                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4369492                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           538230                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.118262                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           140193                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   511.651766                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.999320                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999320                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          425                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         39881478                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        39881478                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data       898787                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         898787                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      3470699                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3470699                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data      4369486                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4369486                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      4369486                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4369486                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        19708                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19708                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       528712                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       528712                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data       548420                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        548420                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       548420                       # number of overall misses
system.cpu1.dcache.overall_misses::total       548420                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    119992554                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    119992554                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  46541123601                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  46541123601                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  46661116155                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  46661116155                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  46661116155                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  46661116155                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       918495                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       918495                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      3999411                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3999411                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      4917906                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4917906                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      4917906                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4917906                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.021457                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021457                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.132197                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.132197                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.111515                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.111515                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.111515                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.111515                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  6088.520093                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  6088.520093                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 88027.363860                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88027.363860                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 85082.812726                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85082.812726                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 85082.812726                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85082.812726                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         3808                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              573                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     6.645724                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       535722                       # number of writebacks
system.cpu1.dcache.writebacks::total           535722                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        10182                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10182                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        10184                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10184                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        10184                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10184                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         9526                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9526                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       528710                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       528710                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       538236                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       538236                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       538236                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       538236                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     56658285                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     56658285                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  46188921489                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  46188921489                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  46245579774                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  46245579774                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  46245579774                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  46245579774                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.010371                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010371                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.132197                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.132197                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.109444                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.109444                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.109444                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.109444                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  5947.751942                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  5947.751942                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 87361.543169                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87361.543169                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 85920.636624                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85920.636624                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 85920.636624                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85920.636624                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              874                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.798180                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1122053                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1386                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           809.562049                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.798180                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999606                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999606                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8991550                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8991550                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      1122053                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1122053                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1122053                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1122053                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1122053                       # number of overall hits
system.cpu1.icache.overall_hits::total        1122053                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1717                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1717                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1717                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1717                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1717                       # number of overall misses
system.cpu1.icache.overall_misses::total         1717                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    101118776                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    101118776                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    101118776                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    101118776                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    101118776                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    101118776                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1123770                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1123770                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1123770                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1123770                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1123770                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1123770                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.001528                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001528                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.001528                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001528                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.001528                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001528                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 58892.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58892.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 58892.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58892.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 58892.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58892.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1386                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          874                       # number of writebacks
system.cpu1.icache.writebacks::total              874                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          327                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          327                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          327                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          327                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          327                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          327                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1390                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1390                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1390                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1390                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1390                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1390                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     84642270                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     84642270                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     84642270                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     84642270                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     84642270                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     84642270                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.001237                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001237                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.001237                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001237                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.001237                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001237                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 60893.719424                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60893.719424                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 60893.719424                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60893.719424                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 60893.719424                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60893.719424                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements          472979                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        4081.562675                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            601126                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          477075                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.260024                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks     0.129402                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst     6.260950                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  4075.172323                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.000032                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.001529                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.994915                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.996475                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1539                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2466                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         4789891                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        4789891                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks       535722                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       535722                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks          868                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          868                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data            6                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            6                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data        53209                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        53209                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst          199                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total          199                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data         9224                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total         9224                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst          199                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data        62433                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          62632                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst          199                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data        62433                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         62632                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data       475495                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       475495                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst         1187                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         1187                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data          302                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total          302                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst         1187                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data       475797                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       476984                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst         1187                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data       475797                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       476984                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data  45353154780                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  45353154780                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     82632285                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     82632285                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data     18232749                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     18232749                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     82632285                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data  45371387529                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  45454019814                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     82632285                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data  45371387529                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  45454019814                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks       535722                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       535722                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks          868                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          868                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data       528704                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       528704                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst         1386                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total         1386                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data         9526                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total         9526                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst         1386                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data       538230                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       539616                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst         1386                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data       538230                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       539616                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.899360                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.899360                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.856421                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.856421                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.031703                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.031703                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.856421                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.884003                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.883932                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.856421                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.884003                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.883932                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 95380.928885                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 95380.928885                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 69614.393429                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 69614.393429                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 60373.341060                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 60373.341060                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 69614.393429                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 95358.708712                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 95294.642617                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 69614.393429                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 95358.708712                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 95294.642617                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks       471678                       # number of writebacks
system.cpu1.l2cache.writebacks::total          471678                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data       475495                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       475495                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst         1187                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         1187                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data          302                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total          302                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst         1187                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data       475797                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       476984                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst         1187                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data       475797                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       476984                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data  44007514219                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  44007514219                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     79274106                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     79274106                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data     17375356                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total     17375356                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     79274106                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data  44024889575                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  44104163681                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     79274106                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data  44024889575                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  44104163681                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.899360                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.899360                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.856421                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.856421                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.031703                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.031703                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.856421                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.884003                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.883932                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.856421                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.884003                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.883932                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 92550.950523                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 92550.950523                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 66785.262005                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66785.262005                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 57534.291391                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57534.291391                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 66785.262005                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 92528.724593                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 92464.660620                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 66785.262005                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 92528.724593                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 92464.660620                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests      1078218                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests       538594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops         1070                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops         1070                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        10916                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty      1007400                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean          874                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict         3820                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq            6                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp            6                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq       528704                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp       528704                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq         1390                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq         9526                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         3650                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      1614190                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total          1617840                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side       144640                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     68732928                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total          68877568                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                     473506                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic             30187648                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples      1013128                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.001074                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.032753                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0           1012040     99.89%     99.89% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1              1088      0.11%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total       1013128                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy     716419530                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy      1388610                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy    537693768                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          1.1                       # Layer utilization (%)
system.cpu2.branchPred.lookups                 857175                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           857175                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             7631                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              757270                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                  22521                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect              1015                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         757270                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            535984                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses          221286                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         4411                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                    1540436                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                    4176974                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                          768                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                         7647                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                    1364855                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          432                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   60                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON    48996884736                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                       147137793                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           1404769                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      10198849                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     857175                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            558505                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                    145617011                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                  16460                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 368                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         1969                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          117                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  1364508                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 2250                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples         147032471                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.126227                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.919980                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               143847777     97.83%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  254251      0.17%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  240547      0.16%     98.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  212705      0.14%     98.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  167459      0.11%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  238685      0.16%     98.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  572903      0.39%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   99821      0.07%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 1398323      0.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           147032471                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.005826                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.069315                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  739411                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles            143917771                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   740782                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              1626277                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  8230                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts              18460163                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                  8230                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 1343735                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles               64136766                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          5342                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  1739171                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles             79799227                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              18424889                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                  112                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                361699                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                136564                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents              78920397                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           17894396                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             39774697                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        23658414                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups          4015925                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             17651058                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  243217                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts               134                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts           131                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                 10236062                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             1529734                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4185897                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads            49404                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            2523                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  18363416                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded               1320                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 18330893                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             2101                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         169411                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       227640                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           824                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples    147032471                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.124672                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.646958                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          140035469     95.24%     95.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            1378457      0.94%     96.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3188825      2.17%     98.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             764979      0.52%     98.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             594580      0.40%     99.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             700023      0.48%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             250287      0.17%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              59116      0.04%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              60735      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      147032471                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  11657     42.74%     42.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     42.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     42.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  751      2.75%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     45.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   798      2.93%     48.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  776      2.85%     51.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead             6904     25.31%     76.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            6388     23.42%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass            20809      0.11%      0.11% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11570754     63.12%     63.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 112      0.00%     63.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  325      0.00%     63.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            1016036      5.54%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              904272      4.93%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3882203     21.18%     94.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead         639480      3.49%     98.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        296902      1.62%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18330893                       # Type of FU issued
system.cpu2.iq.rate                          0.124583                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      27274                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.001488                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         178775460                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         16069542                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     15841620                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads            4948170                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes           2464962                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses      2444478                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              15854866                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                2482492                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          110304                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        24164                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          360                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores        15422                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        19201                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         1825                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  8230                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                  54794                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles             64005594                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           18364736                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts              554                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              1529734                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             4185897                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               533                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  7223                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents             63936520                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           360                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          2713                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         7147                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                9860                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             18313988                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              1540389                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            16903                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     5717345                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  829215                       # Number of branches executed
system.cpu2.iew.exec_stores                   4176956                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.124468                       # Inst execution rate
system.cpu2.iew.wb_sent                      18289522                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     18286098                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  8782295                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 12247914                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      0.124279                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.717044                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts         169650                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            496                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             7920                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples    147005681                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.123772                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.730926                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    140857855     95.82%     95.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       934532      0.64%     96.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3061001      2.08%     98.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       773167      0.53%     99.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       371645      0.25%     99.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       146740      0.10%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       128161      0.09%     99.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        30702      0.02%     99.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       701878      0.48%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    147005681                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            10000000                       # Number of instructions committed
system.cpu2.commit.committedOps              18195219                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       5676033                       # Number of memory references committed
system.cpu2.commit.loads                      1505566                       # Number of loads committed
system.cpu2.commit.membars                        272                       # Number of memory barriers committed
system.cpu2.commit.branches                    822195                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                   2439966                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 16714166                       # Number of committed integer instructions.
system.cpu2.commit.function_calls               19260                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass        18228      0.10%      0.10% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        11486137     63.13%     63.23% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            100      0.00%     63.23% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             275      0.00%     63.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       1014446      5.58%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.80% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         887389      4.88%     73.68% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3875337     21.30%     94.98% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead       618177      3.40%     98.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       295130      1.62%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         18195219                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               701878                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   164668672                       # The number of ROB reads
system.cpu2.rob.rob_writes                   36757070                       # The number of ROB writes
system.cpu2.timesIdled                            651                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                         105322                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                   10000000                       # Number of Instructions Simulated
system.cpu2.committedOps                     18195219                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                             14.713779                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                       14.713779                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.067964                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.067964                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                23486757                       # number of integer regfile reads
system.cpu2.int_regfile_writes               11178947                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                  4000465                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 2002868                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  4308836                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 4568982                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                7679023                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    26                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements           541268                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.655309                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5019984                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           541780                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.265724                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           162171                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   511.655309                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.999327                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999327                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          397                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         45175516                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        45175516                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      1378212                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1378212                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      3641766                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3641766                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data      5019978                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5019978                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      5019978                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5019978                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        30536                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        30536                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       528703                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       528703                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data       559239                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        559239                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       559239                       # number of overall misses
system.cpu2.dcache.overall_misses::total       559239                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    304561467                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    304561467                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data  46124830977                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  46124830977                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  46429392444                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  46429392444                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  46429392444                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  46429392444                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1408748                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1408748                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      4170469                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4170469                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      5579217                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5579217                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      5579217                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5579217                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.021676                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021676                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.126773                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.126773                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.100236                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.100236                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.100236                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.100236                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data  9973.849456                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9973.849456                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 87241.477686                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 87241.477686                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 83022.450945                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83022.450945                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 83022.450945                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83022.450945                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         5182                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              571                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     9.075306                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks       536101                       # number of writebacks
system.cpu2.dcache.writebacks::total           536101                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        17450                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        17450                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        17453                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        17453                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        17453                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        17453                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        13086                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        13086                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       528700                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       528700                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       541786                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       541786                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       541786                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       541786                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    115720830                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    115720830                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data  45772658169                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  45772658169                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  45888378999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  45888378999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  45888378999                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  45888378999                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.009289                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.009289                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.126772                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.126772                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.097108                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.097108                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.097108                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.097108                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  8843.101788                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  8843.101788                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 86575.861867                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 86575.861867                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 84698.347685                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84698.347685                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 84698.347685                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84698.347685                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements              836                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.796601                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1362815                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1348                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1010.990356                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.796601                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.999603                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999603                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          444                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10917399                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10917399                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst      1362815                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1362815                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1362815                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1362815                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1362815                       # number of overall hits
system.cpu2.icache.overall_hits::total        1362815                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1691                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1691                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1691                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1691                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1691                       # number of overall misses
system.cpu2.icache.overall_misses::total         1691                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     98529372                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     98529372                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     98529372                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     98529372                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     98529372                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     98529372                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1364506                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1364506                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1364506                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1364506                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1364506                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1364506                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.001239                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001239                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.001239                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001239                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.001239                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001239                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 58266.926079                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 58266.926079                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 58266.926079                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 58266.926079                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 58266.926079                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 58266.926079                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1054                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               27                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    39.037037                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks          836                       # number of writebacks
system.cpu2.icache.writebacks::total              836                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          340                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          340                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          340                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          340                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          340                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          340                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         1351                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1351                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         1351                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1351                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         1351                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1351                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     82020231                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     82020231                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     82020231                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     82020231                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     82020231                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     82020231                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000990                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000990                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000990                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000990                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000990                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000990                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 60710.755736                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 60710.755736                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 60710.755736                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 60710.755736                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 60710.755736                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 60710.755736                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements          476524                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        4083.011244                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs            604605                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          480620                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.257969                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks     0.576448                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst     6.908267                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  4075.526530                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.000141                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.001687                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.995002                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.996829                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          763                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         3248                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses         4821536                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses        4821536                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks       536101                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       536101                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks          831                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          831                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data            6                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            6                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data        53199                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        53199                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst          175                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total          175                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data         9227                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total         9227                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst          175                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data        62426                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total          62601                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst          175                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data        62426                       # number of overall hits
system.cpu2.l2cache.overall_hits::total         62601                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data       475495                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       475495                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst         1173                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         1173                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data         3859                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total         3859                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst         1173                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data       479354                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       480527                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst         1173                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data       479354                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       480527                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data  44936933418                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  44936933418                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     80125128                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     80125128                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data     73736190                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total     73736190                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     80125128                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data  45010669608                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  45090794736                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     80125128                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data  45010669608                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  45090794736                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks       536101                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       536101                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks          831                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          831                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data       528694                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       528694                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst         1348                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total         1348                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data        13086                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total        13086                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst         1348                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data       541780                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       543128                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst         1348                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data       541780                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       543128                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.899377                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.899377                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.870178                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.870178                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.294895                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.294895                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.870178                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.884776                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.884740                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.870178                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.884776                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.884740                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 94505.585586                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 94505.585586                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 68307.867008                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 68307.867008                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 19107.590049                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 19107.590049                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 68307.867008                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 93898.600216                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 93836.131447                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 68307.867008                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 93898.600216                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 93836.131447                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks       475097                       # number of writebacks
system.cpu2.l2cache.writebacks::total          475097                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks            4                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total            4                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data       475495                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       475495                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst         1173                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         1173                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data         3859                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total         3859                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst         1173                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data       479354                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       480527                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst         1173                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data       479354                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       480527                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data  43591252754                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  43591252754                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     76808525                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     76808525                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data     62814271                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total     62814271                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     76808525                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data  43654067025                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  43730875550                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     76808525                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data  43654067025                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  43730875550                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.899377                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.899377                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.870178                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.870178                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.294895                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.294895                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.870178                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.884776                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.884740                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.870178                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.884776                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.884740                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 91675.522885                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 91675.522885                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 65480.413470                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65480.413470                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 16277.344131                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 16277.344131                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 65480.413470                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 91068.536040                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 91006.073644                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 65480.413470                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 91068.536040                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 91006.073644                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests      1085241                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests       542107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops         1143                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops         1143                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp        14437                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty      1011198                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean          836                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict         7123                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq            6                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp            6                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq       528694                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp       528694                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq         1351                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq        13086                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         3535                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      1624840                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total          1628375                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side       139776                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side     68984384                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total          69124160                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                     477056                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic             30406400                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples      1020190                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.001135                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.033672                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0           1019032     99.89%     99.89% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1              1158      0.11%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total       1020190                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy     718985295                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy      1349649                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy    541240218                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          1.1                       # Layer utilization (%)
system.cpu3.branchPred.lookups                 670043                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           670043                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             7184                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              553921                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                   9153                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect              1026                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         553921                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            482527                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses           71394                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         4358                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                    1144994                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                    4042953                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                          589                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                         7656                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                    1176697                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          310                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   60                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON    48996884736                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                       147137793                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           1216279                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       8458856                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     670043                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            491680                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                    145798707                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                  15320                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                 193                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         1353                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  1176471                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 2252                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples         147024265                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.106923                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.845423                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               144304290     98.15%     98.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  227310      0.15%     98.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  211853      0.14%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  170568      0.12%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  136200      0.09%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  213864      0.15%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  523941      0.36%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   90127      0.06%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 1146112      0.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           147024265                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.004554                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.057489                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  615786                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles            144418580                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   496320                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              1485919                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  7660                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts              15631785                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                  7660                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 1173592                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles               65014020                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          7378                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  1403550                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles             79418065                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              15599515                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                  108                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 87936                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 32775                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents              78933259                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           14925220                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             32623725                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        21315207                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups          1231514                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps             14701479                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                  223639                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts               141                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts           141                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  9550517                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             1133678                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            4051035                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads            44760                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            2530                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  15543326                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded               1318                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 15515144                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             2175                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined         157846                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       210287                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           822                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples    147024265                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.105528                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.581401                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          140878674     95.82%     95.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1207887      0.82%     96.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2991660      2.03%     98.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             627150      0.43%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             479024      0.33%     99.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             608706      0.41%     99.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             168383      0.11%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              29685      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              33096      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      147024265                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   6321     41.81%     41.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     41.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     41.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  223      1.47%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     43.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   808      5.34%     48.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  747      4.94%     53.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead             5218     34.51%     88.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            1802     11.92%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass            20811      0.13%      0.13% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10000394     64.46%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 109      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  311      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd             300603      1.94%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              872304      5.62%     72.15% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3837632     24.73%     96.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead         275730      1.78%     98.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        207250      1.34%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              15515144                       # Type of FU issued
system.cpu3.iq.rate                          0.105446                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      15119                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.000974                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         176250231                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         14803587                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     14585351                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads            1821611                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes            899259                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses       886490                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              14594708                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                 914744                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads           96986                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        22453                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          363                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores        13745                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        19200                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         1814                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  7660                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                  32021                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles             64960210                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           15544644                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts              717                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              1133678                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             4051035                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               531                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  1776                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents             64897921                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           363                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          2723                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect         6589                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                9312                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             15498947                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              1144952                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            16192                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     5187893                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  643346                       # Number of branches executed
system.cpu3.iew.exec_stores                   4042941                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.105336                       # Inst execution rate
system.cpu3.iew.wb_sent                      15474745                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     15471841                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  6642304                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  8318792                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      0.105152                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.798470                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts         158028                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            496                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             7348                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples    146999238                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.104672                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.648093                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    141493394     96.25%     96.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       777799      0.53%     96.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2990954      2.03%     98.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       685709      0.47%     99.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       331345      0.23%     99.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        99408      0.07%     99.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        98797      0.07%     99.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        19985      0.01%     99.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       501847      0.34%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    146999238                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             8278846                       # Number of instructions committed
system.cpu3.commit.committedOps              15386707                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       5148498                       # Number of memory references committed
system.cpu3.commit.loads                      1111209                       # Number of loads committed
system.cpu3.commit.membars                        272                       # Number of memory barriers committed
system.cpu3.commit.branches                    636467                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                    883309                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 14961966                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                6024                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass        18228      0.12%      0.12% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9920649     64.48%     64.59% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            100      0.00%     64.59% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             275      0.00%     64.60% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd        298957      1.94%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.54% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         855799      5.56%     72.10% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3831204     24.90%     97.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead       255410      1.66%     98.66% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       206085      1.34%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         15386707                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               501847                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   162042126                       # The number of ROB reads
system.cpu3.rob.rob_writes                   31115041                       # The number of ROB writes
system.cpu3.timesIdled                            667                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                         113528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                    8278846                       # Number of Instructions Simulated
system.cpu3.committedOps                     15386707                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                             17.772742                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                       17.772742                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.056266                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.056266                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                21159037                       # number of integer regfile reads
system.cpu3.int_regfile_writes               10104484                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                  1223004                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                  644366                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  3327507                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 4045362                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                6644794                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    26                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements           538492                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          511.642293                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            4513258                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           539004                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.373329                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           135198                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   511.642293                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.999301                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999301                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          397                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         41051516                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        41051516                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      1004661                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1004661                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      3508593                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3508593                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data      4513254                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4513254                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      4513254                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4513254                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        22108                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        22108                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       528702                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       528702                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data       550810                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        550810                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       550810                       # number of overall misses
system.cpu3.dcache.overall_misses::total       550810                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    165925908                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    165925908                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data  46447577574                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  46447577574                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  46613503482                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  46613503482                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  46613503482                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  46613503482                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1026769                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1026769                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      4037295                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4037295                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      5064064                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5064064                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      5064064                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5064064                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.021532                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021532                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.130955                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.130955                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.108768                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.108768                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.108768                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.108768                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data  7505.242808                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  7505.242808                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 87852.093569                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87852.093569                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 84627.191739                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84627.191739                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 84627.191739                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84627.191739                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         3868                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              570                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     6.785965                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks       536102                       # number of writebacks
system.cpu3.dcache.writebacks::total           536102                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        11799                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        11799                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        11802                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        11802                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        11802                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        11802                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        10309                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        10309                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data       528699                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       528699                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       539008                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       539008                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       539008                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       539008                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     70366230                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     70366230                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data  46095374796                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  46095374796                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data  46165741026                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  46165741026                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data  46165741026                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  46165741026                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.010040                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010040                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.130954                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.130954                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.106438                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.106438                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.106438                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.106438                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  6825.708604                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  6825.708604                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 87186.423269                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 87186.423269                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 85649.454231                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85649.454231                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 85649.454231                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85649.454231                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements              868                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.790890                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1174744                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1380                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           851.263768                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   511.790890                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.999592                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999592                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          444                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          9413150                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         9413150                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst      1174744                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1174744                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      1174744                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1174744                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      1174744                       # number of overall hits
system.cpu3.icache.overall_hits::total        1174744                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1727                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1727                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1727                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1727                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1727                       # number of overall misses
system.cpu3.icache.overall_misses::total         1727                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    107616607                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    107616607                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    107616607                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    107616607                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    107616607                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    107616607                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      1176471                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1176471                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      1176471                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1176471                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      1176471                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1176471                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.001468                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001468                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.001468                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001468                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.001468                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001468                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 62314.190504                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62314.190504                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 62314.190504                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62314.190504                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 62314.190504                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62314.190504                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          928                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    40.347826                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks          868                       # number of writebacks
system.cpu3.icache.writebacks::total              868                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          345                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          345                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          345                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          345                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          345                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          345                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         1382                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1382                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         1382                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1382                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         1382                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1382                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     86709202                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     86709202                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     86709202                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     86709202                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     86709202                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     86709202                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.001175                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001175                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.001175                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001175                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.001175                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001175                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 62741.824891                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62741.824891                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 62741.824891                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62741.824891                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 62741.824891                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62741.824891                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements          473759                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        4083.126010                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            601877                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          477855                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.259539                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks     0.194715                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst     6.608537                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  4076.322758                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.000048                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.001613                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.995196                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.996857                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          767                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         3243                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         4796811                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        4796811                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks       536102                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       536102                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks          863                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          863                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data            4                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            4                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data        53198                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        53198                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst          187                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total          187                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data         9220                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total         9220                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst          187                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data        62418                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          62605                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst          187                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data        62418                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         62605                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data       475497                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       475497                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst         1193                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         1193                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data         1089                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         1089                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst         1193                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data       476586                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       477779                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst         1193                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data       476586                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       477779                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data  45259664697                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  45259664697                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     84747168                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     84747168                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data     31170132                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     31170132                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     84747168                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data  45290834829                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  45375581997                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     84747168                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data  45290834829                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  45375581997                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks       536102                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       536102                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks          863                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          863                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data       528695                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       528695                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst         1380                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total         1380                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data        10309                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        10309                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst         1380                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data       539004                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       540384                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst         1380                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data       539004                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       540384                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.899379                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.899379                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.864493                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.864493                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.105636                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.105636                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.864493                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.884198                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.884147                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.864493                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.884198                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.884147                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 95183.912195                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 95183.912195                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 71037.022632                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 71037.022632                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 28622.710744                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 28622.710744                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 71037.022632                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 95031.819711                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 94971.905414                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 71037.022632                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 95031.819711                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 94971.905414                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks       472469                       # number of writebacks
system.cpu3.l2cache.writebacks::total          472469                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks            7                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total            7                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data       475497                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       475497                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst         1193                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         1193                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data         1089                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         1089                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst         1193                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data       476586                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       477779                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst         1193                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data       476586                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       477779                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data  43914030997                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  43914030997                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     81372591                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     81372591                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data     28088954                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total     28088954                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     81372591                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data  43942119951                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  44023492542                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     81372591                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data  43942119951                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  44023492542                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.899379                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.899379                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.864493                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.864493                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.105636                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.105636                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.864493                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.884198                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.884147                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.864493                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.884198                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.884147                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 92353.960166                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 92353.960166                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 68208.374686                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 68208.374686                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 25793.346189                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 25793.346189                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 68208.374686                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 92201.869025                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 92141.957981                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 68208.374686                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 92201.869025                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 92141.957981                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests      1079750                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests       539362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops         1054                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops         1054                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp        11691                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty      1008571                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean          868                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict         4201                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq            4                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp            4                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq       528695                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp       528695                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq         1382                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq        10309                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         3630                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      1616508                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total          1620138                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side       143872                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side     68806784                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total          68950656                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                     474282                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic             30238144                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples      1014670                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.001052                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.032411                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0           1013603     99.89%     99.89% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1              1067      0.11%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total       1014670                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy     717178770                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy      1380618                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy    538466328                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          1.1                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                   1775334                       # number of replacements
system.l3.tags.tagsinuse                 127383.851118                       # Cycle average of tags in use
system.l3.tags.total_refs                     1906767                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1906406                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.000189                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.879166                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.inst        62.420426                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data     28940.539476                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst        64.780494                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data     31502.384949                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst        61.042852                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data     32937.154927                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst        67.439078                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data     33747.209750                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000007                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.inst        0.000476                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.220799                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.000494                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.240344                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.000466                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.251291                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.000515                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.257471                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.971862                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1185                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        30915                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        98969                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  62919254                       # Number of tag accesses
system.l3.tags.data_accesses                 62919254                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1894311                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1894311                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu0.data               294                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data               294                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data               293                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data               296                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  1177                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.data          3637                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data            98                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data          3657                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data           879                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              8271                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.data                 3931                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                  392                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                 3950                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                 1175                       # number of demand (read+write) hits
system.l3.demand_hits::total                     9448                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.data                3931                       # number of overall hits
system.l3.overall_hits::cpu1.data                 392                       # number of overall hits
system.l3.overall_hits::cpu2.data                3950                       # number of overall hits
system.l3.overall_hits::cpu3.data                1175                       # number of overall hits
system.l3.overall_hits::total                    9448                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data          475204                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data          475201                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data          475202                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data          475201                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             1900808                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         1194                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data          208                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst         1187                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data          204                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst         1173                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data          202                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst         1193                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data          210                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            5571                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               1194                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data             475412                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst               1187                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data             475405                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst               1173                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data             475404                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst               1193                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data             475411                       # number of demand (read+write) misses
system.l3.demand_misses::total                1906379                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              1194                       # number of overall misses
system.l3.overall_misses::cpu0.data            475412                       # number of overall misses
system.l3.overall_misses::cpu1.inst              1187                       # number of overall misses
system.l3.overall_misses::cpu1.data            475405                       # number of overall misses
system.l3.overall_misses::cpu2.inst              1173                       # number of overall misses
system.l3.overall_misses::cpu2.data            475404                       # number of overall misses
system.l3.overall_misses::cpu3.inst              1193                       # number of overall misses
system.l3.overall_misses::cpu3.data            475411                       # number of overall misses
system.l3.overall_misses::total               1906379                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data  41122955720                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data  41582525349                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data  41122124714                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data  41478967025                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  165306572808                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     75915248                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data     14388535                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     74112491                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data     15216676                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     71651591                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data     16365510                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     76146577                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data     16160558                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    359957186                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     75915248                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data  41137344255                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     74112491                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data  41597742025                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     71651591                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data  41138490224                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     76146577                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data  41495127583                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     165666529994                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     75915248                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data  41137344255                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     74112491                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data  41597742025                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     71651591                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data  41138490224                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     76146577                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data  41495127583                       # number of overall miss cycles
system.l3.overall_miss_latency::total    165666529994                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1894311                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1894311                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data        475498                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data        475495                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data        475495                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data        475497                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           1901985                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         1194                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data         3845                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst         1187                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data          302                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst         1173                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data         3859                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst         1193                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data         1089                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         13842                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             1194                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data           479343                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst             1187                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data           475797                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst             1173                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data           479354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst             1193                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data           476586                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1915827                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            1194                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data          479343                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst            1187                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data          475797                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst            1173                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data          479354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst            1193                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data          476586                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1915827                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.999382                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.999382                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.999384                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.999377                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999381                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.054096                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.675497                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.052345                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.192837                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.402471                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.991799                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.999176                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.991760                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.997535                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.995068                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.991799                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.999176                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.991760                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.997535                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.995068                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 86537.478052                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 87505.130143                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 86536.093522                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 87287.204835                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86966.475735                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 63580.609715                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 69175.649038                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 62436.807919                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 74591.549020                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 61084.050298                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 81017.376238                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 63827.809723                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 76955.038095                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 64612.670257                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 63580.609715                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 86529.881987                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 62436.807919                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 87499.588824                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 61084.050298                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 86533.748610                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 63827.809723                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 87282.640879                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 86901.151342                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 63580.609715                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 86529.881987                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 62436.807919                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 87499.588824                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 61084.050298                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 86533.748610                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 63827.809723                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 87282.640879                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 86901.151342                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks              1770256                       # number of writebacks
system.l3.writebacks::total                   1770256                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          130                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           130                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu0.data       475204                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data       475201                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data       475202                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data       475201                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        1900808                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         1194                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data          208                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst         1187                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data          204                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst         1173                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data          202                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst         1193                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data          210                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         5571                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          1194                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data        475412                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst          1187                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data        475405                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst          1173                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data        475404                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst          1193                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data        475411                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1906379                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         1194                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data       475412                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst         1187                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data       475405                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst         1173                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data       475404                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst         1193                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data       475411                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1906379                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data  37879181093                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data  38338784193                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data  37878398595                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data  38235273366                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total 152331637247                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     67770769                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data     12968638                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     66010884                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data     13820360                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     63648619                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data     14986637                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     68007215                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data     14725691                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    321938813                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     67770769                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data  37892149731                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     66010884                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data  38352604553                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     63648619                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data  37893385232                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     68007215                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data  38249999057                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 152653576060                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     67770769                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data  37892149731                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     66010884                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data  38352604553                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     63648619                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data  37893385232                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     68007215                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data  38249999057                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 152653576060                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.999382                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.999382                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.999384                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.999377                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999381                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.054096                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.675497                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.052345                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.192837                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.402471                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.991799                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.999176                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.991760                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.997535                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.995068                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.991799                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.999176                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.991760                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.997535                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.995068                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 79711.410453                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 80679.089886                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 79710.099274                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 80461.264530                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 80140.465132                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 56759.438023                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 62349.221154                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 55611.528222                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 67746.862745                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 54261.397272                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 74191.272277                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 57005.209556                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 70122.338095                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 57788.334769                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 56759.438023                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 79703.814231                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 55611.528222                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 80673.540566                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 54261.397272                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 79707.754314                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 57005.209556                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 80456.697588                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 80075.145635                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 56759.438023                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 79703.814231                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 55611.528222                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 80673.540566                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 54261.397272                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 79707.754314                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 57005.209556                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 80456.697588                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 80075.145635                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       3679748                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1773369                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5571                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1770256                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3113                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1900808                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1900808                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5571                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      5586127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      5586127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5586127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    235304640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    235304640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               235304640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1906379                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1906379    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1906379                       # Request fanout histogram
system.membus.reqLayer8.occupancy         11407767081                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              23.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10073378146                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.6                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      3813303                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      1897476                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           2095                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         2095                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  48996884736                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             13842                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      3664567                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            8243                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          1901985                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         1901985                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        13842                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side      1436975                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side      1426403                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side      1436960                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side      1428792                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total               5729130                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side     61158656                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side     60714368                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side     61159936                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side     60815872                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total              243848832                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1775334                       # Total snoops (count)
system.tol3bus.snoopTraffic                 113296384                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3691161                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000568                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.023817                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3689066     99.94%     99.94% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   2095      0.06%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3691161                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         8255468935                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             16.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1525753494                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy        1513992033                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy        1525751279                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             3.1                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy        1516678252                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             3.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
