{:input (genetic.crossover/dumb-crossover 1650746827 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))) (genetic.mutation/change-constant-value 1012894685 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_5_7_:missing , wire1_13, \\wire:missing_edge , wire22_39);\n  wire \\:missing_edge ;\n  input \\wire0_5_7_:missing ;\n  wire \\wire0_5_7_:missing ;\n  wire \\wire11_:missing ;\n  wire wire16;\n  wire wire17;\n  output wire1_13;\n  wire wire1_13;\n  output wire22_39;\n  wire wire22_39;\n  wire \\wire23_37_41_:missing ;\n  wire wire25_13;\n  wire wire26_13;\n  wire wire27_42;\n  wire wire28_13;\n  wire wire28_34;\n  wire \\wire29_36_:missing ;\n  wire \\wire29_:missing ;\n  wire \\wire2_:missing_16 ;\n  wire wire30_31;\n  wire \\wire31_:missing ;\n  wire \\wire33_:missing ;\n  wire \\wire33_:missing_35_43 ;\n  wire wire34_36_27;\n  wire wire35_36;\n  wire wire37_13;\n  wire wire37_14;\n  wire \\wire37_30_:missing ;\n  wire \\wire37_31_:missing ;\n  wire \\wire37_38_:missing_43 ;\n  wire wire37_39;\n  wire wire37_4_6_7;\n  wire \\wire37_4_6_:missing ;\n  wire wire37_8;\n  wire \\wire37_:missing_17_18 ;\n  wire wire38;\n  wire wire3_13;\n  wire wire40_13;\n  wire wire41;\n  wire wire42_44;\n  wire wire4_5;\n  wire wire5_12;\n  wire \\wire8_:missing ;\n  wire wire9_10_11_12;\n  wire wire9_10_11_13;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_13_20 ;\n  wire \\wire:missing_13_44 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_27 ;\n  wire \\wire:missing_7 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire3_13;\n  assign wire17 = 2'hx >> \\wire37_:missing_17_18 ;\n  assign \\wire:missing_edge  = 2'h1 >> wire25_13;\n  assign wire4_5 = 4'h6 >> { \\wire37_4_6_:missing , wire37_4_6_7 };\n  assign \\wire:missing_edge  = 2'h1 >> wire26_13;\n  assign \\wire:missing_27  = 2'h1 >> wire27_42;\n  assign wire28_34 = 2'h1 >> wire28_13;\n  assign \\wire29_:missing  = 2'h1 >> \\wire29_36_:missing ;\n  assign wire30_31 = 4'h6 >> { \\wire37_30_:missing , \\wire37_30_:missing  };\n  assign \\wire31_:missing  = 4'h6 >> { \\wire37_31_:missing , wire30_31 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire33_:missing  = 4'h6 >> { \\wire33_:missing_35_43 , \\wire33_:missing_35_43  };\n  assign \\wire:missing_edge  = 4'h6 >> { wire28_34, wire34_36_27 };\n  assign wire35_36 = 4'h8 >> { \\wire33_:missing_35_43 , \\wire33_:missing_35_43  };\n  assign wire5_12 = 4'h6 >> { \\wire0_5_7_:missing , wire4_5 };\n  assign \\wire29_36_:missing  = 4'h8 >> { wire34_36_27, wire35_36 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire37_4_6_:missing , wire37_4_6_7 };\n  assign \\wire:missing_7  = 4'h8 >> { \\wire0_5_7_:missing , wire37_4_6_7 };\n  assign \\wire8_:missing  = 4'h8 >> { wire37_8, \\wire:missing_edge  };\n  assign \\wire9_:missing  = 4'h6 >> { wire9_10_11_13, wire9_10_11_12 };\n  assign \\wire:missing_10  = 4'h8 >> { wire9_10_11_13, wire9_10_11_12 };\n  assign \\wire11_:missing  = 4'h8 >> { wire9_10_11_13, wire9_10_11_12 };\n  assign \\wire2_:missing_16  = 1'h0;\n  assign \\wire23_37_41_:missing  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire42_44 = \\wire:missing_13_44 ;\n  assign \\wire33_:missing_35_43  = \\wire37_38_:missing_43 ;\n  assign wire27_42 = wire42_44;\n  assign wire41 = \\wire23_37_41_:missing ;\n  assign \\wire:missing_edge  = wire40_13;\n  assign wire22_39 = wire37_39;\n  assign wire38 = \\wire37_38_:missing_43 ;\n  assign wire37_4_6_7 = \\wire23_37_41_:missing ;\n  assign \\wire:missing_edge  = \\wire:missing_13_20 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire37_:missing_17_18 ;\n  assign wire16 = \\wire2_:missing_16 ;\n  assign \\wire:missing_15  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire37_14;\n  assign wire1_13 = wire37_13;\n  assign wire9_10_11_12 = wire5_12;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/7D02AB22.v:3.1-100.10\" *)\nmodule postsynth(\\wire0_5_7_:missing , wire1_13, \\wire:missing_edge , wire22_39);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7D02AB22.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7D02AB22.v:5.9-5.28\" *)\n  input \\wire0_5_7_:missing ;\n  wire \\wire0_5_7_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7D02AB22.v:8.8-8.14\" *)\n  wire wire16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7D02AB22.v:9.8-9.14\" *)\n  wire wire17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7D02AB22.v:10.10-10.18\" *)\n  output wire1_13;\n  wire wire1_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7D02AB22.v:12.10-12.19\" *)\n  output wire22_39;\n  wire wire22_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7D02AB22.v:14.8-14.30\" *)\n  wire \\wire23_37_41_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7D02AB22.v:22.8-22.26\" *)\n  wire \\wire2_:missing_16 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7D02AB22.v:29.8-29.17\" *)\n  wire wire37_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7D02AB22.v:30.8-30.17\" *)\n  wire wire37_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7D02AB22.v:34.8-34.17\" *)\n  wire wire37_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7D02AB22.v:35.8-35.20\" *)\n  wire wire37_4_6_7;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7D02AB22.v:38.8-38.30\" *)\n  wire \\wire37_:missing_17_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7D02AB22.v:41.8-41.17\" *)\n  wire wire40_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7D02AB22.v:42.8-42.14\" *)\n  wire wire41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7D02AB22.v:51.8-51.27\" *)\n  wire \\wire:missing_13_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7D02AB22.v:53.8-53.24\" *)\n  wire \\wire:missing_15 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7D02AB22.v:56.10-56.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire16 = 1'h0;\n  assign wire17 = 1'hx;\n  assign wire1_13 = 1'hx;\n  assign wire22_39 = 1'hx;\n  assign \\wire23_37_41_:missing  = 1'h0;\n  assign \\wire2_:missing_16  = 1'h0;\n  assign wire37_13 = 1'hx;\n  assign wire37_14 = 1'h1;\n  assign wire37_39 = 1'hx;\n  assign wire37_4_6_7 = 1'h0;\n  assign \\wire37_:missing_17_18  = 1'h1;\n  assign wire40_13 = 1'h1;\n  assign wire41 = 1'h0;\n  assign \\wire:missing_13_20  = 1'h1;\n  assign \\wire:missing_15  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  2:13:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je/src/top.v'.\nSBY  2:13:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] Copy '/tmp/fuzzmount2DDF5D8C/7D02AB22.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je/src/7D02AB22.v'.\nSBY  2:13:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] Copy '/tmp/fuzzmount2DDF5D8C/7D02AB22.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je/src/7D02AB22.post.v'.\nSBY  2:13:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] engine_0: abc pdr\nSBY  2:13:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:13:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/7D02AB22.v:74$39_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/7D02AB22.v:74$39.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:13:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/7D02AB22.v:70$35_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/7D02AB22.v:70$35.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:13:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/7D02AB22.v:62$27_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/7D02AB22.v:62$27.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:13:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/7D02AB22.v:60$25_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/7D02AB22.v:60$25.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:13:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/7D02AB22.v:58$23_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/7D02AB22.v:58$23.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:13:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] base: Warning: Wire presynth.\\wire22_39 is used but has no driver.\nSBY  2:13:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] base: Warning: Wire presynth.\\wire1_13 is used but has no driver.\nSBY  2:13:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] base: finished (returncode=0)\nSBY  2:13:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:13:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] aig: Warning: Wire presynth.\\wire22_39 is used but has no driver.\nSBY  2:13:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] aig: Warning: Wire presynth.\\wire1_13 is used but has no driver.\nSBY  2:13:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] aig: finished (returncode=0)\nSBY  2:13:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:13:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:13:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] engine_0: Warning: The network has no constraints.\nSBY  2:13:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:13:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] engine_0: finished (returncode=0)\nSBY  2:13:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] engine_0: Status returned by engine: FAIL\nSBY  2:13:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:13:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:13:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:13:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je'.\nSBY  2:13:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpak_tq9je] DONE (FAIL, rc=2)\n", :err ""}}}