\t (00:00:03) allegro 16.6-2015 S065 (v16-6-112FH) Windows 32
\t (00:00:03)     Journal start - Tue May 31 01:57:58 2016
\t (00:00:03)         Host=PSAI-PC User=psai Pid=13680 CPUs=4
\t (00:00:03) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:03) 
\t (00:00:06) Opening existing design...
\d (00:00:06) Design opened: E:/material/glass/workspace/hardware/5.glass v1.0/core-pcb/core.brd
\i (00:00:06) trapsize 11897
\i (00:00:06) trapsize 11577
\i (00:00:06) trapsize 11952
\i (00:00:06) trapsize 9960
\i (00:00:06) trapsize 9960
\i (00:00:07) ifp 
\i (00:00:17) roam start
\i (00:00:17) roam x -96
\i (00:00:17) roam y 32
\i (00:00:17) roam x -16
\i (00:00:17) roam x -48
\i (00:00:18) roam x -32
\i (00:00:18) roam y 16
\i (00:00:18) roam x -16
\i (00:00:18) roam end
\i (00:00:21) color192 
\i (00:00:22) setwindow cvf.dialog
\i (00:00:22) cvf layer_mode
\i (00:00:22) setwindow pcb
\i (00:00:22) ifp 
\i (00:00:23) setwindow cvf.dialog
\i (00:00:23) cvf layers_visible stack-up pin/top FALSE
\i (00:00:24) cvf layers_visible stack-up stack-up/top TRUE
\i (00:00:25) cvf layers_visible stack-up stack-up/top FALSE
\i (00:00:27) cvf layers_visible stack-up stack-up/sig1 TRUE
\i (00:00:27) cvf layers_visible stack-up stack-up/sig2 TRUE
\i (00:00:28) cvf layers_visible stack-up stack-up/sig2 FALSE
\i (00:00:28) cvf layers_visible stack-up stack-up/sig1 FALSE
\i (00:00:29) cvf layers_visible stack-up stack-up/sig1 TRUE
\i (00:00:30) cvf layers_visible stack-up stack-up/sig1 FALSE
\i (00:00:31) cvf layers_visible stack-up stack-up/bottom TRUE
\i (00:00:31) cvf layers_visible stack-up stack-up/bottom FALSE
\i (00:00:34) cvf okay
\i (00:00:35) setwindow pcb
\i (00:00:35) zoom in 1 
\i (00:00:35) setwindow pcb
\i (00:00:35) zoom in 1404.383 188.048
\i (00:00:35) trapsize 4980
\i (00:00:35) zoom in 1 
\i (00:00:35) setwindow pcb
\i (00:00:35) zoom in 1404.383 188.048
\i (00:00:35) trapsize 2490
\i (00:00:36) zoom in 1 
\i (00:00:36) setwindow pcb
\i (00:00:36) zoom in 1404.383 188.048
\i (00:00:36) trapsize 1245
\i (00:00:36) zoom out 1 
\i (00:00:36) setwindow pcb
\i (00:00:36) zoom out 1404.383 188.048
\i (00:00:36) trapsize 2490
\i (00:00:36) zoom out 1 
\i (00:00:36) setwindow pcb
\i (00:00:36) zoom out 1404.383 188.048
\i (00:00:36) trapsize 4980
\i (00:00:37) zoom in 1 
\i (00:00:37) setwindow pcb
\i (00:00:37) zoom in 1404.383 188.048
\i (00:00:37) trapsize 2490
\i (00:00:40) zoom out 1 
\i (00:00:40) setwindow pcb
\i (00:00:40) zoom out 1362.550 193.526
\i (00:00:40) trapsize 4980
\i (00:00:42) zoom in 1 
\i (00:00:42) setwindow pcb
\i (00:00:42) zoom in 1395.419 183.566
\i (00:00:42) trapsize 2490
\i (00:00:42) zoom in 1 
\i (00:00:42) setwindow pcb
\i (00:00:42) zoom in 1395.419 183.566
\i (00:00:42) trapsize 1245
\i (00:00:43) zoom out 1 
\i (00:00:43) setwindow pcb
\i (00:00:43) zoom out 1395.420 183.566
\i (00:00:43) trapsize 2490
\i (00:00:43) zoom out 1 
\i (00:00:43) setwindow pcb
\i (00:00:43) zoom out 1395.419 183.566
\i (00:00:43) trapsize 4980
\i (00:00:43) zoom out 1 
\i (00:00:43) setwindow pcb
\i (00:00:43) zoom out 1395.420 183.566
\i (00:00:43) trapsize 9960
\i (00:00:44) zoom in 1 
\i (00:00:44) setwindow pcb
\i (00:00:44) zoom in 1395.421 183.566
\i (00:00:44) trapsize 4980
\i (00:00:44) zoom in 1 
\i (00:00:44) setwindow pcb
\i (00:00:44) zoom in 1395.421 183.566
\i (00:00:44) trapsize 2490
\i (00:00:44) zoom in 1 
\i (00:00:44) setwindow pcb
\i (00:00:44) zoom in 1395.421 183.566
\i (00:00:44) trapsize 1245
\i (00:00:46) color192 
\i (00:00:46) setwindow cvf.dialog
\i (00:00:46) cvf layer_mode
\i (00:00:46) setwindow pcb
\i (00:00:46) ifp 
\i (00:00:48) setwindow cvf.dialog
\i (00:00:48) cvf layers_visible stack-up stack-up/top TRUE
\i (00:00:50) cvf layers_visible stack-up stack-up/sig1 TRUE
\i (00:00:51) cvf layers_visible stack-up stack-up/sig2 TRUE
\i (00:00:52) cvf layers_visible stack-up stack-up/power TRUE
\i (00:00:53) cvf layers_visible stack-up stack-up/power FALSE
\i (00:00:54) cvf layers_visible stack-up stack-up/bottom TRUE
\i (00:00:55) cvf apply
\i (00:00:56) cvf okay
\i (00:00:57) setwindow pcb
\i (00:00:57) zoom out 1 
\i (00:00:57) setwindow pcb
\i (00:00:57) zoom out 1361.059 169.871
\i (00:00:57) trapsize 2490
\i (00:00:58) zoom in 1 
\i (00:00:58) setwindow pcb
\i (00:00:58) zoom in 1391.936 179.831
\i (00:00:58) trapsize 1245
\i (00:01:00) zoom out 1 
\i (00:01:00) setwindow pcb
\i (00:01:00) zoom out 1391.936 179.831
\i (00:01:00) trapsize 2490
\i (00:01:00) zoom out 1 
\i (00:01:00) setwindow pcb
\i (00:01:00) zoom out 1391.937 179.831
\i (00:01:00) trapsize 4980
\i (00:01:05) roam start
\i (00:01:05) roam x -16
\i (00:01:05) roam y -48
\i (00:01:05) roam x -32
\i (00:01:05) roam y -32
\i (00:01:05) roam x -16
\i (00:01:05) roam y -32
\i (00:01:06) roam x -32
\i (00:01:06) roam y -16
\i (00:01:06) roam x -32
\i (00:01:06) roam y -16
\i (00:01:06) roam end
\i (00:01:06) zoom out 1 
\i (00:01:06) setwindow pcb
\i (00:01:06) zoom out 1144.423 366.335
\i (00:01:06) trapsize 9960
\i (00:01:14) save 
\i (00:01:18) fillin yes 
\i (00:01:18) ifp 
\i (00:01:25) exit 
\t (00:01:25)     Journal end - Tue May 31 01:59:20 2016
