Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Tefa/Desktop/LAST_YEAR/Microprocessor/MicroTest_isim_beh.exe -prj C:/Users/Tefa/Desktop/LAST_YEAR/Microprocessor/MicroTest_beh.prj work.MicroTest work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Tefa/Desktop/LAST_YEAR/Microprocessor/../signextension/signextension.v" into library work
Analyzing Verilog file "C:/Users/Tefa/Desktop/LAST_YEAR/Microprocessor/../registerfile/registerfile.v" into library work
Analyzing Verilog file "C:/Users/Tefa/Desktop/LAST_YEAR/Microprocessor/../programcounter/programcounter.v" into library work
Analyzing Verilog file "C:/Users/Tefa/Desktop/LAST_YEAR/Microprocessor/../output_port/output_port.v" into library work
Analyzing Verilog file "C:/Users/Tefa/Desktop/LAST_YEAR/Microprocessor/../mux_4_1/mux_4_1.v" into library work
Analyzing Verilog file "C:/Users/Tefa/Desktop/LAST_YEAR/Microprocessor/../mux_2_1/mux_2_1.v" into library work
Analyzing Verilog file "C:/Users/Tefa/Desktop/LAST_YEAR/Microprocessor/../mux8_1/mux8_1.v" into library work
Analyzing Verilog file "C:/Users/Tefa/Desktop/LAST_YEAR/Microprocessor/ipcore_dir/RamMips.v" into library work
Analyzing Verilog file "C:/Users/Tefa/Desktop/LAST_YEAR/Microprocessor/../insmem/insmem.v" into library work
Analyzing Verilog file "C:/Users/Tefa/Desktop/LAST_YEAR/Microprocessor/../input_port/input_port.v" into library work
Analyzing Verilog file "C:/Users/Tefa/Desktop/LAST_YEAR/Microprocessor/../controlunit/controlunit.v" into library work
Analyzing Verilog file "C:/Users/Tefa/Desktop/LAST_YEAR/Microprocessor/../alu/alu.v" into library work
Analyzing Verilog file "C:/Users/Tefa/Desktop/LAST_YEAR/Microprocessor/Microprocessor.v" into library work
Analyzing Verilog file "C:/Users/Tefa/Desktop/LAST_YEAR/Microprocessor/MicroTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160896 KB
Fuse CPU Usage: 389 ms
Compiling module controlunit
Compiling module mux_2_1(DataPathSize=16)
Compiling module mux_4_1(DataPathSize=16)
Compiling module programcounter(DataSize=16)
Compiling module insmem(AddressWidth=16,DataWidth...
Compiling module mux_4_1
Compiling module signextension(INPUTSize=6,OUTPUT...
Compiling module registerfile
Compiling module mux8_1(DataPathSize=3)
Compiling module alu(OperandSize=16)
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module RamMips
Compiling module output_port(OutSize=16)
Compiling module input_port(InSize=4,DataSize=16)
Compiling module Microprocessor
Compiling module MicroTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 20 Verilog Units
Built simulation executable C:/Users/Tefa/Desktop/LAST_YEAR/Microprocessor/MicroTest_isim_beh.exe
Fuse Memory Usage: 168204 KB
Fuse CPU Usage: 639 ms
