==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 205.829 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.65 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.96 seconds; current allocated memory: 207.500 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_3' (test.cpp:53:19) in function 'top' completely with a factor of 4 (test.cpp:53:19)
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'PE(int*, int*, int*)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
INFO: [HLS 214-248] complete partitioned array 'data_in' on dimension 1 (test.cpp:35:73)
INFO: [HLS 214-248] complete partitioned array 'data_out' on dimension 1 (test.cpp:40:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_25_1'(test.cpp:25:22) has been inferred on port 'gmem' (test.cpp:25:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.5 seconds. CPU system time: 0.41 seconds. Elapsed time: 5.13 seconds; current allocated memory: 208.553 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.555 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 210.633 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 210.709 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (test.cpp:25) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (test.cpp:50) in function 'top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_17_1' (test.cpp:17) in function 'top' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'top' (test.cpp:18:46)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 232.994 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_46_1' (test.cpp:46:30) in function 'top' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:27:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 227.964 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'weight_buf'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem_0' (test.cpp:18) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 25, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 229.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 232.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in_2' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 207.068 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.76 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.81 seconds; current allocated memory: 208.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_3' (test.cpp:53:19) in function 'top' completely with a factor of 4 (test.cpp:53:19)
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'PE(int*, int*, int*)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
INFO: [HLS 214-248] complete partitioned array 'data_in' on dimension 1 (test.cpp:35:73)
INFO: [HLS 214-248] complete partitioned array 'data_out' on dimension 1 (test.cpp:40:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:35:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_25_1'(test.cpp:25:22) has been inferred on port 'gmem' (test.cpp:25:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.65 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.45 seconds; current allocated memory: 209.310 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.311 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 211.391 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 211.465 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (test.cpp:25) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (test.cpp:50) in function 'top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_17_1' (test.cpp:17) in function 'top' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'top' (test.cpp:18:46)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 233.741 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_46_1' (test.cpp:46:30) in function 'top' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:27:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 228.691 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'weight_buf'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem_0' (test.cpp:18) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 25, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 230.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 233.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.078 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.65 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.34 seconds; current allocated memory: 208.175 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_3' (test.cpp:55:19) in function 'top' completely with a factor of 4 (test.cpp:55:19)
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-248] complete partitioned array 'data_in' on dimension 1 (test.cpp:37:73)
INFO: [HLS 214-248] complete partitioned array 'data_out' on dimension 1 (test.cpp:42:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.05 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.67 seconds; current allocated memory: 209.308 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.309 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 211.458 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:20:1)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 233.137 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_48_1' (test.cpp:48:30) in function 'top' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:29:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 236.346 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_0' (test.cpp:20) within the first cycle (II = 1).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_0' (test.cpp:20) within the first 2 cycles (II = 2).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_0' (test.cpp:20) within the first 3 cycles (II = 3).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_0' (test.cpp:20) within the first 4 cycles (II = 4).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_0' (test.cpp:20) within the first 11 cycles (II = 11).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_0' (test.cpp:20) within the first 15 cycles (II = 15).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_0' (test.cpp:20) within the first 16 cycles (II = 16).
Please consider increasing the target initiation interval of the pipeline.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 17, Depth = 18, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 237.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 237.657 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.55 seconds. CPU system time: 0.36 seconds. Elapsed time: 2.85 seconds; current allocated memory: 208.175 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-248] complete partitioned array 'data_in' on dimension 1 (test.cpp:37:73)
INFO: [HLS 214-248] complete partitioned array 'data_out' on dimension 1 (test.cpp:42:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.47 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.92 seconds; current allocated memory: 209.190 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.191 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.215 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 211.378 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_3' (test.cpp:56) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:20:1)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 233.061 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_2' (test.cpp:52:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_48_1' (test.cpp:48:30) in function 'top' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:29:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 236.355 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_3' (test.cpp:20) within the first cycle (II = 1).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_3' (test.cpp:20) within the first 2 cycles (II = 2).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_3' (test.cpp:20) within the first 3 cycles (II = 3).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_3' (test.cpp:20) within the first 4 cycles (II = 4).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_3' (test.cpp:20) within the first 11 cycles (II = 11).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_3' (test.cpp:20) within the first 15 cycles (II = 15).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_3' (test.cpp:20) within the first 16 cycles (II = 16).
Please consider increasing the target initiation interval of the pipeline.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 17, Depth = 18, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 237.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 237.667 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.28 seconds. CPU system time: 0.36 seconds. Elapsed time: 2.9 seconds; current allocated memory: 192.177 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-248] complete partitioned array 'data_in' on dimension 1 (test.cpp:37:73)
INFO: [HLS 214-248] complete partitioned array 'data_out' on dimension 1 (test.cpp:42:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.86 seconds; current allocated memory: 193.192 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 193.194 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 195.215 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 195.381 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_3' (test.cpp:55) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:20:1)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 217.061 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_2' (test.cpp:52:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_48_1' (test.cpp:48:30) in function 'top' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:29:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 220.356 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_3' (test.cpp:20) within the first cycle (II = 1).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_3' (test.cpp:20) within the first 2 cycles (II = 2).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_3' (test.cpp:20) within the first 3 cycles (II = 3).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_3' (test.cpp:20) within the first 4 cycles (II = 4).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_3' (test.cpp:20) within the first 11 cycles (II = 11).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_3' (test.cpp:20) within the first 15 cycles (II = 15).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'gmem_3' (test.cpp:20) within the first 16 cycles (II = 16).
Please consider increasing the target initiation interval of the pipeline.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 17, Depth = 18, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 221.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 221.669 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.73 seconds. CPU system time: 0.35 seconds. Elapsed time: 2.96 seconds; current allocated memory: 208.206 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_73_6'(test.cpp:73:19) has been inferred on port 'gmem' (test.cpp:73:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_19_1'(test.cpp:19:22) has been inferred on port 'gmem' (test.cpp:19:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.12 seconds; current allocated memory: 209.355 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.356 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 211.321 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.471 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_5' (test.cpp:65) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_7' (test.cpp:74) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 233.087 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_4' (test.cpp:62:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_58_3' (test.cpp:58:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_6' (test.cpp:73:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:67:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 236.158 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-880] The II Violation in module 'PE' (function 'PE'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:20) and bus read on port 'gmem' (test.cpp:20).
WARNING: [HLS 200-880] The II Violation in module 'PE' (function 'PE'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:20) and bus read on port 'gmem' (test.cpp:20).
WARNING: [HLS 200-880] The II Violation in module 'PE' (function 'PE'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:20) and bus read on port 'gmem' (test.cpp:20).
WARNING: [HLS 200-880] The II Violation in module 'PE' (function 'PE'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:20) and bus read on port 'gmem' (test.cpp:20).
WARNING: [HLS 200-880] The II Violation in module 'PE' (function 'PE'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:20) and bus read on port 'gmem' (test.cpp:20).
WARNING: [HLS 200-880] The II Violation in module 'PE' (function 'PE'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:20) and bus read on port 'gmem' (test.cpp:20).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 18, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 236.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 236.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4_VITIS_LOOP_64_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 20, loop 'VITIS_LOOP_62_4_VITIS_LOOP_64_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.79 seconds. CPU system time: 0.37 seconds. Elapsed time: 3 seconds; current allocated memory: 208.208 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_48_1'(test.cpp:48:19) has been inferred on port 'gmem' (test.cpp:48:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_73_6'(test.cpp:73:19) has been inferred on port 'gmem' (test.cpp:73:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.08 seconds; current allocated memory: 209.407 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.408 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 211.415 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.558 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_2' (test.cpp:49) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_5' (test.cpp:65) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_7' (test.cpp:74) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 233.376 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_1' (test.cpp:48:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_4' (test.cpp:62:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_58_3' (test.cpp:58:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_6' (test.cpp:73:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:50:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:67:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 236.923 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_in_0_load_7', test.cpp:20) on array 'data_in_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_in_0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_3', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 7, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 237.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 238.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4_VITIS_LOOP_64_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 9, loop 'VITIS_LOOP_62_4_VITIS_LOOP_64_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 238.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.069 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.65 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.01 seconds; current allocated memory: 208.204 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_48_1'(test.cpp:48:19) has been inferred on port 'gmem' (test.cpp:48:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_73_6'(test.cpp:73:19) has been inferred on port 'gmem' (test.cpp:73:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.02 seconds; current allocated memory: 209.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.403 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 211.407 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.555 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_2' (test.cpp:49) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_5' (test.cpp:65) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_7' (test.cpp:74) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 233.174 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_1' (test.cpp:48:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_4' (test.cpp:62:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_58_3' (test.cpp:58:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_6' (test.cpp:73:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local' (test.cpp:50:24)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:67:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 236.397 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_in_load_7', test.cpp:20) on array 'data_in' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_in'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_3', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 7, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 236.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 237.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4_VITIS_LOOP_64_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 9, loop 'VITIS_LOOP_62_4_VITIS_LOOP_64_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 237.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 238.435 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.078 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.85 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.94 seconds; current allocated memory: 208.203 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_48_1'(test.cpp:48:19) has been inferred on port 'gmem' (test.cpp:48:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_73_6'(test.cpp:73:19) has been inferred on port 'gmem' (test.cpp:73:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.79 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.34 seconds; current allocated memory: 209.401 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.403 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 211.406 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 211.556 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_2' (test.cpp:49) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_5' (test.cpp:65) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_7' (test.cpp:74) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 233.172 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_1' (test.cpp:48:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_4' (test.cpp:62:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_58_3' (test.cpp:58:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_6' (test.cpp:73:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local' (test.cpp:50:24)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:67:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 236.389 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_in_load_7', test.cpp:20) on array 'data_in' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_in'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_3', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 7, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 236.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 237.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4_VITIS_LOOP_64_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 9, loop 'VITIS_LOOP_62_4_VITIS_LOOP_64_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 237.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 238.427 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.078 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.86 seconds. CPU system time: 0.37 seconds. Elapsed time: 2.82 seconds; current allocated memory: 208.204 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_53_1'(test.cpp:53:19) has been inferred on port 'gmem' (test.cpp:53:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_78_6'(test.cpp:78:19) has been inferred on port 'gmem' (test.cpp:78:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.03 seconds; current allocated memory: 209.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.403 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 211.416 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.559 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_2' (test.cpp:54) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_5' (test.cpp:70) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_7' (test.cpp:79) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 235.167 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_1' (test.cpp:53:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_67_4' (test.cpp:67:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_3' (test.cpp:63:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_6' (test.cpp:78:27) in function 'top'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 241.995 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 242.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 243.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1_VITIS_LOOP_54_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1_VITIS_LOOP_54_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_4_VITIS_LOOP_69_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_67_4_VITIS_LOOP_69_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_6_VITIS_LOOP_79_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_6_VITIS_LOOP_79_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 245.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 249.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.078 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.39 seconds. CPU system time: 0.4 seconds. Elapsed time: 2.28 seconds; current allocated memory: 192.203 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_53_1'(test.cpp:53:19) has been inferred on port 'gmem' (test.cpp:53:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_78_6'(test.cpp:78:19) has been inferred on port 'gmem' (test.cpp:78:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.07 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.59 seconds; current allocated memory: 193.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 193.404 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 195.415 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 195.557 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_2' (test.cpp:54) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_5' (test.cpp:70) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_7' (test.cpp:79) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 218.046 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_1' (test.cpp:53:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_67_4' (test.cpp:67:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_3' (test.cpp:63:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_6' (test.cpp:78:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:72:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 222.755 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 223.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 224.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1_VITIS_LOOP_54_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1_VITIS_LOOP_54_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_4_VITIS_LOOP_69_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_67_4_VITIS_LOOP_69_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_6_VITIS_LOOP_79_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_78_6_VITIS_LOOP_79_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 225.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 226.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 207.069 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.64 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.8 seconds; current allocated memory: 208.204 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_53_1'(test.cpp:53:19) has been inferred on port 'gmem' (test.cpp:53:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_78_6'(test.cpp:78:19) has been inferred on port 'gmem' (test.cpp:78:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.98 seconds; current allocated memory: 209.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.403 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.416 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.564 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_2' (test.cpp:54) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_5' (test.cpp:70) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_7' (test.cpp:79) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 234.052 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_1' (test.cpp:53:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_67_4' (test.cpp:67:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_3' (test.cpp:63:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_6' (test.cpp:78:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:72:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 238.764 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 239.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 240.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1_VITIS_LOOP_54_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1_VITIS_LOOP_54_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_4_VITIS_LOOP_69_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_67_4_VITIS_LOOP_69_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_6_VITIS_LOOP_79_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_78_6_VITIS_LOOP_79_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 241.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 242.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.069 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.62 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.82 seconds; current allocated memory: 208.206 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_53_1'(test.cpp:53:19) has been inferred on port 'gmem' (test.cpp:53:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_78_6'(test.cpp:78:19) has been inferred on port 'gmem' (test.cpp:78:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.9 seconds; current allocated memory: 209.404 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.405 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.415 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.561 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_2' (test.cpp:54) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_5' (test.cpp:70) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_7' (test.cpp:79) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 233.987 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_1' (test.cpp:53:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_67_4' (test.cpp:67:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_3' (test.cpp:63:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_6' (test.cpp:78:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:72:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 238.492 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_9', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 239.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 239.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1_VITIS_LOOP_54_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1_VITIS_LOOP_54_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_4_VITIS_LOOP_69_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 7, loop 'VITIS_LOOP_67_4_VITIS_LOOP_69_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_6_VITIS_LOOP_79_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_78_6_VITIS_LOOP_79_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 240.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 242.463 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.078 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.79 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.85 seconds; current allocated memory: 208.203 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_51_1'(test.cpp:51:19) has been inferred on port 'gmem' (test.cpp:51:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_28_1'(test.cpp:28:22) has been inferred on port 'gmem' (test.cpp:28:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_76_6'(test.cpp:76:19) has been inferred on port 'gmem' (test.cpp:76:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.95 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.49 seconds; current allocated memory: 209.401 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.403 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 211.437 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.566 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_2' (test.cpp:52) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (test.cpp:28) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_7' (test.cpp:77) in function 'top' automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:44) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 233.202 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_1' (test.cpp:51:27) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (test.cpp:61:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_6' (test.cpp:76:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:30:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:53:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:70:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 236.256 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 236.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 236.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_1_VITIS_LOOP_52_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_51_1_VITIS_LOOP_52_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_6_VITIS_LOOP_77_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_6_VITIS_LOOP_77_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 237.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 238.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 238.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.078 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.27 seconds. CPU system time: 0.44 seconds. Elapsed time: 33.41 seconds; current allocated memory: 192.203 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_50_1'(test.cpp:50:19) has been inferred on port 'gmem' (test.cpp:50:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_75_6'(test.cpp:75:19) has been inferred on port 'gmem' (test.cpp:75:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.06 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.6 seconds; current allocated memory: 193.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.403 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 195.414 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 195.559 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_2' (test.cpp:51) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_5' (test.cpp:67) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_7' (test.cpp:76) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 217.386 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_1' (test.cpp:50:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_4' (test.cpp:64:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_3' (test.cpp:60:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_6' (test.cpp:75:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:52:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:69:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 220.929 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_in_0_load_7', test.cpp:20) on array 'data_in_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_in_0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_3', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 7, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 221.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 222.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_50_1_VITIS_LOOP_51_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4_VITIS_LOOP_66_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 9, loop 'VITIS_LOOP_64_4_VITIS_LOOP_66_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_6_VITIS_LOOP_76_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_75_6_VITIS_LOOP_76_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 222.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.069 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.7 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.11 seconds; current allocated memory: 208.204 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_51_1'(test.cpp:51:19) has been inferred on port 'gmem' (test.cpp:51:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_28_1'(test.cpp:28:22) has been inferred on port 'gmem' (test.cpp:28:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_73_6'(test.cpp:73:19) has been inferred on port 'gmem' (test.cpp:73:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.32 seconds; current allocated memory: 209.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.404 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.436 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.565 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_2' (test.cpp:52) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_5' (test.cpp:65) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (test.cpp:28) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_7' (test.cpp:74) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_19_1' (test.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 233.380 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_1' (test.cpp:51:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_4' (test.cpp:62:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_58_3' (test.cpp:58:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_6' (test.cpp:73:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:30:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:53:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:67:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 236.931 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_in_0_load_7', test.cpp:21) on array 'data_in_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_in_0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_3', test.cpp:21) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 7, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 237.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 238.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_1_VITIS_LOOP_52_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_51_1_VITIS_LOOP_52_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4_VITIS_LOOP_64_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 9, loop 'VITIS_LOOP_62_4_VITIS_LOOP_64_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 238.763 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.078 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.7 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.94 seconds; current allocated memory: 208.203 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_54_1'(test.cpp:54:19) has been inferred on port 'gmem' (test.cpp:54:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_28_1'(test.cpp:28:22) has been inferred on port 'gmem' (test.cpp:28:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_76_6'(test.cpp:76:19) has been inferred on port 'gmem' (test.cpp:76:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.68 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.17 seconds; current allocated memory: 209.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.403 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.440 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.573 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_2' (test.cpp:55) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_5' (test.cpp:68) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (test.cpp:28) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_7' (test.cpp:77) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_19_1' (test.cpp:19) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 233.385 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (test.cpp:54:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_4' (test.cpp:65:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (test.cpp:61:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_6' (test.cpp:76:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:30:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:70:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 236.957 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_in_0_load_2', test.cpp:21) on array 'data_in_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_in_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 8, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 237.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 238.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_4_VITIS_LOOP_67_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 10, loop 'VITIS_LOOP_65_4_VITIS_LOOP_67_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_6_VITIS_LOOP_77_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_6_VITIS_LOOP_77_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 238.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.67 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.94 seconds; current allocated memory: 208.206 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_54_1'(test.cpp:54:19) has been inferred on port 'gmem' (test.cpp:54:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_76_6'(test.cpp:76:19) has been inferred on port 'gmem' (test.cpp:76:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.76 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.26 seconds; current allocated memory: 209.404 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.405 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.419 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.565 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_2' (test.cpp:55) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_5' (test.cpp:68) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_7' (test.cpp:77) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 233.386 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (test.cpp:54:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_4' (test.cpp:65:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (test.cpp:61:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_6' (test.cpp:76:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:70:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 236.964 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_in_0_load_2', test.cpp:20) on array 'data_in_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_in_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 9, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 237.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 238.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_4_VITIS_LOOP_67_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 11, loop 'VITIS_LOOP_65_4_VITIS_LOOP_67_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_6_VITIS_LOOP_77_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_6_VITIS_LOOP_77_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 238.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.83 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.03 seconds; current allocated memory: 208.208 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_56_1'(test.cpp:56:19) has been inferred on port 'gmem' (test.cpp:56:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_78_6'(test.cpp:78:19) has been inferred on port 'gmem' (test.cpp:78:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.18 seconds; current allocated memory: 209.406 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.408 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.420 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.567 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_2' (test.cpp:57) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_5' (test.cpp:70) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_7' (test.cpp:79) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_in_local.0' (test.cpp:42) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_in_local.1' (test.cpp:42) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_in_local.2' (test.cpp:42) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_in_local.3' (test.cpp:42) in dimension 1: conflict with resource constraint assignment.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 233.393 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_1' (test.cpp:56:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_67_4' (test.cpp:67:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_3' (test.cpp:63:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_6' (test.cpp:78:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:58:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:72:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 236.974 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_in_0_load_2', test.cpp:20) on array 'data_in_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_in_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 9, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 237.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 238.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_56_1_VITIS_LOOP_57_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_4_VITIS_LOOP_69_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 11, loop 'VITIS_LOOP_67_4_VITIS_LOOP_69_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_6_VITIS_LOOP_79_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_78_6_VITIS_LOOP_79_7'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.67 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.89 seconds; current allocated memory: 208.209 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_60_1'(test.cpp:60:19) has been inferred on port 'gmem' (test.cpp:60:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_82_6'(test.cpp:82:19) has been inferred on port 'gmem' (test.cpp:82:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.62 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.18 seconds; current allocated memory: 209.406 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.407 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.419 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.573 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_2' (test.cpp:61) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_5' (test.cpp:74) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_7' (test.cpp:83) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'weight_buf' (test.cpp:44) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_in_local.0' (test.cpp:42) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_in_local.1' (test.cpp:42) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_in_local.2' (test.cpp:42) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_in_local.3' (test.cpp:42) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_out_local.0' (test.cpp:43) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_out_local.1' (test.cpp:43) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_out_local.2' (test.cpp:43) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_out_local.3' (test.cpp:43) in dimension 1: conflict with resource constraint assignment.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 233.401 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (test.cpp:60:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_4' (test.cpp:71:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_67_3' (test.cpp:67:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_82_6' (test.cpp:82:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:62:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:76:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 236.975 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_in_0_load_2', test.cpp:20) on array 'data_in_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_in_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 9, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 237.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 238.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.016 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.73 seconds. CPU system time: 0.36 seconds. Elapsed time: 2.94 seconds; current allocated memory: 208.142 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:39:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:39:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:39:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:39:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_62_1'(test.cpp:62:19) has been inferred on port 'gmem' (test.cpp:62:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_29_1'(test.cpp:29:22) has been inferred on port 'gmem' (test.cpp:29:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_84_6'(test.cpp:84:19) has been inferred on port 'gmem' (test.cpp:84:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.1 seconds; current allocated memory: 209.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.403 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.420 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.571 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_2' (test.cpp:63) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_5' (test.cpp:76) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (test.cpp:29) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_7' (test.cpp:85) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (test.cpp:21) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:45) in dimension 1 completely.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'weight_buf' (test.cpp:46) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_in_local.0' (test.cpp:44) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_in_local.1' (test.cpp:44) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_in_local.2' (test.cpp:44) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_in_local.3' (test.cpp:44) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_out_local.0' (test.cpp:45) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_out_local.1' (test.cpp:45) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_out_local.2' (test.cpp:45) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_out_local.3' (test.cpp:45) in dimension 1: conflict with resource constraint assignment.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 233.402 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_1' (test.cpp:62:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_4' (test.cpp:73:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_69_3' (test.cpp:69:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_6' (test.cpp:84:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:31:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:64:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:78:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 236.980 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_in_0_load_2', test.cpp:22) on array 'data_in_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_in_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 9, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 237.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 238.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.67 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.99 seconds; current allocated memory: 208.209 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:39:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:39:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:39:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:39:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_62_1'(test.cpp:62:19) has been inferred on port 'gmem' (test.cpp:62:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_29_1'(test.cpp:29:22) has been inferred on port 'gmem' (test.cpp:29:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_84_6'(test.cpp:84:19) has been inferred on port 'gmem' (test.cpp:84:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.97 seconds; current allocated memory: 209.406 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.407 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 211.416 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.563 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_2' (test.cpp:63) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_5' (test.cpp:76) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (test.cpp:29) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_7' (test.cpp:85) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (test.cpp:21) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:44) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:45) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 235.164 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_1' (test.cpp:62:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_4' (test.cpp:73:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_69_3' (test.cpp:69:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_6' (test.cpp:84:27) in function 'top'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 242.011 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 242.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 243.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_1_VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_62_1_VITIS_LOOP_63_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_4_VITIS_LOOP_75_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_73_4_VITIS_LOOP_75_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_6_VITIS_LOOP_85_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_84_6_VITIS_LOOP_85_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 245.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 249.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.34 seconds. CPU system time: 0.41 seconds. Elapsed time: 2.99 seconds; current allocated memory: 192.208 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:39:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:39:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:39:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:39:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_56_1'(test.cpp:56:19) has been inferred on port 'gmem' (test.cpp:56:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_29_1'(test.cpp:29:22) has been inferred on port 'gmem' (test.cpp:29:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_78_6'(test.cpp:78:19) has been inferred on port 'gmem' (test.cpp:78:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.95 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.4 seconds; current allocated memory: 193.405 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.407 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 195.416 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 195.564 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_2' (test.cpp:57) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_5' (test.cpp:70) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (test.cpp:29) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_7' (test.cpp:79) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (test.cpp:21) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:45) in dimension 1 completely.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_in_local.0' (test.cpp:44) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_in_local.1' (test.cpp:44) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_in_local.2' (test.cpp:44) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'data_in_local.3' (test.cpp:44) in dimension 1: conflict with resource constraint assignment.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 217.385 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_1' (test.cpp:56:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_67_4' (test.cpp:67:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_3' (test.cpp:63:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_6' (test.cpp:78:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:31:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:58:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:72:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 220.963 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_in_0_load_2', test.cpp:22) on array 'data_in_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_in_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 9, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 221.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 222.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_56_1_VITIS_LOOP_57_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_4_VITIS_LOOP_69_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 11, loop 'VITIS_LOOP_67_4_VITIS_LOOP_69_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_6_VITIS_LOOP_79_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_78_6_VITIS_LOOP_79_7'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.7 seconds. CPU system time: 0.35 seconds. Elapsed time: 2.96 seconds; current allocated memory: 208.206 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_54_1'(test.cpp:54:19) has been inferred on port 'gmem' (test.cpp:54:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_76_6'(test.cpp:76:19) has been inferred on port 'gmem' (test.cpp:76:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.87 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.34 seconds; current allocated memory: 209.403 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.405 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 211.418 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.565 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_2' (test.cpp:55) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_5' (test.cpp:68) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_7' (test.cpp:77) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 233.391 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (test.cpp:54:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_4' (test.cpp:65:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (test.cpp:61:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_6' (test.cpp:76:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:70:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 236.968 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_in_0_load_2', test.cpp:20) on array 'data_in_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_in_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 9, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 237.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 238.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_4_VITIS_LOOP_67_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 11, loop 'VITIS_LOOP_65_4_VITIS_LOOP_67_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_6_VITIS_LOOP_77_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_6_VITIS_LOOP_77_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 238.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.39 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.02 seconds; current allocated memory: 192.208 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_55_1'(test.cpp:55:19) has been inferred on port 'gmem' (test.cpp:55:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_28_1'(test.cpp:28:22) has been inferred on port 'gmem' (test.cpp:28:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_77_6'(test.cpp:77:19) has been inferred on port 'gmem' (test.cpp:77:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.89 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.43 seconds; current allocated memory: 193.406 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.408 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 195.441 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 195.573 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_2' (test.cpp:56) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (test.cpp:28) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_7' (test.cpp:78) in function 'top' automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:44) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 217.209 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (test.cpp:55:27) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_62_3' (test.cpp:62:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_6' (test.cpp:77:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:30:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:57:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:71:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 220.295 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 220.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 220.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_56_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_55_1_VITIS_LOOP_56_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_6_VITIS_LOOP_78_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_77_6_VITIS_LOOP_78_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 221.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_3' will be ignored if a simpler one can be used.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.070 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.65 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.94 seconds; current allocated memory: 192.205 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_55_1'(test.cpp:55:19) has been inferred on port 'gmem' (test.cpp:55:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_28_1'(test.cpp:28:22) has been inferred on port 'gmem' (test.cpp:28:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_77_6'(test.cpp:77:19) has been inferred on port 'gmem' (test.cpp:77:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.79 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.28 seconds; current allocated memory: 193.403 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.404 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 195.441 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 195.572 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_2' (test.cpp:56) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (test.cpp:28) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_7' (test.cpp:78) in function 'top' automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:44) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 217.214 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (test.cpp:55:27) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_62_3' (test.cpp:62:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_6' (test.cpp:77:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:30:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:57:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:71:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 220.298 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 220.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 220.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_56_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_55_1_VITIS_LOOP_56_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_6_VITIS_LOOP_78_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_77_6_VITIS_LOOP_78_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 221.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_3' will be ignored if a simpler one can be used.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 191.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'off': test.cpp:20:20
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.32 seconds. CPU system time: 0.35 seconds. Elapsed time: 2.9 seconds; current allocated memory: 192.210 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_55_1'(test.cpp:55:19) has been inferred on port 'gmem' (test.cpp:55:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_28_1'(test.cpp:28:22) has been inferred on port 'gmem' (test.cpp:28:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_77_6'(test.cpp:77:19) has been inferred on port 'gmem' (test.cpp:77:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.04 seconds; current allocated memory: 193.455 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.456 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 195.467 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 195.618 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_2' (test.cpp:56) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_5' (test.cpp:69) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (test.cpp:28) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_7' (test.cpp:78) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 217.440 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (test.cpp:55:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_4' (test.cpp:66:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_62_3' (test.cpp:62:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_6' (test.cpp:77:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:30:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:57:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:71:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 221.050 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_in_0_load_2', test.cpp:21) on array 'data_in_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_in_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 9, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 221.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 222.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_56_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_55_1_VITIS_LOOP_56_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_4_VITIS_LOOP_68_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 11, loop 'VITIS_LOOP_66_4_VITIS_LOOP_68_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_6_VITIS_LOOP_78_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_77_6_VITIS_LOOP_78_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 222.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.8 seconds. CPU system time: 0.36 seconds. Elapsed time: 7.95 seconds; current allocated memory: 208.206 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:38:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_55_1'(test.cpp:55:19) has been inferred on port 'gmem' (test.cpp:55:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_28_1'(test.cpp:28:22) has been inferred on port 'gmem' (test.cpp:28:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_77_6'(test.cpp:77:19) has been inferred on port 'gmem' (test.cpp:77:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.76 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.26 seconds; current allocated memory: 209.404 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.405 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.439 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.571 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_2' (test.cpp:56) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (test.cpp:28) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_7' (test.cpp:78) in function 'top' automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:44) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 233.219 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (test.cpp:55:27) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_62_3' (test.cpp:62:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_6' (test.cpp:77:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:30:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:57:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:71:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 236.302 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 236.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 236.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_56_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_55_1_VITIS_LOOP_56_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_6_VITIS_LOOP_78_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_77_6_VITIS_LOOP_78_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 237.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.32 seconds. CPU system time: 0.38 seconds. Elapsed time: 2.95 seconds; current allocated memory: 192.208 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_54_1'(test.cpp:54:19) has been inferred on port 'gmem' (test.cpp:54:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_76_6'(test.cpp:76:19) has been inferred on port 'gmem' (test.cpp:76:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.99 seconds; current allocated memory: 193.405 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.407 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 195.416 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 195.562 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_2' (test.cpp:55) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_5' (test.cpp:68) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_7' (test.cpp:77) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 217.383 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (test.cpp:54:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_4' (test.cpp:65:34) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (test.cpp:61:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_6' (test.cpp:76:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:70:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 220.961 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_in_0_load_2', test.cpp:20) on array 'data_in_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_in_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 9, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 221.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 222.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_4_VITIS_LOOP_67_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 11, loop 'VITIS_LOOP_65_4_VITIS_LOOP_67_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_6_VITIS_LOOP_77_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_6_VITIS_LOOP_77_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 222.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.86 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.15 seconds; current allocated memory: 208.206 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_5' (test.cpp:68:30) in function 'top' completely with a factor of 4 (test.cpp:68:30)
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_54_1'(test.cpp:54:19) has been inferred on port 'gmem' (test.cpp:54:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_77_6'(test.cpp:77:19) has been inferred on port 'gmem' (test.cpp:77:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.09 seconds; current allocated memory: 209.507 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.508 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.546 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 211.691 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_2' (test.cpp:55) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_4' (test.cpp:67) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_7' (test.cpp:78) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:67) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 233.374 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (test.cpp:54:27) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (test.cpp:61:30) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_6' (test.cpp:77:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:71:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:56:24)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 236.617 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_in_load_2', test.cpp:20) on array 'data_in' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_in'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_9', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 237.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 237.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_4'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'VITIS_LOOP_65_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('sum[1]', test.cpp:70) to 'PE' and 'call' operation ('sum[0]', test.cpp:70) to 'PE'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'VITIS_LOOP_65_4'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'call' operation ('sum[1]', test.cpp:70) to 'PE' and 'call' operation ('sum[0]', test.cpp:70) to 'PE'.
WARNING: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.8 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.09 seconds; current allocated memory: 208.208 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_5' (test.cpp:68:30) in function 'top' completely with a factor of 4 (test.cpp:68:30)
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_54_1'(test.cpp:54:19) has been inferred on port 'gmem' (test.cpp:54:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_77_6'(test.cpp:77:19) has been inferred on port 'gmem' (test.cpp:77:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.73 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.22 seconds; current allocated memory: 209.360 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.362 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.355 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.508 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_2' (test.cpp:55) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_4' (test.cpp:67) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_7' (test.cpp:78) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:67) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 233.058 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (test.cpp:54:27) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (test.cpp:61:30) in function 'top' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_6' (test.cpp:77:27) in function 'top'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 226.098 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_6_VITIS_LOOP_78_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_77_6_VITIS_LOOP_78_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 226.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_3' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 227.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weights', 'data_in' and 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 228.373 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.79 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.02 seconds; current allocated memory: 208.190 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'loop_n' (test.cpp:68:21) in function 'top' completely with a factor of 4 (test.cpp:68:21)
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_54_1'(test.cpp:54:19) has been inferred on port 'gmem' (test.cpp:54:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_79_3'(test.cpp:79:19) has been inferred on port 'gmem' (test.cpp:79:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.77 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.24 seconds; current allocated memory: 209.421 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.422 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.460 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.591 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_2' (test.cpp:55) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_d_in' (test.cpp:67) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_4' (test.cpp:80) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_in' (test.cpp:67) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'loop_n_sum' (test.cpp:72) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:67) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 233.270 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (test.cpp:54:27) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'loop_d_out' (test.cpp:61:25) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_3' (test.cpp:79:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:73:39)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:56:24)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 236.477 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_in_load_2', test.cpp:20) on array 'data_in' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_in'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_9', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 236.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 237.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_in'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_in'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('sum[1]', test.cpp:70) to 'PE' and 'call' operation ('sum[0]', test.cpp:70) to 'PE'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_in'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'call' operation ('sum[1]', test.cpp:70) to 'PE' and 'call' operation ('sum[0]', test.cpp:70) to 'PE'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.42 seconds. CPU system time: 0.39 seconds. Elapsed time: 37.12 seconds; current allocated memory: 192.193 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'loop_n' (test.cpp:68:21) in function 'top' completely with a factor of 4 (test.cpp:68:21)
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_54_1'(test.cpp:54:19) has been inferred on port 'gmem' (test.cpp:54:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_79_3'(test.cpp:79:19) has been inferred on port 'gmem' (test.cpp:79:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.27 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.82 seconds; current allocated memory: 193.423 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.424 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 195.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 195.603 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_2' (test.cpp:55) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_4' (test.cpp:80) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_in' (test.cpp:67) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'loop_n_sum' (test.cpp:72) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:67) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 217.278 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (test.cpp:54:27) in function 'top'.
WARNING: [HLS 200-960] Cannot flatten loop 'loop_d_out' (test.cpp:61:25) in function 'top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_3' (test.cpp:79:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:73:39)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:56:24)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 220.478 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_in_load_2', test.cpp:20) on array 'data_in' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_in'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_9', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 220.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 221.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_in'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_in'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('sum[1]', test.cpp:70) to 'PE' and 'call' operation ('sum[0]', test.cpp:70) to 'PE'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_in'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'call' operation ('sum[1]', test.cpp:70) to 'PE' and 'call' operation ('sum[0]', test.cpp:70) to 'PE'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.74 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.98 seconds; current allocated memory: 208.190 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'loop_n' (test.cpp:68:11) in function 'top' completely with a factor of 4 (test.cpp:68:11)
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_54_1'(test.cpp:54:19) has been inferred on port 'gmem' (test.cpp:54:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_79_3'(test.cpp:79:19) has been inferred on port 'gmem' (test.cpp:79:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.03 seconds; current allocated memory: 209.420 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.422 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.461 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.584 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_2' (test.cpp:55) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_4' (test.cpp:80) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:61) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'loop_n_sum' (test.cpp:72) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:67) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 233.284 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (test.cpp:54:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_3' (test.cpp:79:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:73:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:56:24)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 236.486 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_in_load_2', test.cpp:20) on array 'data_in' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_in'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_9', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 236.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 237.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:70) to 'PE' and 'store' operation ('weight_buf_addr_write_ln29', test.cpp:29) of variable 'gmem_addr_2_read', test.cpp:29 on array 'weight_buf', test.cpp:44.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:70) to 'PE' and 'store' operation ('weight_buf_addr_write_ln29', test.cpp:29) of variable 'gmem_addr_2_read', test.cpp:29 on array 'weight_buf', test.cpp:44.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.66 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.78 seconds; current allocated memory: 208.177 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'loop_n' (test.cpp:71:11) in function 'top' completely with a factor of 4 (test.cpp:71:11)
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_54_1'(test.cpp:54:19) has been inferred on port 'gmem' (test.cpp:54:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_82_3'(test.cpp:82:19) has been inferred on port 'gmem' (test.cpp:82:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.7 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.2 seconds; current allocated memory: 209.611 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.613 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.710 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 211.833 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_2' (test.cpp:55) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_4' (test.cpp:83) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:61) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'loop_n_sum' (test.cpp:75) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:70) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 233.696 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (test.cpp:54:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_82_3' (test.cpp:82:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:76:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:56:24)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 237.603 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_in_load_2', test.cpp:20) on array 'data_in' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_in'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_9', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 238.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 238.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:73) to 'PE' and 'store' operation ('weight_buf_addr_write_ln29', test.cpp:29) of variable 'gmem_addr_2_read', test.cpp:29 on array 'weight_buf', test.cpp:44.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.33 seconds. CPU system time: 0.35 seconds. Elapsed time: 2.9 seconds; current allocated memory: 192.174 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'loop_n' (test.cpp:72:11) in function 'top' completely with a factor of 4 (test.cpp:72:11)
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_55_1'(test.cpp:55:19) has been inferred on port 'gmem' (test.cpp:55:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_83_3'(test.cpp:83:19) has been inferred on port 'gmem' (test.cpp:83:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.87 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.37 seconds; current allocated memory: 193.608 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.610 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 195.712 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 195.835 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_2' (test.cpp:56) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_4' (test.cpp:84) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:62) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'loop_n_sum' (test.cpp:76) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:71) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 217.707 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (test.cpp:55:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_3' (test.cpp:83:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[0]' (test.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:77:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:57:24)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 221.345 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_2', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 221.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 222.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_56_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_55_1_VITIS_LOOP_56_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:74) to 'PE' and 'store' operation ('weight_buf_0_addr_write_ln29', test.cpp:29) of variable 'gmem_addr_2_read', test.cpp:29 on array 'weight_buf[0]', test.cpp:44.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.62 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.76 seconds; current allocated memory: 208.177 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'loop_n' (test.cpp:72:11) in function 'top' completely with a factor of 4 (test.cpp:72:11)
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_55_1'(test.cpp:55:19) has been inferred on port 'gmem' (test.cpp:55:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_83_3'(test.cpp:83:19) has been inferred on port 'gmem' (test.cpp:83:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.59 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.03 seconds; current allocated memory: 209.611 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.612 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.687 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 211.824 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_2' (test.cpp:56) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_d_out' (test.cpp:62) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_4' (test.cpp:84) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:62) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'loop_n_sum' (test.cpp:76) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:71) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 233.692 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (test.cpp:55:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_3' (test.cpp:83:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[0]' (test.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:77:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:57:24)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 237.333 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_2', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 237.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 238.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_56_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_55_1_VITIS_LOOP_56_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:74) to 'PE' and 'store' operation ('weight_buf_0_addr_write_ln29', test.cpp:29) of variable 'gmem_addr_2_read', test.cpp:29 on array 'weight_buf[0]', test.cpp:44.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.66 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.84 seconds; current allocated memory: 208.175 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'loop_n' (test.cpp:74:11) in function 'top' completely with a factor of 4 (test.cpp:74:11)
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_57_1'(test.cpp:57:19) has been inferred on port 'gmem' (test.cpp:57:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_85_3'(test.cpp:85:19) has been inferred on port 'gmem' (test.cpp:85:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.09 seconds; current allocated memory: 209.608 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.610 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.687 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 211.828 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_2' (test.cpp:58) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_d_out' (test.cpp:64) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_4' (test.cpp:86) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:64) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'loop_n_sum' (test.cpp:78) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:45) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 233.698 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (test.cpp:57:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_3' (test.cpp:85:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[0]' (test.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:79:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:59:24)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 237.333 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_2', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 237.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 238.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:76) to 'PE' and 'store' operation ('weight_buf_0_addr_write_ln29', test.cpp:29) of variable 'gmem_addr_2_read', test.cpp:29 on array 'weight_buf[0]', test.cpp:44.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.93 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.14 seconds; current allocated memory: 208.177 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'load_weight(int (*) [10], int*, int)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:37:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_57_1'(test.cpp:57:19) has been inferred on port 'gmem' (test.cpp:57:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_27_1'(test.cpp:27:22) has been inferred on port 'gmem' (test.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_87_3'(test.cpp:87:19) has been inferred on port 'gmem' (test.cpp:87:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.59 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.06 seconds; current allocated memory: 209.689 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.691 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 211.764 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.905 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_2' (test.cpp:58) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_d_out' (test.cpp:64) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_88_4' (test.cpp:88) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:64) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_27_1' (test.cpp:27) in function 'top' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:45) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 233.775 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (test.cpp:57:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_3' (test.cpp:87:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[0]' (test.cpp:29:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:73:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[1]' (test.cpp:76:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[2]' (test.cpp:79:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[3]' (test.cpp:82:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:59:24)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 237.433 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_2', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 237.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 238.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:72) to 'PE' and 'store' operation ('weight_buf_0_addr_write_ln29', test.cpp:29) of variable 'gmem_addr_2_read', test.cpp:29 on array 'weight_buf[0]', test.cpp:44.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.79 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.07 seconds; current allocated memory: 208.175 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:39:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:39:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:39:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_59_1'(test.cpp:59:19) has been inferred on port 'gmem' (test.cpp:59:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_89_3'(test.cpp:89:19) has been inferred on port 'gmem' (test.cpp:89:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_29_1'(test.cpp:29:19) has been inferred on port 'gmem' (test.cpp:29:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.62 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.01 seconds; current allocated memory: 209.568 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.569 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.561 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.758 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (test.cpp:60) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_d_out' (test.cpp:66) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_4' (test.cpp:90) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:25).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (test.cpp:29) in function 'load_weight' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:47) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 233.455 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_1' (test.cpp:59:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_3' (test.cpp:89:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:75:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[1]' (test.cpp:78:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[2]' (test.cpp:81:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[3]' (test.cpp:84:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:61:24)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:31:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 246.271 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:31) and bus read on port 'gmem' (test.cpp:31).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:31) and bus read on port 'gmem' (test.cpp:31).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:31) and bus read on port 'gmem' (test.cpp:31).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:31) and bus read on port 'gmem' (test.cpp:31).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:31) and bus read on port 'gmem' (test.cpp:31).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:31) and bus read on port 'gmem' (test.cpp:31).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 246.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 246.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_2', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 247.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 247.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1_VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_59_1_VITIS_LOOP_60_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:74) to 'PE' and 'call' operation ('_ln68', test.cpp:68) to 'load_weight'.
WARNING: [HLS 200-875] II = 11 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln68', test.cpp:68) to 'load_weight'.
WARNING: [HLS 200-875] II = 12 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln68', test.cpp:68) to 'load_weight'.
WARNING: [HLS 200-875] II = 13 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln68', test.cpp:68) to 'load_weight'.
WARNING: [HLS 200-875] II = 14 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln68', test.cpp:68) to 'load_weight'.
WARNING: [HLS 200-875] II = 15 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln68', test.cpp:68) to 'load_weight'.
WARNING: [HLS 200-875] II = 16 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln68', test.cpp:68) to 'load_weight'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln68', test.cpp:68) to 'load_weight'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln68', test.cpp:68) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:74) to 'PE' and 'call' operation ('_ln68', test.cpp:68) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:74) to 'PE' and 'call' operation ('_ln68', test.cpp:68) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:74) to 'PE' and 'call' operation ('_ln68', test.cpp:68) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between 'call' operation ('_ln70', test.cpp:70) to 'load_weight' and 'call' operation ('_ln68', test.cpp:68) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 65, distance = 1, offset = 1) between 'call' operation ('_ln71', test.cpp:71) to 'load_weight' and 'call' operation ('_ln68', test.cpp:68) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 72, distance = 1, offset = 1) between 'call' operation ('_ln71', test.cpp:71) to 'load_weight' and 'call' operation ('_ln68', test.cpp:68) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'call' operation ('_ln71', test.cpp:71) to 'load_weight' and 'call' operation ('_ln68', test.cpp:68) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 75, distance = 1, offset = 1) between 'call' operation ('_ln71', test.cpp:71) to 'load_weight' and 'call' operation ('_ln68', test.cpp:68) to 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 76, Depth = 84, loop 'loop_d_out'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_3_VITIS_LOOP_90_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_3_VITIS_LOOP_90_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 248.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 248.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 249.566 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.87 seconds; current allocated memory: 208.192 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:69:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:69:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:69:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_89_1'(test.cpp:89:19) has been inferred on port 'gmem' (test.cpp:89:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_119_3'(test.cpp:119:20) has been inferred on port 'gmem' (test.cpp:119:20)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_59_1'(test.cpp:59:19) has been inferred on port 'gmem' (test.cpp:59:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.83 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.34 seconds; current allocated memory: 209.798 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.800 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.838 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 212.135 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (test.cpp:90) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_d_out' (test.cpp:96) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_4' (test.cpp:120) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE3' (test.cpp:44).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE2' (test.cpp:34).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE1' (test.cpp:24).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE0' (test.cpp:14).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:55).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_1' (test.cpp:49) in function 'PE3' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_39_1' (test.cpp:39) in function 'PE2' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (test.cpp:29) in function 'PE1' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE0' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_59_1' (test.cpp:59) in function 'load_weight' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:77) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE3' (test.cpp:44)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE2' (test.cpp:34)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE1' (test.cpp:24)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE0' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 234.118 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_1' (test.cpp:89:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_3' (test.cpp:119:28) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:105:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[1]' (test.cpp:108:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[2]' (test.cpp:111:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[3]' (test.cpp:114:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:91:24)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:61:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 276.300 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 276.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 276.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_34', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 277.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 277.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE1'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_25', test.cpp:30) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 277.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 277.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE2'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_16', test.cpp:40) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 278.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 278.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE3'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_7', test.cpp:50) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 278.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 278.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_1_VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_1_VITIS_LOOP_90_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:104) to 'PE0' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 11 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 12 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 13 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 14 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 15 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 16 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:104) to 'PE0' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:104) to 'PE0' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:104) to 'PE0' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between 'call' operation ('_ln100', test.cpp:100) to 'load_weight' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 65, distance = 1, offset = 1) between 'call' operation ('_ln101', test.cpp:101) to 'load_weight' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 72, distance = 1, offset = 1) between 'call' operation ('_ln101', test.cpp:101) to 'load_weight' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'call' operation ('_ln101', test.cpp:101) to 'load_weight' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 75, distance = 1, offset = 1) between 'call' operation ('_ln101', test.cpp:101) to 'load_weight' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 76, Depth = 84, loop 'loop_d_out'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_3_VITIS_LOOP_120_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_119_3_VITIS_LOOP_120_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 279.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 280.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 280.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 282.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 283.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 284.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 286.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weights', 'data_in' and 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 292.056 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32s_32s_32_1_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'top_data_in_local_0_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_data_out_local_0_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.55 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.29 seconds; current allocated memory: 302.673 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 207.069 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.05 seconds; current allocated memory: 208.204 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:69:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:69:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:69:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_89_1'(test.cpp:89:19) has been inferred on port 'gmem' (test.cpp:89:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_117_4'(test.cpp:117:20) has been inferred on port 'gmem' (test.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_59_1'(test.cpp:59:19) has been inferred on port 'gmem' (test.cpp:59:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.67 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.15 seconds; current allocated memory: 209.682 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.684 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.725 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 212.018 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (test.cpp:90) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_d_out' (test.cpp:96) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_5' (test.cpp:118) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:96) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE3' (test.cpp:44).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE2' (test.cpp:34).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE1' (test.cpp:24).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE0' (test.cpp:14).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:55).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_110_3' (test.cpp:110) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_1' (test.cpp:49) in function 'PE3' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_39_1' (test.cpp:39) in function 'PE2' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (test.cpp:29) in function 'PE1' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE0' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_59_1' (test.cpp:59) in function 'load_weight' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:77) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE3' (test.cpp:44)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE2' (test.cpp:34)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE1' (test.cpp:24)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE0' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 234.013 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_1' (test.cpp:89:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_4' (test.cpp:117:28) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:111:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:91:24)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:61:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 276.209 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 276.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 276.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_34', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 277.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 277.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE1'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_25', test.cpp:30) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 277.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 277.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE2'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_16', test.cpp:40) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 278.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 278.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE3'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_7', test.cpp:50) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 278.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 278.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_1_VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_1_VITIS_LOOP_90_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:104) to 'PE0' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 11 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 12 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 13 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 14 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 15 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 16 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:104) to 'PE0' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:104) to 'PE0' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:104) to 'PE0' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between 'call' operation ('_ln100', test.cpp:100) to 'load_weight' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 65, distance = 1, offset = 1) between 'call' operation ('_ln101', test.cpp:101) to 'load_weight' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 72, distance = 1, offset = 1) between 'call' operation ('_ln101', test.cpp:101) to 'load_weight' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'call' operation ('_ln101', test.cpp:101) to 'load_weight' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 75, distance = 1, offset = 1) between 'call' operation ('_ln101', test.cpp:101) to 'load_weight' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 76, Depth = 84, loop 'loop_d_out'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_4_VITIS_LOOP_118_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_4_VITIS_LOOP_118_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 279.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 280.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 280.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 282.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 283.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 284.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 286.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weights', 'data_in' and 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 292.054 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32s_32s_32_1_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'top_data_in_local_0_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_data_out_local_0_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.57 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.33 seconds; current allocated memory: 302.640 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.078 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.7 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.81 seconds; current allocated memory: 208.204 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:69:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:69:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:69:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_89_1'(test.cpp:89:19) has been inferred on port 'gmem' (test.cpp:89:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_117_4'(test.cpp:117:20) has been inferred on port 'gmem' (test.cpp:117:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.32 seconds. Elapsed time: 4 seconds; current allocated memory: 209.628 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.629 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.680 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 211.908 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (test.cpp:90) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_d_out' (test.cpp:96) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_5' (test.cpp:118) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:96) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE3' (test.cpp:44).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE2' (test.cpp:34).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE1' (test.cpp:24).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE0' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_110_3' (test.cpp:110) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_1' (test.cpp:49) in function 'PE3' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_39_1' (test.cpp:39) in function 'PE2' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (test.cpp:29) in function 'PE1' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE0' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:77) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE3' (test.cpp:44)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE2' (test.cpp:34)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE1' (test.cpp:24)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE0' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 233.833 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_1' (test.cpp:89:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_4' (test.cpp:117:28) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:111:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:91:24)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 266.327 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_34', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 266.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 267.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE1'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_25', test.cpp:30) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 267.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 267.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE2'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_16', test.cpp:40) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 267.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 268.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE3'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_7', test.cpp:50) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 268.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 268.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_1_VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_1_VITIS_LOOP_90_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 8, loop 'loop_d_out'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_4_VITIS_LOOP_118_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_4_VITIS_LOOP_118_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 268.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_3' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 269.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 269.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 271.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 272.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 274.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.069 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.6 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.88 seconds; current allocated memory: 208.204 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:69:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:69:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:69:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_89_1'(test.cpp:89:19) has been inferred on port 'gmem' (test.cpp:89:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_117_4'(test.cpp:117:20) has been inferred on port 'gmem' (test.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_59_1'(test.cpp:59:19) has been inferred on port 'gmem' (test.cpp:59:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.05 seconds; current allocated memory: 209.683 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.684 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 211.725 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 212.018 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (test.cpp:90) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_d_out' (test.cpp:96) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_5' (test.cpp:118) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:96) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE3' (test.cpp:44).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE2' (test.cpp:34).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE1' (test.cpp:24).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE0' (test.cpp:14).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:55).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_110_3' (test.cpp:110) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_1' (test.cpp:49) in function 'PE3' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_39_1' (test.cpp:39) in function 'PE2' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (test.cpp:29) in function 'PE1' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE0' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_59_1' (test.cpp:59) in function 'load_weight' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:77) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE3' (test.cpp:44)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE2' (test.cpp:34)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE1' (test.cpp:24)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE0' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 234.008 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_1' (test.cpp:89:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_4' (test.cpp:117:28) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:111:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:91:24)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf' (test.cpp:61:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 276.208 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 276.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 276.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_34', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 277.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 277.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE1'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_25', test.cpp:30) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 277.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 277.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE2'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_16', test.cpp:40) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 278.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 278.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE3'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_7', test.cpp:50) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 278.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 278.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_1_VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_1_VITIS_LOOP_90_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:104) to 'PE0' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 11 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 12 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 13 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 14 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 15 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 16 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:104) to 'PE0' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:104) to 'PE0' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:104) to 'PE0' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between 'call' operation ('_ln100', test.cpp:100) to 'load_weight' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 65, distance = 1, offset = 1) between 'call' operation ('_ln101', test.cpp:101) to 'load_weight' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 72, distance = 1, offset = 1) between 'call' operation ('_ln101', test.cpp:101) to 'load_weight' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'call' operation ('_ln101', test.cpp:101) to 'load_weight' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 75, distance = 1, offset = 1) between 'call' operation ('_ln101', test.cpp:101) to 'load_weight' and 'call' operation ('_ln98', test.cpp:98) to 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 76, Depth = 84, loop 'loop_d_out'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_4_VITIS_LOOP_118_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_4_VITIS_LOOP_118_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 279.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 280.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 280.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 282.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 283.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 284.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 286.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weights', 'data_in' and 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 292.055 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32s_32s_32_1_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'top_data_in_local_0_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_data_out_local_0_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.51 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.3 seconds; current allocated memory: 302.635 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.069 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.64 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.79 seconds; current allocated memory: 208.204 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:70:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:70:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:70:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_90_1'(test.cpp:90:19) has been inferred on port 'gmem' (test.cpp:90:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_115_4'(test.cpp:115:20) has been inferred on port 'gmem' (test.cpp:115:20)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_59_1'(test.cpp:59:19) has been inferred on port 'gmem' (test.cpp:59:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.33 seconds; current allocated memory: 209.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.717 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 211.761 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 212.058 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_2' (test.cpp:91) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_d_out' (test.cpp:97) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_5' (test.cpp:116) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:97) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE3' (test.cpp:44).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE2' (test.cpp:34).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE1' (test.cpp:24).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE0' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_108_3' (test.cpp:108) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_59_1' (test.cpp:59) in function 'load_weight' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_1' (test.cpp:49) in function 'PE3' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_39_1' (test.cpp:39) in function 'PE2' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (test.cpp:29) in function 'PE1' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE0' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:78) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE3' (test.cpp:44)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE2' (test.cpp:34)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE1' (test.cpp:24)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE0' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 234.128 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_1' (test.cpp:90:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_115_4' (test.cpp:115:28) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:109:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:92:24)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[3]' (test.cpp:62:83)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[2]' (test.cpp:62:64)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[1]' (test.cpp:62:45)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[0]' (test.cpp:62:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 276.578 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:61) and bus read on port 'gmem' (test.cpp:61).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 277.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 277.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_34', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 277.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 278.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE1'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_25', test.cpp:30) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 278.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 278.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE2'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_16', test.cpp:40) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 278.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 279.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE3'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_7', test.cpp:50) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 279.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 279.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_1_VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_1_VITIS_LOOP_91_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:102) to 'PE0' and 'call' operation ('_ln99', test.cpp:99) to 'load_weight'.
WARNING: [HLS 200-875] II = 11 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln99', test.cpp:99) to 'load_weight'.
WARNING: [HLS 200-875] II = 12 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln99', test.cpp:99) to 'load_weight'.
WARNING: [HLS 200-875] II = 13 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln99', test.cpp:99) to 'load_weight'.
WARNING: [HLS 200-875] II = 14 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln99', test.cpp:99) to 'load_weight'.
WARNING: [HLS 200-875] II = 15 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln99', test.cpp:99) to 'load_weight'.
WARNING: [HLS 200-875] II = 16 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln99', test.cpp:99) to 'load_weight'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln99', test.cpp:99) to 'load_weight'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln99', test.cpp:99) to 'load_weight'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.069 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.62 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.76 seconds; current allocated memory: 208.188 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_3' (test.cpp:71:26) in function 'top' completely with a factor of 4 (test.cpp:71:26)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:40:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:40:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:40:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_60_1'(test.cpp:60:19) has been inferred on port 'gmem' (test.cpp:60:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_84_5'(test.cpp:84:19) has been inferred on port 'gmem' (test.cpp:84:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_29_1'(test.cpp:29:19) has been inferred on port 'gmem' (test.cpp:29:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.48 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.92 seconds; current allocated memory: 209.550 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.551 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.544 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.751 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_2' (test.cpp:61) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_d_out' (test.cpp:67) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_6' (test.cpp:85) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:67) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:25).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_77_4' (test.cpp:77) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (test.cpp:29) in function 'load_weight' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:48) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 233.538 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (test.cpp:60:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_5' (test.cpp:84:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:78:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:62:24)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[3]' (test.cpp:32:83)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[2]' (test.cpp:32:64)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[1]' (test.cpp:32:45)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[0]' (test.cpp:32:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 246.602 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:31) and bus read on port 'gmem' (test.cpp:31).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:31) and bus read on port 'gmem' (test.cpp:31).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:31) and bus read on port 'gmem' (test.cpp:31).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:31) and bus read on port 'gmem' (test.cpp:31).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:31) and bus read on port 'gmem' (test.cpp:31).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:31) and bus read on port 'gmem' (test.cpp:31).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 247.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 247.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_2', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 247.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 248.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:73) to 'PE' and 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-875] II = 11 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-875] II = 12 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-875] II = 13 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-875] II = 14 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-875] II = 15 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-875] II = 16 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:73) to 'PE' and 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:73) to 'PE' and 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:73) to 'PE' and 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:73) to 'PE' and 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 25, Depth = 27, loop 'loop_d_out'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_5_VITIS_LOOP_85_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_5_VITIS_LOOP_85_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 248.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_3' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 249.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 249.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 251.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.069 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.92 seconds; current allocated memory: 208.188 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_3' (test.cpp:72:19) in function 'top' completely with a factor of 4 (test.cpp:72:19)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:40:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:40:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:40:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_60_1'(test.cpp:60:19) has been inferred on port 'gmem' (test.cpp:60:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_85_5'(test.cpp:85:19) has been inferred on port 'gmem' (test.cpp:85:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_29_1'(test.cpp:29:19) has been inferred on port 'gmem' (test.cpp:29:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.62 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.11 seconds; current allocated memory: 209.549 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.550 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.568 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 211.755 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_2' (test.cpp:61) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_6' (test.cpp:86) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:67) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:25).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_78_4' (test.cpp:78) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_1' (test.cpp:29) in function 'load_weight' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (test.cpp:19) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:48) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 233.540 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (test.cpp:60:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_5' (test.cpp:85:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:79:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:62:24)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[3]' (test.cpp:32:83)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[2]' (test.cpp:32:64)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[1]' (test.cpp:32:45)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[0]' (test.cpp:32:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 246.610 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:31) and bus read on port 'gmem' (test.cpp:31).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:31) and bus read on port 'gmem' (test.cpp:31).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:31) and bus read on port 'gmem' (test.cpp:31).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:31) and bus read on port 'gmem' (test.cpp:31).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:31) and bus read on port 'gmem' (test.cpp:31).
WARNING: [HLS 200-880] The II Violation in module 'load_weight' (function 'load_weight'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between bus read on port 'gmem' (test.cpp:31) and bus read on port 'gmem' (test.cpp:31).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 247.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 247.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_load_2', test.cpp:20) on array 'weight_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 247.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 248.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:74) to 'PE' and 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-875] II = 11 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-875] II = 12 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-875] II = 13 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-875] II = 14 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-875] II = 15 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-875] II = 16 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:74) to 'PE' and 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:74) to 'PE' and 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:74) to 'PE' and 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:74) to 'PE' and 'call' operation ('_ln69', test.cpp:69) to 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 25, Depth = 27, loop 'loop_d_out'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_5_VITIS_LOOP_86_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_85_5_VITIS_LOOP_86_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 248.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_3' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 249.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 249.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 251.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.069 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.65 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.82 seconds; current allocated memory: 208.188 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_3' (test.cpp:73:19) in function 'top' completely with a factor of 4 (test.cpp:73:19)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:41:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:41:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:41:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_61_1'(test.cpp:61:19) has been inferred on port 'gmem' (test.cpp:61:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_86_5'(test.cpp:86:19) has been inferred on port 'gmem' (test.cpp:86:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_30_1'(test.cpp:30:19) has been inferred on port 'gmem' (test.cpp:30:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.74 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.22 seconds; current allocated memory: 209.550 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.551 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.567 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 211.758 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_2' (test.cpp:62) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_6' (test.cpp:87) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:68) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_79_4' (test.cpp:79) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (test.cpp:30) in function 'load_weight' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_1' (test.cpp:20) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:49) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 233.540 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_1' (test.cpp:61:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_5' (test.cpp:86:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:80:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:63:24)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[3]' (test.cpp:33:83)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[2]' (test.cpp:33:64)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[1]' (test.cpp:33:45)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[0]' (test.cpp:33:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 246.616 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 247.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 247.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 247.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 248.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_1_VITIS_LOOP_62_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_61_1_VITIS_LOOP_62_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:75) to 'PE' and 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-875] II = 11 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-875] II = 12 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-875] II = 13 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-875] II = 14 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-875] II = 15 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-875] II = 16 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:75) to 'PE' and 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:75) to 'PE' and 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:75) to 'PE' and 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:75) to 'PE' and 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:75) to 'PE' and 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 30, Depth = 32, loop 'loop_d_out'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_5_VITIS_LOOP_87_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_86_5_VITIS_LOOP_87_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 248.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_3' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 249.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 250.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 252.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weights', 'data_in' and 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 256.268 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32s_32s_32_1_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'top_data_in_local_0_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_data_out_local_0_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.54 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.19 seconds; current allocated memory: 266.614 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.63 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.85 seconds; current allocated memory: 208.192 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_3' (test.cpp:73:19) in function 'top' completely with a factor of 4 (test.cpp:73:19)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:41:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:41:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:41:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_61_1'(test.cpp:61:19) has been inferred on port 'gmem' (test.cpp:61:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_86_5'(test.cpp:86:19) has been inferred on port 'gmem' (test.cpp:86:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_30_1'(test.cpp:30:19) has been inferred on port 'gmem' (test.cpp:30:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.63 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.1 seconds; current allocated memory: 209.554 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.555 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.572 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 211.758 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_2' (test.cpp:62) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_6' (test.cpp:87) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:68) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_79_4' (test.cpp:79) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (test.cpp:30) in function 'load_weight' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_1' (test.cpp:20) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:49) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 233.545 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_1' (test.cpp:61:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_5' (test.cpp:86:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:80:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:63:24)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[3]' (test.cpp:33:83)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[2]' (test.cpp:33:64)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[1]' (test.cpp:33:45)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[0]' (test.cpp:33:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 246.622 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 247.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 247.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 247.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 248.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.3 seconds. CPU system time: 0.36 seconds. Elapsed time: 2.96 seconds; current allocated memory: 192.190 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_3' (test.cpp:73:19) in function 'top' completely with a factor of 4 (test.cpp:73:19)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:41:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:41:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:41:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_61_1'(test.cpp:61:19) has been inferred on port 'gmem' (test.cpp:61:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_86_5'(test.cpp:86:19) has been inferred on port 'gmem' (test.cpp:86:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_30_1'(test.cpp:30:19) has been inferred on port 'gmem' (test.cpp:30:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.26 seconds; current allocated memory: 193.551 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.552 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 195.569 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 195.761 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_2' (test.cpp:62) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_6' (test.cpp:87) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:68) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_79_4' (test.cpp:79) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (test.cpp:30) in function 'load_weight' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_1' (test.cpp:20) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:49) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 217.544 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_1' (test.cpp:61:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_5' (test.cpp:86:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:80:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:63:24)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[3]' (test.cpp:33:83)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[2]' (test.cpp:33:64)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[1]' (test.cpp:33:45)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[0]' (test.cpp:33:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 230.624 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 231.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 231.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 231.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 232.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_1_VITIS_LOOP_62_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_61_1_VITIS_LOOP_62_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:75) to 'PE' and 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-875] II = 11 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-875] II = 12 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-875] II = 13 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-875] II = 14 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-875] II = 15 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-875] II = 16 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:75) to 'PE' and 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:75) to 'PE' and 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:75) to 'PE' and 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:75) to 'PE' and 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between 'call' operation ('sum[0]', test.cpp:75) to 'PE' and 'call' operation ('_ln70', test.cpp:70) to 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 30, Depth = 32, loop 'loop_d_out'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_5_VITIS_LOOP_87_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_86_5_VITIS_LOOP_87_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 232.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_3' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 233.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 234.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 236.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weights', 'data_in' and 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 240.273 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32s_32s_32_1_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'top_data_in_local_0_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_data_out_local_0_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.52 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.13 seconds; current allocated memory: 250.620 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.88 seconds; current allocated memory: 208.192 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_3' (test.cpp:73:19) in function 'top' completely with a factor of 4 (test.cpp:73:19)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:41:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:41:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:41:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_61_1'(test.cpp:61:19) has been inferred on port 'gmem' (test.cpp:61:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_85_5'(test.cpp:85:19) has been inferred on port 'gmem' (test.cpp:85:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_30_1'(test.cpp:30:19) has been inferred on port 'gmem' (test.cpp:30:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.62 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.08 seconds; current allocated memory: 209.555 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.556 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.572 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.759 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_2' (test.cpp:62) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_6' (test.cpp:86) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:68) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE' (test.cpp:14).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_78_4' (test.cpp:78) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (test.cpp:30) in function 'load_weight' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_1' (test.cpp:20) in function 'PE' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:49) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (test.cpp:14)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 233.548 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_1' (test.cpp:61:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_5' (test.cpp:85:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:79:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:63:24)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[3]' (test.cpp:33:83)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[2]' (test.cpp:33:64)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[1]' (test.cpp:33:45)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[0]' (test.cpp:33:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 246.624 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 247.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 247.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 247.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 248.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.67 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.94 seconds; current allocated memory: 208.193 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:42:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:42:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:42:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_62_1'(test.cpp:62:19) has been inferred on port 'gmem' (test.cpp:62:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_106_4'(test.cpp:106:20) has been inferred on port 'gmem' (test.cpp:106:20)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_31_1'(test.cpp:31:19) has been inferred on port 'gmem' (test.cpp:31:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.75 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.29 seconds; current allocated memory: 209.642 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.643 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.705 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 211.964 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_2' (test.cpp:63) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_5' (test.cpp:107) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:86) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<3>' (test.cpp:15).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<2>' (test.cpp:15).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<1>' (test.cpp:15).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<0>' (test.cpp:15).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:27).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_97_3' (test.cpp:97) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (test.cpp:21) in function 'PE<3>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (test.cpp:21) in function 'PE<2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (test.cpp:21) in function 'PE<1>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (test.cpp:21) in function 'PE<0>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_31_1' (test.cpp:31) in function 'load_weight' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:50) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (test.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<3>' (test.cpp:15)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<2>' (test.cpp:15)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<1>' (test.cpp:15)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<0>' (test.cpp:15)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 234.038 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_1' (test.cpp:62:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_106_4' (test.cpp:106:28) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:98:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:64:24)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[3]' (test.cpp:34:83)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[2]' (test.cpp:34:64)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[1]' (test.cpp:34:45)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[0]' (test.cpp:34:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 276.533 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
WARNING: [SYN 201-103] Legalizing function name 'PE<0>' to 'PE_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<1>' to 'PE_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<2>' to 'PE_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<3>' to 'PE_3_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 277.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 277.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 277.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 278.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 278.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 278.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 278.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 279.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 279.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 279.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_1_VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_62_1_VITIS_LOOP_63_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 30, Final II = 30, Depth = 32, loop 'loop_d_out'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_4_VITIS_LOOP_107_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_4_VITIS_LOOP_107_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 280.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_3' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 280.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 281.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 283.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 285.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.069 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:102:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:116:45
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:116:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:117:45
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:117:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:118:45
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:118:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:119:45
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:119:60
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:112:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:122:3
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file test.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.73 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.03 seconds; current allocated memory: 208.295 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<0>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<0>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*)' (test.cpp:37:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<1>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<1>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*)' (test.cpp:37:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<2>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<2>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*)' (test.cpp:37:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<3>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<3>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*)' (test.cpp:37:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:104:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:105:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:106:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:107:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:108:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:113:21)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:123:31)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:123:29)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_76_1'(test.cpp:76:19) has been inferred on port 'gmem' (test.cpp:76:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_131_5'(test.cpp:131:20) has been inferred on port 'gmem' (test.cpp:131:20)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_45_1'(test.cpp:45:19) has been inferred on port 'gmem' (test.cpp:45:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.35 seconds; current allocated memory: 209.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.967 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.222 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 212.803 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_2' (test.cpp:77) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_132_6' (test.cpp:132) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<0>' (test.cpp:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:41).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<3>' (test.cpp:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<2>' (test.cpp:28).
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.078 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.93 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.14 seconds; current allocated memory: 208.187 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<0>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<0>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*)' (test.cpp:37:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<1>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<1>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*)' (test.cpp:37:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<2>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<2>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*)' (test.cpp:37:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<3>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<3>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*)' (test.cpp:37:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:104:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:105:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:106:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:107:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:108:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:113:21)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_76_1'(test.cpp:76:19) has been inferred on port 'gmem' (test.cpp:76:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_131_5'(test.cpp:131:20) has been inferred on port 'gmem' (test.cpp:131:20)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_45_1'(test.cpp:45:19) has been inferred on port 'gmem' (test.cpp:45:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.03 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.62 seconds; current allocated memory: 209.874 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.876 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 212.127 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.708 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_2' (test.cpp:77) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_d_out' (test.cpp:100) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_132_6' (test.cpp:132) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:100) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<3>' (test.cpp:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<2>' (test.cpp:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<1>' (test.cpp:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<0>' (test.cpp:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:41).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_112_3' (test.cpp:112) in function 'top' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_122_4' (test.cpp:122) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'PE<3>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'PE<2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'PE<1>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'PE<0>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_45_1' (test.cpp:45) in function 'load_weight' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:64) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf'  in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:105) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_4' (test.cpp:107) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [XFORM 203-731] Internal stream variable 'weights_stream_5' (test.cpp:108) is invalid: it has no data consumer.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<3>' (test.cpp:28)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<2>' (test.cpp:28)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<1>' (test.cpp:28)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<0>' (test.cpp:28)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 235.150 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (test.cpp:76:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_131_5' (test.cpp:131:28) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:123:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:78:24)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[3]' (test.cpp:48:83)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[2]' (test.cpp:48:64)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[1]' (test.cpp:48:45)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[0]' (test.cpp:48:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 278.245 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
WARNING: [SYN 201-103] Legalizing function name 'PE<0>' to 'PE_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<1>' to 'PE_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<2>' to 'PE_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<3>' to 'PE_3_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 278.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 279.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 279.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 279.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 280.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 280.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 280.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 280.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 280.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 281.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'load' operation ('weight_buf_0_load', /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'weight_buf_0' and 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-875] II = 11 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-875] II = 12 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-875] II = 13 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-875] II = 14 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-875] II = 15 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-875] II = 16 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'load' operation ('weight_buf_0_load', /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'weight_buf_0' and 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'load' operation ('weight_buf_0_load', /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'weight_buf_0' and 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('sum[1]', test.cpp:117) to 'PE<1>' and 'call' operation ('sum[0]', test.cpp:116) to 'PE<0>'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_0_load_4', /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'weight_buf_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 25, Depth = 75, loop 'loop_d_out'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_5_VITIS_LOOP_132_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_131_5_VITIS_LOOP_132_6'
WARNING: [HLS 200-871] Estimated clock period (7.899ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'top' consists of the following:	'call' operation ('sum[0]', test.cpp:116) to 'PE<0>' [134]  (6.55 ns)
	'store' operation ('data_out_local_0_addr_write_ln123', test.cpp:123) of variable 'sum[0]', test.cpp:116 on array 'data_out_local[0]', test.cpp:62 [139]  (1.35 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 281.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_buf_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_3' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 282.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 283.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 285.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 287.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 289.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 290.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.069 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.71 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.01 seconds; current allocated memory: 208.187 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<0>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<0>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<1>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<1>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<2>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<2>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<3>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<3>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:104:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:105:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:106:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:107:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:108:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:113:21)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_76_1'(test.cpp:76:19) has been inferred on port 'gmem' (test.cpp:76:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_131_5'(test.cpp:131:20) has been inferred on port 'gmem' (test.cpp:131:20)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_45_1'(test.cpp:45:19) has been inferred on port 'gmem' (test.cpp:45:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.14 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.68 seconds; current allocated memory: 209.874 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.876 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 212.104 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.633 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_2' (test.cpp:77) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_d_out' (test.cpp:100) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_132_6' (test.cpp:132) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:100) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<3>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<2>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<1>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<0>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:41).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_112_3' (test.cpp:112) in function 'top' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_122_4' (test.cpp:122) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE<3>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE<2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE<1>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE<0>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_45_1' (test.cpp:45) in function 'load_weight' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:64) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf'  in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:105) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_4' (test.cpp:107) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<3>' (test.cpp:28:1)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<2>' (test.cpp:28:1)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<1>' (test.cpp:28:1)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<0>' (test.cpp:28:1)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 235.007 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (test.cpp:76:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_131_5' (test.cpp:131:28) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:123:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:78:24)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[3]' (test.cpp:48:83)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[2]' (test.cpp:48:64)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[1]' (test.cpp:48:45)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[0]' (test.cpp:48:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 277.966 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
WARNING: [SYN 201-103] Legalizing function name 'PE<0>' to 'PE_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<1>' to 'PE_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<2>' to 'PE_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<3>' to 'PE_3_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 278.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 278.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 279.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 279.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 279.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 279.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 280.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 280.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 280.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 280.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'load' operation ('weight_buf_0_load', /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'weight_buf_0' and 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-875] II = 11 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-875] II = 12 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-875] II = 13 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-875] II = 14 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-875] II = 15 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-875] II = 16 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 19 and incompatible II = 10 of 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'load' operation ('weight_buf_0_load', /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'weight_buf_0' and 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'load' operation ('weight_buf_0_load', /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'weight_buf_0' and 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('sum[1]', test.cpp:117) to 'PE<1>' and 'call' operation ('sum[0]', test.cpp:116) to 'PE<0>'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_0_load_4', /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'weight_buf_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 25, Depth = 76, loop 'loop_d_out'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_5_VITIS_LOOP_132_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_131_5_VITIS_LOOP_132_6'
WARNING: [HLS 200-871] Estimated clock period (7.899ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'top' consists of the following:	'call' operation ('sum[0]', test.cpp:116) to 'PE<0>' [132]  (6.55 ns)
	'store' operation ('data_out_local_0_addr_write_ln123', test.cpp:123) of variable 'sum[0]', test.cpp:116 on array 'data_out_local[0]', test.cpp:62 [137]  (1.35 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 281.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_buf_0' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 282.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 283.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 285.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 287.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 288.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 290.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.069 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.93 seconds; current allocated memory: 208.188 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<0>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<0>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<1>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<1>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<2>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<2>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<3>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<3>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:104:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:105:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:106:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:107:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:108:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:113:21)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_76_1'(test.cpp:76:19) has been inferred on port 'gmem' (test.cpp:76:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_131_5'(test.cpp:131:20) has been inferred on port 'gmem' (test.cpp:131:20)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_45_1'(test.cpp:45:19) has been inferred on port 'gmem' (test.cpp:45:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.97 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.47 seconds; current allocated memory: 209.875 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.876 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 212.103 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.631 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_2' (test.cpp:77) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_d_out' (test.cpp:100) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_132_6' (test.cpp:132) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:100) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<3>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<2>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<1>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<0>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:41).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_112_3' (test.cpp:112) in function 'top' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_122_4' (test.cpp:122) in function 'top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE<3>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE<2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE<1>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE<0>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_45_1' (test.cpp:45) in function 'load_weight' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'sum' (test.cpp:64) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf'  in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:105) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_4' (test.cpp:107) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<3>' (test.cpp:28:1)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<2>' (test.cpp:28:1)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<1>' (test.cpp:28:1)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<0>' (test.cpp:28:1)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 235.002 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (test.cpp:76:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_131_5' (test.cpp:131:28) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:123:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:78:24)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[3]' (test.cpp:48:83)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[2]' (test.cpp:48:64)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[1]' (test.cpp:48:45)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[0]' (test.cpp:48:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 277.965 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
WARNING: [SYN 201-103] Legalizing function name 'PE<0>' to 'PE_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<1>' to 'PE_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<2>' to 'PE_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<3>' to 'PE_3_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 30, Final II = 19, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 278.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 278.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 279.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 279.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 279.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 279.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 280.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 280.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 280.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 280.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'load' operation ('weight_buf_0_load', /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'weight_buf_0' and 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'load' operation ('weight_buf_0_load', /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'weight_buf_0' and 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('sum[1]', test.cpp:117) to 'PE<1>' and 'call' operation ('sum[0]', test.cpp:116) to 'PE<0>'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_0_load_1', /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'weight_buf_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 25, Depth = 76, loop 'loop_d_out'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_5_VITIS_LOOP_132_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_131_5_VITIS_LOOP_132_6'
WARNING: [HLS 200-871] Estimated clock period (7.899ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'top' consists of the following:	'call' operation ('sum[0]', test.cpp:116) to 'PE<0>' [132]  (6.55 ns)
	'store' operation ('data_out_local_0_addr_write_ln123', test.cpp:123) of variable 'sum[0]', test.cpp:116 on array 'data_out_local[0]', test.cpp:62 [137]  (1.35 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 281.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_buf_0' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 282.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 283.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 285.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 287.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 288.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 290.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weights', 'data_in' and 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 295.047 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32s_32s_32_1_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'top_data_in_local_0_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_data_out_local_0_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_weight_buf_1_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_1_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_2_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_3_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_4_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.79 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.76 seconds; current allocated memory: 306.293 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:102:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:116:45
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:116:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:117:45
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:117:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:118:45
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:118:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:119:45
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:119:60
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:112:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:122:3
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file test.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.72 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.02 seconds; current allocated memory: 208.300 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<0>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<0>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<1>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<1>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<2>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<2>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<3>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<3>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:104:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:105:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:106:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:107:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:108:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:113:21)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:123:31)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:123:29)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_76_1'(test.cpp:76:19) has been inferred on port 'gmem' (test.cpp:76:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_131_5'(test.cpp:131:20) has been inferred on port 'gmem' (test.cpp:131:20)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_45_1'(test.cpp:45:19) has been inferred on port 'gmem' (test.cpp:45:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.83 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.35 seconds; current allocated memory: 209.955 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.956 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 212.185 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 212.715 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_2' (test.cpp:77) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_132_6' (test.cpp:132) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<3>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<2>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<1>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<0>' (test.cpp:28:46).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:102:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:116:45
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:116:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:117:45
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:117:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:118:45
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:118:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:119:45
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:119:60
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:112:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:122:3
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file test.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.85 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.25 seconds; current allocated memory: 208.297 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<0>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<0>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<1>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<1>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<2>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<2>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<3>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<3>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int*, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:104:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:105:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:106:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:107:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:108:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:113:21)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:123:31)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:123:29)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_76_1'(test.cpp:76:19) has been inferred on port 'gmem' (test.cpp:76:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_131_5'(test.cpp:131:20) has been inferred on port 'gmem' (test.cpp:131:20)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_45_1'(test.cpp:45:19) has been inferred on port 'gmem' (test.cpp:45:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.13 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.71 seconds; current allocated memory: 209.951 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.953 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.188 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 212.718 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_2' (test.cpp:77) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_132_6' (test.cpp:132) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<0>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:41).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<3>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<2>' (test.cpp:28:46).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:102:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:116:45
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:116:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:117:45
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:117:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:118:45
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:118:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:119:45
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:119:60
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:112:2
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file test.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.65 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.88 seconds; current allocated memory: 208.298 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<0>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<0>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<1>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<1>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<2>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<2>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<3>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<3>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:104:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:105:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:106:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:107:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:108:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:113:21)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_76_1'(test.cpp:76:19) has been inferred on port 'gmem' (test.cpp:76:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_126_4'(test.cpp:126:20) has been inferred on port 'gmem' (test.cpp:126:20)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_45_1'(test.cpp:45:19) has been inferred on port 'gmem' (test.cpp:45:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.8 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.35 seconds; current allocated memory: 209.915 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.917 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 212.665 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_2' (test.cpp:77) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_127_5' (test.cpp:127) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<3>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<2>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<1>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<0>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:41).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE<3>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE<2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE<1>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE<0>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_45_1' (test.cpp:45) in function 'load_weight' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf'  in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:105) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_4' (test.cpp:107) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_112_3' (test.cpp:113)  to a process function for dataflow in function 'top'.
INFO: [XFORM 203-721] Extract dataflow region from loop loop_d_out (test.cpp:102)  of function 'top'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_loop_d_out' (test.cpp:102:3), detected/extracted 6 process function(s): 
	 'load_weight'
	 'VITIS_LOOP_112_3_proc'
	 'PE<0>'
	 'PE<1>'
	 'PE<2>'
	 'PE<3>'.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<3>' (test.cpp:28:3)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<2>' (test.cpp:28:3)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<1>' (test.cpp:28:3)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<0>' (test.cpp:28:3)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.01 seconds; current allocated memory: 235.041 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (test.cpp:76:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_126_4' (test.cpp:126:28) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:78:24)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[0]' (test.cpp:48:26)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local6' (test.cpp:36:31)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local5' (test.cpp:36:31)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local4' (test.cpp:36:31)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:36:31)
WARNING: [HLS 200-1449] Process PE<0> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE<0> has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE<1> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE<1> has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE<2> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE<2> has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE<3> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_loop_d_out has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 307.011 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
WARNING: [SYN 201-103] Legalizing function name 'PE<0>' to 'PE_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<1>' to 'PE_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<2>' to 'PE_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<3>' to 'PE_3_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 30, Final II = 19, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 307.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 307.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_112_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 307.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 307.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 308.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 308.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 308.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 309.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 309.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 309.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 309.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 310.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_loop_d_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 310.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 310.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 310.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 311.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_4_VITIS_LOOP_127_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_126_4_VITIS_LOOP_127_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 311.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_3' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 311.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 312.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_112_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_112_3_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 313.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 314.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 316.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 318.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 319.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_loop_d_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_loop_d_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 322.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 323.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: test.cpp:117:9
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test.cpp
WARNING: [HLS 207-5334] Only for-loops and functions support the dataflow: test.cpp:117:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.77 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.68 seconds; current allocated memory: 208.194 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<0>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<0>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<1>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<1>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<2>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<2>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<3>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<3>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:104:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:105:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:106:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:107:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:108:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:113:21)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:56:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_76_1'(test.cpp:76:19) has been inferred on port 'gmem' (test.cpp:76:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_127_4'(test.cpp:127:20) has been inferred on port 'gmem' (test.cpp:127:20)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_45_1'(test.cpp:45:19) has been inferred on port 'gmem' (test.cpp:45:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.16 seconds. CPU system time: 0.61 seconds. Elapsed time: 5.38 seconds; current allocated memory: 209.926 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.928 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 212.157 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 212.686 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_2' (test.cpp:77) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_d_out' (test.cpp:100) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_5' (test.cpp:128) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_d_out' (test.cpp:100) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<3>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<2>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<1>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<0>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:41).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_112_3' (test.cpp:112) in function 'top' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE<3>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE<2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE<1>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE<0>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_45_1' (test.cpp:45) in function 'load_weight' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf'  in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:105) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_4' (test.cpp:107) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<3>' (test.cpp:28:1)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<2>' (test.cpp:28:1)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<1>' (test.cpp:28:1)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<0>' (test.cpp:28:1)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 235.058 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (test.cpp:76:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_127_4' (test.cpp:127:28) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:78:24)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[3]' (test.cpp:48:83)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[2]' (test.cpp:48:64)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[1]' (test.cpp:48:45)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf[0]' (test.cpp:48:26)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local6' (test.cpp:36:31)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local5' (test.cpp:36:31)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local4' (test.cpp:36:31)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:36:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 278.094 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
WARNING: [SYN 201-103] Legalizing function name 'PE<0>' to 'PE_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<1>' to 'PE_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<2>' to 'PE_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<3>' to 'PE_3_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 30, Final II = 19, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 278.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 279.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 279.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 279.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 279.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 280.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 280.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 280.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 280.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 281.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'
INFO: [SCHED 204-61] Pipelining loop 'loop_d_out'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'load' operation ('weight_buf_0_load', /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'weight_buf_0' and 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'load' operation ('weight_buf_0_load', /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'weight_buf_0' and 'call' operation ('_ln102', test.cpp:102) to 'load_weight'.
WARNING: [HLS 200-880] The II Violation in module 'top' (loop 'loop_d_out'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('_ln119', test.cpp:119) to 'PE<1>' and 'call' operation ('_ln118', test.cpp:118) to 'PE<0>'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weight_buf_0_load', /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'weight_buf_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 25, Depth = 75, loop 'loop_d_out'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_127_4_VITIS_LOOP_128_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_127_4_VITIS_LOOP_128_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 281.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_buf_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_3' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 282.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 283.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 285.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 287.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 289.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 291.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weights', 'data_in' and 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 295.744 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32s_32s_32_1_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'top_data_in_local_0_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_data_out_local_0_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_weight_buf_1_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_1_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_2_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_3_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_4_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.82 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.79 seconds; current allocated memory: 306.896 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:100:23
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:107:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:107:39
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:107:54
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:108:45
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:108:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:109:45
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:109:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:110:45
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:110:60
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file test.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.49 seconds; current allocated memory: 208.264 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:47:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<0>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<0>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<1>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<1>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<2>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<2>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<3>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<3>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:94:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:102:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:103:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:104:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:105:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:55:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:55:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:55:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_71_1'(test.cpp:71:19) has been inferred on port 'gmem' (test.cpp:71:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_116_3'(test.cpp:116:20) has been inferred on port 'gmem' (test.cpp:116:20)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_45_1'(test.cpp:45:19) has been inferred on port 'gmem' (test.cpp:45:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.87 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.56 seconds; current allocated memory: 209.643 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.645 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 211.835 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 212.396 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (test.cpp:72) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_4' (test.cpp:117) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:41).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<3>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<2>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<1>' (test.cpp:28:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE<0>' (test.cpp:28:46).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_45_1' (test.cpp:45) in function 'load_weight' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE<3>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE<2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE<1>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE<0>' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:61) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'weights_stream_1' (test.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:103) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:104) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop loop_d_out (test.cpp:100)  of function 'top'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_loop_d_out' (test.cpp:94:3), detected/extracted 5 process function(s): 
	 'load_weight'
	 'PE<0>'
	 'PE<1>'
	 'PE<2>'
	 'PE<3>'.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<3>' (test.cpp:28:2)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<2>' (test.cpp:28:2)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<1>' (test.cpp:28:2)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE<0>' (test.cpp:28:3)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 234.792 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_1' (test.cpp:71:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_116_3' (test.cpp:116:28) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:73:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local6' (test.cpp:36:31)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local5' (test.cpp:36:31)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local4' (test.cpp:36:31)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:36:31)
WARNING: [HLS 200-1449] Process PE<0> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE<0> has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE<1> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE<1> has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE<2> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE<2> has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE<3> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_loop_d_out has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 297.107 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
WARNING: [SYN 201-103] Legalizing function name 'PE<0>' to 'PE_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<1>' to 'PE_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<2>' to 'PE_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE<3>' to 'PE_3_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 30, Final II = 19, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 297.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 297.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 298.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 298.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 298.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 299.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 299.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 299.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE<3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE<3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 299.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 300.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_loop_d_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 300.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 300.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 300.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 300.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1_VITIS_LOOP_72_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_71_1_VITIS_LOOP_72_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_3_VITIS_LOOP_117_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_116_3_VITIS_LOOP_117_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 301.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_3' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 301.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 302.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 303.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 305.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 307.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 309.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_loop_d_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_loop_d_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 311.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 313.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weights', 'data_in' and 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 315.112 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32s_32s_32_1_1_Multiplier_0'
INFO: [RTMG 210-285] Implementing FIFO 'weight_buf_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_1_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c1_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_2_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c2_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_3_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c3_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'top_data_in_local_0_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_data_out_local_0_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.85 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.86 seconds; current allocated memory: 325.821 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:146:23
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:153:8
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:153:38
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:153:56
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:154:44
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:154:62
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:155:44
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:155:62
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:156:44
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:156:62
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file test.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.91 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.98 seconds; current allocated memory: 208.310 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:93:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:50:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:52:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:64:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:66:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:78:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:80:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:140:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:148:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:149:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:150:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:151:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_117_1'(test.cpp:117:20) has been inferred on port 'gmem' (test.cpp:117:20)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_162_3'(test.cpp:162:20) has been inferred on port 'gmem' (test.cpp:162:20)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_91_1'(test.cpp:91:19) has been inferred on port 'gmem' (test.cpp:91:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.03 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.61 seconds; current allocated memory: 209.704 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.705 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 211.910 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 212.488 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_2' (test.cpp:118) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_163_4' (test.cpp:163) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:87).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_3' (test.cpp:71:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_2' (test.cpp:57:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_1' (test.cpp:43:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_0' (test.cpp:28:46).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_91_1' (test.cpp:91) in function 'load_weight' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_77_1' (test.cpp:77) in function 'PE_3' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_1' (test.cpp:63) in function 'PE_2' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_1' (test.cpp:49) in function 'PE_1' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE_0' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:106) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local' (test.cpp:107) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'weights_stream_1' (test.cpp:148) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:149) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:150) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop loop_d_out (test.cpp:146)  of function 'top'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_loop_d_out' (test.cpp:140:3), detected/extracted 5 process function(s): 
	 'load_weight'
	 'PE_0'
	 'PE_1'
	 'PE_2'
	 'PE_3'.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_3' (test.cpp:71:2)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_2' (test.cpp:57:2)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_1' (test.cpp:43:2)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_0' (test.cpp:28:2)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 234.884 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (test.cpp:117:28) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_3' (test.cpp:162:28) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:119:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:79:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:65:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:51:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:36:28)
WARNING: [HLS 200-1449] Process PE_0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_0 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_2 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_loop_d_out has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 297.204 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 30, Final II = 19, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 297.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 297.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 298.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 298.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 298.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 299.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 299.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 299.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 299.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 300.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_loop_d_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 300.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 300.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 300.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_162_3_VITIS_LOOP_163_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_162_3_VITIS_LOOP_163_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 301.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_in_local_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'data_out_local_3' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 301.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 302.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 303.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 305.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 307.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 309.433 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:151:23
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:158:8
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:158:38
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:158:54
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:159:44
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:159:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:160:44
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:160:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:161:44
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:161:60
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file test.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.28 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.02 seconds; current allocated memory: 208.294 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:93:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:50:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:52:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:64:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:66:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:78:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:80:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:145:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:153:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:154:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:155:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:156:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_91_1'(test.cpp:91:19) has been inferred on port 'gmem' (test.cpp:91:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.19 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.7 seconds; current allocated memory: 210.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 210.018 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 212.255 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.758 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_1' (test.cpp:120) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_2' (test.cpp:167) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:87).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_3' (test.cpp:71:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_2' (test.cpp:57:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_1' (test.cpp:43:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_0' (test.cpp:28:46).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_91_1' (test.cpp:91) in function 'load_weight' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_77_1' (test.cpp:77) in function 'PE_3' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_1' (test.cpp:63) in function 'PE_2' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_1' (test.cpp:49) in function 'PE_1' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE_0' completely with a factor of 10.
WARNING: [HLS 200-805] An internal stream 'weights_stream_1' (test.cpp:153) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:154) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:155) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop loop_d_out (test.cpp:151)  of function 'top'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_loop_d_out' (test.cpp:145:3), detected/extracted 5 process function(s): 
	 'load_weight'
	 'PE_0'
	 'PE_1'
	 'PE_2'
	 'PE_3'.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_3' (test.cpp:71:2)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_2' (test.cpp:57:2)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_1' (test.cpp:43:2)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_0' (test.cpp:28:2)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 235.132 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local0' (test.cpp:121:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local1' (test.cpp:122:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local2' (test.cpp:123:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local3' (test.cpp:124:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:79:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:65:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:51:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:36:28)
WARNING: [HLS 200-1449] Process PE_0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_0 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_2 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_loop_d_out has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 297.362 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 30, Final II = 19, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 297.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 298.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 298.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 298.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 298.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 299.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 299.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 299.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 299.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 300.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_loop_d_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 300.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 300.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 300.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:122) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'VITIS_LOOP_120_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_2'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:169) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'VITIS_LOOP_167_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 301.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 302.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 302.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 304.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 305.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 307.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 309.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_loop_d_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWPROT' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:160:38
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:160:54
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:161:44
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:161:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:162:44
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:162:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:163:44
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:163:60
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file test.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.64 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.3 seconds; current allocated memory: 208.279 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:93:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:50:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:52:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:64:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:66:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:78:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:80:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:150:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:155:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:156:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:157:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:158:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_91_1'(test.cpp:91:19) has been inferred on port 'gmem' (test.cpp:91:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.78 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.45 seconds; current allocated memory: 210.018 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 210.019 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 212.255 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.757 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_1' (test.cpp:120) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_2' (test.cpp:169) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:87).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_3' (test.cpp:71:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_2' (test.cpp:57:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_1' (test.cpp:43:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_0' (test.cpp:28:46).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_91_1' (test.cpp:91) in function 'load_weight' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_77_1' (test.cpp:77) in function 'PE_3' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_1' (test.cpp:63) in function 'PE_2' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_1' (test.cpp:49) in function 'PE_1' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE_0' completely with a factor of 10.
WARNING: [HLS 200-805] An internal stream 'weights_stream_1' (test.cpp:155) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:156) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:157) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop loop_d_out (test.cpp:150)  of function 'top'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_loop_d_out' (test.cpp:150:3), detected/extracted 5 process function(s): 
	 'load_weight'
	 'PE_0'
	 'PE_1'
	 'PE_2'
	 'PE_3'.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_3' (test.cpp:71:2)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_2' (test.cpp:57:2)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_1' (test.cpp:43:2)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_0' (test.cpp:28:2)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 235.129 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local0' (test.cpp:121:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local1' (test.cpp:122:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local2' (test.cpp:123:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local3' (test.cpp:124:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:79:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:65:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:51:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:36:28)
WARNING: [HLS 200-1449] Process PE_0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_0 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_2 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_loop_d_out has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 297.375 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 30, Final II = 19, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 297.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 298.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 298.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 298.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 298.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 299.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 299.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 299.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 299.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 300.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_loop_d_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 300.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 300.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 300.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:122) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'VITIS_LOOP_120_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_2'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:171) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'VITIS_LOOP_169_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 301.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 302.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 302.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 304.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 305.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 307.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 309.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_loop_d_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWREGION' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.078 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:149:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:167:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:168:3
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: test.cpp:129:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file test.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.9 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.99 seconds; current allocated memory: 208.226 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:93:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:50:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:52:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:64:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:66:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:78:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:80:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:129:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:156:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:157:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:158:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:159:20)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:150:24)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:151:24)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:151:22)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:152:24)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:152:22)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:153:24)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:153:22)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:167:24)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:167:22)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:168:24)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:168:22)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:169:24)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:169:22)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:170:24)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:170:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_91_1'(test.cpp:91:19) has been inferred on port 'gmem' (test.cpp:91:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.8 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.25 seconds; current allocated memory: 209.818 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.820 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 212.043 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 212.557 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:87).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_3' (test.cpp:71:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_2' (test.cpp:57:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_1' (test.cpp:43:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_0' (test.cpp:28:46).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_91_1' (test.cpp:91) in function 'load_weight' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_77_1' (test.cpp:77) in function 'PE_3' completely with a factor of 10.
INFO: [HLS 200-489]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.078 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:160:38
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:160:54
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:161:44
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:161:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:162:44
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:162:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:163:44
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:163:60
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file test.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.8 seconds. CPU system time: 0.39 seconds. Elapsed time: 2.96 seconds; current allocated memory: 208.275 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:93:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:50:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:52:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:64:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:66:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:78:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:80:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:150:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:155:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:156:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:157:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:158:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_91_1'(test.cpp:91:19) has been inferred on port 'gmem' (test.cpp:91:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.49 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.99 seconds; current allocated memory: 210.012 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 210.014 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 212.252 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.752 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_1' (test.cpp:120) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_2' (test.cpp:169) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:87).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_3' (test.cpp:71:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_2' (test.cpp:57:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_1' (test.cpp:43:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_0' (test.cpp:28:46).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_91_1' (test.cpp:91) in function 'load_weight' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_77_1' (test.cpp:77) in function 'PE_3' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_1' (test.cpp:63) in function 'PE_2' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_1' (test.cpp:49) in function 'PE_1' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE_0' completely with a factor of 10.
WARNING: [HLS 200-805] An internal stream 'weights_stream_1' (test.cpp:155) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:156) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:157) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop loop_d_out (test.cpp:150)  of function 'top'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_loop_d_out' (test.cpp:150:3), detected/extracted 5 process function(s): 
	 'load_weight'
	 'PE_0'
	 'PE_1'
	 'PE_2'
	 'PE_3'.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_3' (test.cpp:71:2)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_2' (test.cpp:57:2)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_1' (test.cpp:43:2)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_0' (test.cpp:28:2)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 235.132 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local0' (test.cpp:121:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local1' (test.cpp:122:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local2' (test.cpp:123:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local3' (test.cpp:124:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:79:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:65:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:51:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:36:28)
WARNING: [HLS 200-1449] Process PE_0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_0 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_2 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_loop_d_out has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.61 seconds; current allocated memory: 297.375 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 30, Final II = 19, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 297.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 298.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 298.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 298.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 298.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 299.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 299.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 299.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 299.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 300.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_loop_d_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 300.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 300.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 300.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:122) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'VITIS_LOOP_120_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_2'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:171) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'VITIS_LOOP_169_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 301.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 302.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 302.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 304.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 305.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 307.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 309.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_loop_d_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWREGION' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.078 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:142:38
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:142:54
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:143:44
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:143:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:144:44
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:144:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:145:44
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:145:60
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:152:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:153:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:154:3
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: test.cpp:132:2
WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file test.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.72 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.86 seconds; current allocated memory: 208.296 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:93:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:50:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:52:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:64:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:66:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:78:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:80:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:132:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:137:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:138:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:139:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:140:20)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:152:24)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:152:22)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:153:24)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:153:22)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:154:24)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:154:22)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:155:24)
WARNING: [HLS 214-167] The program may have out of bound array access (test.cpp:155:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_91_1'(test.cpp:91:19) has been inferred on port 'gmem' (test.cpp:91:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.69 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.22 seconds; current allocated memory: 209.922 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.924 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 212.139 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 212.653 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_1' (test.cpp:120) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:87).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_3' (test.cpp:71:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_2' (test.cpp:57:46).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.078 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:144:38
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:144:54
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:145:44
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:145:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:146:44
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:146:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:147:44
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: test.cpp:147:60
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file test.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.4 seconds. CPU system time: 0.4 seconds. Elapsed time: 2.98 seconds; current allocated memory: 192.274 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:93:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:50:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:52:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:64:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:66:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:78:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:80:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:134:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:139:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:140:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:141:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:142:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:101:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_91_1'(test.cpp:91:19) has been inferred on port 'gmem' (test.cpp:91:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.11 seconds. CPU system time: 0.45 seconds. Elapsed time: 4.69 seconds; current allocated memory: 194.013 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.014 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 196.253 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 196.754 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_1' (test.cpp:120) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_2' (test.cpp:153) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:87).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_3' (test.cpp:71:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_2' (test.cpp:57:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_1' (test.cpp:43:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_0' (test.cpp:28:46).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_91_1' (test.cpp:91) in function 'load_weight' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_77_1' (test.cpp:77) in function 'PE_3' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_1' (test.cpp:63) in function 'PE_2' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_1' (test.cpp:49) in function 'PE_1' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE_0' completely with a factor of 10.
WARNING: [HLS 200-805] An internal stream 'weights_stream_1' (test.cpp:139) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:140) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:141) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop loop_d_out (test.cpp:134)  of function 'top'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_loop_d_out' (test.cpp:134:3), detected/extracted 5 process function(s): 
	 'load_weight'
	 'PE_0'
	 'PE_1'
	 'PE_2'
	 'PE_3'.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_3' (test.cpp:71:2)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_2' (test.cpp:57:2)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_1' (test.cpp:43:2)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_0' (test.cpp:28:2)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 219.134 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local0' (test.cpp:121:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local1' (test.cpp:122:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local2' (test.cpp:123:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local3' (test.cpp:124:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:79:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:65:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:51:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:36:28)
WARNING: [HLS 200-1449] Process PE_0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_0 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_2 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_loop_d_out has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 281.383 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 30, Final II = 19, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 281.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 282.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 282.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 282.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 282.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 283.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 283.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 283.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 283.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 284.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_loop_d_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 284.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 284.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 284.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 285.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:122) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'VITIS_LOOP_120_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_2'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:155) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'VITIS_LOOP_153_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 285.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 286.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 286.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 288.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 289.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 291.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 293.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_loop_d_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_loop_d_out/m_axi_gmem_AWREGION' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.069 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.72 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.98 seconds; current allocated memory: 208.188 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:93:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:50:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:52:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:64:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:66:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:78:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:80:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:110:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:115:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:116:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:117:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:118:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:131:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:131:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:131:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_91_1'(test.cpp:91:19) has been inferred on port 'gmem' (test.cpp:91:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.8 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.34 seconds; current allocated memory: 209.943 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 209.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 212.193 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 212.739 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_150_1' (test.cpp:150) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_d_out' (test.cpp:157) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_163_2' (test.cpp:163) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:87).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_3' (test.cpp:71:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_2' (test.cpp:57:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_1' (test.cpp:43:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_0' (test.cpp:28:46).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_91_1' (test.cpp:91) in function 'load_weight' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_77_1' (test.cpp:77) in function 'PE_3' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_1' (test.cpp:63) in function 'PE_2' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_1' (test.cpp:49) in function 'PE_1' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE_0' completely with a factor of 10.
WARNING: [HLS 200-805] An internal stream 'weights_stream_1' (test.cpp:115) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:116) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:117) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'PE_dataflow' (test.cpp:99), detected/extracted 5 process function(s): 
	 'load_weight'
	 'PE_0'
	 'PE_1'
	 'PE_2'
	 'PE_3'.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_3' (test.cpp:71:30)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_2' (test.cpp:57:30)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_1' (test.cpp:43:30)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_0' (test.cpp:28:30)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 235.121 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local0' (test.cpp:151:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local1' (test.cpp:152:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local2' (test.cpp:153:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local3' (test.cpp:154:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:79:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:65:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:51:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:36:28)
WARNING: [HLS 200-993] Function 'PE_dataflow' (test.cpp:99) failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop . Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [HLS 200-1449] Process PE_0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_0 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_2 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 287.648 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 30, Final II = 19, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 288.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 288.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 288.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 288.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 289.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 289.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 289.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 290.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 290.213 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 290.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 290.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 291.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:152) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'VITIS_LOOP_150_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_2'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:165) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'VITIS_LOOP_163_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 291.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 292.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 292.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 294.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 295.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 297.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 299.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_dataflow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 301.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weights', 'data_in' and 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 304.584 MB.
INFO: [RTMG 210-282]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.92 seconds; current allocated memory: 208.192 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:93:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:35:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:50:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:52:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:64:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:66:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:78:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:80:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:110:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:115:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:116:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:117:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:118:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:131:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:131:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:131:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_91_1'(test.cpp:91:19) has been inferred on port 'gmem' (test.cpp:91:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.13 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.72 seconds; current allocated memory: 209.947 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.949 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 212.217 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 212.750 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_150_1' (test.cpp:150) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_2' (test.cpp:164) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:87).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_3' (test.cpp:71:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_2' (test.cpp:57:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_1' (test.cpp:43:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_0' (test.cpp:28:46).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_91_1' (test.cpp:91) in function 'load_weight' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_77_1' (test.cpp:77) in function 'PE_3' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_1' (test.cpp:63) in function 'PE_2' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_1' (test.cpp:49) in function 'PE_1' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (test.cpp:34) in function 'PE_0' completely with a factor of 10.
WARNING: [HLS 200-805] An internal stream 'weights_stream_1' (test.cpp:115) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:116) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:117) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'PE_dataflow' (test.cpp:99), detected/extracted 5 process function(s): 
	 'load_weight'
	 'PE_0'
	 'PE_1'
	 'PE_2'
	 'PE_3'.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_3' (test.cpp:71:30)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_2' (test.cpp:57:30)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_1' (test.cpp:43:30)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_0' (test.cpp:28:30)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 235.128 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local0' (test.cpp:151:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local1' (test.cpp:152:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local2' (test.cpp:153:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local3' (test.cpp:154:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:79:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:65:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:51:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:36:28)
WARNING: [HLS 200-1449] Process PE_0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_0 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_2 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 287.651 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 30, Final II = 19, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 288.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 288.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 288.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 288.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 289.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 289.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 289.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 290.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 290.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 290.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 290.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 291.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:152) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'VITIS_LOOP_150_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_164_2'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:166) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'VITIS_LOOP_164_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 291.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 292.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 292.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 294.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 295.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 297.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 299.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_dataflow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 301.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weights', 'data_in' and 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 304.585 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32s_32s_32_1_1_Multiplier_0'
INFO: [RTMG 210-285] Implementing FIFO 'weight_buf_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_1_U(top_fifo_w32_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.62 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.85 seconds; current allocated memory: 208.190 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:90:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:33:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:38:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:47:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:52:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:51:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:66:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:65:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:75:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:80:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:79:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:107:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:112:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:113:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:114:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:115:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:128:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:128:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:128:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_88_1'(test.cpp:88:19) has been inferred on port 'gmem' (test.cpp:88:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.05 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.56 seconds; current allocated memory: 209.981 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.982 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 212.287 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 212.830 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_147_1' (test.cpp:147) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_2' (test.cpp:161) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:84).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_3' (test.cpp:70:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_2' (test.cpp:56:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_1' (test.cpp:42:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_0' (test.cpp:28:46).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_88_1' (test.cpp:88) in function 'load_weight' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_77_1' (test.cpp:75) in function 'PE_3' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_1' (test.cpp:61) in function 'PE_2' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_1' (test.cpp:47) in function 'PE_1' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_1' (test.cpp:33) in function 'PE_0' completely with a factor of 10.
WARNING: [HLS 200-805] An internal stream 'weights_stream_1' (test.cpp:112) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:113) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:114) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'PE_dataflow' (test.cpp:96), detected/extracted 5 process function(s): 
	 'load_weight'
	 'PE_0'
	 'PE_1'
	 'PE_2'
	 'PE_3'.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_3' (test.cpp:70:30)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_2' (test.cpp:56:30)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_1' (test.cpp:42:30)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_0' (test.cpp:28:30)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 235.226 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local0' (test.cpp:148:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local1' (test.cpp:149:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local2' (test.cpp:150:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local3' (test.cpp:151:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:78:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:64:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:50:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:36:28)
WARNING: [HLS 200-1449] Process PE_0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_0 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_2 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.59 seconds; current allocated memory: 287.760 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 30, Final II = 19, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 288.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 288.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 288.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 289.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 289.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 289.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 289.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 290.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 290.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 290.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 290.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 291.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:149) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'VITIS_LOOP_147_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_2'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:163) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'VITIS_LOOP_161_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 291.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 292.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 292.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 294.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 296.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 297.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 299.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_dataflow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 301.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weights', 'data_in' and 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.76 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.99 seconds; current allocated memory: 208.192 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:90:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:33:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:38:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:47:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:52:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:51:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:66:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:65:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:75:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:80:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:79:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:107:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:112:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:113:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:114:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:115:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:128:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:128:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:128:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_88_1'(test.cpp:88:19) has been inferred on port 'gmem' (test.cpp:88:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.07 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.63 seconds; current allocated memory: 209.983 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 212.286 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 212.827 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_147_1' (test.cpp:147) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_2' (test.cpp:161) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:84).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_3' (test.cpp:70:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_2' (test.cpp:56:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_1' (test.cpp:42:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_0' (test.cpp:28:46).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_88_1' (test.cpp:88) in function 'load_weight' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_77_1' (test.cpp:75) in function 'PE_3' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_1' (test.cpp:61) in function 'PE_2' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_1' (test.cpp:47) in function 'PE_1' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_1' (test.cpp:33) in function 'PE_0' completely with a factor of 10.
WARNING: [HLS 200-805] An internal stream 'weights_stream_1' (test.cpp:112) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:113) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:114) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'PE_dataflow' (test.cpp:96), detected/extracted 5 process function(s): 
	 'load_weight'
	 'PE_0'
	 'PE_1'
	 'PE_2'
	 'PE_3'.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_3' (test.cpp:70:30)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_2' (test.cpp:56:30)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_1' (test.cpp:42:30)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_0' (test.cpp:28:30)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 235.223 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local0' (test.cpp:148:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local1' (test.cpp:149:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local2' (test.cpp:150:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local3' (test.cpp:151:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:78:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:64:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:50:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:36:28)
WARNING: [HLS 200-1449] Process PE_0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_0 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_2 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 287.765 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 30, Final II = 19, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 288.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 288.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 288.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 289.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 289.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 289.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 289.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 290.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 290.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 290.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 290.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 291.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:149) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'VITIS_LOOP_147_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_2'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:163) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'VITIS_LOOP_161_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 291.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 292.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 292.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 294.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 296.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 297.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 299.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_dataflow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 301.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weights', 'data_in' and 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.85 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.91 seconds; current allocated memory: 208.190 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:90:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:33:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:38:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:47:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:52:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:51:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:66:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:65:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:75:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:80:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:79:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:107:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:112:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:113:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:114:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:115:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:132:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:132:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:132:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_88_1'(test.cpp:88:19) has been inferred on port 'gmem' (test.cpp:88:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.9 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.38 seconds; current allocated memory: 209.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.982 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 212.286 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 212.834 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_1' (test.cpp:151) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (test.cpp:165) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:84).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_3' (test.cpp:70:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_2' (test.cpp:56:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_1' (test.cpp:42:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PE_0' (test.cpp:28:46).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_88_1' (test.cpp:88) in function 'load_weight' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_77_1' (test.cpp:75) in function 'PE_3' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_1' (test.cpp:61) in function 'PE_2' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_1' (test.cpp:47) in function 'PE_1' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_1' (test.cpp:33) in function 'PE_0' completely with a factor of 10.
INFO: [XFORM 203-712] Applying dataflow to function 'PE_dataflow' (test.cpp:96), detected/extracted 5 process function(s): 
	 'load_weight'
	 'PE_0'
	 'PE_1'
	 'PE_2'
	 'PE_3'.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_3' (test.cpp:70:30)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_2' (test.cpp:56:30)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_1' (test.cpp:42:30)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_0' (test.cpp:28:30)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 235.232 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local0' (test.cpp:152:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local1' (test.cpp:153:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local2' (test.cpp:154:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local3' (test.cpp:155:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:78:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:64:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:50:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:36:28)
WARNING: [HLS 200-1449] Process PE_0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_0 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_2 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 287.768 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 30, Final II = 19, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 288.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 288.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 288.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 289.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 289.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 289.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 289.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 290.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PE_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, function 'PE_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 290.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 290.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 290.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 291.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_151_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:153) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'VITIS_LOOP_151_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:167) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 291.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 292.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 292.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 294.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 296.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 297.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 299.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_dataflow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 301.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weights', 'data_in' and 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 304.680 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32s_32s_32_1_1_Multiplier_0'
INFO: [RTMG 210-285] Implementing FIFO 'weight_buf_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_1_U(top_fifo_w32_d10_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.97 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.05 seconds; current allocated memory: 208.192 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:78:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:30:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:35:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:34:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:41:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:46:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:45:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:52:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:57:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:56:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:63:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:68:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:67:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:95:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:100:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:101:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:102:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:103:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:116:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:116:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:116:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_76_1'(test.cpp:76:19) has been inferred on port 'gmem' (test.cpp:76:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.22 seconds. CPU system time: 0.46 seconds. Elapsed time: 4.84 seconds; current allocated memory: 209.983 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 212.282 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 212.828 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_1' (test.cpp:135) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_149_2' (test.cpp:149) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:72).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_76_1' (test.cpp:76) in function 'load_weight' completely with a factor of 10.
WARNING: [HLS 200-805] An internal stream 'weights_stream_1' (test.cpp:100) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:101) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'PE_dataflow' (test.cpp:84), detected/extracted 5 process function(s): 
	 'load_weight'
	 'PE_0'
	 'PE_1'
	 'PE_2'
	 'PE_3'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 235.046 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local0' (test.cpp:136:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local1' (test.cpp:137:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local2' (test.cpp:138:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local3' (test.cpp:139:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:66:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:44:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:33:28)
WARNING: [HLS 200-1449] Process PE_0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_0 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_2 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 287.089 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 30, Final II = 19, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 287.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 287.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 287.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 288.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 288.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 288.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 288.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 289.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 289.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:137) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'VITIS_LOOP_135_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_2'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:151) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'VITIS_LOOP_149_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 289.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 290.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 291.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 291.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 292.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 293.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 294.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_dataflow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 296.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weights', 'data_in' and 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 298.802 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32s_32s_32_1_1_Multiplier_0'
INFO: [RTMG 210-285] Implementing FIFO 'weight_buf_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_1_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c14_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_2_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c15_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_3_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c16_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'top_data_in_local0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_data_out_local0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.75 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.59 seconds; current allocated memory: 309.589 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.74 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.94 seconds; current allocated memory: 208.190 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:82:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:30:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:36:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:35:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:42:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:48:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:47:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:54:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:60:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:59:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:66:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:72:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:71:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:99:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:104:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:105:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:106:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:107:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:120:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:120:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:120:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_80_1'(test.cpp:80:19) has been inferred on port 'gmem' (test.cpp:80:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.19 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.73 seconds; current allocated memory: 209.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.982 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 212.290 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 212.836 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_139_1' (test.cpp:139) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_2' (test.cpp:153) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (test.cpp:76).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_1' (test.cpp:80) in function 'load_weight' completely with a factor of 10.
WARNING: [HLS 200-805] An internal stream 'weights_stream_1' (test.cpp:104) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:105) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'PE_dataflow' (test.cpp:88), detected/extracted 5 process function(s): 
	 'load_weight'
	 'PE_0'
	 'PE_1'
	 'PE_2'
	 'PE_3'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 235.061 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local0' (test.cpp:140:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local1' (test.cpp:141:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local2' (test.cpp:142:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local3' (test.cpp:143:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:58:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:46:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:34:24)
WARNING: [HLS 200-1449] Process PE_0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_0 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_2 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 287.133 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 30, Final II = 19, Depth = 19, function 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 287.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 287.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 287.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 288.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 288.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 288.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 289.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 289.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 289.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:141) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'VITIS_LOOP_139_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_2'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:155) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'VITIS_LOOP_153_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 289.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 290.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 291.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 292.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 293.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 293.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 294.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_dataflow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 296.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weights', 'data_in' and 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 299.236 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32s_32s_32_1_1_Multiplier_0'
INFO: [RTMG 210-285] Implementing FIFO 'weight_buf_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_1_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c14_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_2_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c15_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_3_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c16_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'top_data_in_local0_ram (RAM)' using auto RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.89 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.97 seconds; current allocated memory: 208.192 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:81:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:30:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:36:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:35:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:42:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:48:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:47:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:54:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:60:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:59:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:66:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:72:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:71:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:98:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:103:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:104:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:105:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:106:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:119:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:119:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:119:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_78_1'(test.cpp:78:22) has been inferred on port 'gmem' (test.cpp:78:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.05 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.6 seconds; current allocated memory: 209.983 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 212.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 212.833 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (test.cpp:138) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_152_2' (test.cpp:152) in function 'top' automatically.
WARNING: [HLS 200-805] An internal stream 'weights_stream_1' (test.cpp:103) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:104) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:105) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'PE_dataflow' (test.cpp:87), detected/extracted 5 process function(s): 
	 'load_weight'
	 'PE_0'
	 'PE_1'
	 'PE_2'
	 'PE_3'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 235.046 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local0' (test.cpp:139:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local1' (test.cpp:140:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local2' (test.cpp:141:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local3' (test.cpp:142:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:58:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:46:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:34:24)
WARNING: [HLS 200-1449] Process PE_0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_0 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_2 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 287.080 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_78_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 287.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 287.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 287.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 288.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 288.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 288.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 288.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 289.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 289.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:140) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'VITIS_LOOP_138_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_2'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:154) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'VITIS_LOOP_152_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 289.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 290.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 290.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 291.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 292.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 293.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 294.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_dataflow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 296.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weights', 'data_in' and 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 298.886 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32s_32s_32_1_1_Multiplier_0'
INFO: [RTMG 210-285] Implementing FIFO 'weight_buf_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_1_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c14_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_2_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c15_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_3_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c16_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'top_data_in_local0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_data_out_local0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.82 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.88 seconds; current allocated memory: 309.661 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.94 seconds; current allocated memory: 208.190 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:81:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:30:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:36:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_0(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:35:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:42:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:48:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_1(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:47:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:54:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:60:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_2(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:59:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:66:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:72:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE_3(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:71:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:98:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:103:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:104:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:105:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int*, int*, int*, int*, int*, int*, int*, int*, int)' (test.cpp:106:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:119:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:119:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:119:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_78_1'(test.cpp:78:22) has been inferred on port 'gmem' (test.cpp:78:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.3 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.98 seconds; current allocated memory: 209.979 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.981 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 212.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 212.831 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (test.cpp:138) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_2' (test.cpp:151) in function 'top' automatically.
WARNING: [HLS 200-805] An internal stream 'weights_stream_1' (test.cpp:103) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:104) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:105) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'PE_dataflow' (test.cpp:87), detected/extracted 5 process function(s): 
	 'load_weight'
	 'PE_0'
	 'PE_1'
	 'PE_2'
	 'PE_3'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 235.044 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local0' (test.cpp:139:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local1' (test.cpp:140:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local2' (test.cpp:141:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local3' (test.cpp:142:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:58:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:46:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local' (test.cpp:34:24)
WARNING: [HLS 200-1449] Process PE_0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_0 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE_2 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE_3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 287.078 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_78_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 287.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 287.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 287.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 288.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 288.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 288.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 289.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 289.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:140) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'VITIS_LOOP_138_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_151_2'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (test.cpp:153) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'VITIS_LOOP_151_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 289.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 290.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 290.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 291.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 292.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 293.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 294.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_dataflow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 296.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weights', 'data_in' and 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 298.882 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32s_32s_32_1_1_Multiplier_0'
INFO: [RTMG 210-285] Implementing FIFO 'weight_buf_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_1_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c14_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_2_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c15_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_3_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c16_U(top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'top_data_in_local0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_data_out_local0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.87 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.8 seconds; current allocated memory: 309.641 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.65 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.85 seconds; current allocated memory: 208.176 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:45:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<0>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:33:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<0>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:35:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<1>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:33:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<1>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:35:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<2>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:33:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<2>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:35:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'void PE<3>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:33:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'void PE<3>(hls::stream<int, 0>&, hls::stream<int, 0>&, int (*) [10], int (*) [20], int, int)' (test.cpp:35:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int (*) [10], int (*) [20], int)' (test.cpp:55:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int (*) [10], int (*) [20], int)' (test.cpp:60:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int (*) [10], int (*) [20], int)' (test.cpp:61:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int (*) [10], int (*) [20], int)' (test.cpp:62:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int (*) [10], int (*) [20], int)' (test.cpp:63:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:76:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:76:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:76:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_88_1'(test.cpp:88:19) has been inferred on port 'gmem' (test.cpp:88:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_99_3'(test.cpp:99:19) has been inferred on port 'gmem' (test.cpp:99:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_42_1'(test.cpp:42:22) has been inferred on port 'gmem' (test.cpp:42:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.8 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.26 seconds; current allocated memory: 209.604 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.605 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.835 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 212.384 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_89_2' (test.cpp:89) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_4' (test.cpp:100) in function 'top' automatically.
WARNING: [HLS 200-805] An internal stream 'weights_stream_1' (test.cpp:60) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:61) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:62) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-779] Non-shared array 'data_in_local' (test.cpp:51) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'data_in_local' has read operations in process function 'PE<0>' (test.cpp:28:46) (around test.cpp:65).
INFO: [HLS 200-992] Argument 'data_in_local' has read operations in process function 'PE<1>' (test.cpp:28:46) (around test.cpp:66).
INFO: [HLS 200-992] Argument 'data_in_local' has read operations in process function 'PE<2>' (test.cpp:28:46) (around test.cpp:67).
INFO: [HLS 200-992] Argument 'data_in_local' has read operations in process function 'PE<3>' (test.cpp:28:46) (around test.cpp:68).
ERROR: [HLS 200-979] Argument 'data_out_local' (test.cpp:51) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'data_out_local' has write operations in process function 'PE<0>' (test.cpp:28:46) (around test.cpp:65).
INFO: [HLS 200-992] Argument 'data_out_local' has write operations in process function 'PE<1>' (test.cpp:28:46) (around test.cpp:66).
INFO: [HLS 200-992] Argument 'data_out_local' has write operations in process function 'PE<2>' (test.cpp:28:46) (around test.cpp:67).
INFO: [HLS 200-992] Argument 'data_out_local' has write operations in process function 'PE<3>' (test.cpp:28:46) (around test.cpp:68).
ERROR: [HLS 200-779] Non-shared array 'data_out_local' (test.cpp:51) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'data_out_local' has write operations in process function 'PE<0>' (test.cpp:28:46) (around test.cpp:65).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.071 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.76 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.99 seconds; current allocated memory: 208.161 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:45:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:33:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:35:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int (*) [10], int (*) [20], int)' (test.cpp:58:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int (*) [10], int (*) [20], int)' (test.cpp:63:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int (*) [10], int (*) [20], int)' (test.cpp:64:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int (*) [10], int (*) [20], int)' (test.cpp:65:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int (*) [10], int (*) [20], int)' (test.cpp:66:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:79:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:79:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:79:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_91_1'(test.cpp:91:19) has been inferred on port 'gmem' (test.cpp:91:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_102_3'(test.cpp:102:20) has been inferred on port 'gmem' (test.cpp:102:20)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_42_1'(test.cpp:42:22) has been inferred on port 'gmem' (test.cpp:42:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.7 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.18 seconds; current allocated memory: 209.396 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.397 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.505 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 211.842 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (test.cpp:92) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_4' (test.cpp:103) in function 'top' automatically.
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local'  in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'weights_stream_1' (test.cpp:63) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_2' (test.cpp:64) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream_3' (test.cpp:65) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'PE_dataflow' (test.cpp:51), detected/extracted 5 process function(s): 
	 'load_weight'
	 'PE5'
	 'PE6'
	 'PE7'
	 'PE8'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 233.852 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_1' (test.cpp:91:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_3' (test.cpp:102:28) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:93:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local6' (test.cpp:34:28)
WARNING: [HLS 200-1449] Process PE5 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE5 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE6 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE6 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE7 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE7 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 285.531 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 285.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 286.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 286.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 286.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 286.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 286.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 286.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 287.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 287.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 287.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 287.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 287.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1_VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_1_VITIS_LOOP_92_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3_VITIS_LOOP_103_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_3_VITIS_LOOP_103_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 288.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 288.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 288.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.080 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:63:3
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.64 seconds. CPU system time: 0.39 seconds. Elapsed time: 2.94 seconds; current allocated memory: 208.194 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:32:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:20:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:22:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int (*) [10], int (*) [20], int)' (test.cpp:45:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int (*) [10], int (*) [20], int)' (test.cpp:60:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_1' (test.cpp:63:20) in function 'PE_dataflow' completely with a factor of 2 (test.cpp:63:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:75:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:75:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:75:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_87_1'(test.cpp:87:19) has been inferred on port 'gmem' (test.cpp:87:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_98_3'(test.cpp:98:19) has been inferred on port 'gmem' (test.cpp:98:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_29_1'(test.cpp:29:22) has been inferred on port 'gmem' (test.cpp:29:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.54 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.08 seconds; current allocated memory: 209.363 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.364 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.523 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 211.975 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_88_2' (test.cpp:88) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_4' (test.cpp:99) in function 'top' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weights_stream.V' (test.cpp:60) .
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:80) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights_stream.V' (test.cpp:60) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'weights_stream[0].V' (test.cpp:60) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream[1].V' (test.cpp:60) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream[2].V' (test.cpp:60) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'PE_dataflow' (test.cpp:38), detected/extracted 5 process function(s): 
	 'load_weight'
	 'PE.110'
	 'PE11'
	 'PE12'
	 'PE13'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 234.072 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_1' (test.cpp:87:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_3' (test.cpp:98:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:89:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local12' (test.cpp:21:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:21:28)
WARNING: [HLS 200-1449] Process PE.110 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE.110 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE11 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE11 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE12 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE12 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE13 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 285.862 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
WARNING: [SYN 201-103] Legalizing function name 'PE.110' to 'PE_110'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 286.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 286.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 286.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 286.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 286.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 287.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 287.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 287.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 287.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 287.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 287.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 288.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_1_VITIS_LOOP_88_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_87_1_VITIS_LOOP_88_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_3_VITIS_LOOP_99_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_98_3_VITIS_LOOP_99_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 288.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 288.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 289.370 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.078 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:50:3
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.89 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.03 seconds; current allocated memory: 208.192 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:32:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:20:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:22:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int (*) [10], int (*) [20], int)' (test.cpp:45:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int (*) [10], int (*) [20], int)' (test.cpp:46:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_1' (test.cpp:50:20) in function 'PE_dataflow' completely with a factor of 2 (test.cpp:50:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:62:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:62:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:62:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_74_1'(test.cpp:74:19) has been inferred on port 'gmem' (test.cpp:74:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_85_3'(test.cpp:85:19) has been inferred on port 'gmem' (test.cpp:85:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_29_1'(test.cpp:29:22) has been inferred on port 'gmem' (test.cpp:29:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.66 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.21 seconds; current allocated memory: 209.361 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.362 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.521 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 211.971 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_2' (test.cpp:75) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_4' (test.cpp:86) in function 'top' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weights_stream.V' (test.cpp:46) .
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights_stream.V' (test.cpp:46) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'weight_buf' (test.cpp:45) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream[0].V' (test.cpp:46) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream[1].V' (test.cpp:46) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream[2].V' (test.cpp:46) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'PE_dataflow' (test.cpp:38), detected/extracted 5 process function(s): 
	 'load_weight'
	 'PE.110'
	 'PE11'
	 'PE12'
	 'PE13'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 234.072 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_1' (test.cpp:74:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_3' (test.cpp:85:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:76:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local12' (test.cpp:21:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:21:28)
WARNING: [HLS 200-1449] Process PE.110 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE.110 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE11 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE11 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE12 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE12 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE13 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 285.863 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
WARNING: [SYN 201-103] Legalizing function name 'PE.110' to 'PE_110'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 286.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 286.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 286.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 286.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 286.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 287.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 287.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 287.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 287.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 287.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 288.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_1_VITIS_LOOP_75_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_74_1_VITIS_LOOP_75_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_3_VITIS_LOOP_86_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_85_3_VITIS_LOOP_86_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 288.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 288.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.063 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:50:3
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.59 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.54 seconds; current allocated memory: 208.202 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:32:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:20:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:22:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int (*) [10], int (*) [20], int)' (test.cpp:45:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int (*) [10], int (*) [20], int)' (test.cpp:46:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_1' (test.cpp:50:20) in function 'PE_dataflow' completely with a factor of 2 (test.cpp:50:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:62:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:62:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:62:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_74_1'(test.cpp:74:19) has been inferred on port 'gmem' (test.cpp:74:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_85_3'(test.cpp:85:19) has been inferred on port 'gmem' (test.cpp:85:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_29_1'(test.cpp:29:22) has been inferred on port 'gmem' (test.cpp:29:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.48 seconds. CPU system time: 0.47 seconds. Elapsed time: 5.56 seconds; current allocated memory: 209.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.403 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 211.560 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 212.012 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_2' (test.cpp:75) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_4' (test.cpp:86) in function 'top' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weights_stream.V' (test.cpp:46) .
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights_stream.V' (test.cpp:46) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'weight_buf' (test.cpp:45) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream[0].V' (test.cpp:46) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream[1].V' (test.cpp:46) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream[2].V' (test.cpp:46) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'PE_dataflow' (test.cpp:38), detected/extracted 5 process function(s): 
	 'load_weight'
	 'PE.110'
	 'PE11'
	 'PE12'
	 'PE13'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 234.113 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_1' (test.cpp:74:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_3' (test.cpp:85:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:76:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local12' (test.cpp:21:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:21:28)
WARNING: [HLS 200-1449] Process PE.110 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE.110 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE11 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE11 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE12 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE12 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE13 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 285.901 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
WARNING: [SYN 201-103] Legalizing function name 'PE.110' to 'PE_110'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 286.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 286.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 286.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 286.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 286.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 287.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 287.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 287.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 287.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 287.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 287.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 288.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_1_VITIS_LOOP_75_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_74_1_VITIS_LOOP_75_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_3_VITIS_LOOP_86_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_85_3_VITIS_LOOP_86_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 288.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 288.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
