#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Mar 21 22:01:47 2022
# Process ID: 328351
# Current directory: /home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.runs/synth_1
# Command line: vivado -log fls_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fls_top.tcl
# Log file: /home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.runs/synth_1/fls_top.vds
# Journal file: /home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source fls_top.tcl -notrace
Command: synth_design -top fls_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 328489 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1652.055 ; gain = 154.688 ; free physical = 1951 ; free virtual = 9935
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fls_top' [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/sources_1/new/fls_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'en_edge' [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/sources_1/new/en_edge.v:23]
INFO: [Synth 8-6155] done synthesizing module 'en_edge' (1#1) [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/sources_1/new/en_edge.v:23]
INFO: [Synth 8-6157] synthesizing module 'fls' [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/sources_1/new/fls.v:23]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/sources_1/new/alu.v:23]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (2#1) [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/sources_1/new/alu.v:23]
WARNING: [Synth 8-7023] instance 'alu_inst' of module 'alu' has 5 connections declared, but only 4 given [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/sources_1/new/fls.v:40]
INFO: [Synth 8-6155] done synthesizing module 'fls' (3#1) [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/sources_1/new/fls.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fls_top' (4#1) [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/sources_1/new/fls_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1705.805 ; gain = 208.438 ; free physical = 1978 ; free virtual = 9962
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1708.773 ; gain = 211.406 ; free physical = 1973 ; free virtual = 9957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1708.773 ; gain = 211.406 ; free physical = 1973 ; free virtual = 9957
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc]
WARNING: [Vivado 12-584] No ports matched 'ledy[0]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ledy[1]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ledy[2]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ledy[3]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ledy[4]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ledy[5]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ledf[13]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ledf[14]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ledf[15]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fls_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fls_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc]
Finished Parsing XDC File [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fls_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fls_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1875.398 ; gain = 0.000 ; free physical = 1875 ; free virtual = 9859
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1875.398 ; gain = 0.000 ; free physical = 1876 ; free virtual = 9859
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1875.398 ; gain = 378.031 ; free physical = 1924 ; free virtual = 9921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1875.398 ; gain = 378.031 ; free physical = 1924 ; free virtual = 9921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1875.398 ; gain = 378.031 ; free physical = 1924 ; free virtual = 9921
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/sources_1/new/alu.v:32]
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'fls'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'fls'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1875.398 ; gain = 378.031 ; free physical = 1913 ; free virtual = 9911
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module en_edge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
Module fls 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1875.398 ; gain = 378.031 ; free physical = 1903 ; free virtual = 9902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1875.398 ; gain = 378.031 ; free physical = 1796 ; free virtual = 9800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1875.398 ; gain = 378.031 ; free physical = 1794 ; free virtual = 9798
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1875.398 ; gain = 378.031 ; free physical = 1794 ; free virtual = 9798
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1875.398 ; gain = 378.031 ; free physical = 1798 ; free virtual = 9800
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1875.398 ; gain = 378.031 ; free physical = 1798 ; free virtual = 9800
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1875.398 ; gain = 378.031 ; free physical = 1798 ; free virtual = 9800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1875.398 ; gain = 378.031 ; free physical = 1798 ; free virtual = 9800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1875.398 ; gain = 378.031 ; free physical = 1798 ; free virtual = 9800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1875.398 ; gain = 378.031 ; free physical = 1798 ; free virtual = 9800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     3|
|4     |LUT2   |    17|
|5     |LUT4   |    21|
|6     |LUT5   |     3|
|7     |LUT6   |     3|
|8     |FDRE   |    52|
|9     |IBUF   |    19|
|10    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-------------+--------+------+
|      |Instance     |Module  |Cells |
+------+-------------+--------+------+
|1     |top          |        |   143|
|2     |  fls_inst   |fls     |    81|
|3     |    alu_inst |alu     |     4|
|4     |  inst       |en_edge |    26|
+------+-------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1875.398 ; gain = 378.031 ; free physical = 1798 ; free virtual = 9800
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1875.398 ; gain = 211.406 ; free physical = 1850 ; free virtual = 9851
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1875.398 ; gain = 378.031 ; free physical = 1850 ; free virtual = 9851
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1875.398 ; gain = 0.000 ; free physical = 1809 ; free virtual = 9810
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 11 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1875.398 ; gain = 509.383 ; free physical = 1905 ; free virtual = 9906
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1875.398 ; gain = 0.000 ; free physical = 1905 ; free virtual = 9906
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.runs/synth_1/fls_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fls_top_utilization_synth.rpt -pb fls_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 21 22:02:10 2022...
