{
  "Top": "execute",
  "RtlTop": "execute",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "execute",
    "Version": "1.0",
    "DisplayName": "Execute",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "..\/search.c",
      "..\/jenkins_hash.c",
      "..\/execute.c"
    ],
    "Vhdl": ["impl\/vhdl\/execute.vhd"],
    "Verilog": ["impl\/verilog\/execute.v"],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "hash": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "key_val_dram_address0": {
      "type": "data",
      "dir": "out",
      "width": "7",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "7"
        }}
    },
    "key_val_dram_address1": {
      "type": "data",
      "dir": "out",
      "width": "7",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "7"
        }}
    },
    "key_val_dram_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "key_val_dram_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "key_val_dram_q1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "op_type": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "val_addr": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "val_addr_bram": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "val_addr_bram",
      "mem_width": "32",
      "mem_depth": "10",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "DOUT": {
          "Type": "integer unsigned",
          "Width": "32"
        }
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "op_type": {
      "dir": "in",
      "width": "32"
    },
    "hash": {
      "dir": "in",
      "width": "32"
    },
    "val_addr": {
      "dir": "in",
      "width": "32"
    },
    "key_val_dram_address0": {
      "dir": "out",
      "width": "7"
    },
    "key_val_dram_ce0": {
      "dir": "out",
      "width": "1"
    },
    "key_val_dram_we0": {
      "dir": "out",
      "width": "1"
    },
    "key_val_dram_d0": {
      "dir": "out",
      "width": "32"
    },
    "key_val_dram_q0": {
      "dir": "in",
      "width": "32"
    },
    "key_val_dram_address1": {
      "dir": "out",
      "width": "7"
    },
    "key_val_dram_ce1": {
      "dir": "out",
      "width": "1"
    },
    "key_val_dram_q1": {
      "dir": "in",
      "width": "32"
    },
    "val_addr_bram_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "val_addr_bram_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "val_addr_bram_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "val_addr_bram_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "val_addr_bram_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "val_addr_bram_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "val_addr_bram_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "ap_return": {
      "interfaceRef": "ap_return",
      "dir": "out",
      "dataWidth": "32"
    },
    "op_type": {
      "interfaceRef": "op_type",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "hash": {
      "interfaceRef": "hash",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "val_addr": {
      "interfaceRef": "val_addr",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "key_val_dram_d0": {
      "interfaceRef": "key_val_dram_d0",
      "dir": "out",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "80",
      "handshakeRef": "ap_none"
    },
    "key_val_dram_q0": {
      "interfaceRef": "key_val_dram_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "80",
      "handshakeRef": "ap_none"
    },
    "key_val_dram_q1": {
      "interfaceRef": "key_val_dram_q1",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "80",
      "handshakeRef": "ap_none"
    },
    "val_addr_bram": {
      "interfaceRef": "val_addr_bram",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "execute"},
    "Metrics": {"execute": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineIIMin": "2",
          "PipelineIIMax": "3",
          "PipelineII": "2 ~ 3",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.81"
        },
        "Area": {
          "FF": "77",
          "LUT": "194",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-10-20 00:06:19 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
