// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _resample_for_conv2_HH_
#define _resample_for_conv2_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct resample_for_conv2 : public sc_module {
    // Port declarations 127
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > square_image_0_V_address0;
    sc_out< sc_logic > square_image_0_V_ce0;
    sc_in< sc_lv<1> > square_image_0_V_q0;
    sc_out< sc_lv<4> > square_image_0_V_address1;
    sc_out< sc_logic > square_image_0_V_ce1;
    sc_in< sc_lv<1> > square_image_0_V_q1;
    sc_out< sc_lv<4> > square_image_1_V_address0;
    sc_out< sc_logic > square_image_1_V_ce0;
    sc_in< sc_lv<25> > square_image_1_V_q0;
    sc_out< sc_lv<4> > square_image_1_V_address1;
    sc_out< sc_logic > square_image_1_V_ce1;
    sc_in< sc_lv<25> > square_image_1_V_q1;
    sc_out< sc_lv<4> > square_image_2_V_address0;
    sc_out< sc_logic > square_image_2_V_ce0;
    sc_in< sc_lv<25> > square_image_2_V_q0;
    sc_out< sc_lv<4> > square_image_2_V_address1;
    sc_out< sc_logic > square_image_2_V_ce1;
    sc_in< sc_lv<25> > square_image_2_V_q1;
    sc_out< sc_lv<4> > square_image_3_V_address0;
    sc_out< sc_logic > square_image_3_V_ce0;
    sc_in< sc_lv<25> > square_image_3_V_q0;
    sc_out< sc_lv<4> > square_image_3_V_address1;
    sc_out< sc_logic > square_image_3_V_ce1;
    sc_in< sc_lv<25> > square_image_3_V_q1;
    sc_out< sc_lv<4> > square_image_4_V_address0;
    sc_out< sc_logic > square_image_4_V_ce0;
    sc_in< sc_lv<25> > square_image_4_V_q0;
    sc_out< sc_lv<4> > square_image_4_V_address1;
    sc_out< sc_logic > square_image_4_V_ce1;
    sc_in< sc_lv<25> > square_image_4_V_q1;
    sc_out< sc_lv<4> > square_image_5_V_address0;
    sc_out< sc_logic > square_image_5_V_ce0;
    sc_in< sc_lv<25> > square_image_5_V_q0;
    sc_out< sc_lv<4> > square_image_5_V_address1;
    sc_out< sc_logic > square_image_5_V_ce1;
    sc_in< sc_lv<25> > square_image_5_V_q1;
    sc_out< sc_lv<4> > square_image_6_V_address0;
    sc_out< sc_logic > square_image_6_V_ce0;
    sc_in< sc_lv<25> > square_image_6_V_q0;
    sc_out< sc_lv<4> > square_image_6_V_address1;
    sc_out< sc_logic > square_image_6_V_ce1;
    sc_in< sc_lv<25> > square_image_6_V_q1;
    sc_out< sc_lv<4> > square_image_7_V_address0;
    sc_out< sc_logic > square_image_7_V_ce0;
    sc_in< sc_lv<25> > square_image_7_V_q0;
    sc_out< sc_lv<4> > square_image_7_V_address1;
    sc_out< sc_logic > square_image_7_V_ce1;
    sc_in< sc_lv<25> > square_image_7_V_q1;
    sc_out< sc_lv<4> > square_image_8_V_address0;
    sc_out< sc_logic > square_image_8_V_ce0;
    sc_in< sc_lv<25> > square_image_8_V_q0;
    sc_out< sc_lv<4> > square_image_8_V_address1;
    sc_out< sc_logic > square_image_8_V_ce1;
    sc_in< sc_lv<25> > square_image_8_V_q1;
    sc_out< sc_lv<4> > square_image_9_V_address0;
    sc_out< sc_logic > square_image_9_V_ce0;
    sc_in< sc_lv<25> > square_image_9_V_q0;
    sc_out< sc_lv<4> > square_image_9_V_address1;
    sc_out< sc_logic > square_image_9_V_ce1;
    sc_in< sc_lv<25> > square_image_9_V_q1;
    sc_out< sc_lv<4> > square_image_10_V_address0;
    sc_out< sc_logic > square_image_10_V_ce0;
    sc_in< sc_lv<25> > square_image_10_V_q0;
    sc_out< sc_lv<4> > square_image_10_V_address1;
    sc_out< sc_logic > square_image_10_V_ce1;
    sc_in< sc_lv<25> > square_image_10_V_q1;
    sc_out< sc_lv<4> > square_image_11_V_address0;
    sc_out< sc_logic > square_image_11_V_ce0;
    sc_in< sc_lv<25> > square_image_11_V_q0;
    sc_out< sc_lv<4> > square_image_11_V_address1;
    sc_out< sc_logic > square_image_11_V_ce1;
    sc_in< sc_lv<25> > square_image_11_V_q1;
    sc_out< sc_lv<4> > square_image_12_V_address0;
    sc_out< sc_logic > square_image_12_V_ce0;
    sc_in< sc_lv<25> > square_image_12_V_q0;
    sc_out< sc_lv<4> > square_image_12_V_address1;
    sc_out< sc_logic > square_image_12_V_ce1;
    sc_in< sc_lv<25> > square_image_12_V_q1;
    sc_out< sc_lv<4> > square_image_13_V_address0;
    sc_out< sc_logic > square_image_13_V_ce0;
    sc_in< sc_lv<25> > square_image_13_V_q0;
    sc_out< sc_lv<4> > square_image_13_V_address1;
    sc_out< sc_logic > square_image_13_V_ce1;
    sc_in< sc_lv<25> > square_image_13_V_q1;
    sc_out< sc_lv<4> > square_image_14_V_address0;
    sc_out< sc_logic > square_image_14_V_ce0;
    sc_in< sc_lv<25> > square_image_14_V_q0;
    sc_out< sc_lv<4> > square_image_14_V_address1;
    sc_out< sc_logic > square_image_14_V_ce1;
    sc_in< sc_lv<25> > square_image_14_V_q1;
    sc_out< sc_lv<4> > square_image_15_V_address0;
    sc_out< sc_logic > square_image_15_V_ce0;
    sc_in< sc_lv<1> > square_image_15_V_q0;
    sc_out< sc_lv<4> > square_image_15_V_address1;
    sc_out< sc_logic > square_image_15_V_ce1;
    sc_in< sc_lv<1> > square_image_15_V_q1;
    sc_out< sc_lv<10> > resampled_0_V_address0;
    sc_out< sc_logic > resampled_0_V_ce0;
    sc_out< sc_logic > resampled_0_V_we0;
    sc_out< sc_lv<25> > resampled_0_V_d0;
    sc_out< sc_lv<10> > resampled_0_V_address1;
    sc_out< sc_logic > resampled_0_V_ce1;
    sc_out< sc_logic > resampled_0_V_we1;
    sc_out< sc_lv<25> > resampled_0_V_d1;
    sc_out< sc_lv<10> > resampled_1_V_address0;
    sc_out< sc_logic > resampled_1_V_ce0;
    sc_out< sc_logic > resampled_1_V_we0;
    sc_out< sc_lv<25> > resampled_1_V_d0;
    sc_out< sc_lv<10> > resampled_1_V_address1;
    sc_out< sc_logic > resampled_1_V_ce1;
    sc_out< sc_logic > resampled_1_V_we1;
    sc_out< sc_lv<25> > resampled_1_V_d1;
    sc_out< sc_lv<10> > resampled_2_V_address0;
    sc_out< sc_logic > resampled_2_V_ce0;
    sc_out< sc_logic > resampled_2_V_we0;
    sc_out< sc_lv<25> > resampled_2_V_d0;
    sc_out< sc_lv<10> > resampled_2_V_address1;
    sc_out< sc_logic > resampled_2_V_ce1;
    sc_out< sc_logic > resampled_2_V_we1;
    sc_out< sc_lv<25> > resampled_2_V_d1;


    // Module declarations
    resample_for_conv2(sc_module_name name);
    SC_HAS_PROCESS(resample_for_conv2);

    ~resample_for_conv2();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1912;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_6_reg_733;
    sc_signal< sc_lv<4> > j4_reg_748;
    sc_signal< sc_lv<4> > i2_reg_762;
    sc_signal< sc_lv<8> > l_s_reg_776;
    sc_signal< sc_lv<8> > l3_reg_790;
    sc_signal< sc_lv<8> > indvar_flatten1_reg_804;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<4> > i_mid2_reg_1618;
    sc_signal< sc_lv<4> > j_mid2_fu_1418_p3;
    sc_signal< sc_lv<4> > j_mid2_reg_1613;
    sc_signal< sc_lv<4> > i_mid2_fu_1426_p3;
    sc_signal< sc_lv<4> > j_fu_1454_p2;
    sc_signal< sc_lv<4> > j_reg_1693;
    sc_signal< sc_lv<8> > l_1_mid2_fu_1486_p3;
    sc_signal< sc_lv<8> > l_1_mid2_reg_1789;
    sc_signal< sc_lv<8> > l_mid2_fu_1494_p3;
    sc_signal< sc_lv<8> > l_mid2_reg_1797;
    sc_signal< sc_lv<8> > indvar_flatten_next_fu_1502_p2;
    sc_signal< sc_lv<8> > indvar_flatten_next_reg_1802;
    sc_signal< sc_lv<25> > extLd_fu_1508_p1;
    sc_signal< sc_lv<25> > extLd1_fu_1512_p1;
    sc_signal< sc_lv<25> > extLd3_fu_1541_p1;
    sc_signal< sc_lv<25> > extLd4_fu_1545_p1;
    sc_signal< sc_lv<1> > tmp_s_fu_1549_p2;
    sc_signal< sc_lv<1> > tmp_s_reg_1907;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_1554_p2;
    sc_signal< sc_lv<25> > extLd2_fu_1582_p1;
    sc_signal< sc_lv<25> > extLd5_fu_1586_p1;
    sc_signal< sc_lv<8> > tmp_3_fu_1590_p2;
    sc_signal< sc_lv<8> > tmp_3_reg_1926;
    sc_signal< sc_logic > rewind_ap_ready;
    sc_signal< sc_logic > rewind_ap_ready_reg;
    sc_signal< sc_logic > rewind_enable;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<1> > ap_phi_mux_tmp_6_phi_fu_737_p6;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_j4_phi_fu_752_p6;
    sc_signal< sc_lv<4> > ap_phi_mux_i2_phi_fu_766_p6;
    sc_signal< sc_lv<8> > ap_phi_mux_l_s_phi_fu_780_p6;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<8> > ap_phi_mux_l3_phi_fu_794_p6;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten1_phi_fu_808_p6;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_818;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_852;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_886;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_920;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_954;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_988;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1022;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1056;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter0_square_image_V_load_8_reg_1090;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090;
    sc_signal< sc_lv<64> > tmp_9_fu_1434_p1;
    sc_signal< sc_lv<64> > tmp_9_0_1_fu_1460_p1;
    sc_signal< sc_lv<64> > tmp_9_0_2_fu_1521_p1;
    sc_signal< sc_lv<64> > tmp_1_fu_1560_p1;
    sc_signal< sc_lv<64> > tmp_cast_fu_1575_p1;
    sc_signal< sc_lv<64> > tmp_2_cast_fu_1604_p1;
    sc_signal< sc_lv<4> > i_fu_1412_p2;
    sc_signal< sc_lv<8> > l_2_dup_fu_1480_p2;
    sc_signal< sc_lv<4> > tmp_8_0_2_fu_1516_p2;
    sc_signal< sc_lv<9> > tmp_1_cast_fu_1566_p1;
    sc_signal< sc_lv<9> > tmp_fu_1569_p2;
    sc_signal< sc_lv<10> > tmp_1_cast7_fu_1595_p1;
    sc_signal< sc_lv<10> > tmp_2_fu_1598_p2;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_584;
    sc_signal< bool > ap_condition_598;
    sc_signal< bool > ap_condition_350;
    sc_signal< bool > ap_condition_267;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_pp0_stage1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<8> ap_const_lv8_E;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_C3;
    static const sc_lv<9> ap_const_lv9_C4;
    static const sc_lv<10> ap_const_lv10_188;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_condition_267();
    void thread_ap_condition_350();
    void thread_ap_condition_584();
    void thread_ap_condition_598();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_phi_mux_i2_phi_fu_766_p6();
    void thread_ap_phi_mux_indvar_flatten1_phi_fu_808_p6();
    void thread_ap_phi_mux_j4_phi_fu_752_p6();
    void thread_ap_phi_mux_l3_phi_fu_794_p6();
    void thread_ap_phi_mux_l_s_phi_fu_780_p6();
    void thread_ap_phi_mux_tmp_6_phi_fu_737_p6();
    void thread_ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_852();
    void thread_ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1022();
    void thread_ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_886();
    void thread_ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_920();
    void thread_ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1056();
    void thread_ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_954();
    void thread_ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_988();
    void thread_ap_phi_reg_pp0_iter0_square_image_V_load_8_reg_1090();
    void thread_ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_818();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_exitcond_flatten_fu_1554_p2();
    void thread_extLd1_fu_1512_p1();
    void thread_extLd2_fu_1582_p1();
    void thread_extLd3_fu_1541_p1();
    void thread_extLd4_fu_1545_p1();
    void thread_extLd5_fu_1586_p1();
    void thread_extLd_fu_1508_p1();
    void thread_i_fu_1412_p2();
    void thread_i_mid2_fu_1426_p3();
    void thread_indvar_flatten_next_fu_1502_p2();
    void thread_internal_ap_ready();
    void thread_j_fu_1454_p2();
    void thread_j_mid2_fu_1418_p3();
    void thread_l_1_mid2_fu_1486_p3();
    void thread_l_2_dup_fu_1480_p2();
    void thread_l_mid2_fu_1494_p3();
    void thread_resampled_0_V_address0();
    void thread_resampled_0_V_address1();
    void thread_resampled_0_V_ce0();
    void thread_resampled_0_V_ce1();
    void thread_resampled_0_V_d0();
    void thread_resampled_0_V_d1();
    void thread_resampled_0_V_we0();
    void thread_resampled_0_V_we1();
    void thread_resampled_1_V_address0();
    void thread_resampled_1_V_address1();
    void thread_resampled_1_V_ce0();
    void thread_resampled_1_V_ce1();
    void thread_resampled_1_V_d0();
    void thread_resampled_1_V_d1();
    void thread_resampled_1_V_we0();
    void thread_resampled_1_V_we1();
    void thread_resampled_2_V_address0();
    void thread_resampled_2_V_address1();
    void thread_resampled_2_V_ce0();
    void thread_resampled_2_V_ce1();
    void thread_resampled_2_V_d0();
    void thread_resampled_2_V_d1();
    void thread_resampled_2_V_we0();
    void thread_resampled_2_V_we1();
    void thread_rewind_ap_ready();
    void thread_rewind_enable();
    void thread_square_image_0_V_address0();
    void thread_square_image_0_V_address1();
    void thread_square_image_0_V_ce0();
    void thread_square_image_0_V_ce1();
    void thread_square_image_10_V_address0();
    void thread_square_image_10_V_address1();
    void thread_square_image_10_V_ce0();
    void thread_square_image_10_V_ce1();
    void thread_square_image_11_V_address0();
    void thread_square_image_11_V_address1();
    void thread_square_image_11_V_ce0();
    void thread_square_image_11_V_ce1();
    void thread_square_image_12_V_address0();
    void thread_square_image_12_V_address1();
    void thread_square_image_12_V_ce0();
    void thread_square_image_12_V_ce1();
    void thread_square_image_13_V_address0();
    void thread_square_image_13_V_address1();
    void thread_square_image_13_V_ce0();
    void thread_square_image_13_V_ce1();
    void thread_square_image_14_V_address0();
    void thread_square_image_14_V_address1();
    void thread_square_image_14_V_ce0();
    void thread_square_image_14_V_ce1();
    void thread_square_image_15_V_address0();
    void thread_square_image_15_V_address1();
    void thread_square_image_15_V_ce0();
    void thread_square_image_15_V_ce1();
    void thread_square_image_1_V_address0();
    void thread_square_image_1_V_address1();
    void thread_square_image_1_V_ce0();
    void thread_square_image_1_V_ce1();
    void thread_square_image_2_V_address0();
    void thread_square_image_2_V_address1();
    void thread_square_image_2_V_ce0();
    void thread_square_image_2_V_ce1();
    void thread_square_image_3_V_address0();
    void thread_square_image_3_V_address1();
    void thread_square_image_3_V_ce0();
    void thread_square_image_3_V_ce1();
    void thread_square_image_4_V_address0();
    void thread_square_image_4_V_address1();
    void thread_square_image_4_V_ce0();
    void thread_square_image_4_V_ce1();
    void thread_square_image_5_V_address0();
    void thread_square_image_5_V_address1();
    void thread_square_image_5_V_ce0();
    void thread_square_image_5_V_ce1();
    void thread_square_image_6_V_address0();
    void thread_square_image_6_V_address1();
    void thread_square_image_6_V_ce0();
    void thread_square_image_6_V_ce1();
    void thread_square_image_7_V_address0();
    void thread_square_image_7_V_address1();
    void thread_square_image_7_V_ce0();
    void thread_square_image_7_V_ce1();
    void thread_square_image_8_V_address0();
    void thread_square_image_8_V_address1();
    void thread_square_image_8_V_ce0();
    void thread_square_image_8_V_ce1();
    void thread_square_image_9_V_address0();
    void thread_square_image_9_V_address1();
    void thread_square_image_9_V_ce0();
    void thread_square_image_9_V_ce1();
    void thread_tmp_1_cast7_fu_1595_p1();
    void thread_tmp_1_cast_fu_1566_p1();
    void thread_tmp_1_fu_1560_p1();
    void thread_tmp_2_cast_fu_1604_p1();
    void thread_tmp_2_fu_1598_p2();
    void thread_tmp_3_fu_1590_p2();
    void thread_tmp_8_0_2_fu_1516_p2();
    void thread_tmp_9_0_1_fu_1460_p1();
    void thread_tmp_9_0_2_fu_1521_p1();
    void thread_tmp_9_fu_1434_p1();
    void thread_tmp_cast_fu_1575_p1();
    void thread_tmp_fu_1569_p2();
    void thread_tmp_s_fu_1549_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
