# Full_Adder_verification_in_System_Verilog
Designed a Full Adder and developed a comprehensive verification environment in System Verilog, including driver, monitor, generator, and scoreboard.
