# MIPS Core
A single-cycle MIPS Core implemented in Verilog.

## Single-Cycle Architecture
![Single-Cycle](./img/mipsSingleCycle.jpg)

## TODO
- Hard: Make the single-cycle MIPS architecture.
- VERY Hard: Re-write the architecture to make pipelining work.