{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 20 15:27:39 2016 " "Info: Processing started: Wed Jul 20 15:27:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Timer -c Timer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Timer -c Timer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Timer.bdf" "" { Schematic "C:/Users/Student/Desktop/lab5/Timer/Timer.bdf" { { 96 -8 160 112 "clock" "" } } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Prescaler:inst\|result " "Info: Detected ripple clock \"Prescaler:inst\|result\" as buffer" {  } { { "../Prescaler/Prescaler.vhd" "" { Text "C:/Users/Student/Desktop/lab5/Prescaler/Prescaler.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Prescaler:inst\|result" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register Prescaler:inst\|acc\[1\] Prescaler:inst\|acc\[1\] 275.03 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 275.03 MHz between source register \"Prescaler:inst\|acc\[1\]\" and destination register \"Prescaler:inst\|acc\[1\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.550 ns + Longest register register " "Info: + Longest register to register delay is 2.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Prescaler:inst\|acc\[1\] 1 REG LC_X1_Y18_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y18_N4; Fanout = 3; REG Node = 'Prescaler:inst\|acc\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Prescaler:inst|acc[1] } "NODE_NAME" } } { "../Prescaler/Prescaler.vhd" "" { Text "C:/Users/Student/Desktop/lab5/Prescaler/Prescaler.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.442 ns) 0.957 ns Prescaler:inst\|Add0~0 2 COMB LC_X1_Y18_N5 4 " "Info: 2: + IC(0.515 ns) + CELL(0.442 ns) = 0.957 ns; Loc. = LC_X1_Y18_N5; Fanout = 4; COMB Node = 'Prescaler:inst\|Add0~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { Prescaler:inst|acc[1] Prescaler:inst|Add0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.442 ns) 1.815 ns Prescaler:inst\|Equal0~1 3 COMB LC_X1_Y18_N1 1 " "Info: 3: + IC(0.416 ns) + CELL(0.442 ns) = 1.815 ns; Loc. = LC_X1_Y18_N1; Fanout = 1; COMB Node = 'Prescaler:inst\|Equal0~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { Prescaler:inst|Add0~0 Prescaler:inst|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.309 ns) 2.550 ns Prescaler:inst\|acc\[1\] 4 REG LC_X1_Y18_N4 3 " "Info: 4: + IC(0.426 ns) + CELL(0.309 ns) = 2.550 ns; Loc. = LC_X1_Y18_N4; Fanout = 3; REG Node = 'Prescaler:inst\|acc\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { Prescaler:inst|Equal0~1 Prescaler:inst|acc[1] } "NODE_NAME" } } { "../Prescaler/Prescaler.vhd" "" { Text "C:/Users/Student/Desktop/lab5/Prescaler/Prescaler.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.193 ns ( 46.78 % ) " "Info: Total cell delay = 1.193 ns ( 46.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.357 ns ( 53.22 % ) " "Info: Total interconnect delay = 1.357 ns ( 53.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { Prescaler:inst|acc[1] Prescaler:inst|Add0~0 Prescaler:inst|Equal0~1 Prescaler:inst|acc[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.550 ns" { Prescaler:inst|acc[1] {} Prescaler:inst|Add0~0 {} Prescaler:inst|Equal0~1 {} Prescaler:inst|acc[1] {} } { 0.000ns 0.515ns 0.416ns 0.426ns } { 0.000ns 0.442ns 0.442ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.246 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_J4 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Timer.bdf" "" { Schematic "C:/Users/Student/Desktop/lab5/Timer/Timer.bdf" { { 96 -8 160 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns Prescaler:inst\|acc\[1\] 2 REG LC_X1_Y18_N4 3 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X1_Y18_N4; Fanout = 3; REG Node = 'Prescaler:inst\|acc\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { clock Prescaler:inst|acc[1] } "NODE_NAME" } } { "../Prescaler/Prescaler.vhd" "" { Text "C:/Users/Student/Desktop/lab5/Prescaler/Prescaler.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clock Prescaler:inst|acc[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clock {} clock~out0 {} Prescaler:inst|acc[1] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.246 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_J4 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Timer.bdf" "" { Schematic "C:/Users/Student/Desktop/lab5/Timer/Timer.bdf" { { 96 -8 160 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns Prescaler:inst\|acc\[1\] 2 REG LC_X1_Y18_N4 3 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X1_Y18_N4; Fanout = 3; REG Node = 'Prescaler:inst\|acc\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { clock Prescaler:inst|acc[1] } "NODE_NAME" } } { "../Prescaler/Prescaler.vhd" "" { Text "C:/Users/Student/Desktop/lab5/Prescaler/Prescaler.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clock Prescaler:inst|acc[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clock {} clock~out0 {} Prescaler:inst|acc[1] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clock Prescaler:inst|acc[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clock {} clock~out0 {} Prescaler:inst|acc[1] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../Prescaler/Prescaler.vhd" "" { Text "C:/Users/Student/Desktop/lab5/Prescaler/Prescaler.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "../Prescaler/Prescaler.vhd" "" { Text "C:/Users/Student/Desktop/lab5/Prescaler/Prescaler.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { Prescaler:inst|acc[1] Prescaler:inst|Add0~0 Prescaler:inst|Equal0~1 Prescaler:inst|acc[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.550 ns" { Prescaler:inst|acc[1] {} Prescaler:inst|Add0~0 {} Prescaler:inst|Equal0~1 {} Prescaler:inst|acc[1] {} } { 0.000ns 0.515ns 0.416ns 0.426ns } { 0.000ns 0.442ns 0.442ns 0.309ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clock Prescaler:inst|acc[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clock {} clock~out0 {} Prescaler:inst|acc[1] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Prescaler:inst|acc[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { Prescaler:inst|acc[1] {} } {  } {  } "" } } { "../Prescaler/Prescaler.vhd" "" { Text "C:/Users/Student/Desktop/lab5/Prescaler/Prescaler.vhd" 20 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Prescaler:inst\|acc\[0\] Prescalar\[0\] clock 5.604 ns register " "Info: tsu for register \"Prescaler:inst\|acc\[0\]\" (data pin = \"Prescalar\[0\]\", clock pin = \"clock\") is 5.604 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.813 ns + Longest pin register " "Info: + Longest pin to register delay is 8.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Prescalar\[0\] 1 PIN PIN_E3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_E3; Fanout = 1; PIN Node = 'Prescalar\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Prescalar[0] } "NODE_NAME" } } { "Timer.bdf" "" { Schematic "C:/Users/Student/Desktop/lab5/Timer/Timer.bdf" { { 152 -8 160 168 "Prescalar\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.528 ns) + CELL(0.590 ns) 7.587 ns Prescaler:inst\|Equal0~0 2 COMB LC_X1_Y18_N0 4 " "Info: 2: + IC(5.528 ns) + CELL(0.590 ns) = 7.587 ns; Loc. = LC_X1_Y18_N0; Fanout = 4; COMB Node = 'Prescaler:inst\|Equal0~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.118 ns" { Prescalar[0] Prescaler:inst|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.478 ns) 8.813 ns Prescaler:inst\|acc\[0\] 3 REG LC_X1_Y18_N6 4 " "Info: 3: + IC(0.748 ns) + CELL(0.478 ns) = 8.813 ns; Loc. = LC_X1_Y18_N6; Fanout = 4; REG Node = 'Prescaler:inst\|acc\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { Prescaler:inst|Equal0~0 Prescaler:inst|acc[0] } "NODE_NAME" } } { "../Prescaler/Prescaler.vhd" "" { Text "C:/Users/Student/Desktop/lab5/Prescaler/Prescaler.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.537 ns ( 28.79 % ) " "Info: Total cell delay = 2.537 ns ( 28.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.276 ns ( 71.21 % ) " "Info: Total interconnect delay = 6.276 ns ( 71.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.813 ns" { Prescalar[0] Prescaler:inst|Equal0~0 Prescaler:inst|acc[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.813 ns" { Prescalar[0] {} Prescalar[0]~out0 {} Prescaler:inst|Equal0~0 {} Prescaler:inst|acc[0] {} } { 0.000ns 0.000ns 5.528ns 0.748ns } { 0.000ns 1.469ns 0.590ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "../Prescaler/Prescaler.vhd" "" { Text "C:/Users/Student/Desktop/lab5/Prescaler/Prescaler.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.246 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_J4 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Timer.bdf" "" { Schematic "C:/Users/Student/Desktop/lab5/Timer/Timer.bdf" { { 96 -8 160 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns Prescaler:inst\|acc\[0\] 2 REG LC_X1_Y18_N6 4 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X1_Y18_N6; Fanout = 4; REG Node = 'Prescaler:inst\|acc\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { clock Prescaler:inst|acc[0] } "NODE_NAME" } } { "../Prescaler/Prescaler.vhd" "" { Text "C:/Users/Student/Desktop/lab5/Prescaler/Prescaler.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clock Prescaler:inst|acc[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clock {} clock~out0 {} Prescaler:inst|acc[0] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.813 ns" { Prescalar[0] Prescaler:inst|Equal0~0 Prescaler:inst|acc[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.813 ns" { Prescalar[0] {} Prescalar[0]~out0 {} Prescaler:inst|Equal0~0 {} Prescaler:inst|acc[0] {} } { 0.000ns 0.000ns 5.528ns 0.748ns } { 0.000ns 1.469ns 0.590ns 0.478ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clock Prescaler:inst|acc[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clock {} clock~out0 {} Prescaler:inst|acc[0] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock flag Counter:inst1\|result\[1\] 19.154 ns register " "Info: tco from clock \"clock\" to destination pin \"flag\" through register \"Counter:inst1\|result\[1\]\" is 19.154 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 9.350 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 9.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_J4 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Timer.bdf" "" { Schematic "C:/Users/Student/Desktop/lab5/Timer/Timer.bdf" { { 96 -8 160 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.935 ns) 3.470 ns Prescaler:inst\|result 2 REG LC_X1_Y18_N1 8 " "Info: 2: + IC(1.066 ns) + CELL(0.935 ns) = 3.470 ns; Loc. = LC_X1_Y18_N1; Fanout = 8; REG Node = 'Prescaler:inst\|result'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { clock Prescaler:inst|result } "NODE_NAME" } } { "../Prescaler/Prescaler.vhd" "" { Text "C:/Users/Student/Desktop/lab5/Prescaler/Prescaler.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.169 ns) + CELL(0.711 ns) 9.350 ns Counter:inst1\|result\[1\] 3 REG LC_X2_Y17_N1 4 " "Info: 3: + IC(5.169 ns) + CELL(0.711 ns) = 9.350 ns; Loc. = LC_X2_Y17_N1; Fanout = 4; REG Node = 'Counter:inst1\|result\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { Prescaler:inst|result Counter:inst1|result[1] } "NODE_NAME" } } { "../Counter/Counter.vhd" "" { Text "C:/Users/Student/Desktop/lab5/Counter/Counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 33.32 % ) " "Info: Total cell delay = 3.115 ns ( 33.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.235 ns ( 66.68 % ) " "Info: Total interconnect delay = 6.235 ns ( 66.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.350 ns" { clock Prescaler:inst|result Counter:inst1|result[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.350 ns" { clock {} clock~out0 {} Prescaler:inst|result {} Counter:inst1|result[1] {} } { 0.000ns 0.000ns 1.066ns 5.169ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../Counter/Counter.vhd" "" { Text "C:/Users/Student/Desktop/lab5/Counter/Counter.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.580 ns + Longest register pin " "Info: + Longest register to pin delay is 9.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter:inst1\|result\[1\] 1 REG LC_X2_Y17_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y17_N1; Fanout = 4; REG Node = 'Counter:inst1\|result\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst1|result[1] } "NODE_NAME" } } { "../Counter/Counter.vhd" "" { Text "C:/Users/Student/Desktop/lab5/Counter/Counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.590 ns) 1.134 ns Comparator:inst2\|Equal0~0 2 COMB LC_X2_Y17_N9 1 " "Info: 2: + IC(0.544 ns) + CELL(0.590 ns) = 1.134 ns; Loc. = LC_X2_Y17_N9; Fanout = 1; COMB Node = 'Comparator:inst2\|Equal0~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { Counter:inst1|result[1] Comparator:inst2|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.086 ns) + CELL(0.442 ns) 3.662 ns Comparator:inst2\|Equal0~4 3 COMB LC_X3_Y7_N4 1 " "Info: 3: + IC(2.086 ns) + CELL(0.442 ns) = 3.662 ns; Loc. = LC_X3_Y7_N4; Fanout = 1; COMB Node = 'Comparator:inst2\|Equal0~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { Comparator:inst2|Equal0~0 Comparator:inst2|Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.810 ns) + CELL(2.108 ns) 9.580 ns flag 4 PIN PIN_V10 0 " "Info: 4: + IC(3.810 ns) + CELL(2.108 ns) = 9.580 ns; Loc. = PIN_V10; Fanout = 0; PIN Node = 'flag'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.918 ns" { Comparator:inst2|Equal0~4 flag } "NODE_NAME" } } { "Timer.bdf" "" { Schematic "C:/Users/Student/Desktop/lab5/Timer/Timer.bdf" { { 232 776 952 248 "flag" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.140 ns ( 32.78 % ) " "Info: Total cell delay = 3.140 ns ( 32.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.440 ns ( 67.22 % ) " "Info: Total interconnect delay = 6.440 ns ( 67.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.580 ns" { Counter:inst1|result[1] Comparator:inst2|Equal0~0 Comparator:inst2|Equal0~4 flag } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.580 ns" { Counter:inst1|result[1] {} Comparator:inst2|Equal0~0 {} Comparator:inst2|Equal0~4 {} flag {} } { 0.000ns 0.544ns 2.086ns 3.810ns } { 0.000ns 0.590ns 0.442ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.350 ns" { clock Prescaler:inst|result Counter:inst1|result[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.350 ns" { clock {} clock~out0 {} Prescaler:inst|result {} Counter:inst1|result[1] {} } { 0.000ns 0.000ns 1.066ns 5.169ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.580 ns" { Counter:inst1|result[1] Comparator:inst2|Equal0~0 Comparator:inst2|Equal0~4 flag } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.580 ns" { Counter:inst1|result[1] {} Comparator:inst2|Equal0~0 {} Comparator:inst2|Equal0~4 {} flag {} } { 0.000ns 0.544ns 2.086ns 3.810ns } { 0.000ns 0.590ns 0.442ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "inComparator\[0\] flag 20.685 ns Longest " "Info: Longest tpd from source pin \"inComparator\[0\]\" to destination pin \"flag\" is 20.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns inComparator\[0\] 1 PIN PIN_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_N13; Fanout = 1; PIN Node = 'inComparator\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inComparator[0] } "NODE_NAME" } } { "Timer.bdf" "" { Schematic "C:/Users/Student/Desktop/lab5/Timer/Timer.bdf" { { 248 272 456 264 "inComparator\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.656 ns) + CELL(0.114 ns) 12.239 ns Comparator:inst2\|Equal0~0 2 COMB LC_X2_Y17_N9 1 " "Info: 2: + IC(10.656 ns) + CELL(0.114 ns) = 12.239 ns; Loc. = LC_X2_Y17_N9; Fanout = 1; COMB Node = 'Comparator:inst2\|Equal0~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.770 ns" { inComparator[0] Comparator:inst2|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.086 ns) + CELL(0.442 ns) 14.767 ns Comparator:inst2\|Equal0~4 3 COMB LC_X3_Y7_N4 1 " "Info: 3: + IC(2.086 ns) + CELL(0.442 ns) = 14.767 ns; Loc. = LC_X3_Y7_N4; Fanout = 1; COMB Node = 'Comparator:inst2\|Equal0~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { Comparator:inst2|Equal0~0 Comparator:inst2|Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.810 ns) + CELL(2.108 ns) 20.685 ns flag 4 PIN PIN_V10 0 " "Info: 4: + IC(3.810 ns) + CELL(2.108 ns) = 20.685 ns; Loc. = PIN_V10; Fanout = 0; PIN Node = 'flag'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.918 ns" { Comparator:inst2|Equal0~4 flag } "NODE_NAME" } } { "Timer.bdf" "" { Schematic "C:/Users/Student/Desktop/lab5/Timer/Timer.bdf" { { 232 776 952 248 "flag" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.133 ns ( 19.98 % ) " "Info: Total cell delay = 4.133 ns ( 19.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.552 ns ( 80.02 % ) " "Info: Total interconnect delay = 16.552 ns ( 80.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.685 ns" { inComparator[0] Comparator:inst2|Equal0~0 Comparator:inst2|Equal0~4 flag } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "20.685 ns" { inComparator[0] {} inComparator[0]~out0 {} Comparator:inst2|Equal0~0 {} Comparator:inst2|Equal0~4 {} flag {} } { 0.000ns 0.000ns 10.656ns 2.086ns 3.810ns } { 0.000ns 1.469ns 0.114ns 0.442ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Prescaler:inst\|acc\[2\] Prescalar\[2\] clock -3.892 ns register " "Info: th for register \"Prescaler:inst\|acc\[2\]\" (data pin = \"Prescalar\[2\]\", clock pin = \"clock\") is -3.892 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.246 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_J4 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Timer.bdf" "" { Schematic "C:/Users/Student/Desktop/lab5/Timer/Timer.bdf" { { 96 -8 160 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns Prescaler:inst\|acc\[2\] 2 REG LC_X1_Y18_N7 1 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X1_Y18_N7; Fanout = 1; REG Node = 'Prescaler:inst\|acc\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { clock Prescaler:inst|acc[2] } "NODE_NAME" } } { "../Prescaler/Prescaler.vhd" "" { Text "C:/Users/Student/Desktop/lab5/Prescaler/Prescaler.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clock Prescaler:inst|acc[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clock {} clock~out0 {} Prescaler:inst|acc[2] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "../Prescaler/Prescaler.vhd" "" { Text "C:/Users/Student/Desktop/lab5/Prescaler/Prescaler.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.153 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Prescalar\[2\] 1 PIN PIN_H6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_H6; Fanout = 4; PIN Node = 'Prescalar\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Prescalar[2] } "NODE_NAME" } } { "Timer.bdf" "" { Schematic "C:/Users/Student/Desktop/lab5/Timer/Timer.bdf" { { 152 -8 160 168 "Prescalar\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.077 ns) + CELL(0.607 ns) 7.153 ns Prescaler:inst\|acc\[2\] 2 REG LC_X1_Y18_N7 1 " "Info: 2: + IC(5.077 ns) + CELL(0.607 ns) = 7.153 ns; Loc. = LC_X1_Y18_N7; Fanout = 1; REG Node = 'Prescaler:inst\|acc\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { Prescalar[2] Prescaler:inst|acc[2] } "NODE_NAME" } } { "../Prescaler/Prescaler.vhd" "" { Text "C:/Users/Student/Desktop/lab5/Prescaler/Prescaler.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns ( 29.02 % ) " "Info: Total cell delay = 2.076 ns ( 29.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.077 ns ( 70.98 % ) " "Info: Total interconnect delay = 5.077 ns ( 70.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.153 ns" { Prescalar[2] Prescaler:inst|acc[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.153 ns" { Prescalar[2] {} Prescalar[2]~out0 {} Prescaler:inst|acc[2] {} } { 0.000ns 0.000ns 5.077ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clock Prescaler:inst|acc[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clock {} clock~out0 {} Prescaler:inst|acc[2] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.153 ns" { Prescalar[2] Prescaler:inst|acc[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.153 ns" { Prescalar[2] {} Prescalar[2]~out0 {} Prescaler:inst|acc[2] {} } { 0.000ns 0.000ns 5.077ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 20 15:27:39 2016 " "Info: Processing ended: Wed Jul 20 15:27:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
