library verilog;
use verilog.vl_types.all;
entity wb_sva is
    port(
        i_clk           : in     vl_logic;
        o_wb_adr        : in     vl_logic_vector(31 downto 0);
        i_wb_dat        : in     vl_logic_vector(31 downto 0);
        o_wb_dat        : in     vl_logic_vector(31 downto 0);
        o_wb_cyc        : in     vl_logic;
        o_wb_stb        : in     vl_logic;
        o_wb_we         : in     vl_logic;
        i_wb_ack        : in     vl_logic
    );
end wb_sva;
