
../repos/coreutils/gnulib-tests/bench-md5:     file format elf32-littlearm


Disassembly of section .init:

0001049c <.init>:
   1049c:	push	{r3, lr}
   104a0:	bl	10594 <abort@plt+0x48>
   104a4:	pop	{r3, pc}

Disassembly of section .plt:

000104a8 <printf@plt-0x14>:
   104a8:	push	{lr}		; (str lr, [sp, #-4]!)
   104ac:	ldr	lr, [pc, #4]	; 104b8 <printf@plt-0x4>
   104b0:	add	lr, pc, lr
   104b4:	ldr	pc, [lr, #8]!
   104b8:	andeq	r2, r1, r8, asr #22

000104bc <printf@plt>:
   104bc:	add	ip, pc, #0, 12
   104c0:	add	ip, ip, #73728	; 0x12000
   104c4:	ldr	pc, [ip, #2888]!	; 0xb48

000104c8 <memcpy@plt>:
   104c8:	add	ip, pc, #0, 12
   104cc:	add	ip, ip, #73728	; 0x12000
   104d0:	ldr	pc, [ip, #2880]!	; 0xb40

000104d4 <gettimeofday@plt>:
   104d4:	add	ip, pc, #0, 12
   104d8:	add	ip, ip, #73728	; 0x12000
   104dc:	ldr	pc, [ip, #2872]!	; 0xb38

000104e0 <malloc@plt>:
   104e0:	add	ip, pc, #0, 12
   104e4:	add	ip, ip, #73728	; 0x12000
   104e8:	ldr	pc, [ip, #2864]!	; 0xb30

000104ec <__libc_start_main@plt>:
   104ec:	add	ip, pc, #0, 12
   104f0:	add	ip, ip, #73728	; 0x12000
   104f4:	ldr	pc, [ip, #2856]!	; 0xb28

000104f8 <__gmon_start__@plt>:
   104f8:	add	ip, pc, #0, 12
   104fc:	add	ip, ip, #73728	; 0x12000
   10500:	ldr	pc, [ip, #2848]!	; 0xb20

00010504 <exit@plt>:
   10504:	add	ip, pc, #0, 12
   10508:	add	ip, ip, #73728	; 0x12000
   1050c:	ldr	pc, [ip, #2840]!	; 0xb18

00010510 <atol@plt>:
   10510:	add	ip, pc, #0, 12
   10514:	add	ip, ip, #73728	; 0x12000
   10518:	ldr	pc, [ip, #2832]!	; 0xb10

0001051c <fprintf@plt>:
   1051c:	add	ip, pc, #0, 12
   10520:	add	ip, ip, #73728	; 0x12000
   10524:	ldr	pc, [ip, #2824]!	; 0xb08

00010528 <__errno_location@plt>:
   10528:	add	ip, pc, #0, 12
   1052c:	add	ip, ip, #73728	; 0x12000
   10530:	ldr	pc, [ip, #2816]!	; 0xb00

00010534 <atoi@plt>:
   10534:	add	ip, pc, #0, 12
   10538:	add	ip, ip, #73728	; 0x12000
   1053c:	ldr	pc, [ip, #2808]!	; 0xaf8

00010540 <getrusage@plt>:
   10540:	add	ip, pc, #0, 12
   10544:	add	ip, ip, #73728	; 0x12000
   10548:	ldr	pc, [ip, #2800]!	; 0xaf0

0001054c <abort@plt>:
   1054c:	add	ip, pc, #0, 12
   10550:	add	ip, ip, #73728	; 0x12000
   10554:	ldr	pc, [ip, #2792]!	; 0xae8

Disassembly of section .text:

00010558 <.text>:
   10558:	mov	fp, #0
   1055c:	mov	lr, #0
   10560:	pop	{r1}		; (ldr r1, [sp], #4)
   10564:	mov	r2, sp
   10568:	push	{r2}		; (str r2, [sp, #-4]!)
   1056c:	push	{r0}		; (str r0, [sp, #-4]!)
   10570:	ldr	ip, [pc, #16]	; 10588 <abort@plt+0x3c>
   10574:	push	{ip}		; (str ip, [sp, #-4]!)
   10578:	ldr	r0, [pc, #12]	; 1058c <abort@plt+0x40>
   1057c:	ldr	r3, [pc, #12]	; 10590 <abort@plt+0x44>
   10580:	bl	104ec <__libc_start_main@plt>
   10584:	bl	1054c <abort@plt>
   10588:	andeq	r2, r1, ip, lsl #25
   1058c:	andeq	r0, r1, r8, asr #12
   10590:	andeq	r2, r1, ip, lsr #24
   10594:	ldr	r3, [pc, #20]	; 105b0 <abort@plt+0x64>
   10598:	ldr	r2, [pc, #20]	; 105b4 <abort@plt+0x68>
   1059c:	add	r3, pc, r3
   105a0:	ldr	r2, [r3, r2]
   105a4:	cmp	r2, #0
   105a8:	bxeq	lr
   105ac:	b	104f8 <__gmon_start__@plt>
   105b0:	andeq	r2, r1, ip, asr sl
   105b4:	andeq	r0, r0, r0, asr #32
   105b8:	ldr	r0, [pc, #24]	; 105d8 <abort@plt+0x8c>
   105bc:	ldr	r3, [pc, #24]	; 105dc <abort@plt+0x90>
   105c0:	cmp	r3, r0
   105c4:	bxeq	lr
   105c8:	ldr	r3, [pc, #16]	; 105e0 <abort@plt+0x94>
   105cc:	cmp	r3, #0
   105d0:	bxeq	lr
   105d4:	bx	r3
   105d8:	andeq	r3, r2, ip, asr #32
   105dc:	andeq	r3, r2, ip, asr #32
   105e0:	andeq	r0, r0, r0
   105e4:	ldr	r0, [pc, #36]	; 10610 <abort@plt+0xc4>
   105e8:	ldr	r1, [pc, #36]	; 10614 <abort@plt+0xc8>
   105ec:	sub	r1, r1, r0
   105f0:	asr	r1, r1, #2
   105f4:	add	r1, r1, r1, lsr #31
   105f8:	asrs	r1, r1, #1
   105fc:	bxeq	lr
   10600:	ldr	r3, [pc, #16]	; 10618 <abort@plt+0xcc>
   10604:	cmp	r3, #0
   10608:	bxeq	lr
   1060c:	bx	r3
   10610:	andeq	r3, r2, ip, asr #32
   10614:	andeq	r3, r2, ip, asr #32
   10618:	andeq	r0, r0, r0
   1061c:	push	{r4, lr}
   10620:	ldr	r4, [pc, #24]	; 10640 <abort@plt+0xf4>
   10624:	ldrb	r3, [r4]
   10628:	cmp	r3, #0
   1062c:	popne	{r4, pc}
   10630:	bl	105b8 <abort@plt+0x6c>
   10634:	mov	r3, #1
   10638:	strb	r3, [r4]
   1063c:	pop	{r4, pc}
   10640:	andeq	r3, r2, r4, asr r0
   10644:	b	105e4 <abort@plt+0x98>
   10648:	push	{fp, lr}
   1064c:	mov	fp, sp
   10650:	sub	sp, sp, #136	; 0x88
   10654:	movw	r2, #0
   10658:	str	r2, [fp, #-4]
   1065c:	str	r0, [fp, #-8]
   10660:	str	r1, [fp, #-12]
   10664:	ldr	r0, [fp, #-8]
   10668:	cmp	r0, #3
   1066c:	beq	106a0 <abort@plt+0x154>
   10670:	movw	r0, #12368	; 0x3050
   10674:	movt	r0, #2
   10678:	ldr	r0, [r0]
   1067c:	ldr	r1, [fp, #-12]
   10680:	ldr	r2, [r1]
   10684:	movw	r1, #11420	; 0x2c9c
   10688:	movt	r1, #1
   1068c:	bl	1051c <fprintf@plt>
   10690:	movw	r1, #1
   10694:	str	r0, [sp]
   10698:	mov	r0, r1
   1069c:	bl	10504 <exit@plt>
   106a0:	ldr	r0, [fp, #-12]
   106a4:	ldr	r0, [r0, #4]
   106a8:	bl	10510 <atol@plt>
   106ac:	str	r0, [fp, #-16]
   106b0:	ldr	r0, [fp, #-12]
   106b4:	ldr	r0, [r0, #8]
   106b8:	bl	10534 <atoi@plt>
   106bc:	str	r0, [fp, #-20]	; 0xffffffec
   106c0:	ldr	r0, [fp, #-16]
   106c4:	bl	12bbc <abort@plt+0x2670>
   106c8:	str	r0, [fp, #-24]	; 0xffffffe8
   106cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   106d0:	movw	r1, #0
   106d4:	cmp	r0, r1
   106d8:	bne	10708 <abort@plt+0x1bc>
   106dc:	movw	r0, #12368	; 0x3050
   106e0:	movt	r0, #2
   106e4:	ldr	r0, [r0]
   106e8:	ldr	r1, [fp, #-12]
   106ec:	ldr	r2, [r1]
   106f0:	movw	r1, #11448	; 0x2cb8
   106f4:	movt	r1, #1
   106f8:	bl	1051c <fprintf@plt>
   106fc:	movw	r1, #1
   10700:	str	r1, [fp, #-4]
   10704:	b	107ec <abort@plt+0x2a0>
   10708:	movw	r0, #0
   1070c:	str	r0, [fp, #-28]	; 0xffffffe4
   10710:	ldr	r0, [fp, #-28]	; 0xffffffe4
   10714:	ldr	r1, [fp, #-16]
   10718:	cmp	r0, r1
   1071c:	bcs	10794 <abort@plt+0x248>
   10720:	ldr	r0, [fp, #-28]	; 0xffffffe4
   10724:	sub	r1, r0, #1
   10728:	mul	r1, r0, r1
   1072c:	sub	r2, r0, #5
   10730:	mul	r1, r1, r2
   10734:	movw	r2, #27449	; 0x6b39
   10738:	movt	r2, #8405	; 0x20d5
   1073c:	umull	r2, r3, r0, r2
   10740:	lsr	r3, r3, #6
   10744:	movw	ip, #499	; 0x1f3
   10748:	mls	r3, r3, ip, r0
   1074c:	add	r1, r3, r1, lsr #6
   10750:	movw	r3, #34391	; 0x8657
   10754:	movt	r3, #17519	; 0x446f
   10758:	umull	r3, ip, r0, r3
   1075c:	sub	lr, r0, ip
   10760:	add	ip, ip, lr, lsr #1
   10764:	lsr	ip, ip, #6
   10768:	mov	lr, #101	; 0x65
   1076c:	mls	r0, ip, lr, r0
   10770:	add	r0, r1, r0
   10774:	ldr	r1, [fp, #-24]	; 0xffffffe8
   10778:	ldr	ip, [fp, #-28]	; 0xffffffe4
   1077c:	add	r1, r1, ip
   10780:	strb	r0, [r1]
   10784:	ldr	r0, [fp, #-28]	; 0xffffffe4
   10788:	add	r0, r0, #1
   1078c:	str	r0, [fp, #-28]	; 0xffffffe4
   10790:	b	10710 <abort@plt+0x1c4>
   10794:	sub	r0, fp, #64	; 0x40
   10798:	bl	107f8 <abort@plt+0x2ac>
   1079c:	movw	r0, #0
   107a0:	str	r0, [sp, #68]	; 0x44
   107a4:	ldr	r0, [sp, #68]	; 0x44
   107a8:	ldr	r1, [fp, #-20]	; 0xffffffec
   107ac:	cmp	r0, r1
   107b0:	bge	107d4 <abort@plt+0x288>
   107b4:	add	r2, sp, #4
   107b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   107bc:	ldr	r1, [fp, #-16]
   107c0:	bl	128ec <abort@plt+0x23a0>
   107c4:	ldr	r0, [sp, #68]	; 0x44
   107c8:	add	r0, r0, #1
   107cc:	str	r0, [sp, #68]	; 0x44
   107d0:	b	107a4 <abort@plt+0x258>
   107d4:	sub	r0, fp, #64	; 0x40
   107d8:	bl	10858 <abort@plt+0x30c>
   107dc:	sub	r0, fp, #64	; 0x40
   107e0:	bl	10928 <abort@plt+0x3dc>
   107e4:	movw	r0, #0
   107e8:	str	r0, [fp, #-4]
   107ec:	ldr	r0, [fp, #-4]
   107f0:	mov	sp, fp
   107f4:	pop	{fp, pc}
   107f8:	push	{fp, lr}
   107fc:	mov	fp, sp
   10800:	sub	sp, sp, #80	; 0x50
   10804:	str	r0, [fp, #-4]
   10808:	movw	r0, #0
   1080c:	add	r1, sp, #4
   10810:	bl	10540 <getrusage@plt>
   10814:	ldr	r1, [fp, #-4]
   10818:	ldr	r2, [sp, #4]
   1081c:	str	r2, [r1, #8]
   10820:	ldr	r2, [sp, #8]
   10824:	str	r2, [r1, #12]
   10828:	ldr	r1, [fp, #-4]
   1082c:	ldr	r2, [sp, #12]
   10830:	str	r2, [r1, #16]
   10834:	ldr	r2, [sp, #16]
   10838:	str	r2, [r1, #20]
   1083c:	ldr	r1, [fp, #-4]
   10840:	str	r0, [sp]
   10844:	mov	r0, r1
   10848:	movw	r1, #0
   1084c:	bl	104d4 <gettimeofday@plt>
   10850:	mov	sp, fp
   10854:	pop	{fp, pc}
   10858:	push	{fp, lr}
   1085c:	mov	fp, sp
   10860:	sub	sp, sp, #88	; 0x58
   10864:	str	r0, [fp, #-4]
   10868:	sub	r0, fp, #12
   1086c:	movw	r1, #0
   10870:	bl	104d4 <gettimeofday@plt>
   10874:	movw	r1, #0
   10878:	str	r0, [sp]
   1087c:	mov	r0, r1
   10880:	add	r1, sp, #4
   10884:	bl	10540 <getrusage@plt>
   10888:	ldr	r1, [pc, #148]	; 10924 <abort@plt+0x3d8>
   1088c:	ldr	r2, [fp, #-12]
   10890:	ldr	r3, [fp, #-4]
   10894:	ldr	r3, [r3]
   10898:	sub	r2, r2, r3
   1089c:	mul	r2, r2, r1
   108a0:	ldr	r3, [fp, #-8]
   108a4:	add	r2, r2, r3
   108a8:	ldr	r3, [fp, #-4]
   108ac:	ldr	r3, [r3, #4]
   108b0:	sub	r2, r2, r3
   108b4:	ldr	r3, [fp, #-4]
   108b8:	str	r2, [r3, #24]
   108bc:	ldr	r2, [sp, #4]
   108c0:	ldr	r3, [fp, #-4]
   108c4:	ldr	r3, [r3, #8]
   108c8:	sub	r2, r2, r3
   108cc:	mul	r2, r2, r1
   108d0:	ldr	r3, [sp, #8]
   108d4:	add	r2, r2, r3
   108d8:	ldr	r3, [fp, #-4]
   108dc:	ldr	r3, [r3, #12]
   108e0:	sub	r2, r2, r3
   108e4:	ldr	r3, [fp, #-4]
   108e8:	str	r2, [r3, #28]
   108ec:	ldr	r2, [sp, #12]
   108f0:	ldr	r3, [fp, #-4]
   108f4:	ldr	r3, [r3, #16]
   108f8:	sub	r2, r2, r3
   108fc:	mul	r1, r2, r1
   10900:	ldr	r2, [sp, #16]
   10904:	add	r1, r1, r2
   10908:	ldr	r2, [fp, #-4]
   1090c:	ldr	r2, [r2, #20]
   10910:	sub	r1, r1, r2
   10914:	ldr	r2, [fp, #-4]
   10918:	str	r1, [r2, #32]
   1091c:	mov	sp, fp
   10920:	pop	{fp, pc}
   10924:	andeq	r4, pc, r0, asr #4
   10928:	push	{fp, lr}
   1092c:	mov	fp, sp
   10930:	sub	sp, sp, #16
   10934:	vldr	d16, [pc, #140]	; 109c8 <abort@plt+0x47c>
   10938:	str	r0, [fp, #-4]
   1093c:	ldr	r0, [fp, #-4]
   10940:	ldr	r0, [r0, #24]
   10944:	vmov	s0, r0
   10948:	vcvt.f64.s32	d17, s0
   1094c:	vdiv.f64	d16, d17, d16
   10950:	movw	r0, #11470	; 0x2cce
   10954:	movt	r0, #1
   10958:	vmov	r2, r3, d16
   1095c:	bl	104bc <printf@plt>
   10960:	vldr	d16, [pc, #96]	; 109c8 <abort@plt+0x47c>
   10964:	ldr	r1, [fp, #-4]
   10968:	ldr	r1, [r1, #28]
   1096c:	vmov	s0, r1
   10970:	vcvt.f64.s32	d17, s0
   10974:	vdiv.f64	d16, d17, d16
   10978:	movw	r1, #11483	; 0x2cdb
   1097c:	movt	r1, #1
   10980:	str	r0, [sp, #8]
   10984:	mov	r0, r1
   10988:	vmov	r2, r3, d16
   1098c:	bl	104bc <printf@plt>
   10990:	vldr	d16, [pc, #48]	; 109c8 <abort@plt+0x47c>
   10994:	ldr	r1, [fp, #-4]
   10998:	ldr	r1, [r1, #32]
   1099c:	vmov	s0, r1
   109a0:	vcvt.f64.s32	d17, s0
   109a4:	vdiv.f64	d16, d17, d16
   109a8:	movw	r1, #11495	; 0x2ce7
   109ac:	movt	r1, #1
   109b0:	str	r0, [sp, #4]
   109b4:	mov	r0, r1
   109b8:	vmov	r2, r3, d16
   109bc:	bl	104bc <printf@plt>
   109c0:	mov	sp, fp
   109c4:	pop	{fp, pc}
   109c8:	andeq	r0, r0, r0
   109cc:	smlawbmi	lr, r0, r4, r8
   109d0:	sub	sp, sp, #4
   109d4:	ldr	r1, [pc, #80]	; 10a2c <abort@plt+0x4e0>
   109d8:	ldr	r2, [pc, #80]	; 10a30 <abort@plt+0x4e4>
   109dc:	ldr	r3, [pc, #80]	; 10a34 <abort@plt+0x4e8>
   109e0:	ldr	ip, [pc, #80]	; 10a38 <abort@plt+0x4ec>
   109e4:	str	r0, [sp]
   109e8:	ldr	r0, [sp]
   109ec:	str	ip, [r0]
   109f0:	ldr	r0, [sp]
   109f4:	str	r3, [r0, #4]
   109f8:	ldr	r0, [sp]
   109fc:	str	r2, [r0, #8]
   10a00:	ldr	r0, [sp]
   10a04:	str	r1, [r0, #12]
   10a08:	ldr	r0, [sp]
   10a0c:	movw	r1, #0
   10a10:	str	r1, [r0, #20]
   10a14:	ldr	r0, [sp]
   10a18:	str	r1, [r0, #16]
   10a1c:	ldr	r0, [sp]
   10a20:	str	r1, [r0, #24]
   10a24:	add	sp, sp, #4
   10a28:	bx	lr
   10a2c:	eorsne	r5, r2, r6, ror r4
   10a30:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   10a34:	svc	0x00cdab89
   10a38:	strbvs	r2, [r5, -r1, lsl #6]
   10a3c:	push	{fp, lr}
   10a40:	mov	fp, sp
   10a44:	sub	sp, sp, #16
   10a48:	str	r0, [fp, #-4]
   10a4c:	str	r1, [sp, #8]
   10a50:	ldr	r0, [sp, #8]
   10a54:	str	r0, [sp, #4]
   10a58:	ldr	r0, [sp, #4]
   10a5c:	ldr	r1, [fp, #-4]
   10a60:	ldr	r1, [r1]
   10a64:	bl	10ab0 <abort@plt+0x564>
   10a68:	ldr	r0, [sp, #4]
   10a6c:	add	r0, r0, #4
   10a70:	ldr	r1, [fp, #-4]
   10a74:	ldr	r1, [r1, #4]
   10a78:	bl	10ab0 <abort@plt+0x564>
   10a7c:	ldr	r0, [sp, #4]
   10a80:	add	r0, r0, #8
   10a84:	ldr	r1, [fp, #-4]
   10a88:	ldr	r1, [r1, #8]
   10a8c:	bl	10ab0 <abort@plt+0x564>
   10a90:	ldr	r0, [sp, #4]
   10a94:	add	r0, r0, #12
   10a98:	ldr	r1, [fp, #-4]
   10a9c:	ldr	r1, [r1, #12]
   10aa0:	bl	10ab0 <abort@plt+0x564>
   10aa4:	ldr	r0, [sp, #8]
   10aa8:	mov	sp, fp
   10aac:	pop	{fp, pc}
   10ab0:	sub	sp, sp, #8
   10ab4:	str	r0, [sp, #4]
   10ab8:	str	r1, [sp]
   10abc:	ldr	r0, [sp, #4]
   10ac0:	ldrb	r1, [sp]
   10ac4:	strb	r1, [r0]
   10ac8:	ldrb	r1, [sp, #1]
   10acc:	strb	r1, [r0, #1]
   10ad0:	ldrb	r1, [sp, #2]
   10ad4:	strb	r1, [r0, #2]
   10ad8:	ldrb	r1, [sp, #3]
   10adc:	strb	r1, [r0, #3]
   10ae0:	add	sp, sp, #8
   10ae4:	bx	lr
   10ae8:	push	{fp, lr}
   10aec:	mov	fp, sp
   10af0:	sub	sp, sp, #24
   10af4:	str	r0, [fp, #-4]
   10af8:	str	r1, [fp, #-8]
   10afc:	ldr	r0, [fp, #-4]
   10b00:	ldr	r0, [r0, #24]
   10b04:	str	r0, [sp, #12]
   10b08:	ldr	r0, [sp, #12]
   10b0c:	cmp	r0, #56	; 0x38
   10b10:	movw	r0, #0
   10b14:	movcc	r0, #1
   10b18:	tst	r0, #1
   10b1c:	movw	r0, #16
   10b20:	moveq	r0, #32
   10b24:	str	r0, [sp, #8]
   10b28:	ldr	r0, [sp, #12]
   10b2c:	ldr	r1, [fp, #-4]
   10b30:	ldr	r2, [r1, #16]
   10b34:	add	r0, r2, r0
   10b38:	str	r0, [r1, #16]
   10b3c:	ldr	r0, [fp, #-4]
   10b40:	ldr	r0, [r0, #16]
   10b44:	ldr	r1, [sp, #12]
   10b48:	cmp	r0, r1
   10b4c:	bcs	10b60 <abort@plt+0x614>
   10b50:	ldr	r0, [fp, #-4]
   10b54:	ldr	r1, [r0, #20]
   10b58:	add	r1, r1, #1
   10b5c:	str	r1, [r0, #20]
   10b60:	ldr	r0, [fp, #-4]
   10b64:	ldr	r1, [r0, #16]
   10b68:	lsl	r1, r1, #3
   10b6c:	ldr	r2, [sp, #8]
   10b70:	add	r0, r0, r2, lsl #2
   10b74:	str	r1, [r0, #20]
   10b78:	ldr	r0, [fp, #-4]
   10b7c:	ldr	r1, [r0, #16]
   10b80:	ldr	r2, [r0, #20]
   10b84:	lsl	r2, r2, #3
   10b88:	orr	r1, r2, r1, lsr #29
   10b8c:	ldr	r2, [sp, #8]
   10b90:	add	r0, r0, r2, lsl #2
   10b94:	str	r1, [r0, #24]
   10b98:	ldr	r0, [fp, #-4]
   10b9c:	ldr	r1, [sp, #12]
   10ba0:	add	r0, r0, r1
   10ba4:	add	r0, r0, #28
   10ba8:	ldr	r2, [sp, #8]
   10bac:	rsb	r1, r1, r2, lsl #2
   10bb0:	sub	r2, r1, #8
   10bb4:	movw	r1, #11507	; 0x2cf3
   10bb8:	movt	r1, #1
   10bbc:	bl	104c8 <memcpy@plt>
   10bc0:	ldr	r1, [fp, #-4]
   10bc4:	add	r1, r1, #28
   10bc8:	ldr	r2, [sp, #8]
   10bcc:	lsl	r2, r2, #2
   10bd0:	ldr	r3, [fp, #-4]
   10bd4:	str	r0, [sp, #4]
   10bd8:	mov	r0, r1
   10bdc:	mov	r1, r2
   10be0:	mov	r2, r3
   10be4:	bl	10bfc <abort@plt+0x6b0>
   10be8:	ldr	r0, [fp, #-4]
   10bec:	ldr	r1, [fp, #-8]
   10bf0:	bl	10a3c <abort@plt+0x4f0>
   10bf4:	mov	sp, fp
   10bf8:	pop	{fp, pc}
   10bfc:	sub	sp, sp, #128	; 0x80
   10c00:	str	r0, [sp, #124]	; 0x7c
   10c04:	str	r1, [sp, #120]	; 0x78
   10c08:	str	r2, [sp, #116]	; 0x74
   10c0c:	ldr	r0, [sp, #124]	; 0x7c
   10c10:	str	r0, [sp, #48]	; 0x30
   10c14:	ldr	r0, [sp, #120]	; 0x78
   10c18:	lsr	r0, r0, #2
   10c1c:	str	r0, [sp, #44]	; 0x2c
   10c20:	ldr	r0, [sp, #48]	; 0x30
   10c24:	ldr	r1, [sp, #44]	; 0x2c
   10c28:	add	r0, r0, r1, lsl #2
   10c2c:	str	r0, [sp, #40]	; 0x28
   10c30:	ldr	r0, [sp, #116]	; 0x74
   10c34:	ldr	r0, [r0]
   10c38:	str	r0, [sp, #36]	; 0x24
   10c3c:	ldr	r0, [sp, #116]	; 0x74
   10c40:	ldr	r0, [r0, #4]
   10c44:	str	r0, [sp, #32]
   10c48:	ldr	r0, [sp, #116]	; 0x74
   10c4c:	ldr	r0, [r0, #8]
   10c50:	str	r0, [sp, #28]
   10c54:	ldr	r0, [sp, #116]	; 0x74
   10c58:	ldr	r0, [r0, #12]
   10c5c:	str	r0, [sp, #24]
   10c60:	ldr	r0, [sp, #120]	; 0x78
   10c64:	str	r0, [sp, #20]
   10c68:	ldr	r0, [sp, #20]
   10c6c:	ldr	r1, [sp, #116]	; 0x74
   10c70:	ldr	r2, [r1, #16]
   10c74:	add	r0, r2, r0
   10c78:	str	r0, [r1, #16]
   10c7c:	ldr	r0, [sp, #120]	; 0x78
   10c80:	lsr	r0, r0, #31
   10c84:	lsr	r0, r0, #1
   10c88:	ldr	r1, [sp, #116]	; 0x74
   10c8c:	ldr	r1, [r1, #16]
   10c90:	ldr	r2, [sp, #20]
   10c94:	cmp	r1, r2
   10c98:	movw	r1, #0
   10c9c:	movcc	r1, #1
   10ca0:	and	r1, r1, #1
   10ca4:	add	r0, r0, r1
   10ca8:	ldr	r1, [sp, #116]	; 0x74
   10cac:	ldr	r2, [r1, #20]
   10cb0:	add	r0, r2, r0
   10cb4:	str	r0, [r1, #20]
   10cb8:	ldr	r0, [sp, #48]	; 0x30
   10cbc:	ldr	r1, [sp, #40]	; 0x28
   10cc0:	cmp	r0, r1
   10cc4:	bcs	12810 <abort@plt+0x22c4>
   10cc8:	add	r0, sp, #52	; 0x34
   10ccc:	str	r0, [sp, #16]
   10cd0:	ldr	r0, [sp, #36]	; 0x24
   10cd4:	str	r0, [sp, #12]
   10cd8:	ldr	r0, [sp, #32]
   10cdc:	str	r0, [sp, #8]
   10ce0:	ldr	r0, [sp, #28]
   10ce4:	str	r0, [sp, #4]
   10ce8:	ldr	r0, [sp, #24]
   10cec:	str	r0, [sp]
   10cf0:	ldr	r0, [pc, #124]	; 10d74 <abort@plt+0x828>
   10cf4:	ldr	r1, [sp, #24]
   10cf8:	ldr	r2, [sp, #32]
   10cfc:	ldr	r3, [sp, #28]
   10d00:	ldr	ip, [sp, #24]
   10d04:	eor	r3, r3, ip
   10d08:	and	r2, r2, r3
   10d0c:	eor	r1, r1, r2
   10d10:	ldr	r2, [sp, #48]	; 0x30
   10d14:	ldr	r2, [r2]
   10d18:	ldr	r3, [sp, #16]
   10d1c:	add	ip, r3, #4
   10d20:	str	ip, [sp, #16]
   10d24:	str	r2, [r3]
   10d28:	add	r1, r1, r2
   10d2c:	add	r0, r1, r0
   10d30:	ldr	r1, [sp, #36]	; 0x24
   10d34:	add	r0, r1, r0
   10d38:	str	r0, [sp, #36]	; 0x24
   10d3c:	ldr	r0, [sp, #48]	; 0x30
   10d40:	add	r0, r0, #4
   10d44:	str	r0, [sp, #48]	; 0x30
   10d48:	ldr	r0, [sp, #36]	; 0x24
   10d4c:	lsl	r0, r0, #7
   10d50:	ldr	r1, [sp, #36]	; 0x24
   10d54:	lsr	r1, r1, #25
   10d58:	orr	r0, r0, r1
   10d5c:	str	r0, [sp, #36]	; 0x24
   10d60:	ldr	r0, [sp, #32]
   10d64:	ldr	r1, [sp, #36]	; 0x24
   10d68:	add	r0, r1, r0
   10d6c:	str	r0, [sp, #36]	; 0x24
   10d70:	b	10dd0 <abort@plt+0x884>
   10d74:			; <UNDEFINED> instruction: 0xd76aa478
   10d78:	stmia	r7, {r1, r2, r4, r6, r8, r9, sl, ip, sp, pc}^
   10d7c:	strtcs	r7, [r0], #-219	; 0xffffff25
   10d80:			; <UNDEFINED> instruction: 0xc1bdceee
   10d84:			; <UNDEFINED> instruction: 0xf57c0faf
   10d88:	strmi	ip, [r7, sl, lsr #12]
   10d8c:	ldmdage	r0!, {r0, r1, r4, r9, sl, lr}
   10d90:	stc2l	5, cr9, [r6, #-4]
   10d94:	stmibvs	r0, {r3, r4, r6, r7, fp, ip, pc}
   10d98:	blhi	114ec5c <stderr@@GLIBC_2.4+0x112bc0c>
   10d9c:			; <UNDEFINED> instruction: 0xffff5bb1
   10da0:	ldmdbhi	ip, {r1, r2, r3, r4, r5, r7, r8, r9, sl, ip, lr, pc}^
   10da4:	blvs	fe415234 <stderr@@GLIBC_2.4+0xfe3f21e4>
   10da8:	ldc2	1, cr7, [r8, #588]	; 0x24c
   10dac:	ldrbtge	r4, [r9], -lr, lsl #7
   10db0:	ldmibmi	r4!, {r0, r5, fp}
   10db4:			; <UNDEFINED> instruction: 0xf61e2562
   10db8:	subgt	fp, r0, r0, asr #6
   10dbc:			; <UNDEFINED> instruction: 0x265e5a51
   10dc0:	ldmib	r6!, {r1, r3, r5, r7, r8, r9, sl, lr, pc}
   10dc4:			; <UNDEFINED> instruction: 0xd62f105d
   10dc8:	subeq	r1, r4, #1392508928	; 0x53000000
   10dcc:	stmiale	r1!, {r0, r7, r9, sl, sp, lr, pc}
   10dd0:	b	10dd4 <abort@plt+0x888>
   10dd4:	ldr	r0, [pc, #-100]	; 10d78 <abort@plt+0x82c>
   10dd8:	ldr	r1, [sp, #28]
   10ddc:	ldr	r2, [sp, #36]	; 0x24
   10de0:	ldr	r3, [sp, #32]
   10de4:	ldr	ip, [sp, #28]
   10de8:	eor	r3, r3, ip
   10dec:	and	r2, r2, r3
   10df0:	eor	r1, r1, r2
   10df4:	ldr	r2, [sp, #48]	; 0x30
   10df8:	ldr	r2, [r2]
   10dfc:	ldr	r3, [sp, #16]
   10e00:	add	ip, r3, #4
   10e04:	str	ip, [sp, #16]
   10e08:	str	r2, [r3]
   10e0c:	add	r1, r1, r2
   10e10:	add	r0, r1, r0
   10e14:	ldr	r1, [sp, #24]
   10e18:	add	r0, r1, r0
   10e1c:	str	r0, [sp, #24]
   10e20:	ldr	r0, [sp, #48]	; 0x30
   10e24:	add	r0, r0, #4
   10e28:	str	r0, [sp, #48]	; 0x30
   10e2c:	ldr	r0, [sp, #24]
   10e30:	lsl	r0, r0, #12
   10e34:	ldr	r1, [sp, #24]
   10e38:	lsr	r1, r1, #20
   10e3c:	orr	r0, r0, r1
   10e40:	str	r0, [sp, #24]
   10e44:	ldr	r0, [sp, #36]	; 0x24
   10e48:	ldr	r1, [sp, #24]
   10e4c:	add	r0, r1, r0
   10e50:	str	r0, [sp, #24]
   10e54:	b	10e58 <abort@plt+0x90c>
   10e58:	ldr	r0, [pc, #-228]	; 10d7c <abort@plt+0x830>
   10e5c:	ldr	r1, [sp, #32]
   10e60:	ldr	r2, [sp, #24]
   10e64:	ldr	r3, [sp, #36]	; 0x24
   10e68:	ldr	ip, [sp, #32]
   10e6c:	eor	r3, r3, ip
   10e70:	and	r2, r2, r3
   10e74:	eor	r1, r1, r2
   10e78:	ldr	r2, [sp, #48]	; 0x30
   10e7c:	ldr	r2, [r2]
   10e80:	ldr	r3, [sp, #16]
   10e84:	add	ip, r3, #4
   10e88:	str	ip, [sp, #16]
   10e8c:	str	r2, [r3]
   10e90:	add	r1, r1, r2
   10e94:	add	r0, r1, r0
   10e98:	ldr	r1, [sp, #28]
   10e9c:	add	r0, r1, r0
   10ea0:	str	r0, [sp, #28]
   10ea4:	ldr	r0, [sp, #48]	; 0x30
   10ea8:	add	r0, r0, #4
   10eac:	str	r0, [sp, #48]	; 0x30
   10eb0:	ldr	r0, [sp, #28]
   10eb4:	lsl	r0, r0, #17
   10eb8:	ldr	r1, [sp, #28]
   10ebc:	lsr	r1, r1, #15
   10ec0:	orr	r0, r0, r1
   10ec4:	str	r0, [sp, #28]
   10ec8:	ldr	r0, [sp, #24]
   10ecc:	ldr	r1, [sp, #28]
   10ed0:	add	r0, r1, r0
   10ed4:	str	r0, [sp, #28]
   10ed8:	b	10edc <abort@plt+0x990>
   10edc:	ldr	r0, [pc, #-356]	; 10d80 <abort@plt+0x834>
   10ee0:	ldr	r1, [sp, #36]	; 0x24
   10ee4:	ldr	r2, [sp, #28]
   10ee8:	ldr	r3, [sp, #24]
   10eec:	ldr	ip, [sp, #36]	; 0x24
   10ef0:	eor	r3, r3, ip
   10ef4:	and	r2, r2, r3
   10ef8:	eor	r1, r1, r2
   10efc:	ldr	r2, [sp, #48]	; 0x30
   10f00:	ldr	r2, [r2]
   10f04:	ldr	r3, [sp, #16]
   10f08:	add	ip, r3, #4
   10f0c:	str	ip, [sp, #16]
   10f10:	str	r2, [r3]
   10f14:	add	r1, r1, r2
   10f18:	add	r0, r1, r0
   10f1c:	ldr	r1, [sp, #32]
   10f20:	add	r0, r1, r0
   10f24:	str	r0, [sp, #32]
   10f28:	ldr	r0, [sp, #48]	; 0x30
   10f2c:	add	r0, r0, #4
   10f30:	str	r0, [sp, #48]	; 0x30
   10f34:	ldr	r0, [sp, #32]
   10f38:	lsl	r0, r0, #22
   10f3c:	ldr	r1, [sp, #32]
   10f40:	lsr	r1, r1, #10
   10f44:	orr	r0, r0, r1
   10f48:	str	r0, [sp, #32]
   10f4c:	ldr	r0, [sp, #28]
   10f50:	ldr	r1, [sp, #32]
   10f54:	add	r0, r1, r0
   10f58:	str	r0, [sp, #32]
   10f5c:	b	10f60 <abort@plt+0xa14>
   10f60:	ldr	r0, [pc, #-484]	; 10d84 <abort@plt+0x838>
   10f64:	ldr	r1, [sp, #24]
   10f68:	ldr	r2, [sp, #32]
   10f6c:	ldr	r3, [sp, #28]
   10f70:	ldr	ip, [sp, #24]
   10f74:	eor	r3, r3, ip
   10f78:	and	r2, r2, r3
   10f7c:	eor	r1, r1, r2
   10f80:	ldr	r2, [sp, #48]	; 0x30
   10f84:	ldr	r2, [r2]
   10f88:	ldr	r3, [sp, #16]
   10f8c:	add	ip, r3, #4
   10f90:	str	ip, [sp, #16]
   10f94:	str	r2, [r3]
   10f98:	add	r1, r1, r2
   10f9c:	add	r0, r1, r0
   10fa0:	ldr	r1, [sp, #36]	; 0x24
   10fa4:	add	r0, r1, r0
   10fa8:	str	r0, [sp, #36]	; 0x24
   10fac:	ldr	r0, [sp, #48]	; 0x30
   10fb0:	add	r0, r0, #4
   10fb4:	str	r0, [sp, #48]	; 0x30
   10fb8:	ldr	r0, [sp, #36]	; 0x24
   10fbc:	lsl	r0, r0, #7
   10fc0:	ldr	r1, [sp, #36]	; 0x24
   10fc4:	lsr	r1, r1, #25
   10fc8:	orr	r0, r0, r1
   10fcc:	str	r0, [sp, #36]	; 0x24
   10fd0:	ldr	r0, [sp, #32]
   10fd4:	ldr	r1, [sp, #36]	; 0x24
   10fd8:	add	r0, r1, r0
   10fdc:	str	r0, [sp, #36]	; 0x24
   10fe0:	b	10fe4 <abort@plt+0xa98>
   10fe4:	ldr	r0, [pc, #-612]	; 10d88 <abort@plt+0x83c>
   10fe8:	ldr	r1, [sp, #28]
   10fec:	ldr	r2, [sp, #36]	; 0x24
   10ff0:	ldr	r3, [sp, #32]
   10ff4:	ldr	ip, [sp, #28]
   10ff8:	eor	r3, r3, ip
   10ffc:	and	r2, r2, r3
   11000:	eor	r1, r1, r2
   11004:	ldr	r2, [sp, #48]	; 0x30
   11008:	ldr	r2, [r2]
   1100c:	ldr	r3, [sp, #16]
   11010:	add	ip, r3, #4
   11014:	str	ip, [sp, #16]
   11018:	str	r2, [r3]
   1101c:	add	r1, r1, r2
   11020:	add	r0, r1, r0
   11024:	ldr	r1, [sp, #24]
   11028:	add	r0, r1, r0
   1102c:	str	r0, [sp, #24]
   11030:	ldr	r0, [sp, #48]	; 0x30
   11034:	add	r0, r0, #4
   11038:	str	r0, [sp, #48]	; 0x30
   1103c:	ldr	r0, [sp, #24]
   11040:	lsl	r0, r0, #12
   11044:	ldr	r1, [sp, #24]
   11048:	lsr	r1, r1, #20
   1104c:	orr	r0, r0, r1
   11050:	str	r0, [sp, #24]
   11054:	ldr	r0, [sp, #36]	; 0x24
   11058:	ldr	r1, [sp, #24]
   1105c:	add	r0, r1, r0
   11060:	str	r0, [sp, #24]
   11064:	b	11068 <abort@plt+0xb1c>
   11068:	ldr	r0, [pc, #-740]	; 10d8c <abort@plt+0x840>
   1106c:	ldr	r1, [sp, #32]
   11070:	ldr	r2, [sp, #24]
   11074:	ldr	r3, [sp, #36]	; 0x24
   11078:	ldr	ip, [sp, #32]
   1107c:	eor	r3, r3, ip
   11080:	and	r2, r2, r3
   11084:	eor	r1, r1, r2
   11088:	ldr	r2, [sp, #48]	; 0x30
   1108c:	ldr	r2, [r2]
   11090:	ldr	r3, [sp, #16]
   11094:	add	ip, r3, #4
   11098:	str	ip, [sp, #16]
   1109c:	str	r2, [r3]
   110a0:	add	r1, r1, r2
   110a4:	add	r0, r1, r0
   110a8:	ldr	r1, [sp, #28]
   110ac:	add	r0, r1, r0
   110b0:	str	r0, [sp, #28]
   110b4:	ldr	r0, [sp, #48]	; 0x30
   110b8:	add	r0, r0, #4
   110bc:	str	r0, [sp, #48]	; 0x30
   110c0:	ldr	r0, [sp, #28]
   110c4:	lsl	r0, r0, #17
   110c8:	ldr	r1, [sp, #28]
   110cc:	lsr	r1, r1, #15
   110d0:	orr	r0, r0, r1
   110d4:	str	r0, [sp, #28]
   110d8:	ldr	r0, [sp, #24]
   110dc:	ldr	r1, [sp, #28]
   110e0:	add	r0, r1, r0
   110e4:	str	r0, [sp, #28]
   110e8:	b	110ec <abort@plt+0xba0>
   110ec:	ldr	r0, [pc, #-868]	; 10d90 <abort@plt+0x844>
   110f0:	ldr	r1, [sp, #36]	; 0x24
   110f4:	ldr	r2, [sp, #28]
   110f8:	ldr	r3, [sp, #24]
   110fc:	ldr	ip, [sp, #36]	; 0x24
   11100:	eor	r3, r3, ip
   11104:	and	r2, r2, r3
   11108:	eor	r1, r1, r2
   1110c:	ldr	r2, [sp, #48]	; 0x30
   11110:	ldr	r2, [r2]
   11114:	ldr	r3, [sp, #16]
   11118:	add	ip, r3, #4
   1111c:	str	ip, [sp, #16]
   11120:	str	r2, [r3]
   11124:	add	r1, r1, r2
   11128:	add	r0, r1, r0
   1112c:	ldr	r1, [sp, #32]
   11130:	add	r0, r1, r0
   11134:	str	r0, [sp, #32]
   11138:	ldr	r0, [sp, #48]	; 0x30
   1113c:	add	r0, r0, #4
   11140:	str	r0, [sp, #48]	; 0x30
   11144:	ldr	r0, [sp, #32]
   11148:	lsl	r0, r0, #22
   1114c:	ldr	r1, [sp, #32]
   11150:	lsr	r1, r1, #10
   11154:	orr	r0, r0, r1
   11158:	str	r0, [sp, #32]
   1115c:	ldr	r0, [sp, #28]
   11160:	ldr	r1, [sp, #32]
   11164:	add	r0, r1, r0
   11168:	str	r0, [sp, #32]
   1116c:	b	11170 <abort@plt+0xc24>
   11170:	ldr	r0, [pc, #-996]	; 10d94 <abort@plt+0x848>
   11174:	ldr	r1, [sp, #24]
   11178:	ldr	r2, [sp, #32]
   1117c:	ldr	r3, [sp, #28]
   11180:	ldr	ip, [sp, #24]
   11184:	eor	r3, r3, ip
   11188:	and	r2, r2, r3
   1118c:	eor	r1, r1, r2
   11190:	ldr	r2, [sp, #48]	; 0x30
   11194:	ldr	r2, [r2]
   11198:	ldr	r3, [sp, #16]
   1119c:	add	ip, r3, #4
   111a0:	str	ip, [sp, #16]
   111a4:	str	r2, [r3]
   111a8:	add	r1, r1, r2
   111ac:	add	r0, r1, r0
   111b0:	ldr	r1, [sp, #36]	; 0x24
   111b4:	add	r0, r1, r0
   111b8:	str	r0, [sp, #36]	; 0x24
   111bc:	ldr	r0, [sp, #48]	; 0x30
   111c0:	add	r0, r0, #4
   111c4:	str	r0, [sp, #48]	; 0x30
   111c8:	ldr	r0, [sp, #36]	; 0x24
   111cc:	lsl	r0, r0, #7
   111d0:	ldr	r1, [sp, #36]	; 0x24
   111d4:	lsr	r1, r1, #25
   111d8:	orr	r0, r0, r1
   111dc:	str	r0, [sp, #36]	; 0x24
   111e0:	ldr	r0, [sp, #32]
   111e4:	ldr	r1, [sp, #36]	; 0x24
   111e8:	add	r0, r1, r0
   111ec:	str	r0, [sp, #36]	; 0x24
   111f0:	b	111f4 <abort@plt+0xca8>
   111f4:	ldr	r0, [pc, #-1124]	; 10d98 <abort@plt+0x84c>
   111f8:	ldr	r1, [sp, #28]
   111fc:	ldr	r2, [sp, #36]	; 0x24
   11200:	ldr	r3, [sp, #32]
   11204:	ldr	ip, [sp, #28]
   11208:	eor	r3, r3, ip
   1120c:	and	r2, r2, r3
   11210:	eor	r1, r1, r2
   11214:	ldr	r2, [sp, #48]	; 0x30
   11218:	ldr	r2, [r2]
   1121c:	ldr	r3, [sp, #16]
   11220:	add	ip, r3, #4
   11224:	str	ip, [sp, #16]
   11228:	str	r2, [r3]
   1122c:	add	r1, r1, r2
   11230:	add	r0, r1, r0
   11234:	ldr	r1, [sp, #24]
   11238:	add	r0, r1, r0
   1123c:	str	r0, [sp, #24]
   11240:	ldr	r0, [sp, #48]	; 0x30
   11244:	add	r0, r0, #4
   11248:	str	r0, [sp, #48]	; 0x30
   1124c:	ldr	r0, [sp, #24]
   11250:	lsl	r0, r0, #12
   11254:	ldr	r1, [sp, #24]
   11258:	lsr	r1, r1, #20
   1125c:	orr	r0, r0, r1
   11260:	str	r0, [sp, #24]
   11264:	ldr	r0, [sp, #36]	; 0x24
   11268:	ldr	r1, [sp, #24]
   1126c:	add	r0, r1, r0
   11270:	str	r0, [sp, #24]
   11274:	b	11278 <abort@plt+0xd2c>
   11278:	ldr	r0, [pc, #-1252]	; 10d9c <abort@plt+0x850>
   1127c:	ldr	r1, [sp, #32]
   11280:	ldr	r2, [sp, #24]
   11284:	ldr	r3, [sp, #36]	; 0x24
   11288:	ldr	ip, [sp, #32]
   1128c:	eor	r3, r3, ip
   11290:	and	r2, r2, r3
   11294:	eor	r1, r1, r2
   11298:	ldr	r2, [sp, #48]	; 0x30
   1129c:	ldr	r2, [r2]
   112a0:	ldr	r3, [sp, #16]
   112a4:	add	ip, r3, #4
   112a8:	str	ip, [sp, #16]
   112ac:	str	r2, [r3]
   112b0:	add	r1, r1, r2
   112b4:	add	r0, r1, r0
   112b8:	ldr	r1, [sp, #28]
   112bc:	add	r0, r1, r0
   112c0:	str	r0, [sp, #28]
   112c4:	ldr	r0, [sp, #48]	; 0x30
   112c8:	add	r0, r0, #4
   112cc:	str	r0, [sp, #48]	; 0x30
   112d0:	ldr	r0, [sp, #28]
   112d4:	lsl	r0, r0, #17
   112d8:	ldr	r1, [sp, #28]
   112dc:	lsr	r1, r1, #15
   112e0:	orr	r0, r0, r1
   112e4:	str	r0, [sp, #28]
   112e8:	ldr	r0, [sp, #24]
   112ec:	ldr	r1, [sp, #28]
   112f0:	add	r0, r1, r0
   112f4:	str	r0, [sp, #28]
   112f8:	b	112fc <abort@plt+0xdb0>
   112fc:	ldr	r0, [pc, #-1380]	; 10da0 <abort@plt+0x854>
   11300:	ldr	r1, [sp, #36]	; 0x24
   11304:	ldr	r2, [sp, #28]
   11308:	ldr	r3, [sp, #24]
   1130c:	ldr	ip, [sp, #36]	; 0x24
   11310:	eor	r3, r3, ip
   11314:	and	r2, r2, r3
   11318:	eor	r1, r1, r2
   1131c:	ldr	r2, [sp, #48]	; 0x30
   11320:	ldr	r2, [r2]
   11324:	ldr	r3, [sp, #16]
   11328:	add	ip, r3, #4
   1132c:	str	ip, [sp, #16]
   11330:	str	r2, [r3]
   11334:	add	r1, r1, r2
   11338:	add	r0, r1, r0
   1133c:	ldr	r1, [sp, #32]
   11340:	add	r0, r1, r0
   11344:	str	r0, [sp, #32]
   11348:	ldr	r0, [sp, #48]	; 0x30
   1134c:	add	r0, r0, #4
   11350:	str	r0, [sp, #48]	; 0x30
   11354:	ldr	r0, [sp, #32]
   11358:	lsl	r0, r0, #22
   1135c:	ldr	r1, [sp, #32]
   11360:	lsr	r1, r1, #10
   11364:	orr	r0, r0, r1
   11368:	str	r0, [sp, #32]
   1136c:	ldr	r0, [sp, #28]
   11370:	ldr	r1, [sp, #32]
   11374:	add	r0, r1, r0
   11378:	str	r0, [sp, #32]
   1137c:	b	11380 <abort@plt+0xe34>
   11380:	ldr	r0, [pc, #-1508]	; 10da4 <abort@plt+0x858>
   11384:	ldr	r1, [sp, #24]
   11388:	ldr	r2, [sp, #32]
   1138c:	ldr	r3, [sp, #28]
   11390:	ldr	ip, [sp, #24]
   11394:	eor	r3, r3, ip
   11398:	and	r2, r2, r3
   1139c:	eor	r1, r1, r2
   113a0:	ldr	r2, [sp, #48]	; 0x30
   113a4:	ldr	r2, [r2]
   113a8:	ldr	r3, [sp, #16]
   113ac:	add	ip, r3, #4
   113b0:	str	ip, [sp, #16]
   113b4:	str	r2, [r3]
   113b8:	add	r1, r1, r2
   113bc:	add	r0, r1, r0
   113c0:	ldr	r1, [sp, #36]	; 0x24
   113c4:	add	r0, r1, r0
   113c8:	str	r0, [sp, #36]	; 0x24
   113cc:	ldr	r0, [sp, #48]	; 0x30
   113d0:	add	r0, r0, #4
   113d4:	str	r0, [sp, #48]	; 0x30
   113d8:	ldr	r0, [sp, #36]	; 0x24
   113dc:	lsl	r0, r0, #7
   113e0:	ldr	r1, [sp, #36]	; 0x24
   113e4:	lsr	r1, r1, #25
   113e8:	orr	r0, r0, r1
   113ec:	str	r0, [sp, #36]	; 0x24
   113f0:	ldr	r0, [sp, #32]
   113f4:	ldr	r1, [sp, #36]	; 0x24
   113f8:	add	r0, r1, r0
   113fc:	str	r0, [sp, #36]	; 0x24
   11400:	b	11404 <abort@plt+0xeb8>
   11404:	ldr	r0, [pc, #-1636]	; 10da8 <abort@plt+0x85c>
   11408:	ldr	r1, [sp, #28]
   1140c:	ldr	r2, [sp, #36]	; 0x24
   11410:	ldr	r3, [sp, #32]
   11414:	ldr	ip, [sp, #28]
   11418:	eor	r3, r3, ip
   1141c:	and	r2, r2, r3
   11420:	eor	r1, r1, r2
   11424:	ldr	r2, [sp, #48]	; 0x30
   11428:	ldr	r2, [r2]
   1142c:	ldr	r3, [sp, #16]
   11430:	add	ip, r3, #4
   11434:	str	ip, [sp, #16]
   11438:	str	r2, [r3]
   1143c:	add	r1, r1, r2
   11440:	add	r0, r1, r0
   11444:	ldr	r1, [sp, #24]
   11448:	add	r0, r1, r0
   1144c:	str	r0, [sp, #24]
   11450:	ldr	r0, [sp, #48]	; 0x30
   11454:	add	r0, r0, #4
   11458:	str	r0, [sp, #48]	; 0x30
   1145c:	ldr	r0, [sp, #24]
   11460:	lsl	r0, r0, #12
   11464:	ldr	r1, [sp, #24]
   11468:	lsr	r1, r1, #20
   1146c:	orr	r0, r0, r1
   11470:	str	r0, [sp, #24]
   11474:	ldr	r0, [sp, #36]	; 0x24
   11478:	ldr	r1, [sp, #24]
   1147c:	add	r0, r1, r0
   11480:	str	r0, [sp, #24]
   11484:	b	11488 <abort@plt+0xf3c>
   11488:	ldr	r0, [pc, #-1764]	; 10dac <abort@plt+0x860>
   1148c:	ldr	r1, [sp, #32]
   11490:	ldr	r2, [sp, #24]
   11494:	ldr	r3, [sp, #36]	; 0x24
   11498:	ldr	ip, [sp, #32]
   1149c:	eor	r3, r3, ip
   114a0:	and	r2, r2, r3
   114a4:	eor	r1, r1, r2
   114a8:	ldr	r2, [sp, #48]	; 0x30
   114ac:	ldr	r2, [r2]
   114b0:	ldr	r3, [sp, #16]
   114b4:	add	ip, r3, #4
   114b8:	str	ip, [sp, #16]
   114bc:	str	r2, [r3]
   114c0:	add	r1, r1, r2
   114c4:	add	r0, r1, r0
   114c8:	ldr	r1, [sp, #28]
   114cc:	add	r0, r1, r0
   114d0:	str	r0, [sp, #28]
   114d4:	ldr	r0, [sp, #48]	; 0x30
   114d8:	add	r0, r0, #4
   114dc:	str	r0, [sp, #48]	; 0x30
   114e0:	ldr	r0, [sp, #28]
   114e4:	lsl	r0, r0, #17
   114e8:	ldr	r1, [sp, #28]
   114ec:	lsr	r1, r1, #15
   114f0:	orr	r0, r0, r1
   114f4:	str	r0, [sp, #28]
   114f8:	ldr	r0, [sp, #24]
   114fc:	ldr	r1, [sp, #28]
   11500:	add	r0, r1, r0
   11504:	str	r0, [sp, #28]
   11508:	b	1150c <abort@plt+0xfc0>
   1150c:	ldr	r0, [pc, #-1892]	; 10db0 <abort@plt+0x864>
   11510:	ldr	r1, [sp, #36]	; 0x24
   11514:	ldr	r2, [sp, #28]
   11518:	ldr	r3, [sp, #24]
   1151c:	ldr	ip, [sp, #36]	; 0x24
   11520:	eor	r3, r3, ip
   11524:	and	r2, r2, r3
   11528:	eor	r1, r1, r2
   1152c:	ldr	r2, [sp, #48]	; 0x30
   11530:	ldr	r2, [r2]
   11534:	ldr	r3, [sp, #16]
   11538:	add	ip, r3, #4
   1153c:	str	ip, [sp, #16]
   11540:	str	r2, [r3]
   11544:	add	r1, r1, r2
   11548:	add	r0, r1, r0
   1154c:	ldr	r1, [sp, #32]
   11550:	add	r0, r1, r0
   11554:	str	r0, [sp, #32]
   11558:	ldr	r0, [sp, #48]	; 0x30
   1155c:	add	r0, r0, #4
   11560:	str	r0, [sp, #48]	; 0x30
   11564:	ldr	r0, [sp, #32]
   11568:	lsl	r0, r0, #22
   1156c:	ldr	r1, [sp, #32]
   11570:	lsr	r1, r1, #10
   11574:	orr	r0, r0, r1
   11578:	str	r0, [sp, #32]
   1157c:	ldr	r0, [sp, #28]
   11580:	ldr	r1, [sp, #32]
   11584:	add	r0, r1, r0
   11588:	str	r0, [sp, #32]
   1158c:	b	11590 <abort@plt+0x1044>
   11590:	ldr	r0, [pc, #-2020]	; 10db4 <abort@plt+0x868>
   11594:	ldr	r1, [sp, #28]
   11598:	ldr	r2, [sp, #24]
   1159c:	ldr	r3, [sp, #32]
   115a0:	ldr	ip, [sp, #28]
   115a4:	eor	r3, r3, ip
   115a8:	and	r2, r2, r3
   115ac:	eor	r1, r1, r2
   115b0:	ldr	r2, [sp, #56]	; 0x38
   115b4:	add	r1, r1, r2
   115b8:	add	r0, r1, r0
   115bc:	ldr	r1, [sp, #36]	; 0x24
   115c0:	add	r0, r1, r0
   115c4:	str	r0, [sp, #36]	; 0x24
   115c8:	ldr	r0, [sp, #36]	; 0x24
   115cc:	lsl	r0, r0, #5
   115d0:	ldr	r1, [sp, #36]	; 0x24
   115d4:	lsr	r1, r1, #27
   115d8:	orr	r0, r0, r1
   115dc:	str	r0, [sp, #36]	; 0x24
   115e0:	ldr	r0, [sp, #32]
   115e4:	ldr	r1, [sp, #36]	; 0x24
   115e8:	add	r0, r1, r0
   115ec:	str	r0, [sp, #36]	; 0x24
   115f0:	b	115f4 <abort@plt+0x10a8>
   115f4:	ldr	r0, [pc, #-2116]	; 10db8 <abort@plt+0x86c>
   115f8:	ldr	r1, [sp, #32]
   115fc:	ldr	r2, [sp, #28]
   11600:	ldr	r3, [sp, #36]	; 0x24
   11604:	ldr	ip, [sp, #32]
   11608:	eor	r3, r3, ip
   1160c:	and	r2, r2, r3
   11610:	eor	r1, r1, r2
   11614:	ldr	r2, [sp, #76]	; 0x4c
   11618:	add	r1, r1, r2
   1161c:	add	r0, r1, r0
   11620:	ldr	r1, [sp, #24]
   11624:	add	r0, r1, r0
   11628:	str	r0, [sp, #24]
   1162c:	ldr	r0, [sp, #24]
   11630:	lsl	r0, r0, #9
   11634:	ldr	r1, [sp, #24]
   11638:	lsr	r1, r1, #23
   1163c:	orr	r0, r0, r1
   11640:	str	r0, [sp, #24]
   11644:	ldr	r0, [sp, #36]	; 0x24
   11648:	ldr	r1, [sp, #24]
   1164c:	add	r0, r1, r0
   11650:	str	r0, [sp, #24]
   11654:	b	11658 <abort@plt+0x110c>
   11658:	ldr	r0, [pc, #-2212]	; 10dbc <abort@plt+0x870>
   1165c:	ldr	r1, [sp, #36]	; 0x24
   11660:	ldr	r2, [sp, #32]
   11664:	ldr	r3, [sp, #24]
   11668:	ldr	ip, [sp, #36]	; 0x24
   1166c:	eor	r3, r3, ip
   11670:	and	r2, r2, r3
   11674:	eor	r1, r1, r2
   11678:	ldr	r2, [sp, #96]	; 0x60
   1167c:	add	r1, r1, r2
   11680:	add	r0, r1, r0
   11684:	ldr	r1, [sp, #28]
   11688:	add	r0, r1, r0
   1168c:	str	r0, [sp, #28]
   11690:	ldr	r0, [sp, #28]
   11694:	lsl	r0, r0, #14
   11698:	ldr	r1, [sp, #28]
   1169c:	lsr	r1, r1, #18
   116a0:	orr	r0, r0, r1
   116a4:	str	r0, [sp, #28]
   116a8:	ldr	r0, [sp, #24]
   116ac:	ldr	r1, [sp, #28]
   116b0:	add	r0, r1, r0
   116b4:	str	r0, [sp, #28]
   116b8:	b	116bc <abort@plt+0x1170>
   116bc:	ldr	r0, [pc, #-2308]	; 10dc0 <abort@plt+0x874>
   116c0:	ldr	r1, [sp, #24]
   116c4:	ldr	r2, [sp, #36]	; 0x24
   116c8:	ldr	r3, [sp, #28]
   116cc:	ldr	ip, [sp, #24]
   116d0:	eor	r3, r3, ip
   116d4:	and	r2, r2, r3
   116d8:	eor	r1, r1, r2
   116dc:	ldr	r2, [sp, #52]	; 0x34
   116e0:	add	r1, r1, r2
   116e4:	add	r0, r1, r0
   116e8:	ldr	r1, [sp, #32]
   116ec:	add	r0, r1, r0
   116f0:	str	r0, [sp, #32]
   116f4:	ldr	r0, [sp, #32]
   116f8:	lsl	r0, r0, #20
   116fc:	ldr	r1, [sp, #32]
   11700:	lsr	r1, r1, #12
   11704:	orr	r0, r0, r1
   11708:	str	r0, [sp, #32]
   1170c:	ldr	r0, [sp, #28]
   11710:	ldr	r1, [sp, #32]
   11714:	add	r0, r1, r0
   11718:	str	r0, [sp, #32]
   1171c:	b	11720 <abort@plt+0x11d4>
   11720:	ldr	r0, [pc, #-2404]	; 10dc4 <abort@plt+0x878>
   11724:	ldr	r1, [sp, #28]
   11728:	ldr	r2, [sp, #24]
   1172c:	ldr	r3, [sp, #32]
   11730:	ldr	ip, [sp, #28]
   11734:	eor	r3, r3, ip
   11738:	and	r2, r2, r3
   1173c:	eor	r1, r1, r2
   11740:	ldr	r2, [sp, #72]	; 0x48
   11744:	add	r1, r1, r2
   11748:	add	r0, r1, r0
   1174c:	ldr	r1, [sp, #36]	; 0x24
   11750:	add	r0, r1, r0
   11754:	str	r0, [sp, #36]	; 0x24
   11758:	ldr	r0, [sp, #36]	; 0x24
   1175c:	lsl	r0, r0, #5
   11760:	ldr	r1, [sp, #36]	; 0x24
   11764:	lsr	r1, r1, #27
   11768:	orr	r0, r0, r1
   1176c:	str	r0, [sp, #36]	; 0x24
   11770:	ldr	r0, [sp, #32]
   11774:	ldr	r1, [sp, #36]	; 0x24
   11778:	add	r0, r1, r0
   1177c:	str	r0, [sp, #36]	; 0x24
   11780:	b	11784 <abort@plt+0x1238>
   11784:	ldr	r0, [pc, #-2500]	; 10dc8 <abort@plt+0x87c>
   11788:	ldr	r1, [sp, #32]
   1178c:	ldr	r2, [sp, #28]
   11790:	ldr	r3, [sp, #36]	; 0x24
   11794:	ldr	ip, [sp, #32]
   11798:	eor	r3, r3, ip
   1179c:	and	r2, r2, r3
   117a0:	eor	r1, r1, r2
   117a4:	ldr	r2, [sp, #92]	; 0x5c
   117a8:	add	r1, r1, r2
   117ac:	add	r0, r1, r0
   117b0:	ldr	r1, [sp, #24]
   117b4:	add	r0, r1, r0
   117b8:	str	r0, [sp, #24]
   117bc:	ldr	r0, [sp, #24]
   117c0:	lsl	r0, r0, #9
   117c4:	ldr	r1, [sp, #24]
   117c8:	lsr	r1, r1, #23
   117cc:	orr	r0, r0, r1
   117d0:	str	r0, [sp, #24]
   117d4:	ldr	r0, [sp, #36]	; 0x24
   117d8:	ldr	r1, [sp, #24]
   117dc:	add	r0, r1, r0
   117e0:	str	r0, [sp, #24]
   117e4:	b	117e8 <abort@plt+0x129c>
   117e8:	ldr	r0, [pc, #-2596]	; 10dcc <abort@plt+0x880>
   117ec:	ldr	r1, [sp, #36]	; 0x24
   117f0:	ldr	r2, [sp, #32]
   117f4:	ldr	r3, [sp, #24]
   117f8:	ldr	ip, [sp, #36]	; 0x24
   117fc:	eor	r3, r3, ip
   11800:	and	r2, r2, r3
   11804:	eor	r1, r1, r2
   11808:	ldr	r2, [sp, #112]	; 0x70
   1180c:	add	r1, r1, r2
   11810:	add	r0, r1, r0
   11814:	ldr	r1, [sp, #28]
   11818:	add	r0, r1, r0
   1181c:	str	r0, [sp, #28]
   11820:	ldr	r0, [sp, #28]
   11824:	lsl	r0, r0, #14
   11828:	ldr	r1, [sp, #28]
   1182c:	lsr	r1, r1, #18
   11830:	orr	r0, r0, r1
   11834:	str	r0, [sp, #28]
   11838:	ldr	r0, [sp, #24]
   1183c:	ldr	r1, [sp, #28]
   11840:	add	r0, r1, r0
   11844:	str	r0, [sp, #28]
   11848:	b	1184c <abort@plt+0x1300>
   1184c:	ldr	r0, [pc, #4084]	; 12848 <abort@plt+0x22fc>
   11850:	ldr	r1, [sp, #24]
   11854:	ldr	r2, [sp, #36]	; 0x24
   11858:	ldr	r3, [sp, #28]
   1185c:	ldr	ip, [sp, #24]
   11860:	eor	r3, r3, ip
   11864:	and	r2, r2, r3
   11868:	eor	r1, r1, r2
   1186c:	ldr	r2, [sp, #68]	; 0x44
   11870:	add	r1, r1, r2
   11874:	add	r0, r1, r0
   11878:	ldr	r1, [sp, #32]
   1187c:	add	r0, r1, r0
   11880:	str	r0, [sp, #32]
   11884:	ldr	r0, [sp, #32]
   11888:	lsl	r0, r0, #20
   1188c:	ldr	r1, [sp, #32]
   11890:	lsr	r1, r1, #12
   11894:	orr	r0, r0, r1
   11898:	str	r0, [sp, #32]
   1189c:	ldr	r0, [sp, #28]
   118a0:	ldr	r1, [sp, #32]
   118a4:	add	r0, r1, r0
   118a8:	str	r0, [sp, #32]
   118ac:	b	118b0 <abort@plt+0x1364>
   118b0:	ldr	r0, [pc, #3988]	; 1284c <abort@plt+0x2300>
   118b4:	ldr	r1, [sp, #28]
   118b8:	ldr	r2, [sp, #24]
   118bc:	ldr	r3, [sp, #32]
   118c0:	ldr	ip, [sp, #28]
   118c4:	eor	r3, r3, ip
   118c8:	and	r2, r2, r3
   118cc:	eor	r1, r1, r2
   118d0:	ldr	r2, [sp, #88]	; 0x58
   118d4:	add	r1, r1, r2
   118d8:	add	r0, r1, r0
   118dc:	ldr	r1, [sp, #36]	; 0x24
   118e0:	add	r0, r1, r0
   118e4:	str	r0, [sp, #36]	; 0x24
   118e8:	ldr	r0, [sp, #36]	; 0x24
   118ec:	lsl	r0, r0, #5
   118f0:	ldr	r1, [sp, #36]	; 0x24
   118f4:	lsr	r1, r1, #27
   118f8:	orr	r0, r0, r1
   118fc:	str	r0, [sp, #36]	; 0x24
   11900:	ldr	r0, [sp, #32]
   11904:	ldr	r1, [sp, #36]	; 0x24
   11908:	add	r0, r1, r0
   1190c:	str	r0, [sp, #36]	; 0x24
   11910:	b	11914 <abort@plt+0x13c8>
   11914:	ldr	r0, [pc, #3892]	; 12850 <abort@plt+0x2304>
   11918:	ldr	r1, [sp, #32]
   1191c:	ldr	r2, [sp, #28]
   11920:	ldr	r3, [sp, #36]	; 0x24
   11924:	ldr	ip, [sp, #32]
   11928:	eor	r3, r3, ip
   1192c:	and	r2, r2, r3
   11930:	eor	r1, r1, r2
   11934:	ldr	r2, [sp, #108]	; 0x6c
   11938:	add	r1, r1, r2
   1193c:	add	r0, r1, r0
   11940:	ldr	r1, [sp, #24]
   11944:	add	r0, r1, r0
   11948:	str	r0, [sp, #24]
   1194c:	ldr	r0, [sp, #24]
   11950:	lsl	r0, r0, #9
   11954:	ldr	r1, [sp, #24]
   11958:	lsr	r1, r1, #23
   1195c:	orr	r0, r0, r1
   11960:	str	r0, [sp, #24]
   11964:	ldr	r0, [sp, #36]	; 0x24
   11968:	ldr	r1, [sp, #24]
   1196c:	add	r0, r1, r0
   11970:	str	r0, [sp, #24]
   11974:	b	11978 <abort@plt+0x142c>
   11978:	ldr	r0, [pc, #3796]	; 12854 <abort@plt+0x2308>
   1197c:	ldr	r1, [sp, #36]	; 0x24
   11980:	ldr	r2, [sp, #32]
   11984:	ldr	r3, [sp, #24]
   11988:	ldr	ip, [sp, #36]	; 0x24
   1198c:	eor	r3, r3, ip
   11990:	and	r2, r2, r3
   11994:	eor	r1, r1, r2
   11998:	ldr	r2, [sp, #64]	; 0x40
   1199c:	add	r1, r1, r2
   119a0:	add	r0, r1, r0
   119a4:	ldr	r1, [sp, #28]
   119a8:	add	r0, r1, r0
   119ac:	str	r0, [sp, #28]
   119b0:	ldr	r0, [sp, #28]
   119b4:	lsl	r0, r0, #14
   119b8:	ldr	r1, [sp, #28]
   119bc:	lsr	r1, r1, #18
   119c0:	orr	r0, r0, r1
   119c4:	str	r0, [sp, #28]
   119c8:	ldr	r0, [sp, #24]
   119cc:	ldr	r1, [sp, #28]
   119d0:	add	r0, r1, r0
   119d4:	str	r0, [sp, #28]
   119d8:	b	119dc <abort@plt+0x1490>
   119dc:	ldr	r0, [pc, #3700]	; 12858 <abort@plt+0x230c>
   119e0:	ldr	r1, [sp, #24]
   119e4:	ldr	r2, [sp, #36]	; 0x24
   119e8:	ldr	r3, [sp, #28]
   119ec:	ldr	ip, [sp, #24]
   119f0:	eor	r3, r3, ip
   119f4:	and	r2, r2, r3
   119f8:	eor	r1, r1, r2
   119fc:	ldr	r2, [sp, #84]	; 0x54
   11a00:	add	r1, r1, r2
   11a04:	add	r0, r1, r0
   11a08:	ldr	r1, [sp, #32]
   11a0c:	add	r0, r1, r0
   11a10:	str	r0, [sp, #32]
   11a14:	ldr	r0, [sp, #32]
   11a18:	lsl	r0, r0, #20
   11a1c:	ldr	r1, [sp, #32]
   11a20:	lsr	r1, r1, #12
   11a24:	orr	r0, r0, r1
   11a28:	str	r0, [sp, #32]
   11a2c:	ldr	r0, [sp, #28]
   11a30:	ldr	r1, [sp, #32]
   11a34:	add	r0, r1, r0
   11a38:	str	r0, [sp, #32]
   11a3c:	b	11a40 <abort@plt+0x14f4>
   11a40:	ldr	r0, [pc, #3604]	; 1285c <abort@plt+0x2310>
   11a44:	ldr	r1, [sp, #28]
   11a48:	ldr	r2, [sp, #24]
   11a4c:	ldr	r3, [sp, #32]
   11a50:	ldr	ip, [sp, #28]
   11a54:	eor	r3, r3, ip
   11a58:	and	r2, r2, r3
   11a5c:	eor	r1, r1, r2
   11a60:	ldr	r2, [sp, #104]	; 0x68
   11a64:	add	r1, r1, r2
   11a68:	add	r0, r1, r0
   11a6c:	ldr	r1, [sp, #36]	; 0x24
   11a70:	add	r0, r1, r0
   11a74:	str	r0, [sp, #36]	; 0x24
   11a78:	ldr	r0, [sp, #36]	; 0x24
   11a7c:	lsl	r0, r0, #5
   11a80:	ldr	r1, [sp, #36]	; 0x24
   11a84:	lsr	r1, r1, #27
   11a88:	orr	r0, r0, r1
   11a8c:	str	r0, [sp, #36]	; 0x24
   11a90:	ldr	r0, [sp, #32]
   11a94:	ldr	r1, [sp, #36]	; 0x24
   11a98:	add	r0, r1, r0
   11a9c:	str	r0, [sp, #36]	; 0x24
   11aa0:	b	11aa4 <abort@plt+0x1558>
   11aa4:	ldr	r0, [pc, #3508]	; 12860 <abort@plt+0x2314>
   11aa8:	ldr	r1, [sp, #32]
   11aac:	ldr	r2, [sp, #28]
   11ab0:	ldr	r3, [sp, #36]	; 0x24
   11ab4:	ldr	ip, [sp, #32]
   11ab8:	eor	r3, r3, ip
   11abc:	and	r2, r2, r3
   11ac0:	eor	r1, r1, r2
   11ac4:	ldr	r2, [sp, #60]	; 0x3c
   11ac8:	add	r1, r1, r2
   11acc:	add	r0, r1, r0
   11ad0:	ldr	r1, [sp, #24]
   11ad4:	add	r0, r1, r0
   11ad8:	str	r0, [sp, #24]
   11adc:	ldr	r0, [sp, #24]
   11ae0:	lsl	r0, r0, #9
   11ae4:	ldr	r1, [sp, #24]
   11ae8:	lsr	r1, r1, #23
   11aec:	orr	r0, r0, r1
   11af0:	str	r0, [sp, #24]
   11af4:	ldr	r0, [sp, #36]	; 0x24
   11af8:	ldr	r1, [sp, #24]
   11afc:	add	r0, r1, r0
   11b00:	str	r0, [sp, #24]
   11b04:	b	11b08 <abort@plt+0x15bc>
   11b08:	ldr	r0, [pc, #3412]	; 12864 <abort@plt+0x2318>
   11b0c:	ldr	r1, [sp, #36]	; 0x24
   11b10:	ldr	r2, [sp, #32]
   11b14:	ldr	r3, [sp, #24]
   11b18:	ldr	ip, [sp, #36]	; 0x24
   11b1c:	eor	r3, r3, ip
   11b20:	and	r2, r2, r3
   11b24:	eor	r1, r1, r2
   11b28:	ldr	r2, [sp, #80]	; 0x50
   11b2c:	add	r1, r1, r2
   11b30:	add	r0, r1, r0
   11b34:	ldr	r1, [sp, #28]
   11b38:	add	r0, r1, r0
   11b3c:	str	r0, [sp, #28]
   11b40:	ldr	r0, [sp, #28]
   11b44:	lsl	r0, r0, #14
   11b48:	ldr	r1, [sp, #28]
   11b4c:	lsr	r1, r1, #18
   11b50:	orr	r0, r0, r1
   11b54:	str	r0, [sp, #28]
   11b58:	ldr	r0, [sp, #24]
   11b5c:	ldr	r1, [sp, #28]
   11b60:	add	r0, r1, r0
   11b64:	str	r0, [sp, #28]
   11b68:	b	11b6c <abort@plt+0x1620>
   11b6c:	ldr	r0, [pc, #3316]	; 12868 <abort@plt+0x231c>
   11b70:	ldr	r1, [sp, #24]
   11b74:	ldr	r2, [sp, #36]	; 0x24
   11b78:	ldr	r3, [sp, #28]
   11b7c:	ldr	ip, [sp, #24]
   11b80:	eor	r3, r3, ip
   11b84:	and	r2, r2, r3
   11b88:	eor	r1, r1, r2
   11b8c:	ldr	r2, [sp, #100]	; 0x64
   11b90:	add	r1, r1, r2
   11b94:	add	r0, r1, r0
   11b98:	ldr	r1, [sp, #32]
   11b9c:	add	r0, r1, r0
   11ba0:	str	r0, [sp, #32]
   11ba4:	ldr	r0, [sp, #32]
   11ba8:	lsl	r0, r0, #20
   11bac:	ldr	r1, [sp, #32]
   11bb0:	lsr	r1, r1, #12
   11bb4:	orr	r0, r0, r1
   11bb8:	str	r0, [sp, #32]
   11bbc:	ldr	r0, [sp, #28]
   11bc0:	ldr	r1, [sp, #32]
   11bc4:	add	r0, r1, r0
   11bc8:	str	r0, [sp, #32]
   11bcc:	b	11bd0 <abort@plt+0x1684>
   11bd0:	ldr	r0, [pc, #3220]	; 1286c <abort@plt+0x2320>
   11bd4:	ldr	r1, [sp, #32]
   11bd8:	ldr	r2, [sp, #28]
   11bdc:	eor	r1, r1, r2
   11be0:	ldr	r2, [sp, #24]
   11be4:	eor	r1, r1, r2
   11be8:	ldr	r2, [sp, #72]	; 0x48
   11bec:	add	r1, r1, r2
   11bf0:	add	r0, r1, r0
   11bf4:	ldr	r1, [sp, #36]	; 0x24
   11bf8:	add	r0, r1, r0
   11bfc:	str	r0, [sp, #36]	; 0x24
   11c00:	ldr	r0, [sp, #36]	; 0x24
   11c04:	lsl	r0, r0, #4
   11c08:	ldr	r1, [sp, #36]	; 0x24
   11c0c:	lsr	r1, r1, #28
   11c10:	orr	r0, r0, r1
   11c14:	str	r0, [sp, #36]	; 0x24
   11c18:	ldr	r0, [sp, #32]
   11c1c:	ldr	r1, [sp, #36]	; 0x24
   11c20:	add	r0, r1, r0
   11c24:	str	r0, [sp, #36]	; 0x24
   11c28:	b	11c2c <abort@plt+0x16e0>
   11c2c:	ldr	r0, [pc, #3132]	; 12870 <abort@plt+0x2324>
   11c30:	ldr	r1, [sp, #36]	; 0x24
   11c34:	ldr	r2, [sp, #32]
   11c38:	eor	r1, r1, r2
   11c3c:	ldr	r2, [sp, #28]
   11c40:	eor	r1, r1, r2
   11c44:	ldr	r2, [sp, #84]	; 0x54
   11c48:	add	r1, r1, r2
   11c4c:	add	r0, r1, r0
   11c50:	ldr	r1, [sp, #24]
   11c54:	add	r0, r1, r0
   11c58:	str	r0, [sp, #24]
   11c5c:	ldr	r0, [sp, #24]
   11c60:	lsl	r0, r0, #11
   11c64:	ldr	r1, [sp, #24]
   11c68:	lsr	r1, r1, #21
   11c6c:	orr	r0, r0, r1
   11c70:	str	r0, [sp, #24]
   11c74:	ldr	r0, [sp, #36]	; 0x24
   11c78:	ldr	r1, [sp, #24]
   11c7c:	add	r0, r1, r0
   11c80:	str	r0, [sp, #24]
   11c84:	b	11c88 <abort@plt+0x173c>
   11c88:	ldr	r0, [pc, #3044]	; 12874 <abort@plt+0x2328>
   11c8c:	ldr	r1, [sp, #24]
   11c90:	ldr	r2, [sp, #36]	; 0x24
   11c94:	eor	r1, r1, r2
   11c98:	ldr	r2, [sp, #32]
   11c9c:	eor	r1, r1, r2
   11ca0:	ldr	r2, [sp, #96]	; 0x60
   11ca4:	add	r1, r1, r2
   11ca8:	add	r0, r1, r0
   11cac:	ldr	r1, [sp, #28]
   11cb0:	add	r0, r1, r0
   11cb4:	str	r0, [sp, #28]
   11cb8:	ldr	r0, [sp, #28]
   11cbc:	lsl	r0, r0, #16
   11cc0:	ldr	r1, [sp, #28]
   11cc4:	lsr	r1, r1, #16
   11cc8:	orr	r0, r0, r1
   11ccc:	str	r0, [sp, #28]
   11cd0:	ldr	r0, [sp, #24]
   11cd4:	ldr	r1, [sp, #28]
   11cd8:	add	r0, r1, r0
   11cdc:	str	r0, [sp, #28]
   11ce0:	b	11ce4 <abort@plt+0x1798>
   11ce4:	ldr	r0, [pc, #2956]	; 12878 <abort@plt+0x232c>
   11ce8:	ldr	r1, [sp, #28]
   11cec:	ldr	r2, [sp, #24]
   11cf0:	eor	r1, r1, r2
   11cf4:	ldr	r2, [sp, #36]	; 0x24
   11cf8:	eor	r1, r1, r2
   11cfc:	ldr	r2, [sp, #108]	; 0x6c
   11d00:	add	r1, r1, r2
   11d04:	add	r0, r1, r0
   11d08:	ldr	r1, [sp, #32]
   11d0c:	add	r0, r1, r0
   11d10:	str	r0, [sp, #32]
   11d14:	ldr	r0, [sp, #32]
   11d18:	lsl	r0, r0, #23
   11d1c:	ldr	r1, [sp, #32]
   11d20:	lsr	r1, r1, #9
   11d24:	orr	r0, r0, r1
   11d28:	str	r0, [sp, #32]
   11d2c:	ldr	r0, [sp, #28]
   11d30:	ldr	r1, [sp, #32]
   11d34:	add	r0, r1, r0
   11d38:	str	r0, [sp, #32]
   11d3c:	b	11d40 <abort@plt+0x17f4>
   11d40:	ldr	r0, [pc, #2868]	; 1287c <abort@plt+0x2330>
   11d44:	ldr	r1, [sp, #32]
   11d48:	ldr	r2, [sp, #28]
   11d4c:	eor	r1, r1, r2
   11d50:	ldr	r2, [sp, #24]
   11d54:	eor	r1, r1, r2
   11d58:	ldr	r2, [sp, #56]	; 0x38
   11d5c:	add	r1, r1, r2
   11d60:	add	r0, r1, r0
   11d64:	ldr	r1, [sp, #36]	; 0x24
   11d68:	add	r0, r1, r0
   11d6c:	str	r0, [sp, #36]	; 0x24
   11d70:	ldr	r0, [sp, #36]	; 0x24
   11d74:	lsl	r0, r0, #4
   11d78:	ldr	r1, [sp, #36]	; 0x24
   11d7c:	lsr	r1, r1, #28
   11d80:	orr	r0, r0, r1
   11d84:	str	r0, [sp, #36]	; 0x24
   11d88:	ldr	r0, [sp, #32]
   11d8c:	ldr	r1, [sp, #36]	; 0x24
   11d90:	add	r0, r1, r0
   11d94:	str	r0, [sp, #36]	; 0x24
   11d98:	b	11d9c <abort@plt+0x1850>
   11d9c:	ldr	r0, [pc, #2780]	; 12880 <abort@plt+0x2334>
   11da0:	ldr	r1, [sp, #36]	; 0x24
   11da4:	ldr	r2, [sp, #32]
   11da8:	eor	r1, r1, r2
   11dac:	ldr	r2, [sp, #28]
   11db0:	eor	r1, r1, r2
   11db4:	ldr	r2, [sp, #68]	; 0x44
   11db8:	add	r1, r1, r2
   11dbc:	add	r0, r1, r0
   11dc0:	ldr	r1, [sp, #24]
   11dc4:	add	r0, r1, r0
   11dc8:	str	r0, [sp, #24]
   11dcc:	ldr	r0, [sp, #24]
   11dd0:	lsl	r0, r0, #11
   11dd4:	ldr	r1, [sp, #24]
   11dd8:	lsr	r1, r1, #21
   11ddc:	orr	r0, r0, r1
   11de0:	str	r0, [sp, #24]
   11de4:	ldr	r0, [sp, #36]	; 0x24
   11de8:	ldr	r1, [sp, #24]
   11dec:	add	r0, r1, r0
   11df0:	str	r0, [sp, #24]
   11df4:	b	11df8 <abort@plt+0x18ac>
   11df8:	ldr	r0, [pc, #2692]	; 12884 <abort@plt+0x2338>
   11dfc:	ldr	r1, [sp, #24]
   11e00:	ldr	r2, [sp, #36]	; 0x24
   11e04:	eor	r1, r1, r2
   11e08:	ldr	r2, [sp, #32]
   11e0c:	eor	r1, r1, r2
   11e10:	ldr	r2, [sp, #80]	; 0x50
   11e14:	add	r1, r1, r2
   11e18:	add	r0, r1, r0
   11e1c:	ldr	r1, [sp, #28]
   11e20:	add	r0, r1, r0
   11e24:	str	r0, [sp, #28]
   11e28:	ldr	r0, [sp, #28]
   11e2c:	lsl	r0, r0, #16
   11e30:	ldr	r1, [sp, #28]
   11e34:	lsr	r1, r1, #16
   11e38:	orr	r0, r0, r1
   11e3c:	str	r0, [sp, #28]
   11e40:	ldr	r0, [sp, #24]
   11e44:	ldr	r1, [sp, #28]
   11e48:	add	r0, r1, r0
   11e4c:	str	r0, [sp, #28]
   11e50:	b	11e54 <abort@plt+0x1908>
   11e54:	ldr	r0, [pc, #2604]	; 12888 <abort@plt+0x233c>
   11e58:	ldr	r1, [sp, #28]
   11e5c:	ldr	r2, [sp, #24]
   11e60:	eor	r1, r1, r2
   11e64:	ldr	r2, [sp, #36]	; 0x24
   11e68:	eor	r1, r1, r2
   11e6c:	ldr	r2, [sp, #92]	; 0x5c
   11e70:	add	r1, r1, r2
   11e74:	add	r0, r1, r0
   11e78:	ldr	r1, [sp, #32]
   11e7c:	add	r0, r1, r0
   11e80:	str	r0, [sp, #32]
   11e84:	ldr	r0, [sp, #32]
   11e88:	lsl	r0, r0, #23
   11e8c:	ldr	r1, [sp, #32]
   11e90:	lsr	r1, r1, #9
   11e94:	orr	r0, r0, r1
   11e98:	str	r0, [sp, #32]
   11e9c:	ldr	r0, [sp, #28]
   11ea0:	ldr	r1, [sp, #32]
   11ea4:	add	r0, r1, r0
   11ea8:	str	r0, [sp, #32]
   11eac:	b	11eb0 <abort@plt+0x1964>
   11eb0:	ldr	r0, [pc, #2516]	; 1288c <abort@plt+0x2340>
   11eb4:	ldr	r1, [sp, #32]
   11eb8:	ldr	r2, [sp, #28]
   11ebc:	eor	r1, r1, r2
   11ec0:	ldr	r2, [sp, #24]
   11ec4:	eor	r1, r1, r2
   11ec8:	ldr	r2, [sp, #104]	; 0x68
   11ecc:	add	r1, r1, r2
   11ed0:	add	r0, r1, r0
   11ed4:	ldr	r1, [sp, #36]	; 0x24
   11ed8:	add	r0, r1, r0
   11edc:	str	r0, [sp, #36]	; 0x24
   11ee0:	ldr	r0, [sp, #36]	; 0x24
   11ee4:	lsl	r0, r0, #4
   11ee8:	ldr	r1, [sp, #36]	; 0x24
   11eec:	lsr	r1, r1, #28
   11ef0:	orr	r0, r0, r1
   11ef4:	str	r0, [sp, #36]	; 0x24
   11ef8:	ldr	r0, [sp, #32]
   11efc:	ldr	r1, [sp, #36]	; 0x24
   11f00:	add	r0, r1, r0
   11f04:	str	r0, [sp, #36]	; 0x24
   11f08:	b	11f0c <abort@plt+0x19c0>
   11f0c:	ldr	r0, [pc, #2428]	; 12890 <abort@plt+0x2344>
   11f10:	ldr	r1, [sp, #36]	; 0x24
   11f14:	ldr	r2, [sp, #32]
   11f18:	eor	r1, r1, r2
   11f1c:	ldr	r2, [sp, #28]
   11f20:	eor	r1, r1, r2
   11f24:	ldr	r2, [sp, #52]	; 0x34
   11f28:	add	r1, r1, r2
   11f2c:	add	r0, r1, r0
   11f30:	ldr	r1, [sp, #24]
   11f34:	add	r0, r1, r0
   11f38:	str	r0, [sp, #24]
   11f3c:	ldr	r0, [sp, #24]
   11f40:	lsl	r0, r0, #11
   11f44:	ldr	r1, [sp, #24]
   11f48:	lsr	r1, r1, #21
   11f4c:	orr	r0, r0, r1
   11f50:	str	r0, [sp, #24]
   11f54:	ldr	r0, [sp, #36]	; 0x24
   11f58:	ldr	r1, [sp, #24]
   11f5c:	add	r0, r1, r0
   11f60:	str	r0, [sp, #24]
   11f64:	b	11f68 <abort@plt+0x1a1c>
   11f68:	ldr	r0, [pc, #2340]	; 12894 <abort@plt+0x2348>
   11f6c:	ldr	r1, [sp, #24]
   11f70:	ldr	r2, [sp, #36]	; 0x24
   11f74:	eor	r1, r1, r2
   11f78:	ldr	r2, [sp, #32]
   11f7c:	eor	r1, r1, r2
   11f80:	ldr	r2, [sp, #64]	; 0x40
   11f84:	add	r1, r1, r2
   11f88:	add	r0, r1, r0
   11f8c:	ldr	r1, [sp, #28]
   11f90:	add	r0, r1, r0
   11f94:	str	r0, [sp, #28]
   11f98:	ldr	r0, [sp, #28]
   11f9c:	lsl	r0, r0, #16
   11fa0:	ldr	r1, [sp, #28]
   11fa4:	lsr	r1, r1, #16
   11fa8:	orr	r0, r0, r1
   11fac:	str	r0, [sp, #28]
   11fb0:	ldr	r0, [sp, #24]
   11fb4:	ldr	r1, [sp, #28]
   11fb8:	add	r0, r1, r0
   11fbc:	str	r0, [sp, #28]
   11fc0:	b	11fc4 <abort@plt+0x1a78>
   11fc4:	ldr	r0, [pc, #2252]	; 12898 <abort@plt+0x234c>
   11fc8:	ldr	r1, [sp, #28]
   11fcc:	ldr	r2, [sp, #24]
   11fd0:	eor	r1, r1, r2
   11fd4:	ldr	r2, [sp, #36]	; 0x24
   11fd8:	eor	r1, r1, r2
   11fdc:	ldr	r2, [sp, #76]	; 0x4c
   11fe0:	add	r1, r1, r2
   11fe4:	add	r0, r1, r0
   11fe8:	ldr	r1, [sp, #32]
   11fec:	add	r0, r1, r0
   11ff0:	str	r0, [sp, #32]
   11ff4:	ldr	r0, [sp, #32]
   11ff8:	lsl	r0, r0, #23
   11ffc:	ldr	r1, [sp, #32]
   12000:	lsr	r1, r1, #9
   12004:	orr	r0, r0, r1
   12008:	str	r0, [sp, #32]
   1200c:	ldr	r0, [sp, #28]
   12010:	ldr	r1, [sp, #32]
   12014:	add	r0, r1, r0
   12018:	str	r0, [sp, #32]
   1201c:	b	12020 <abort@plt+0x1ad4>
   12020:	ldr	r0, [pc, #2164]	; 1289c <abort@plt+0x2350>
   12024:	ldr	r1, [sp, #32]
   12028:	ldr	r2, [sp, #28]
   1202c:	eor	r1, r1, r2
   12030:	ldr	r2, [sp, #24]
   12034:	eor	r1, r1, r2
   12038:	ldr	r2, [sp, #88]	; 0x58
   1203c:	add	r1, r1, r2
   12040:	add	r0, r1, r0
   12044:	ldr	r1, [sp, #36]	; 0x24
   12048:	add	r0, r1, r0
   1204c:	str	r0, [sp, #36]	; 0x24
   12050:	ldr	r0, [sp, #36]	; 0x24
   12054:	lsl	r0, r0, #4
   12058:	ldr	r1, [sp, #36]	; 0x24
   1205c:	lsr	r1, r1, #28
   12060:	orr	r0, r0, r1
   12064:	str	r0, [sp, #36]	; 0x24
   12068:	ldr	r0, [sp, #32]
   1206c:	ldr	r1, [sp, #36]	; 0x24
   12070:	add	r0, r1, r0
   12074:	str	r0, [sp, #36]	; 0x24
   12078:	b	1207c <abort@plt+0x1b30>
   1207c:	ldr	r0, [pc, #2076]	; 128a0 <abort@plt+0x2354>
   12080:	ldr	r1, [sp, #36]	; 0x24
   12084:	ldr	r2, [sp, #32]
   12088:	eor	r1, r1, r2
   1208c:	ldr	r2, [sp, #28]
   12090:	eor	r1, r1, r2
   12094:	ldr	r2, [sp, #100]	; 0x64
   12098:	add	r1, r1, r2
   1209c:	add	r0, r1, r0
   120a0:	ldr	r1, [sp, #24]
   120a4:	add	r0, r1, r0
   120a8:	str	r0, [sp, #24]
   120ac:	ldr	r0, [sp, #24]
   120b0:	lsl	r0, r0, #11
   120b4:	ldr	r1, [sp, #24]
   120b8:	lsr	r1, r1, #21
   120bc:	orr	r0, r0, r1
   120c0:	str	r0, [sp, #24]
   120c4:	ldr	r0, [sp, #36]	; 0x24
   120c8:	ldr	r1, [sp, #24]
   120cc:	add	r0, r1, r0
   120d0:	str	r0, [sp, #24]
   120d4:	b	120d8 <abort@plt+0x1b8c>
   120d8:	ldr	r0, [pc, #1988]	; 128a4 <abort@plt+0x2358>
   120dc:	ldr	r1, [sp, #24]
   120e0:	ldr	r2, [sp, #36]	; 0x24
   120e4:	eor	r1, r1, r2
   120e8:	ldr	r2, [sp, #32]
   120ec:	eor	r1, r1, r2
   120f0:	ldr	r2, [sp, #112]	; 0x70
   120f4:	add	r1, r1, r2
   120f8:	add	r0, r1, r0
   120fc:	ldr	r1, [sp, #28]
   12100:	add	r0, r1, r0
   12104:	str	r0, [sp, #28]
   12108:	ldr	r0, [sp, #28]
   1210c:	lsl	r0, r0, #16
   12110:	ldr	r1, [sp, #28]
   12114:	lsr	r1, r1, #16
   12118:	orr	r0, r0, r1
   1211c:	str	r0, [sp, #28]
   12120:	ldr	r0, [sp, #24]
   12124:	ldr	r1, [sp, #28]
   12128:	add	r0, r1, r0
   1212c:	str	r0, [sp, #28]
   12130:	b	12134 <abort@plt+0x1be8>
   12134:	ldr	r0, [pc, #1900]	; 128a8 <abort@plt+0x235c>
   12138:	ldr	r1, [sp, #28]
   1213c:	ldr	r2, [sp, #24]
   12140:	eor	r1, r1, r2
   12144:	ldr	r2, [sp, #36]	; 0x24
   12148:	eor	r1, r1, r2
   1214c:	ldr	r2, [sp, #60]	; 0x3c
   12150:	add	r1, r1, r2
   12154:	add	r0, r1, r0
   12158:	ldr	r1, [sp, #32]
   1215c:	add	r0, r1, r0
   12160:	str	r0, [sp, #32]
   12164:	ldr	r0, [sp, #32]
   12168:	lsl	r0, r0, #23
   1216c:	ldr	r1, [sp, #32]
   12170:	lsr	r1, r1, #9
   12174:	orr	r0, r0, r1
   12178:	str	r0, [sp, #32]
   1217c:	ldr	r0, [sp, #28]
   12180:	ldr	r1, [sp, #32]
   12184:	add	r0, r1, r0
   12188:	str	r0, [sp, #32]
   1218c:	b	12190 <abort@plt+0x1c44>
   12190:	ldr	r0, [pc, #1812]	; 128ac <abort@plt+0x2360>
   12194:	ldr	r1, [sp, #28]
   12198:	ldr	r2, [sp, #32]
   1219c:	ldr	r3, [sp, #24]
   121a0:	mvn	ip, #0
   121a4:	eor	r3, r3, ip
   121a8:	orr	r2, r2, r3
   121ac:	eor	r1, r1, r2
   121b0:	ldr	r2, [sp, #52]	; 0x34
   121b4:	add	r1, r1, r2
   121b8:	add	r0, r1, r0
   121bc:	ldr	r1, [sp, #36]	; 0x24
   121c0:	add	r0, r1, r0
   121c4:	str	r0, [sp, #36]	; 0x24
   121c8:	ldr	r0, [sp, #36]	; 0x24
   121cc:	lsl	r0, r0, #6
   121d0:	ldr	r1, [sp, #36]	; 0x24
   121d4:	lsr	r1, r1, #26
   121d8:	orr	r0, r0, r1
   121dc:	str	r0, [sp, #36]	; 0x24
   121e0:	ldr	r0, [sp, #32]
   121e4:	ldr	r1, [sp, #36]	; 0x24
   121e8:	add	r0, r1, r0
   121ec:	str	r0, [sp, #36]	; 0x24
   121f0:	b	121f4 <abort@plt+0x1ca8>
   121f4:	ldr	r0, [pc, #1716]	; 128b0 <abort@plt+0x2364>
   121f8:	ldr	r1, [sp, #32]
   121fc:	ldr	r2, [sp, #36]	; 0x24
   12200:	ldr	r3, [sp, #28]
   12204:	mvn	ip, #0
   12208:	eor	r3, r3, ip
   1220c:	orr	r2, r2, r3
   12210:	eor	r1, r1, r2
   12214:	ldr	r2, [sp, #80]	; 0x50
   12218:	add	r1, r1, r2
   1221c:	add	r0, r1, r0
   12220:	ldr	r1, [sp, #24]
   12224:	add	r0, r1, r0
   12228:	str	r0, [sp, #24]
   1222c:	ldr	r0, [sp, #24]
   12230:	lsl	r0, r0, #10
   12234:	ldr	r1, [sp, #24]
   12238:	lsr	r1, r1, #22
   1223c:	orr	r0, r0, r1
   12240:	str	r0, [sp, #24]
   12244:	ldr	r0, [sp, #36]	; 0x24
   12248:	ldr	r1, [sp, #24]
   1224c:	add	r0, r1, r0
   12250:	str	r0, [sp, #24]
   12254:	b	12258 <abort@plt+0x1d0c>
   12258:	ldr	r0, [pc, #1620]	; 128b4 <abort@plt+0x2368>
   1225c:	ldr	r1, [sp, #36]	; 0x24
   12260:	ldr	r2, [sp, #24]
   12264:	ldr	r3, [sp, #32]
   12268:	mvn	ip, #0
   1226c:	eor	r3, r3, ip
   12270:	orr	r2, r2, r3
   12274:	eor	r1, r1, r2
   12278:	ldr	r2, [sp, #108]	; 0x6c
   1227c:	add	r1, r1, r2
   12280:	add	r0, r1, r0
   12284:	ldr	r1, [sp, #28]
   12288:	add	r0, r1, r0
   1228c:	str	r0, [sp, #28]
   12290:	ldr	r0, [sp, #28]
   12294:	lsl	r0, r0, #15
   12298:	ldr	r1, [sp, #28]
   1229c:	lsr	r1, r1, #17
   122a0:	orr	r0, r0, r1
   122a4:	str	r0, [sp, #28]
   122a8:	ldr	r0, [sp, #24]
   122ac:	ldr	r1, [sp, #28]
   122b0:	add	r0, r1, r0
   122b4:	str	r0, [sp, #28]
   122b8:	b	122bc <abort@plt+0x1d70>
   122bc:	ldr	r0, [pc, #1524]	; 128b8 <abort@plt+0x236c>
   122c0:	ldr	r1, [sp, #24]
   122c4:	ldr	r2, [sp, #28]
   122c8:	ldr	r3, [sp, #36]	; 0x24
   122cc:	mvn	ip, #0
   122d0:	eor	r3, r3, ip
   122d4:	orr	r2, r2, r3
   122d8:	eor	r1, r1, r2
   122dc:	ldr	r2, [sp, #72]	; 0x48
   122e0:	add	r1, r1, r2
   122e4:	add	r0, r1, r0
   122e8:	ldr	r1, [sp, #32]
   122ec:	add	r0, r1, r0
   122f0:	str	r0, [sp, #32]
   122f4:	ldr	r0, [sp, #32]
   122f8:	lsl	r0, r0, #21
   122fc:	ldr	r1, [sp, #32]
   12300:	lsr	r1, r1, #11
   12304:	orr	r0, r0, r1
   12308:	str	r0, [sp, #32]
   1230c:	ldr	r0, [sp, #28]
   12310:	ldr	r1, [sp, #32]
   12314:	add	r0, r1, r0
   12318:	str	r0, [sp, #32]
   1231c:	b	12320 <abort@plt+0x1dd4>
   12320:	ldr	r0, [pc, #1428]	; 128bc <abort@plt+0x2370>
   12324:	ldr	r1, [sp, #28]
   12328:	ldr	r2, [sp, #32]
   1232c:	ldr	r3, [sp, #24]
   12330:	mvn	ip, #0
   12334:	eor	r3, r3, ip
   12338:	orr	r2, r2, r3
   1233c:	eor	r1, r1, r2
   12340:	ldr	r2, [sp, #100]	; 0x64
   12344:	add	r1, r1, r2
   12348:	add	r0, r1, r0
   1234c:	ldr	r1, [sp, #36]	; 0x24
   12350:	add	r0, r1, r0
   12354:	str	r0, [sp, #36]	; 0x24
   12358:	ldr	r0, [sp, #36]	; 0x24
   1235c:	lsl	r0, r0, #6
   12360:	ldr	r1, [sp, #36]	; 0x24
   12364:	lsr	r1, r1, #26
   12368:	orr	r0, r0, r1
   1236c:	str	r0, [sp, #36]	; 0x24
   12370:	ldr	r0, [sp, #32]
   12374:	ldr	r1, [sp, #36]	; 0x24
   12378:	add	r0, r1, r0
   1237c:	str	r0, [sp, #36]	; 0x24
   12380:	b	12384 <abort@plt+0x1e38>
   12384:	ldr	r0, [pc, #1332]	; 128c0 <abort@plt+0x2374>
   12388:	ldr	r1, [sp, #32]
   1238c:	ldr	r2, [sp, #36]	; 0x24
   12390:	ldr	r3, [sp, #28]
   12394:	mvn	ip, #0
   12398:	eor	r3, r3, ip
   1239c:	orr	r2, r2, r3
   123a0:	eor	r1, r1, r2
   123a4:	ldr	r2, [sp, #64]	; 0x40
   123a8:	add	r1, r1, r2
   123ac:	add	r0, r1, r0
   123b0:	ldr	r1, [sp, #24]
   123b4:	add	r0, r1, r0
   123b8:	str	r0, [sp, #24]
   123bc:	ldr	r0, [sp, #24]
   123c0:	lsl	r0, r0, #10
   123c4:	ldr	r1, [sp, #24]
   123c8:	lsr	r1, r1, #22
   123cc:	orr	r0, r0, r1
   123d0:	str	r0, [sp, #24]
   123d4:	ldr	r0, [sp, #36]	; 0x24
   123d8:	ldr	r1, [sp, #24]
   123dc:	add	r0, r1, r0
   123e0:	str	r0, [sp, #24]
   123e4:	b	123e8 <abort@plt+0x1e9c>
   123e8:	ldr	r0, [pc, #1236]	; 128c4 <abort@plt+0x2378>
   123ec:	ldr	r1, [sp, #36]	; 0x24
   123f0:	ldr	r2, [sp, #24]
   123f4:	ldr	r3, [sp, #32]
   123f8:	mvn	ip, #0
   123fc:	eor	r3, r3, ip
   12400:	orr	r2, r2, r3
   12404:	eor	r1, r1, r2
   12408:	ldr	r2, [sp, #92]	; 0x5c
   1240c:	add	r1, r1, r2
   12410:	add	r0, r1, r0
   12414:	ldr	r1, [sp, #28]
   12418:	add	r0, r1, r0
   1241c:	str	r0, [sp, #28]
   12420:	ldr	r0, [sp, #28]
   12424:	lsl	r0, r0, #15
   12428:	ldr	r1, [sp, #28]
   1242c:	lsr	r1, r1, #17
   12430:	orr	r0, r0, r1
   12434:	str	r0, [sp, #28]
   12438:	ldr	r0, [sp, #24]
   1243c:	ldr	r1, [sp, #28]
   12440:	add	r0, r1, r0
   12444:	str	r0, [sp, #28]
   12448:	b	1244c <abort@plt+0x1f00>
   1244c:	ldr	r0, [pc, #1140]	; 128c8 <abort@plt+0x237c>
   12450:	ldr	r1, [sp, #24]
   12454:	ldr	r2, [sp, #28]
   12458:	ldr	r3, [sp, #36]	; 0x24
   1245c:	mvn	ip, #0
   12460:	eor	r3, r3, ip
   12464:	orr	r2, r2, r3
   12468:	eor	r1, r1, r2
   1246c:	ldr	r2, [sp, #56]	; 0x38
   12470:	add	r1, r1, r2
   12474:	add	r0, r1, r0
   12478:	ldr	r1, [sp, #32]
   1247c:	add	r0, r1, r0
   12480:	str	r0, [sp, #32]
   12484:	ldr	r0, [sp, #32]
   12488:	lsl	r0, r0, #21
   1248c:	ldr	r1, [sp, #32]
   12490:	lsr	r1, r1, #11
   12494:	orr	r0, r0, r1
   12498:	str	r0, [sp, #32]
   1249c:	ldr	r0, [sp, #28]
   124a0:	ldr	r1, [sp, #32]
   124a4:	add	r0, r1, r0
   124a8:	str	r0, [sp, #32]
   124ac:	b	124b0 <abort@plt+0x1f64>
   124b0:	ldr	r0, [pc, #1044]	; 128cc <abort@plt+0x2380>
   124b4:	ldr	r1, [sp, #28]
   124b8:	ldr	r2, [sp, #32]
   124bc:	ldr	r3, [sp, #24]
   124c0:	mvn	ip, #0
   124c4:	eor	r3, r3, ip
   124c8:	orr	r2, r2, r3
   124cc:	eor	r1, r1, r2
   124d0:	ldr	r2, [sp, #84]	; 0x54
   124d4:	add	r1, r1, r2
   124d8:	add	r0, r1, r0
   124dc:	ldr	r1, [sp, #36]	; 0x24
   124e0:	add	r0, r1, r0
   124e4:	str	r0, [sp, #36]	; 0x24
   124e8:	ldr	r0, [sp, #36]	; 0x24
   124ec:	lsl	r0, r0, #6
   124f0:	ldr	r1, [sp, #36]	; 0x24
   124f4:	lsr	r1, r1, #26
   124f8:	orr	r0, r0, r1
   124fc:	str	r0, [sp, #36]	; 0x24
   12500:	ldr	r0, [sp, #32]
   12504:	ldr	r1, [sp, #36]	; 0x24
   12508:	add	r0, r1, r0
   1250c:	str	r0, [sp, #36]	; 0x24
   12510:	b	12514 <abort@plt+0x1fc8>
   12514:	ldr	r0, [pc, #948]	; 128d0 <abort@plt+0x2384>
   12518:	ldr	r1, [sp, #32]
   1251c:	ldr	r2, [sp, #36]	; 0x24
   12520:	ldr	r3, [sp, #28]
   12524:	mvn	ip, #0
   12528:	eor	r3, r3, ip
   1252c:	orr	r2, r2, r3
   12530:	eor	r1, r1, r2
   12534:	ldr	r2, [sp, #112]	; 0x70
   12538:	add	r1, r1, r2
   1253c:	add	r0, r1, r0
   12540:	ldr	r1, [sp, #24]
   12544:	add	r0, r1, r0
   12548:	str	r0, [sp, #24]
   1254c:	ldr	r0, [sp, #24]
   12550:	lsl	r0, r0, #10
   12554:	ldr	r1, [sp, #24]
   12558:	lsr	r1, r1, #22
   1255c:	orr	r0, r0, r1
   12560:	str	r0, [sp, #24]
   12564:	ldr	r0, [sp, #36]	; 0x24
   12568:	ldr	r1, [sp, #24]
   1256c:	add	r0, r1, r0
   12570:	str	r0, [sp, #24]
   12574:	b	12578 <abort@plt+0x202c>
   12578:	ldr	r0, [pc, #852]	; 128d4 <abort@plt+0x2388>
   1257c:	ldr	r1, [sp, #36]	; 0x24
   12580:	ldr	r2, [sp, #24]
   12584:	ldr	r3, [sp, #32]
   12588:	mvn	ip, #0
   1258c:	eor	r3, r3, ip
   12590:	orr	r2, r2, r3
   12594:	eor	r1, r1, r2
   12598:	ldr	r2, [sp, #76]	; 0x4c
   1259c:	add	r1, r1, r2
   125a0:	add	r0, r1, r0
   125a4:	ldr	r1, [sp, #28]
   125a8:	add	r0, r1, r0
   125ac:	str	r0, [sp, #28]
   125b0:	ldr	r0, [sp, #28]
   125b4:	lsl	r0, r0, #15
   125b8:	ldr	r1, [sp, #28]
   125bc:	lsr	r1, r1, #17
   125c0:	orr	r0, r0, r1
   125c4:	str	r0, [sp, #28]
   125c8:	ldr	r0, [sp, #24]
   125cc:	ldr	r1, [sp, #28]
   125d0:	add	r0, r1, r0
   125d4:	str	r0, [sp, #28]
   125d8:	b	125dc <abort@plt+0x2090>
   125dc:	ldr	r0, [pc, #756]	; 128d8 <abort@plt+0x238c>
   125e0:	ldr	r1, [sp, #24]
   125e4:	ldr	r2, [sp, #28]
   125e8:	ldr	r3, [sp, #36]	; 0x24
   125ec:	mvn	ip, #0
   125f0:	eor	r3, r3, ip
   125f4:	orr	r2, r2, r3
   125f8:	eor	r1, r1, r2
   125fc:	ldr	r2, [sp, #104]	; 0x68
   12600:	add	r1, r1, r2
   12604:	add	r0, r1, r0
   12608:	ldr	r1, [sp, #32]
   1260c:	add	r0, r1, r0
   12610:	str	r0, [sp, #32]
   12614:	ldr	r0, [sp, #32]
   12618:	lsl	r0, r0, #21
   1261c:	ldr	r1, [sp, #32]
   12620:	lsr	r1, r1, #11
   12624:	orr	r0, r0, r1
   12628:	str	r0, [sp, #32]
   1262c:	ldr	r0, [sp, #28]
   12630:	ldr	r1, [sp, #32]
   12634:	add	r0, r1, r0
   12638:	str	r0, [sp, #32]
   1263c:	b	12640 <abort@plt+0x20f4>
   12640:	ldr	r0, [pc, #660]	; 128dc <abort@plt+0x2390>
   12644:	ldr	r1, [sp, #28]
   12648:	ldr	r2, [sp, #32]
   1264c:	ldr	r3, [sp, #24]
   12650:	mvn	ip, #0
   12654:	eor	r3, r3, ip
   12658:	orr	r2, r2, r3
   1265c:	eor	r1, r1, r2
   12660:	ldr	r2, [sp, #68]	; 0x44
   12664:	add	r1, r1, r2
   12668:	add	r0, r1, r0
   1266c:	ldr	r1, [sp, #36]	; 0x24
   12670:	add	r0, r1, r0
   12674:	str	r0, [sp, #36]	; 0x24
   12678:	ldr	r0, [sp, #36]	; 0x24
   1267c:	lsl	r0, r0, #6
   12680:	ldr	r1, [sp, #36]	; 0x24
   12684:	lsr	r1, r1, #26
   12688:	orr	r0, r0, r1
   1268c:	str	r0, [sp, #36]	; 0x24
   12690:	ldr	r0, [sp, #32]
   12694:	ldr	r1, [sp, #36]	; 0x24
   12698:	add	r0, r1, r0
   1269c:	str	r0, [sp, #36]	; 0x24
   126a0:	b	126a4 <abort@plt+0x2158>
   126a4:	ldr	r0, [pc, #564]	; 128e0 <abort@plt+0x2394>
   126a8:	ldr	r1, [sp, #32]
   126ac:	ldr	r2, [sp, #36]	; 0x24
   126b0:	ldr	r3, [sp, #28]
   126b4:	mvn	ip, #0
   126b8:	eor	r3, r3, ip
   126bc:	orr	r2, r2, r3
   126c0:	eor	r1, r1, r2
   126c4:	ldr	r2, [sp, #96]	; 0x60
   126c8:	add	r1, r1, r2
   126cc:	add	r0, r1, r0
   126d0:	ldr	r1, [sp, #24]
   126d4:	add	r0, r1, r0
   126d8:	str	r0, [sp, #24]
   126dc:	ldr	r0, [sp, #24]
   126e0:	lsl	r0, r0, #10
   126e4:	ldr	r1, [sp, #24]
   126e8:	lsr	r1, r1, #22
   126ec:	orr	r0, r0, r1
   126f0:	str	r0, [sp, #24]
   126f4:	ldr	r0, [sp, #36]	; 0x24
   126f8:	ldr	r1, [sp, #24]
   126fc:	add	r0, r1, r0
   12700:	str	r0, [sp, #24]
   12704:	b	12708 <abort@plt+0x21bc>
   12708:	ldr	r0, [pc, #468]	; 128e4 <abort@plt+0x2398>
   1270c:	ldr	r1, [sp, #36]	; 0x24
   12710:	ldr	r2, [sp, #24]
   12714:	ldr	r3, [sp, #32]
   12718:	mvn	ip, #0
   1271c:	eor	r3, r3, ip
   12720:	orr	r2, r2, r3
   12724:	eor	r1, r1, r2
   12728:	ldr	r2, [sp, #60]	; 0x3c
   1272c:	add	r1, r1, r2
   12730:	add	r0, r1, r0
   12734:	ldr	r1, [sp, #28]
   12738:	add	r0, r1, r0
   1273c:	str	r0, [sp, #28]
   12740:	ldr	r0, [sp, #28]
   12744:	lsl	r0, r0, #15
   12748:	ldr	r1, [sp, #28]
   1274c:	lsr	r1, r1, #17
   12750:	orr	r0, r0, r1
   12754:	str	r0, [sp, #28]
   12758:	ldr	r0, [sp, #24]
   1275c:	ldr	r1, [sp, #28]
   12760:	add	r0, r1, r0
   12764:	str	r0, [sp, #28]
   12768:	b	1276c <abort@plt+0x2220>
   1276c:	ldr	r0, [pc, #372]	; 128e8 <abort@plt+0x239c>
   12770:	ldr	r1, [sp, #24]
   12774:	ldr	r2, [sp, #28]
   12778:	ldr	r3, [sp, #36]	; 0x24
   1277c:	mvn	ip, #0
   12780:	eor	r3, r3, ip
   12784:	orr	r2, r2, r3
   12788:	eor	r1, r1, r2
   1278c:	ldr	r2, [sp, #88]	; 0x58
   12790:	add	r1, r1, r2
   12794:	add	r0, r1, r0
   12798:	ldr	r1, [sp, #32]
   1279c:	add	r0, r1, r0
   127a0:	str	r0, [sp, #32]
   127a4:	ldr	r0, [sp, #32]
   127a8:	lsl	r0, r0, #21
   127ac:	ldr	r1, [sp, #32]
   127b0:	lsr	r1, r1, #11
   127b4:	orr	r0, r0, r1
   127b8:	str	r0, [sp, #32]
   127bc:	ldr	r0, [sp, #28]
   127c0:	ldr	r1, [sp, #32]
   127c4:	add	r0, r1, r0
   127c8:	str	r0, [sp, #32]
   127cc:	ldr	r0, [sp, #12]
   127d0:	ldr	r1, [sp, #36]	; 0x24
   127d4:	add	r0, r1, r0
   127d8:	str	r0, [sp, #36]	; 0x24
   127dc:	ldr	r0, [sp, #8]
   127e0:	ldr	r1, [sp, #32]
   127e4:	add	r0, r1, r0
   127e8:	str	r0, [sp, #32]
   127ec:	ldr	r0, [sp, #4]
   127f0:	ldr	r1, [sp, #28]
   127f4:	add	r0, r1, r0
   127f8:	str	r0, [sp, #28]
   127fc:	ldr	r0, [sp]
   12800:	ldr	r1, [sp, #24]
   12804:	add	r0, r1, r0
   12808:	str	r0, [sp, #24]
   1280c:	b	10cb8 <abort@plt+0x76c>
   12810:	ldr	r0, [sp, #36]	; 0x24
   12814:	ldr	r1, [sp, #116]	; 0x74
   12818:	str	r0, [r1]
   1281c:	ldr	r0, [sp, #32]
   12820:	ldr	r1, [sp, #116]	; 0x74
   12824:	str	r0, [r1, #4]
   12828:	ldr	r0, [sp, #28]
   1282c:	ldr	r1, [sp, #116]	; 0x74
   12830:	str	r0, [r1, #8]
   12834:	ldr	r0, [sp, #24]
   12838:	ldr	r1, [sp, #116]	; 0x74
   1283c:	str	r0, [r1, #12]
   12840:	add	sp, sp, #128	; 0x80
   12844:	bx	lr
   12848:	ldrb	pc, [r3, r8, asr #23]	; <UNPREDICTABLE>
   1284c:	mvncs	ip, r6, ror #27
   12850:	teqgt	r7, #56098816	; 0x3580000
   12854:			; <UNDEFINED> instruction: 0xf4d50d87
   12858:	ldrbmi	r1, [sl, #-1261]	; 0xfffffb13
   1285c:	stmibge	r3!, {r0, r2, r8, fp, sp, lr, pc}^
   12860:	stc2l	3, cr10, [pc], #992	; 12c48 <abort@plt+0x26fc>
   12864:			; <UNDEFINED> instruction: 0x676f02d9
   12868:	stchi	12, cr4, [sl, #-552]!	; 0xfffffdd8
   1286c:			; <UNDEFINED> instruction: 0xfffa3942
   12870:	ldrbhi	pc, [r1, -r1, lsl #13]!	; <UNPREDICTABLE>
   12874:	ldfvss	f6, [sp, #136]	; 0x88
   12878:	vcmla.f16	d19, d5, d12, #270
   1287c:	ldrtge	lr, [lr], #2628	; 0xa44
   12880:	blmi	ff7c672c <stderr@@GLIBC_2.4+0xff7a36dc>
   12884:			; <UNDEFINED> instruction: 0xf6bb4b60
   12888:	mrclt	12, 5, fp, cr15, cr0, {3}
   1288c:	ldmcs	fp, {r1, r2, r6, r7, r9, sl, fp, ip, sp, lr}
   12890:	b	fe85c880 <stderr@@GLIBC_2.4+0xfe839830>
   12894:	strbtle	r3, [pc], #133	; 1289c <abort@plt+0x2350>
   12898:	streq	r1, [r8], #3333	; 0xd05
   1289c:	ldmible	r4, {r0, r3, r4, r5, ip, lr, pc}^
   128a0:	ldrb	r9, [fp], r5, ror #19
   128a4:	svcne	0x00a27cf8
   128a8:	strtgt	r5, [ip], #1637	; 0x665
   128ac:	vld1.16	{d2-d5}, [r9], r4
   128b0:	msrmi	CPSR_fx, #604	; 0x25c
   128b4:	blge	fe51b758 <stderr@@GLIBC_2.4+0xfe4f8708>
   128b8:	ldc2	0, cr10, [r3], {57}	; 0x39
   128bc:	ldrbvs	r5, [fp, #-2499]	; 0xfffff63d
   128c0:	svchi	0x000ccc92
   128c4:			; <UNDEFINED> instruction: 0xffeff47d
   128c8:	strhi	r5, [r4, #3537]	; 0xdd1
   128cc:	svcvs	0x00a87e4f
   128d0:	cdp2	6, 2, cr14, cr12, cr0, {7}
   128d4:	movwge	r4, #4884	; 0x1314
   128d8:	adfmi<illegal precision>p	f1, f0, f1
   128dc:			; <UNDEFINED> instruction: 0xf7537e82
   128e0:	lfmlt	f7, 1, [sl, #-212]!	; 0xffffff2c
   128e4:	bcs	ff6073d8 <stderr@@GLIBC_2.4+0xff5e4388>
   128e8:	bl	fe1c7734 <stderr@@GLIBC_2.4+0xfe1a46e4>
   128ec:	push	{fp, lr}
   128f0:	mov	fp, sp
   128f4:	sub	sp, sp, #168	; 0xa8
   128f8:	str	r0, [fp, #-4]
   128fc:	str	r1, [fp, #-8]
   12900:	str	r2, [fp, #-12]
   12904:	mov	r0, sp
   12908:	bl	109d0 <abort@plt+0x484>
   1290c:	ldr	r0, [fp, #-4]
   12910:	ldr	r1, [fp, #-8]
   12914:	mov	r2, sp
   12918:	bl	12930 <abort@plt+0x23e4>
   1291c:	ldr	r1, [fp, #-12]
   12920:	mov	r0, sp
   12924:	bl	10ae8 <abort@plt+0x59c>
   12928:	mov	sp, fp
   1292c:	pop	{fp, pc}
   12930:	push	{fp, lr}
   12934:	mov	fp, sp
   12938:	sub	sp, sp, #40	; 0x28
   1293c:	str	r0, [fp, #-4]
   12940:	str	r1, [fp, #-8]
   12944:	str	r2, [fp, #-12]
   12948:	ldr	r0, [fp, #-12]
   1294c:	ldr	r0, [r0, #24]
   12950:	cmp	r0, #0
   12954:	beq	12a64 <abort@plt+0x2518>
   12958:	ldr	r0, [fp, #-12]
   1295c:	ldr	r0, [r0, #24]
   12960:	str	r0, [fp, #-16]
   12964:	ldr	r0, [fp, #-16]
   12968:	movw	r1, #128	; 0x80
   1296c:	sub	r0, r1, r0
   12970:	ldr	r1, [fp, #-8]
   12974:	cmp	r0, r1
   12978:	bls	12988 <abort@plt+0x243c>
   1297c:	ldr	r0, [fp, #-8]
   12980:	str	r0, [sp, #12]
   12984:	b	12998 <abort@plt+0x244c>
   12988:	ldr	r0, [fp, #-16]
   1298c:	movw	r1, #128	; 0x80
   12990:	sub	r0, r1, r0
   12994:	str	r0, [sp, #12]
   12998:	ldr	r0, [sp, #12]
   1299c:	str	r0, [sp, #20]
   129a0:	ldr	r0, [fp, #-12]
   129a4:	add	r0, r0, #28
   129a8:	ldr	r1, [fp, #-16]
   129ac:	add	r0, r0, r1
   129b0:	ldr	r1, [fp, #-4]
   129b4:	ldr	r2, [sp, #20]
   129b8:	bl	104c8 <memcpy@plt>
   129bc:	ldr	r0, [sp, #20]
   129c0:	ldr	r1, [fp, #-12]
   129c4:	ldr	r2, [r1, #24]
   129c8:	add	r0, r2, r0
   129cc:	str	r0, [r1, #24]
   129d0:	ldr	r0, [fp, #-12]
   129d4:	ldr	r0, [r0, #24]
   129d8:	cmp	r0, #64	; 0x40
   129dc:	bls	12a44 <abort@plt+0x24f8>
   129e0:	ldr	r0, [fp, #-12]
   129e4:	add	r0, r0, #28
   129e8:	ldr	r1, [fp, #-12]
   129ec:	ldr	r1, [r1, #24]
   129f0:	mvn	r2, #63	; 0x3f
   129f4:	and	r1, r1, r2
   129f8:	ldr	r2, [fp, #-12]
   129fc:	bl	10bfc <abort@plt+0x6b0>
   12a00:	ldr	r0, [fp, #-12]
   12a04:	ldr	r1, [r0, #24]
   12a08:	and	r1, r1, #63	; 0x3f
   12a0c:	str	r1, [r0, #24]
   12a10:	ldr	r0, [fp, #-12]
   12a14:	add	r0, r0, #28
   12a18:	ldr	r1, [fp, #-12]
   12a1c:	add	r1, r1, #28
   12a20:	ldr	r2, [fp, #-16]
   12a24:	ldr	r3, [sp, #20]
   12a28:	add	r2, r2, r3
   12a2c:	mvn	r3, #63	; 0x3f
   12a30:	and	r2, r2, r3
   12a34:	add	r1, r1, r2
   12a38:	ldr	r2, [fp, #-12]
   12a3c:	ldr	r2, [r2, #24]
   12a40:	bl	104c8 <memcpy@plt>
   12a44:	ldr	r0, [fp, #-4]
   12a48:	ldr	r1, [sp, #20]
   12a4c:	add	r0, r0, r1
   12a50:	str	r0, [fp, #-4]
   12a54:	ldr	r0, [sp, #20]
   12a58:	ldr	r1, [fp, #-8]
   12a5c:	sub	r0, r1, r0
   12a60:	str	r0, [fp, #-8]
   12a64:	ldr	r0, [fp, #-8]
   12a68:	cmp	r0, #64	; 0x40
   12a6c:	bcc	12b1c <abort@plt+0x25d0>
   12a70:	ldr	r0, [fp, #-4]
   12a74:	and	r0, r0, #3
   12a78:	cmp	r0, #0
   12a7c:	beq	12adc <abort@plt+0x2590>
   12a80:	b	12a84 <abort@plt+0x2538>
   12a84:	ldr	r0, [fp, #-8]
   12a88:	cmp	r0, #64	; 0x40
   12a8c:	bls	12ad8 <abort@plt+0x258c>
   12a90:	ldr	r0, [fp, #-12]
   12a94:	add	r0, r0, #28
   12a98:	ldr	r1, [fp, #-4]
   12a9c:	str	r0, [sp, #8]
   12aa0:	movw	r2, #64	; 0x40
   12aa4:	str	r2, [sp, #4]
   12aa8:	bl	104c8 <memcpy@plt>
   12aac:	ldr	r2, [fp, #-12]
   12ab0:	ldr	r0, [sp, #8]
   12ab4:	ldr	r1, [sp, #4]
   12ab8:	bl	10bfc <abort@plt+0x6b0>
   12abc:	ldr	r0, [fp, #-4]
   12ac0:	add	r0, r0, #64	; 0x40
   12ac4:	str	r0, [fp, #-4]
   12ac8:	ldr	r0, [fp, #-8]
   12acc:	sub	r0, r0, #64	; 0x40
   12ad0:	str	r0, [fp, #-8]
   12ad4:	b	12a84 <abort@plt+0x2538>
   12ad8:	b	12b18 <abort@plt+0x25cc>
   12adc:	ldr	r0, [fp, #-4]
   12ae0:	ldr	r1, [fp, #-8]
   12ae4:	mvn	r2, #63	; 0x3f
   12ae8:	and	r1, r1, r2
   12aec:	ldr	r2, [fp, #-12]
   12af0:	bl	10bfc <abort@plt+0x6b0>
   12af4:	ldr	r0, [fp, #-4]
   12af8:	ldr	r1, [fp, #-8]
   12afc:	mvn	r2, #63	; 0x3f
   12b00:	and	r1, r1, r2
   12b04:	add	r0, r0, r1
   12b08:	str	r0, [fp, #-4]
   12b0c:	ldr	r0, [fp, #-8]
   12b10:	and	r0, r0, #63	; 0x3f
   12b14:	str	r0, [fp, #-8]
   12b18:	b	12b1c <abort@plt+0x25d0>
   12b1c:	ldr	r0, [fp, #-8]
   12b20:	cmp	r0, #0
   12b24:	bls	12bb4 <abort@plt+0x2668>
   12b28:	ldr	r0, [fp, #-12]
   12b2c:	ldr	r0, [r0, #24]
   12b30:	str	r0, [sp, #16]
   12b34:	ldr	r0, [fp, #-12]
   12b38:	add	r0, r0, #28
   12b3c:	ldr	r1, [sp, #16]
   12b40:	add	r0, r0, r1
   12b44:	ldr	r1, [fp, #-4]
   12b48:	ldr	r2, [fp, #-8]
   12b4c:	bl	104c8 <memcpy@plt>
   12b50:	ldr	r0, [fp, #-8]
   12b54:	ldr	r1, [sp, #16]
   12b58:	add	r0, r1, r0
   12b5c:	str	r0, [sp, #16]
   12b60:	ldr	r0, [sp, #16]
   12b64:	cmp	r0, #64	; 0x40
   12b68:	bcc	12ba8 <abort@plt+0x265c>
   12b6c:	ldr	r0, [fp, #-12]
   12b70:	add	r0, r0, #28
   12b74:	ldr	r2, [fp, #-12]
   12b78:	movw	r1, #64	; 0x40
   12b7c:	bl	10bfc <abort@plt+0x6b0>
   12b80:	ldr	r0, [sp, #16]
   12b84:	sub	r0, r0, #64	; 0x40
   12b88:	str	r0, [sp, #16]
   12b8c:	ldr	r0, [fp, #-12]
   12b90:	add	r0, r0, #28
   12b94:	ldr	r1, [fp, #-12]
   12b98:	add	r1, r1, #28
   12b9c:	add	r1, r1, #64	; 0x40
   12ba0:	ldr	r2, [sp, #16]
   12ba4:	bl	104c8 <memcpy@plt>
   12ba8:	ldr	r0, [sp, #16]
   12bac:	ldr	r1, [fp, #-12]
   12bb0:	str	r0, [r1, #24]
   12bb4:	mov	sp, fp
   12bb8:	pop	{fp, pc}
   12bbc:	push	{fp, lr}
   12bc0:	mov	fp, sp
   12bc4:	sub	sp, sp, #16
   12bc8:	str	r0, [sp, #8]
   12bcc:	ldr	r0, [sp, #8]
   12bd0:	cmp	r0, #0
   12bd4:	bne	12be0 <abort@plt+0x2694>
   12bd8:	movw	r0, #1
   12bdc:	str	r0, [sp, #8]
   12be0:	ldr	r0, [pc, #64]	; 12c28 <abort@plt+0x26dc>
   12be4:	ldr	r1, [sp, #8]
   12be8:	cmp	r0, r1
   12bec:	bcs	12c08 <abort@plt+0x26bc>
   12bf0:	bl	10528 <__errno_location@plt>
   12bf4:	movw	r1, #12
   12bf8:	str	r1, [r0]
   12bfc:	movw	r0, #0
   12c00:	str	r0, [fp, #-4]
   12c04:	b	12c1c <abort@plt+0x26d0>
   12c08:	ldr	r0, [sp, #8]
   12c0c:	bl	104e0 <malloc@plt>
   12c10:	str	r0, [sp, #4]
   12c14:	ldr	r0, [sp, #4]
   12c18:	str	r0, [fp, #-4]
   12c1c:	ldr	r0, [fp, #-4]
   12c20:	mov	sp, fp
   12c24:	pop	{fp, pc}
   12c28:	svcvc	0x00ffffff
   12c2c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12c30:	mov	r7, r0
   12c34:	ldr	r6, [pc, #72]	; 12c84 <abort@plt+0x2738>
   12c38:	ldr	r5, [pc, #72]	; 12c88 <abort@plt+0x273c>
   12c3c:	add	r6, pc, r6
   12c40:	add	r5, pc, r5
   12c44:	sub	r6, r6, r5
   12c48:	mov	r8, r1
   12c4c:	mov	r9, r2
   12c50:	bl	1049c <printf@plt-0x20>
   12c54:	asrs	r6, r6, #2
   12c58:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   12c5c:	mov	r4, #0
   12c60:	add	r4, r4, #1
   12c64:	ldr	r3, [r5], #4
   12c68:	mov	r2, r9
   12c6c:	mov	r1, r8
   12c70:	mov	r0, r7
   12c74:	blx	r3
   12c78:	cmp	r6, r4
   12c7c:	bne	12c60 <abort@plt+0x2714>
   12c80:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12c84:	andeq	r0, r1, r8, asr #5
   12c88:	andeq	r0, r1, r0, asr #5
   12c8c:	bx	lr

Disassembly of section .fini:

00012c90 <.fini>:
   12c90:	push	{r3, lr}
   12c94:	pop	{r3, pc}
