# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
COLORTERM=truecolor
TERM_PROGRAM_VERSION=0.49.6
CONDA_EXE=/home/luanxinya/large/env/anaconda3/bin/conda
_CE_M=
RDI_APPROOT=/usr/xilinx/Vitis/2023.2
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
MAKE_TERMOUT=/dev/pts/47
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/usr/xilinx/Vitis/2023.2/bin
LC_ADDRESS=zh_CN.UTF-8
XILINX_VIVADO=/usr/xilinx/Vivado/2023.2
LC_NAME=zh_CN.UTF-8
RDI_OPT_EXT=.o
RDI_INSTALLVER=2023.2
RDI_INSTALLROOT=/usr/xilinx
RDI_PATCHROOT=
LC_MONETARY=zh_CN.UTF-8
VITIS_HOME=/usr/xilinx/Vitis/2023.2
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/usr/xilinx/Vitis/2023.2/lib/lnx64.o/Ubuntu/22:/usr/xilinx/Vitis/2023.2/lib/lnx64.o/Ubuntu:/usr/xilinx/Vitis/2023.2/lib/lnx64.o
PWD=/home/luanxinya/SVD/FPGA_test/128
GSETTINGS_SCHEMA_DIR=/home/luanxinya/large/env/anaconda3/share/glib-2.0/schemas
LOGNAME=luanxinya
XDG_SESSION_TYPE=tty
CONDA_PREFIX=/home/luanxinya/large/env/anaconda3
_RDI_DONT_SET_XILINX_AS_PATH=True
GSETTINGS_SCHEMA_DIR_CONDA_BACKUP=
VSCODE_GIT_ASKPASS_NODE=/home/luanxinya/.cursor-server/cli/servers/Stable-0781e811de386a0c5bcb07ceb259df8ff8246a50/server/node
RDI_PREPEND_PATH=/usr/xilinx/Vitis/2023.2/bin
XILINX_DSP=
MOTD_SHOWN=pam
HOME=/home/luanxinya
SYNTH_COMMON=/usr/xilinx/Vitis/2023.2/scripts/rt/data
LANG=en_US.UTF-8
LC_PAPER=zh_CN.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.webp=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
PLATFORM_REPO_PATHS=/usr/xilinx/Vitis/2023.2/base_platforms
SSL_CERT_DIR=/usr/lib/ssl/certs
XILINX_HLS=/usr/xilinx/Vitis_HLS/2023.2
CONDA_PROMPT_MODIFIER=(base) 
GIT_ASKPASS=/home/luanxinya/.cursor-server/cli/servers/Stable-0781e811de386a0c5bcb07ceb259df8ff8246a50/server/extensions/git/dist/askpass.sh
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
XILINXD_LICENSE_FILE=/usr/xilinx/License/AIE.lic
https_proxy=http://127.0.0.1:7890
RDI_PROG=/usr/xilinx/Vitis/2023.2/bin/unwrapped/lnx64.o/v++
SSH_CONNECTION=10.112.209.166 61109 10.161.90.10 22
RDI_SESSION_INFO=/home/luanxinya/SVD/FPGA_test/128:beiyou-SYS-420GP-TNR_1747051000_26861
RT_TCL_PATH=/usr/xilinx/Vitis/2023.2/scripts/rt/base_tcl/tcl
MFLAGS=
XILINX_SDK=/usr/xilinx/Vitis/2023.2
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
RDI_SHARED_DATA=/usr/xilinx/SharedData/2023.2/data
LESSCLOSE=/usr/bin/lesspipe %s %s
MAKEFLAGS=
XDG_SESSION_CLASS=user
TERM=xterm-256color
LC_IDENTIFICATION=zh_CN.UTF-8
_CE_CONDA=
LESSOPEN=| /usr/bin/lesspipe %s
USER=luanxinya
MAKE_TERMERR=/dev/pts/47
XILINX_PLANAHEAD=/usr/xilinx/Vitis/2023.2
VSCODE_GIT_IPC_HANDLE=/run/user/1003/vscode-git-839d4101d4.sock
XINSTALLER_SCALE=2
CONDA_SHLVL=1
RDI_BASEROOT=/usr/xilinx/Vitis
RDI_TPS_ROOT=/usr/xilinx/Vivado/2023.2/tps/lnx64
RDI_JAVA_VERSION=17.0.7_7
RDI_DATADIR=/usr/xilinx/SharedData/2023.2/data:/usr/xilinx/Vitis/2023.2/data
SHLVL=3
MAKELEVEL=1
LC_TELEPHONE=zh_CN.UTF-8
SYSROOT_PATH=/usr/xilinx/petalinux/2023.2
LC_MEASUREMENT=zh_CN.UTF-8
XILINX_VIVADO_HLS=/usr/xilinx/Vivado/2023.2
XIL_CHECK_TCL_DEBUG=False
XDG_SESSION_ID=10914
PAPERSIZE=a4
http_proxy=http://127.0.0.1:7890
CONDA_PYTHON_EXE=/home/luanxinya/large/env/anaconda3/bin/python
EDGE_COMMON_SW_PATH=/usr/xilinx/xilinx-versal-common-v2023.2
LD_LIBRARY_PATH=/usr/xilinx/Vitis/2023.2/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/usr/xilinx/Vitis/2023.2/lib/lnx64.o/Ubuntu/22:/usr/xilinx/Vitis/2023.2/lib/lnx64.o/Ubuntu:/usr/xilinx/Vitis/2023.2/lib/lnx64.o:/usr/xilinx/Vitis/2023.2/tps/lnx64/jre17.0.7_7/lib/:/usr/xilinx/Vitis/2023.2/tps/lnx64/jre17.0.7_7/lib//server:/usr/xilinx/Vitis/2023.2/lib/lnx64.o/Ubuntu/22:/usr/xilinx/Vitis/2023.2/lib/lnx64.o/Ubuntu:/usr/xilinx/Vitis/2023.2/lib/lnx64.o:/usr/xilinx/Vitis/2023.2/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/usr/xilinx/Vitis/2023.2/lib/lnx64.o/Ubuntu/22:/usr/xilinx/Vitis/2023.2/lib/lnx64.o/Ubuntu:/usr/xilinx/Vitis/2023.2/lib/lnx64.o:/usr/xilinx/Vitis/2023.2/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/1003
SSL_CERT_FILE=/usr/lib/ssl/certs/ca-certificates.crt
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
SSH_CLIENT=10.112.209.166 61109 22
CONDA_DEFAULT_ENV=base
LC_TIME=zh_CN.UTF-8
TCL_LIBRARY=/usr/xilinx/Vitis/2023.2/tps/tcl/tcl8.5
LC_ALL=en_US.UTF-8
VSCODE_GIT_ASKPASS_MAIN=/home/luanxinya/.cursor-server/cli/servers/Stable-0781e811de386a0c5bcb07ceb259df8ff8246a50/server/extensions/git/dist/askpass-main.js
XDG_DATA_DIRS=/usr/share/gnome:/usr/local/share:/usr/share:/var/lib/snapd/desktop
BROWSER=/home/luanxinya/.cursor-server/cli/servers/Stable-0781e811de386a0c5bcb07ceb259df8ff8246a50/server/bin/helpers/browser.sh
PATH=/usr/xilinx/Vivado/2023.2/tps/lnx64/binutils-2.26/bin:/usr/xilinx/Vitis/2023.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/usr/xilinx/Vitis/2023.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/usr/xilinx/Vitis/2023.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/usr/xilinx/Vivado/2023.2/tps/lnx64/gcc-8.3.0/bin:/usr/xilinx/Vivado/2023.2/gnu/microblaze/lin/bin:/usr/xilinx/Vitis/2023.2/bin:/usr/xilinx/Vitis/2023.2/tps/lnx64/jre17.0.7_7/bin:/usr/xilinx/Vivado/2023.2/bin:/usr/xilinx/Power-design-management/PDM/2024.1.2/bin:/usr/xilinx/Vitis_HLS/2023.2/bin:/usr/xilinx/Model_Composer/2023.2/bin:/usr/xilinx/Vitis/2023.2/gnu/microblaze/lin/bin:/usr/xilinx/Vitis/2023.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/usr/xilinx/Vitis/2023.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/usr/xilinx/Vitis/2023.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/usr/xilinx/Vitis/2023.2/gnu/aarch64/lin/aarch64-linux/bin:/usr/xilinx/Vitis/2023.2/gnu/aarch64/lin/aarch64-none/bin:/usr/xilinx/Vitis/2023.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/usr/xilinx/Vitis/2023.2/tps/lnx64/cmake-3.3.2/bin:/usr/xilinx/Vitis/2023.2/aietools/bin:/usr/xilinx/Vitis/2023.2/gnu/riscv/lin/riscv64-unknown-elf/bin:/usr/xilinx/DocNav:/home/luanxinya/.cursor-server/cli/servers/Stable-0781e811de386a0c5bcb07ceb259df8ff8246a50/server/bin/remote-cli:/home/luanxinya/.local/bin:/home/luanxinya/large/env/anaconda3/bin:/home/luanxinya/large/env/anaconda3/condabin:/usr/tools/anaconda3:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/home/luanxinya/large/llvm-project/build/bin:/usr/xilinx/petalinux/2023.2/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/xrt
RT_LIBPATH=/usr/xilinx/Vitis/2023.2/scripts/rt/data
HDI_APPROOT=/usr/xilinx/Vitis/2023.2
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1003/bus
RDI_PLATFORM=lnx64
MYVIVADO=
ISL_IOSTREAMS_RSA=/usr/xilinx/Vitis/2023.2/tps/isl
LC_NUMERIC=zh_CN.UTF-8
XILINX_VITIS=/usr/xilinx/Vitis/2023.2
OLDPWD=/usr/xilinx/Vitis/2023.2/bin
TERM_PROGRAM=vscode
VSCODE_IPC_HOOK_CLI=/run/user/1003/vscode-ipc-a05ad942-a84f-4d27-be6c-1886bc117265.sock
_=/usr/xilinx/Vitis/2023.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=44381
XILINX_CD_SESSION=c9e01237-7139-4f8a-9b29-f212b58c31df


V++ command line:
------------------------------------------
/usr/xilinx/Vitis/2023.2/bin/unwrapped/lnx64.o/v++ -c --mode hls --platform /usr/xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm --freqhz=450000000 --config pl/TopPL.cfg 

FINAL PROGRAM OPTIONS
--compile
--config pl/TopPL.cfg
--freqhz 450000000
--hls.flow_target vitis
--hls.package.ip.name TopPL
--hls.package.output.file TopPL.xo
--hls.package.output.format xo
--hls.package.output.syn true
--hls.syn.cflags -I.
--hls.syn.file TopPL.cpp
--hls.syn.top TopPL
--mode hls
--platform /usr/xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm
--target hw

PARSED COMMAND LINE OPTIONS
-c 
--mode hls 
--platform /usr/xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm 
--freqhz=450000000 
--config pl/TopPL.cfg 

PARSED CONFIG FILE (1) OPTIONS
file: pl/TopPL.cfg
hls.flow_target vitis 
hls.syn.file TopPL.cpp 
hls.syn.cflags -I. 
hls.syn.top TopPL 
hls.package.ip.name TopPL 
hls.package.output.syn true 
hls.package.output.format xo 
hls.package.output.file TopPL.xo 


==========================================
new:  steps log generated by v++ for new launch 
timestamp: 12 May 2025 19:56:45
------------------------------------------
V++ internal step: writing a config file for vitis_hls: /home/luanxinya/SVD/FPGA_test/128/toppl/hls/config.cmdline
timestamp: 12 May 2025 19:56:45
V++ internal step status: success
------------------------------------------
V++ internal step: running vitis_hls
timestamp: 12 May 2025 19:56:45
working dir: /home/luanxinya/SVD/FPGA_test/128
cmd: vitis_hls -nolog -run csynth -work_dir /home/luanxinya/SVD/FPGA_test/128/toppl -config /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cfg -cmdlineconfig /home/luanxinya/SVD/FPGA_test/128/toppl/hls/config.cmdline
V++ internal step status: success
