<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>ICV_PPI_SPENDR&lt;n&gt;_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ICV_PPI_SPENDR&lt;n&gt;_EL1, Interrupt Controller Virtual PPI Set Pending State Registers, n = 0 - 1</h1><p>The ICV_PPI_SPENDR&lt;n&gt;_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Set pending state for virtual PPIs.</p>
      <h2>Configuration</h2><p>AArch64 System register ICV_PPI_SPENDR&lt;n&gt;_EL1 bits [63:0] are architecturally mapped to AArch64 System register <a href="AArch64-ich_ppi_pendrn_el2.html">ICH_PPI_PENDR&lt;n&gt;_EL2[63:0]</a>.</p><p>AArch64 System register ICV_PPI_SPENDR&lt;n&gt;_EL1 bits [63:0] are architecturally mapped to AArch64 System register <a href="AArch64-icv_ppi_cpendrn_el1.html">ICV_PPI_CPENDR&lt;n&gt;_EL1[63:0]</a>.</p><p>This register is present only when FEAT_GCIE is implemented, EL2 is implemented, and FEAT_AA64 is implemented. Otherwise, direct accesses to ICV_PPI_SPENDR&lt;n&gt;_EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>ICV_PPI_SPENDR&lt;n&gt;_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND63</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND62</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND61</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND60</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND59</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND58</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND57</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND56</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND55</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND54</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND53</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND52</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND51</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND50</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND49</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND48</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND47</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND46</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND45</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND44</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND43</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND42</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND41</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND40</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND39</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND38</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND37</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND36</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND35</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND34</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND33</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND32</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND31</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND30</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND29</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND28</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND27</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND26</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND25</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND24</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND23</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND22</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND21</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND20</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND19</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND18</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND17</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND16</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND15</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND14</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND13</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND12</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND11</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND10</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND9</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND8</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND7</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND6</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND5</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND4</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND2</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-63_0">PEND0</a></td></tr></tbody></table><h4 id="fieldset_0-63_0">PEND&lt;x&gt;, bit [x], for x = 63 to 0</h4><div class="field"><p>Controls the Pending state of PPIs.</p>
<p>Reads return the current state of the INTIDs.</p>
<p>Writing 1 to a field sets the Pending state of the corresponding INTID.
Writing 0 has no effect.</p><table class="valuetable"><tr><th>PEND&lt;x&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Not pending</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Pending</p>
        </td></tr></table><p>When the Pending state of a physical PPI is directly injected to the Pending state of virtual PPI &lt;x&gt;, all of the following are true:</p>
<ul>
<li>
<p>Reads of Pend&lt;x&gt; return the value of the field corresponding to the physical PPI in ICC_PPI_SPENDR&lt;n&gt;_EL1.</p>

</li><li>
<p>Writes to Pend&lt;x&gt; have the same effect as writes to the field corresponding to the physical PPI in ICC_PPI_SPENDR&lt;n&gt;_EL1.</p>

</li></ul>
<p>Otherwise, all of the following are true:</p>
<ul>
<li>
<p>Reads of Pend&lt;x&gt; return the value of ICH_PPI_PENDR&lt;n&gt;_EL2.Pend&lt;x&gt;.</p>

</li><li>
<p>Writes to Pend&lt;x&gt; update the value of ICH_PPI_PENDR&lt;n&gt;_EL2.Pend&lt;x&gt;.</p>

</li></ul><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an <span class="arm-defined-word">UNKNOWN</span> value.</li></ul><p>Accessing this field has the following behavior:</p><ul><li>When !IsPPIImplemented((n * 64) + x), access to this field
                            is <span class="access_level">
          <span class="arm-defined-word">RES0</span>
        </span>.
                        </li><li>When ICV_PPI_HMR_EL1[n].HM&lt;x&gt; == 1, access to this field
                            is <span class="access_level">RO</span>.
                        </li><li>
                  Otherwise,
                  
                  access to this field
                  is <span class="access_level">W1S</span>.
                </li></ul></div><div class="access_mechanisms"><h2>Accessing ICV_PPI_SPENDR&lt;n&gt;_EL1</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt&gt;, ICC_PPI_SPENDR&lt;n&gt;_EL1
      ; Where n = 0-1</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1100</td><td>0b1101</td><td>0b11:n[0]</td></tr></table><p class="pseudocode">
let n:integer = UInt(op2[0]);

if !(IsFeatureImplemented(FEAT_GCIE) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2().IMO == '1' &amp;&amp; IsFeatureImplemented(FEAT_GCIE_LEGACY) &amp;&amp; ICH_VCTLR_EL2().V3 == '1' then
        Undefined();
    elsif EL2Enabled() &amp;&amp; ICH_HFGRTR_EL2().ICC_PPI_PENDRn_EL1 == '0' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; HCR_EL2().IMO == '1' then
        X{64}(t) = ICV_PPI_SPENDR_EL1(n);
    else
        X{64}(t) = ICC_PPI_SPENDR_EL1(n);
    end;
elsif PSTATE.EL == EL2 then
    X{64}(t) = ICC_PPI_SPENDR_EL1(n);
elsif PSTATE.EL == EL3 then
    X{64}(t) = ICC_PPI_SPENDR_EL1(n);
end;
                </p><div><h4 class="assembler">MSR ICC_PPI_SPENDR&lt;n&gt;_EL1, &lt;Xt&gt;
      ; Where n = 0-1</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1100</td><td>0b1101</td><td>0b11:n[0]</td></tr></table><p class="pseudocode">
let n:integer = UInt(op2[0]);

if !(IsFeatureImplemented(FEAT_GCIE) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2().IMO == '1' &amp;&amp; IsFeatureImplemented(FEAT_GCIE_LEGACY) &amp;&amp; ICH_VCTLR_EL2().V3 == '1' then
        Undefined();
    elsif EL2Enabled() &amp;&amp; ICH_HFGWTR_EL2().ICC_PPI_PENDRn_EL1 == '0' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; HCR_EL2().IMO == '1' then
        ICV_PPI_SPENDR_EL1(n) = X{64}(t);
    else
        ICC_PPI_SPENDR_EL1(n) = X{64}(t);
    end;
elsif PSTATE.EL == EL2 then
    ICC_PPI_SPENDR_EL1(n) = X{64}(t);
elsif PSTATE.EL == EL3 then
    ICC_PPI_SPENDR_EL1(n) = X{64}(t);
end;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
