
Loading design for application trce from file template_a2_impl.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Wed Mar 25 14:14:51 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o template_a2_impl.twr -gui template_a2_impl.ncd template_a2_impl.prf 
Design file:     template_a2_impl.ncd
Preference file: template_a2_impl.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "osch_clk" 16.432500 MHz ;
            300 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 56.325ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_19__i0  (from osch_clk +)
   Destination:    FF         Data in        counter_19__i23  (to osch_clk +)

   Delay:               4.364ns  (85.0% logic, 15.0% route), 14 logic levels.

 Constraint Details:

      4.364ns physical path delay SLICE_12 to SLICE_0 meets
     60.855ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 60.689ns) by 56.325ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C9A.CLK to      R10C9A.Q1 SLICE_12 (from osch_clk)
ROUTE         1     0.656      R10C9A.Q1 to      R10C9A.A1 n24
C1TOFCO_DE  ---     0.889      R10C9A.A1 to     R10C9A.FCO SLICE_12
ROUTE         1     0.000     R10C9A.FCO to     R10C9B.FCI n142
FCITOFCO_D  ---     0.162     R10C9B.FCI to     R10C9B.FCO SLICE_11
ROUTE         1     0.000     R10C9B.FCO to     R10C9C.FCI n143
FCITOFCO_D  ---     0.162     R10C9C.FCI to     R10C9C.FCO SLICE_10
ROUTE         1     0.000     R10C9C.FCO to     R10C9D.FCI n144
FCITOFCO_D  ---     0.162     R10C9D.FCI to     R10C9D.FCO SLICE_9
ROUTE         1     0.000     R10C9D.FCO to    R10C10A.FCI n145
FCITOFCO_D  ---     0.162    R10C10A.FCI to    R10C10A.FCO SLICE_8
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI n146
FCITOFCO_D  ---     0.162    R10C10B.FCI to    R10C10B.FCO SLICE_7
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI n147
FCITOFCO_D  ---     0.162    R10C10C.FCI to    R10C10C.FCO SLICE_6
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI n148
FCITOFCO_D  ---     0.162    R10C10D.FCI to    R10C10D.FCO SLICE_5
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI n149
FCITOFCO_D  ---     0.162    R10C11A.FCI to    R10C11A.FCO SLICE_4
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI n150
FCITOFCO_D  ---     0.162    R10C11B.FCI to    R10C11B.FCO SLICE_3
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI n151
FCITOFCO_D  ---     0.162    R10C11C.FCI to    R10C11C.FCO SLICE_2
ROUTE         1     0.000    R10C11C.FCO to    R10C11D.FCI n152
FCITOFCO_D  ---     0.162    R10C11D.FCI to    R10C11D.FCO SLICE_1
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI n153
FCITOF0_DE  ---     0.585    R10C12A.FCI to     R10C12A.F0 SLICE_0
ROUTE         1     0.000     R10C12A.F0 to    R10C12A.DI0 n102 (to osch_clk)
                  --------
                    4.364   (85.0% logic, 15.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R10C9A.CLK osch_clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to    R10C12A.CLK osch_clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 56.353ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_19__i1  (from osch_clk +)
   Destination:    FF         Data in        counter_19__i23  (to osch_clk +)

   Delay:               4.336ns  (84.9% logic, 15.1% route), 13 logic levels.

 Constraint Details:

      4.336ns physical path delay SLICE_11 to SLICE_0 meets
     60.855ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 60.689ns) by 56.353ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C9B.CLK to      R10C9B.Q0 SLICE_11 (from osch_clk)
ROUTE         1     0.656      R10C9B.Q0 to      R10C9B.A0 n23
C0TOFCO_DE  ---     1.023      R10C9B.A0 to     R10C9B.FCO SLICE_11
ROUTE         1     0.000     R10C9B.FCO to     R10C9C.FCI n143
FCITOFCO_D  ---     0.162     R10C9C.FCI to     R10C9C.FCO SLICE_10
ROUTE         1     0.000     R10C9C.FCO to     R10C9D.FCI n144
FCITOFCO_D  ---     0.162     R10C9D.FCI to     R10C9D.FCO SLICE_9
ROUTE         1     0.000     R10C9D.FCO to    R10C10A.FCI n145
FCITOFCO_D  ---     0.162    R10C10A.FCI to    R10C10A.FCO SLICE_8
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI n146
FCITOFCO_D  ---     0.162    R10C10B.FCI to    R10C10B.FCO SLICE_7
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI n147
FCITOFCO_D  ---     0.162    R10C10C.FCI to    R10C10C.FCO SLICE_6
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI n148
FCITOFCO_D  ---     0.162    R10C10D.FCI to    R10C10D.FCO SLICE_5
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI n149
FCITOFCO_D  ---     0.162    R10C11A.FCI to    R10C11A.FCO SLICE_4
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI n150
FCITOFCO_D  ---     0.162    R10C11B.FCI to    R10C11B.FCO SLICE_3
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI n151
FCITOFCO_D  ---     0.162    R10C11C.FCI to    R10C11C.FCO SLICE_2
ROUTE         1     0.000    R10C11C.FCO to    R10C11D.FCI n152
FCITOFCO_D  ---     0.162    R10C11D.FCI to    R10C11D.FCO SLICE_1
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI n153
FCITOF0_DE  ---     0.585    R10C12A.FCI to     R10C12A.F0 SLICE_0
ROUTE         1     0.000     R10C12A.F0 to    R10C12A.DI0 n102 (to osch_clk)
                  --------
                    4.336   (84.9% logic, 15.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R10C9B.CLK osch_clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to    R10C12A.CLK osch_clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 56.429ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_19__i0  (from osch_clk +)
   Destination:    FF         Data in        counter_19__i22  (to osch_clk +)

   Delay:               4.260ns  (84.6% logic, 15.4% route), 13 logic levels.

 Constraint Details:

      4.260ns physical path delay SLICE_12 to SLICE_1 meets
     60.855ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 60.689ns) by 56.429ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C9A.CLK to      R10C9A.Q1 SLICE_12 (from osch_clk)
ROUTE         1     0.656      R10C9A.Q1 to      R10C9A.A1 n24
C1TOFCO_DE  ---     0.889      R10C9A.A1 to     R10C9A.FCO SLICE_12
ROUTE         1     0.000     R10C9A.FCO to     R10C9B.FCI n142
FCITOFCO_D  ---     0.162     R10C9B.FCI to     R10C9B.FCO SLICE_11
ROUTE         1     0.000     R10C9B.FCO to     R10C9C.FCI n143
FCITOFCO_D  ---     0.162     R10C9C.FCI to     R10C9C.FCO SLICE_10
ROUTE         1     0.000     R10C9C.FCO to     R10C9D.FCI n144
FCITOFCO_D  ---     0.162     R10C9D.FCI to     R10C9D.FCO SLICE_9
ROUTE         1     0.000     R10C9D.FCO to    R10C10A.FCI n145
FCITOFCO_D  ---     0.162    R10C10A.FCI to    R10C10A.FCO SLICE_8
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI n146
FCITOFCO_D  ---     0.162    R10C10B.FCI to    R10C10B.FCO SLICE_7
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI n147
FCITOFCO_D  ---     0.162    R10C10C.FCI to    R10C10C.FCO SLICE_6
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI n148
FCITOFCO_D  ---     0.162    R10C10D.FCI to    R10C10D.FCO SLICE_5
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI n149
FCITOFCO_D  ---     0.162    R10C11A.FCI to    R10C11A.FCO SLICE_4
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI n150
FCITOFCO_D  ---     0.162    R10C11B.FCI to    R10C11B.FCO SLICE_3
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI n151
FCITOFCO_D  ---     0.162    R10C11C.FCI to    R10C11C.FCO SLICE_2
ROUTE         1     0.000    R10C11C.FCO to    R10C11D.FCI n152
FCITOF1_DE  ---     0.643    R10C11D.FCI to     R10C11D.F1 SLICE_1
ROUTE         1     0.000     R10C11D.F1 to    R10C11D.DI1 n103 (to osch_clk)
                  --------
                    4.260   (84.6% logic, 15.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R10C9A.CLK osch_clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to    R10C11D.CLK osch_clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 56.457ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_19__i1  (from osch_clk +)
   Destination:    FF         Data in        counter_19__i22  (to osch_clk +)

   Delay:               4.232ns  (84.5% logic, 15.5% route), 12 logic levels.

 Constraint Details:

      4.232ns physical path delay SLICE_11 to SLICE_1 meets
     60.855ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 60.689ns) by 56.457ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C9B.CLK to      R10C9B.Q0 SLICE_11 (from osch_clk)
ROUTE         1     0.656      R10C9B.Q0 to      R10C9B.A0 n23
C0TOFCO_DE  ---     1.023      R10C9B.A0 to     R10C9B.FCO SLICE_11
ROUTE         1     0.000     R10C9B.FCO to     R10C9C.FCI n143
FCITOFCO_D  ---     0.162     R10C9C.FCI to     R10C9C.FCO SLICE_10
ROUTE         1     0.000     R10C9C.FCO to     R10C9D.FCI n144
FCITOFCO_D  ---     0.162     R10C9D.FCI to     R10C9D.FCO SLICE_9
ROUTE         1     0.000     R10C9D.FCO to    R10C10A.FCI n145
FCITOFCO_D  ---     0.162    R10C10A.FCI to    R10C10A.FCO SLICE_8
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI n146
FCITOFCO_D  ---     0.162    R10C10B.FCI to    R10C10B.FCO SLICE_7
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI n147
FCITOFCO_D  ---     0.162    R10C10C.FCI to    R10C10C.FCO SLICE_6
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI n148
FCITOFCO_D  ---     0.162    R10C10D.FCI to    R10C10D.FCO SLICE_5
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI n149
FCITOFCO_D  ---     0.162    R10C11A.FCI to    R10C11A.FCO SLICE_4
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI n150
FCITOFCO_D  ---     0.162    R10C11B.FCI to    R10C11B.FCO SLICE_3
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI n151
FCITOFCO_D  ---     0.162    R10C11C.FCI to    R10C11C.FCO SLICE_2
ROUTE         1     0.000    R10C11C.FCO to    R10C11D.FCI n152
FCITOF1_DE  ---     0.643    R10C11D.FCI to     R10C11D.F1 SLICE_1
ROUTE         1     0.000     R10C11D.F1 to    R10C11D.DI1 n103 (to osch_clk)
                  --------
                    4.232   (84.5% logic, 15.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R10C9B.CLK osch_clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to    R10C11D.CLK osch_clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 56.487ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_19__i2  (from osch_clk +)
   Destination:    FF         Data in        counter_19__i23  (to osch_clk +)

   Delay:               4.202ns  (84.4% logic, 15.6% route), 13 logic levels.

 Constraint Details:

      4.202ns physical path delay SLICE_11 to SLICE_0 meets
     60.855ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 60.689ns) by 56.487ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C9B.CLK to      R10C9B.Q1 SLICE_11 (from osch_clk)
ROUTE         1     0.656      R10C9B.Q1 to      R10C9B.A1 n22
C1TOFCO_DE  ---     0.889      R10C9B.A1 to     R10C9B.FCO SLICE_11
ROUTE         1     0.000     R10C9B.FCO to     R10C9C.FCI n143
FCITOFCO_D  ---     0.162     R10C9C.FCI to     R10C9C.FCO SLICE_10
ROUTE         1     0.000     R10C9C.FCO to     R10C9D.FCI n144
FCITOFCO_D  ---     0.162     R10C9D.FCI to     R10C9D.FCO SLICE_9
ROUTE         1     0.000     R10C9D.FCO to    R10C10A.FCI n145
FCITOFCO_D  ---     0.162    R10C10A.FCI to    R10C10A.FCO SLICE_8
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI n146
FCITOFCO_D  ---     0.162    R10C10B.FCI to    R10C10B.FCO SLICE_7
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI n147
FCITOFCO_D  ---     0.162    R10C10C.FCI to    R10C10C.FCO SLICE_6
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI n148
FCITOFCO_D  ---     0.162    R10C10D.FCI to    R10C10D.FCO SLICE_5
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI n149
FCITOFCO_D  ---     0.162    R10C11A.FCI to    R10C11A.FCO SLICE_4
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI n150
FCITOFCO_D  ---     0.162    R10C11B.FCI to    R10C11B.FCO SLICE_3
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI n151
FCITOFCO_D  ---     0.162    R10C11C.FCI to    R10C11C.FCO SLICE_2
ROUTE         1     0.000    R10C11C.FCO to    R10C11D.FCI n152
FCITOFCO_D  ---     0.162    R10C11D.FCI to    R10C11D.FCO SLICE_1
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI n153
FCITOF0_DE  ---     0.585    R10C12A.FCI to     R10C12A.F0 SLICE_0
ROUTE         1     0.000     R10C12A.F0 to    R10C12A.DI0 n102 (to osch_clk)
                  --------
                    4.202   (84.4% logic, 15.6% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R10C9B.CLK osch_clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to    R10C12A.CLK osch_clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 56.487ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_19__i0  (from osch_clk +)
   Destination:    FF         Data in        counter_19__i21  (to osch_clk +)

   Delay:               4.202ns  (84.4% logic, 15.6% route), 13 logic levels.

 Constraint Details:

      4.202ns physical path delay SLICE_12 to SLICE_1 meets
     60.855ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 60.689ns) by 56.487ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C9A.CLK to      R10C9A.Q1 SLICE_12 (from osch_clk)
ROUTE         1     0.656      R10C9A.Q1 to      R10C9A.A1 n24
C1TOFCO_DE  ---     0.889      R10C9A.A1 to     R10C9A.FCO SLICE_12
ROUTE         1     0.000     R10C9A.FCO to     R10C9B.FCI n142
FCITOFCO_D  ---     0.162     R10C9B.FCI to     R10C9B.FCO SLICE_11
ROUTE         1     0.000     R10C9B.FCO to     R10C9C.FCI n143
FCITOFCO_D  ---     0.162     R10C9C.FCI to     R10C9C.FCO SLICE_10
ROUTE         1     0.000     R10C9C.FCO to     R10C9D.FCI n144
FCITOFCO_D  ---     0.162     R10C9D.FCI to     R10C9D.FCO SLICE_9
ROUTE         1     0.000     R10C9D.FCO to    R10C10A.FCI n145
FCITOFCO_D  ---     0.162    R10C10A.FCI to    R10C10A.FCO SLICE_8
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI n146
FCITOFCO_D  ---     0.162    R10C10B.FCI to    R10C10B.FCO SLICE_7
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI n147
FCITOFCO_D  ---     0.162    R10C10C.FCI to    R10C10C.FCO SLICE_6
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI n148
FCITOFCO_D  ---     0.162    R10C10D.FCI to    R10C10D.FCO SLICE_5
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI n149
FCITOFCO_D  ---     0.162    R10C11A.FCI to    R10C11A.FCO SLICE_4
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI n150
FCITOFCO_D  ---     0.162    R10C11B.FCI to    R10C11B.FCO SLICE_3
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI n151
FCITOFCO_D  ---     0.162    R10C11C.FCI to    R10C11C.FCO SLICE_2
ROUTE         1     0.000    R10C11C.FCO to    R10C11D.FCI n152
FCITOF0_DE  ---     0.585    R10C11D.FCI to     R10C11D.F0 SLICE_1
ROUTE         1     0.000     R10C11D.F0 to    R10C11D.DI0 n104 (to osch_clk)
                  --------
                    4.202   (84.4% logic, 15.6% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R10C9A.CLK osch_clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to    R10C11D.CLK osch_clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 56.515ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_19__i3  (from osch_clk +)
   Destination:    FF         Data in        counter_19__i23  (to osch_clk +)

   Delay:               4.174ns  (84.3% logic, 15.7% route), 12 logic levels.

 Constraint Details:

      4.174ns physical path delay SLICE_10 to SLICE_0 meets
     60.855ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 60.689ns) by 56.515ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C9C.CLK to      R10C9C.Q0 SLICE_10 (from osch_clk)
ROUTE         1     0.656      R10C9C.Q0 to      R10C9C.A0 n21
C0TOFCO_DE  ---     1.023      R10C9C.A0 to     R10C9C.FCO SLICE_10
ROUTE         1     0.000     R10C9C.FCO to     R10C9D.FCI n144
FCITOFCO_D  ---     0.162     R10C9D.FCI to     R10C9D.FCO SLICE_9
ROUTE         1     0.000     R10C9D.FCO to    R10C10A.FCI n145
FCITOFCO_D  ---     0.162    R10C10A.FCI to    R10C10A.FCO SLICE_8
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI n146
FCITOFCO_D  ---     0.162    R10C10B.FCI to    R10C10B.FCO SLICE_7
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI n147
FCITOFCO_D  ---     0.162    R10C10C.FCI to    R10C10C.FCO SLICE_6
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI n148
FCITOFCO_D  ---     0.162    R10C10D.FCI to    R10C10D.FCO SLICE_5
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI n149
FCITOFCO_D  ---     0.162    R10C11A.FCI to    R10C11A.FCO SLICE_4
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI n150
FCITOFCO_D  ---     0.162    R10C11B.FCI to    R10C11B.FCO SLICE_3
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI n151
FCITOFCO_D  ---     0.162    R10C11C.FCI to    R10C11C.FCO SLICE_2
ROUTE         1     0.000    R10C11C.FCO to    R10C11D.FCI n152
FCITOFCO_D  ---     0.162    R10C11D.FCI to    R10C11D.FCO SLICE_1
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI n153
FCITOF0_DE  ---     0.585    R10C12A.FCI to     R10C12A.F0 SLICE_0
ROUTE         1     0.000     R10C12A.F0 to    R10C12A.DI0 n102 (to osch_clk)
                  --------
                    4.174   (84.3% logic, 15.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R10C9C.CLK osch_clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to    R10C12A.CLK osch_clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 56.515ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_19__i1  (from osch_clk +)
   Destination:    FF         Data in        counter_19__i21  (to osch_clk +)

   Delay:               4.174ns  (84.3% logic, 15.7% route), 12 logic levels.

 Constraint Details:

      4.174ns physical path delay SLICE_11 to SLICE_1 meets
     60.855ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 60.689ns) by 56.515ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C9B.CLK to      R10C9B.Q0 SLICE_11 (from osch_clk)
ROUTE         1     0.656      R10C9B.Q0 to      R10C9B.A0 n23
C0TOFCO_DE  ---     1.023      R10C9B.A0 to     R10C9B.FCO SLICE_11
ROUTE         1     0.000     R10C9B.FCO to     R10C9C.FCI n143
FCITOFCO_D  ---     0.162     R10C9C.FCI to     R10C9C.FCO SLICE_10
ROUTE         1     0.000     R10C9C.FCO to     R10C9D.FCI n144
FCITOFCO_D  ---     0.162     R10C9D.FCI to     R10C9D.FCO SLICE_9
ROUTE         1     0.000     R10C9D.FCO to    R10C10A.FCI n145
FCITOFCO_D  ---     0.162    R10C10A.FCI to    R10C10A.FCO SLICE_8
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI n146
FCITOFCO_D  ---     0.162    R10C10B.FCI to    R10C10B.FCO SLICE_7
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI n147
FCITOFCO_D  ---     0.162    R10C10C.FCI to    R10C10C.FCO SLICE_6
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI n148
FCITOFCO_D  ---     0.162    R10C10D.FCI to    R10C10D.FCO SLICE_5
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI n149
FCITOFCO_D  ---     0.162    R10C11A.FCI to    R10C11A.FCO SLICE_4
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI n150
FCITOFCO_D  ---     0.162    R10C11B.FCI to    R10C11B.FCO SLICE_3
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI n151
FCITOFCO_D  ---     0.162    R10C11C.FCI to    R10C11C.FCO SLICE_2
ROUTE         1     0.000    R10C11C.FCO to    R10C11D.FCI n152
FCITOF0_DE  ---     0.585    R10C11D.FCI to     R10C11D.F0 SLICE_1
ROUTE         1     0.000     R10C11D.F0 to    R10C11D.DI0 n104 (to osch_clk)
                  --------
                    4.174   (84.3% logic, 15.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R10C9B.CLK osch_clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to    R10C11D.CLK osch_clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 56.591ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_19__i2  (from osch_clk +)
   Destination:    FF         Data in        counter_19__i22  (to osch_clk +)

   Delay:               4.098ns  (84.0% logic, 16.0% route), 12 logic levels.

 Constraint Details:

      4.098ns physical path delay SLICE_11 to SLICE_1 meets
     60.855ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 60.689ns) by 56.591ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C9B.CLK to      R10C9B.Q1 SLICE_11 (from osch_clk)
ROUTE         1     0.656      R10C9B.Q1 to      R10C9B.A1 n22
C1TOFCO_DE  ---     0.889      R10C9B.A1 to     R10C9B.FCO SLICE_11
ROUTE         1     0.000     R10C9B.FCO to     R10C9C.FCI n143
FCITOFCO_D  ---     0.162     R10C9C.FCI to     R10C9C.FCO SLICE_10
ROUTE         1     0.000     R10C9C.FCO to     R10C9D.FCI n144
FCITOFCO_D  ---     0.162     R10C9D.FCI to     R10C9D.FCO SLICE_9
ROUTE         1     0.000     R10C9D.FCO to    R10C10A.FCI n145
FCITOFCO_D  ---     0.162    R10C10A.FCI to    R10C10A.FCO SLICE_8
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI n146
FCITOFCO_D  ---     0.162    R10C10B.FCI to    R10C10B.FCO SLICE_7
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI n147
FCITOFCO_D  ---     0.162    R10C10C.FCI to    R10C10C.FCO SLICE_6
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI n148
FCITOFCO_D  ---     0.162    R10C10D.FCI to    R10C10D.FCO SLICE_5
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI n149
FCITOFCO_D  ---     0.162    R10C11A.FCI to    R10C11A.FCO SLICE_4
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI n150
FCITOFCO_D  ---     0.162    R10C11B.FCI to    R10C11B.FCO SLICE_3
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI n151
FCITOFCO_D  ---     0.162    R10C11C.FCI to    R10C11C.FCO SLICE_2
ROUTE         1     0.000    R10C11C.FCO to    R10C11D.FCI n152
FCITOF1_DE  ---     0.643    R10C11D.FCI to     R10C11D.F1 SLICE_1
ROUTE         1     0.000     R10C11D.F1 to    R10C11D.DI1 n103 (to osch_clk)
                  --------
                    4.098   (84.0% logic, 16.0% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R10C9B.CLK osch_clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to    R10C11D.CLK osch_clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 56.591ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_19__i0  (from osch_clk +)
   Destination:    FF         Data in        counter_19__i20  (to osch_clk +)

   Delay:               4.098ns  (84.0% logic, 16.0% route), 12 logic levels.

 Constraint Details:

      4.098ns physical path delay SLICE_12 to SLICE_2 meets
     60.855ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 60.689ns) by 56.591ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C9A.CLK to      R10C9A.Q1 SLICE_12 (from osch_clk)
ROUTE         1     0.656      R10C9A.Q1 to      R10C9A.A1 n24
C1TOFCO_DE  ---     0.889      R10C9A.A1 to     R10C9A.FCO SLICE_12
ROUTE         1     0.000     R10C9A.FCO to     R10C9B.FCI n142
FCITOFCO_D  ---     0.162     R10C9B.FCI to     R10C9B.FCO SLICE_11
ROUTE         1     0.000     R10C9B.FCO to     R10C9C.FCI n143
FCITOFCO_D  ---     0.162     R10C9C.FCI to     R10C9C.FCO SLICE_10
ROUTE         1     0.000     R10C9C.FCO to     R10C9D.FCI n144
FCITOFCO_D  ---     0.162     R10C9D.FCI to     R10C9D.FCO SLICE_9
ROUTE         1     0.000     R10C9D.FCO to    R10C10A.FCI n145
FCITOFCO_D  ---     0.162    R10C10A.FCI to    R10C10A.FCO SLICE_8
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI n146
FCITOFCO_D  ---     0.162    R10C10B.FCI to    R10C10B.FCO SLICE_7
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI n147
FCITOFCO_D  ---     0.162    R10C10C.FCI to    R10C10C.FCO SLICE_6
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI n148
FCITOFCO_D  ---     0.162    R10C10D.FCI to    R10C10D.FCO SLICE_5
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI n149
FCITOFCO_D  ---     0.162    R10C11A.FCI to    R10C11A.FCO SLICE_4
ROUTE         1     0.000    R10C11A.FCO to    R10C11B.FCI n150
FCITOFCO_D  ---     0.162    R10C11B.FCI to    R10C11B.FCO SLICE_3
ROUTE         1     0.000    R10C11B.FCO to    R10C11C.FCI n151
FCITOF1_DE  ---     0.643    R10C11C.FCI to     R10C11C.F1 SLICE_2
ROUTE         1     0.000     R10C11C.F1 to    R10C11C.DI1 n105 (to osch_clk)
                  --------
                    4.098   (84.0% logic, 16.0% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R10C9A.CLK osch_clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to    R10C11C.CLK osch_clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

Report:  220.751MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osch_clk" 16.432500 MHz  |             |             |
;                                       |   16.433 MHz|  220.751 MHz|  14  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: osch_clk   Source: OSCH.OSC   Loads: 13
   Covered under: FREQUENCY NET "osch_clk" 16.432500 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 300 paths, 1 nets, and 81 connections (100.00% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Wed Mar 25 14:14:51 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o template_a2_impl.twr -gui template_a2_impl.ncd template_a2_impl.prf 
Design file:     template_a2_impl.ncd
Preference file: template_a2_impl.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "osch_clk" 16.432500 MHz ;
            300 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_19__i3  (from osch_clk +)
   Destination:    FF         Data in        counter_19__i3  (to osch_clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C9C.CLK to      R10C9C.Q0 SLICE_10 (from osch_clk)
ROUTE         1     0.130      R10C9C.Q0 to      R10C9C.A0 n21
CTOF_DEL    ---     0.101      R10C9C.A0 to      R10C9C.F0 SLICE_10
ROUTE         1     0.000      R10C9C.F0 to     R10C9C.DI0 n122 (to osch_clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R10C9C.CLK osch_clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R10C9C.CLK osch_clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_19__i4  (from osch_clk +)
   Destination:    FF         Data in        counter_19__i4  (to osch_clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C9C.CLK to      R10C9C.Q1 SLICE_10 (from osch_clk)
ROUTE         1     0.130      R10C9C.Q1 to      R10C9C.A1 n20
CTOF_DEL    ---     0.101      R10C9C.A1 to      R10C9C.F1 SLICE_10
ROUTE         1     0.000      R10C9C.F1 to     R10C9C.DI1 n121 (to osch_clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R10C9C.CLK osch_clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R10C9C.CLK osch_clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_19__i2  (from osch_clk +)
   Destination:    FF         Data in        counter_19__i2  (to osch_clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C9B.CLK to      R10C9B.Q1 SLICE_11 (from osch_clk)
ROUTE         1     0.130      R10C9B.Q1 to      R10C9B.A1 n22
CTOF_DEL    ---     0.101      R10C9B.A1 to      R10C9B.F1 SLICE_11
ROUTE         1     0.000      R10C9B.F1 to     R10C9B.DI1 n123 (to osch_clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R10C9B.CLK osch_clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R10C9B.CLK osch_clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_19__i1  (from osch_clk +)
   Destination:    FF         Data in        counter_19__i1  (to osch_clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C9B.CLK to      R10C9B.Q0 SLICE_11 (from osch_clk)
ROUTE         1     0.130      R10C9B.Q0 to      R10C9B.A0 n23
CTOF_DEL    ---     0.101      R10C9B.A0 to      R10C9B.F0 SLICE_11
ROUTE         1     0.000      R10C9B.F0 to     R10C9B.DI0 n124 (to osch_clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R10C9B.CLK osch_clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R10C9B.CLK osch_clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_19__i0  (from osch_clk +)
   Destination:    FF         Data in        counter_19__i0  (to osch_clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C9A.CLK to      R10C9A.Q1 SLICE_12 (from osch_clk)
ROUTE         1     0.130      R10C9A.Q1 to      R10C9A.A1 n24
CTOF_DEL    ---     0.101      R10C9A.A1 to      R10C9A.F1 SLICE_12
ROUTE         1     0.000      R10C9A.F1 to     R10C9A.DI1 n125 (to osch_clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R10C9A.CLK osch_clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R10C9A.CLK osch_clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_19__i19  (from osch_clk +)
   Destination:    FF         Data in        counter_19__i19  (to osch_clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C11C.CLK to     R10C11C.Q0 SLICE_2 (from osch_clk)
ROUTE         1     0.130     R10C11C.Q0 to     R10C11C.A0 n5
CTOF_DEL    ---     0.101     R10C11C.A0 to     R10C11C.F0 SLICE_2
ROUTE         1     0.000     R10C11C.F0 to    R10C11C.DI0 n106 (to osch_clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to    R10C11C.CLK osch_clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to    R10C11C.CLK osch_clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_19__i20  (from osch_clk +)
   Destination:    FF         Data in        counter_19__i20  (to osch_clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C11C.CLK to     R10C11C.Q1 SLICE_2 (from osch_clk)
ROUTE         1     0.130     R10C11C.Q1 to     R10C11C.A1 n4
CTOF_DEL    ---     0.101     R10C11C.A1 to     R10C11C.F1 SLICE_2
ROUTE         1     0.000     R10C11C.F1 to    R10C11C.DI1 n105 (to osch_clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to    R10C11C.CLK osch_clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to    R10C11C.CLK osch_clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_19__i18  (from osch_clk +)
   Destination:    FF         Data in        counter_19__i18  (to osch_clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_3 to SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C11B.CLK to     R10C11B.Q1 SLICE_3 (from osch_clk)
ROUTE         1     0.130     R10C11B.Q1 to     R10C11B.A1 n6
CTOF_DEL    ---     0.101     R10C11B.A1 to     R10C11B.F1 SLICE_3
ROUTE         1     0.000     R10C11B.F1 to    R10C11B.DI1 n107 (to osch_clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to    R10C11B.CLK osch_clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to    R10C11B.CLK osch_clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_19__i17  (from osch_clk +)
   Destination:    FF         Data in        counter_19__i17  (to osch_clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_3 to SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C11B.CLK to     R10C11B.Q0 SLICE_3 (from osch_clk)
ROUTE         1     0.130     R10C11B.Q0 to     R10C11B.A0 n7
CTOF_DEL    ---     0.101     R10C11B.A0 to     R10C11B.F0 SLICE_3
ROUTE         1     0.000     R10C11B.F0 to    R10C11B.DI0 n108 (to osch_clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to    R10C11B.CLK osch_clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to    R10C11B.CLK osch_clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_19__i15  (from osch_clk +)
   Destination:    FF         Data in        counter_19__i15  (to osch_clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_4 to SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C11A.CLK to     R10C11A.Q0 SLICE_4 (from osch_clk)
ROUTE         1     0.130     R10C11A.Q0 to     R10C11A.A0 n9
CTOF_DEL    ---     0.101     R10C11A.A0 to     R10C11A.F0 SLICE_4
ROUTE         1     0.000     R10C11A.F0 to    R10C11A.DI0 n110 (to osch_clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to    R10C11A.CLK osch_clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to    R10C11A.CLK osch_clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osch_clk" 16.432500 MHz  |             |             |
;                                       |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: osch_clk   Source: OSCH.OSC   Loads: 13
   Covered under: FREQUENCY NET "osch_clk" 16.432500 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 300 paths, 1 nets, and 81 connections (100.00% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

