Analysis & Synthesis report for top_level_fp
Mon Dec 13 18:51:57 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top_level_fp|mips_processor:u_processor|controller_mips:U_ctrl|state
 12. State Machine - |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1
 18. Parameter Settings for User Entity Instance: mips_processor:u_processor
 19. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da
 20. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|pc:U_pc
 21. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|mux_2x1:U_mux0
 22. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem
 23. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0
 25. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import0
 26. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import1
 27. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0
 28. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0
 29. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0
 30. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0
 31. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_done0
 32. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_data0
 33. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|logic_mips:U_logic0
 34. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|mux_7x1:U_data_select_mux
 35. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|zero_extend:U_ze
 36. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|IR:U_IR
 37. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0
 38. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out1
 39. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out2
 40. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out3
 41. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out4
 42. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out5
 43. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out6
 44. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7
 45. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|mux_2x1:U_mux1
 46. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr
 47. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|mux_2x1:U_mux2
 48. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile
 49. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|mux_2x1:U_mux3
 50. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|sign_extend:U_sx
 51. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|Shift_Left_2:U_sl0
 52. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|mux_4x1:U_mux4
 53. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA
 54. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB
 55. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu
 56. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out
 57. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1
 58. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2
 59. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|Shift_Left_25:U_sl1
 60. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|Concat:U_cat
 61. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|mux_3x1:U_mux5
 62. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|mux_3x1:U_mux6
 63. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_lo_hi
 64. Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|alu_controller:U_alu_ctrl
 65. Parameter Settings for User Entity Instance: mips_processor:u_processor|controller_mips:U_ctrl
 66. Parameter Settings for Inferred Entity Instance: mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu|lpm_mult:Mult0
 67. Parameter Settings for Inferred Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0
 68. altsyncram Parameter Settings by Entity Instance
 69. lpm_mult Parameter Settings by Entity Instance
 70. Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_lo_hi"
 71. Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out"
 72. Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB"
 73. Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA"
 74. Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|mux_4x1:U_mux4"
 75. Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr"
 76. Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|logic_mips:U_logic0"
 77. Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_data0"
 78. Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_done0"
 79. Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0"
 80. Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import1"
 81. Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import0"
 82. Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da"
 83. Port Connectivity Checks: "mips_processor:u_processor"
 84. In-System Memory Content Editor Settings
 85. Post-Synthesis Netlist Statistics for Top Partition
 86. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 87. Elapsed Time Per Partition
 88. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 13 18:51:57 2021       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; top_level_fp                                ;
; Top-level Entity Name              ; top_level_fp                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,610                                       ;
;     Total combinational functions  ; 3,336                                       ;
;     Dedicated logic registers      ; 1,692                                       ;
; Total registers                    ; 1692                                        ;
; Total pins                         ; 62                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 14                                          ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; top_level_fp       ; top_level_fp       ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+
; ../top_level_fp.vhd                                                ; yes             ; User VHDL File                               ; D:/DD/final project/week3/top_level_fp.vhd                                                               ;             ;
; ../decoder7seg.vhd                                                 ; yes             ; User VHDL File                               ; D:/DD/final project/week3/decoder7seg.vhd                                                                ;             ;
; ../../week2/mips_processor.vhd                                     ; yes             ; User VHDL File                               ; D:/DD/final project/week2/mips_processor.vhd                                                             ;             ;
; ../../week2/controller_mips.vhd                                    ; yes             ; User VHDL File                               ; D:/DD/final project/week2/controller_mips.vhd                                                            ;             ;
; ../../week1/zero_extend.vhd                                        ; yes             ; User VHDL File                               ; D:/DD/final project/week1/zero_extend.vhd                                                                ;             ;
; ../../week1/sign_extend.vhd                                        ; yes             ; User VHDL File                               ; D:/DD/final project/week1/sign_extend.vhd                                                                ;             ;
; ../../week1/Shift_Left_25.vhd                                      ; yes             ; User VHDL File                               ; D:/DD/final project/week1/Shift_Left_25.vhd                                                              ;             ;
; ../../week1/Shift_Left_2.vhd                                       ; yes             ; User VHDL File                               ; D:/DD/final project/week1/Shift_Left_2.vhd                                                               ;             ;
; ../../week1/regist_fp.vhd                                          ; yes             ; User VHDL File                               ; D:/DD/final project/week1/regist_fp.vhd                                                                  ;             ;
; ../../week1/reg_file.vhd                                           ; yes             ; User VHDL File                               ; D:/DD/final project/week1/reg_file.vhd                                                                   ;             ;
; ../../week1/pc.vhd                                                 ; yes             ; User VHDL File                               ; D:/DD/final project/week1/pc.vhd                                                                         ;             ;
; ../../week1/mux_7x1.vhd                                            ; yes             ; User VHDL File                               ; D:/DD/final project/week1/mux_7x1.vhd                                                                    ;             ;
; ../../week1/mux_4x1.vhd                                            ; yes             ; User VHDL File                               ; D:/DD/final project/week1/mux_4x1.vhd                                                                    ;             ;
; ../../week1/mux_3x1.vhd                                            ; yes             ; User VHDL File                               ; D:/DD/final project/week1/mux_3x1.vhd                                                                    ;             ;
; ../../week1/mux_2x1.vhd                                            ; yes             ; User VHDL File                               ; D:/DD/final project/week1/mux_2x1.vhd                                                                    ;             ;
; ../../week1/memory_mips.vhd                                        ; yes             ; User VHDL File                               ; D:/DD/final project/week1/memory_mips.vhd                                                                ;             ;
; ../../week1/logic_mips.vhd                                         ; yes             ; User VHDL File                               ; D:/DD/final project/week1/logic_mips.vhd                                                                 ;             ;
; ../../week1/IR.vhd                                                 ; yes             ; User VHDL File                               ; D:/DD/final project/week1/IR.vhd                                                                         ;             ;
; ../../week1/factorial.vhd                                          ; yes             ; User VHDL File                               ; D:/DD/final project/week1/factorial.vhd                                                                  ;             ;
; ../../week1/datapath_mips.vhd                                      ; yes             ; User VHDL File                               ; D:/DD/final project/week1/datapath_mips.vhd                                                              ;             ;
; ../../week1/concat.vhd                                             ; yes             ; User VHDL File                               ; D:/DD/final project/week1/concat.vhd                                                                     ;             ;
; ../../week1/alu_mips.vhd                                           ; yes             ; User VHDL File                               ; D:/DD/final project/week1/alu_mips.vhd                                                                   ;             ;
; ../../week1/alu_controller.vhd                                     ; yes             ; User VHDL File                               ; D:/DD/final project/week1/alu_controller.vhd                                                             ;             ;
; ../bubble_sort.vhd                                                 ; yes             ; User Wizard-Generated File                   ; D:/DD/final project/week3/bubble_sort.vhd                                                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/aglobal171.inc                                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/altrom.inc                                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/altram.inc                                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc                                                  ;             ;
; db/altsyncram_9h04.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/DD/final project/week3/modelsim_fp/db/altsyncram_9h04.tdf                                             ;             ;
; db/altsyncram_ntt2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/DD/final project/week3/modelsim_fp/db/altsyncram_ntt2.tdf                                             ;             ;
; ../../../test_cases/test_cases/bubble_sort.mif                     ; yes             ; Auto-Found Memory Initialization File        ; D:/DD/final project/test_cases/test_cases/bubble_sort.mif                                                ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                             ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_hub.vhd                                                   ; altera_sld  ;
; db/ip/sldc3c8639d/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/DD/final project/week3/modelsim_fp/db/ip/sldc3c8639d/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/DD/final project/week3/modelsim_fp/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/DD/final project/week3/modelsim_fp/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/DD/final project/week3/modelsim_fp/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/DD/final project/week3/modelsim_fp/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/DD/final project/week3/modelsim_fp/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                              ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                                                  ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                               ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/multcore.inc                                                  ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/bypassff.inc                                                  ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/altshift.inc                                                  ;             ;
; db/mult_qgs.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/DD/final project/week3/modelsim_fp/db/mult_qgs.tdf                                                    ;             ;
; db/mult_pns.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/DD/final project/week3/modelsim_fp/db/mult_pns.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 4,610          ;
;                                             ;                ;
; Total combinational functions               ; 3336           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2392           ;
;     -- 3 input functions                    ; 720            ;
;     -- <=2 input functions                  ; 224            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 3016           ;
;     -- arithmetic mode                      ; 320            ;
;                                             ;                ;
; Total registers                             ; 1692           ;
;     -- Dedicated logic registers            ; 1692           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 62             ;
; Total memory bits                           ; 8192           ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 14             ;
;                                             ;                ;
; Maximum fan-out node                        ; clk50MHz~input ;
; Maximum fan-out                             ; 1574           ;
; Total fan-out                               ; 19672          ;
; Average fan-out                             ; 3.78           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top_level_fp                                                                                                                           ; 3336 (1)            ; 1692 (0)                  ; 8192        ; 0          ; 14           ; 0       ; 7         ; 62   ; 0            ; 0          ; |top_level_fp                                                                                                                                                                                                                                                                                                                                            ; top_level_fp                      ; work         ;
;    |decoder7seg:U_LED0|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|decoder7seg:U_LED0                                                                                                                                                                                                                                                                                                                         ; decoder7seg                       ; work         ;
;    |decoder7seg:U_LED1|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|decoder7seg:U_LED1                                                                                                                                                                                                                                                                                                                         ; decoder7seg                       ; work         ;
;    |decoder7seg:U_LED2|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|decoder7seg:U_LED2                                                                                                                                                                                                                                                                                                                         ; decoder7seg                       ; work         ;
;    |decoder7seg:U_LED3|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|decoder7seg:U_LED3                                                                                                                                                                                                                                                                                                                         ; decoder7seg                       ; work         ;
;    |decoder7seg:U_LED4|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|decoder7seg:U_LED4                                                                                                                                                                                                                                                                                                                         ; decoder7seg                       ; work         ;
;    |decoder7seg:U_LED5|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|decoder7seg:U_LED5                                                                                                                                                                                                                                                                                                                         ; decoder7seg                       ; work         ;
;    |mips_processor:u_processor|                                                                                                         ; 3170 (0)            ; 1605 (0)                  ; 8192        ; 0          ; 14           ; 0       ; 7         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor                                                                                                                                                                                                                                                                                                                 ; mips_processor                    ; work         ;
;       |controller_mips:U_ctrl|                                                                                                          ; 50 (50)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|controller_mips:U_ctrl                                                                                                                                                                                                                                                                                          ; controller_mips                   ; work         ;
;       |datapath_mips:U_da|                                                                                                              ; 3120 (4)            ; 1588 (0)                  ; 8192        ; 0          ; 14           ; 0       ; 7         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da                                                                                                                                                                                                                                                                                              ; datapath_mips                     ; work         ;
;          |IR:U_IR|                                                                                                                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|IR:U_IR                                                                                                                                                                                                                                                                                      ; IR                                ; work         ;
;             |regist_fp:out1|                                                                                                            ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out1                                                                                                                                                                                                                                                                       ; regist_fp                         ; work         ;
;             |regist_fp:out2|                                                                                                            ; 0 (0)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out2                                                                                                                                                                                                                                                                       ; regist_fp                         ; work         ;
;             |regist_fp:out3|                                                                                                            ; 0 (0)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out3                                                                                                                                                                                                                                                                       ; regist_fp                         ; work         ;
;             |regist_fp:out7|                                                                                                            ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7                                                                                                                                                                                                                                                                       ; regist_fp                         ; work         ;
;          |alu_controller:U_alu_ctrl|                                                                                                    ; 45 (45)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|alu_controller:U_alu_ctrl                                                                                                                                                                                                                                                                    ; alu_controller                    ; work         ;
;          |alu_mips:U_alu|                                                                                                               ; 1062 (970)          ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu                                                                                                                                                                                                                                                                               ; alu_mips                          ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 92 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu|lpm_mult:Mult0                                                                                                                                                                                                                                                                ; lpm_mult                          ; work         ;
;                |mult_qgs:auto_generated|                                                                                                ; 92 (92)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu|lpm_mult:Mult0|mult_qgs:auto_generated                                                                                                                                                                                                                                        ; mult_qgs                          ; work         ;
;          |memory_mips:u_mem|                                                                                                            ; 383 (0)             ; 306 (0)                   ; 8192        ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem                                                                                                                                                                                                                                                                            ; memory_mips                       ; work         ;
;             |bubble_sort:U_ram0|                                                                                                        ; 87 (0)              ; 63 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0                                                                                                                                                                                                                                                         ; bubble_sort                       ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 87 (0)              ; 63 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;                   |altsyncram_9h04:auto_generated|                                                                                      ; 87 (0)              ; 63 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated                                                                                                                                                                                          ; altsyncram_9h04                   ; work         ;
;                      |altsyncram_ntt2:altsyncram1|                                                                                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1                                                                                                                                                              ; altsyncram_ntt2                   ; work         ;
;                      |sld_mod_ram_rom:mgl_prim2|                                                                                        ; 87 (71)             ; 63 (55)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                         |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                         ; 16 (16)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                          ; sld_rom_sr                        ; work         ;
;             |factorial:U_fact0|                                                                                                         ; 144 (116)           ; 101 (101)                 ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0                                                                                                                                                                                                                                                          ; factorial                         ; work         ;
;                |lpm_mult:Mult0|                                                                                                         ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;                   |mult_pns:auto_generated|                                                                                             ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated                                                                                                                                                                                                                   ; mult_pns                          ; work         ;
;             |logic_mips:U_logic0|                                                                                                       ; 39 (39)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|logic_mips:U_logic0                                                                                                                                                                                                                                                        ; logic_mips                        ; work         ;
;             |mux_7x1:U_data_select_mux|                                                                                                 ; 113 (113)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|mux_7x1:U_data_select_mux                                                                                                                                                                                                                                                  ; mux_7x1                           ; work         ;
;             |regist_fp:U_data0|                                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_data0                                                                                                                                                                                                                                                          ; regist_fp                         ; work         ;
;             |regist_fp:U_done0|                                                                                                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_done0                                                                                                                                                                                                                                                          ; regist_fp                         ; work         ;
;             |regist_fp:U_go0|                                                                                                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0                                                                                                                                                                                                                                                            ; regist_fp                         ; work         ;
;             |regist_fp:U_import0|                                                                                                       ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import0                                                                                                                                                                                                                                                        ; regist_fp                         ; work         ;
;             |regist_fp:U_import1|                                                                                                       ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import1                                                                                                                                                                                                                                                        ; regist_fp                         ; work         ;
;             |regist_fp:U_n0|                                                                                                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0                                                                                                                                                                                                                                                             ; regist_fp                         ; work         ;
;             |regist_fp:U_outport0|                                                                                                      ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0                                                                                                                                                                                                                                                       ; regist_fp                         ; work         ;
;             |regist_fp:U_result0|                                                                                                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0                                                                                                                                                                                                                                                        ; regist_fp                         ; work         ;
;          |mux_2x1:U_mux0|                                                                                                               ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|mux_2x1:U_mux0                                                                                                                                                                                                                                                                               ; mux_2x1                           ; work         ;
;          |mux_2x1:U_mux1|                                                                                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|mux_2x1:U_mux1                                                                                                                                                                                                                                                                               ; mux_2x1                           ; work         ;
;          |mux_2x1:U_mux2|                                                                                                               ; 66 (66)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|mux_2x1:U_mux2                                                                                                                                                                                                                                                                               ; mux_2x1                           ; work         ;
;          |mux_2x1:U_mux3|                                                                                                               ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|mux_2x1:U_mux3                                                                                                                                                                                                                                                                               ; mux_2x1                           ; work         ;
;          |mux_3x1:U_mux5|                                                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|mux_3x1:U_mux5                                                                                                                                                                                                                                                                               ; mux_3x1                           ; work         ;
;          |mux_4x1:U_mux4|                                                                                                               ; 52 (52)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|mux_4x1:U_mux4                                                                                                                                                                                                                                                                               ; mux_4x1                           ; work         ;
;          |pc:U_pc|                                                                                                                      ; 64 (64)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|pc:U_pc                                                                                                                                                                                                                                                                                      ; pc                                ; work         ;
;          |reg_file:U_regfile|                                                                                                           ; 1388 (1388)         ; 1024 (1024)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile                                                                                                                                                                                                                                                                           ; reg_file                          ; work         ;
;          |regist_fp:U_alu_out|                                                                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out                                                                                                                                                                                                                                                                          ; regist_fp                         ; work         ;
;          |regist_fp:U_lo_hi|                                                                                                            ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_lo_hi                                                                                                                                                                                                                                                                            ; regist_fp                         ; work         ;
;          |regist_fp:U_mdr|                                                                                                              ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr                                                                                                                                                                                                                                                                              ; regist_fp                         ; work         ;
;          |regist_fp:U_reg1|                                                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1                                                                                                                                                                                                                                                                             ; regist_fp                         ; work         ;
;          |regist_fp:U_reg2|                                                                                                             ; 1 (1)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2                                                                                                                                                                                                                                                                             ; regist_fp                         ; work         ;
;          |regist_fp:U_regA|                                                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA                                                                                                                                                                                                                                                                             ; regist_fp                         ; work         ;
;          |regist_fp:U_regB|                                                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB                                                                                                                                                                                                                                                                             ; regist_fp                         ; work         ;
;          |sign_extend:U_sx|                                                                                                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|sign_extend:U_sx                                                                                                                                                                                                                                                                             ; sign_extend                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 87 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 87 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 87 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 87 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 82 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (85)            ; 82 (54)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; Name                                                                                                                                                                                     ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; ../../../test_cases/test_cases/bubble_sort.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 7           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 14          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                    ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0                                                                                                                                                                                  ; ../bubble_sort.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_fp|mips_processor:u_processor|controller_mips:U_ctrl|state                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+--------------------+--------------+------------+-------------------+---------------------+---------------------+------------------+------------------------+------------------+-----------------+------------------+-----------------------+-------------------+------------------+-----------------------+--------------------------+-------------------------+-------------+
; Name                     ; state.branch_taken ; state.wait_0 ; state.halt ; state.lw_mem_read ; state.sw_mem_access ; state.lw_mem_access ; state.lw_sw_comp ; state.read_instruction ; state.jump_comp2 ; state.jump_comp ; state.Itype_comp ; state.Itype_execution ; state.branch_comp ; state.Rtype_comp ; state.Rtype_execution ; state.decode_instruction ; state.write_instruction ; state.s_rst ;
+--------------------------+--------------------+--------------+------------+-------------------+---------------------+---------------------+------------------+------------------------+------------------+-----------------+------------------+-----------------------+-------------------+------------------+-----------------------+--------------------------+-------------------------+-------------+
; state.s_rst              ; 0                  ; 0            ; 0          ; 0                 ; 0                   ; 0                   ; 0                ; 0                      ; 0                ; 0               ; 0                ; 0                     ; 0                 ; 0                ; 0                     ; 0                        ; 0                       ; 0           ;
; state.write_instruction  ; 0                  ; 0            ; 0          ; 0                 ; 0                   ; 0                   ; 0                ; 0                      ; 0                ; 0               ; 0                ; 0                     ; 0                 ; 0                ; 0                     ; 0                        ; 1                       ; 1           ;
; state.decode_instruction ; 0                  ; 0            ; 0          ; 0                 ; 0                   ; 0                   ; 0                ; 0                      ; 0                ; 0               ; 0                ; 0                     ; 0                 ; 0                ; 0                     ; 1                        ; 0                       ; 1           ;
; state.Rtype_execution    ; 0                  ; 0            ; 0          ; 0                 ; 0                   ; 0                   ; 0                ; 0                      ; 0                ; 0               ; 0                ; 0                     ; 0                 ; 0                ; 1                     ; 0                        ; 0                       ; 1           ;
; state.Rtype_comp         ; 0                  ; 0            ; 0          ; 0                 ; 0                   ; 0                   ; 0                ; 0                      ; 0                ; 0               ; 0                ; 0                     ; 0                 ; 1                ; 0                     ; 0                        ; 0                       ; 1           ;
; state.branch_comp        ; 0                  ; 0            ; 0          ; 0                 ; 0                   ; 0                   ; 0                ; 0                      ; 0                ; 0               ; 0                ; 0                     ; 1                 ; 0                ; 0                     ; 0                        ; 0                       ; 1           ;
; state.Itype_execution    ; 0                  ; 0            ; 0          ; 0                 ; 0                   ; 0                   ; 0                ; 0                      ; 0                ; 0               ; 0                ; 1                     ; 0                 ; 0                ; 0                     ; 0                        ; 0                       ; 1           ;
; state.Itype_comp         ; 0                  ; 0            ; 0          ; 0                 ; 0                   ; 0                   ; 0                ; 0                      ; 0                ; 0               ; 1                ; 0                     ; 0                 ; 0                ; 0                     ; 0                        ; 0                       ; 1           ;
; state.jump_comp          ; 0                  ; 0            ; 0          ; 0                 ; 0                   ; 0                   ; 0                ; 0                      ; 0                ; 1               ; 0                ; 0                     ; 0                 ; 0                ; 0                     ; 0                        ; 0                       ; 1           ;
; state.jump_comp2         ; 0                  ; 0            ; 0          ; 0                 ; 0                   ; 0                   ; 0                ; 0                      ; 1                ; 0               ; 0                ; 0                     ; 0                 ; 0                ; 0                     ; 0                        ; 0                       ; 1           ;
; state.read_instruction   ; 0                  ; 0            ; 0          ; 0                 ; 0                   ; 0                   ; 0                ; 1                      ; 0                ; 0               ; 0                ; 0                     ; 0                 ; 0                ; 0                     ; 0                        ; 0                       ; 1           ;
; state.lw_sw_comp         ; 0                  ; 0            ; 0          ; 0                 ; 0                   ; 0                   ; 1                ; 0                      ; 0                ; 0               ; 0                ; 0                     ; 0                 ; 0                ; 0                     ; 0                        ; 0                       ; 1           ;
; state.lw_mem_access      ; 0                  ; 0            ; 0          ; 0                 ; 0                   ; 1                   ; 0                ; 0                      ; 0                ; 0               ; 0                ; 0                     ; 0                 ; 0                ; 0                     ; 0                        ; 0                       ; 1           ;
; state.sw_mem_access      ; 0                  ; 0            ; 0          ; 0                 ; 1                   ; 0                   ; 0                ; 0                      ; 0                ; 0               ; 0                ; 0                     ; 0                 ; 0                ; 0                     ; 0                        ; 0                       ; 1           ;
; state.lw_mem_read        ; 0                  ; 0            ; 0          ; 1                 ; 0                   ; 0                   ; 0                ; 0                      ; 0                ; 0               ; 0                ; 0                     ; 0                 ; 0                ; 0                     ; 0                        ; 0                       ; 1           ;
; state.halt               ; 0                  ; 0            ; 1          ; 0                 ; 0                   ; 0                   ; 0                ; 0                      ; 0                ; 0               ; 0                ; 0                     ; 0                 ; 0                ; 0                     ; 0                        ; 0                       ; 1           ;
; state.wait_0             ; 0                  ; 1            ; 0          ; 0                 ; 0                   ; 0                   ; 0                ; 0                      ; 0                ; 0               ; 0                ; 0                     ; 0                 ; 0                ; 0                     ; 0                        ; 0                       ; 1           ;
; state.branch_taken       ; 1                  ; 0            ; 0          ; 0                 ; 0                   ; 0                   ; 0                ; 0                      ; 0                ; 0               ; 0                ; 0                     ; 0                 ; 0                ; 0                     ; 0                        ; 0                       ; 1           ;
+--------------------------+--------------------+--------------+------------+-------------------+---------------------+---------------------+------------------+------------------------+------------------+-----------------+------------------+-----------------------+-------------------+------------------+-----------------------+--------------------------+-------------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|state ;
+-------------------+-----------------+--------------+-------------------+----------------------------------------------+
; Name              ; state.S_RESTART ; state.S_DONE ; state.S_FACTORIAL ; state.S_START                                ;
+-------------------+-----------------+--------------+-------------------+----------------------------------------------+
; state.S_START     ; 0               ; 0            ; 0                 ; 0                                            ;
; state.S_FACTORIAL ; 0               ; 0            ; 1                 ; 1                                            ;
; state.S_DONE      ; 0               ; 1            ; 0                 ; 1                                            ;
; state.S_RESTART   ; 1               ; 0            ; 0                 ; 1                                            ;
+-------------------+-----------------+--------------+-------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Register name                                                                                     ; Reason for Removal                                                                          ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_done0|output[1..31]   ; Stuck at GND due to stuck port data_in                                                      ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import1|output[9..31] ; Stuck at GND due to stuck port data_in                                                      ;
; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import0|output[9..31] ; Stuck at GND due to stuck port data_in                                                      ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[15]                   ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[15] ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out4|output[4]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[15] ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[14]                   ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[14] ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out4|output[3]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[14] ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[13]                   ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[13] ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out4|output[2]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[13] ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[12]                   ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[12] ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out4|output[1]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[12] ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[11]                   ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[11] ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out4|output[0]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[11] ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[10]                   ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[10] ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out5|output[4]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[10] ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[9]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[9]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out5|output[3]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[9]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[8]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[8]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out5|output[2]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[8]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[7]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[7]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out5|output[1]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[7]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[6]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[6]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out5|output[0]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[6]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[5]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[5]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out6|output[5]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[5]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[4]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[4]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out6|output[4]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[4]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[3]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[3]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out6|output[3]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[3]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[2]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[2]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out6|output[2]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[2]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[1]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[1]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out6|output[1]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[1]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[0]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[0]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out6|output[0]                    ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7|output[0]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[20]                   ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out3|output[4]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[19]                   ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out3|output[3]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[18]                   ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out3|output[2]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[17]                   ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out3|output[1]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[16]                   ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out3|output[0]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[25]                   ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out2|output[4]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[24]                   ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out2|output[3]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[23]                   ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out2|output[2]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[22]                   ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out2|output[1]  ;
; mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0|output[21]                   ; Merged with mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out2|output[0]  ;
; mips_processor:u_processor|controller_mips:U_ctrl|state.halt                                      ; Lost fanout                                                                                 ;
; Total Number of Removed Registers = 120                                                           ;                                                                                             ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1692  ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 50    ;
; Number of registers using Asynchronous Clear ; 1549  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1436  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[1]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[31]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|pc:U_pc|counter[26]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                             ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB|output[16]                                                                                                                                                                                                                                                                                ;
; 32:1               ; 32 bits   ; 672 LEs       ; 192 LEs              ; 480 LEs                ; Yes        ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2|output[7]                                                                                                                                                                                                                                                                                 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA|output[4]                                                                                                                                                                                                                                                                                 ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                             ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|regN[24]                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|mux_4x1:U_mux4|Mux31                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|mux_4x1:U_mux4|Mux11                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 23 bits   ; 115 LEs       ; 69 LEs               ; 46 LEs                 ; No         ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|mux_7x1:U_data_select_mux|Mux12                                                                                                                                                                                                                                                          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|mux_7x1:U_data_select_mux|Mux27                                                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|mux_4x1:U_mux4|Mux16                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |top_level_fp|mips_processor:u_processor|datapath_mips:U_da|mux_2x1:U_mux2|output[4]                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top_level_fp|mips_processor:u_processor|controller_mips:U_ctrl|ALUOp                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |top_level_fp|mips_processor:u_processor|controller_mips:U_ctrl|next_state                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |top_level_fp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|pc:U_pc ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|mux_2x1:U_mux0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                      ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT                                    ; Untyped                                                                   ;
; WIDTH_A                            ; 32                                             ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 8                                              ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 256                                            ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                                   ;
; WIDTH_B                            ; 1                                              ; Signed Integer                                                            ;
; WIDTHAD_B                          ; 1                                              ; Signed Integer                                                            ;
; NUMWORDS_B                         ; 0                                              ; Signed Integer                                                            ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Signed Integer                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                                              ; Signed Integer                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                                   ;
; INIT_FILE                          ; ../../../test_cases/test_cases/bubble_sort.mif ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                                              ; Signed Integer                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                         ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                         ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Signed Integer                                                            ;
; DEVICE_FAMILY                      ; MAX 10                                         ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_9h04                                ; Untyped                                                                   ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_outport0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_go0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_n0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_done0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_data0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|logic_mips:U_logic0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|mux_7x1:U_data_select_mux ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|zero_extend:U_ze ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|IR:U_IR ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 26    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out1 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 6     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out2 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out3 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out4 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out5 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out6 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 6     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|mux_2x1:U_mux1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|mux_2x1:U_mux2 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|mux_2x1:U_mux3 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|sign_extend:U_sx ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|Shift_Left_2:U_sl0 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|mux_4x1:U_mux4 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg1 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_reg2 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|Shift_Left_25:U_sl1 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 28    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|Concat:U_cat ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|mux_3x1:U_mux5 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|mux_3x1:U_mux6 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_lo_hi ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|datapath_mips:U_da|alu_controller:U_alu_ctrl ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_processor:u_processor|controller_mips:U_ctrl ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu|lpm_mult:Mult0 ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                             ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                                          ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                                          ;
; LPM_WIDTHP                                     ; 64       ; Untyped                                                          ;
; LPM_WIDTHR                                     ; 64       ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                          ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                          ;
; LATENCY                                        ; 0        ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; USE_EAB                                        ; OFF      ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                          ;
+------------------------------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                  ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                        ;
; LPM_WIDTHA                                     ; 31       ; Untyped                                                                               ;
; LPM_WIDTHB                                     ; 31       ; Untyped                                                                               ;
; LPM_WIDTHP                                     ; 62       ; Untyped                                                                               ;
; LPM_WIDTHR                                     ; 62       ; Untyped                                                                               ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                               ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                               ;
; LATENCY                                        ; 0        ; Untyped                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                               ;
; USE_EAB                                        ; OFF      ; Untyped                                                                               ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                               ;
; CBXI_PARAMETER                                 ; mult_pns ; Untyped                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                               ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                               ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                  ;
; Entity Instance                           ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                  ;
;     -- NUMWORDS_B                         ; 0                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                           ;
+---------------------------------------+--------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                            ;
+---------------------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                ;
; Entity Instance                       ; mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu|lpm_mult:Mult0                      ;
;     -- LPM_WIDTHA                     ; 32                                                                                               ;
;     -- LPM_WIDTHB                     ; 32                                                                                               ;
;     -- LPM_WIDTHP                     ; 64                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
; Entity Instance                       ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 31                                                                                               ;
;     -- LPM_WIDTHB                     ; 31                                                                                               ;
;     -- LPM_WIDTHP                     ; 62                                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
+---------------------------------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_lo_hi" ;
+--------+-------+----------+-----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                         ;
+--------+-------+----------+-----------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                    ;
+--------+-------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_alu_out" ;
+--------+-------+----------+-------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                           ;
+--------+-------+----------+-------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                      ;
+--------+-------+----------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regB" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_regA" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|mux_4x1:U_mux4" ;
+------------+-------+----------+----------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                  ;
+------------+-------+----------+----------------------------------------------------------+
; in2[31..3] ; Input ; Info     ; Stuck at GND                                             ;
; in2[1..0]  ; Input ; Info     ; Stuck at GND                                             ;
; in2[2]     ; Input ; Info     ; Stuck at VCC                                             ;
+------------+-------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_mdr" ;
+--------+-------+----------+---------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                       ;
+--------+-------+----------+---------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                  ;
+--------+-------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|logic_mips:U_logic0"    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; delay_en ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_data0" ;
+--------+-------+----------+-----------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                           ;
+--------+-------+----------+-----------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                      ;
+--------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_done0" ;
+------------+-------+----------+-------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                       ;
+------------+-------+----------+-------------------------------------------------------------------------------+
; in1[31..1] ; Input ; Info     ; Stuck at GND                                                                  ;
; enable     ; Input ; Info     ; Stuck at VCC                                                                  ;
+------------+-------+----------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_result0" ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                        ;
+--------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import1" ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; in1[9] ; Input ; Info     ; Stuck at GND                                                                        ;
; rst    ; Input ; Info     ; Stuck at GND                                                                        ;
+--------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import0" ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------+
; in1[9] ; Input ; Info     ; Stuck at GND                                                                        ;
; rst    ; Input ; Info     ; Stuck at GND                                                                        ;
+--------+-------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_processor:u_processor|datapath_mips:U_da" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; enable ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_processor:u_processor"                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; led[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                                      ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                                                ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 0              ; NONE        ; 32    ; 256   ; Read/Write ; mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 89                          ;
; cycloneiii_ff         ; 1605                        ;
;     CLR               ; 229                         ;
;     ENA               ; 90                          ;
;     ENA CLR           ; 1246                        ;
;     ENA CLR SLD       ; 40                          ;
; cycloneiii_lcell_comb ; 3220                        ;
;     arith             ; 312                         ;
;         2 data inputs ; 98                          ;
;         3 data inputs ; 214                         ;
;     normal            ; 2908                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 83                          ;
;         3 data inputs ; 474                         ;
;         4 data inputs ; 2338                        ;
; cycloneiii_mac_mult   ; 7                           ;
; cycloneiii_mac_out    ; 7                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 5.63                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 103                                      ;
; cycloneiii_ff         ; 87                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 123                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 115                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 32                                       ;
;         4 data inputs ; 54                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.86                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:12     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Dec 13 18:51:08 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_fp -c top_level_fp
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week3/top_level_fp.vhd
    Info (12022): Found design unit 1: top_level_fp-STR File: D:/DD/final project/week3/top_level_fp.vhd Line: 26
    Info (12023): Found entity 1: top_level_fp File: D:/DD/final project/week3/top_level_fp.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week3/segment_crtl.vhd
    Info (12022): Found design unit 1: segment_crtl-arch File: D:/DD/final project/week3/segment_crtl.vhd Line: 21
    Info (12023): Found entity 1: segment_crtl File: D:/DD/final project/week3/segment_crtl.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week3/decoder7seg.vhd
    Info (12022): Found design unit 1: decoder7seg-BHV File: D:/DD/final project/week3/decoder7seg.vhd Line: 10
    Info (12023): Found entity 1: decoder7seg File: D:/DD/final project/week3/decoder7seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week2/ram_fp.vhd
    Info (12022): Found design unit 1: ram_fp-SYN File: D:/DD/final project/week2/ram_fp.vhd Line: 54
    Info (12023): Found entity 1: ram_fp File: D:/DD/final project/week2/ram_fp.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week2/mips_processor.vhd
    Info (12022): Found design unit 1: mips_processor-bhv File: D:/DD/final project/week2/mips_processor.vhd Line: 21
    Info (12023): Found entity 1: mips_processor File: D:/DD/final project/week2/mips_processor.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week2/controller_mips.vhd
    Info (12022): Found design unit 1: controller_mips-BHV File: D:/DD/final project/week2/controller_mips.vhd Line: 52
    Info (12023): Found entity 1: controller_mips File: D:/DD/final project/week2/controller_mips.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/zero_extend.vhd
    Info (12022): Found design unit 1: zero_extend-bhv File: D:/DD/final project/week1/zero_extend.vhd Line: 16
    Info (12023): Found entity 1: zero_extend File: D:/DD/final project/week1/zero_extend.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/sign_extend.vhd
    Info (12022): Found design unit 1: sign_extend-bhv File: D:/DD/final project/week1/sign_extend.vhd Line: 20
    Info (12023): Found entity 1: sign_extend File: D:/DD/final project/week1/sign_extend.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/shift_left_25.vhd
    Info (12022): Found design unit 1: Shift_Left_25-bhv File: D:/DD/final project/week1/Shift_Left_25.vhd Line: 16
    Info (12023): Found entity 1: Shift_Left_25 File: D:/DD/final project/week1/Shift_Left_25.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/shift_left_2.vhd
    Info (12022): Found design unit 1: Shift_Left_2-bhv File: D:/DD/final project/week1/Shift_Left_2.vhd Line: 16
    Info (12023): Found entity 1: Shift_Left_2 File: D:/DD/final project/week1/Shift_Left_2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/regist_fp.vhd
    Info (12022): Found design unit 1: regist_fp-bhv File: D:/DD/final project/week1/regist_fp.vhd Line: 21
    Info (12023): Found entity 1: regist_fp File: D:/DD/final project/week1/regist_fp.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/reg_file.vhd
    Info (12022): Found design unit 1: reg_file-async_read File: D:/DD/final project/week1/reg_file.vhd Line: 29
    Info (12023): Found entity 1: reg_file File: D:/DD/final project/week1/reg_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/pc.vhd
    Info (12022): Found design unit 1: pc-bhv File: D:/DD/final project/week1/pc.vhd Line: 17
    Info (12023): Found entity 1: pc File: D:/DD/final project/week1/pc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/or_mips.vhd
    Info (12022): Found design unit 1: or_mips-bhv File: D:/DD/final project/week1/or_mips.vhd Line: 16
    Info (12023): Found entity 1: or_mips File: D:/DD/final project/week1/or_mips.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/mux_7x1.vhd
    Info (12022): Found design unit 1: mux_7x1-bhv File: D:/DD/final project/week1/mux_7x1.vhd Line: 14
    Info (12023): Found entity 1: mux_7x1 File: D:/DD/final project/week1/mux_7x1.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/mux_4x1.vhd
    Info (12022): Found design unit 1: mux_4x1-bhv File: D:/DD/final project/week1/mux_4x1.vhd Line: 14
    Info (12023): Found entity 1: mux_4x1 File: D:/DD/final project/week1/mux_4x1.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/mux_3x1.vhd
    Info (12022): Found design unit 1: mux_3x1-bhv File: D:/DD/final project/week1/mux_3x1.vhd Line: 14
    Info (12023): Found entity 1: mux_3x1 File: D:/DD/final project/week1/mux_3x1.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/mux_2x1.vhd
    Info (12022): Found design unit 1: mux_2x1-bhv File: D:/DD/final project/week1/mux_2x1.vhd Line: 18
    Info (12023): Found entity 1: mux_2x1 File: D:/DD/final project/week1/mux_2x1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/memory_tb.vhd
    Info (12022): Found design unit 1: memory_tb-tb File: D:/DD/final project/week1/memory_tb.vhd Line: 8
    Info (12023): Found entity 1: memory_tb File: D:/DD/final project/week1/memory_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/memory_mips.vhd
    Info (12022): Found design unit 1: memory_mips-bhv File: D:/DD/final project/week1/memory_mips.vhd Line: 26
    Info (12023): Found entity 1: memory_mips File: D:/DD/final project/week1/memory_mips.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/logic_mips.vhd
    Info (12022): Found design unit 1: logic_mips-bhv File: D:/DD/final project/week1/logic_mips.vhd Line: 26
    Info (12023): Found entity 1: logic_mips File: D:/DD/final project/week1/logic_mips.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/ir.vhd
    Info (12022): Found design unit 1: IR-bhv File: D:/DD/final project/week1/IR.vhd Line: 28
    Info (12023): Found entity 1: IR File: D:/DD/final project/week1/IR.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/factorial.vhd
    Info (12022): Found design unit 1: factorial-FSMD File: D:/DD/final project/week1/factorial.vhd Line: 20
    Info (12023): Found entity 1: factorial File: D:/DD/final project/week1/factorial.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/datapath_mips.vhd
    Info (12022): Found design unit 1: datapath_mips-bhv File: D:/DD/final project/week1/datapath_mips.vhd Line: 44
    Info (12023): Found entity 1: datapath_mips File: D:/DD/final project/week1/datapath_mips.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/concat.vhd
    Info (12022): Found design unit 1: Concat-bhv File: D:/DD/final project/week1/concat.vhd Line: 17
    Info (12023): Found entity 1: Concat File: D:/DD/final project/week1/concat.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/and_mips.vhd
    Info (12022): Found design unit 1: and_mips-bhv File: D:/DD/final project/week1/and_mips.vhd Line: 15
    Info (12023): Found entity 1: and_mips File: D:/DD/final project/week1/and_mips.vhd Line: 7
Warning (10639): VHDL warning at alu_mips_tb.vhd(88): constant value overflow File: D:/DD/final project/week1/alu_mips_tb.vhd Line: 88
Warning (10639): VHDL warning at alu_mips_tb.vhd(102): constant value overflow File: D:/DD/final project/week1/alu_mips_tb.vhd Line: 102
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/alu_mips_tb.vhd
    Info (12022): Found design unit 1: alu_mips_tb-TB File: D:/DD/final project/week1/alu_mips_tb.vhd Line: 9
    Info (12023): Found entity 1: alu_mips_tb File: D:/DD/final project/week1/alu_mips_tb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/alu_mips.vhd
    Info (12022): Found design unit 1: alu_mips-BHV File: D:/DD/final project/week1/alu_mips.vhd Line: 22
    Info (12023): Found entity 1: alu_mips File: D:/DD/final project/week1/alu_mips.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/alu_controller.vhd
    Info (12022): Found design unit 1: alu_controller-bhv File: D:/DD/final project/week1/alu_controller.vhd Line: 19
    Info (12023): Found entity 1: alu_controller File: D:/DD/final project/week1/alu_controller.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week3/gcd.vhd
    Info (12022): Found design unit 1: gcd-SYN File: D:/DD/final project/week3/gcd.vhd Line: 54
    Info (12023): Found entity 1: gcd File: D:/DD/final project/week3/gcd.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week3/bubble_sort.vhd
    Info (12022): Found design unit 1: bubble_sort-SYN File: D:/DD/final project/week3/bubble_sort.vhd Line: 54
    Info (12023): Found entity 1: bubble_sort File: D:/DD/final project/week3/bubble_sort.vhd Line: 42
Info (12127): Elaborating entity "top_level_fp" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at top_level_fp.vhd(21): used implicit default value for signal "ledR0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/DD/final project/week3/top_level_fp.vhd Line: 21
Info (12128): Elaborating entity "mips_processor" for hierarchy "mips_processor:u_processor" File: D:/DD/final project/week3/top_level_fp.vhd Line: 60
Warning (10541): VHDL Signal Declaration warning at mips_processor.vhd(40): used implicit default value for signal "BL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/DD/final project/week2/mips_processor.vhd Line: 40
Info (12128): Elaborating entity "datapath_mips" for hierarchy "mips_processor:u_processor|datapath_mips:U_da" File: D:/DD/final project/week2/mips_processor.vhd Line: 47
Info (12128): Elaborating entity "pc" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|pc:U_pc" File: D:/DD/final project/week1/datapath_mips.vhd Line: 115
Info (12128): Elaborating entity "mux_2x1" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|mux_2x1:U_mux0" File: D:/DD/final project/week1/datapath_mips.vhd Line: 128
Info (12128): Elaborating entity "memory_mips" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem" File: D:/DD/final project/week1/datapath_mips.vhd Line: 140
Warning (10036): Verilog HDL or VHDL warning at memory_mips.vhd(30): object "delay_en" assigned a value but never read File: D:/DD/final project/week1/memory_mips.vhd Line: 30
Warning (10873): Using initial value X (don't care) for net "done_reg_in[31..1]" at memory_mips.vhd(29) File: D:/DD/final project/week1/memory_mips.vhd Line: 29
Info (12128): Elaborating entity "bubble_sort" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0" File: D:/DD/final project/week1/memory_mips.vhd Line: 41
Info (12128): Elaborating entity "altsyncram" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component" File: D:/DD/final project/week3/bubble_sort.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component" File: D:/DD/final project/week3/bubble_sort.vhd Line: 61
Info (12133): Instantiated megafunction "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component" with the following parameter: File: D:/DD/final project/week3/bubble_sort.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../test_cases/test_cases/bubble_sort.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9h04.tdf
    Info (12023): Found entity 1: altsyncram_9h04 File: D:/DD/final project/week3/modelsim_fp/db/altsyncram_9h04.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9h04" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ntt2.tdf
    Info (12023): Found entity 1: altsyncram_ntt2 File: D:/DD/final project/week3/modelsim_fp/db/altsyncram_ntt2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ntt2" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|altsyncram_ntt2:altsyncram1" File: D:/DD/final project/week3/modelsim_fp/db/altsyncram_9h04.tdf Line: 36
Warning (113028): 207 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/DD/final project/test_cases/test_cases/bubble_sort.mif Line: 1
    Warning (113027): Addresses ranging from 49 to 255 are not initialized File: D:/DD/final project/test_cases/test_cases/bubble_sort.mif Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/DD/final project/week3/modelsim_fp/db/altsyncram_9h04.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/DD/final project/week3/modelsim_fp/db/altsyncram_9h04.tdf Line: 37
Info (12133): Instantiated megafunction "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/DD/final project/week3/modelsim_fp/db/altsyncram_9h04.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|bubble_sort:U_ram0|altsyncram:altsyncram_component|altsyncram_9h04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: d:/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (12128): Elaborating entity "factorial" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0" File: D:/DD/final project/week1/memory_mips.vhd Line: 50
Info (12128): Elaborating entity "regist_fp" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_import0" File: D:/DD/final project/week1/memory_mips.vhd Line: 62
Info (12128): Elaborating entity "regist_fp" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|regist_fp:U_data0" File: D:/DD/final project/week1/memory_mips.vhd Line: 139
Info (12128): Elaborating entity "logic_mips" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|logic_mips:U_logic0" File: D:/DD/final project/week1/memory_mips.vhd Line: 151
Info (12128): Elaborating entity "mux_7x1" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|mux_7x1:U_data_select_mux" File: D:/DD/final project/week1/memory_mips.vhd Line: 166
Info (12128): Elaborating entity "zero_extend" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|zero_extend:U_ze" File: D:/DD/final project/week1/datapath_mips.vhd Line: 158
Info (12128): Elaborating entity "IR" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|IR:U_IR" File: D:/DD/final project/week1/datapath_mips.vhd Line: 167
Info (12128): Elaborating entity "regist_fp" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out0" File: D:/DD/final project/week1/IR.vhd Line: 47
Info (12128): Elaborating entity "regist_fp" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out1" File: D:/DD/final project/week1/IR.vhd Line: 59
Info (12128): Elaborating entity "regist_fp" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out2" File: D:/DD/final project/week1/IR.vhd Line: 71
Info (12128): Elaborating entity "regist_fp" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|IR:U_IR|regist_fp:out7" File: D:/DD/final project/week1/IR.vhd Line: 132
Info (12128): Elaborating entity "mux_2x1" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|mux_2x1:U_mux1" File: D:/DD/final project/week1/datapath_mips.vhd Line: 186
Info (12128): Elaborating entity "reg_file" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|reg_file:U_regfile" File: D:/DD/final project/week1/datapath_mips.vhd Line: 221
Info (12128): Elaborating entity "sign_extend" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|sign_extend:U_sx" File: D:/DD/final project/week1/datapath_mips.vhd Line: 252
Info (12128): Elaborating entity "Shift_Left_2" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|Shift_Left_2:U_sl0" File: D:/DD/final project/week1/datapath_mips.vhd Line: 262
Info (12128): Elaborating entity "mux_4x1" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|mux_4x1:U_mux4" File: D:/DD/final project/week1/datapath_mips.vhd Line: 272
Info (12128): Elaborating entity "alu_mips" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu" File: D:/DD/final project/week1/datapath_mips.vhd Line: 310
Info (12128): Elaborating entity "Shift_Left_25" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|Shift_Left_25:U_sl1" File: D:/DD/final project/week1/datapath_mips.vhd Line: 363
Info (12128): Elaborating entity "Concat" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|Concat:U_cat" File: D:/DD/final project/week1/datapath_mips.vhd Line: 373
Info (12128): Elaborating entity "mux_3x1" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|mux_3x1:U_mux5" File: D:/DD/final project/week1/datapath_mips.vhd Line: 383
Info (12128): Elaborating entity "regist_fp" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|regist_fp:U_lo_hi" File: D:/DD/final project/week1/datapath_mips.vhd Line: 407
Info (12128): Elaborating entity "alu_controller" for hierarchy "mips_processor:u_processor|datapath_mips:U_da|alu_controller:U_alu_ctrl" File: D:/DD/final project/week1/datapath_mips.vhd Line: 418
Info (12128): Elaborating entity "controller_mips" for hierarchy "mips_processor:u_processor|controller_mips:U_ctrl" File: D:/DD/final project/week2/mips_processor.vhd Line: 82
Info (12128): Elaborating entity "decoder7seg" for hierarchy "decoder7seg:U_LED0" File: D:/DD/final project/week3/top_level_fp.vhd Line: 73
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.12.13.18:51:31 Progress: Loading sldc3c8639d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3c8639d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/DD/final project/week3/modelsim_fp/db/ip/sldc3c8639d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/DD/final project/week3/modelsim_fp/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/DD/final project/week3/modelsim_fp/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/DD/final project/week3/modelsim_fp/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/DD/final project/week3/modelsim_fp/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/DD/final project/week3/modelsim_fp/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/DD/final project/week3/modelsim_fp/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu|Mult0" File: D:/DD/final project/week1/alu_mips.vhd Line: 72
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|Mult0" File: D:/DD/final project/week1/factorial.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu|lpm_mult:Mult0" File: D:/DD/final project/week1/alu_mips.vhd Line: 72
Info (12133): Instantiated megafunction "mips_processor:u_processor|datapath_mips:U_da|alu_mips:U_alu|lpm_mult:Mult0" with the following parameter: File: D:/DD/final project/week1/alu_mips.vhd Line: 72
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf
    Info (12023): Found entity 1: mult_qgs File: D:/DD/final project/week3/modelsim_fp/db/mult_qgs.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0" File: D:/DD/final project/week1/factorial.vhd Line: 60
Info (12133): Instantiated megafunction "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0" with the following parameter: File: D:/DD/final project/week1/factorial.vhd Line: 60
    Info (12134): Parameter "LPM_WIDTHA" = "31"
    Info (12134): Parameter "LPM_WIDTHB" = "31"
    Info (12134): Parameter "LPM_WIDTHP" = "62"
    Info (12134): Parameter "LPM_WIDTHR" = "62"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_pns.tdf
    Info (12023): Found entity 1: mult_pns File: D:/DD/final project/week3/modelsim_fp/db/mult_pns.tdf Line: 30
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_mult7" File: D:/DD/final project/week3/modelsim_fp/db/mult_pns.tdf Line: 66
        Warning (14320): Synthesized away node "mips_processor:u_processor|datapath_mips:U_da|memory_mips:u_mem|factorial:U_fact0|lpm_mult:Mult0|mult_pns:auto_generated|mac_out8" File: D:/DD/final project/week3/modelsim_fp/db/mult_pns.tdf Line: 90
Info (13014): Ignored 332 buffer(s)
    Info (13019): Ignored 332 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led0_dp" is stuck at VCC File: D:/DD/final project/week3/top_level_fp.vhd Line: 10
    Warning (13410): Pin "led1_dp" is stuck at VCC File: D:/DD/final project/week3/top_level_fp.vhd Line: 12
    Warning (13410): Pin "led2_dp" is stuck at VCC File: D:/DD/final project/week3/top_level_fp.vhd Line: 14
    Warning (13410): Pin "led3_dp" is stuck at VCC File: D:/DD/final project/week3/top_level_fp.vhd Line: 16
    Warning (13410): Pin "led4_dp" is stuck at VCC File: D:/DD/final project/week3/top_level_fp.vhd Line: 18
    Warning (13410): Pin "led5_dp" is stuck at VCC File: D:/DD/final project/week3/top_level_fp.vhd Line: 20
    Warning (13410): Pin "ledR0" is stuck at GND File: D:/DD/final project/week3/top_level_fp.vhd Line: 21
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: d:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 24 assignments for entity "top_level" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top_level -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top_level -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4824 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 4711 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 14 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 4850 megabytes
    Info: Processing ended: Mon Dec 13 18:51:57 2021
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:01:18


