# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--binary --trace --timing -Wall -Wno-fatal --top-module fpga_template_top_tb fpga_template_top_tb.sv fpga_template_test.sv i2s_capture_24_test.sv i2s_clock_gen_test.sv ram_logic_test.sv vu_meter_6led_test.sv sp_ram_stub.v"
S  10993608 11799820  1760371953     1795822  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12732024  1760371953    20795743  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
S      5578 27525195  1762250640   928905251  1762250640   928905251 "fpga_template_test.sv"
S     13463 27525197  1762248738   466994149  1762248738   466994149 "fpga_template_top_tb.sv"
S      4062 27525198  1762248738   466994149  1762248738   466994149 "i2s_capture_24_test.sv"
S      7025 27525200  1762248738   467472485  1762248738   467472485 "i2s_clock_gen_test.sv"
T      5804 27525203  1762250643   778874616  1762250643   778874616 "obj_dir/Vfpga_template_top_tb.cpp"
T      3405 27525204  1762250643   778787873  1762250643   778787873 "obj_dir/Vfpga_template_top_tb.h"
T      1830 27525205  1762250643   794104913  1762250643   794104913 "obj_dir/Vfpga_template_top_tb.mk"
T      1326 27525212  1762250643   778728993  1762250643   778728993 "obj_dir/Vfpga_template_top_tb__ConstPool_0.cpp"
T      1833 27525249  1762250643   778496758  1762250643   778496758 "obj_dir/Vfpga_template_top_tb__Syms.cpp"
T      1641 27525250  1762250643   778660184  1762250643   778660184 "obj_dir/Vfpga_template_top_tb__Syms.h"
T       341 27525252  1762250643   793750750  1762250643   793750750 "obj_dir/Vfpga_template_top_tb__TraceDecls__0__Slow.cpp"
T     11125 27525326  1762250643   793932711  1762250643   793932711 "obj_dir/Vfpga_template_top_tb__Trace__0.cpp"
T     44346 27525327  1762250643   793750750  1762250643   793750750 "obj_dir/Vfpga_template_top_tb__Trace__0__Slow.cpp"
T      8989 27525328  1762250643   779049213  1762250643   779049213 "obj_dir/Vfpga_template_top_tb___024root.h"
T     17311 27525329  1762250643   792496461  1762250643   792496461 "obj_dir/Vfpga_template_top_tb___024root__DepSet_h253f4503__0.cpp"
T      3443 27525330  1762250643   779238227  1762250643   779238227 "obj_dir/Vfpga_template_top_tb___024root__DepSet_h253f4503__0__Slow.cpp"
T     63238 27525331  1762250643   793211059  1762250643   793211059 "obj_dir/Vfpga_template_top_tb___024root__DepSet_h66671092__0.cpp"
T     23701 27525332  1762250643   792090251  1762250643   792090251 "obj_dir/Vfpga_template_top_tb___024root__DepSet_h66671092__0__Slow.cpp"
T       876 27525333  1762250643   779121739  1762250643   779121739 "obj_dir/Vfpga_template_top_tb___024root__Slow.cpp"
T      1042 27525334  1762250643   794001670  1762250643   794001670 "obj_dir/Vfpga_template_top_tb__main.cpp"
T       769 27525335  1762250643   778941100  1762250643   778941100 "obj_dir/Vfpga_template_top_tb__pch.h"
T      1133 27525337  1762250643   794104913  1762250643   794104913 "obj_dir/Vfpga_template_top_tb__ver.d"
T         0        0  1762250643   794104913  1762250643   794104913 "obj_dir/Vfpga_template_top_tb__verFiles.dat"
T      1987 27525340  1762250643   794053296  1762250643   794053296 "obj_dir/Vfpga_template_top_tb_classes.mk"
S     14804 27525345  1762248738   469310002  1762248738   469310002 "ram_logic_test.sv"
S      5763 27525347  1762248738   470309999  1762248738   470309999 "sp_ram_stub.v"
S      5185 27525348  1762248738   470309999  1762248738   470309999 "vu_meter_6led_test.sv"
