

================================================================
== Vivado HLS Report for 'foo'
================================================================
* Date:           Fri Feb  3 10:31:24 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        my_project0
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  396|  431|  397|  432|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |                         |              |  Latency  |  Interval | Pipeline|
        |         Instance        |    Module    | min | max | min | max |   Type  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_foo_foo_user_fu_203  |foo_foo_user  |  391|  391|  391|  391|   none  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------------------------------------------------------------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                                                                                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                                              Loop Name                                             | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------------------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.foo(unsigned int, unsigned int, unsigned int, float volatile*)::block_in_int.memory_inout  |    6|    6|         3|          1|          1|     5|    yes   |
        |- memcpy.foo(unsigned int, unsigned int, unsigned int, float volatile*)::x_in_in_int.memory_inout   |    6|    6|         3|          1|          1|     5|    yes   |
        |- memcpy.memory_inout.y_out_out_int.gep                                                             |    6|    6|         3|          1|          1|     5|    yes   |
        +----------------------------------------------------------------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     22|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      2|    1101|   1521|
|Memory           |        0|      -|     192|      9|
|Multiplexer      |        -|      -|       -|     87|
|Register         |        -|      -|     318|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|    1611|   1639|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+------------------------+---------+-------+-----+-----+
    |foo_BUS_A_s_axi_U         |foo_BUS_A_s_axi         |        0|      0|  150|  232|
    |grp_foo_foo_user_fu_203   |foo_foo_user            |        0|      2|  403|  589|
    |foo_memory_inout_m_axi_U  |foo_memory_inout_m_axi  |        0|      0|  548|  700|
    +--------------------------+------------------------+---------+-------+-----+-----+
    |Total                     |                        |        0|      2| 1101| 1521|
    +--------------------------+------------------------+---------+-------+-----+-----+

    * Memory: 
    +-----------------+-------------------+---------+----+----+------+-----+------+-------------+
    |      Memory     |       Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------+---------+----+----+------+-----+------+-------------+
    |block_in_int_U   |foo_block_in_int   |        0|  64|   3|     5|   32|     1|          160|
    |x_in_in_int_U    |foo_block_in_int   |        0|  64|   3|     5|   32|     1|          160|
    |y_out_out_int_U  |foo_y_out_out_int  |        0|  64|   3|     5|   32|     1|          160|
    +-----------------+-------------------+---------+----+----+------+-----+------+-------------+
    |Total            |                   |        0| 192|   9|    15|   96|     3|          480|
    +-----------------+-------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |indvar_next1_fu_340_p2  |     +    |      0|  0|   3|           3|           1|
    |indvar_next9_fu_296_p2  |     +    |      0|  0|   3|           3|           1|
    |indvar_next_fu_252_p2   |     +    |      0|  0|   3|           3|           1|
    |ap_sig_bdd_322          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_345          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_561          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_563          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_589          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_606          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_775          |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_290_p2     |   icmp   |      0|  0|   2|           3|           3|
    |exitcond2_fu_334_p2     |   icmp   |      0|  0|   2|           3|           3|
    |exitcond_fu_246_p2      |   icmp   |      0|  0|   2|           3|           3|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  22|          25|          19|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  21|         24|    1|         24|
    |ap_reg_ppiten_pp0_it2                |   1|          2|    1|          2|
    |ap_reg_ppiten_pp1_it2                |   1|          2|    1|          2|
    |ap_reg_ppiten_pp2_it2                |   1|          2|    1|          2|
    |ap_sig_ioackin_memory_inout_ARREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_memory_inout_AWREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_memory_inout_WREADY   |   1|          2|    1|          2|
    |block_in_int_address0                |   3|          3|    3|          9|
    |block_in_int_ce0                     |   1|          3|    1|          3|
    |indvar1_reg_192                      |   3|          2|    3|          6|
    |indvar8_phi_fu_184_p4                |   3|          2|    3|          6|
    |indvar8_reg_180                      |   3|          2|    3|          6|
    |indvar_phi_fu_172_p4                 |   3|          2|    3|          6|
    |indvar_reg_168                       |   3|          2|    3|          6|
    |memory_inout_ARADDR                  |  32|          3|   32|         96|
    |x_in_in_int_address0                 |   3|          3|    3|          9|
    |x_in_in_int_ce0                      |   1|          3|    1|          3|
    |y_out_out_int_address0               |   3|          3|    3|          9|
    |y_out_out_int_ce0                    |   1|          3|    1|          3|
    |y_out_out_int_we0                    |   1|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  87|         69|   67|        200|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |  23|   0|   23|          0|
    |ap_reg_ioackin_memory_inout_ARREADY            |   1|   0|    1|          0|
    |ap_reg_ioackin_memory_inout_AWREADY            |   1|   0|    1|          0|
    |ap_reg_ioackin_memory_inout_WREADY             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it0                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it1                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it2                          |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond1_reg_395_pp1_it1         |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond2_reg_413_pp2_it1         |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_reg_377_pp0_it1          |   1|   0|    1|          0|
    |ap_reg_ppstg_indvar8_reg_180_pp1_it1           |   3|   0|    3|          0|
    |ap_reg_ppstg_indvar_reg_168_pp0_it1            |   3|   0|    3|          0|
    |byte_block_in_offset_0_data_reg                |  32|   0|   32|          0|
    |byte_block_in_offset_0_vld_reg                 |   0|   0|    1|          1|
    |byte_x_in_in_offset_0_data_reg                 |  32|   0|   32|          0|
    |byte_x_in_in_offset_0_vld_reg                  |   0|   0|    1|          1|
    |byte_x_in_in_offset_read_reg_357               |  32|   0|   32|          0|
    |byte_y_out_out_offset_0_data_reg               |  32|   0|   32|          0|
    |byte_y_out_out_offset_0_vld_reg                |   0|   0|    1|          1|
    |byte_y_out_out_offset_read_reg_351             |  32|   0|   32|          0|
    |exitcond1_reg_395                              |   1|   0|    1|          0|
    |exitcond2_reg_413                              |   1|   0|    1|          0|
    |exitcond_reg_377                               |   1|   0|    1|          0|
    |grp_foo_foo_user_fu_203_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |indvar1_reg_192                                |   3|   0|    3|          0|
    |indvar8_reg_180                                |   3|   0|    3|          0|
    |indvar_next9_reg_399                           |   3|   0|    3|          0|
    |indvar_next_reg_381                            |   3|   0|    3|          0|
    |indvar_reg_168                                 |   3|   0|    3|          0|
    |reg_212                                        |  32|   0|   32|          0|
    |tmp_1_cast_reg_366                             |  30|   0|   30|          0|
    |tmp_5_reg_404                                  |   1|   0|    1|          0|
    |y_out_out_int_load_reg_427                     |  32|   0|   32|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 318|   0|  321|          3|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS_A_AWVALID          |  in |    1|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_AWREADY          | out |    1|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_AWADDR           |  in |    6|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_WVALID           |  in |    1|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_WREADY           | out |    1|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_WDATA            |  in |   32|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_WSTRB            |  in |    4|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_ARVALID          |  in |    1|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_ARREADY          | out |    1|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_ARADDR           |  in |    6|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_RVALID           | out |    1|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_RREADY           |  in |    1|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_RDATA            | out |   32|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_RRESP            | out |    2|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_BVALID           | out |    1|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_BREADY           |  in |    1|    s_axi   |     BUS_A    |    scalar    |
|s_axi_BUS_A_BRESP            | out |    2|    s_axi   |     BUS_A    |    scalar    |
|ap_clk                       |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_rst_n                     |  in |    1| ap_ctrl_hs |      foo     | return value |
|interrupt                    | out |    1| ap_ctrl_hs |      foo     | return value |
|m_axi_memory_inout_AWVALID   | out |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_AWREADY   |  in |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_AWADDR    | out |   32|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_AWID      | out |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_AWLEN     | out |    8|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_AWSIZE    | out |    3|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_AWBURST   | out |    2|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_AWLOCK    | out |    2|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_AWCACHE   | out |    4|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_AWPROT    | out |    3|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_AWQOS     | out |    4|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_AWREGION  | out |    4|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_AWUSER    | out |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_WVALID    | out |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_WREADY    |  in |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_WDATA     | out |   32|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_WSTRB     | out |    4|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_WLAST     | out |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_WID       | out |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_WUSER     | out |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_ARVALID   | out |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_ARREADY   |  in |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_ARADDR    | out |   32|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_ARID      | out |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_ARLEN     | out |    8|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_ARSIZE    | out |    3|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_ARBURST   | out |    2|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_ARLOCK    | out |    2|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_ARCACHE   | out |    4|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_ARPROT    | out |    3|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_ARQOS     | out |    4|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_ARREGION  | out |    4|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_ARUSER    | out |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_RVALID    |  in |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_RREADY    | out |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_RDATA     |  in |   32|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_RLAST     |  in |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_RID       |  in |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_RUSER     |  in |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_RRESP     |  in |    2|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_BVALID    |  in |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_BREADY    | out |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_BRESP     |  in |    2|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_BID       |  in |    1|    m_axi   | memory_inout |    pointer   |
|m_axi_memory_inout_BUSER     |  in |    1|    m_axi   | memory_inout |    pointer   |
+-----------------------------+-----+-----+------------+--------------+--------------+

