# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: c:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC/07_SIC.srcs/sources_1/ip/dpram_208x32/dpram_208x32.xci
# IP: The module: 'dpram_208x32' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x32/dpram_208x32_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'dpram_208x32'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# IP: c:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC/07_SIC.srcs/sources_1/ip/dpram_208x32/dpram_208x32.xci
# IP: The module: 'dpram_208x32' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x32/dpram_208x32_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'dpram_208x32'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet
