{"vcs1":{"timestamp_begin":1740056319.873038890, "rt":3.79, "ut":3.56, "st":0.17}}
{"vcselab":{"timestamp_begin":1740056323.745188620, "rt":0.27, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1740056324.071890043, "rt":0.24, "ut":0.10, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740056319.572303532}
{"VCS_COMP_START_TIME": 1740056319.572303532}
{"VCS_COMP_END_TIME": 1740056324.383768245}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287984}}
{"vcselab": {"peak_mem": 150356}}
