Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Sep 22 15:37:46 2023
| Host         : GCP-E101-26 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ASCON_timing_summary_routed.rpt -pb ASCON_timing_summary_routed.pb -rpx ASCON_timing_summary_routed.rpx -warn_on_violation
| Design       : ASCON
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  553         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (553)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1625)
5. checking no_input_delay (3)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (553)
--------------------------
 There are 553 register/latch pins with no clock driven by root clock pin: clk_i (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1625)
---------------------------------------------------
 There are 1625 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1633          inf        0.000                      0                 1633           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1633 Endpoints
Min Delay          1633 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U0/fsm_1/FSM_onehot_current_state_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/permutation_full_w_en_1/register_w_en_2/state_s_reg[36]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.066ns  (logic 1.700ns (14.090%)  route 10.366ns (85.910%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/Q
                         net (fo=163, routed)         1.580     1.999    U0/fsm_1/Q[9]
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.327     2.326 r  U0/fsm_1/state_s[0][63]_i_4/O
                         net (fo=2, routed)           0.513     2.839    U0/fsm_1/en_xor_key_final_s
    SLICE_X109Y55        LUT6 (Prop_lut6_I1_O)        0.326     3.165 r  U0/fsm_1/g0_b2__52_i_1/O
                         net (fo=392, routed)         4.584     7.749    U0/fsm_1/data_sel_s
    SLICE_X109Y68        LUT2 (Prop_lut2_I0_O)        0.152     7.901 r  U0/fsm_1/g0_b1__5_i_2/O
                         net (fo=7, routed)           1.824     9.725    U0/fsm_1/data_o[3][13]
    SLICE_X112Y63        LUT4 (Prop_lut4_I1_O)        0.326    10.051 r  U0/fsm_1/g0_b0__3/O
                         net (fo=3, routed)           0.773    10.825    U0/permutation_full_w_en_1/state_register_1/state_s_reg[4][50]_0[0]
    SLICE_X109Y66        LUT3 (Prop_lut3_I2_O)        0.150    10.975 r  U0/permutation_full_w_en_1/state_register_1/state_s[36]_i_1/O
                         net (fo=2, routed)           1.091    12.066    U0/permutation_full_w_en_1/register_w_en_2/D[36]
    SLICE_X106Y69        FDCE                                         r  U0/permutation_full_w_en_1/register_w_en_2/state_s_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/fsm_1/FSM_onehot_current_state_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/permutation_full_w_en_1/state_register_1/state_s_reg[0][13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.819ns  (logic 1.900ns (16.076%)  route 9.919ns (83.924%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/Q
                         net (fo=163, routed)         1.580     1.999    U0/fsm_1/Q[9]
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.327     2.326 r  U0/fsm_1/state_s[0][63]_i_4/O
                         net (fo=2, routed)           0.513     2.839    U0/fsm_1/en_xor_key_final_s
    SLICE_X109Y55        LUT6 (Prop_lut6_I1_O)        0.326     3.165 r  U0/fsm_1/g0_b2__52_i_1/O
                         net (fo=392, routed)         4.584     7.749    U0/fsm_1/data_sel_s
    SLICE_X109Y68        LUT2 (Prop_lut2_I0_O)        0.152     7.901 r  U0/fsm_1/g0_b1__5_i_2/O
                         net (fo=7, routed)           1.824     9.725    U0/fsm_1/data_o[3][13]
    SLICE_X112Y63        LUT5 (Prop_lut5_I1_O)        0.348    10.073 r  U0/fsm_1/g0_b4__5/O
                         net (fo=3, routed)           1.418    11.491    U0/fsm_1/permutation_full_w_en_1/state_sub_s[0]_10[13]
    SLICE_X102Y62        LUT3 (Prop_lut3_I1_O)        0.328    11.819 r  U0/fsm_1/state_s[0][13]_i_1/O
                         net (fo=1, routed)           0.000    11.819    U0/permutation_full_w_en_1/state_register_1/state_s_reg[0][63]_1[7]
    SLICE_X102Y62        FDCE                                         r  U0/permutation_full_w_en_1/state_register_1/state_s_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/fsm_1/FSM_onehot_current_state_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/permutation_full_w_en_1/state_register_1/state_s_reg[0][49]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.785ns  (logic 1.926ns (16.343%)  route 9.859ns (83.657%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/Q
                         net (fo=163, routed)         1.580     1.999    U0/fsm_1/Q[9]
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.327     2.326 r  U0/fsm_1/state_s[0][63]_i_4/O
                         net (fo=2, routed)           0.513     2.839    U0/fsm_1/en_xor_key_final_s
    SLICE_X109Y55        LUT6 (Prop_lut6_I1_O)        0.326     3.165 r  U0/fsm_1/g0_b2__52_i_1/O
                         net (fo=392, routed)         4.584     7.749    U0/fsm_1/data_sel_s
    SLICE_X109Y68        LUT2 (Prop_lut2_I0_O)        0.152     7.901 r  U0/fsm_1/g0_b1__5_i_2/O
                         net (fo=7, routed)           1.824     9.725    U0/fsm_1/data_o[3][13]
    SLICE_X112Y63        LUT5 (Prop_lut5_I1_O)        0.348    10.073 r  U0/fsm_1/g0_b4__5/O
                         net (fo=3, routed)           1.358    11.431    U0/fsm_1/permutation_full_w_en_1/state_sub_s[0]_10[13]
    SLICE_X101Y62        LUT3 (Prop_lut3_I2_O)        0.354    11.785 r  U0/fsm_1/state_s[0][49]_i_1/O
                         net (fo=1, routed)           0.000    11.785    U0/permutation_full_w_en_1/state_register_1/state_s_reg[0][63]_1[26]
    SLICE_X101Y62        FDCE                                         r  U0/permutation_full_w_en_1/state_register_1/state_s_reg[0][49]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/fsm_1/FSM_onehot_current_state_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/permutation_full_w_en_1/state_register_1/state_s_reg[3][14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.775ns  (logic 1.701ns (14.446%)  route 10.074ns (85.554%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/Q
                         net (fo=163, routed)         1.580     1.999    U0/fsm_1/Q[9]
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.327     2.326 r  U0/fsm_1/state_s[0][63]_i_4/O
                         net (fo=2, routed)           0.513     2.839    U0/fsm_1/en_xor_key_final_s
    SLICE_X109Y55        LUT6 (Prop_lut6_I1_O)        0.326     3.165 r  U0/fsm_1/g0_b2__52_i_1/O
                         net (fo=392, routed)         4.409     7.574    U0/fsm_1/data_sel_s
    SLICE_X106Y67        LUT2 (Prop_lut2_I0_O)        0.150     7.724 r  U0/fsm_1/g0_b1__8_i_3/O
                         net (fo=6, routed)           1.423     9.147    U0/fsm_1/permutation_full_w_en_1/state_mux_s[2]_1[24]
    SLICE_X105Y65        LUT5 (Prop_lut5_I2_O)        0.326     9.473 r  U0/fsm_1/g0_b1__8/O
                         net (fo=3, routed)           1.609    11.082    U0/fsm_1/state_s_reg[1][59][10]
    SLICE_X111Y68        LUT3 (Prop_lut3_I0_O)        0.153    11.235 r  U0/fsm_1/state_s[78]_i_1/O
                         net (fo=2, routed)           0.540    11.775    U0/permutation_full_w_en_1/state_register_1/state_s_reg[3][63]_0[51]
    SLICE_X110Y70        FDCE                                         r  U0/permutation_full_w_en_1/state_register_1/state_s_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/fsm_1/FSM_onehot_current_state_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/permutation_full_w_en_1/state_register_1/state_s_reg[4][36]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.726ns  (logic 1.700ns (14.498%)  route 10.026ns (85.502%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/Q
                         net (fo=163, routed)         1.580     1.999    U0/fsm_1/Q[9]
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.327     2.326 r  U0/fsm_1/state_s[0][63]_i_4/O
                         net (fo=2, routed)           0.513     2.839    U0/fsm_1/en_xor_key_final_s
    SLICE_X109Y55        LUT6 (Prop_lut6_I1_O)        0.326     3.165 r  U0/fsm_1/g0_b2__52_i_1/O
                         net (fo=392, routed)         4.584     7.749    U0/fsm_1/data_sel_s
    SLICE_X109Y68        LUT2 (Prop_lut2_I0_O)        0.152     7.901 r  U0/fsm_1/g0_b1__5_i_2/O
                         net (fo=7, routed)           1.824     9.725    U0/fsm_1/data_o[3][13]
    SLICE_X112Y63        LUT4 (Prop_lut4_I1_O)        0.326    10.051 r  U0/fsm_1/g0_b0__3/O
                         net (fo=3, routed)           0.773    10.825    U0/permutation_full_w_en_1/state_register_1/state_s_reg[4][50]_0[0]
    SLICE_X109Y66        LUT3 (Prop_lut3_I2_O)        0.150    10.975 r  U0/permutation_full_w_en_1/state_register_1/state_s[36]_i_1/O
                         net (fo=2, routed)           0.751    11.726    U0/permutation_full_w_en_1/state_register_1/D[8]
    SLICE_X103Y69        FDCE                                         r  U0/permutation_full_w_en_1/state_register_1/state_s_reg[4][36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayTag_i
                            (input port)
  Destination:            Leds_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.718ns  (logic 4.282ns (36.542%)  route 7.436ns (63.458%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  DisplayTag_i (IN)
                         net (fo=0)                   0.000     0.000    DisplayTag_i
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  DisplayTag_i_IBUF_inst/O
                         net (fo=64, routed)          4.695     5.666    U0/permutation_full_w_en_1/register_w_en_2/DisplayTag_i_IBUF
    SLICE_X103Y58        LUT6 (Prop_lut6_I5_O)        0.124     5.790 r  U0/permutation_full_w_en_1/register_w_en_2/Leds_o_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.000     5.790    U0/permutation_full_w_en_1/register_w_en_2/Leds_o_OBUF[1]_inst_i_8_n_0
    SLICE_X103Y58        MUXF7 (Prop_muxf7_I0_O)      0.212     6.002 r  U0/permutation_full_w_en_1/register_w_en_2/Leds_o_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           1.067     7.070    U0/permutation_full_w_en_1/register_w_en_2/Leds_o_OBUF[1]_inst_i_4_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I3_O)        0.299     7.369 r  U0/permutation_full_w_en_1/register_w_en_2/Leds_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.674     9.043    Leds_o_OBUF[1]
    T17                  OBUF (Prop_obuf_I_O)         2.675    11.718 r  Leds_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.718    Leds_o[1]
    T17                                                               r  Leds_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/fsm_1/FSM_onehot_current_state_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/permutation_full_w_en_1/register_w_en_2/state_s_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.710ns  (logic 1.674ns (14.296%)  route 10.036ns (85.704%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/Q
                         net (fo=163, routed)         1.580     1.999    U0/fsm_1/Q[9]
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.327     2.326 r  U0/fsm_1/state_s[0][63]_i_4/O
                         net (fo=2, routed)           0.513     2.839    U0/fsm_1/en_xor_key_final_s
    SLICE_X109Y55        LUT6 (Prop_lut6_I1_O)        0.326     3.165 r  U0/fsm_1/g0_b2__52_i_1/O
                         net (fo=392, routed)         4.584     7.749    U0/fsm_1/data_sel_s
    SLICE_X109Y68        LUT2 (Prop_lut2_I0_O)        0.152     7.901 r  U0/fsm_1/g0_b1__5_i_2/O
                         net (fo=7, routed)           1.824     9.725    U0/fsm_1/data_o[3][13]
    SLICE_X112Y63        LUT4 (Prop_lut4_I1_O)        0.326    10.051 r  U0/fsm_1/g0_b0__3/O
                         net (fo=3, routed)           1.008    11.060    U0/fsm_1/state_s_reg[4][57][0]
    SLICE_X109Y66        LUT6 (Prop_lut6_I4_O)        0.124    11.184 r  U0/fsm_1/g0_b0__17/O
                         net (fo=2, routed)           0.526    11.710    U0/permutation_full_w_en_1/register_w_en_2/D[6]
    SLICE_X110Y67        FDCE                                         r  U0/permutation_full_w_en_1/register_w_en_2/state_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayTag_i
                            (input port)
  Destination:            Leds_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.697ns  (logic 4.220ns (36.076%)  route 7.477ns (63.924%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  DisplayTag_i (IN)
                         net (fo=0)                   0.000     0.000    DisplayTag_i
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  DisplayTag_i_IBUF_inst/O
                         net (fo=64, routed)          4.220     5.192    U0/permutation_full_w_en_1/register_w_en_2/DisplayTag_i_IBUF
    SLICE_X100Y68        LUT6 (Prop_lut6_I5_O)        0.124     5.316 r  U0/permutation_full_w_en_1/register_w_en_2/Leds_o_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.316    U0/permutation_full_w_en_1/register_w_en_2/Leds_o_OBUF[6]_inst_i_9_n_0
    SLICE_X100Y68        MUXF7 (Prop_muxf7_I1_O)      0.214     5.530 r  U0/permutation_full_w_en_1/register_w_en_2/Leds_o_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           1.394     6.924    U0/permutation_full_w_en_1/register_w_en_2/Leds_o_OBUF[6]_inst_i_4_n_0
    SLICE_X110Y68        LUT6 (Prop_lut6_I3_O)        0.297     7.221 r  U0/permutation_full_w_en_1/register_w_en_2/Leds_o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.863     9.084    Leds_o_OBUF[6]
    P21                  OBUF (Prop_obuf_I_O)         2.613    11.697 r  Leds_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.697    Leds_o[6]
    P21                                                               r  Leds_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/fsm_1/FSM_onehot_current_state_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/permutation_full_w_en_1/register_w_en_2/state_s_reg[46]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.674ns  (logic 1.670ns (14.305%)  route 10.004ns (85.695%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/Q
                         net (fo=163, routed)         1.580     1.999    U0/fsm_1/Q[9]
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.327     2.326 r  U0/fsm_1/state_s[0][63]_i_4/O
                         net (fo=2, routed)           0.513     2.839    U0/fsm_1/en_xor_key_final_s
    SLICE_X109Y55        LUT6 (Prop_lut6_I1_O)        0.326     3.165 r  U0/fsm_1/g0_b2__52_i_1/O
                         net (fo=392, routed)         4.031     7.196    U0/fsm_1/data_sel_s
    SLICE_X102Y70        LUT2 (Prop_lut2_I0_O)        0.146     7.342 r  U0/fsm_1/g0_b1__14_i_1/O
                         net (fo=7, routed)           1.585     8.927    U0/fsm_1/data_o[4][46]
    SLICE_X100Y66        LUT4 (Prop_lut4_I0_O)        0.328     9.255 r  U0/fsm_1/g0_b0__10/O
                         net (fo=3, routed)           1.268    10.523    U0/permutation_full_w_en_1/state_register_1/state_s_reg[4][50]_0[5]
    SLICE_X107Y68        LUT3 (Prop_lut3_I1_O)        0.124    10.647 r  U0/permutation_full_w_en_1/state_register_1/state_s[46]_i_1/O
                         net (fo=2, routed)           1.027    11.674    U0/permutation_full_w_en_1/register_w_en_2/D[46]
    SLICE_X100Y69        FDCE                                         r  U0/permutation_full_w_en_1/register_w_en_2/state_s_reg[46]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/fsm_1/FSM_onehot_current_state_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/permutation_full_w_en_1/state_register_1/state_s_reg[0][58]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.660ns  (logic 1.900ns (16.295%)  route 9.760ns (83.705%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/Q
                         net (fo=163, routed)         1.580     1.999    U0/fsm_1/Q[9]
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.327     2.326 r  U0/fsm_1/state_s[0][63]_i_4/O
                         net (fo=2, routed)           0.513     2.839    U0/fsm_1/en_xor_key_final_s
    SLICE_X109Y55        LUT6 (Prop_lut6_I1_O)        0.326     3.165 r  U0/fsm_1/g0_b2__52_i_1/O
                         net (fo=392, routed)         4.584     7.749    U0/fsm_1/data_sel_s
    SLICE_X109Y68        LUT2 (Prop_lut2_I0_O)        0.152     7.901 r  U0/fsm_1/g0_b1__5_i_2/O
                         net (fo=7, routed)           1.824     9.725    U0/fsm_1/data_o[3][13]
    SLICE_X112Y63        LUT5 (Prop_lut5_I1_O)        0.348    10.073 r  U0/fsm_1/g0_b4__5/O
                         net (fo=3, routed)           1.258    11.332    U0/fsm_1/permutation_full_w_en_1/state_sub_s[0]_10[13]
    SLICE_X102Y60        LUT3 (Prop_lut3_I0_O)        0.328    11.660 r  U0/fsm_1/state_s[0][58]_i_1/O
                         net (fo=1, routed)           0.000    11.660    U0/permutation_full_w_en_1/state_register_1/state_s_reg[0][63]_1[31]
    SLICE_X102Y60        FDCE                                         r  U0/permutation_full_w_en_1/state_register_1/state_s_reg[0][58]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U0/fsm_1/FSM_onehot_current_state_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/fsm_1/FSM_onehot_current_state_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.633%)  route 0.112ns (44.367%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDCE                         0.000     0.000 r  U0/fsm_1/FSM_onehot_current_state_reg[19]/C
    SLICE_X109Y54        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U0/fsm_1/FSM_onehot_current_state_reg[19]/Q
                         net (fo=7, routed)           0.112     0.253    U0/fsm_1/FSM_onehot_current_state_reg_n_0_[19]
    SLICE_X109Y54        FDCE                                         r  U0/fsm_1/FSM_onehot_current_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/fsm_1/FSM_onehot_current_state_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/compteur_double_init_1/cpt_s_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDCE                         0.000     0.000 r  U0/fsm_1/FSM_onehot_current_state_reg[13]/C
    SLICE_X109Y54        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U0/fsm_1/FSM_onehot_current_state_reg[13]/Q
                         net (fo=6, routed)           0.090     0.231    U0/fsm_1/FSM_onehot_current_state_reg_n_0_[13]
    SLICE_X108Y54        LUT6 (Prop_lut6_I2_O)        0.045     0.276 r  U0/fsm_1/cpt_s[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.276    U0/compteur_double_init_1/cpt_s_reg[2]_0[1]
    SLICE_X108Y54        FDCE                                         r  U0/compteur_double_init_1/cpt_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/fsm_1/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/fsm_1/FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.776%)  route 0.142ns (50.224%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y55        FDCE                         0.000     0.000 r  U0/fsm_1/FSM_onehot_current_state_reg[1]/C
    SLICE_X110Y55        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U0/fsm_1/FSM_onehot_current_state_reg[1]/Q
                         net (fo=10, routed)          0.142     0.283    U0/fsm_1/Q[0]
    SLICE_X108Y55        FDCE                                         r  U0/fsm_1/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/fsm_1/FSM_onehot_current_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/fsm_1/FSM_onehot_current_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.128ns (43.762%)  route 0.164ns (56.238%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDCE                         0.000     0.000 r  U0/fsm_1/FSM_onehot_current_state_reg[7]/C
    SLICE_X109Y54        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U0/fsm_1/FSM_onehot_current_state_reg[7]/Q
                         net (fo=6, routed)           0.164     0.292    U0/fsm_1/FSM_onehot_current_state_reg_n_0_[7]
    SLICE_X109Y54        FDCE                                         r  U0/fsm_1/FSM_onehot_current_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/fsm_1/FSM_onehot_current_state_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/fsm_1/FSM_onehot_current_state_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.065%)  route 0.152ns (51.935%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDCE                         0.000     0.000 r  U0/fsm_1/FSM_onehot_current_state_reg[13]/C
    SLICE_X109Y54        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U0/fsm_1/FSM_onehot_current_state_reg[13]/Q
                         net (fo=6, routed)           0.152     0.293    U0/fsm_1/FSM_onehot_current_state_reg_n_0_[13]
    SLICE_X108Y55        FDCE                                         r  U0/fsm_1/FSM_onehot_current_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/fsm_1/FSM_onehot_current_state_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/permutation_full_w_en_1/register_w_en_2/state_s_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.128ns (41.061%)  route 0.184ns (58.939%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/Q
                         net (fo=163, routed)         0.184     0.312    U0/permutation_full_w_en_1/register_w_en_2/state_s_reg[0]_0[0]
    SLICE_X109Y57        FDCE                                         r  U0/permutation_full_w_en_1/register_w_en_2/state_s_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/fsm_1/FSM_onehot_current_state_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/permutation_full_w_en_1/register_w_en_2/state_s_reg[18]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.128ns (41.061%)  route 0.184ns (58.939%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/Q
                         net (fo=163, routed)         0.184     0.312    U0/permutation_full_w_en_1/register_w_en_2/state_s_reg[0]_0[0]
    SLICE_X109Y57        FDCE                                         r  U0/permutation_full_w_en_1/register_w_en_2/state_s_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/fsm_1/FSM_onehot_current_state_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/permutation_full_w_en_1/register_w_en_2/state_s_reg[26]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.128ns (41.061%)  route 0.184ns (58.939%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/Q
                         net (fo=163, routed)         0.184     0.312    U0/permutation_full_w_en_1/register_w_en_2/state_s_reg[0]_0[0]
    SLICE_X109Y57        FDCE                                         r  U0/permutation_full_w_en_1/register_w_en_2/state_s_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/fsm_1/FSM_onehot_current_state_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U0/permutation_full_w_en_1/register_w_en_2/state_s_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.128ns (41.061%)  route 0.184ns (58.939%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U0/fsm_1/FSM_onehot_current_state_reg[16]/Q
                         net (fo=163, routed)         0.184     0.312    U0/permutation_full_w_en_1/register_w_en_2/state_s_reg[0]_0[0]
    SLICE_X109Y57        FDCE                                         r  U0/permutation_full_w_en_1/register_w_en_2/state_s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/cpt_s_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/cpt_s_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.227ns (72.479%)  route 0.086ns (27.521%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE                         0.000     0.000 r  U4/cpt_s_reg[2]/C
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.128     0.128 f  U4/cpt_s_reg[2]/Q
                         net (fo=5, routed)           0.086     0.214    U4/addra[2]
    SLICE_X105Y56        LUT3 (Prop_lut3_I0_O)        0.099     0.313 r  U4/cpt_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.313    U4/cpt_s[0]_i_1_n_0
    SLICE_X105Y56        FDRE                                         r  U4/cpt_s_reg[0]/D
  -------------------------------------------------------------------    -------------------





