# RTL-Design-and-Synthesis
RTL Design and Synthesis using Yosys, GTKWave, and iVerilog â€” Projects, assignments, and simulations from the VSD course covering Verilog fundamentals, digital design simulation, waveform analysis, and open-source synthesis flow.
